Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4.2 (win64) Build 1494164 Fri Feb 26 04:18:56 MST 2016
| Date         : Tue Feb 27 11:46:54 2018
| Host         : DESKTOP-RORPLTQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_top_timing_summary_routed.rpt -rpx system_top_timing_summary_routed.rpx
| Design       : system_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 49 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.669    -2516.614                    570                56390       -1.024      -15.581                     24                56313        0.005        0.000                       0                 28274  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                    ------------         ----------      --------------
adc_clk_in                                               {0.000 2.000}        4.000           250.000         
clk_fpga_0                                               {0.000 5.000}        10.000          100.000         
clk_fpga_1                                               {0.000 2.500}        5.000           200.000         
  mmcm_clk_0_s_1                                         {0.000 3.367}        6.735           148.485         
  mmcm_fb_clk_s_1                                        {0.000 27.500}       55.000          18.182          
dac_clk_in                                               {0.000 1.080}        2.160           462.963         
  mmcm_clk_0_s                                           {0.000 1.080}        2.160           462.963         
  mmcm_clk_1_s                                           {0.000 4.320}        8.640           115.741         
  mmcm_fb_clk_s                                          {0.000 6.480}        12.960          77.160          
i_system_wrapper/system_i/refclk_clkgen/inst/clk_in1     {0.000 2.500}        5.000           200.000         
  clk_out1_system_refclk_clkgen_0_1                      {0.000 16.667}       33.333          30.000          
  clkfbout_system_refclk_clkgen_0_1                      {0.000 25.000}       50.000          20.000          
i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_system_sys_audio_clkgen_0                     {0.000 40.690}       81.380          12.288          
  clkfbout_system_sys_audio_clkgen_0                     {0.000 22.500}       45.000          22.222          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk_in                                                     0.330        0.000                      0                 1794        0.058        0.000                      0                 1794        1.020        0.000                       0                  1192  
clk_fpga_0                                                     0.006        0.000                      0                32446        0.052        0.000                      0                32446        2.500        0.000                       0                 15914  
clk_fpga_1                                                    -0.505       -2.156                      7                 3573        0.052        0.000                      0                 3573        0.264        0.000                       0                  1695  
  mmcm_clk_0_s_1                                               0.189        0.000                      0                 1445        0.109        0.000                      0                 1445        2.387        0.000                       0                  1081  
  mmcm_fb_clk_s_1                                                                                                                                                                                         45.000        0.000                       0                     3  
dac_clk_in                                                                                                                                                                                                 0.280        0.000                       0                     1  
  mmcm_clk_0_s                                                                                                                                                                                             0.005        0.000                       0                    20  
  mmcm_clk_1_s                                                -0.091       -0.165                      3                12109        0.052        0.000                      0                12109        3.340        0.000                       0                  8318  
  mmcm_fb_clk_s                                                                                                                                                                                           10.805        0.000                       0                     3  
i_system_wrapper/system_i/refclk_clkgen/inst/clk_in1                                                                                                                                                       1.100        0.000                       0                     1  
  clk_out1_system_refclk_clkgen_0_1                                                                                                                                                                       31.178        0.000                       0                     3  
  clkfbout_system_refclk_clkgen_0_1                                                                                                                                                                       48.751        0.000                       0                     2  
i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_system_sys_audio_clkgen_0                          78.518        0.000                      0                   61        0.117        0.000                      0                   61       39.440        0.000                       0                    37  
  clkfbout_system_sys_audio_clkgen_0                                                                                                                                                                      42.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1                          clk_fpga_0                                3.440        0.000                      0                   10                                                                        
mmcm_clk_0_s_1                      clk_fpga_0                               -3.098     -107.994                     37                   37        0.133        0.000                      0                   37  
mmcm_clk_1_s                        clk_fpga_0                               -7.669     -146.459                     40                   48       -1.024      -15.581                     24                   40  
clk_out1_system_sys_audio_clkgen_0  clk_fpga_0                                7.881        0.000                      0                    4                                                                        
adc_clk_in                          clk_fpga_1                                5.994        0.000                      0                    4                                                                        
clk_fpga_0                          clk_fpga_1                               -0.763       -4.034                      9                  242        0.201        0.000                      0                   72  
mmcm_clk_1_s                        clk_fpga_1                                7.057        0.000                      0                    8                                                                        
clk_fpga_0                          mmcm_clk_0_s_1                           -3.649     -611.104                    208                  208        0.090        0.000                      0                  208  
clk_fpga_0                          mmcm_clk_1_s                             -6.318    -1646.858                    273                  292        1.793        0.000                      0                  273  
clk_fpga_1                          mmcm_clk_1_s                              3.225        0.000                      0                   13                                                                        
clk_fpga_0                          clk_out1_system_sys_audio_clkgen_0       79.099        0.000                      0                    5                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  adc_clk_in         adc_clk_in               0.834        0.000                      0                  213        0.379        0.000                      0                  213  
**async_default**  clk_fpga_0         clk_fpga_0               0.100        0.000                      0                 3579        0.399        0.000                      0                 3579  
**async_default**  clk_fpga_0         clk_fpga_1               0.517        0.000                      0                   12        1.026        0.000                      0                   12  
**async_default**  mmcm_clk_0_s_1     mmcm_clk_0_s_1           0.215        0.000                      0                  228        0.442        0.000                      0                  228  
**async_default**  mmcm_clk_1_s       mmcm_clk_1_s             1.775        0.000                      0                  298        0.435        0.000                      0                  298  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_in
  To Clock:  adc_clk_in

Setup :            0  Failing Endpoints,  Worst Slack        0.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 2.215ns (67.688%)  route 1.057ns (32.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 9.011 - 4.000 ) 
    Source Clock Delay      (SCD):    5.471ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.868     5.471    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/adc_clk
    DSP48_X3Y25          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      2.215     7.686 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/P[18]
                         net (fo=2, routed)           1.057     8.743    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/dc_offset_s[18]
    DSP48_X3Y25          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.690     9.011    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/adc_clk
    DSP48_X3Y25          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism              0.460     9.471    
                         clock uncertainty           -0.035     9.436    
    DSP48_X3Y25          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362     9.074    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                          9.074    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 2.215ns (67.689%)  route 1.057ns (32.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 9.015 - 4.000 ) 
    Source Clock Delay      (SCD):    5.475ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.872     5.475    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    DSP48_X3Y23          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      2.215     7.690 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/P[18]
                         net (fo=2, routed)           1.057     8.747    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/dc_offset_s[18]
    DSP48_X3Y23          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.694     9.015    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    DSP48_X3Y23          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism              0.460     9.475    
                         clock uncertainty           -0.035     9.440    
    DSP48_X3Y23          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362     9.078    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                          9.078    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/dc_offset_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 2.215ns (67.449%)  route 1.069ns (32.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 8.861 - 4.000 ) 
    Source Clock Delay      (SCD):    5.471ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.868     5.471    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/adc_clk
    DSP48_X3Y25          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.215     7.686 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/P[15]
                         net (fo=1, routed)           1.069     8.755    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/dc_offset_s[15]
    SLICE_X85Y64         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/dc_offset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.541     8.861    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/adc_clk
    SLICE_X85Y64         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/dc_offset_reg[15]/C
                         clock pessimism              0.397     9.259    
                         clock uncertainty           -0.035     9.223    
    SLICE_X85Y64         FDRE (Setup_fdre_C_D)       -0.081     9.142    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/dc_offset_reg[15]
  -------------------------------------------------------------------
                         required time                          9.142    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 2.215ns (69.472%)  route 0.973ns (30.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 9.011 - 4.000 ) 
    Source Clock Delay      (SCD):    5.471ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.868     5.471    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/adc_clk
    DSP48_X3Y25          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      2.215     7.686 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/P[32]
                         net (fo=16, routed)          0.973     8.659    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/dc_offset_s[32]
    DSP48_X3Y25          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.690     9.011    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/adc_clk
    DSP48_X3Y25          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism              0.460     9.471    
                         clock uncertainty           -0.035     9.436    
    DSP48_X3Y25          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.362     9.074    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                          9.074    
                         arrival time                          -8.659    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 2.215ns (69.472%)  route 0.973ns (30.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 9.011 - 4.000 ) 
    Source Clock Delay      (SCD):    5.471ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.868     5.471    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/adc_clk
    DSP48_X3Y25          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      2.215     7.686 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/P[32]
                         net (fo=16, routed)          0.973     8.659    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/dc_offset_s[32]
    DSP48_X3Y25          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.690     9.011    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/adc_clk
    DSP48_X3Y25          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism              0.460     9.471    
                         clock uncertainty           -0.035     9.436    
    DSP48_X3Y25          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.362     9.074    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                          9.074    
                         arrival time                          -8.659    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 2.215ns (69.473%)  route 0.973ns (30.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 9.015 - 4.000 ) 
    Source Clock Delay      (SCD):    5.475ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.872     5.475    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    DSP48_X3Y23          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      2.215     7.690 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/P[32]
                         net (fo=16, routed)          0.973     8.663    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/dc_offset_s[32]
    DSP48_X3Y23          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.694     9.015    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    DSP48_X3Y23          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism              0.460     9.475    
                         clock uncertainty           -0.035     9.440    
    DSP48_X3Y23          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.362     9.078    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                          9.078    
                         arrival time                          -8.663    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 2.215ns (69.473%)  route 0.973ns (30.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 9.015 - 4.000 ) 
    Source Clock Delay      (SCD):    5.475ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.872     5.475    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    DSP48_X3Y23          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      2.215     7.690 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/P[32]
                         net (fo=16, routed)          0.973     8.663    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/dc_offset_s[32]
    DSP48_X3Y23          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.694     9.015    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    DSP48_X3Y23          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism              0.460     9.475    
                         clock uncertainty           -0.035     9.440    
    DSP48_X3Y23          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.362     9.078    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                          9.078    
                         arrival time                          -8.663    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/dc_offset_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 2.215ns (68.029%)  route 1.041ns (31.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 8.863 - 4.000 ) 
    Source Clock Delay      (SCD):    5.475ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.872     5.475    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    DSP48_X3Y23          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_CLK_P[37])
                                                      2.215     7.690 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/P[37]
                         net (fo=1, routed)           1.041     8.731    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/dc_offset_s[37]
    SLICE_X88Y61         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/dc_offset_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.543     8.863    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    SLICE_X88Y61         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/dc_offset_reg[37]/C
                         clock pessimism              0.397     9.261    
                         clock uncertainty           -0.035     9.225    
    SLICE_X88Y61         FDRE (Setup_fdre_C_D)       -0.075     9.150    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/dc_offset_reg[37]
  -------------------------------------------------------------------
                         required time                          9.150    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/dc_offset_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 2.215ns (67.913%)  route 1.047ns (32.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 8.865 - 4.000 ) 
    Source Clock Delay      (SCD):    5.475ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.872     5.475    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    DSP48_X3Y23          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      2.215     7.690 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/P[16]
                         net (fo=1, routed)           1.047     8.737    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/dc_offset_s[16]
    SLICE_X89Y58         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/dc_offset_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.545     8.865    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    SLICE_X89Y58         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/dc_offset_reg[16]/C
                         clock pessimism              0.397     9.263    
                         clock uncertainty           -0.035     9.227    
    SLICE_X89Y58         FDRE (Setup_fdre_C_D)       -0.062     9.165    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/dc_offset_reg[16]
  -------------------------------------------------------------------
                         required time                          9.165    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 2.215ns (69.886%)  route 0.954ns (30.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 9.011 - 4.000 ) 
    Source Clock Delay      (SCD):    5.471ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.868     5.471    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/adc_clk
    DSP48_X3Y25          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      2.215     7.686 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/P[32]
                         net (fo=16, routed)          0.954     8.640    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/dc_offset_s[32]
    DSP48_X3Y25          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.690     9.011    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/adc_clk
    DSP48_X3Y25          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism              0.460     9.471    
                         clock uncertainty           -0.035     9.436    
    DSP48_X3Y25          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.362     9.074    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                          9.074    
                         arrival time                          -8.640    
  -------------------------------------------------------------------
                         slack                                  0.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/iqcor_coeff_1_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.764%)  route 0.243ns (63.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.588     1.863    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X69Y48         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y48         FDCE (Prop_fdce_C_Q)         0.141     2.004 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[30]/Q
                         net (fo=1, routed)           0.243     2.247    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/Q[22]
    SLICE_X62Y51         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/iqcor_coeff_1_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.849     2.228    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/adc_clk
    SLICE_X62Y51         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/iqcor_coeff_1_r_reg[6]/C
                         clock pessimism             -0.103     2.125    
    SLICE_X62Y51         FDRE (Hold_fdre_C_D)         0.064     2.189    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/iqcor_coeff_1_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_if/adc_data_mux_b_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.189ns (42.979%)  route 0.251ns (57.021%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.643     1.918    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_cntrl/adc_clk_in_n
    SLICE_X110Y48        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.141     2.059 r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_reg[1]/Q
                         net (fo=31, routed)          0.251     2.310    i_system_wrapper/system_i/axi_ad9643/inst/i_if/adc_ddr_edgesel_s
    SLICE_X111Y55        LUT3 (Prop_lut3_I2_O)        0.048     2.358 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/adc_data_mux_b[9]_i_1/O
                         net (fo=1, routed)           0.000     2.358    i_system_wrapper/system_i/axi_ad9643/inst/i_if/adc_data_mux_b[9]_i_1_n_5
    SLICE_X111Y55        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/adc_data_mux_b_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.908     2.287    i_system_wrapper/system_i/axi_ad9643/inst/i_if/clk
    SLICE_X111Y55        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/adc_data_mux_b_reg[9]/C
                         clock pessimism             -0.103     2.184    
    SLICE_X111Y55        FDRE (Hold_fdre_C_D)         0.107     2.291    i_system_wrapper/system_i/axi_ad9643/inst/i_if/adc_data_mux_b_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/g_in[1].din_wdata_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg/DIBDI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.128ns (34.786%)  route 0.240ns (65.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.582     1.857    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_clk
    SLICE_X55Y44         FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/g_in[1].din_wdata_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.128     1.985 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/g_in[1].din_wdata_reg[58]/Q
                         net (fo=2, routed)           0.240     2.225    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/din_wdata[58]
    RAMB36_X3Y8          RAMB36E1                                     r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg/DIBDI[26]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.891     2.271    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/din_clk
    RAMB36_X3Y8          RAMB36E1                                     r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg/CLKBWRCLK
                         clock pessimism             -0.356     1.915    
    RAMB36_X3Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[26])
                                                      0.243     2.158    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_if/adc_data_mux_a_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.588%)  route 0.251ns (57.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.643     1.918    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_cntrl/adc_clk_in_n
    SLICE_X110Y48        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.141     2.059 r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_reg[1]/Q
                         net (fo=31, routed)          0.251     2.310    i_system_wrapper/system_i/axi_ad9643/inst/i_if/adc_ddr_edgesel_s
    SLICE_X111Y55        LUT3 (Prop_lut3_I2_O)        0.045     2.355 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/adc_data_mux_a[9]_i_1/O
                         net (fo=1, routed)           0.000     2.355    i_system_wrapper/system_i/axi_ad9643/inst/i_if/p_0_in[9]
    SLICE_X111Y55        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/adc_data_mux_a_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.908     2.287    i_system_wrapper/system_i/axi_ad9643/inst/i_if/clk
    SLICE_X111Y55        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/adc_data_mux_a_reg[9]/C
                         clock pessimism             -0.103     2.184    
    SLICE_X111Y55        FDRE (Hold_fdre_C_D)         0.091     2.275    i_system_wrapper/system_i/axi_ad9643/inst/i_if/adc_data_mux_a_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/g_in[1].din_wdata_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg/DIBDI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.148ns (38.622%)  route 0.235ns (61.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.582     1.857    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_clk
    SLICE_X54Y45         FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/g_in[1].din_wdata_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDRE (Prop_fdre_C_Q)         0.148     2.005 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/g_in[1].din_wdata_reg[62]/Q
                         net (fo=2, routed)           0.235     2.241    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/din_wdata[62]
    RAMB36_X3Y8          RAMB36E1                                     r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg/DIBDI[30]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.891     2.271    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/din_clk
    RAMB36_X3Y8          RAMB36E1                                     r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg/CLKBWRCLK
                         clock pessimism             -0.356     1.915    
    RAMB36_X3Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[30])
                                                      0.242     2.157    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/iqcor_coeff_1_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.664%)  route 0.278ns (66.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.586     1.861    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X65Y49         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDCE (Prop_fdce_C_Q)         0.141     2.002 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[31]/Q
                         net (fo=1, routed)           0.278     2.280    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/Q[23]
    SLICE_X56Y50         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/iqcor_coeff_1_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.848     2.227    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/adc_clk
    SLICE_X56Y50         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/iqcor_coeff_1_r_reg[7]/C
                         clock pessimism             -0.103     2.124    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.070     2.194    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/iqcor_coeff_1_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/iqcor_coeff_1_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.461%)  route 0.252ns (60.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.586     1.861    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X66Y47         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y47         FDCE (Prop_fdce_C_Q)         0.164     2.025 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[35]/Q
                         net (fo=1, routed)           0.252     2.277    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/Q[27]
    SLICE_X62Y52         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/iqcor_coeff_1_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.849     2.228    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/adc_clk
    SLICE_X62Y52         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/iqcor_coeff_1_r_reg[11]/C
                         clock pessimism             -0.103     2.125    
    SLICE_X62Y52         FDRE (Hold_fdre_C_D)         0.059     2.184    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/iqcor_coeff_1_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/g_in[0].din_wdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.164ns (36.297%)  route 0.288ns (63.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.583     1.858    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_clk
    SLICE_X54Y47         FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/g_in[0].din_wdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y47         FDRE (Prop_fdre_C_Q)         0.164     2.022 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/g_in[0].din_wdata_reg[19]/Q
                         net (fo=2, routed)           0.288     2.310    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/din_wdata[19]
    RAMB36_X3Y8          RAMB36E1                                     r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.891     2.271    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/din_clk
    RAMB36_X3Y8          RAMB36E1                                     r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg/CLKBWRCLK
                         clock pessimism             -0.356     1.915    
    RAMB36_X3Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[19])
                                                      0.296     2.211    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_if/adc_data_a_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.189ns (40.212%)  route 0.281ns (59.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.643     1.918    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_cntrl/adc_clk_in_n
    SLICE_X110Y48        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDCE (Prop_fdce_C_Q)         0.141     2.059 r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_reg[0]/Q
                         net (fo=29, routed)          0.281     2.340    i_system_wrapper/system_i/axi_ad9643/inst/i_if/adc_pin_mode_s
    SLICE_X109Y55        LUT3 (Prop_lut3_I2_O)        0.048     2.388 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/adc_data_a[9]_i_1/O
                         net (fo=1, routed)           0.000     2.388    i_system_wrapper/system_i/axi_ad9643/inst/i_if/adc_data_a[9]_i_1_n_5
    SLICE_X109Y55        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/adc_data_a_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.905     2.284    i_system_wrapper/system_i/axi_ad9643/inst/i_if/clk
    SLICE_X109Y55        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/adc_data_a_reg[9]/C
                         clock pessimism             -0.103     2.181    
    SLICE_X109Y55        FDRE (Hold_fdre_C_D)         0.107     2.288    i_system_wrapper/system_i/axi_ad9643/inst/i_if/adc_data_a_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/g_in[0].din_wdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.164ns (35.945%)  route 0.292ns (64.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.583     1.858    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_clk
    SLICE_X54Y49         FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/g_in[0].din_wdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     2.022 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/g_in[0].din_wdata_reg[21]/Q
                         net (fo=2, routed)           0.292     2.315    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/din_wdata[21]
    RAMB36_X3Y8          RAMB36E1                                     r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.891     2.271    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/din_clk
    RAMB36_X3Y8          RAMB36E1                                     r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg/CLKBWRCLK
                         clock pessimism             -0.356     1.915    
    RAMB36_X3Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[21])
                                                      0.296     2.211    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk_in
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { adc_clk_in_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         4.000       1.424      RAMB36_X3Y8     i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y19  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         4.000       1.846      DSP48_X3Y25     i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         4.000       1.846      DSP48_X2Y20     i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         4.000       1.846      DSP48_X2Y18     i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         4.000       1.846      DSP48_X3Y23     i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         4.000       1.846      DSP48_X2Y17     i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         4.000       1.846      DSP48_X2Y16     i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     IDDR/C              n/a            1.474         4.000       2.526      ILOGIC_X1Y122   i_system_wrapper/system_i/axi_ad9643/inst/i_if/g_adc_if[0].i_adc_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.474         4.000       2.526      ILOGIC_X1Y66    i_system_wrapper/system_i/axi_ad9643/inst/i_if/g_adc_if[10].i_adc_data/i_rx_data_iddr/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X50Y42    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X50Y42    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X50Y42    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X50Y42    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X50Y42    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[4]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X50Y42    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[5]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X50Y42    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[6]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X50Y42    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[7]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X54Y44    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X54Y44    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X50Y48    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X50Y47    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X50Y47    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X50Y47    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X50Y47    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[13]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X50Y47    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[14]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X50Y47    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[15]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X50Y48    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X50Y48    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X50Y48    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/reset_trig_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.795ns  (logic 1.698ns (17.335%)  route 8.097ns (82.665%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns = ( 12.793 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.737     3.031    i_system_wrapper/system_i/sys_ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.481 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=51, routed)          7.491    11.972    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[1]
    SLICE_X93Y31         LUT6 (Prop_lut6_I5_O)        0.124    12.096 r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/sw_rst_cond_d1_i_1/O
                         net (fo=2, routed)           0.606    12.702    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/sw_rst_cond
    SLICE_X92Y32         LUT2 (Prop_lut2_I0_O)        0.124    12.826 r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reset_trig_i_1/O
                         net (fo=1, routed)           0.000    12.826    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/reset_trig0
    SLICE_X92Y32         FDRE                                         r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/reset_trig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.614    12.793    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/s_axi_aclk
    SLICE_X92Y32         FDRE                                         r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/reset_trig_reg/C
                         clock pessimism              0.115    12.908    
                         clock uncertainty           -0.154    12.754    
    SLICE_X92Y32         FDRE (Setup_fdre_C_D)        0.077    12.831    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/reset_trig_reg
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                         -12.826    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CHAIN_GEN[10].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.335ns  (logic 2.779ns (33.341%)  route 5.556ns (66.659%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=3 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 12.765 - 10.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.666     2.960    i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/aclk
    SLICE_X47Y10         FDRE                                         r  i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CHAIN_GEN[10].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDRE (Prop_fdre_C_Q)         0.456     3.416 r  i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CHAIN_GEN[10].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=6, routed)           0.914     4.330    i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CARRY_OUT
    SLICE_X48Y5          LUT3 (Prop_lut3_I0_O)        0.124     4.454 r  i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__3/O
                         net (fo=109, routed)         0.823     5.277    i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/b_largest
    SLICE_X47Y1          LUT6 (Prop_lut6_I4_O)        0.124     5.401 f  i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_5/O
                         net (fo=3, routed)           0.670     6.071    i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_5_n_5
    SLICE_X47Y1          LUT2 (Prop_lut2_I0_O)        0.124     6.195 r  i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_2/O
                         net (fo=2, routed)           0.443     6.638    i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_9
    SLICE_X47Y3          LUT3 (Prop_lut3_I0_O)        0.124     6.762 r  i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000     6.762    i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/A[5]
    SLICE_X47Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.312 r  i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     7.312    i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/zero_det_in[8]
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.540 f  i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.667     8.206    i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/zero_det_in[11]
    SLICE_X46Y5          LUT6 (Prop_lut6_I0_O)        0.313     8.519 f  i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_3/O
                         net (fo=1, routed)           0.597     9.116    i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_3_n_5
    SLICE_X50Y5          LUT3 (Prop_lut3_I0_O)        0.124     9.240 f  i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000     9.240    i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/p_3_out[2]
    SLICE_X50Y5          MUXF7 (Prop_muxf7_I0_O)      0.209     9.449 f  i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000     9.449    i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_n_5
    SLICE_X50Y5          MUXF8 (Prop_muxf8_I1_O)      0.088     9.537 f  i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.731    10.268    i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/SUB_DELAY/i_pipe/zeros_add
    SLICE_X45Y4          LUT2 (Prop_lut2_I1_O)        0.315    10.583 r  i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/SUB_DELAY/i_pipe/DSP_i_1/O
                         net (fo=1, routed)           0.712    11.295    i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/carry_in_del
    DSP48_X2Y1           DSP48E1                                      r  i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.586    12.765    i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y1           DSP48E1                                      r  i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                         clock pessimism              0.230    12.995    
                         clock uncertainty           -0.154    12.840    
    DSP48_X2Y1           DSP48E1 (Setup_dsp48e1_CLK_CARRYIN)
                                                     -1.501    11.339    i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP
  -------------------------------------------------------------------
                         required time                         11.339    
                         arrival time                         -11.295    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/sw_rst_cond_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.548ns  (logic 1.574ns (16.486%)  route 7.974ns (83.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns = ( 12.793 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.737     3.031    i_system_wrapper/system_i/sys_ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.481 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=51, routed)          7.491    11.972    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[1]
    SLICE_X93Y31         LUT6 (Prop_lut6_I5_O)        0.124    12.096 r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/sw_rst_cond_d1_i_1/O
                         net (fo=2, routed)           0.483    12.578    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/sw_rst_cond
    SLICE_X92Y32         FDRE                                         r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/sw_rst_cond_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.614    12.793    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/s_axi_aclk
    SLICE_X92Y32         FDRE                                         r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/sw_rst_cond_d1_reg/C
                         clock pessimism              0.115    12.908    
                         clock uncertainty           -0.154    12.754    
    SLICE_X92Y32         FDRE (Setup_fdre_C_D)       -0.013    12.741    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/sw_rst_cond_d1_reg
  -------------------------------------------------------------------
                         required time                         12.741    
                         arrival time                         -12.578    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_up_axi/up_wdata_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.477ns  (logic 1.450ns (15.301%)  route 8.027ns (84.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 12.773 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.737     3.031    i_system_wrapper/system_i/sys_ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[25])
                                                      1.450     4.481 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0WDATA[25]
                         net (fo=14, routed)          8.027    12.507    i_system_wrapper/system_i/axi_ad9122/inst/i_up_axi/s_axi_wdata[25]
    SLICE_X90Y79         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_up_axi/up_wdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.594    12.773    i_system_wrapper/system_i/axi_ad9122/inst/i_up_axi/s_axi_aclk
    SLICE_X90Y79         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_up_axi/up_wdata_reg[25]/C
                         clock pessimism              0.129    12.902    
                         clock uncertainty           -0.154    12.748    
    SLICE_X90Y79         FDCE (Setup_fdce_C_D)       -0.045    12.703    i_system_wrapper/system_i/axi_ad9122/inst/i_up_axi/up_wdata_reg[25]
  -------------------------------------------------------------------
                         required time                         12.703    
                         arrival time                         -12.507    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wdata_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.334ns  (logic 1.450ns (15.534%)  route 7.884ns (84.466%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.737     3.031    i_system_wrapper/system_i/sys_ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[31])
                                                      1.450     4.481 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0WDATA[31]
                         net (fo=16, routed)          7.884    12.365    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/s_axi_wdata[31]
    SLICE_X33Y27         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.481    12.660    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/s_axi_aclk
    SLICE_X33Y27         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wdata_reg[31]/C
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X33Y27         FDCE (Setup_fdce_C_D)       -0.040    12.581    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wdata_reg[31]
  -------------------------------------------------------------------
                         required time                         12.581    
                         arrival time                         -12.365    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.234ns  (logic 1.604ns (17.371%)  route 7.630ns (82.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 12.786 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.737     3.031    i_system_wrapper/system_i/sys_ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[9])
                                                      1.450     4.481 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0WDATA[9]
                         net (fo=33, routed)          7.146    11.627    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/s_axi_wdata[1]
    SLICE_X95Y24         LUT3 (Prop_lut3_I0_O)        0.154    11.781 r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FIFO_RAM[0].SRL16E_I_i_1/O
                         net (fo=1, routed)           0.484    12.264    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_CTRL_I/ctrlFifoDin[0]
    SLICE_X96Y24         SRL16E                                       r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.607    12.786    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_CTRL_I/s_axi_aclk
    SLICE_X96Y24         SRL16E                                       r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I/CLK
                         clock pessimism              0.115    12.901    
                         clock uncertainty           -0.154    12.747    
    SLICE_X96Y24         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.250    12.497    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I
  -------------------------------------------------------------------
                         required time                         12.497    
                         arrival time                         -12.264    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.354ns  (logic 0.766ns (8.189%)  route 8.588ns (91.811%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 12.649 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.694     2.988    i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X26Y92         FDRE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y92         FDRE (Prop_fdre_C_Q)         0.518     3.506 r  i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/Q
                         net (fo=34, routed)          7.923    11.429    i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_araddr[6]
    SLICE_X53Y28         LUT4 (Prop_lut4_I0_O)        0.124    11.553 r  i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[8]_i_1/O
                         net (fo=2, routed)           0.665    12.218    i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/RdChnl_BRAM_Addr_Ld[6]
    SLICE_X53Y28         LUT6 (Prop_lut6_I0_O)        0.124    12.342 r  i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[8]_i_1/O
                         net (fo=1, routed)           0.000    12.342    i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_46
    SLICE_X53Y28         FDRE                                         r  i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.470    12.649    i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X53Y28         FDRE                                         r  i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[8]/C
                         clock pessimism              0.115    12.764    
                         clock uncertainty           -0.154    12.610    
    SLICE_X53Y28         FDRE (Setup_fdre_C_D)        0.029    12.639    i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[8]
  -------------------------------------------------------------------
                         required time                         12.639    
                         arrival time                         -12.342    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.002ns  (logic 1.954ns (21.707%)  route 7.048ns (78.293%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 12.649 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.737     3.031    i_system_wrapper/system_i/sys_ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0WVALID
                         net (fo=15, routed)          3.603     7.968    i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X50Y40         LUT5 (Prop_lut5_I1_O)        0.124     8.092 r  i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[11]_INST_0/O
                         net (fo=10, routed)          1.178     9.270    i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_wvalid
    SLICE_X51Y29         LUT3 (Prop_lut3_I2_O)        0.124     9.394 r  i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/ADDR_SNG_PORT.bram_addr_int[11]_i_4/O
                         net (fo=2, routed)           0.560     9.954    i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[0]
    SLICE_X51Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.078 f  i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[12]_i_3/O
                         net (fo=1, routed)           0.410    10.487    i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/curr_wrap_burst_reg_reg
    SLICE_X52Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.611 r  i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[12]_i_2/O
                         net (fo=12, routed)          0.753    11.365    i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[5]
    SLICE_X50Y29         LUT6 (Prop_lut6_I0_O)        0.124    11.489 r  i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=10, routed)          0.544    12.033    i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_56
    SLICE_X51Y28         FDRE                                         r  i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.470    12.649    i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X51Y28         FDRE                                         r  i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/C
                         clock pessimism              0.115    12.764    
                         clock uncertainty           -0.154    12.610    
    SLICE_X51Y28         FDRE (Setup_fdre_C_CE)      -0.205    12.405    i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]
  -------------------------------------------------------------------
                         required time                         12.405    
                         arrival time                         -12.033    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.002ns  (logic 1.954ns (21.707%)  route 7.048ns (78.293%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 12.649 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.737     3.031    i_system_wrapper/system_i/sys_ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0WVALID
                         net (fo=15, routed)          3.603     7.968    i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X50Y40         LUT5 (Prop_lut5_I1_O)        0.124     8.092 r  i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[11]_INST_0/O
                         net (fo=10, routed)          1.178     9.270    i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_wvalid
    SLICE_X51Y29         LUT3 (Prop_lut3_I2_O)        0.124     9.394 r  i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/ADDR_SNG_PORT.bram_addr_int[11]_i_4/O
                         net (fo=2, routed)           0.560     9.954    i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[0]
    SLICE_X51Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.078 f  i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[12]_i_3/O
                         net (fo=1, routed)           0.410    10.487    i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/curr_wrap_burst_reg_reg
    SLICE_X52Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.611 r  i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[12]_i_2/O
                         net (fo=12, routed)          0.753    11.365    i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[5]
    SLICE_X50Y29         LUT6 (Prop_lut6_I0_O)        0.124    11.489 r  i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=10, routed)          0.544    12.033    i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_56
    SLICE_X51Y28         FDRE                                         r  i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.470    12.649    i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X51Y28         FDRE                                         r  i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/C
                         clock pessimism              0.115    12.764    
                         clock uncertainty           -0.154    12.610    
    SLICE_X51Y28         FDRE (Setup_fdre_C_CE)      -0.205    12.405    i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]
  -------------------------------------------------------------------
                         required time                         12.405    
                         arrival time                         -12.033    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.048ns  (logic 0.733ns (8.101%)  route 8.315ns (91.899%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.694     2.988    i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X27Y91         FDRE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_fdre_C_Q)         0.456     3.444 f  i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[44]/Q
                         net (fo=59, routed)          6.873    10.317    i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/s_axi_arlen[0]
    SLICE_X54Y28         LUT5 (Prop_lut5_I2_O)        0.124    10.441 f  i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/brst_zero_i_2/O
                         net (fo=3, routed)           0.812    11.252    i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/gen_no_arbiter.m_amesg_i_reg[46]
    SLICE_X57Y27         LUT4 (Prop_lut4_I3_O)        0.153    11.405 r  i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_zero_i_1/O
                         net (fo=1, routed)           0.630    12.036    i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_zero_i_1_n_5
    SLICE_X57Y27         FDRE                                         r  i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.540    12.719    i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X57Y27         FDRE                                         r  i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_zero_reg/C
                         clock pessimism              0.115    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X57Y27         FDRE (Setup_fdre_C_D)       -0.270    12.410    i_system_wrapper/system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_zero_reg
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                         -12.036    
  -------------------------------------------------------------------
                         slack                                  0.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sinGenerator_0/inst/reg_172_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/din0_buf1_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.075%)  route 0.229ns (61.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.557     0.893    i_system_wrapper/system_i/sinGenerator_0/inst/ap_clk
    SLICE_X52Y7          FDRE                                         r  i_system_wrapper/system_i/sinGenerator_0/inst/reg_172_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDRE (Prop_fdre_C_Q)         0.141     1.034 r  i_system_wrapper/system_i/sinGenerator_0/inst/reg_172_reg[63]/Q
                         net (fo=1, routed)           0.229     1.263    i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/Q[63]
    SLICE_X46Y7          FDRE                                         r  i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/din0_buf1_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.828     1.194    i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/ap_clk
    SLICE_X46Y7          FDRE                                         r  i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/din0_buf1_reg[63]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X46Y7          FDRE (Hold_fdre_C_D)         0.052     1.211    i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/din0_buf1_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/din0_buf1_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.340%)  route 0.224ns (54.660%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.557     0.893    i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/ap_clk
    SLICE_X52Y9          FDRE                                         r  i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/din0_buf1_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y9          FDRE (Prop_fdre_C_Q)         0.141     1.034 r  i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/din0_buf1_reg[54]/Q
                         net (fo=7, routed)           0.224     1.258    i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/s_axis_a_tdata[2]
    SLICE_X48Y10         LUT6 (Prop_lut6_I2_O)        0.045     1.303 r  i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.303    i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/exp_all_one_ip
    SLICE_X48Y10         FDRE                                         r  i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.827     1.193    i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/aclk
    SLICE_X48Y10         FDRE                                         r  i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism             -0.035     1.158    
    SLICE_X48Y10         FDRE (Hold_fdre_C_D)         0.091     1.249    i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_axi/up_rdata_d_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_up_axi/up_axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.421%)  route 0.223ns (54.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.586     0.922    i_system_wrapper/system_i/axi_ad9643/inst/i_up_axi/s_axi_aclk
    SLICE_X67Y49         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_axi/up_rdata_d_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y49         FDCE (Prop_fdce_C_Q)         0.141     1.063 r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_axi/up_rdata_d_reg[16]/Q
                         net (fo=1, routed)           0.223     1.286    i_system_wrapper/system_i/axi_ad9643/inst/i_up_axi/up_rdata_d[16]
    SLICE_X67Y54         LUT3 (Prop_lut3_I0_O)        0.045     1.331 r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_axi/up_axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000     1.331    i_system_wrapper/system_i/axi_ad9643/inst/i_up_axi/up_axi_rdata[16]_i_1_n_5
    SLICE_X67Y54         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_axi/up_axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.848     1.214    i_system_wrapper/system_i/axi_ad9643/inst/i_up_axi/s_axi_aclk
    SLICE_X67Y54         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_axi/up_axi_rdata_reg[16]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X67Y54         FDCE (Hold_fdce_C_D)         0.092     1.276    i_system_wrapper/system_i/axi_ad9643/inst/i_up_axi/up_axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_pn_type_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_pnseq_sel_m_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.210ns (48.903%)  route 0.219ns (51.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.614     0.950    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/s_axi_aclk
    SLICE_X94Y48         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_pn_type_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y48         FDCE (Prop_fdce_C_Q)         0.164     1.114 f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_pn_type_reg/Q
                         net (fo=5, routed)           0.219     1.333    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_pnseq_sel_m_reg[2]_0
    SLICE_X95Y50         LUT3 (Prop_lut3_I2_O)        0.046     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_pnseq_sel_m[3]_i_1/O
                         net (fo=1, routed)           0.000     1.379    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_pnseq_sel_m[3]_i_1_n_5
    SLICE_X95Y50         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_pnseq_sel_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.878     1.244    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/s_axi_aclk
    SLICE_X95Y50         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_pnseq_sel_m_reg[3]/C
                         clock pessimism             -0.030     1.214    
    SLICE_X95Y50         FDCE (Hold_fdce_C_D)         0.107     1.321    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_pnseq_sel_m_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_axi/up_axi_rdata_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.579     0.915    i_system_wrapper/system_i/axi_ad9643/inst/i_up_axi/s_axi_aclk
    SLICE_X67Y54         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_axi/up_axi_rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y54         FDCE (Prop_fdce_C_Q)         0.141     1.056 r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_axi/up_axi_rdata_reg[30]/Q
                         net (fo=1, routed)           0.116     1.172    i_system_wrapper/system_i/axi_cpu_interconnect/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X66Y56         SRLC32E                                      r  i_system_wrapper/system_i/axi_cpu_interconnect/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.848     1.214    i_system_wrapper/system_i/axi_cpu_interconnect/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X66Y56         SRLC32E                                      r  i_system_wrapper/system_i/axi_cpu_interconnect/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.283     0.931    
    SLICE_X66Y56         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.114    i_system_wrapper/system_i/axi_cpu_interconnect/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_wdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.368%)  route 0.263ns (61.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.591     0.927    i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_clk
    SLICE_X14Y33         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_wdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_wdata_reg[31]/Q
                         net (fo=2, routed)           0.263     1.354    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/vdma_wdata[31]
    RAMB36_X0Y5          RAMB36E1                                     r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.892     1.258    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/vdma_clk
    RAMB36_X0Y5          RAMB36E1                                     r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg/CLKBWRCLK
                         clock pessimism             -0.263     0.995    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[31])
                                                      0.296     1.291    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_wdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.777%)  route 0.289ns (67.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.590     0.926    i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_clk
    SLICE_X11Y32         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_wdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_wdata_reg[19]/Q
                         net (fo=2, routed)           0.289     1.356    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/vdma_wdata[19]
    RAMB36_X0Y5          RAMB36E1                                     r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.892     1.258    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/vdma_clk
    RAMB36_X0Y5          RAMB36E1                                     r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg/CLKBWRCLK
                         clock pessimism             -0.263     0.995    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[19])
                                                      0.296     1.291    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/up_drp_rdata_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/up_drp_rdata_hold_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.751%)  route 0.159ns (49.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.635     0.971    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/s_axi_aclk
    SLICE_X50Y100        FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/up_drp_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.164     1.135 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/up_drp_rdata_reg[5]/Q
                         net (fo=1, routed)           0.159     1.294    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/up_drp_rdata_reg[15][5]
    SLICE_X48Y99         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/up_drp_rdata_hold_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.825     1.191    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/s_axi_aclk
    SLICE_X48Y99         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/up_drp_rdata_hold_reg[5]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X48Y99         FDCE (Hold_fdce_C_D)         0.072     1.228    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/up_drp_rdata_hold_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_pn_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_pnseq_sel_m_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.207ns (47.262%)  route 0.231ns (52.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.614     0.950    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/s_axi_aclk
    SLICE_X94Y48         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_pn_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y48         FDCE (Prop_fdce_C_Q)         0.164     1.114 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_pn_sel_reg/Q
                         net (fo=5, routed)           0.231     1.344    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_pnseq_sel_m_reg[2]_1
    SLICE_X95Y50         LUT3 (Prop_lut3_I0_O)        0.043     1.387 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_pnseq_sel_m[2]_i_1/O
                         net (fo=1, routed)           0.000     1.387    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_pnseq_sel_m[2]_i_1_n_5
    SLICE_X95Y50         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_pnseq_sel_m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.878     1.244    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/s_axi_aclk
    SLICE_X95Y50         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_pnseq_sel_m_reg[2]/C
                         clock pessimism             -0.030     1.214    
    SLICE_X95Y50         FDCE (Hold_fdce_C_D)         0.107     1.321    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_pnseq_sel_m_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_sitofp_32ns_32_6_U21/sinGenerator_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/sinGenerator_0/inst/tmp_7_reg_254_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.057%)  route 0.250ns (63.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.555     0.891    i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_sitofp_32ns_32_6_U21/sinGenerator_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/aclk
    SLICE_X49Y17         FDRE                                         r  i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_sitofp_32ns_32_6_U21/sinGenerator_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y17         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_sitofp_32ns_32_6_U21/sinGenerator_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[3]/Q
                         net (fo=1, routed)           0.250     1.282    i_system_wrapper/system_i/sinGenerator_0/inst/grp_fu_143_p1[3]
    SLICE_X52Y16         FDRE                                         r  i_system_wrapper/system_i/sinGenerator_0/inst/tmp_7_reg_254_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.818     1.184    i_system_wrapper/system_i/sinGenerator_0/inst/ap_clk
    SLICE_X52Y16         FDRE                                         r  i_system_wrapper/system_i/sinGenerator_0/inst/tmp_7_reg_254_reg[3]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X52Y16         FDRE (Hold_fdre_C_D)         0.066     1.215    i_system_wrapper/system_i/sinGenerator_0/inst/tmp_7_reg_254_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/DCLK
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            4.275         10.000      5.725      DSP48_X2Y10      i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dmul_64ns_64ns_64_6_max_dsp_U25/sinGenerator_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X4Y1       i_system_wrapper/system_i/sinGenerator_0/inst/grp_sinGenerator_sinf_or_cosf_fu_110/sinGenerator_mul_mul_23s_17ns_40_1_U10/sinGenerator_mul_mul_23s_17ns_40_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y4       i_system_wrapper/system_i/sinGenerator_0/inst/grp_sinGenerator_sinf_or_cosf_fu_110/grp_sinGenerator_big_mult_v3small_71_24_17_s_fu_210/sinGenerator_mul_41s_24ns_41_4_U0/sinGenerator_mul_41s_24ns_41_4_Mul4S_0_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y0       i_system_wrapper/system_i/sinGenerator_0/inst/grp_sinGenerator_sinf_or_cosf_fu_110/sinGenerator_mul_32s_31ns_62_6_U9/sinGenerator_mul_32s_31ns_62_6_MulnS_0_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X4Y0       i_system_wrapper/system_i/sinGenerator_0/inst/grp_sinGenerator_sinf_or_cosf_fu_110/sinGenerator_mul_mul_17ns_15s_32_1_U11/sinGenerator_mul_mul_17ns_15s_32_1_DSP48_1_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X2Y14      i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dmul_64ns_64ns_64_6_max_dsp_U25/sinGenerator_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8      i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8      i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y66     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y66     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y66     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y66     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y66     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y66     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMC_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/DCLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y12     i_system_wrapper/system_i/sinGenerator_0/pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y12     i_system_wrapper/system_i/sinGenerator_0/pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y12     i_system_wrapper/system_i/sinGenerator_0/pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y12     i_system_wrapper/system_i/sinGenerator_0/pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y13     i_system_wrapper/system_i/sinGenerator_0/pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y13     i_system_wrapper/system_i/sinGenerator_0/pp_V_U/sinGenerator_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_14_14/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            7  Failing Endpoints,  Worst Slack       -0.505ns,  Total Violation       -2.156ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.505ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 1.394ns (29.679%)  route 3.303ns (70.321%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 7.821 - 5.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.694     2.988    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_aclk
    SLICE_X26Y58         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_fdre_C_Q)         0.518     3.506 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/Q
                         net (fo=20, routed)          0.922     4.428    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]_0[1]
    SLICE_X27Y59         LUT6 (Prop_lut6_I2_O)        0.124     4.552 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.552    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6_n_5
    SLICE_X27Y59         MUXF7 (Prop_muxf7_I0_O)      0.212     4.764 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.744     5.507    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2_n_5
    SLICE_X26Y59         LUT6 (Prop_lut6_I0_O)        0.299     5.806 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.490     6.296    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_5
    SLICE_X26Y59         LUT2 (Prop_lut2_I1_O)        0.124     6.420 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.615     7.034    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/last_eot_reg_0
    SLICE_X26Y61         LUT4 (Prop_lut4_I2_O)        0.117     7.151 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[1]_INST_0/O
                         net (fo=1, routed)           0.534     7.685    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_WSTRB[1]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.642     7.821    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1ACLK
                         clock pessimism              0.264     8.085    
                         clock uncertainty           -0.083     8.002    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1WSTRB[1])
                                                     -0.823     7.179    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          7.179    
                         arrival time                          -7.685    
  -------------------------------------------------------------------
                         slack                                 -0.505    

Slack (VIOLATED) :        -0.346ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[7]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 1.394ns (30.608%)  route 3.160ns (69.392%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 7.821 - 5.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.694     2.988    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_aclk
    SLICE_X26Y58         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_fdre_C_Q)         0.518     3.506 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/Q
                         net (fo=20, routed)          0.922     4.428    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]_0[1]
    SLICE_X27Y59         LUT6 (Prop_lut6_I2_O)        0.124     4.552 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.552    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6_n_5
    SLICE_X27Y59         MUXF7 (Prop_muxf7_I0_O)      0.212     4.764 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.744     5.507    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2_n_5
    SLICE_X26Y59         LUT6 (Prop_lut6_I0_O)        0.299     5.806 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.490     6.296    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_5
    SLICE_X26Y59         LUT2 (Prop_lut2_I1_O)        0.124     6.420 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.600     7.020    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/last_eot_reg_0
    SLICE_X26Y61         LUT4 (Prop_lut4_I0_O)        0.117     7.137 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[7]_INST_0/O
                         net (fo=1, routed)           0.405     7.542    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_WSTRB[7]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.642     7.821    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1ACLK
                         clock pessimism              0.264     8.085    
                         clock uncertainty           -0.083     8.002    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1WSTRB[7])
                                                     -0.806     7.196    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          7.196    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                 -0.346    

Slack (VIOLATED) :        -0.341ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[3]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.756ns  (logic 1.401ns (29.455%)  route 3.355ns (70.545%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 7.821 - 5.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.694     2.988    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_aclk
    SLICE_X26Y58         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_fdre_C_Q)         0.518     3.506 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/Q
                         net (fo=20, routed)          0.922     4.428    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]_0[1]
    SLICE_X27Y59         LUT6 (Prop_lut6_I2_O)        0.124     4.552 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.552    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6_n_5
    SLICE_X27Y59         MUXF7 (Prop_muxf7_I0_O)      0.212     4.764 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.744     5.507    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2_n_5
    SLICE_X26Y59         LUT6 (Prop_lut6_I0_O)        0.299     5.806 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.490     6.296    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_5
    SLICE_X26Y59         LUT2 (Prop_lut2_I1_O)        0.124     6.420 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.615     7.034    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/last_eot_reg_0
    SLICE_X26Y61         LUT4 (Prop_lut4_I0_O)        0.124     7.158 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[3]_INST_0/O
                         net (fo=1, routed)           0.586     7.744    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_WSTRB[3]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.642     7.821    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1ACLK
                         clock pessimism              0.264     8.085    
                         clock uncertainty           -0.083     8.002    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1WSTRB[3])
                                                     -0.599     7.403    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          7.403    
                         arrival time                          -7.744    
  -------------------------------------------------------------------
                         slack                                 -0.341    

Slack (VIOLATED) :        -0.331ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 1.393ns (30.666%)  route 3.149ns (69.334%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 7.821 - 5.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.694     2.988    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_aclk
    SLICE_X26Y58         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_fdre_C_Q)         0.518     3.506 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/Q
                         net (fo=20, routed)          0.922     4.428    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]_0[1]
    SLICE_X27Y59         LUT6 (Prop_lut6_I2_O)        0.124     4.552 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.552    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6_n_5
    SLICE_X27Y59         MUXF7 (Prop_muxf7_I0_O)      0.212     4.764 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.744     5.507    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2_n_5
    SLICE_X26Y59         LUT6 (Prop_lut6_I0_O)        0.299     5.806 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.490     6.296    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_5
    SLICE_X26Y59         LUT2 (Prop_lut2_I1_O)        0.124     6.420 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.604     7.023    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/last_eot_reg_0
    SLICE_X26Y61         LUT3 (Prop_lut3_I0_O)        0.116     7.139 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[6]_INST_0/O
                         net (fo=1, routed)           0.391     7.530    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_WSTRB[6]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.642     7.821    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1ACLK
                         clock pessimism              0.264     8.085    
                         clock uncertainty           -0.083     8.002    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1WSTRB[6])
                                                     -0.803     7.199    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          7.199    
                         arrival time                          -7.530    
  -------------------------------------------------------------------
                         slack                                 -0.331    

Slack (VIOLATED) :        -0.272ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[2]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.688ns  (logic 1.401ns (29.887%)  route 3.287ns (70.114%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 7.821 - 5.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.694     2.988    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_aclk
    SLICE_X26Y58         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_fdre_C_Q)         0.518     3.506 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/Q
                         net (fo=20, routed)          0.922     4.428    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]_0[1]
    SLICE_X27Y59         LUT6 (Prop_lut6_I2_O)        0.124     4.552 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.552    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6_n_5
    SLICE_X27Y59         MUXF7 (Prop_muxf7_I0_O)      0.212     4.764 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.744     5.507    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2_n_5
    SLICE_X26Y59         LUT6 (Prop_lut6_I0_O)        0.299     5.806 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.490     6.296    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_5
    SLICE_X26Y59         LUT2 (Prop_lut2_I1_O)        0.124     6.420 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.604     7.023    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/last_eot_reg_0
    SLICE_X26Y61         LUT3 (Prop_lut3_I1_O)        0.124     7.147 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[2]_INST_0/O
                         net (fo=1, routed)           0.528     7.676    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_WSTRB[2]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.642     7.821    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1ACLK
                         clock pessimism              0.264     8.085    
                         clock uncertainty           -0.083     8.002    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1WSTRB[2])
                                                     -0.599     7.403    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          7.403    
                         arrival time                          -7.676    
  -------------------------------------------------------------------
                         slack                                 -0.272    

Slack (VIOLATED) :        -0.207ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 1.401ns (30.306%)  route 3.222ns (69.694%))
  Logic Levels:           5  (LUT2=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 7.821 - 5.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.694     2.988    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_aclk
    SLICE_X26Y58         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_fdre_C_Q)         0.518     3.506 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/Q
                         net (fo=20, routed)          0.922     4.428    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]_0[1]
    SLICE_X27Y59         LUT6 (Prop_lut6_I2_O)        0.124     4.552 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.552    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6_n_5
    SLICE_X27Y59         MUXF7 (Prop_muxf7_I0_O)      0.212     4.764 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.744     5.507    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2_n_5
    SLICE_X26Y59         LUT6 (Prop_lut6_I0_O)        0.299     5.806 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.490     6.296    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_5
    SLICE_X26Y59         LUT2 (Prop_lut2_I1_O)        0.124     6.420 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.489     6.909    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/last_eot_reg_0
    SLICE_X26Y61         LUT2 (Prop_lut2_I1_O)        0.124     7.033 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[4]_INST_0/O
                         net (fo=1, routed)           0.578     7.611    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_WSTRB[4]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.642     7.821    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1ACLK
                         clock pessimism              0.264     8.085    
                         clock uncertainty           -0.083     8.002    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1WSTRB[4])
                                                     -0.599     7.403    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          7.403    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                 -0.207    

Slack (VIOLATED) :        -0.153ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[5]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 1.401ns (30.668%)  route 3.167ns (69.332%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 7.821 - 5.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.694     2.988    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_aclk
    SLICE_X26Y58         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_fdre_C_Q)         0.518     3.506 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/Q
                         net (fo=20, routed)          0.922     4.428    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]_0[1]
    SLICE_X27Y59         LUT6 (Prop_lut6_I2_O)        0.124     4.552 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.552    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6_n_5
    SLICE_X27Y59         MUXF7 (Prop_muxf7_I0_O)      0.212     4.764 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.744     5.507    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2_n_5
    SLICE_X26Y59         LUT6 (Prop_lut6_I0_O)        0.299     5.806 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.490     6.296    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_5
    SLICE_X26Y59         LUT2 (Prop_lut2_I1_O)        0.124     6.420 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.600     7.020    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/last_eot_reg_0
    SLICE_X26Y61         LUT4 (Prop_lut4_I0_O)        0.124     7.144 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[5]_INST_0/O
                         net (fo=1, routed)           0.412     7.556    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_WSTRB[5]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.642     7.821    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1ACLK
                         clock pessimism              0.264     8.085    
                         clock uncertainty           -0.083     8.002    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1WSTRB[5])
                                                     -0.599     7.403    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          7.403    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                 -0.153    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.756ns  (logic 1.512ns (31.792%)  route 3.244ns (68.208%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 7.658 - 5.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.694     2.988    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X26Y57         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y57         FDRE (Prop_fdre_C_Q)         0.518     3.506 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=18, routed)          0.907     4.413    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[0]_0[1]
    SLICE_X31Y57         LUT6 (Prop_lut6_I2_O)        0.124     4.537 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_i_15/O
                         net (fo=1, routed)           0.000     4.537    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_i_15_n_5
    SLICE_X31Y57         MUXF7 (Prop_muxf7_I0_O)      0.212     4.749 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_reg_i_8/O
                         net (fo=1, routed)           0.000     4.749    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_reg_i_8_n_5
    SLICE_X31Y57         MUXF8 (Prop_muxf8_I1_O)      0.094     4.843 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_reg_i_4/O
                         net (fo=2, routed)           1.119     5.962    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_reg_i_4_n_5
    SLICE_X32Y54         LUT6 (Prop_lut6_I4_O)        0.316     6.278 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id[4]_i_2__0/O
                         net (fo=7, routed)           0.455     6.732    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id[4]_i_2__0_n_5
    SLICE_X33Y56         LUT6 (Prop_lut6_I2_O)        0.124     6.856 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_2__0/O
                         net (fo=1, routed)           0.764     7.620    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_2__0_n_5
    SLICE_X33Y54         LUT6 (Prop_lut6_I0_O)        0.124     7.744 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_1__0/O
                         net (fo=1, routed)           0.000     7.744    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_1__0_n_5
    SLICE_X33Y54         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.479     7.658    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X33Y54         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/C
                         clock pessimism              0.229     7.887    
                         clock uncertainty           -0.083     7.804    
    SLICE_X33Y54         FDRE (Setup_fdre_C_D)        0.031     7.835    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg
  -------------------------------------------------------------------
                         required time                          7.835    
                         arrival time                          -7.744    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.125ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 1.504ns (33.836%)  route 2.941ns (66.164%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 7.659 - 5.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.694     2.988    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X26Y57         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y57         FDRE (Prop_fdre_C_Q)         0.518     3.506 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]/Q
                         net (fo=18, routed)          0.907     4.413    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[0]_0[1]
    SLICE_X31Y57         LUT6 (Prop_lut6_I2_O)        0.124     4.537 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_i_15/O
                         net (fo=1, routed)           0.000     4.537    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_i_15_n_5
    SLICE_X31Y57         MUXF7 (Prop_muxf7_I0_O)      0.212     4.749 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_reg_i_8/O
                         net (fo=1, routed)           0.000     4.749    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_reg_i_8_n_5
    SLICE_X31Y57         MUXF8 (Prop_muxf8_I1_O)      0.094     4.843 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_reg_i_4/O
                         net (fo=2, routed)           0.800     5.642    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_reg_i_4_n_5
    SLICE_X32Y54         LUT5 (Prop_lut5_I2_O)        0.316     5.958 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_i_2__0/O
                         net (fo=2, routed)           0.441     6.399    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_i_2__0_n_5
    SLICE_X34Y54         LUT2 (Prop_lut2_I1_O)        0.124     6.523 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length[3]_i_2/O
                         net (fo=12, routed)          0.460     6.983    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/i_waddr_sync/active_reg
    SLICE_X34Y54         LUT3 (Prop_lut3_I2_O)        0.116     7.099 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/i_waddr_sync/m_axis_raddr_i_1__0/O
                         net (fo=1, routed)           0.334     7.433    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/i_waddr_sync_n_7
    SLICE_X35Y53         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.480     7.659    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/fifo_wr_clk
    SLICE_X35Y53         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/C
                         clock pessimism              0.229     7.888    
                         clock uncertainty           -0.083     7.805    
    SLICE_X35Y53         FDRE (Setup_fdre_C_D)       -0.247     7.558    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg
  -------------------------------------------------------------------
                         required time                          7.558    
                         arrival time                          -7.433    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/beat_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 1.277ns (30.525%)  route 2.906ns (69.475%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 7.700 - 5.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.694     2.988    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_aclk
    SLICE_X26Y58         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_fdre_C_Q)         0.518     3.506 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/Q
                         net (fo=20, routed)          0.922     4.428    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]_0[1]
    SLICE_X27Y59         LUT6 (Prop_lut6_I2_O)        0.124     4.552 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.552    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6_n_5
    SLICE_X27Y59         MUXF7 (Prop_muxf7_I0_O)      0.212     4.764 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.744     5.507    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2_n_5
    SLICE_X26Y59         LUT6 (Prop_lut6_I0_O)        0.299     5.806 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.596     6.402    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_5
    SLICE_X26Y56         LUT6 (Prop_lut6_I1_O)        0.124     6.526 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/last_burst_length[3]_i_1__0/O
                         net (fo=13, routed)          0.645     7.171    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/beat_counter_reg[0]_0
    SLICE_X26Y53         FDSE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/beat_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.521     7.700    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_aclk
    SLICE_X26Y53         FDSE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/beat_counter_reg[0]/C
                         clock pessimism              0.264     7.964    
                         clock uncertainty           -0.083     7.881    
    SLICE_X26Y53         FDSE (Setup_fdse_C_S)       -0.524     7.357    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/beat_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          7.357    
                         arrival time                          -7.171    
  -------------------------------------------------------------------
                         slack                                  0.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/fwd_data_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/ram_reg/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.216%)  route 0.225ns (63.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.559     0.895    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/fifo_wr_clk
    SLICE_X33Y50         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/fwd_data_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/fwd_data_reg[41]/Q
                         net (fo=1, routed)           0.225     1.248    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/Q[41]
    RAMB36_X2Y10         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/ram_reg/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.868     1.234    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/fifo_wr_clk
    RAMB36_X2Y10         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/ram_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.953    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.243     1.196    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/fwd_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/ram_reg/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.176%)  route 0.226ns (63.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.559     0.895    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/fifo_wr_clk
    SLICE_X33Y50         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/fwd_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/fwd_data_reg[27]/Q
                         net (fo=1, routed)           0.226     1.248    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/Q[27]
    RAMB36_X2Y10         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/ram_reg/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.868     1.234    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/fifo_wr_clk
    RAMB36_X2Y10         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/ram_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.953    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[27])
                                                      0.243     1.196    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[0].i_mux/adc_mux_data_1_0_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.154%)  route 0.249ns (63.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.558     0.894    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_clk
    SLICE_X52Y46         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[39]/Q
                         net (fo=2, routed)           0.249     1.283    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[0].i_mux/adc_data_d[23]
    SLICE_X43Y46         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[0].i_mux/adc_mux_data_1_0_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.829     1.195    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[0].i_mux/adc_clk
    SLICE_X43Y46         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[0].i_mux/adc_mux_data_1_0_reg[23]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X43Y46         FDRE (Hold_fdre_C_D)         0.070     1.230    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[0].i_mux/adc_mux_data_1_0_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/fwd_data_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/ram_reg/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.036%)  route 0.227ns (63.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.559     0.895    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/fifo_wr_clk
    SLICE_X33Y51         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/fwd_data_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/fwd_data_reg[43]/Q
                         net (fo=1, routed)           0.227     1.250    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/Q[43]
    RAMB36_X2Y10         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/ram_reg/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.868     1.234    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/fifo_wr_clk
    RAMB36_X2Y10         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/ram_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.953    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.243     1.196    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[1].i_mux/adc_mux_data_1_0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[1].i_mux/adc_mux_data_1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.191%)  route 0.199ns (60.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.563     0.899    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[1].i_mux/adc_clk
    SLICE_X47Y49         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[1].i_mux/adc_mux_data_1_0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.128     1.027 r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[1].i_mux/adc_mux_data_1_0_reg[31]/Q
                         net (fo=1, routed)           0.199     1.225    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[1].i_mux/adc_mux_data_1_0_reg_n_5_[31]
    SLICE_X42Y52         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[1].i_mux/adc_mux_data_1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.825     1.191    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[1].i_mux/adc_clk
    SLICE_X42Y52         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[1].i_mux/adc_mux_data_1_reg[31]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.009     1.170    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[1].i_mux/adc_mux_data_1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[0].adc_data_d_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[0].i_mux/adc_mux_data_0_0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.877%)  route 0.228ns (55.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.558     0.894    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_clk
    SLICE_X51Y45         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[0].adc_data_d_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[0].adc_data_d_reg[15]/Q
                         net (fo=2, routed)           0.228     1.263    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[0].i_mux/adc_data_d[15]
    SLICE_X49Y48         LUT4 (Prop_lut4_I2_O)        0.045     1.308 r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[0].i_mux/adc_mux_data_0_0[15]_i_2/O
                         net (fo=1, routed)           0.000     1.308    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[0].i_mux/adc_mux_data_0_0[15]_i_2_n_5
    SLICE_X49Y48         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[0].i_mux/adc_mux_data_0_0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.830     1.196    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[0].i_mux/adc_clk
    SLICE_X49Y48         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[0].i_mux/adc_mux_data_0_0_reg[15]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X49Y48         FDRE (Hold_fdre_C_D)         0.091     1.252    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[0].i_mux/adc_mux_data_0_0_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/fwd_data_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/ram_reg/DIBDI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.588%)  route 0.232ns (64.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.559     0.895    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/fifo_wr_clk
    SLICE_X33Y52         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/fwd_data_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/fwd_data_reg[63]/Q
                         net (fo=1, routed)           0.232     1.254    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/Q[63]
    RAMB36_X2Y10         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/ram_reg/DIBDI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.868     1.234    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/fifo_wr_clk
    RAMB36_X2Y10         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/ram_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.953    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[31])
                                                      0.243     1.196    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/fwd_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/ram_reg/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.566%)  route 0.232ns (64.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.559     0.895    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/fifo_wr_clk
    SLICE_X33Y51         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/fwd_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/fwd_data_reg[25]/Q
                         net (fo=1, routed)           0.232     1.254    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/Q[25]
    RAMB36_X2Y10         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/ram_reg/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.868     1.234    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/fifo_wr_clk
    RAMB36_X2Y10         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/ram_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.953    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[25])
                                                      0.242     1.195    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_mux_data_reg[333]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[1].i_dsf/adc_dsf_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.820%)  route 0.232ns (62.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.553     0.889    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_clk
    SLICE_X53Y50         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_mux_data_reg[333]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_mux_data_reg[333]/Q
                         net (fo=1, routed)           0.232     1.261    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[1].i_dsf/adc_mux_data_reg[383][13]
    SLICE_X44Y50         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[1].i_dsf/adc_dsf_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.825     1.191    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[1].i_dsf/adc_clk
    SLICE_X44Y50         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[1].i_dsf/adc_dsf_data_reg[13]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.046     1.202    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[1].i_dsf/adc_dsf_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[1].i_mux/adc_mux_data_1_0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[1].i_mux/adc_mux_data_1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.948%)  route 0.262ns (65.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.562     0.898    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[1].i_mux/adc_clk
    SLICE_X49Y49         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[1].i_mux/adc_mux_data_1_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[1].i_mux/adc_mux_data_1_0_reg[9]/Q
                         net (fo=1, routed)           0.262     1.301    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[1].i_mux/adc_mux_data_1_0_reg_n_5_[9]
    SLICE_X48Y50         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[1].i_mux/adc_mux_data_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.825     1.191    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[1].i_mux/adc_clk
    SLICE_X48Y50         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[1].i_mux/adc_mux_data_1_reg[9]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.078     1.239    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[1].i_mux/adc_mux_data_1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_or/i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_or/i_delay_ctrl_REPLICATED_0/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_or/i_delay_ctrl/REFCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X3Y8      i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X3Y17     i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X3Y18     i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y10     i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y10     i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X55Y41     i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[0]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_or/i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_or/i_delay_ctrl_REPLICATED_0/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_or/i_delay_ctrl/REFCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y79     i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_addr_gen/addr_valid_d1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y70     i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y70     i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y70     i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y70     i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y79     i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/active_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y80     i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/enabled_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y80     i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/id_reg[0]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X54Y39     i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rd_d_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X54Y39     i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rd_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X45Y42     i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X51Y50     i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_data_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y46     i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_data_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y47     i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_data_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y46     i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_data_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X30Y45     i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_data_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s_1
  To Clock:  mmcm_clk_0_s_1

Setup :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[178]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 2.354ns (39.893%)  route 3.547ns (60.107%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 9.392 - 6.735 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.662     2.956    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X34Y15         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[178]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.518     3.474 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[178]/Q
                         net (fo=2, routed)           1.177     4.651    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hl_width_s__0[2]
    SLICE_X28Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.158 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.158    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_27_n_5
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.272 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.272    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26_n_5
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.511 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_25/O[2]
                         net (fo=2, routed)           0.644     6.154    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[10]
    SLICE_X29Y21         LUT4 (Prop_lut4_I0_O)        0.302     6.456 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_10/O
                         net (fo=1, routed)           0.000     6.456    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_10_n_5
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.006 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.875     7.882    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_5
    SLICE_X35Y21         LUT2 (Prop_lut2_I1_O)        0.124     8.006 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.851     8.857    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X37Y25         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.478     9.392    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X37Y25         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[12]/C
                         clock pessimism              0.230     9.622    
                         clock uncertainty           -0.147     9.474    
    SLICE_X37Y25         FDRE (Setup_fdre_C_R)       -0.429     9.045    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[12]
  -------------------------------------------------------------------
                         required time                          9.045    
                         arrival time                          -8.857    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[178]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 2.354ns (39.893%)  route 3.547ns (60.107%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 9.392 - 6.735 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.662     2.956    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X34Y15         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[178]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.518     3.474 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[178]/Q
                         net (fo=2, routed)           1.177     4.651    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hl_width_s__0[2]
    SLICE_X28Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.158 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.158    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_27_n_5
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.272 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.272    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26_n_5
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.511 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_25/O[2]
                         net (fo=2, routed)           0.644     6.154    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[10]
    SLICE_X29Y21         LUT4 (Prop_lut4_I0_O)        0.302     6.456 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_10/O
                         net (fo=1, routed)           0.000     6.456    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_10_n_5
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.006 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.875     7.882    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_5
    SLICE_X35Y21         LUT2 (Prop_lut2_I1_O)        0.124     8.006 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.851     8.857    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X37Y25         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.478     9.392    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X37Y25         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[13]/C
                         clock pessimism              0.230     9.622    
                         clock uncertainty           -0.147     9.474    
    SLICE_X37Y25         FDRE (Setup_fdre_C_R)       -0.429     9.045    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[13]
  -------------------------------------------------------------------
                         required time                          9.045    
                         arrival time                          -8.857    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[178]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 2.354ns (39.893%)  route 3.547ns (60.107%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 9.392 - 6.735 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.662     2.956    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X34Y15         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[178]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.518     3.474 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[178]/Q
                         net (fo=2, routed)           1.177     4.651    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hl_width_s__0[2]
    SLICE_X28Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.158 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.158    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_27_n_5
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.272 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.272    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26_n_5
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.511 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_25/O[2]
                         net (fo=2, routed)           0.644     6.154    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[10]
    SLICE_X29Y21         LUT4 (Prop_lut4_I0_O)        0.302     6.456 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_10/O
                         net (fo=1, routed)           0.000     6.456    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_10_n_5
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.006 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.875     7.882    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_5
    SLICE_X35Y21         LUT2 (Prop_lut2_I1_O)        0.124     8.006 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.851     8.857    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X37Y25         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.478     9.392    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X37Y25         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[14]/C
                         clock pessimism              0.230     9.622    
                         clock uncertainty           -0.147     9.474    
    SLICE_X37Y25         FDRE (Setup_fdre_C_R)       -0.429     9.045    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[14]
  -------------------------------------------------------------------
                         required time                          9.045    
                         arrival time                          -8.857    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[178]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 2.354ns (39.893%)  route 3.547ns (60.107%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 9.392 - 6.735 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.662     2.956    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X34Y15         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[178]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.518     3.474 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[178]/Q
                         net (fo=2, routed)           1.177     4.651    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hl_width_s__0[2]
    SLICE_X28Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.158 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.158    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_27_n_5
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.272 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.272    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26_n_5
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.511 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_25/O[2]
                         net (fo=2, routed)           0.644     6.154    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[10]
    SLICE_X29Y21         LUT4 (Prop_lut4_I0_O)        0.302     6.456 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_10/O
                         net (fo=1, routed)           0.000     6.456    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_10_n_5
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.006 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.875     7.882    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_5
    SLICE_X35Y21         LUT2 (Prop_lut2_I1_O)        0.124     8.006 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.851     8.857    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X37Y25         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.478     9.392    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X37Y25         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[15]/C
                         clock pessimism              0.230     9.622    
                         clock uncertainty           -0.147     9.474    
    SLICE_X37Y25         FDRE (Setup_fdre_C_R)       -0.429     9.045    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[15]
  -------------------------------------------------------------------
                         required time                          9.045    
                         arrival time                          -8.857    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[178]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.864ns  (logic 2.354ns (40.143%)  route 3.510ns (59.857%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 9.392 - 6.735 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.662     2.956    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X34Y15         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[178]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.518     3.474 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[178]/Q
                         net (fo=2, routed)           1.177     4.651    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hl_width_s__0[2]
    SLICE_X28Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.158 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.158    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_27_n_5
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.272 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.272    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26_n_5
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.511 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_25/O[2]
                         net (fo=2, routed)           0.644     6.154    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[10]
    SLICE_X29Y21         LUT4 (Prop_lut4_I0_O)        0.302     6.456 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_10/O
                         net (fo=1, routed)           0.000     6.456    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_10_n_5
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.006 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.875     7.882    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_5
    SLICE_X35Y21         LUT2 (Prop_lut2_I1_O)        0.124     8.006 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.814     8.820    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X37Y24         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.478     9.392    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X37Y24         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[10]/C
                         clock pessimism              0.230     9.622    
                         clock uncertainty           -0.147     9.474    
    SLICE_X37Y24         FDRE (Setup_fdre_C_R)       -0.429     9.045    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[10]
  -------------------------------------------------------------------
                         required time                          9.045    
                         arrival time                          -8.820    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[178]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.864ns  (logic 2.354ns (40.143%)  route 3.510ns (59.857%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 9.392 - 6.735 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.662     2.956    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X34Y15         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[178]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.518     3.474 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[178]/Q
                         net (fo=2, routed)           1.177     4.651    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hl_width_s__0[2]
    SLICE_X28Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.158 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.158    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_27_n_5
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.272 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.272    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26_n_5
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.511 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_25/O[2]
                         net (fo=2, routed)           0.644     6.154    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[10]
    SLICE_X29Y21         LUT4 (Prop_lut4_I0_O)        0.302     6.456 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_10/O
                         net (fo=1, routed)           0.000     6.456    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_10_n_5
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.006 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.875     7.882    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_5
    SLICE_X35Y21         LUT2 (Prop_lut2_I1_O)        0.124     8.006 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.814     8.820    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X37Y24         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.478     9.392    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X37Y24         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[11]/C
                         clock pessimism              0.230     9.622    
                         clock uncertainty           -0.147     9.474    
    SLICE_X37Y24         FDRE (Setup_fdre_C_R)       -0.429     9.045    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[11]
  -------------------------------------------------------------------
                         required time                          9.045    
                         arrival time                          -8.820    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[178]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.864ns  (logic 2.354ns (40.143%)  route 3.510ns (59.857%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 9.392 - 6.735 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.662     2.956    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X34Y15         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[178]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.518     3.474 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[178]/Q
                         net (fo=2, routed)           1.177     4.651    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hl_width_s__0[2]
    SLICE_X28Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.158 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.158    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_27_n_5
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.272 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.272    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26_n_5
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.511 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_25/O[2]
                         net (fo=2, routed)           0.644     6.154    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[10]
    SLICE_X29Y21         LUT4 (Prop_lut4_I0_O)        0.302     6.456 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_10/O
                         net (fo=1, routed)           0.000     6.456    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_10_n_5
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.006 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.875     7.882    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_5
    SLICE_X35Y21         LUT2 (Prop_lut2_I1_O)        0.124     8.006 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.814     8.820    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X37Y24         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.478     9.392    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X37Y24         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[8]/C
                         clock pessimism              0.230     9.622    
                         clock uncertainty           -0.147     9.474    
    SLICE_X37Y24         FDRE (Setup_fdre_C_R)       -0.429     9.045    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.045    
                         arrival time                          -8.820    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[178]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.864ns  (logic 2.354ns (40.143%)  route 3.510ns (59.857%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 9.392 - 6.735 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.662     2.956    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X34Y15         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[178]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.518     3.474 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[178]/Q
                         net (fo=2, routed)           1.177     4.651    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hl_width_s__0[2]
    SLICE_X28Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.158 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.158    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_27_n_5
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.272 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.272    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26_n_5
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.511 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_25/O[2]
                         net (fo=2, routed)           0.644     6.154    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[10]
    SLICE_X29Y21         LUT4 (Prop_lut4_I0_O)        0.302     6.456 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_10/O
                         net (fo=1, routed)           0.000     6.456    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_10_n_5
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.006 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.875     7.882    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_5
    SLICE_X35Y21         LUT2 (Prop_lut2_I1_O)        0.124     8.006 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.814     8.820    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X37Y24         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.478     9.392    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X37Y24         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[9]/C
                         clock pessimism              0.230     9.622    
                         clock uncertainty           -0.147     9.474    
    SLICE_X37Y24         FDRE (Setup_fdre_C_R)       -0.429     9.045    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.045    
                         arrival time                          -8.820    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[178]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.741ns  (logic 2.354ns (41.005%)  route 3.387ns (58.995%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 9.395 - 6.735 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.662     2.956    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X34Y15         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[178]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.518     3.474 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[178]/Q
                         net (fo=2, routed)           1.177     4.651    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hl_width_s__0[2]
    SLICE_X28Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.158 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.158    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_27_n_5
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.272 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.272    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26_n_5
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.511 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_25/O[2]
                         net (fo=2, routed)           0.644     6.154    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[10]
    SLICE_X29Y21         LUT4 (Prop_lut4_I0_O)        0.302     6.456 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_10/O
                         net (fo=1, routed)           0.000     6.456    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_10_n_5
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.006 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.875     7.882    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_5
    SLICE_X35Y21         LUT2 (Prop_lut2_I1_O)        0.124     8.006 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.691     8.697    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X37Y22         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.481     9.395    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X37Y22         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[0]/C
                         clock pessimism              0.230     9.625    
                         clock uncertainty           -0.147     9.477    
    SLICE_X37Y22         FDRE (Setup_fdre_C_R)       -0.429     9.048    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.048    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[178]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.741ns  (logic 2.354ns (41.005%)  route 3.387ns (58.995%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 9.395 - 6.735 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.662     2.956    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X34Y15         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[178]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.518     3.474 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[178]/Q
                         net (fo=2, routed)           1.177     4.651    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hl_width_s__0[2]
    SLICE_X28Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.158 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.158    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_27_n_5
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.272 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.272    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26_n_5
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.511 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_25/O[2]
                         net (fo=2, routed)           0.644     6.154    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[10]
    SLICE_X29Y21         LUT4 (Prop_lut4_I0_O)        0.302     6.456 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_10/O
                         net (fo=1, routed)           0.000     6.456    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_10_n_5
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.006 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.875     7.882    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_5
    SLICE_X35Y21         LUT2 (Prop_lut2_I1_O)        0.124     8.006 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.691     8.697    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X37Y22         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.481     9.395    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X37Y22         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[1]/C
                         clock pessimism              0.230     9.625    
                         clock uncertainty           -0.147     9.477    
    SLICE_X37Y22         FDRE (Setup_fdre_C_R)       -0.429     9.048    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.048    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                  0.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.584     0.919    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X11Y26         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_waddr_reg[3]/Q
                         net (fo=1, routed)           0.056     1.117    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_waddr[3]
    SLICE_X10Y26         LUT4 (Prop_lut4_I0_O)        0.045     1.162 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.162    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/p_2_in__0[4]
    SLICE_X10Y26         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.850     1.216    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X10Y26         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[4]/C
                         clock pessimism             -0.283     0.933    
    SLICE_X10Y26         FDRE (Hold_fdre_C_D)         0.120     1.053    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.052%)  route 0.208ns (55.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.584     0.919    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X10Y26         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.164     1.084 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[6]/Q
                         net (fo=5, routed)           0.208     1.292    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/Q[5]
    RAMB36_X0Y5          RAMB36E1                                     r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.895     1.261    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/hdmi_clk
    RAMB36_X0Y5          RAMB36E1                                     r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg/CLKARDCLK
                         clock pessimism             -0.263     0.998    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.181    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.592     0.928    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/hdmi_clk
    SLICE_X15Y13         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_3_reg[9]/Q
                         net (fo=1, routed)           0.056     1.124    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_3_reg_n_5_[9]
    SLICE_X15Y13         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.860     1.226    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/hdmi_clk
    SLICE_X15Y13         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_1_reg[9]/C
                         clock pessimism             -0.298     0.928    
    SLICE_X15Y13         FDRE (Hold_fdre_C_D)         0.078     1.006    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_3_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.592     0.928    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/hdmi_clk
    SLICE_X15Y13         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_3_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_3_reg[14]/Q
                         net (fo=1, routed)           0.056     1.124    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_3_reg_n_5_[14]
    SLICE_X15Y13         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.860     1.226    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/hdmi_clk
    SLICE_X15Y13         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_1_reg[14]/C
                         clock pessimism             -0.298     0.928    
    SLICE_X15Y13         FDRE (Hold_fdre_C_D)         0.076     1.004    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.592     0.928    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/hdmi_clk
    SLICE_X15Y13         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_3_reg[10]/Q
                         net (fo=1, routed)           0.056     1.124    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_3_reg_n_5_[10]
    SLICE_X15Y13         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.860     1.226    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/hdmi_clk
    SLICE_X15Y13         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_1_reg[10]/C
                         clock pessimism             -0.298     0.928    
    SLICE_X15Y13         FDRE (Hold_fdre_C_D)         0.075     1.003    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_3_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.592     0.928    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/hdmi_clk
    SLICE_X15Y13         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_3_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_3_reg[12]/Q
                         net (fo=1, routed)           0.056     1.124    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_3_reg_n_5_[12]
    SLICE_X15Y13         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.860     1.226    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/hdmi_clk
    SLICE_X15Y13         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_1_reg[12]/C
                         clock pessimism             -0.298     0.928    
    SLICE_X15Y13         FDRE (Hold_fdre_C_D)         0.071     0.999    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p2_data_1_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_status_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_acc_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.582     0.918    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X19Y24         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y24         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_status_reg/Q
                         net (fo=1, routed)           0.091     1.150    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/hdmi_status_s
    SLICE_X18Y24         LUT5 (Prop_lut5_I4_O)        0.045     1.195 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_acc_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.195    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_acc_data[1]
    SLICE_X18Y24         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_acc_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.849     1.215    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/hdmi_clk
    SLICE_X18Y24         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_acc_data_reg[1]/C
                         clock pessimism             -0.284     0.931    
    SLICE_X18Y24         FDCE (Hold_fdce_C_D)         0.121     1.052    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_acc_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_2d_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.561     0.896    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X33Y12         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_2d_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_2d_reg[9]/Q
                         net (fo=1, routed)           0.113     1.150    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_2d[9]
    SLICE_X35Y12         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.826     1.192    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X35Y12         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[9]/C
                         clock pessimism             -0.263     0.929    
    SLICE_X35Y12         FDRE (Hold_fdre_C_D)         0.076     1.005    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p3_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/data_p_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.505%)  route 0.116ns (38.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.591     0.927    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/hdmi_clk
    SLICE_X13Y16         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p3_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p3_data_reg[14]/Q
                         net (fo=1, routed)           0.116     1.184    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p3_data_reg_n_5_[14]
    SLICE_X16Y16         LUT5 (Prop_lut5_I0_O)        0.045     1.229 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/data_p[2]_i_1/O
                         net (fo=1, routed)           0.000     1.229    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/data_p[2]_i_1_n_5
    SLICE_X16Y16         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/data_p_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.858     1.224    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/hdmi_clk
    SLICE_X16Y16         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/data_p_reg[2]/C
                         clock pessimism             -0.263     0.961    
    SLICE_X16Y16         FDRE (Hold_fdre_C_D)         0.120     1.081    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/data_p_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.973%)  route 0.251ns (64.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.584     0.919    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X9Y26          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141     1.061 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[9]/Q
                         net (fo=4, routed)           0.251     1.311    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/Q[8]
    RAMB36_X0Y5          RAMB36E1                                     r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.895     1.261    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/hdmi_clk
    RAMB36_X0Y5          RAMB36E1                                     r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg/CLKARDCLK
                         clock pessimism             -0.283     0.978    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.161    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_0_s_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.735
Sources:            { i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.735       4.159      RAMB36_X0Y5      i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.735       4.579      BUFGCTRL_X0Y20   i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.735       4.581      DSP48_X0Y6       i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c2/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.735       4.581      DSP48_X0Y4       i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c3/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.735       4.581      DSP48_X1Y2       i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.735       4.581      DSP48_X1Y3       i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.735       4.581      DSP48_X1Y0       i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c3/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.735       4.581      DSP48_X0Y1       i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c1/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.735       4.581      DSP48_X0Y2       i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c2/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.735       4.581      DSP48_X0Y0       i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c3/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.735       206.625    MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X20Y18     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[3]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X20Y18     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[4]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X26Y17     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clip_hs_d_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X26Y17     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_2d_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X26Y17     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_2d_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X18Y16     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X20Y18     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[3]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X20Y18     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[4]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X34Y17     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X34Y17     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X18Y16     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X18Y16     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X34Y17     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X34Y17     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X18Y16     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clip_vs_d_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X18Y16     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clip_vs_d_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X20Y18     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[3]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X20Y18     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[3]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X20Y18     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[4]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X20Y18     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[4]_srl6/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb_clk_s_1
  To Clock:  mmcm_fb_clk_s_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       45.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb_clk_s_1
Waveform(ns):       { 0.000 27.500 }
Period(ns):         55.000
Sources:            { i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         55.000      52.845     BUFGCTRL_X0Y23   i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_fb_clk_bufg/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         55.000      53.751     MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         55.000      53.751     MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       55.000      45.000     MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       55.000      158.360    MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_in
  To Clock:  dac_clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_in
Waveform(ns):       { 0.000 1.080 }
Period(ns):         2.160
Sources:            { dac_clk_in_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         2.160       0.911      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       2.160       97.840     MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            0.800         1.080       0.280      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            0.800         1.080       0.280      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            0.800         1.080       0.280      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            0.800         1.080       0.280      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s
  To Clock:  mmcm_clk_0_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_0_s
Waveform(ns):       { 0.000 1.080 }
Period(ns):         2.160
Sources:            { i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.160       0.005      BUFGCTRL_X0Y21   i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_0_bufg/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.160       0.493      OLOGIC_X1Y108    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_clk/g_data[0].i_serdes/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.160       0.493      OLOGIC_X1Y120    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/g_data[0].i_serdes/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.160       0.493      OLOGIC_X1Y140    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/g_data[10].i_serdes/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.160       0.493      OLOGIC_X1Y144    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/g_data[11].i_serdes/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.160       0.493      OLOGIC_X1Y142    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/g_data[12].i_serdes/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.160       0.493      OLOGIC_X1Y106    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/g_data[13].i_serdes/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.160       0.493      OLOGIC_X1Y96     i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/g_data[14].i_serdes/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.160       0.493      OLOGIC_X1Y82     i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/g_data[15].i_serdes/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.160       0.493      OLOGIC_X1Y114    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/g_data[1].i_serdes/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.160       211.200    MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_1_s
  To Clock:  mmcm_clk_1_s

Setup :            3  Failing Endpoints,  Worst Slack       -0.091ns,  Total Violation       -0.165ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.340ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.091ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_phase_3_1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        8.599ns  (logic 1.692ns (19.677%)  route 6.907ns (80.323%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.940ns = ( 6.700 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.362ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.853    -1.362    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/up_drp_sel_reg_0
    SLICE_X110Y80        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.906 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/Q
                         net (fo=676, routed)         6.907     6.001    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_sync_reg
    SLICE_X56Y106        LUT4 (Prop_lut4_I2_O)        0.124     6.125 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1[0]_i_8/O
                         net (fo=1, routed)           0.000     6.125    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1[0]_i_8_n_5
    SLICE_X56Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.675 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.675    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[0]_i_1_n_5
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[4]_i_1_n_5
    SLICE_X56Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.903    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[8]_i_1_n_5
    SLICE_X56Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.237 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.237    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel_n_217
    SLICE_X56Y109        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_phase_3_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.709     6.700    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/up_drp_sel_reg
    SLICE_X56Y109        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_phase_3_1_reg[13]/C
                         clock pessimism              0.448     7.148    
                         clock uncertainty           -0.064     7.084    
    SLICE_X56Y109        FDRE (Setup_fdre_C_D)        0.062     7.146    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_phase_3_1_reg[13]
  -------------------------------------------------------------------
                         required time                          7.146    
                         arrival time                          -7.237    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.070ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_phase_3_1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        8.578ns  (logic 1.671ns (19.480%)  route 6.907ns (80.520%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.940ns = ( 6.700 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.362ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.853    -1.362    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/up_drp_sel_reg_0
    SLICE_X110Y80        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.906 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/Q
                         net (fo=676, routed)         6.907     6.001    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_sync_reg
    SLICE_X56Y106        LUT4 (Prop_lut4_I2_O)        0.124     6.125 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1[0]_i_8/O
                         net (fo=1, routed)           0.000     6.125    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1[0]_i_8_n_5
    SLICE_X56Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.675 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.675    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[0]_i_1_n_5
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[4]_i_1_n_5
    SLICE_X56Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.903    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[8]_i_1_n_5
    SLICE_X56Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.216 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.216    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel_n_215
    SLICE_X56Y109        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_phase_3_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.709     6.700    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/up_drp_sel_reg
    SLICE_X56Y109        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_phase_3_1_reg[15]/C
                         clock pessimism              0.448     7.148    
                         clock uncertainty           -0.064     7.084    
    SLICE_X56Y109        FDRE (Setup_fdre_C_D)        0.062     7.146    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_phase_3_1_reg[15]
  -------------------------------------------------------------------
                         required time                          7.146    
                         arrival time                          -7.216    
  -------------------------------------------------------------------
                         slack                                 -0.070    

Slack (VIOLATED) :        -0.005ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_phase_2_1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        8.513ns  (logic 1.692ns (19.875%)  route 6.821ns (80.125%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.940ns = ( 6.700 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.362ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.853    -1.362    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/up_drp_sel_reg_0
    SLICE_X110Y80        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.906 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/Q
                         net (fo=676, routed)         6.821     5.915    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_sync_reg
    SLICE_X57Y106        LUT4 (Prop_lut4_I2_O)        0.124     6.039 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1[0]_i_8/O
                         net (fo=1, routed)           0.000     6.039    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1[0]_i_8_n_5
    SLICE_X57Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.589 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.589    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[0]_i_1_n_5
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.703 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.703    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[4]_i_1_n_5
    SLICE_X57Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.817 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.817    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[8]_i_1_n_5
    SLICE_X57Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.151 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.151    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel_n_185
    SLICE_X57Y109        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_phase_2_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.709     6.700    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/up_drp_sel_reg
    SLICE_X57Y109        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_phase_2_1_reg[13]/C
                         clock pessimism              0.448     7.148    
                         clock uncertainty           -0.064     7.084    
    SLICE_X57Y109        FDRE (Setup_fdre_C_D)        0.062     7.146    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_phase_2_1_reg[13]
  -------------------------------------------------------------------
                         required time                          7.146    
                         arrival time                          -7.151    
  -------------------------------------------------------------------
                         slack                                 -0.005    

Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_phase_3_1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        8.504ns  (logic 1.597ns (18.779%)  route 6.907ns (81.221%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.940ns = ( 6.700 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.362ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.853    -1.362    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/up_drp_sel_reg_0
    SLICE_X110Y80        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.906 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/Q
                         net (fo=676, routed)         6.907     6.001    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_sync_reg
    SLICE_X56Y106        LUT4 (Prop_lut4_I2_O)        0.124     6.125 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1[0]_i_8/O
                         net (fo=1, routed)           0.000     6.125    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1[0]_i_8_n_5
    SLICE_X56Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.675 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.675    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[0]_i_1_n_5
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[4]_i_1_n_5
    SLICE_X56Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.903    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[8]_i_1_n_5
    SLICE_X56Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.142 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.142    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel_n_216
    SLICE_X56Y109        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_phase_3_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.709     6.700    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/up_drp_sel_reg
    SLICE_X56Y109        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_phase_3_1_reg[14]/C
                         clock pessimism              0.448     7.148    
                         clock uncertainty           -0.064     7.084    
    SLICE_X56Y109        FDRE (Setup_fdre_C_D)        0.062     7.146    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_phase_3_1_reg[14]
  -------------------------------------------------------------------
                         required time                          7.146    
                         arrival time                          -7.142    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_phase_2_1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        8.492ns  (logic 1.671ns (19.677%)  route 6.821ns (80.323%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.940ns = ( 6.700 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.362ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.853    -1.362    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/up_drp_sel_reg_0
    SLICE_X110Y80        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.906 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/Q
                         net (fo=676, routed)         6.821     5.915    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_sync_reg
    SLICE_X57Y106        LUT4 (Prop_lut4_I2_O)        0.124     6.039 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1[0]_i_8/O
                         net (fo=1, routed)           0.000     6.039    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1[0]_i_8_n_5
    SLICE_X57Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.589 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.589    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[0]_i_1_n_5
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.703 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.703    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[4]_i_1_n_5
    SLICE_X57Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.817 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.817    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[8]_i_1_n_5
    SLICE_X57Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.130 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.130    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel_n_183
    SLICE_X57Y109        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_phase_2_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.709     6.700    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/up_drp_sel_reg
    SLICE_X57Y109        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_phase_2_1_reg[15]/C
                         clock pessimism              0.448     7.148    
                         clock uncertainty           -0.064     7.084    
    SLICE_X57Y109        FDRE (Setup_fdre_C_D)        0.062     7.146    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_phase_2_1_reg[15]
  -------------------------------------------------------------------
                         required time                          7.146    
                         arrival time                          -7.130    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.020ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_phase_3_1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        8.488ns  (logic 1.581ns (18.626%)  route 6.907ns (81.374%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.940ns = ( 6.700 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.362ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.853    -1.362    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/up_drp_sel_reg_0
    SLICE_X110Y80        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.906 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/Q
                         net (fo=676, routed)         6.907     6.001    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_sync_reg
    SLICE_X56Y106        LUT4 (Prop_lut4_I2_O)        0.124     6.125 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1[0]_i_8/O
                         net (fo=1, routed)           0.000     6.125    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1[0]_i_8_n_5
    SLICE_X56Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.675 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.675    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[0]_i_1_n_5
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[4]_i_1_n_5
    SLICE_X56Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.903    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[8]_i_1_n_5
    SLICE_X56Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.126 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.126    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel_n_218
    SLICE_X56Y109        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_phase_3_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.709     6.700    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/up_drp_sel_reg
    SLICE_X56Y109        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_phase_3_1_reg[12]/C
                         clock pessimism              0.448     7.148    
                         clock uncertainty           -0.064     7.084    
    SLICE_X56Y109        FDRE (Setup_fdre_C_D)        0.062     7.146    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_phase_3_1_reg[12]
  -------------------------------------------------------------------
                         required time                          7.146    
                         arrival time                          -7.126    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_phase_3_1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        8.485ns  (logic 1.578ns (18.598%)  route 6.907ns (81.402%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.939ns = ( 6.701 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.362ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.853    -1.362    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/up_drp_sel_reg_0
    SLICE_X110Y80        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.906 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/Q
                         net (fo=676, routed)         6.907     6.001    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_sync_reg
    SLICE_X56Y106        LUT4 (Prop_lut4_I2_O)        0.124     6.125 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1[0]_i_8/O
                         net (fo=1, routed)           0.000     6.125    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1[0]_i_8_n_5
    SLICE_X56Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.675 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.675    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[0]_i_1_n_5
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[4]_i_1_n_5
    SLICE_X56Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.123 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.123    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel_n_213
    SLICE_X56Y108        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_phase_3_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.710     6.701    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/up_drp_sel_reg
    SLICE_X56Y108        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_phase_3_1_reg[9]/C
                         clock pessimism              0.448     7.149    
                         clock uncertainty           -0.064     7.085    
    SLICE_X56Y108        FDRE (Setup_fdre_C_D)        0.062     7.147    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_phase_3_1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.147    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.045ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_phase_3_1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        8.464ns  (logic 1.557ns (18.396%)  route 6.907ns (81.604%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.939ns = ( 6.701 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.362ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.853    -1.362    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/up_drp_sel_reg_0
    SLICE_X110Y80        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.906 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/Q
                         net (fo=676, routed)         6.907     6.001    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_sync_reg
    SLICE_X56Y106        LUT4 (Prop_lut4_I2_O)        0.124     6.125 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1[0]_i_8/O
                         net (fo=1, routed)           0.000     6.125    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1[0]_i_8_n_5
    SLICE_X56Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.675 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.675    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[0]_i_1_n_5
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[4]_i_1_n_5
    SLICE_X56Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.102 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.102    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel_n_211
    SLICE_X56Y108        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_phase_3_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.710     6.701    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/up_drp_sel_reg
    SLICE_X56Y108        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_phase_3_1_reg[11]/C
                         clock pessimism              0.448     7.149    
                         clock uncertainty           -0.064     7.085    
    SLICE_X56Y108        FDRE (Setup_fdre_C_D)        0.062     7.147    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_phase_3_1_reg[11]
  -------------------------------------------------------------------
                         required time                          7.147    
                         arrival time                          -7.102    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_3_1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        8.342ns  (logic 1.543ns (18.498%)  route 6.799ns (81.502%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 6.610 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.362ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.853    -1.362    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/up_drp_sel_reg_0
    SLICE_X110Y80        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.906 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/Q
                         net (fo=676, routed)         6.799     5.892    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_sync_reg
    SLICE_X103Y31        LUT5 (Prop_lut5_I3_O)        0.124     6.016 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1[0]_i_6__0/O
                         net (fo=1, routed)           0.000     6.016    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1[0]_i_6__0_n_5
    SLICE_X103Y31        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.417 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.417    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[0]_i_1__0_n_5
    SLICE_X103Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.531 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.531    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[4]_i_1__0_n_5
    SLICE_X103Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.645 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.645    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[8]_i_1__0_n_5
    SLICE_X103Y34        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.979 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     6.979    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel_n_148
    SLICE_X103Y34        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_3_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.619     6.610    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/up_drp_sel_reg
    SLICE_X103Y34        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_3_1_reg[13]/C
                         clock pessimism              0.434     7.044    
                         clock uncertainty           -0.064     6.980    
    SLICE_X103Y34        FDRE (Setup_fdre_C_D)        0.062     7.042    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_3_1_reg[13]
  -------------------------------------------------------------------
                         required time                          7.042    
                         arrival time                          -6.979    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_3_1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        8.321ns  (logic 1.522ns (18.292%)  route 6.799ns (81.708%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 6.610 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.362ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.853    -1.362    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/up_drp_sel_reg_0
    SLICE_X110Y80        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.906 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/Q
                         net (fo=676, routed)         6.799     5.892    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_sync_reg
    SLICE_X103Y31        LUT5 (Prop_lut5_I3_O)        0.124     6.016 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1[0]_i_6__0/O
                         net (fo=1, routed)           0.000     6.016    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1[0]_i_6__0_n_5
    SLICE_X103Y31        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.417 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.417    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[0]_i_1__0_n_5
    SLICE_X103Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.531 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.531    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[4]_i_1__0_n_5
    SLICE_X103Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.645 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.645    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[8]_i_1__0_n_5
    SLICE_X103Y34        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.958 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     6.958    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel_n_146
    SLICE_X103Y34        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_3_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.619     6.610    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/up_drp_sel_reg
    SLICE_X103Y34        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_3_1_reg[15]/C
                         clock pessimism              0.434     7.044    
                         clock uncertainty           -0.064     6.980    
    SLICE_X103Y34        FDRE (Setup_fdre_C_D)        0.062     7.042    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_3_1_reg[15]
  -------------------------------------------------------------------
                         required time                          7.042    
                         arrival time                          -6.958    
  -------------------------------------------------------------------
                         slack                                  0.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s4_data2_p_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.126ns (32.771%)  route 0.258ns (67.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.648    -0.456    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/up_drp_sel_reg
    DSP48_X2Y39          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_CLK_P[35])
                                                      0.126    -0.330 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1/P[35]
                         net (fo=2, routed)           0.258    -0.072    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s4_data2_s[26]
    SLICE_X37Y101        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s4_data2_p_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.911    -0.857    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/up_drp_sel_reg
    SLICE_X37Y101        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s4_data2_p_reg[26]/C
                         clock pessimism              0.658    -0.199    
    SLICE_X37Y101        FDRE (Hold_fdre_C_D)         0.075    -0.124    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s4_data2_p_reg[26]
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_upack_ad9122/inst/g_dsf[0].i_dsf/dac_dsf_data_int_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/util_upack_ad9122/inst/g_dsf[0].i_dsf/dac_dsf_data_reg[397]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.737%)  route 0.154ns (52.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.660    -0.445    i_system_wrapper/system_i/util_upack_ad9122/inst/g_dsf[0].i_dsf/dac_clk
    SLICE_X57Y100        FDRE                                         r  i_system_wrapper/system_i/util_upack_ad9122/inst/g_dsf[0].i_dsf/dac_dsf_data_int_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.304 r  i_system_wrapper/system_i/util_upack_ad9122/inst/g_dsf[0].i_dsf/dac_dsf_data_int_reg[61]/Q
                         net (fo=1, routed)           0.154    -0.149    i_system_wrapper/system_i/util_upack_ad9122/inst/g_dsf[0].i_dsf/dac_dsf_data_int[61]
    SLICE_X58Y98         FDRE                                         r  i_system_wrapper/system_i/util_upack_ad9122/inst/g_dsf[0].i_dsf/dac_dsf_data_reg[397]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.848    -0.920    i_system_wrapper/system_i/util_upack_ad9122/inst/g_dsf[0].i_dsf/dac_clk
    SLICE_X58Y98         FDRE                                         r  i_system_wrapper/system_i/util_upack_ad9122/inst/g_dsf[0].i_dsf/dac_dsf_data_reg[397]/C
                         clock pessimism              0.658    -0.262    
    SLICE_X58Y98         FDRE (Hold_fdre_C_D)         0.060    -0.202    i_system_wrapper/system_i/util_upack_ad9122/inst/g_dsf[0].i_dsf/dac_dsf_data_reg[397]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s4_data2_p_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.126ns (32.669%)  route 0.260ns (67.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.648    -0.456    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/up_drp_sel_reg
    DSP48_X2Y39          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_CLK_P[31])
                                                      0.126    -0.330 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1/P[31]
                         net (fo=2, routed)           0.260    -0.071    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s4_data2_s[22]
    SLICE_X37Y100        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s4_data2_p_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.911    -0.857    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/up_drp_sel_reg
    SLICE_X37Y100        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s4_data2_p_reg[22]/C
                         clock pessimism              0.658    -0.199    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.075    -0.124    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s4_data2_p_reg[22]
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s6_data1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.401%)  route 0.246ns (63.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.642    -0.463    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/up_drp_sel_reg
    SLICE_X107Y47        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y47        FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg[0]/Q
                         net (fo=2, routed)           0.246    -0.076    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg_n_5_[0]
    SLICE_X106Y52        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s6_data1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.906    -0.862    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/up_drp_sel_reg
    SLICE_X106Y52        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s6_data1_reg[0]/C
                         clock pessimism              0.663    -0.199    
    SLICE_X106Y52        FDRE (Hold_fdre_C_D)         0.070    -0.129    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s6_data1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg[11]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.741%)  route 0.259ns (61.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.608    -0.497    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/up_drp_sel_reg
    SLICE_X100Y53        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y53        FDRE (Prop_fdre_C_Q)         0.164    -0.333 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg[11]/Q
                         net (fo=2, routed)           0.259    -0.074    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2_n_10
    SLICE_X100Y49        SRL16E                                       r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg[11]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.884    -0.884    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/up_drp_sel_reg
    SLICE_X100Y49        SRL16E                                       r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg[11]_srl2/CLK
                         clock pessimism              0.663    -0.221    
    SLICE_X100Y49        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.127    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg[11]_srl2
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s4_data2_p_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.126ns (33.570%)  route 0.249ns (66.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.648    -0.456    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/up_drp_sel_reg
    DSP48_X2Y39          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_CLK_P[39])
                                                      0.126    -0.330 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1/P[39]
                         net (fo=2, routed)           0.249    -0.081    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s4_data2_s[30]
    SLICE_X36Y102        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s4_data2_p_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.911    -0.857    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/up_drp_sel_reg
    SLICE_X36Y102        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s4_data2_p_reg[30]/C
                         clock pessimism              0.658    -0.199    
    SLICE_X36Y102        FDRE (Hold_fdre_C_D)         0.060    -0.139    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s4_data2_p_reg[30]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg[13]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.148ns (37.221%)  route 0.250ns (62.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.608    -0.497    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/up_drp_sel_reg
    SLICE_X100Y53        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y53        FDRE (Prop_fdre_C_Q)         0.148    -0.349 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg[13]/Q
                         net (fo=2, routed)           0.250    -0.099    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2_n_8
    SLICE_X100Y49        SRL16E                                       r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg[13]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.884    -0.884    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/up_drp_sel_reg
    SLICE_X100Y49        SRL16E                                       r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg[13]_srl2/CLK
                         clock pessimism              0.663    -0.221    
    SLICE_X100Y49        SRL16E (Hold_srl16e_CLK_D)
                                                      0.063    -0.158    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg[13]_srl2
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg[10]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.904%)  route 0.269ns (62.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.642    -0.463    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/up_drp_sel_reg
    SLICE_X108Y49        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y49        FDRE (Prop_fdre_C_Q)         0.164    -0.299 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[10]/Q
                         net (fo=2, routed)           0.269    -0.030    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2_n_11
    SLICE_X108Y58        SRL16E                                       r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg[10]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.904    -0.864    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/up_drp_sel_reg
    SLICE_X108Y58        SRL16E                                       r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg[10]_srl2/CLK
                         clock pessimism              0.663    -0.201    
    SLICE_X108Y58        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.092    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg[10]_srl2
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg[15]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.148ns (38.500%)  route 0.236ns (61.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.630    -0.475    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/up_drp_sel_reg
    SLICE_X50Y113        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y113        FDRE (Prop_fdre_C_Q)         0.148    -0.327 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[15]/Q
                         net (fo=2, routed)           0.236    -0.090    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2_n_6
    SLICE_X46Y113        SRL16E                                       r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg[15]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.905    -0.863    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/up_drp_sel_reg
    SLICE_X46Y113        SRL16E                                       r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg[15]_srl2/CLK
                         clock pessimism              0.654    -0.208    
    SLICE_X46Y113        SRL16E (Hold_srl16e_CLK_D)
                                                      0.056    -0.152    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg[15]_srl2
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_data_n_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s2_data_0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.213ns (59.557%)  route 0.145ns (40.443%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.691    -0.414    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/up_drp_sel_reg
    SLICE_X104Y101       FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_data_n_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.250 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_data_n_reg[16]/Q
                         net (fo=1, routed)           0.145    -0.105    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_data_n[16]
    SLICE_X105Y99        LUT3 (Prop_lut3_I1_O)        0.049    -0.056 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s2_data_0[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.056    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s2_data_0[3]_i_1_n_5
    SLICE_X105Y99        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s2_data_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.880    -0.888    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/up_drp_sel_reg
    SLICE_X105Y99        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s2_data_0_reg[3]/C
                         clock pessimism              0.658    -0.230    
    SLICE_X105Y99        FDRE (Hold_fdre_C_D)         0.107    -0.123    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s2_data_0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_1_s
Waveform(ns):       { 0.000 4.320 }
Period(ns):         8.640
Sources:            { i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.640       6.064      RAMB36_X3Y17     i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.640       6.064      RAMB36_X3Y18     i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/ram_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.640       6.485      BUFGCTRL_X0Y17   i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.640       6.486      DSP48_X4Y26      i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.640       6.486      DSP48_X4Y12      i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.640       6.486      DSP48_X3Y39      i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.640       6.486      DSP48_X4Y42      i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.640       6.486      DSP48_X4Y8       i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.640       6.486      DSP48_X4Y36      i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.640       6.486      DSP48_X4Y2       i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.640       204.720    MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X102Y99    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X102Y99    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X102Y99    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X102Y99    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X102Y99    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X100Y27    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X100Y27    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[11]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X100Y27    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[12]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X100Y27    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[13]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X100Y27    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[14]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X104Y114   i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[16]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X98Y117    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X98Y66     i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s1/ddata_out_reg[15]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X98Y117    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X98Y117    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X98Y117    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X98Y117    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg[5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X98Y117    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg[6]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X98Y117    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg[7]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X98Y117    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg[8]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb_clk_s
  To Clock:  mmcm_fb_clk_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.805ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb_clk_s
Waveform(ns):       { 0.000 6.480 }
Period(ns):         12.960
Sources:            { i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         12.960      10.805     BUFGCTRL_X0Y22   i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_fb_clk_bufg/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         12.960      11.711     MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         12.960      11.711     MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       12.960      87.040     MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       12.960      200.400    MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  i_system_wrapper/system_i/refclk_clkgen/inst/clk_in1
  To Clock:  i_system_wrapper/system_i/refclk_clkgen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_system_wrapper/system_i/refclk_clkgen/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_system_wrapper/system_i/refclk_clkgen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_refclk_clkgen_0_1
  To Clock:  clk_out1_system_refclk_clkgen_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       31.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_refclk_clkgen_0_1
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1    i_system_wrapper/system_i/refclk_clkgen/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         33.333      31.859     OLOGIC_X1Y124    i_oddr_ref_clk/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         33.333      32.084     MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       33.333      180.027    MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_refclk_clkgen_0_1
  To Clock:  clkfbout_system_refclk_clkgen_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_refclk_clkgen_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
  To Clock:  i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_sys_audio_clkgen_0
  To Clock:  clk_out1_system_sys_audio_clkgen_0

Setup :            0  Failing Endpoints,  Worst Slack       78.518ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.440ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.518ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_system_sys_audio_clkgen_0 rise@81.380ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        2.386ns  (logic 0.746ns (31.260%)  route 1.640ns (68.740%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 82.915 - 81.380 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.806     1.806    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.705     1.708    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/DATA_CLK_I
    SLICE_X55Y67         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.419     2.127 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/rd_addr_reg[1]/Q
                         net (fo=7, routed)           0.988     3.115    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRB1
    SLICE_X54Y66         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.327     3.442 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB/O
                         net (fo=1, routed)           0.653     4.094    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data0[2]
    SLICE_X55Y66         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    81.380 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.612    82.993    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    79.567 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    81.292    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.532    82.915    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/DATA_CLK_I
    SLICE_X55Y66         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[2]/C
                         clock pessimism              0.150    83.065    
                         clock uncertainty           -0.168    82.898    
    SLICE_X55Y66         FDRE (Setup_fdre_C_D)       -0.285    82.613    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[2]
  -------------------------------------------------------------------
                         required time                         82.613    
                         arrival time                          -4.094    
  -------------------------------------------------------------------
                         slack                                 78.518    

Slack (MET) :             78.571ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_system_sys_audio_clkgen_0 rise@81.380ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 0.606ns (26.131%)  route 1.713ns (73.869%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 82.915 - 81.380 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.806     1.806    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.705     1.708    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/DATA_CLK_I
    SLICE_X55Y67         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.456     2.164 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/rd_addr_reg[0]/Q
                         net (fo=8, routed)           1.132     3.296    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRA0
    SLICE_X54Y66         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.446 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/O
                         net (fo=1, routed)           0.581     4.027    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data0[0]
    SLICE_X55Y66         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    81.380 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.612    82.993    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    79.567 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    81.292    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.532    82.915    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/DATA_CLK_I
    SLICE_X55Y66         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[0]/C
                         clock pessimism              0.150    83.065    
                         clock uncertainty           -0.168    82.898    
    SLICE_X55Y66         FDRE (Setup_fdre_C_D)       -0.299    82.599    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         82.599    
                         arrival time                          -4.027    
  -------------------------------------------------------------------
                         slack                                 78.571    

Slack (MET) :             78.797ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_system_sys_audio_clkgen_0 rise@81.380ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.718ns (31.060%)  route 1.594ns (68.940%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 82.915 - 81.380 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.806     1.806    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.705     1.708    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/DATA_CLK_I
    SLICE_X55Y67         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.419     2.127 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/rd_addr_reg[1]/Q
                         net (fo=7, routed)           0.996     3.123    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRA1
    SLICE_X54Y66         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     3.422 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA_D1/O
                         net (fo=1, routed)           0.598     4.020    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data0[1]
    SLICE_X55Y66         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    81.380 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.612    82.993    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    79.567 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    81.292    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.532    82.915    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/DATA_CLK_I
    SLICE_X55Y66         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[1]/C
                         clock pessimism              0.150    83.065    
                         clock uncertainty           -0.168    82.898    
    SLICE_X55Y66         FDRE (Setup_fdre_C_D)       -0.081    82.817    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         82.817    
                         arrival time                          -4.020    
  -------------------------------------------------------------------
                         slack                                 78.797    

Slack (MET) :             78.810ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_system_sys_audio_clkgen_0 rise@81.380ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.580ns (27.086%)  route 1.561ns (72.914%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 82.916 - 81.380 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.806     1.806    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.703     1.706    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/DATA_CLK_I
    SLICE_X56Y69         FDPE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y69         FDPE (Prop_fdpe_C_Q)         0.456     2.162 f  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec_reg[2]/Q
                         net (fo=8, routed)           1.183     3.345    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec[2]
    SLICE_X55Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.469 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in[4]_i_1/O
                         net (fo=5, routed)           0.378     3.847    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_resetn
    SLICE_X55Y65         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    81.380 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.612    82.993    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    79.567 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    81.292    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.533    82.916    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/DATA_CLK_I
    SLICE_X55Y65         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[0]/C
                         clock pessimism              0.114    83.030    
                         clock uncertainty           -0.168    82.863    
    SLICE_X55Y65         FDRE (Setup_fdre_C_CE)      -0.205    82.658    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[0]
  -------------------------------------------------------------------
                         required time                         82.658    
                         arrival time                          -3.847    
  -------------------------------------------------------------------
                         slack                                 78.810    

Slack (MET) :             78.810ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_system_sys_audio_clkgen_0 rise@81.380ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.580ns (27.086%)  route 1.561ns (72.914%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 82.916 - 81.380 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.806     1.806    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.703     1.706    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/DATA_CLK_I
    SLICE_X56Y69         FDPE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y69         FDPE (Prop_fdpe_C_Q)         0.456     2.162 f  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec_reg[2]/Q
                         net (fo=8, routed)           1.183     3.345    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec[2]
    SLICE_X55Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.469 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in[4]_i_1/O
                         net (fo=5, routed)           0.378     3.847    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_resetn
    SLICE_X55Y65         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    81.380 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.612    82.993    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    79.567 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    81.292    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.533    82.916    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/DATA_CLK_I
    SLICE_X55Y65         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[1]/C
                         clock pessimism              0.114    83.030    
                         clock uncertainty           -0.168    82.863    
    SLICE_X55Y65         FDRE (Setup_fdre_C_CE)      -0.205    82.658    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[1]
  -------------------------------------------------------------------
                         required time                         82.658    
                         arrival time                          -3.847    
  -------------------------------------------------------------------
                         slack                                 78.810    

Slack (MET) :             78.810ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_system_sys_audio_clkgen_0 rise@81.380ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.580ns (27.086%)  route 1.561ns (72.914%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 82.916 - 81.380 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.806     1.806    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.703     1.706    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/DATA_CLK_I
    SLICE_X56Y69         FDPE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y69         FDPE (Prop_fdpe_C_Q)         0.456     2.162 f  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec_reg[2]/Q
                         net (fo=8, routed)           1.183     3.345    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec[2]
    SLICE_X55Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.469 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in[4]_i_1/O
                         net (fo=5, routed)           0.378     3.847    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_resetn
    SLICE_X55Y65         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    81.380 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.612    82.993    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    79.567 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    81.292    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.533    82.916    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/DATA_CLK_I
    SLICE_X55Y65         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[2]/C
                         clock pessimism              0.114    83.030    
                         clock uncertainty           -0.168    82.863    
    SLICE_X55Y65         FDRE (Setup_fdre_C_CE)      -0.205    82.658    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[2]
  -------------------------------------------------------------------
                         required time                         82.658    
                         arrival time                          -3.847    
  -------------------------------------------------------------------
                         slack                                 78.810    

Slack (MET) :             78.810ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_system_sys_audio_clkgen_0 rise@81.380ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.580ns (27.086%)  route 1.561ns (72.914%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 82.916 - 81.380 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.806     1.806    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.703     1.706    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/DATA_CLK_I
    SLICE_X56Y69         FDPE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y69         FDPE (Prop_fdpe_C_Q)         0.456     2.162 f  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec_reg[2]/Q
                         net (fo=8, routed)           1.183     3.345    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec[2]
    SLICE_X55Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.469 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in[4]_i_1/O
                         net (fo=5, routed)           0.378     3.847    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_resetn
    SLICE_X55Y65         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    81.380 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.612    82.993    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    79.567 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    81.292    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.533    82.916    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/DATA_CLK_I
    SLICE_X55Y65         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[3]/C
                         clock pessimism              0.114    83.030    
                         clock uncertainty           -0.168    82.863    
    SLICE_X55Y65         FDRE (Setup_fdre_C_CE)      -0.205    82.658    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[3]
  -------------------------------------------------------------------
                         required time                         82.658    
                         arrival time                          -3.847    
  -------------------------------------------------------------------
                         slack                                 78.810    

Slack (MET) :             78.810ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_system_sys_audio_clkgen_0 rise@81.380ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.580ns (27.086%)  route 1.561ns (72.914%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 82.916 - 81.380 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.806     1.806    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.703     1.706    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/DATA_CLK_I
    SLICE_X56Y69         FDPE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y69         FDPE (Prop_fdpe_C_Q)         0.456     2.162 f  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec_reg[2]/Q
                         net (fo=8, routed)           1.183     3.345    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec[2]
    SLICE_X55Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.469 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in[4]_i_1/O
                         net (fo=5, routed)           0.378     3.847    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_resetn
    SLICE_X55Y65         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    81.380 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.612    82.993    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    79.567 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    81.292    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.533    82.916    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/DATA_CLK_I
    SLICE_X55Y65         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[4]/C
                         clock pessimism              0.114    83.030    
                         clock uncertainty           -0.168    82.863    
    SLICE_X55Y65         FDRE (Setup_fdre_C_CE)      -0.205    82.658    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[4]
  -------------------------------------------------------------------
                         required time                         82.658    
                         arrival time                          -3.847    
  -------------------------------------------------------------------
                         slack                                 78.810    

Slack (MET) :             78.853ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/cdc_sync_stage2_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_system_sys_audio_clkgen_0 rise@81.380ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.718ns (34.284%)  route 1.376ns (65.716%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 82.915 - 81.380 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.806     1.806    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.706     1.709    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/DATA_CLK_I
    SLICE_X57Y67         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/cdc_sync_stage2_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.419     2.128 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/cdc_sync_stage2_tick_reg/Q
                         net (fo=4, routed)           0.836     2.964    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/cdc_sync_stage2_tick_0
    SLICE_X55Y67         LUT2 (Prop_lut2_I0_O)        0.299     3.263 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           0.540     3.803    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data[4]_i_1_n_5
    SLICE_X55Y66         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    81.380 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.612    82.993    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    79.567 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    81.292    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.532    82.915    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/DATA_CLK_I
    SLICE_X55Y66         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[0]/C
                         clock pessimism              0.114    83.029    
                         clock uncertainty           -0.168    82.862    
    SLICE_X55Y66         FDRE (Setup_fdre_C_CE)      -0.205    82.657    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         82.657    
                         arrival time                          -3.803    
  -------------------------------------------------------------------
                         slack                                 78.853    

Slack (MET) :             78.853ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/cdc_sync_stage2_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_system_sys_audio_clkgen_0 rise@81.380ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.718ns (34.284%)  route 1.376ns (65.716%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 82.915 - 81.380 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.806     1.806    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.706     1.709    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/DATA_CLK_I
    SLICE_X57Y67         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/cdc_sync_stage2_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.419     2.128 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/cdc_sync_stage2_tick_reg/Q
                         net (fo=4, routed)           0.836     2.964    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/cdc_sync_stage2_tick_0
    SLICE_X55Y67         LUT2 (Prop_lut2_I0_O)        0.299     3.263 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           0.540     3.803    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data[4]_i_1_n_5
    SLICE_X55Y66         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    81.380 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.612    82.993    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    79.567 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    81.292    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.532    82.915    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/DATA_CLK_I
    SLICE_X55Y66         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[1]/C
                         clock pessimism              0.114    83.029    
                         clock uncertainty           -0.168    82.862    
    SLICE_X55Y66         FDRE (Setup_fdre_C_CE)      -0.205    82.657    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         82.657    
                         arrival time                          -3.803    
  -------------------------------------------------------------------
                         slack                                 78.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_sys_audio_clkgen_0 rise@0.000ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.132%)  route 0.158ns (52.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.597     0.597    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.574     0.576    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/DATA_CLK_I
    SLICE_X55Y65         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDRE (Prop_fdre_C_Q)         0.141     0.717 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[2]/Q
                         net (fo=1, routed)           0.158     0.875    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/DIB0
    SLICE_X58Y64         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.864     0.864    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.844     0.846    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X58Y64         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
                         clock pessimism             -0.234     0.612    
    SLICE_X58Y64         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     0.758    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_sys_audio_clkgen_0 rise@0.000ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.149%)  route 0.327ns (69.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.597     0.597    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.576     0.578    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X60Y66         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.141     0.719 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.327     1.045    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X58Y64         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.864     0.864    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.844     0.846    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X58Y64         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
                         clock pessimism             -0.234     0.612    
    SLICE_X58Y64         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.922    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_sys_audio_clkgen_0 rise@0.000ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.149%)  route 0.327ns (69.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.597     0.597    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.576     0.578    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X60Y66         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.141     0.719 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.327     1.045    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X58Y64         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.864     0.864    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.844     0.846    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X58Y64         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
                         clock pessimism             -0.234     0.612    
    SLICE_X58Y64         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.922    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_sys_audio_clkgen_0 rise@0.000ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.149%)  route 0.327ns (69.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.597     0.597    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.576     0.578    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X60Y66         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.141     0.719 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.327     1.045    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X58Y64         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.864     0.864    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.844     0.846    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X58Y64         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
                         clock pessimism             -0.234     0.612    
    SLICE_X58Y64         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.922    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_sys_audio_clkgen_0 rise@0.000ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.149%)  route 0.327ns (69.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.597     0.597    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.576     0.578    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X60Y66         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.141     0.719 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.327     1.045    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X58Y64         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.864     0.864    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.844     0.846    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X58Y64         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
                         clock pessimism             -0.234     0.612    
    SLICE_X58Y64         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.922    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_sys_audio_clkgen_0 rise@0.000ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.149%)  route 0.327ns (69.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.597     0.597    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.576     0.578    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X60Y66         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.141     0.719 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.327     1.045    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X58Y64         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.864     0.864    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.844     0.846    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X58Y64         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
                         clock pessimism             -0.234     0.612    
    SLICE_X58Y64         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.922    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_sys_audio_clkgen_0 rise@0.000ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.149%)  route 0.327ns (69.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.597     0.597    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.576     0.578    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X60Y66         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.141     0.719 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.327     1.045    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X58Y64         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.864     0.864    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.844     0.846    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X58Y64         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/CLK
                         clock pessimism             -0.234     0.612    
    SLICE_X58Y64         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.922    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_sys_audio_clkgen_0 rise@0.000ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.149%)  route 0.327ns (69.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.597     0.597    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.576     0.578    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X60Y66         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.141     0.719 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.327     1.045    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X58Y64         RAMS32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.864     0.864    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.844     0.846    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X58Y64         RAMS32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD/CLK
                         clock pessimism             -0.234     0.612    
    SLICE_X58Y64         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.922    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_sys_audio_clkgen_0 rise@0.000ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.149%)  route 0.327ns (69.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.597     0.597    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.576     0.578    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X60Y66         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.141     0.719 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.327     1.045    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X58Y64         RAMS32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.864     0.864    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.844     0.846    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X58Y64         RAMS32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD_D1/CLK
                         clock pessimism             -0.234     0.612    
    SLICE_X58Y64         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.922    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_sys_audio_clkgen_0 rise@0.000ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.132%)  route 0.158ns (52.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.597     0.597    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.574     0.576    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/DATA_CLK_I
    SLICE_X55Y65         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDRE (Prop_fdre_C_Q)         0.141     0.717 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[1]/Q
                         net (fo=1, routed)           0.158     0.875    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/DIA1
    SLICE_X58Y64         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.864     0.864    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.844     0.846    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X58Y64         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
                         clock pessimism             -0.234     0.612    
    SLICE_X58Y64         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     0.732    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_sys_audio_clkgen_0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.380      79.225     BUFGCTRL_X0Y0    i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         81.380      80.380     SLICE_X55Y67     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/BCLK_O_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         81.380      80.380     SLICE_X55Y67     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/LRCLK_O_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X55Y67     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/SDATA_O_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X55Y70     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/cdc_sync_stage0_tick_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         81.380      80.380     SLICE_X56Y69     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         81.380      80.380     SLICE_X56Y69     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         81.380      80.380     SLICE_X56Y69     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X57Y67     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/cdc_sync_stage0_tick_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X58Y64     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X58Y64     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X58Y64     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X58Y64     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X58Y64     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X58Y64     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         40.690      39.440     SLICE_X58Y64     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         40.690      39.440     SLICE_X58Y64     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X58Y64     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X58Y64     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X58Y64     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X58Y64     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X58Y64     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X58Y64     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X58Y64     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X58Y64     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         40.690      39.440     SLICE_X58Y64     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         40.690      39.440     SLICE_X58Y64     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X58Y64     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X58Y64     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_sys_audio_clkgen_0
  To Clock:  clkfbout_system_sys_audio_clkgen_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       42.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_sys_audio_clkgen_0
Waveform(ns):       { 0.000 22.500 }
Period(ns):         45.000
Sources:            { i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         45.000      42.845     BUFGCTRL_X0Y2    i_system_wrapper/system_i/sys_audio_clkgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         45.000      43.751     MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         45.000      43.751     MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       45.000      55.000     MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       45.000      168.360    MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.440ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.440ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_axis_raddr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.457ns  (logic 0.518ns (35.558%)  route 0.939ns (64.442%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y55                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_axis_raddr_reg/C
    SLICE_X26Y55         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_axis_raddr_reg/Q
                         net (fo=6, routed)           0.939     1.457    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/i_raddr_sync/m_axis_raddr_reg
    SLICE_X33Y57         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X33Y57         FDRE (Setup_fdre_C_D)       -0.103     4.897    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.897    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                  3.440    

Slack (MET) :             3.525ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.209ns  (logic 0.478ns (39.550%)  route 0.731ns (60.450%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[3]/C
    SLICE_X30Y60         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[3]/Q
                         net (fo=9, routed)           0.731     1.209    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/id_reg[4][3]
    SLICE_X33Y58         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X33Y58         FDRE (Setup_fdre_C_D)       -0.266     4.734    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          4.734    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                  3.525    

Slack (MET) :             3.568ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.212ns  (logic 0.478ns (39.450%)  route 0.734ns (60.550%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[4]/C
    SLICE_X30Y60         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[4]/Q
                         net (fo=8, routed)           0.734     1.212    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/id_reg[4][4]
    SLICE_X32Y60         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X32Y60         FDRE (Setup_fdre_C_D)       -0.220     4.780    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[4]
  -------------------------------------------------------------------
                         required time                          4.780    
                         arrival time                          -1.212    
  -------------------------------------------------------------------
                         slack                                  3.568    

Slack (MET) :             3.570ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.164ns  (logic 0.419ns (36.006%)  route 0.745ns (63.994%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/C
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/Q
                         net (fo=4, routed)           0.745     1.164    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/m_axis_raddr_reg
    SLICE_X35Y57         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X35Y57         FDRE (Setup_fdre_C_D)       -0.266     4.734    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.734    
                         arrival time                          -1.164    
  -------------------------------------------------------------------
                         slack                                  3.570    

Slack (MET) :             3.668ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.285ns  (logic 0.518ns (40.306%)  route 0.767ns (59.694%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[1]/C
    SLICE_X30Y60         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[1]/Q
                         net (fo=16, routed)          0.767     1.285    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/id_reg[4][1]
    SLICE_X32Y60         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X32Y60         FDRE (Setup_fdre_C_D)       -0.047     4.953    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          4.953    
                         arrival time                          -1.285    
  -------------------------------------------------------------------
                         slack                                  3.668    

Slack (MET) :             3.736ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.171ns  (logic 0.518ns (44.226%)  route 0.653ns (55.774%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[0]/C
    SLICE_X30Y60         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[0]/Q
                         net (fo=15, routed)          0.653     1.171    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/id_reg[4][0]
    SLICE_X31Y60         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X31Y60         FDRE (Setup_fdre_C_D)       -0.093     4.907    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.907    
                         arrival time                          -1.171    
  -------------------------------------------------------------------
                         slack                                  3.736    

Slack (MET) :             3.799ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_response_fifo/s_axis_waddr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_response_fifo/i_waddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.106ns  (logic 0.456ns (41.216%)  route 0.650ns (58.784%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_response_fifo/s_axis_waddr_reg/C
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_response_fifo/s_axis_waddr_reg/Q
                         net (fo=6, routed)           0.650     1.106    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_response_fifo/i_waddr_sync/s_axis_waddr_reg
    SLICE_X31Y60         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_response_fifo/i_waddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X31Y60         FDRE (Setup_fdre_C_D)       -0.095     4.905    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_response_fifo/i_waddr_sync/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                  3.799    

Slack (MET) :             3.977ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.928ns  (logic 0.456ns (49.113%)  route 0.472ns (50.887%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/C
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/Q
                         net (fo=5, routed)           0.472     0.928    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/m_axis_raddr_reg
    SLICE_X31Y77         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X31Y77         FDRE (Setup_fdre_C_D)       -0.095     4.905    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -0.928    
  -------------------------------------------------------------------
                         slack                                  3.977    

Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.730ns  (logic 0.518ns (70.997%)  route 0.212ns (29.003%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[2]/C
    SLICE_X30Y60         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[2]/Q
                         net (fo=12, routed)          0.212     0.730    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/id_reg[4][2]
    SLICE_X31Y60         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X31Y60         FDRE (Setup_fdre_C_D)       -0.092     4.908    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          4.908    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             8.194ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_response_fifo/cdc_sync_fifo_ram_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.837ns  (logic 0.580ns (31.580%)  route 1.257ns (68.420%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_response_fifo/cdc_sync_fifo_ram_reg[0]/C
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_response_fifo/cdc_sync_fifo_ram_reg[0]/Q
                         net (fo=2, routed)           1.257     1.713    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_response_fifo/i_waddr_sync/response_dest_resp_eot
    SLICE_X31Y60         LUT3 (Prop_lut3_I2_O)        0.124     1.837 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_response_fifo/i_waddr_sync/eot_i_1/O
                         net (fo=1, routed)           0.000     1.837    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot0
    SLICE_X31Y60         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y60         FDRE (Setup_fdre_C_D)        0.031    10.031    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_reg
  -------------------------------------------------------------------
                         required time                         10.031    
                         arrival time                          -1.837    
  -------------------------------------------------------------------
                         slack                                  8.194    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s_1
  To Clock:  clk_fpga_0

Setup :           37  Failing Endpoints,  Worst Slack       -3.098ns,  Total Violation     -107.994ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.098ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (clk_fpga_0 rise@310.000ns - mmcm_clk_0_s_1 rise@309.796ns)
  Data Path Delay:        2.304ns  (logic 0.419ns (18.185%)  route 1.885ns (81.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 312.740 - 310.000 ) 
    Source Clock Delay      (SCD):    3.029ns = ( 312.825 - 309.796 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                    309.796   309.796 r  
    PS7_X0Y0             PS7                          0.000   309.796 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   310.989    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980   313.070    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   308.783 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206   310.989    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.735   312.825    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X25Y28         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y28         FDRE (Prop_fdre_C_Q)         0.419   313.244 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[26]/Q
                         net (fo=1, routed)           1.885   315.129    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[26]
    SLICE_X26Y28         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   311.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   311.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.560   312.740    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X26Y28         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[26]/C
                         clock pessimism              0.000   312.740    
                         clock uncertainty           -0.491   312.249    
    SLICE_X26Y28         FDCE (Setup_fdce_C_D)       -0.218   312.031    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[26]
  -------------------------------------------------------------------
                         required time                        312.031    
                         arrival time                        -315.129    
  -------------------------------------------------------------------
                         slack                                 -3.098    

Slack (VIOLATED) :        -3.071ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (clk_fpga_0 rise@310.000ns - mmcm_clk_0_s_1 rise@309.796ns)
  Data Path Delay:        2.399ns  (logic 0.456ns (19.005%)  route 1.943ns (80.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 312.737 - 310.000 ) 
    Source Clock Delay      (SCD):    3.029ns = ( 312.825 - 309.796 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                    309.796   309.796 r  
    PS7_X0Y0             PS7                          0.000   309.796 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   310.989    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980   313.070    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   308.783 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206   310.989    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.735   312.825    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X25Y28         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y28         FDRE (Prop_fdre_C_Q)         0.456   313.281 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[13]/Q
                         net (fo=1, routed)           1.943   315.224    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[13]
    SLICE_X25Y27         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   311.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   311.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.558   312.738    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X25Y27         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[13]/C
                         clock pessimism              0.000   312.738    
                         clock uncertainty           -0.491   312.247    
    SLICE_X25Y27         FDCE (Setup_fdce_C_D)       -0.093   312.154    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[13]
  -------------------------------------------------------------------
                         required time                        312.154    
                         arrival time                        -315.224    
  -------------------------------------------------------------------
                         slack                                 -3.071    

Slack (VIOLATED) :        -3.051ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (clk_fpga_0 rise@310.000ns - mmcm_clk_0_s_1 rise@309.796ns)
  Data Path Delay:        2.245ns  (logic 0.478ns (21.288%)  route 1.767ns (78.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 312.741 - 310.000 ) 
    Source Clock Delay      (SCD):    3.029ns = ( 312.825 - 309.796 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                    309.796   309.796 r  
    PS7_X0Y0             PS7                          0.000   309.796 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   310.989    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980   313.070    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   308.783 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206   310.989    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.735   312.825    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X20Y24         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y24         FDRE (Prop_fdre_C_Q)         0.478   313.303 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[19]/Q
                         net (fo=1, routed)           1.767   315.070    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[19]
    SLICE_X21Y24         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   311.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   311.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.562   312.742    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X21Y24         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[19]/C
                         clock pessimism              0.000   312.742    
                         clock uncertainty           -0.491   312.251    
    SLICE_X21Y24         FDCE (Setup_fdce_C_D)       -0.232   312.019    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[19]
  -------------------------------------------------------------------
                         required time                        312.019    
                         arrival time                        -315.070    
  -------------------------------------------------------------------
                         slack                                 -3.051    

Slack (VIOLATED) :        -3.040ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (clk_fpga_0 rise@310.000ns - mmcm_clk_0_s_1 rise@309.796ns)
  Data Path Delay:        2.243ns  (logic 0.419ns (18.680%)  route 1.824ns (81.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 312.734 - 310.000 ) 
    Source Clock Delay      (SCD):    3.025ns = ( 312.821 - 309.796 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                    309.796   309.796 r  
    PS7_X0Y0             PS7                          0.000   309.796 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   310.989    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980   313.070    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   308.783 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206   310.989    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.731   312.821    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X25Y26         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y26         FDRE (Prop_fdre_C_Q)         0.419   313.240 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[9]/Q
                         net (fo=1, routed)           1.824   315.064    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[9]
    SLICE_X25Y25         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   311.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   311.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.555   312.734    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X25Y25         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[9]/C
                         clock pessimism              0.000   312.734    
                         clock uncertainty           -0.491   312.244    
    SLICE_X25Y25         FDCE (Setup_fdce_C_D)       -0.220   312.024    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[9]
  -------------------------------------------------------------------
                         required time                        312.024    
                         arrival time                        -315.064    
  -------------------------------------------------------------------
                         slack                                 -3.040    

Slack (VIOLATED) :        -3.009ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (clk_fpga_0 rise@310.000ns - mmcm_clk_0_s_1 rise@309.796ns)
  Data Path Delay:        2.162ns  (logic 0.419ns (19.381%)  route 1.743ns (80.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 312.734 - 310.000 ) 
    Source Clock Delay      (SCD):    3.025ns = ( 312.821 - 309.796 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                    309.796   309.796 r  
    PS7_X0Y0             PS7                          0.000   309.796 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   310.989    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980   313.070    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   308.783 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206   310.989    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.731   312.821    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X25Y26         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y26         FDRE (Prop_fdre_C_Q)         0.419   313.240 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[16]/Q
                         net (fo=1, routed)           1.743   314.983    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[16]
    SLICE_X25Y25         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   311.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   311.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.555   312.734    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X25Y25         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[16]/C
                         clock pessimism              0.000   312.734    
                         clock uncertainty           -0.491   312.244    
    SLICE_X25Y25         FDCE (Setup_fdce_C_D)       -0.270   311.974    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[16]
  -------------------------------------------------------------------
                         required time                        311.974    
                         arrival time                        -314.983    
  -------------------------------------------------------------------
                         slack                                 -3.009    

Slack (VIOLATED) :        -3.008ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count_toggle_m1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (clk_fpga_0 rise@310.000ns - mmcm_clk_0_s_1 rise@309.796ns)
  Data Path Delay:        2.401ns  (logic 0.518ns (21.578%)  route 1.883ns (78.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 312.664 - 310.000 ) 
    Source Clock Delay      (SCD):    2.954ns = ( 312.750 - 309.796 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                    309.796   309.796 r  
    PS7_X0Y0             PS7                          0.000   309.796 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   310.989    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980   313.070    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   308.783 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206   310.989    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.660   312.750    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X36Y17         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.518   313.268 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_toggle_reg/Q
                         net (fo=2, routed)           1.883   315.151    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_toggle
    SLICE_X36Y18         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count_toggle_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   311.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   311.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.485   312.665    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X36Y18         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count_toggle_m1_reg/C
                         clock pessimism              0.000   312.665    
                         clock uncertainty           -0.491   312.174    
    SLICE_X36Y18         FDCE (Setup_fdce_C_D)       -0.031   312.143    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count_toggle_m1_reg
  -------------------------------------------------------------------
                         required time                        312.143    
                         arrival time                        -315.151    
  -------------------------------------------------------------------
                         slack                                 -3.008    

Slack (VIOLATED) :        -3.000ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (clk_fpga_0 rise@310.000ns - mmcm_clk_0_s_1 rise@309.796ns)
  Data Path Delay:        2.168ns  (logic 0.419ns (19.324%)  route 1.749ns (80.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 312.740 - 310.000 ) 
    Source Clock Delay      (SCD):    3.029ns = ( 312.825 - 309.796 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                    309.796   309.796 r  
    PS7_X0Y0             PS7                          0.000   309.796 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   310.989    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980   313.070    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   308.783 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206   310.989    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.735   312.825    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X25Y21         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y21         FDRE (Prop_fdre_C_Q)         0.419   313.244 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[12]/Q
                         net (fo=1, routed)           1.749   314.993    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[12]
    SLICE_X24Y21         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   311.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   311.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.560   312.740    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X24Y21         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[12]/C
                         clock pessimism              0.000   312.740    
                         clock uncertainty           -0.491   312.249    
    SLICE_X24Y21         FDCE (Setup_fdce_C_D)       -0.256   311.993    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[12]
  -------------------------------------------------------------------
                         required time                        311.993    
                         arrival time                        -314.993    
  -------------------------------------------------------------------
                         slack                                 -3.000    

Slack (VIOLATED) :        -3.000ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_xfer_toggle_m1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (clk_fpga_0 rise@310.000ns - mmcm_clk_0_s_1 rise@309.796ns)
  Data Path Delay:        2.235ns  (logic 0.419ns (18.751%)  route 1.816ns (81.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 312.745 - 310.000 ) 
    Source Clock Delay      (SCD):    3.032ns = ( 312.828 - 309.796 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                    309.796   309.796 r  
    PS7_X0Y0             PS7                          0.000   309.796 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   310.989    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980   313.070    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   308.783 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206   310.989    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.738   312.828    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/hdmi_clk
    SLICE_X17Y23         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y23         FDCE (Prop_fdce_C_Q)         0.419   313.247 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_toggle_reg/Q
                         net (fo=6, routed)           1.816   315.063    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_toggle
    SLICE_X18Y23         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_xfer_toggle_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   311.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   311.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.565   312.745    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/s_axi_aclk
    SLICE_X18Y23         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_xfer_toggle_m1_reg/C
                         clock pessimism              0.000   312.745    
                         clock uncertainty           -0.491   312.254    
    SLICE_X18Y23         FDCE (Setup_fdce_C_D)       -0.191   312.063    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_xfer_toggle_m1_reg
  -------------------------------------------------------------------
                         required time                        312.063    
                         arrival time                        -315.062    
  -------------------------------------------------------------------
                         slack                                 -3.000    

Slack (VIOLATED) :        -2.986ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (clk_fpga_0 rise@310.000ns - mmcm_clk_0_s_1 rise@309.796ns)
  Data Path Delay:        2.179ns  (logic 0.419ns (19.226%)  route 1.760ns (80.774%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 312.734 - 310.000 ) 
    Source Clock Delay      (SCD):    3.025ns = ( 312.821 - 309.796 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                    309.796   309.796 r  
    PS7_X0Y0             PS7                          0.000   309.796 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   310.989    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980   313.070    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   308.783 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206   310.989    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.731   312.821    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X25Y26         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y26         FDRE (Prop_fdre_C_Q)         0.419   313.240 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[7]/Q
                         net (fo=1, routed)           1.760   315.000    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[7]
    SLICE_X25Y25         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   311.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   311.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.555   312.734    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X25Y25         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[7]/C
                         clock pessimism              0.000   312.734    
                         clock uncertainty           -0.491   312.244    
    SLICE_X25Y25         FDCE (Setup_fdce_C_D)       -0.230   312.014    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[7]
  -------------------------------------------------------------------
                         required time                        312.014    
                         arrival time                        -315.000    
  -------------------------------------------------------------------
                         slack                                 -2.986    

Slack (VIOLATED) :        -2.981ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (clk_fpga_0 rise@310.000ns - mmcm_clk_0_s_1 rise@309.796ns)
  Data Path Delay:        2.168ns  (logic 0.478ns (22.045%)  route 1.690ns (77.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 312.741 - 310.000 ) 
    Source Clock Delay      (SCD):    3.029ns = ( 312.825 - 309.796 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                    309.796   309.796 r  
    PS7_X0Y0             PS7                          0.000   309.796 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   310.989    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980   313.070    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   308.783 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206   310.989    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.735   312.825    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X20Y24         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y24         FDRE (Prop_fdre_C_Q)         0.478   313.303 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[17]/Q
                         net (fo=1, routed)           1.690   314.993    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[17]
    SLICE_X21Y24         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   311.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   311.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.562   312.742    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X21Y24         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[17]/C
                         clock pessimism              0.000   312.742    
                         clock uncertainty           -0.491   312.251    
    SLICE_X21Y24         FDCE (Setup_fdce_C_D)       -0.239   312.012    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[17]
  -------------------------------------------------------------------
                         required time                        312.012    
                         arrival time                        -314.993    
  -------------------------------------------------------------------
                         slack                                 -2.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_data_status_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.186ns (17.890%)  route 0.854ns (82.110%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.585     0.921    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/hdmi_clk
    SLICE_X19Y22         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y22         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_data_reg[1]/Q
                         net (fo=2, routed)           0.854     1.915    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_data[1]
    SLICE_X18Y23         LUT4 (Prop_lut4_I0_O)        0.045     1.960 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_data_status[1]_i_1/O
                         net (fo=1, routed)           0.000     1.960    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_data_status[1]_i_1_n_5
    SLICE_X18Y23         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_data_status_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.850     1.216    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/s_axi_aclk
    SLICE_X18Y23         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_data_status_reg[1]/C
                         clock pessimism              0.000     1.216    
                         clock uncertainty            0.491     1.707    
    SLICE_X18Y23         FDCE (Hold_fdce_C_D)         0.121     1.828    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_data_status_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_data_status_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.186ns (17.578%)  route 0.872ns (82.422%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.583     0.919    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/hdmi_clk
    SLICE_X17Y23         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y23         FDCE (Prop_fdce_C_Q)         0.141     1.060 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_data_reg[0]/Q
                         net (fo=2, routed)           0.872     1.932    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_data[0]
    SLICE_X18Y23         LUT4 (Prop_lut4_I0_O)        0.045     1.977 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_data_status[0]_i_1/O
                         net (fo=1, routed)           0.000     1.977    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_data_status[0]_i_1_n_5
    SLICE_X18Y23         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_data_status_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.850     1.216    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/s_axi_aclk
    SLICE_X18Y23         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_data_status_reg[0]/C
                         clock pessimism              0.000     1.216    
                         clock uncertainty            0.491     1.707    
    SLICE_X18Y23         FDCE (Hold_fdce_C_D)         0.120     1.827    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_data_status_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.128ns (13.275%)  route 0.836ns (86.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.581     0.917    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X25Y28         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y28         FDRE (Prop_fdre_C_Q)         0.128     1.045 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[27]/Q
                         net (fo=1, routed)           0.836     1.881    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[27]
    SLICE_X26Y28         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.847     1.213    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X26Y28         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[27]/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.491     1.704    
    SLICE_X26Y28         FDCE (Hold_fdce_C_D)         0.010     1.714    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.141ns (13.731%)  route 0.886ns (86.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.584     0.919    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X24Y31         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[30]/Q
                         net (fo=1, routed)           0.886     1.946    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[30]
    SLICE_X25Y31         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.850     1.216    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X25Y31         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[30]/C
                         clock pessimism              0.000     1.216    
                         clock uncertainty            0.491     1.707    
    SLICE_X25Y31         FDCE (Hold_fdce_C_D)         0.072     1.779    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.141ns (13.681%)  route 0.890ns (86.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.581     0.917    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X25Y28         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y28         FDRE (Prop_fdre_C_Q)         0.141     1.058 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[21]/Q
                         net (fo=1, routed)           0.890     1.947    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[21]
    SLICE_X25Y27         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.846     1.212    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X25Y27         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[21]/C
                         clock pessimism              0.000     1.212    
                         clock uncertainty            0.491     1.703    
    SLICE_X25Y27         FDCE (Hold_fdce_C_D)         0.075     1.778    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.164ns (15.985%)  route 0.862ns (84.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.582     0.918    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X22Y24         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24         FDRE (Prop_fdre_C_Q)         0.164     1.082 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[18]/Q
                         net (fo=1, routed)           0.862     1.943    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[18]
    SLICE_X21Y24         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.848     1.214    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X21Y24         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[18]/C
                         clock pessimism              0.000     1.214    
                         clock uncertainty            0.491     1.705    
    SLICE_X21Y24         FDCE (Hold_fdce_C_D)         0.066     1.771    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.128ns (13.446%)  route 0.824ns (86.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.579     0.914    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X25Y26         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y26         FDRE (Prop_fdre_C_Q)         0.128     1.043 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[16]/Q
                         net (fo=1, routed)           0.824     1.866    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[16]
    SLICE_X25Y25         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.843     1.209    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X25Y25         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[16]/C
                         clock pessimism              0.000     1.209    
                         clock uncertainty            0.491     1.700    
    SLICE_X25Y25         FDCE (Hold_fdce_C_D)        -0.008     1.692    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.128ns (13.072%)  route 0.851ns (86.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.581     0.917    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X25Y21         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y21         FDRE (Prop_fdre_C_Q)         0.128     1.045 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[10]/Q
                         net (fo=1, routed)           0.851     1.896    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[10]
    SLICE_X24Y21         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.847     1.213    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X24Y21         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[10]/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.491     1.704    
    SLICE_X24Y21         FDCE (Hold_fdce_C_D)         0.017     1.721    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.141ns (13.982%)  route 0.867ns (86.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.584     0.919    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X24Y31         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[24]/Q
                         net (fo=1, routed)           0.867     1.928    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[24]
    SLICE_X25Y31         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.850     1.216    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X25Y31         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[24]/C
                         clock pessimism              0.000     1.216    
                         clock uncertainty            0.491     1.707    
    SLICE_X25Y31         FDCE (Hold_fdce_C_D)         0.046     1.753    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.128ns (13.017%)  route 0.855ns (86.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.579     0.914    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X25Y26         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y26         FDRE (Prop_fdre_C_Q)         0.128     1.043 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[7]/Q
                         net (fo=1, routed)           0.855     1.898    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[7]
    SLICE_X25Y25         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.843     1.209    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X25Y25         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[7]/C
                         clock pessimism              0.000     1.209    
                         clock uncertainty            0.491     1.700    
    SLICE_X25Y25         FDCE (Hold_fdce_C_D)         0.019     1.719    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.179    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_1_s
  To Clock:  clk_fpga_0

Setup :           40  Failing Endpoints,  Worst Slack       -7.669ns,  Total Violation     -146.459ns
Hold  :           24  Failing Endpoints,  Worst Slack       -1.024ns,  Total Violation      -15.581ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.669ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (clk_fpga_0 rise@890.000ns - mmcm_clk_1_s rise@889.920ns)
  Data Path Delay:        11.782ns  (logic 0.456ns (3.870%)  route 11.326ns (96.130%))
  Logic Levels:           0  
  Clock Path Skew:        4.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 892.876 - 890.000 ) 
    Source Clock Delay      (SCD):    -1.338ns = ( 888.582 - 889.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                    889.920   889.920 r  
    L18                                               0.000   889.920 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   889.920    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916   890.836 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285   892.121    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406   884.715 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889   886.604    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   886.705 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.877   888.582    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X111Y35        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y35        FDCE (Prop_fdce_C_Q)         0.456   889.038 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg/Q
                         net (fo=1, routed)          11.326   900.364    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle
    SLICE_X112Y35        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    890.000   890.000 r  
    PS7_X0Y0             PS7                          0.000   890.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   891.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   891.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.697   892.876    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X112Y35        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg/C
                         clock pessimism              0.000   892.876    
                         clock uncertainty           -0.151   892.726    
    SLICE_X112Y35        FDCE (Setup_fdce_C_D)       -0.031   892.695    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg
  -------------------------------------------------------------------
                         required time                        892.695    
                         arrival time                        -900.364    
  -------------------------------------------------------------------
                         slack                                 -7.669    

Slack (VIOLATED) :        -7.663ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (clk_fpga_0 rise@890.000ns - mmcm_clk_1_s rise@889.920ns)
  Data Path Delay:        11.759ns  (logic 0.518ns (4.405%)  route 11.241ns (95.595%))
  Logic Levels:           0  
  Clock Path Skew:        4.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 892.857 - 890.000 ) 
    Source Clock Delay      (SCD):    -1.357ns = ( 888.563 - 889.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                    889.920   889.920 r  
    L18                                               0.000   889.920 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   889.920    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916   890.836 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285   892.121    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406   884.715 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889   886.604    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   886.705 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.858   888.563    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X108Y64        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y64        FDRE (Prop_fdre_C_Q)         0.518   889.081 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[11]/Q
                         net (fo=1, routed)          11.241   900.322    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[11]
    SLICE_X108Y63        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    890.000   890.000 r  
    PS7_X0Y0             PS7                          0.000   890.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   891.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   891.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.678   892.857    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X108Y63        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[11]/C
                         clock pessimism              0.000   892.857    
                         clock uncertainty           -0.151   892.706    
    SLICE_X108Y63        FDCE (Setup_fdce_C_D)       -0.047   892.659    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[11]
  -------------------------------------------------------------------
                         required time                        892.659    
                         arrival time                        -900.322    
  -------------------------------------------------------------------
                         slack                                 -7.663    

Slack (VIOLATED) :        -7.288ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (clk_fpga_0 rise@890.000ns - mmcm_clk_1_s rise@889.920ns)
  Data Path Delay:        11.344ns  (logic 0.518ns (4.566%)  route 10.826ns (95.434%))
  Logic Levels:           0  
  Clock Path Skew:        4.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 892.855 - 890.000 ) 
    Source Clock Delay      (SCD):    -1.364ns = ( 888.556 - 889.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                    889.920   889.920 r  
    L18                                               0.000   889.920 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   889.920    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916   890.836 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285   892.121    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406   884.715 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889   886.604    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   886.705 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.851   888.556    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X108Y69        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y69        FDRE (Prop_fdre_C_Q)         0.518   889.074 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[25]/Q
                         net (fo=1, routed)          10.826   899.899    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[25]
    SLICE_X110Y68        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    890.000   890.000 r  
    PS7_X0Y0             PS7                          0.000   890.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   891.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   891.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.676   892.855    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X110Y68        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[25]/C
                         clock pessimism              0.000   892.855    
                         clock uncertainty           -0.151   892.704    
    SLICE_X110Y68        FDCE (Setup_fdce_C_D)       -0.093   892.611    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[25]
  -------------------------------------------------------------------
                         required time                        892.611    
                         arrival time                        -899.899    
  -------------------------------------------------------------------
                         slack                                 -7.288    

Slack (VIOLATED) :        -7.172ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (clk_fpga_0 rise@890.000ns - mmcm_clk_1_s rise@889.920ns)
  Data Path Delay:        11.115ns  (logic 0.478ns (4.301%)  route 10.637ns (95.699%))
  Logic Levels:           0  
  Clock Path Skew:        4.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 892.857 - 890.000 ) 
    Source Clock Delay      (SCD):    -1.357ns = ( 888.563 - 889.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                    889.920   889.920 r  
    L18                                               0.000   889.920 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   889.920    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916   890.836 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285   892.121    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406   884.715 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889   886.604    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   886.705 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.858   888.563    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X108Y64        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y64        FDRE (Prop_fdre_C_Q)         0.478   889.041 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[16]/Q
                         net (fo=1, routed)          10.637   899.677    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[16]
    SLICE_X108Y63        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    890.000   890.000 r  
    PS7_X0Y0             PS7                          0.000   890.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   891.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   891.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.678   892.857    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X108Y63        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[16]/C
                         clock pessimism              0.000   892.857    
                         clock uncertainty           -0.151   892.706    
    SLICE_X108Y63        FDCE (Setup_fdce_C_D)       -0.201   892.505    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[16]
  -------------------------------------------------------------------
                         required time                        892.505    
                         arrival time                        -899.677    
  -------------------------------------------------------------------
                         slack                                 -7.172    

Slack (VIOLATED) :        -7.124ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (clk_fpga_0 rise@890.000ns - mmcm_clk_1_s rise@889.920ns)
  Data Path Delay:        11.064ns  (logic 0.419ns (3.787%)  route 10.645ns (96.213%))
  Logic Levels:           0  
  Clock Path Skew:        4.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 892.859 - 890.000 ) 
    Source Clock Delay      (SCD):    -1.355ns = ( 888.565 - 889.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                    889.920   889.920 r  
    L18                                               0.000   889.920 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   889.920    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916   890.836 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285   892.121    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406   884.715 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889   886.604    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   886.705 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.860   888.565    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X109Y61        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61        FDRE (Prop_fdre_C_Q)         0.419   888.984 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[7]/Q
                         net (fo=1, routed)          10.645   899.629    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[7]
    SLICE_X108Y61        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    890.000   890.000 r  
    PS7_X0Y0             PS7                          0.000   890.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   891.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   891.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.680   892.859    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X108Y61        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[7]/C
                         clock pessimism              0.000   892.859    
                         clock uncertainty           -0.151   892.708    
    SLICE_X108Y61        FDCE (Setup_fdce_C_D)       -0.203   892.505    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[7]
  -------------------------------------------------------------------
                         required time                        892.505    
                         arrival time                        -899.629    
  -------------------------------------------------------------------
                         slack                                 -7.124    

Slack (VIOLATED) :        -7.117ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (clk_fpga_0 rise@890.000ns - mmcm_clk_1_s rise@889.920ns)
  Data Path Delay:        11.070ns  (logic 0.419ns (3.785%)  route 10.651ns (96.215%))
  Logic Levels:           0  
  Clock Path Skew:        4.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 892.859 - 890.000 ) 
    Source Clock Delay      (SCD):    -1.355ns = ( 888.565 - 889.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                    889.920   889.920 r  
    L18                                               0.000   889.920 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   889.920    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916   890.836 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285   892.121    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406   884.715 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889   886.604    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   886.705 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.860   888.565    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X109Y61        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61        FDRE (Prop_fdre_C_Q)         0.419   888.984 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[9]/Q
                         net (fo=1, routed)          10.651   899.634    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[9]
    SLICE_X108Y61        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    890.000   890.000 r  
    PS7_X0Y0             PS7                          0.000   890.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   891.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   891.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.680   892.859    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X108Y61        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[9]/C
                         clock pessimism              0.000   892.859    
                         clock uncertainty           -0.151   892.708    
    SLICE_X108Y61        FDCE (Setup_fdce_C_D)       -0.191   892.517    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[9]
  -------------------------------------------------------------------
                         required time                        892.517    
                         arrival time                        -899.634    
  -------------------------------------------------------------------
                         slack                                 -7.117    

Slack (VIOLATED) :        -7.084ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (clk_fpga_0 rise@890.000ns - mmcm_clk_1_s rise@889.920ns)
  Data Path Delay:        11.197ns  (logic 0.456ns (4.072%)  route 10.741ns (95.928%))
  Logic Levels:           0  
  Clock Path Skew:        4.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 892.858 - 890.000 ) 
    Source Clock Delay      (SCD):    -1.354ns = ( 888.566 - 889.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                    889.920   889.920 r  
    L18                                               0.000   889.920 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   889.920    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916   890.836 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285   892.121    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406   884.715 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889   886.604    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   886.705 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.861   888.566    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X110Y62        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDRE (Prop_fdre_C_Q)         0.456   889.022 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[3]/Q
                         net (fo=1, routed)          10.741   899.763    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[3]
    SLICE_X108Y62        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    890.000   890.000 r  
    PS7_X0Y0             PS7                          0.000   890.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   891.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   891.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.679   892.858    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X108Y62        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[3]/C
                         clock pessimism              0.000   892.858    
                         clock uncertainty           -0.151   892.707    
    SLICE_X108Y62        FDCE (Setup_fdce_C_D)       -0.028   892.679    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[3]
  -------------------------------------------------------------------
                         required time                        892.679    
                         arrival time                        -899.763    
  -------------------------------------------------------------------
                         slack                                 -7.084    

Slack (VIOLATED) :        -7.022ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (clk_fpga_0 rise@890.000ns - mmcm_clk_1_s rise@889.920ns)
  Data Path Delay:        11.136ns  (logic 0.518ns (4.651%)  route 10.618ns (95.349%))
  Logic Levels:           0  
  Clock Path Skew:        4.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 892.856 - 890.000 ) 
    Source Clock Delay      (SCD):    -1.360ns = ( 888.560 - 889.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                    889.920   889.920 r  
    L18                                               0.000   889.920 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   889.920    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916   890.836 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285   892.121    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406   884.715 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889   886.604    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   886.705 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.855   888.560    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X108Y66        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y66        FDRE (Prop_fdre_C_Q)         0.518   889.078 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[18]/Q
                         net (fo=1, routed)          10.618   899.696    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[18]
    SLICE_X108Y65        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    890.000   890.000 r  
    PS7_X0Y0             PS7                          0.000   890.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   891.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   891.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.677   892.856    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X108Y65        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[18]/C
                         clock pessimism              0.000   892.856    
                         clock uncertainty           -0.151   892.705    
    SLICE_X108Y65        FDCE (Setup_fdce_C_D)       -0.031   892.674    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[18]
  -------------------------------------------------------------------
                         required time                        892.674    
                         arrival time                        -899.696    
  -------------------------------------------------------------------
                         slack                                 -7.022    

Slack (VIOLATED) :        -6.953ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (clk_fpga_0 rise@890.000ns - mmcm_clk_1_s rise@889.920ns)
  Data Path Delay:        11.066ns  (logic 0.456ns (4.121%)  route 10.610ns (95.879%))
  Logic Levels:           0  
  Clock Path Skew:        4.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 892.860 - 890.000 ) 
    Source Clock Delay      (SCD):    -1.355ns = ( 888.565 - 889.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                    889.920   889.920 r  
    L18                                               0.000   889.920 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   889.920    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916   890.836 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285   892.121    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406   884.715 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889   886.604    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   886.705 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.860   888.565    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X109Y61        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61        FDRE (Prop_fdre_C_Q)         0.456   889.021 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[2]/Q
                         net (fo=1, routed)          10.610   899.631    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[2]
    SLICE_X108Y60        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    890.000   890.000 r  
    PS7_X0Y0             PS7                          0.000   890.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   891.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   891.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.681   892.860    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X108Y60        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[2]/C
                         clock pessimism              0.000   892.860    
                         clock uncertainty           -0.151   892.709    
    SLICE_X108Y60        FDCE (Setup_fdce_C_D)       -0.031   892.678    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[2]
  -------------------------------------------------------------------
                         required time                        892.678    
                         arrival time                        -899.631    
  -------------------------------------------------------------------
                         slack                                 -6.953    

Slack (VIOLATED) :        -6.854ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (clk_fpga_0 rise@890.000ns - mmcm_clk_1_s rise@889.920ns)
  Data Path Delay:        10.810ns  (logic 0.478ns (4.422%)  route 10.332ns (95.578%))
  Logic Levels:           0  
  Clock Path Skew:        4.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 892.857 - 890.000 ) 
    Source Clock Delay      (SCD):    -1.357ns = ( 888.563 - 889.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                    889.920   889.920 r  
    L18                                               0.000   889.920 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   889.920    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916   890.836 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285   892.121    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406   884.715 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889   886.604    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   886.705 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.858   888.563    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X108Y64        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y64        FDRE (Prop_fdre_C_Q)         0.478   889.041 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[17]/Q
                         net (fo=1, routed)          10.332   899.373    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[17]
    SLICE_X108Y63        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    890.000   890.000 r  
    PS7_X0Y0             PS7                          0.000   890.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   891.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   891.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.678   892.857    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X108Y63        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[17]/C
                         clock pessimism              0.000   892.857    
                         clock uncertainty           -0.151   892.706    
    SLICE_X108Y63        FDCE (Setup_fdce_C_D)       -0.187   892.519    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[17]
  -------------------------------------------------------------------
                         required time                        892.519    
                         arrival time                        -899.373    
  -------------------------------------------------------------------
                         slack                                 -6.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.024ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_data_status_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        4.576ns  (logic 0.578ns (12.630%)  route 3.998ns (87.370%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        5.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.140ns
    Source Clock Delay      (SCD):    -1.979ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162     2.034    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -5.465 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725    -3.740    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.649 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.671    -1.979    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_drp_sel_reg
    SLICE_X111Y76        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDCE (Prop_fdce_C_Q)         0.337    -1.642 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_data_reg[0]/Q
                         net (fo=1, routed)           3.998     2.357    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_data[0]
    SLICE_X108Y77        LUT4 (Prop_lut4_I0_O)        0.241     2.598 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_data_status[0]_i_1/O
                         net (fo=1, routed)           0.000     2.598    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_data_status[0]_i_1_n_5
    SLICE_X108Y77        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_data_status_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.846     3.140    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/s_axi_aclk
    SLICE_X108Y77        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_data_status_reg[0]/C
                         clock pessimism              0.000     3.140    
                         clock uncertainty            0.151     3.291    
    SLICE_X108Y77        FDCE (Hold_fdce_C_D)         0.331     3.622    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_data_status_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.622    
                         arrival time                           2.598    
  -------------------------------------------------------------------
                         slack                                 -1.024    

Slack (VIOLATED) :        -0.979ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_data_status_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 0.467ns (10.102%)  route 4.156ns (89.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        5.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.140ns
    Source Clock Delay      (SCD):    -1.979ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162     2.034    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -5.465 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725    -3.740    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.649 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.671    -1.979    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_drp_sel_reg
    SLICE_X111Y76        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDCE (Prop_fdce_C_Q)         0.367    -1.612 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_data_reg[2]/Q
                         net (fo=1, routed)           4.156     2.544    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_data[2]
    SLICE_X108Y77        LUT4 (Prop_lut4_I0_O)        0.100     2.644 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_data_status[2]_i_1/O
                         net (fo=1, routed)           0.000     2.644    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_data_status[2]_i_1_n_5
    SLICE_X108Y77        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_data_status_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.846     3.140    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/s_axi_aclk
    SLICE_X108Y77        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_data_status_reg[2]/C
                         clock pessimism              0.000     3.140    
                         clock uncertainty            0.151     3.291    
    SLICE_X108Y77        FDCE (Hold_fdce_C_D)         0.333     3.624    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_data_status_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.624    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                 -0.979    

Slack (VIOLATED) :        -0.978ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.385ns (8.876%)  route 3.953ns (91.124%))
  Logic Levels:           0  
  Clock Path Skew:        5.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.145ns
    Source Clock Delay      (SCD):    -1.978ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162     2.034    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -5.465 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725    -3.740    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.649 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.672    -1.978    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X108Y69        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y69        FDRE (Prop_fdre_C_Q)         0.385    -1.593 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[30]/Q
                         net (fo=1, routed)           3.953     2.360    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[30]
    SLICE_X107Y69        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.851     3.145    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X107Y69        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[30]/C
                         clock pessimism              0.000     3.145    
                         clock uncertainty            0.151     3.296    
    SLICE_X107Y69        FDCE (Hold_fdce_C_D)         0.042     3.338    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.338    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                 -0.978    

Slack (VIOLATED) :        -0.953ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_xfer_toggle_m1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 0.367ns (8.143%)  route 4.140ns (91.857%))
  Logic Levels:           0  
  Clock Path Skew:        5.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    -1.979ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162     2.034    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -5.465 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725    -3.740    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.649 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.671    -1.979    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_drp_sel_reg
    SLICE_X111Y76        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDCE (Prop_fdce_C_Q)         0.367    -1.612 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_toggle_reg/Q
                         net (fo=6, routed)           4.140     2.528    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_toggle
    SLICE_X110Y75        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_xfer_toggle_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.845     3.139    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/s_axi_aclk
    SLICE_X110Y75        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_xfer_toggle_m1_reg/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.151     3.290    
    SLICE_X110Y75        FDCE (Hold_fdce_C_D)         0.191     3.481    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_xfer_toggle_m1_reg
  -------------------------------------------------------------------
                         required time                         -3.481    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                 -0.953    

Slack (VIOLATED) :        -0.939ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 0.367ns (8.111%)  route 4.158ns (91.889%))
  Logic Levels:           0  
  Clock Path Skew:        5.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.158ns
    Source Clock Delay      (SCD):    -1.963ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162     2.034    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -5.465 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725    -3.740    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.649 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.687    -1.963    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X110Y99        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDCE (Prop_fdce_C_Q)         0.367    -1.596 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg/Q
                         net (fo=1, routed)           4.158     2.562    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle
    SLICE_X109Y99        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.864     3.158    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X109Y99        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg/C
                         clock pessimism              0.000     3.158    
                         clock uncertainty            0.151     3.309    
    SLICE_X109Y99        FDCE (Hold_fdce_C_D)         0.192     3.501    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg
  -------------------------------------------------------------------
                         required time                         -3.501    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                 -0.939    

Slack (VIOLATED) :        -0.820ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 0.337ns (7.477%)  route 4.170ns (92.523%))
  Logic Levels:           0  
  Clock Path Skew:        5.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.155ns
    Source Clock Delay      (SCD):    -1.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162     2.034    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -5.465 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725    -3.740    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.649 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.680    -1.970    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X109Y61        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61        FDRE (Prop_fdre_C_Q)         0.337    -1.633 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[6]/Q
                         net (fo=1, routed)           4.170     2.538    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[6]
    SLICE_X109Y60        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.861     3.155    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X109Y60        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[6]/C
                         clock pessimism              0.000     3.155    
                         clock uncertainty            0.151     3.306    
    SLICE_X109Y60        FDCE (Hold_fdce_C_D)         0.052     3.358    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.358    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                 -0.820    

Slack (VIOLATED) :        -0.802ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.418ns (8.887%)  route 4.286ns (91.113%))
  Logic Levels:           0  
  Clock Path Skew:        5.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.152ns
    Source Clock Delay      (SCD):    -1.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162     2.034    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -5.465 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725    -3.740    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.649 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.678    -1.972    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X108Y64        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y64        FDRE (Prop_fdre_C_Q)         0.418    -1.554 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[13]/Q
                         net (fo=1, routed)           4.286     2.732    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[13]
    SLICE_X108Y63        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.858     3.152    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X108Y63        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[13]/C
                         clock pessimism              0.000     3.152    
                         clock uncertainty            0.151     3.303    
    SLICE_X108Y63        FDCE (Hold_fdce_C_D)         0.231     3.534    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.534    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                 -0.802    

Slack (VIOLATED) :        -0.800ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 0.337ns (7.357%)  route 4.244ns (92.643%))
  Logic Levels:           0  
  Clock Path Skew:        5.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.154ns
    Source Clock Delay      (SCD):    -1.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162     2.034    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -5.465 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725    -3.740    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.649 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.680    -1.970    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X109Y61        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61        FDRE (Prop_fdre_C_Q)         0.337    -1.633 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[8]/Q
                         net (fo=1, routed)           4.244     2.611    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[8]
    SLICE_X108Y61        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.860     3.154    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X108Y61        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[8]/C
                         clock pessimism              0.000     3.154    
                         clock uncertainty            0.151     3.305    
    SLICE_X108Y61        FDCE (Hold_fdce_C_D)         0.106     3.411    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.411    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                 -0.800    

Slack (VIOLATED) :        -0.790ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 0.418ns (8.922%)  route 4.267ns (91.078%))
  Logic Levels:           0  
  Clock Path Skew:        5.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.148ns
    Source Clock Delay      (SCD):    -1.978ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162     2.034    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -5.465 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725    -3.740    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.649 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.672    -1.978    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X108Y69        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y69        FDRE (Prop_fdre_C_Q)         0.418    -1.560 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[24]/Q
                         net (fo=1, routed)           4.267     2.708    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[24]
    SLICE_X110Y68        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.854     3.148    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X110Y68        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[24]/C
                         clock pessimism              0.000     3.148    
                         clock uncertainty            0.151     3.299    
    SLICE_X110Y68        FDCE (Hold_fdce_C_D)         0.199     3.498    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.498    
                         arrival time                           2.708    
  -------------------------------------------------------------------
                         slack                                 -0.790    

Slack (VIOLATED) :        -0.735ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        4.768ns  (logic 0.367ns (7.698%)  route 4.401ns (92.302%))
  Logic Levels:           0  
  Clock Path Skew:        5.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.154ns
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162     2.034    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -5.465 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725    -3.740    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.649 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.682    -1.968    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X110Y62        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDRE (Prop_fdre_C_Q)         0.367    -1.601 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[10]/Q
                         net (fo=1, routed)           4.401     2.800    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[10]
    SLICE_X108Y61        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.860     3.154    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X108Y61        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[10]/C
                         clock pessimism              0.000     3.154    
                         clock uncertainty            0.151     3.305    
    SLICE_X108Y61        FDCE (Hold_fdce_C_D)         0.230     3.535    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.535    
                         arrival time                           2.800    
  -------------------------------------------------------------------
                         slack                                 -0.735    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_sys_audio_clkgen_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.881ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.881ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.867ns  (logic 1.343ns (71.923%)  route 0.524ns (28.077%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64                                      0.000     0.000 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
    SLICE_X58Y64         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     1.343 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/O
                         net (fo=1, routed)           0.524     1.867    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data0__0[2]
    SLICE_X58Y65         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y65         FDRE (Setup_fdre_C_D)       -0.252     9.748    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data_reg[2]
  -------------------------------------------------------------------
                         required time                          9.748    
                         arrival time                          -1.867    
  -------------------------------------------------------------------
                         slack                                  7.881    

Slack (MET) :             7.953ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.812ns  (logic 1.336ns (73.717%)  route 0.476ns (26.283%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64                                      0.000     0.000 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
    SLICE_X58Y64         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     1.336 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/O
                         net (fo=1, routed)           0.476     1.812    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data0__0[4]
    SLICE_X58Y65         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y65         FDRE (Setup_fdre_C_D)       -0.235     9.765    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data_reg[4]
  -------------------------------------------------------------------
                         required time                          9.765    
                         arrival time                          -1.812    
  -------------------------------------------------------------------
                         slack                                  7.953    

Slack (MET) :             8.088ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.677ns  (logic 1.344ns (80.122%)  route 0.333ns (19.878%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64                                      0.000     0.000 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
    SLICE_X58Y64         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     1.344 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/O
                         net (fo=1, routed)           0.333     1.677    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data0__0[0]
    SLICE_X58Y65         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y65         FDRE (Setup_fdre_C_D)       -0.235     9.765    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                          9.765    
                         arrival time                          -1.677    
  -------------------------------------------------------------------
                         slack                                  8.088    

Slack (MET) :             8.172ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.783ns  (logic 1.309ns (73.397%)  route 0.474ns (26.603%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64                                      0.000     0.000 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
    SLICE_X58Y64         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     1.309 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/O
                         net (fo=1, routed)           0.474     1.783    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data0__0[1]
    SLICE_X58Y65         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y65         FDRE (Setup_fdre_C_D)       -0.045     9.955    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -1.783    
  -------------------------------------------------------------------
                         slack                                  8.172    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_in
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        5.994ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.948ns  (logic 0.456ns (23.411%)  route 1.492ns (76.590%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39                                      0.000     0.000 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel_reg[3]/C
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel_reg[3]/Q
                         net (fo=1, routed)           1.492     1.948    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel[3]
    SLICE_X55Y40         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X55Y40         FDCE (Setup_fdce_C_D)       -0.058     7.942    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[3]
  -------------------------------------------------------------------
                         required time                          7.942    
                         arrival time                          -1.948    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             6.563ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.195ns  (logic 0.419ns (35.070%)  route 0.776ns (64.930%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39                                      0.000     0.000 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel_reg[0]/C
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel_reg[0]/Q
                         net (fo=1, routed)           0.776     1.195    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel[0]
    SLICE_X55Y40         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X55Y40         FDCE (Setup_fdce_C_D)       -0.242     7.758    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[0]
  -------------------------------------------------------------------
                         required time                          7.758    
                         arrival time                          -1.195    
  -------------------------------------------------------------------
                         slack                                  6.563    

Slack (MET) :             6.567ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.372ns  (logic 0.456ns (33.237%)  route 0.916ns (66.763%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39                                      0.000     0.000 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel_reg[2]/C
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel_reg[2]/Q
                         net (fo=1, routed)           0.916     1.372    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel[2]
    SLICE_X55Y40         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X55Y40         FDCE (Setup_fdce_C_D)       -0.061     7.939    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[2]
  -------------------------------------------------------------------
                         required time                          7.939    
                         arrival time                          -1.372    
  -------------------------------------------------------------------
                         slack                                  6.567    

Slack (MET) :             6.717ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.221ns  (logic 0.456ns (37.334%)  route 0.765ns (62.666%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39                                      0.000     0.000 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel_reg[1]/C
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel_reg[1]/Q
                         net (fo=1, routed)           0.765     1.221    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel[1]
    SLICE_X55Y40         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X55Y40         FDCE (Setup_fdce_C_D)       -0.062     7.938    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[1]
  -------------------------------------------------------------------
                         required time                          7.938    
                         arrival time                          -1.221    
  -------------------------------------------------------------------
                         slack                                  6.717    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            9  Failing Endpoints,  Worst Slack       -0.763ns,  Total Violation       -4.034ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.763ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        4.940ns  (logic 1.357ns (27.467%)  route 3.583ns (72.533%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 MUXF7=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[19]/C
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[19]/Q
                         net (fo=5, routed)           1.145     1.601    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/eot_mem[19]
    SLICE_X27Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.725 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_8/O
                         net (fo=1, routed)           0.000     1.725    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_8_n_5
    SLICE_X27Y59         MUXF7 (Prop_muxf7_I0_O)      0.238     1.963 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_3/O
                         net (fo=2, routed)           0.801     2.764    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_3_n_5
    SLICE_X26Y59         LUT6 (Prop_lut6_I1_O)        0.298     3.062 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.490     3.551    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_5
    SLICE_X26Y59         LUT2 (Prop_lut2_I1_O)        0.124     3.675 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.615     4.290    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/last_eot_reg_0
    SLICE_X26Y61         LUT4 (Prop_lut4_I2_O)        0.117     4.407 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[1]_INST_0/O
                         net (fo=1, routed)           0.534     4.940    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_WSTRB[1]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[1]
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1WSTRB[1])
                                                     -0.823     4.177    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          4.177    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                 -0.763    

Slack (VIOLATED) :        -0.604ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[7]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        4.798ns  (logic 1.357ns (28.283%)  route 3.441ns (71.717%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 MUXF7=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[19]/C
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[19]/Q
                         net (fo=5, routed)           1.145     1.601    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/eot_mem[19]
    SLICE_X27Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.725 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_8/O
                         net (fo=1, routed)           0.000     1.725    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_8_n_5
    SLICE_X27Y59         MUXF7 (Prop_muxf7_I0_O)      0.238     1.963 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_3/O
                         net (fo=2, routed)           0.801     2.764    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_3_n_5
    SLICE_X26Y59         LUT6 (Prop_lut6_I1_O)        0.298     3.062 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.490     3.551    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_5
    SLICE_X26Y59         LUT2 (Prop_lut2_I1_O)        0.124     3.675 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.600     4.276    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/last_eot_reg_0
    SLICE_X26Y61         LUT4 (Prop_lut4_I0_O)        0.117     4.393 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[7]_INST_0/O
                         net (fo=1, routed)           0.405     4.798    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_WSTRB[7]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[7]
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1WSTRB[7])
                                                     -0.806     4.194    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          4.194    
                         arrival time                          -4.798    
  -------------------------------------------------------------------
                         slack                                 -0.604    

Slack (VIOLATED) :        -0.599ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[3]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        5.000ns  (logic 1.364ns (27.280%)  route 3.636ns (72.720%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 MUXF7=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[19]/C
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[19]/Q
                         net (fo=5, routed)           1.145     1.601    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/eot_mem[19]
    SLICE_X27Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.725 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_8/O
                         net (fo=1, routed)           0.000     1.725    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_8_n_5
    SLICE_X27Y59         MUXF7 (Prop_muxf7_I0_O)      0.238     1.963 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_3/O
                         net (fo=2, routed)           0.801     2.764    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_3_n_5
    SLICE_X26Y59         LUT6 (Prop_lut6_I1_O)        0.298     3.062 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.490     3.551    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_5
    SLICE_X26Y59         LUT2 (Prop_lut2_I1_O)        0.124     3.675 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.615     4.290    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/last_eot_reg_0
    SLICE_X26Y61         LUT4 (Prop_lut4_I0_O)        0.124     4.414 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[3]_INST_0/O
                         net (fo=1, routed)           0.586     5.000    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_WSTRB[3]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[3]
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1WSTRB[3])
                                                     -0.599     4.401    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          4.401    
                         arrival time                          -5.000    
  -------------------------------------------------------------------
                         slack                                 -0.599    

Slack (VIOLATED) :        -0.589ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        4.786ns  (logic 1.356ns (28.332%)  route 3.430ns (71.668%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[19]/C
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[19]/Q
                         net (fo=5, routed)           1.145     1.601    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/eot_mem[19]
    SLICE_X27Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.725 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_8/O
                         net (fo=1, routed)           0.000     1.725    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_8_n_5
    SLICE_X27Y59         MUXF7 (Prop_muxf7_I0_O)      0.238     1.963 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_3/O
                         net (fo=2, routed)           0.801     2.764    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_3_n_5
    SLICE_X26Y59         LUT6 (Prop_lut6_I1_O)        0.298     3.062 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.490     3.551    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_5
    SLICE_X26Y59         LUT2 (Prop_lut2_I1_O)        0.124     3.675 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.604     4.279    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/last_eot_reg_0
    SLICE_X26Y61         LUT3 (Prop_lut3_I0_O)        0.116     4.395 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[6]_INST_0/O
                         net (fo=1, routed)           0.391     4.786    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_WSTRB[6]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[6]
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1WSTRB[6])
                                                     -0.803     4.197    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          4.197    
                         arrival time                          -4.786    
  -------------------------------------------------------------------
                         slack                                 -0.589    

Slack (VIOLATED) :        -0.530ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[2]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        4.931ns  (logic 1.364ns (27.660%)  route 3.567ns (72.340%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[19]/C
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[19]/Q
                         net (fo=5, routed)           1.145     1.601    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/eot_mem[19]
    SLICE_X27Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.725 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_8/O
                         net (fo=1, routed)           0.000     1.725    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_8_n_5
    SLICE_X27Y59         MUXF7 (Prop_muxf7_I0_O)      0.238     1.963 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_3/O
                         net (fo=2, routed)           0.801     2.764    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_3_n_5
    SLICE_X26Y59         LUT6 (Prop_lut6_I1_O)        0.298     3.062 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.490     3.551    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_5
    SLICE_X26Y59         LUT2 (Prop_lut2_I1_O)        0.124     3.675 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.604     4.279    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/last_eot_reg_0
    SLICE_X26Y61         LUT3 (Prop_lut3_I1_O)        0.124     4.403 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[2]_INST_0/O
                         net (fo=1, routed)           0.528     4.931    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_WSTRB[2]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[2]
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1WSTRB[2])
                                                     -0.599     4.401    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          4.401    
                         arrival time                          -4.931    
  -------------------------------------------------------------------
                         slack                                 -0.530    

Slack (VIOLATED) :        -0.465ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        4.866ns  (logic 1.364ns (28.029%)  route 3.502ns (71.971%))
  Logic Levels:           5  (LUT2=2 LUT6=2 MUXF7=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[19]/C
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[19]/Q
                         net (fo=5, routed)           1.145     1.601    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/eot_mem[19]
    SLICE_X27Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.725 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_8/O
                         net (fo=1, routed)           0.000     1.725    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_8_n_5
    SLICE_X27Y59         MUXF7 (Prop_muxf7_I0_O)      0.238     1.963 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_3/O
                         net (fo=2, routed)           0.801     2.764    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_3_n_5
    SLICE_X26Y59         LUT6 (Prop_lut6_I1_O)        0.298     3.062 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.490     3.551    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_5
    SLICE_X26Y59         LUT2 (Prop_lut2_I1_O)        0.124     3.675 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.489     4.165    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/last_eot_reg_0
    SLICE_X26Y61         LUT2 (Prop_lut2_I1_O)        0.124     4.289 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[4]_INST_0/O
                         net (fo=1, routed)           0.578     4.866    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_WSTRB[4]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[4]
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1WSTRB[4])
                                                     -0.599     4.401    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          4.401    
                         arrival time                          -4.866    
  -------------------------------------------------------------------
                         slack                                 -0.465    

Slack (VIOLATED) :        -0.411ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[5]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        4.812ns  (logic 1.364ns (28.346%)  route 3.448ns (71.654%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 MUXF7=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[19]/C
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[19]/Q
                         net (fo=5, routed)           1.145     1.601    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/eot_mem[19]
    SLICE_X27Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.725 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_8/O
                         net (fo=1, routed)           0.000     1.725    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_8_n_5
    SLICE_X27Y59         MUXF7 (Prop_muxf7_I0_O)      0.238     1.963 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_3/O
                         net (fo=2, routed)           0.801     2.764    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_3_n_5
    SLICE_X26Y59         LUT6 (Prop_lut6_I1_O)        0.298     3.062 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.490     3.551    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_5
    SLICE_X26Y59         LUT2 (Prop_lut2_I1_O)        0.124     3.675 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.600     4.276    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/last_eot_reg_0
    SLICE_X26Y61         LUT4 (Prop_lut4_I0_O)        0.124     4.400 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[5]_INST_0/O
                         net (fo=1, routed)           0.412     4.812    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_WSTRB[5]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[5]
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1WSTRB[5])
                                                     -0.599     4.401    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          4.401    
                         arrival time                          -4.812    
  -------------------------------------------------------------------
                         slack                                 -0.411    

Slack (VIOLATED) :        -0.052ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        5.083ns  (logic 1.555ns (30.589%)  route 3.528ns (69.411%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[21]/C
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[21]/Q
                         net (fo=5, routed)           1.191     1.709    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/eot_mem[21]
    SLICE_X31Y57         LUT6 (Prop_lut6_I3_O)        0.124     1.833 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_i_14/O
                         net (fo=1, routed)           0.000     1.833    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_i_14_n_5
    SLICE_X31Y57         MUXF7 (Prop_muxf7_I1_O)      0.245     2.078 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_reg_i_7/O
                         net (fo=1, routed)           0.000     2.078    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_reg_i_7_n_5
    SLICE_X31Y57         MUXF8 (Prop_muxf8_I0_O)      0.104     2.182 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_reg_i_4/O
                         net (fo=2, routed)           1.119     3.301    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_reg_i_4_n_5
    SLICE_X32Y54         LUT6 (Prop_lut6_I4_O)        0.316     3.617 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id[4]_i_2__0/O
                         net (fo=7, routed)           0.455     4.072    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id[4]_i_2__0_n_5
    SLICE_X33Y56         LUT6 (Prop_lut6_I2_O)        0.124     4.196 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_2__0/O
                         net (fo=1, routed)           0.764     4.959    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_2__0_n_5
    SLICE_X33Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.083 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_1__0/O
                         net (fo=1, routed)           0.000     5.083    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_1__0_n_5
    SLICE_X33Y54         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X33Y54         FDRE (Setup_fdre_C_D)        0.031     5.031    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg
  -------------------------------------------------------------------
                         required time                          5.031    
                         arrival time                          -5.083    
  -------------------------------------------------------------------
                         slack                                 -0.052    

Slack (VIOLATED) :        -0.020ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        4.773ns  (logic 1.547ns (32.415%)  route 3.226ns (67.585%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[21]/C
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[21]/Q
                         net (fo=5, routed)           1.191     1.709    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/eot_mem[21]
    SLICE_X31Y57         LUT6 (Prop_lut6_I3_O)        0.124     1.833 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_i_14/O
                         net (fo=1, routed)           0.000     1.833    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_i_14_n_5
    SLICE_X31Y57         MUXF7 (Prop_muxf7_I1_O)      0.245     2.078 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_reg_i_7/O
                         net (fo=1, routed)           0.000     2.078    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_reg_i_7_n_5
    SLICE_X31Y57         MUXF8 (Prop_muxf8_I0_O)      0.104     2.182 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_reg_i_4/O
                         net (fo=2, routed)           0.800     2.982    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_reg_i_4_n_5
    SLICE_X32Y54         LUT5 (Prop_lut5_I2_O)        0.316     3.298 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_i_2__0/O
                         net (fo=2, routed)           0.441     3.739    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_i_2__0_n_5
    SLICE_X34Y54         LUT2 (Prop_lut2_I1_O)        0.124     3.863 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length[3]_i_2/O
                         net (fo=12, routed)          0.460     4.322    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/i_waddr_sync/active_reg
    SLICE_X34Y54         LUT3 (Prop_lut3_I2_O)        0.116     4.438 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/i_waddr_sync/m_axis_raddr_i_1__0/O
                         net (fo=1, routed)           0.334     4.773    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/i_waddr_sync_n_7
    SLICE_X35Y53         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X35Y53         FDRE (Setup_fdre_C_D)       -0.247     4.753    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg
  -------------------------------------------------------------------
                         required time                          4.753    
                         arrival time                          -4.773    
  -------------------------------------------------------------------
                         slack                                 -0.020    

Slack (MET) :             0.049ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/beat_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        4.427ns  (logic 1.240ns (28.010%)  route 3.187ns (71.990%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[19]/C
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[19]/Q
                         net (fo=5, routed)           1.145     1.601    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/eot_mem[19]
    SLICE_X27Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.725 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_8/O
                         net (fo=1, routed)           0.000     1.725    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_8_n_5
    SLICE_X27Y59         MUXF7 (Prop_muxf7_I0_O)      0.238     1.963 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_3/O
                         net (fo=2, routed)           0.801     2.764    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_3_n_5
    SLICE_X26Y59         LUT6 (Prop_lut6_I1_O)        0.298     3.062 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.596     3.658    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_5
    SLICE_X26Y56         LUT6 (Prop_lut6_I1_O)        0.124     3.782 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/last_burst_length[3]_i_1__0/O
                         net (fo=13, routed)          0.645     4.427    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/beat_counter_reg[0]_0
    SLICE_X26Y53         FDSE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/beat_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X26Y53         FDSE (Setup_fdse_C_S)       -0.524     4.476    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/beat_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          4.476    
                         arrival time                          -4.427    
  -------------------------------------------------------------------
                         slack                                  0.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.141ns (19.270%)  route 0.591ns (80.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.631     0.967    i_system_wrapper/system_i/axi_ad9643/inst/i_delay_cntrl/s_axi_aclk
    SLICE_X113Y83        FDPE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y83        FDPE (Prop_fdpe_C_Q)         0.141     1.108 r  i_system_wrapper/system_i/axi_ad9643/inst/i_delay_cntrl/up_preset_reg/Q
                         net (fo=1, routed)           0.591     1.698    i_system_wrapper/system_i/axi_ad9643/inst/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X112Y83        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.901     1.267    i_system_wrapper/system_i/axi_ad9643/inst/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X112Y83        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/C
                         clock pessimism              0.000     1.267    
                         clock uncertainty            0.171     1.438    
    SLICE_X112Y83        FDRE (Hold_fdre_C_D)         0.059     1.497    i_system_wrapper/system_i/axi_ad9643/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_valid_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.186ns (14.898%)  route 1.062ns (85.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.573     0.909    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=3, routed)           1.062     2.112    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_rst
    SLICE_X51Y50         LUT2 (Prop_lut2_I1_O)        0.045     2.157 r  i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_valid_d_i_1/O
                         net (fo=1, routed)           0.000     2.157    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_valid_d_i_1_n_5
    SLICE_X51Y50         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_valid_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.821     1.187    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_clk
    SLICE_X51Y50         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_valid_d_reg/C
                         clock pessimism              0.000     1.187    
                         clock uncertainty            0.171     1.358    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.091     1.449    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_valid_d_reg
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.972ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.434ns  (logic 0.186ns (12.971%)  route 1.248ns (87.029%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.573     0.909    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=148, routed)         1.056     2.105    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X55Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.150 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.192     2.343    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X56Y40         FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.851     1.217    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X56Y40         FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[0]/C
                         clock pessimism              0.000     1.217    
                         clock uncertainty            0.171     1.388    
    SLICE_X56Y40         FDRE (Hold_fdre_C_R)        -0.018     1.370    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             0.972ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.434ns  (logic 0.186ns (12.971%)  route 1.248ns (87.029%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.573     0.909    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=148, routed)         1.056     2.105    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X55Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.150 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.192     2.343    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X56Y40         FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.851     1.217    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X56Y40         FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[1]/C
                         clock pessimism              0.000     1.217    
                         clock uncertainty            0.171     1.388    
    SLICE_X56Y40         FDRE (Hold_fdre_C_R)        -0.018     1.370    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             0.972ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.434ns  (logic 0.186ns (12.971%)  route 1.248ns (87.029%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.573     0.909    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=148, routed)         1.056     2.105    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X55Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.150 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.192     2.343    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X56Y40         FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.851     1.217    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X56Y40         FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[2]/C
                         clock pessimism              0.000     1.217    
                         clock uncertainty            0.171     1.388    
    SLICE_X56Y40         FDRE (Hold_fdre_C_R)        -0.018     1.370    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             0.972ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.434ns  (logic 0.186ns (12.971%)  route 1.248ns (87.029%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.573     0.909    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=148, routed)         1.056     2.105    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X55Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.150 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.192     2.343    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X56Y40         FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.851     1.217    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X56Y40         FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[3]/C
                         clock pessimism              0.000     1.217    
                         clock uncertainty            0.171     1.388    
    SLICE_X56Y40         FDRE (Hold_fdre_C_R)        -0.018     1.370    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_raddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[0].adc_data_d_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.186ns (12.956%)  route 1.250ns (87.044%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.573     0.909    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=3, routed)           1.053     2.103    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_rst
    SLICE_X51Y47         LUT2 (Prop_lut2_I0_O)        0.045     2.148 r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[0].adc_data_d[31]_i_1/O
                         net (fo=32, routed)          0.196     2.344    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[0].adc_data_d[31]_i_1_n_5
    SLICE_X51Y41         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[0].adc_data_d_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.824     1.190    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_clk
    SLICE_X51Y41         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[0].adc_data_d_reg[0]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.171     1.361    
    SLICE_X51Y41         FDRE (Hold_fdre_C_R)        -0.018     1.343    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[0].adc_data_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[0].adc_data_d_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.186ns (12.956%)  route 1.250ns (87.044%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.573     0.909    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=3, routed)           1.053     2.103    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_rst
    SLICE_X51Y47         LUT2 (Prop_lut2_I0_O)        0.045     2.148 r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[0].adc_data_d[31]_i_1/O
                         net (fo=32, routed)          0.196     2.344    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[0].adc_data_d[31]_i_1_n_5
    SLICE_X51Y41         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[0].adc_data_d_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.824     1.190    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_clk
    SLICE_X51Y41         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[0].adc_data_d_reg[16]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.171     1.361    
    SLICE_X51Y41         FDRE (Hold_fdre_C_R)        -0.018     1.343    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[0].adc_data_d_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[0].adc_data_d_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.186ns (12.956%)  route 1.250ns (87.044%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.573     0.909    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=3, routed)           1.053     2.103    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_rst
    SLICE_X51Y47         LUT2 (Prop_lut2_I0_O)        0.045     2.148 r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[0].adc_data_d[31]_i_1/O
                         net (fo=32, routed)          0.196     2.344    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[0].adc_data_d[31]_i_1_n_5
    SLICE_X51Y41         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[0].adc_data_d_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.824     1.190    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_clk
    SLICE_X51Y41         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[0].adc_data_d_reg[20]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.171     1.361    
    SLICE_X51Y41         FDRE (Hold_fdre_C_R)        -0.018     1.343    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[0].adc_data_d_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[0].adc_data_d_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.186ns (12.956%)  route 1.250ns (87.044%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.573     0.909    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=3, routed)           1.053     2.103    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_rst
    SLICE_X51Y47         LUT2 (Prop_lut2_I0_O)        0.045     2.148 r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[0].adc_data_d[31]_i_1/O
                         net (fo=32, routed)          0.196     2.344    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[0].adc_data_d[31]_i_1_n_5
    SLICE_X51Y41         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[0].adc_data_d_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.824     1.190    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_clk
    SLICE_X51Y41         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[0].adc_data_d_reg[22]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.171     1.361    
    SLICE_X51Y41         FDRE (Hold_fdre_C_R)        -0.018     1.343    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[0].adc_data_d_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  1.001    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_1_s
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        7.057ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.057ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (MaxDelay Path 8.640ns)
  Data Path Delay:        1.490ns  (logic 0.456ns (30.609%)  route 1.034ns (69.391%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.640ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[2]/C
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[2]/Q
                         net (fo=1, routed)           1.034     1.490    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg_n_5_[2]
    SLICE_X51Y86         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.640     8.640    
    SLICE_X51Y86         FDRE (Setup_fdre_C_D)       -0.093     8.547    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.547    
                         arrival time                          -1.490    
  -------------------------------------------------------------------
                         slack                                  7.057    

Slack (MET) :             7.075ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (MaxDelay Path 8.640ns)
  Data Path Delay:        1.297ns  (logic 0.419ns (32.299%)  route 0.878ns (67.701%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.640ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[1]/C
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[1]/Q
                         net (fo=1, routed)           0.878     1.297    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg_n_5_[1]
    SLICE_X51Y86         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.640     8.640    
    SLICE_X51Y86         FDRE (Setup_fdre_C_D)       -0.268     8.372    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.372    
                         arrival time                          -1.297    
  -------------------------------------------------------------------
                         slack                                  7.075    

Slack (MET) :             7.198ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (MaxDelay Path 8.640ns)
  Data Path Delay:        1.347ns  (logic 0.456ns (33.846%)  route 0.891ns (66.154%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.640ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[0]/C
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[0]/Q
                         net (fo=1, routed)           0.891     1.347    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg_n_5_[0]
    SLICE_X51Y86         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.640     8.640    
    SLICE_X51Y86         FDRE (Setup_fdre_C_D)       -0.095     8.545    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.545    
                         arrival time                          -1.347    
  -------------------------------------------------------------------
                         slack                                  7.198    

Slack (MET) :             7.243ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (MaxDelay Path 8.640ns)
  Data Path Delay:        1.350ns  (logic 0.456ns (33.787%)  route 0.894ns (66.213%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.640ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[3]/C
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[3]/Q
                         net (fo=1, routed)           0.894     1.350    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg_n_5_[3]
    SLICE_X50Y87         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.640     8.640    
    SLICE_X50Y87         FDRE (Setup_fdre_C_D)       -0.047     8.593    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.593    
                         arrival time                          -1.350    
  -------------------------------------------------------------------
                         slack                                  7.243    

Slack (MET) :             7.355ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (MaxDelay Path 8.640ns)
  Data Path Delay:        1.218ns  (logic 0.456ns (37.438%)  route 0.762ns (62.562%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.640ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[5]/C
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[5]/Q
                         net (fo=1, routed)           0.762     1.218    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg_n_5_[5]
    SLICE_X52Y86         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.640     8.640    
    SLICE_X52Y86         FDRE (Setup_fdre_C_D)       -0.067     8.573    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[5]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -1.218    
  -------------------------------------------------------------------
                         slack                                  7.355    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (MaxDelay Path 8.640ns)
  Data Path Delay:        1.179ns  (logic 0.456ns (38.689%)  route 0.723ns (61.311%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.640ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[7]/C
    SLICE_X48Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[7]/Q
                         net (fo=1, routed)           0.723     1.179    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg_n_5_[7]
    SLICE_X49Y86         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.640     8.640    
    SLICE_X49Y86         FDRE (Setup_fdre_C_D)       -0.095     8.545    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[7]
  -------------------------------------------------------------------
                         required time                          8.545    
                         arrival time                          -1.179    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.403ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (MaxDelay Path 8.640ns)
  Data Path Delay:        1.015ns  (logic 0.419ns (41.292%)  route 0.596ns (58.708%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.640ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[4]/C
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[4]/Q
                         net (fo=1, routed)           0.596     1.015    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg_n_5_[4]
    SLICE_X50Y88         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.640     8.640    
    SLICE_X50Y88         FDRE (Setup_fdre_C_D)       -0.222     8.418    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.418    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                  7.403    

Slack (MET) :             7.469ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (MaxDelay Path 8.640ns)
  Data Path Delay:        0.907ns  (logic 0.419ns (46.184%)  route 0.488ns (53.816%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.640ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[6]/C
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[6]/Q
                         net (fo=1, routed)           0.488     0.907    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg_n_5_[6]
    SLICE_X51Y86         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.640     8.640    
    SLICE_X51Y86         FDRE (Setup_fdre_C_D)       -0.264     8.376    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[6]
  -------------------------------------------------------------------
                         required time                          8.376    
                         arrival time                          -0.907    
  -------------------------------------------------------------------
                         slack                                  7.469    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  mmcm_clk_0_s_1

Setup :          208  Failing Endpoints,  Worst Slack       -3.649ns,  Total Violation     -611.104ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.649ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[83]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[83]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (mmcm_clk_0_s_1 rise@20.204ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        3.008ns  (logic 0.518ns (17.223%)  route 2.490ns (82.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 22.868 - 20.204 ) 
    Source Clock Delay      (SCD):    2.951ns = ( 22.951 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.657    22.951    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X38Y19         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDCE (Prop_fdce_C_Q)         0.518    23.469 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[83]/Q
                         net (fo=1, routed)           2.490    25.959    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[83]
    SLICE_X39Y19         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                     20.204    20.204 r  
    PS7_X0Y0             PS7                          0.000    20.204 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.292    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770    23.153    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.280 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012    21.292    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.484    22.868    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X39Y19         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[83]/C
                         clock pessimism              0.000    22.868    
                         clock uncertainty           -0.491    22.377    
    SLICE_X39Y19         FDCE (Setup_fdce_C_D)       -0.067    22.310    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[83]
  -------------------------------------------------------------------
                         required time                         22.310    
                         arrival time                         -25.959    
  -------------------------------------------------------------------
                         slack                                 -3.649    

Slack (VIOLATED) :        -3.277ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (mmcm_clk_0_s_1 rise@20.204ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.662ns  (logic 0.518ns (19.459%)  route 2.144ns (80.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 22.953 - 20.204 ) 
    Source Clock Delay      (SCD):    3.037ns = ( 23.037 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.743    23.037    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X18Y20         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y20         FDCE (Prop_fdce_C_Q)         0.518    23.555 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[18]/Q
                         net (fo=1, routed)           2.144    25.699    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[18]
    SLICE_X17Y19         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                     20.204    20.204 r  
    PS7_X0Y0             PS7                          0.000    20.204 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.292    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770    23.153    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.280 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012    21.292    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.569    22.953    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X17Y19         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[18]/C
                         clock pessimism              0.000    22.953    
                         clock uncertainty           -0.491    22.462    
    SLICE_X17Y19         FDCE (Setup_fdce_C_D)       -0.040    22.422    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[18]
  -------------------------------------------------------------------
                         required time                         22.422    
                         arrival time                         -25.699    
  -------------------------------------------------------------------
                         slack                                 -3.277    

Slack (VIOLATED) :        -3.200ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[90]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (mmcm_clk_0_s_1 rise@20.204ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.408ns  (logic 0.478ns (19.849%)  route 1.930ns (80.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 22.867 - 20.204 ) 
    Source Clock Delay      (SCD):    2.948ns = ( 22.948 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.654    22.948    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X42Y21         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDCE (Prop_fdce_C_Q)         0.478    23.426 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[90]/Q
                         net (fo=1, routed)           1.930    25.356    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[90]
    SLICE_X41Y21         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                     20.204    20.204 r  
    PS7_X0Y0             PS7                          0.000    20.204 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.292    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770    23.153    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.280 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012    21.292    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.483    22.867    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X41Y21         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[90]/C
                         clock pessimism              0.000    22.867    
                         clock uncertainty           -0.491    22.376    
    SLICE_X41Y21         FDCE (Setup_fdce_C_D)       -0.220    22.156    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[90]
  -------------------------------------------------------------------
                         required time                         22.156    
                         arrival time                         -25.356    
  -------------------------------------------------------------------
                         slack                                 -3.200    

Slack (VIOLATED) :        -3.198ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[213]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[213]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (mmcm_clk_0_s_1 rise@20.204ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.579ns  (logic 0.456ns (17.684%)  route 2.123ns (82.316%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 22.947 - 20.204 ) 
    Source Clock Delay      (SCD):    3.030ns = ( 23.030 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.736    23.030    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X17Y25         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[213]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDCE (Prop_fdce_C_Q)         0.456    23.486 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[213]/Q
                         net (fo=1, routed)           2.123    25.609    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[213]
    SLICE_X16Y25         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[213]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                     20.204    20.204 r  
    PS7_X0Y0             PS7                          0.000    20.204 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.292    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770    23.153    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.280 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012    21.292    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.563    22.947    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X16Y25         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[213]/C
                         clock pessimism              0.000    22.947    
                         clock uncertainty           -0.491    22.456    
    SLICE_X16Y25         FDCE (Setup_fdce_C_D)       -0.045    22.411    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[213]
  -------------------------------------------------------------------
                         required time                         22.411    
                         arrival time                         -25.609    
  -------------------------------------------------------------------
                         slack                                 -3.198    

Slack (VIOLATED) :        -3.195ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[220]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[220]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (mmcm_clk_0_s_1 rise@20.204ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.575ns  (logic 0.518ns (20.113%)  route 2.057ns (79.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 22.949 - 20.204 ) 
    Source Clock Delay      (SCD):    3.030ns = ( 23.030 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.736    23.030    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X16Y24         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[220]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y24         FDCE (Prop_fdce_C_Q)         0.518    23.548 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[220]/Q
                         net (fo=1, routed)           2.057    25.605    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[220]
    SLICE_X17Y26         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[220]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                     20.204    20.204 r  
    PS7_X0Y0             PS7                          0.000    20.204 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.292    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770    23.153    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.280 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012    21.292    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.565    22.949    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X17Y26         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[220]/C
                         clock pessimism              0.000    22.949    
                         clock uncertainty           -0.491    22.458    
    SLICE_X17Y26         FDCE (Setup_fdce_C_D)       -0.047    22.411    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[220]
  -------------------------------------------------------------------
                         required time                         22.411    
                         arrival time                         -25.605    
  -------------------------------------------------------------------
                         slack                                 -3.195    

Slack (VIOLATED) :        -3.174ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_toggle_m1_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (mmcm_clk_0_s_1 rise@20.204ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.561ns  (logic 0.456ns (17.809%)  route 2.105ns (82.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 22.872 - 20.204 ) 
    Source Clock Delay      (SCD):    2.954ns = ( 22.954 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.660    22.954    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X41Y16         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDCE (Prop_fdce_C_Q)         0.456    23.410 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count_toggle_reg/Q
                         net (fo=2, routed)           2.105    25.515    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count_toggle
    SLICE_X43Y16         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_toggle_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                     20.204    20.204 r  
    PS7_X0Y0             PS7                          0.000    20.204 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.292    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770    23.153    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.280 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012    21.292    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.488    22.872    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X43Y16         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_toggle_m1_reg/C
                         clock pessimism              0.000    22.872    
                         clock uncertainty           -0.491    22.381    
    SLICE_X43Y16         FDCE (Setup_fdce_C_D)       -0.040    22.341    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_toggle_m1_reg
  -------------------------------------------------------------------
                         required time                         22.341    
                         arrival time                         -25.515    
  -------------------------------------------------------------------
                         slack                                 -3.174    

Slack (VIOLATED) :        -3.170ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[55]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (mmcm_clk_0_s_1 rise@20.204ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.381ns  (logic 0.419ns (17.600%)  route 1.962ns (82.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 22.871 - 20.204 ) 
    Source Clock Delay      (SCD):    2.951ns = ( 22.951 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.657    22.951    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X41Y18         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDCE (Prop_fdce_C_Q)         0.419    23.370 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[55]/Q
                         net (fo=1, routed)           1.962    25.332    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[55]
    SLICE_X41Y17         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                     20.204    20.204 r  
    PS7_X0Y0             PS7                          0.000    20.204 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.292    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770    23.153    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.280 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012    21.292    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.487    22.871    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X41Y17         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[55]/C
                         clock pessimism              0.000    22.871    
                         clock uncertainty           -0.491    22.380    
    SLICE_X41Y17         FDCE (Setup_fdce_C_D)       -0.218    22.162    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[55]
  -------------------------------------------------------------------
                         required time                         22.162    
                         arrival time                         -25.332    
  -------------------------------------------------------------------
                         slack                                 -3.170    

Slack (VIOLATED) :        -3.164ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[229]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[229]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (mmcm_clk_0_s_1 rise@20.204ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.376ns  (logic 0.478ns (20.122%)  route 1.898ns (79.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 22.949 - 20.204 ) 
    Source Clock Delay      (SCD):    3.032ns = ( 23.032 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.738    23.032    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X16Y26         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[229]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y26         FDCE (Prop_fdce_C_Q)         0.478    23.510 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[229]/Q
                         net (fo=1, routed)           1.898    25.408    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[229]
    SLICE_X17Y26         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[229]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                     20.204    20.204 r  
    PS7_X0Y0             PS7                          0.000    20.204 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.292    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770    23.153    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.280 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012    21.292    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.565    22.949    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X17Y26         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[229]/C
                         clock pessimism              0.000    22.949    
                         clock uncertainty           -0.491    22.458    
    SLICE_X17Y26         FDCE (Setup_fdce_C_D)       -0.214    22.244    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[229]
  -------------------------------------------------------------------
                         required time                         22.244    
                         arrival time                         -25.408    
  -------------------------------------------------------------------
                         slack                                 -3.164    

Slack (VIOLATED) :        -3.155ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[101]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[101]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (mmcm_clk_0_s_1 rise@20.204ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.540ns  (logic 0.456ns (17.953%)  route 2.084ns (82.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 22.868 - 20.204 ) 
    Source Clock Delay      (SCD):    2.949ns = ( 22.949 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.655    22.949    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X41Y20         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDCE (Prop_fdce_C_Q)         0.456    23.405 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[101]/Q
                         net (fo=1, routed)           2.084    25.489    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[101]
    SLICE_X40Y20         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                     20.204    20.204 r  
    PS7_X0Y0             PS7                          0.000    20.204 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.292    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770    23.153    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.280 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012    21.292    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.484    22.868    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X40Y20         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[101]/C
                         clock pessimism              0.000    22.868    
                         clock uncertainty           -0.491    22.377    
    SLICE_X40Y20         FDCE (Setup_fdce_C_D)       -0.043    22.334    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[101]
  -------------------------------------------------------------------
                         required time                         22.334    
                         arrival time                         -25.489    
  -------------------------------------------------------------------
                         slack                                 -3.155    

Slack (VIOLATED) :        -3.154ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[217]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[217]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (mmcm_clk_0_s_1 rise@20.204ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.364ns  (logic 0.419ns (17.728%)  route 1.945ns (82.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 22.952 - 20.204 ) 
    Source Clock Delay      (SCD):    3.033ns = ( 23.033 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.739    23.033    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X17Y22         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[217]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y22         FDCE (Prop_fdce_C_Q)         0.419    23.452 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[217]/Q
                         net (fo=1, routed)           1.945    25.397    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[217]
    SLICE_X17Y21         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[217]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                     20.204    20.204 r  
    PS7_X0Y0             PS7                          0.000    20.204 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.292    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770    23.153    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.280 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012    21.292    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.568    22.952    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X17Y21         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[217]/C
                         clock pessimism              0.000    22.952    
                         clock uncertainty           -0.491    22.461    
    SLICE_X17Y21         FDCE (Setup_fdce_C_D)       -0.218    22.243    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[217]
  -------------------------------------------------------------------
                         required time                         22.243    
                         arrival time                         -25.397    
  -------------------------------------------------------------------
                         slack                                 -3.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[106]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[106]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.164ns (17.584%)  route 0.769ns (82.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.552     0.888    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X38Y22         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDCE (Prop_fdce_C_Q)         0.164     1.052 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[106]/Q
                         net (fo=1, routed)           0.769     1.820    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[106]
    SLICE_X38Y23         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.814     1.180    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X38Y23         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[106]/C
                         clock pessimism              0.000     1.180    
                         clock uncertainty            0.491     1.671    
    SLICE_X38Y23         FDCE (Hold_fdce_C_D)         0.060     1.731    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[106]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[97]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[97]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.164ns (17.238%)  route 0.787ns (82.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.555     0.891    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X38Y18         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDCE (Prop_fdce_C_Q)         0.164     1.055 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[97]/Q
                         net (fo=1, routed)           0.787     1.842    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[97]
    SLICE_X39Y18         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.820     1.186    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X39Y18         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[97]/C
                         clock pessimism              0.000     1.186    
                         clock uncertainty            0.491     1.677    
    SLICE_X39Y18         FDCE (Hold_fdce_C_D)         0.072     1.749    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[97]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[81]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[81]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.128ns (14.034%)  route 0.784ns (85.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.555     0.891    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X41Y18         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDCE (Prop_fdce_C_Q)         0.128     1.019 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[81]/Q
                         net (fo=1, routed)           0.784     1.803    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[81]
    SLICE_X41Y17         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.821     1.187    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X41Y17         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[81]/C
                         clock pessimism              0.000     1.187    
                         clock uncertainty            0.491     1.678    
    SLICE_X41Y17         FDCE (Hold_fdce_C_D)         0.025     1.703    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[81]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[230]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[230]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.148ns (16.196%)  route 0.766ns (83.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.583     0.919    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X16Y26         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[230]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y26         FDCE (Prop_fdce_C_Q)         0.148     1.066 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[230]/Q
                         net (fo=1, routed)           0.766     1.832    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[230]
    SLICE_X17Y26         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[230]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.850     1.216    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X17Y26         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[230]/C
                         clock pessimism              0.000     1.216    
                         clock uncertainty            0.491     1.707    
    SLICE_X17Y26         FDCE (Hold_fdce_C_D)         0.024     1.731    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[230]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[98]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[98]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.148ns (16.090%)  route 0.772ns (83.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.552     0.888    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X42Y21         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDCE (Prop_fdce_C_Q)         0.148     1.036 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[98]/Q
                         net (fo=1, routed)           0.772     1.807    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[98]
    SLICE_X40Y20         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.818     1.184    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X40Y20         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[98]/C
                         clock pessimism              0.000     1.184    
                         clock uncertainty            0.491     1.675    
    SLICE_X40Y20         FDCE (Hold_fdce_C_D)         0.025     1.700    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[98]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[177]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[177]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.141ns (14.594%)  route 0.825ns (85.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.581     0.917    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X29Y20         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[177]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDCE (Prop_fdce_C_Q)         0.141     1.058 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[177]/Q
                         net (fo=1, routed)           0.825     1.883    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[177]
    SLICE_X28Y20         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[177]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.847     1.213    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X28Y20         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[177]/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.491     1.704    
    SLICE_X28Y20         FDCE (Hold_fdce_C_D)         0.055     1.759    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[177]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[139]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[139]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.141ns (14.418%)  route 0.837ns (85.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.580     0.916    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X29Y21         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[139]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDCE (Prop_fdce_C_Q)         0.141     1.057 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[139]/Q
                         net (fo=1, routed)           0.837     1.893    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[139]
    SLICE_X28Y20         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[139]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.847     1.213    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X28Y20         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[139]/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.491     1.704    
    SLICE_X28Y20         FDCE (Hold_fdce_C_D)         0.055     1.759    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[139]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[93]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[93]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.128ns (13.725%)  route 0.805ns (86.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.549     0.885    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X39Y25         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDCE (Prop_fdce_C_Q)         0.128     1.013 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[93]/Q
                         net (fo=1, routed)           0.805     1.817    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[93]
    SLICE_X38Y25         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.813     1.179    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X38Y25         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[93]/C
                         clock pessimism              0.000     1.179    
                         clock uncertainty            0.491     1.670    
    SLICE_X38Y25         FDCE (Hold_fdce_C_D)         0.011     1.681    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[93]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.128ns (13.687%)  route 0.807ns (86.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.560     0.896    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X33Y15         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.128     1.024 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[3]/Q
                         net (fo=1, routed)           0.807     1.831    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[3]
    SLICE_X34Y15         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.824     1.190    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X34Y15         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[3]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.491     1.681    
    SLICE_X34Y15         FDCE (Hold_fdce_C_D)         0.010     1.691    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[88]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[88]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.164ns (16.656%)  route 0.821ns (83.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.552     0.888    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X42Y21         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDCE (Prop_fdce_C_Q)         0.164     1.052 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[88]/Q
                         net (fo=1, routed)           0.821     1.872    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[88]
    SLICE_X41Y21         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.817     1.183    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X41Y21         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[88]/C
                         clock pessimism              0.000     1.183    
                         clock uncertainty            0.491     1.674    
    SLICE_X41Y21         FDCE (Hold_fdce_C_D)         0.047     1.721    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[88]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.151    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  mmcm_clk_1_s

Setup :          273  Failing Endpoints,  Worst Slack       -6.318ns,  Total Violation    -1646.858ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.793ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.318ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (mmcm_clk_1_s rise@190.080ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        1.054ns  (logic 0.456ns (43.254%)  route 0.598ns (56.746%))
  Logic Levels:           0  
  Clock Path Skew:        -5.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 188.108 - 190.080 ) 
    Source Clock Delay      (SCD):    3.150ns = ( 193.150 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   191.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.856   193.150    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X113Y82        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDCE (Prop_fdce_C_Q)         0.456   193.606 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[32]/Q
                         net (fo=1, routed)           0.598   194.204    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[32]
    SLICE_X110Y82        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                    190.080   190.080 r  
    L18                                               0.000   190.080 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   190.080    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872   190.952 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162   192.114    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500   184.615 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725   186.340    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   186.431 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.678   188.108    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X110Y82        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[32]/C
                         clock pessimism              0.000   188.108    
                         clock uncertainty           -0.151   187.958    
    SLICE_X110Y82        FDCE (Setup_fdce_C_D)       -0.071   187.887    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[32]
  -------------------------------------------------------------------
                         required time                        187.887    
                         arrival time                        -194.204    
  -------------------------------------------------------------------
                         slack                                 -6.318    

Slack (VIOLATED) :        -6.305ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[68]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[68]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (mmcm_clk_1_s rise@190.080ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        0.895ns  (logic 0.419ns (46.828%)  route 0.476ns (53.172%))
  Logic Levels:           0  
  Clock Path Skew:        -5.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 188.105 - 190.080 ) 
    Source Clock Delay      (SCD):    3.147ns = ( 193.147 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   191.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.853   193.147    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X110Y69        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y69        FDCE (Prop_fdce_C_Q)         0.419   193.566 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[68]/Q
                         net (fo=1, routed)           0.476   194.042    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[68]
    SLICE_X110Y70        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                    190.080   190.080 r  
    L18                                               0.000   190.080 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   190.080    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872   190.952 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162   192.114    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500   184.615 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725   186.340    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   186.431 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.675   188.105    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X110Y70        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[68]/C
                         clock pessimism              0.000   188.105    
                         clock uncertainty           -0.151   187.954    
    SLICE_X110Y70        FDCE (Setup_fdce_C_D)       -0.218   187.736    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[68]
  -------------------------------------------------------------------
                         required time                        187.737    
                         arrival time                        -194.042    
  -------------------------------------------------------------------
                         slack                                 -6.305    

Slack (VIOLATED) :        -6.299ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[60]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (mmcm_clk_1_s rise@190.080ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        1.065ns  (logic 0.456ns (42.829%)  route 0.609ns (57.171%))
  Logic Levels:           0  
  Clock Path Skew:        -5.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.954ns = ( 188.126 - 190.080 ) 
    Source Clock Delay      (SCD):    3.170ns = ( 193.170 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   191.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.876   193.170    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X109Y36        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y36        FDCE (Prop_fdce_C_Q)         0.456   193.626 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[60]/Q
                         net (fo=1, routed)           0.609   194.235    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[60]
    SLICE_X106Y35        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                    190.080   190.080 r  
    L18                                               0.000   190.080 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   190.080    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872   190.952 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162   192.114    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500   184.615 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725   186.340    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   186.431 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.695   188.126    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X106Y35        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[60]/C
                         clock pessimism              0.000   188.126    
                         clock uncertainty           -0.151   187.975    
    SLICE_X106Y35        FDCE (Setup_fdce_C_D)       -0.040   187.935    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[60]
  -------------------------------------------------------------------
                         required time                        187.935    
                         arrival time                        -194.235    
  -------------------------------------------------------------------
                         slack                                 -6.299    

Slack (VIOLATED) :        -6.277ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[114]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[114]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (mmcm_clk_1_s rise@190.080ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        1.073ns  (logic 0.456ns (42.497%)  route 0.617ns (57.503%))
  Logic Levels:           0  
  Clock Path Skew:        -5.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 188.040 - 190.080 ) 
    Source Clock Delay      (SCD):    3.080ns = ( 193.080 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   191.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.786   193.080    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X105Y98        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y98        FDCE (Prop_fdce_C_Q)         0.456   193.536 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[114]/Q
                         net (fo=1, routed)           0.617   194.153    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[114]
    SLICE_X104Y98        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                    190.080   190.080 r  
    L18                                               0.000   190.080 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   190.080    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872   190.952 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162   192.114    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500   184.615 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725   186.340    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   186.431 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.610   188.040    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X104Y98        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[114]/C
                         clock pessimism              0.000   188.040    
                         clock uncertainty           -0.151   187.889    
    SLICE_X104Y98        FDCE (Setup_fdce_C_D)       -0.013   187.876    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[114]
  -------------------------------------------------------------------
                         required time                        187.877    
                         arrival time                        -194.153    
  -------------------------------------------------------------------
                         slack                                 -6.277    

Slack (VIOLATED) :        -6.182ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[72]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[72]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (mmcm_clk_1_s rise@190.080ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        0.928ns  (logic 0.456ns (49.153%)  route 0.472ns (50.847%))
  Logic Levels:           0  
  Clock Path Skew:        -5.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 188.105 - 190.080 ) 
    Source Clock Delay      (SCD):    3.147ns = ( 193.147 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   191.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.853   193.147    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X110Y69        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y69        FDCE (Prop_fdce_C_Q)         0.456   193.603 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[72]/Q
                         net (fo=1, routed)           0.472   194.075    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[72]
    SLICE_X110Y70        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                    190.080   190.080 r  
    L18                                               0.000   190.080 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   190.080    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872   190.952 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162   192.114    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500   184.615 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725   186.340    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   186.431 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.675   188.105    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X110Y70        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[72]/C
                         clock pessimism              0.000   188.105    
                         clock uncertainty           -0.151   187.954    
    SLICE_X110Y70        FDCE (Setup_fdce_C_D)       -0.062   187.893    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[72]
  -------------------------------------------------------------------
                         required time                        187.893    
                         arrival time                        -194.075    
  -------------------------------------------------------------------
                         slack                                 -6.182    

Slack (VIOLATED) :        -6.173ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[76]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[76]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (mmcm_clk_1_s rise@190.080ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        0.760ns  (logic 0.419ns (55.113%)  route 0.341ns (44.887%))
  Logic Levels:           0  
  Clock Path Skew:        -5.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 188.105 - 190.080 ) 
    Source Clock Delay      (SCD):    3.147ns = ( 193.147 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   191.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.853   193.147    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X110Y69        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y69        FDCE (Prop_fdce_C_Q)         0.419   193.566 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[76]/Q
                         net (fo=1, routed)           0.341   193.907    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[76]
    SLICE_X110Y70        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                    190.080   190.080 r  
    L18                                               0.000   190.080 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   190.080    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872   190.952 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162   192.114    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500   184.615 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725   186.340    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   186.431 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.675   188.105    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X110Y70        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[76]/C
                         clock pessimism              0.000   188.105    
                         clock uncertainty           -0.151   187.954    
    SLICE_X110Y70        FDCE (Setup_fdce_C_D)       -0.220   187.734    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[76]
  -------------------------------------------------------------------
                         required time                        187.734    
                         arrival time                        -193.907    
  -------------------------------------------------------------------
                         slack                                 -6.173    

Slack (VIOLATED) :        -6.166ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[73]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (mmcm_clk_1_s rise@190.080ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        0.761ns  (logic 0.419ns (55.041%)  route 0.342ns (44.959%))
  Logic Levels:           0  
  Clock Path Skew:        -5.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 188.105 - 190.080 ) 
    Source Clock Delay      (SCD):    3.147ns = ( 193.147 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   191.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.853   193.147    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X110Y69        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y69        FDCE (Prop_fdce_C_Q)         0.419   193.566 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[73]/Q
                         net (fo=1, routed)           0.342   193.908    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[73]
    SLICE_X110Y70        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                    190.080   190.080 r  
    L18                                               0.000   190.080 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   190.080    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872   190.952 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162   192.114    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500   184.615 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725   186.340    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   186.431 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.675   188.105    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X110Y70        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[73]/C
                         clock pessimism              0.000   188.105    
                         clock uncertainty           -0.151   187.954    
    SLICE_X110Y70        FDCE (Setup_fdce_C_D)       -0.212   187.742    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[73]
  -------------------------------------------------------------------
                         required time                        187.743    
                         arrival time                        -193.908    
  -------------------------------------------------------------------
                         slack                                 -6.166    

Slack (VIOLATED) :        -6.154ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (mmcm_clk_1_s rise@190.080ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        0.746ns  (logic 0.419ns (56.137%)  route 0.327ns (43.863%))
  Logic Levels:           0  
  Clock Path Skew:        -5.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.954ns = ( 188.126 - 190.080 ) 
    Source Clock Delay      (SCD):    3.170ns = ( 193.170 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   191.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.876   193.170    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X109Y36        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y36        FDCE (Prop_fdce_C_Q)         0.419   193.589 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[46]/Q
                         net (fo=1, routed)           0.327   193.916    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[46]
    SLICE_X107Y35        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                    190.080   190.080 r  
    L18                                               0.000   190.080 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   190.080    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872   190.952 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162   192.114    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500   184.615 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725   186.340    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   186.431 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.695   188.126    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X107Y35        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[46]/C
                         clock pessimism              0.000   188.126    
                         clock uncertainty           -0.151   187.975    
    SLICE_X107Y35        FDCE (Setup_fdce_C_D)       -0.213   187.762    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[46]
  -------------------------------------------------------------------
                         required time                        187.762    
                         arrival time                        -193.916    
  -------------------------------------------------------------------
                         slack                                 -6.154    

Slack (VIOLATED) :        -6.129ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[124]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[124]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (mmcm_clk_1_s rise@190.080ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        0.921ns  (logic 0.456ns (49.518%)  route 0.465ns (50.482%))
  Logic Levels:           0  
  Clock Path Skew:        -5.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.978ns = ( 188.102 - 190.080 ) 
    Source Clock Delay      (SCD):    3.144ns = ( 193.144 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   191.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.850   193.144    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X107Y79        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDCE (Prop_fdce_C_Q)         0.456   193.600 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[124]/Q
                         net (fo=1, routed)           0.465   194.065    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[124]
    SLICE_X108Y79        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                    190.080   190.080 r  
    L18                                               0.000   190.080 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   190.080    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872   190.952 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162   192.114    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500   184.615 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725   186.340    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   186.431 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.672   188.102    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X108Y79        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[124]/C
                         clock pessimism              0.000   188.102    
                         clock uncertainty           -0.151   187.952    
    SLICE_X108Y79        FDCE (Setup_fdce_C_D)       -0.016   187.936    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[124]
  -------------------------------------------------------------------
                         required time                        187.936    
                         arrival time                        -194.065    
  -------------------------------------------------------------------
                         slack                                 -6.129    

Slack (VIOLATED) :        -6.113ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[117]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[117]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (mmcm_clk_1_s rise@190.080ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        0.858ns  (logic 0.518ns (60.373%)  route 0.340ns (39.627%))
  Logic Levels:           0  
  Clock Path Skew:        -5.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.871ns = ( 188.209 - 190.080 ) 
    Source Clock Delay      (SCD):    3.266ns = ( 193.266 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   191.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.972   193.266    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X90Y107        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y107        FDCE (Prop_fdce_C_Q)         0.518   193.784 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[117]/Q
                         net (fo=1, routed)           0.340   194.124    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[117]
    SLICE_X91Y107        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                    190.080   190.080 r  
    L18                                               0.000   190.080 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   190.080    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872   190.952 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162   192.114    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500   184.615 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725   186.340    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   186.431 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.778   188.209    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X91Y107        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[117]/C
                         clock pessimism              0.000   188.209    
                         clock uncertainty           -0.151   188.058    
    SLICE_X91Y107        FDCE (Setup_fdce_C_D)       -0.047   188.011    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[117]
  -------------------------------------------------------------------
                         required time                        188.011    
                         arrival time                        -194.124    
  -------------------------------------------------------------------
                         slack                                 -6.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.793ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[84]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[84]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.011%)  route 0.100ns (37.989%))
  Logic Levels:           0  
  Clock Path Skew:        -1.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.637     0.973    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X112Y99        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDCE (Prop_fdce_C_Q)         0.164     1.137 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[84]/Q
                         net (fo=1, routed)           0.100     1.237    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[84]
    SLICE_X110Y100       FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.995    -0.773    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X110Y100       FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[84]/C
                         clock pessimism              0.000    -0.773    
                         clock uncertainty            0.151    -0.622    
    SLICE_X110Y100       FDCE (Hold_fdce_C_D)         0.066    -0.556    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[84]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  1.793    

Slack (MET) :             1.799ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[56]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        -1.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    1.001ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.665     1.001    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X83Y103        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDCE (Prop_fdce_C_Q)         0.141     1.142 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[56]/Q
                         net (fo=1, routed)           0.054     1.196    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[56]
    SLICE_X82Y103        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.938    -0.830    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X82Y103        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[56]/C
                         clock pessimism              0.000    -0.830    
                         clock uncertainty            0.151    -0.679    
    SLICE_X82Y103        FDCE (Hold_fdce_C_D)         0.076    -0.603    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[56]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  1.799    

Slack (MET) :             1.802ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[57]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        -1.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    1.001ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.665     1.001    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X83Y103        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDCE (Prop_fdce_C_Q)         0.141     1.142 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[57]/Q
                         net (fo=1, routed)           0.056     1.198    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[57]
    SLICE_X82Y103        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.938    -0.830    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X82Y103        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[57]/C
                         clock pessimism              0.000    -0.830    
                         clock uncertainty            0.151    -0.679    
    SLICE_X82Y103        FDCE (Hold_fdce_C_D)         0.075    -0.604    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[57]
  -------------------------------------------------------------------
                         required time                          0.604    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  1.802    

Slack (MET) :             1.802ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[79]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[79]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           0  
  Clock Path Skew:        -1.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.623     0.959    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X109Y76        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDCE (Prop_fdce_C_Q)         0.141     1.100 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[79]/Q
                         net (fo=1, routed)           0.052     1.152    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[79]
    SLICE_X108Y76        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.890    -0.878    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X108Y76        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[79]/C
                         clock pessimism              0.000    -0.878    
                         clock uncertainty            0.151    -0.727    
    SLICE_X108Y76        FDCE (Hold_fdce_C_D)         0.076    -0.651    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[79]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  1.802    

Slack (MET) :             1.803ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[94]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[94]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        -1.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.603     0.939    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X101Y66        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y66        FDCE (Prop_fdce_C_Q)         0.141     1.080 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[94]/Q
                         net (fo=1, routed)           0.054     1.134    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[94]
    SLICE_X100Y66        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.871    -0.897    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X100Y66        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[94]/C
                         clock pessimism              0.000    -0.897    
                         clock uncertainty            0.151    -0.746    
    SLICE_X100Y66        FDCE (Hold_fdce_C_D)         0.076    -0.670    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[94]
  -------------------------------------------------------------------
                         required time                          0.670    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  1.803    

Slack (MET) :             1.806ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[108]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[108]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        -1.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.603     0.939    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X101Y66        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y66        FDCE (Prop_fdce_C_Q)         0.141     1.080 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[108]/Q
                         net (fo=1, routed)           0.056     1.136    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[108]
    SLICE_X100Y66        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.871    -0.897    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X100Y66        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[108]/C
                         clock pessimism              0.000    -0.897    
                         clock uncertainty            0.151    -0.746    
    SLICE_X100Y66        FDCE (Hold_fdce_C_D)         0.075    -0.671    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[108]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  1.806    

Slack (MET) :             1.806ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[115]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[115]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        -1.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    0.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.599     0.935    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X97Y69         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y69         FDCE (Prop_fdce_C_Q)         0.141     1.076 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[115]/Q
                         net (fo=1, routed)           0.056     1.132    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[115]
    SLICE_X96Y69         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.867    -0.901    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X96Y69         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[115]/C
                         clock pessimism              0.000    -0.901    
                         clock uncertainty            0.151    -0.750    
    SLICE_X96Y69         FDCE (Hold_fdce_C_D)         0.075    -0.675    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[115]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  1.806    

Slack (MET) :             1.807ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[77]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[77]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        -1.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.623     0.959    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X109Y76        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDCE (Prop_fdce_C_Q)         0.141     1.100 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[77]/Q
                         net (fo=1, routed)           0.056     1.156    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[77]
    SLICE_X108Y76        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.890    -0.878    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X108Y76        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[77]/C
                         clock pessimism              0.000    -0.878    
                         clock uncertainty            0.151    -0.727    
    SLICE_X108Y76        FDCE (Hold_fdce_C_D)         0.075    -0.652    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[77]
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  1.807    

Slack (MET) :             1.811ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.855%)  route 0.119ns (42.145%))
  Logic Levels:           0  
  Clock Path Skew:        -1.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.637     0.973    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X112Y99        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDCE (Prop_fdce_C_Q)         0.164     1.137 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[20]/Q
                         net (fo=1, routed)           0.119     1.256    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[20]
    SLICE_X109Y100       FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.992    -0.776    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X109Y100       FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[20]/C
                         clock pessimism              0.000    -0.776    
                         clock uncertainty            0.151    -0.625    
    SLICE_X109Y100       FDCE (Hold_fdce_C_D)         0.070    -0.555    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[20]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             1.827ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.141ns (73.465%)  route 0.051ns (26.535%))
  Logic Levels:           0  
  Clock Path Skew:        -1.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.632     0.968    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X110Y84        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDCE (Prop_fdce_C_Q)         0.141     1.109 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[2]/Q
                         net (fo=1, routed)           0.051     1.160    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[2]
    SLICE_X111Y84        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.902    -0.866    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X111Y84        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[2]/C
                         clock pessimism              0.000    -0.866    
                         clock uncertainty            0.151    -0.715    
    SLICE_X111Y84        FDCE (Hold_fdce_C_D)         0.047    -0.668    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[2]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  1.827    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  mmcm_clk_1_s

Setup :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.225ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.730ns  (logic 0.518ns (29.947%)  route 1.212ns (70.053%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[5]/C
    SLICE_X50Y88         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[5]/Q
                         net (fo=1, routed)           1.212     1.730    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0[5]
    SLICE_X50Y89         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X50Y89         FDRE (Setup_fdre_C_D)       -0.045     4.955    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[5]
  -------------------------------------------------------------------
                         required time                          4.955    
                         arrival time                          -1.730    
  -------------------------------------------------------------------
                         slack                                  3.225    

Slack (MET) :             3.345ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.624ns  (logic 0.518ns (31.904%)  route 1.106ns (68.096%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[0]/C
    SLICE_X50Y88         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[0]/Q
                         net (fo=1, routed)           1.106     1.624    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0[0]
    SLICE_X50Y90         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X50Y90         FDRE (Setup_fdre_C_D)       -0.031     4.969    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.969    
                         arrival time                          -1.624    
  -------------------------------------------------------------------
                         slack                                  3.345    

Slack (MET) :             3.421ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.309ns  (logic 0.419ns (32.016%)  route 0.890ns (67.984%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[4]/C
    SLICE_X52Y88         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[4]/Q
                         net (fo=1, routed)           0.890     1.309    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0[4]
    SLICE_X52Y89         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X52Y89         FDRE (Setup_fdre_C_D)       -0.270     4.730    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[4]
  -------------------------------------------------------------------
                         required time                          4.730    
                         arrival time                          -1.309    
  -------------------------------------------------------------------
                         slack                                  3.421    

Slack (MET) :             3.453ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.500ns  (logic 0.456ns (30.391%)  route 1.044ns (69.609%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/id_reg[1]/C
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/id_reg[1]/Q
                         net (fo=20, routed)          1.044     1.500    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/D[1]
    SLICE_X34Y80         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X34Y80         FDRE (Setup_fdre_C_D)       -0.047     4.953    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          4.953    
                         arrival time                          -1.500    
  -------------------------------------------------------------------
                         slack                                  3.453    

Slack (MET) :             3.491ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.466ns  (logic 0.456ns (31.107%)  route 1.010ns (68.893%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/id_reg[3]/C
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/id_reg[3]/Q
                         net (fo=16, routed)          1.010     1.466    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/D[3]
    SLICE_X34Y81         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X34Y81         FDRE (Setup_fdre_C_D)       -0.043     4.957    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          4.957    
                         arrival time                          -1.466    
  -------------------------------------------------------------------
                         slack                                  3.491    

Slack (MET) :             3.559ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.398ns  (logic 0.518ns (37.057%)  route 0.880ns (62.943%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[2]/C
    SLICE_X50Y88         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[2]/Q
                         net (fo=1, routed)           0.880     1.398    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0[2]
    SLICE_X50Y89         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X50Y89         FDRE (Setup_fdre_C_D)       -0.043     4.957    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          4.957    
                         arrival time                          -1.398    
  -------------------------------------------------------------------
                         slack                                  3.559    

Slack (MET) :             3.567ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.375ns  (logic 0.456ns (33.173%)  route 0.919ns (66.827%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/id_reg[2]/C
    SLICE_X29Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/id_reg[2]/Q
                         net (fo=16, routed)          0.919     1.375    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/D[2]
    SLICE_X33Y82         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X33Y82         FDRE (Setup_fdre_C_D)       -0.058     4.942    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          4.942    
                         arrival time                          -1.375    
  -------------------------------------------------------------------
                         slack                                  3.567    

Slack (MET) :             3.694ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.098ns  (logic 0.478ns (43.520%)  route 0.620ns (56.480%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[1]/C
    SLICE_X50Y88         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[1]/Q
                         net (fo=1, routed)           0.620     1.098    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0[1]
    SLICE_X50Y89         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X50Y89         FDRE (Setup_fdre_C_D)       -0.208     4.792    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          4.792    
                         arrival time                          -1.098    
  -------------------------------------------------------------------
                         slack                                  3.694    

Slack (MET) :             3.695ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.088ns  (logic 0.478ns (43.919%)  route 0.610ns (56.081%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[6]/C
    SLICE_X50Y88         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[6]/Q
                         net (fo=1, routed)           0.610     1.088    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0[6]
    SLICE_X50Y90         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X50Y90         FDRE (Setup_fdre_C_D)       -0.217     4.783    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[6]
  -------------------------------------------------------------------
                         required time                          4.783    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                  3.695    

Slack (MET) :             3.726ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.179ns  (logic 0.456ns (38.689%)  route 0.723ns (61.311%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[3]/C
    SLICE_X52Y88         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[3]/Q
                         net (fo=1, routed)           0.723     1.179    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0[3]
    SLICE_X53Y88         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X53Y88         FDRE (Setup_fdre_C_D)       -0.095     4.905    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -1.179    
  -------------------------------------------------------------------
                         slack                                  3.726    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_system_sys_audio_clkgen_0

Setup :            0  Failing Endpoints,  Worst Slack       79.099ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.099ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        1.996ns  (logic 1.343ns (67.291%)  route 0.653ns (32.709%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66                                      0.000     0.000 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB/CLK
    SLICE_X54Y66         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     1.343 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB/O
                         net (fo=1, routed)           0.653     1.996    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data0[2]
    SLICE_X55Y66         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X55Y66         FDRE (Setup_fdre_C_D)       -0.285    81.095    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[2]
  -------------------------------------------------------------------
                         required time                         81.095    
                         arrival time                          -1.996    
  -------------------------------------------------------------------
                         slack                                 79.099    

Slack (MET) :             79.156ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        1.925ns  (logic 1.344ns (69.831%)  route 0.581ns (30.169%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66                                      0.000     0.000 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/CLK
    SLICE_X54Y66         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     1.344 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/O
                         net (fo=1, routed)           0.581     1.925    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data0[0]
    SLICE_X55Y66         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X55Y66         FDRE (Setup_fdre_C_D)       -0.299    81.081    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         81.081    
                         arrival time                          -1.925    
  -------------------------------------------------------------------
                         slack                                 79.156    

Slack (MET) :             79.392ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        1.907ns  (logic 1.309ns (68.640%)  route 0.598ns (31.360%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66                                      0.000     0.000 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
    SLICE_X54Y66         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     1.309 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA_D1/O
                         net (fo=1, routed)           0.598     1.907    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data0[1]
    SLICE_X55Y66         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X55Y66         FDRE (Setup_fdre_C_D)       -0.081    81.299    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         81.299    
                         arrival time                          -1.907    
  -------------------------------------------------------------------
                         slack                                 79.392    

Slack (MET) :             79.597ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        1.529ns  (logic 1.336ns (87.378%)  route 0.193ns (12.622%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66                                      0.000     0.000 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMC/CLK
    SLICE_X54Y66         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     1.336 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMC/O
                         net (fo=1, routed)           0.193     1.529    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data0[4]
    SLICE_X55Y66         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X55Y66         FDRE (Setup_fdre_C_D)       -0.254    81.126    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[4]
  -------------------------------------------------------------------
                         required time                         81.126    
                         arrival time                          -1.529    
  -------------------------------------------------------------------
                         slack                                 79.597    

Slack (MET) :             79.675ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        1.647ns  (logic 1.317ns (79.972%)  route 0.330ns (20.028%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66                                      0.000     0.000 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
    SLICE_X54Y66         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     1.317 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB_D1/O
                         net (fo=1, routed)           0.330     1.647    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data0[3]
    SLICE_X55Y66         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X55Y66         FDRE (Setup_fdre_C_D)       -0.058    81.322    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[3]
  -------------------------------------------------------------------
                         required time                         81.322    
                         arrival time                          -1.647    
  -------------------------------------------------------------------
                         slack                                 79.675    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  adc_clk_in
  To Clock:  adc_clk_in

Setup :            0  Failing Endpoints,  Worst Slack        0.834ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.379ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[47]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.518ns (21.666%)  route 1.873ns (78.334%))
  Logic Levels:           0  
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 8.866 - 4.000 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.881     5.485    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X108Y44        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y44        FDRE (Prop_fdre_C_Q)         0.518     6.003 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=119, routed)         1.873     7.875    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X81Y50         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.546     8.866    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X81Y50         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[47]/C
                         clock pessimism              0.283     9.149    
                         clock uncertainty           -0.035     9.114    
    SLICE_X81Y50         FDCE (Recov_fdce_C_CLR)     -0.405     8.709    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[47]
  -------------------------------------------------------------------
                         required time                          8.709    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[52]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.518ns (21.666%)  route 1.873ns (78.334%))
  Logic Levels:           0  
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 8.866 - 4.000 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.881     5.485    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X108Y44        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y44        FDRE (Prop_fdre_C_Q)         0.518     6.003 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=119, routed)         1.873     7.875    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X81Y50         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[52]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.546     8.866    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X81Y50         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[52]/C
                         clock pessimism              0.283     9.149    
                         clock uncertainty           -0.035     9.114    
    SLICE_X81Y50         FDCE (Recov_fdce_C_CLR)     -0.405     8.709    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[52]
  -------------------------------------------------------------------
                         required time                          8.709    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[64]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.518ns (21.666%)  route 1.873ns (78.334%))
  Logic Levels:           0  
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 8.866 - 4.000 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.881     5.485    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X108Y44        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y44        FDRE (Prop_fdre_C_Q)         0.518     6.003 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=119, routed)         1.873     7.875    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X81Y50         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[64]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.546     8.866    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X81Y50         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[64]/C
                         clock pessimism              0.283     9.149    
                         clock uncertainty           -0.035     9.114    
    SLICE_X81Y50         FDCE (Recov_fdce_C_CLR)     -0.405     8.709    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[64]
  -------------------------------------------------------------------
                         required time                          8.709    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[66]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.518ns (21.666%)  route 1.873ns (78.334%))
  Logic Levels:           0  
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 8.866 - 4.000 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.881     5.485    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X108Y44        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y44        FDRE (Prop_fdre_C_Q)         0.518     6.003 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=119, routed)         1.873     7.875    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X81Y50         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[66]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.546     8.866    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X81Y50         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[66]/C
                         clock pessimism              0.283     9.149    
                         clock uncertainty           -0.035     9.114    
    SLICE_X81Y50         FDCE (Recov_fdce_C_CLR)     -0.405     8.709    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[66]
  -------------------------------------------------------------------
                         required time                          8.709    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[67]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.518ns (21.666%)  route 1.873ns (78.334%))
  Logic Levels:           0  
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 8.866 - 4.000 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.881     5.485    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X108Y44        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y44        FDRE (Prop_fdre_C_Q)         0.518     6.003 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=119, routed)         1.873     7.875    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X81Y50         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[67]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.546     8.866    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X81Y50         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[67]/C
                         clock pessimism              0.283     9.149    
                         clock uncertainty           -0.035     9.114    
    SLICE_X81Y50         FDCE (Recov_fdce_C_CLR)     -0.405     8.709    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[67]
  -------------------------------------------------------------------
                         required time                          8.709    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[70]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.518ns (21.666%)  route 1.873ns (78.334%))
  Logic Levels:           0  
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 8.866 - 4.000 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.881     5.485    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X108Y44        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y44        FDRE (Prop_fdre_C_Q)         0.518     6.003 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=119, routed)         1.873     7.875    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X81Y50         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[70]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.546     8.866    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X81Y50         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[70]/C
                         clock pessimism              0.283     9.149    
                         clock uncertainty           -0.035     9.114    
    SLICE_X81Y50         FDCE (Recov_fdce_C_CLR)     -0.405     8.709    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[70]
  -------------------------------------------------------------------
                         required time                          8.709    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[71]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.518ns (21.666%)  route 1.873ns (78.334%))
  Logic Levels:           0  
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 8.866 - 4.000 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.881     5.485    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X108Y44        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y44        FDRE (Prop_fdre_C_Q)         0.518     6.003 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=119, routed)         1.873     7.875    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X81Y50         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[71]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.546     8.866    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X81Y50         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[71]/C
                         clock pessimism              0.283     9.149    
                         clock uncertainty           -0.035     9.114    
    SLICE_X81Y50         FDCE (Recov_fdce_C_CLR)     -0.405     8.709    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[71]
  -------------------------------------------------------------------
                         required time                          8.709    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.836ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[11]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 0.518ns (20.594%)  route 1.997ns (79.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 8.879 - 4.000 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.881     5.485    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X108Y44        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y44        FDRE (Prop_fdre_C_Q)         0.518     6.003 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=119, routed)         1.997     8.000    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X72Y42         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.558     8.879    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X72Y42         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[11]/C
                         clock pessimism              0.397     9.277    
                         clock uncertainty           -0.035     9.241    
    SLICE_X72Y42         FDCE (Recov_fdce_C_CLR)     -0.405     8.836    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[11]
  -------------------------------------------------------------------
                         required time                          8.836    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.836ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[29]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 0.518ns (20.594%)  route 1.997ns (79.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 8.879 - 4.000 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.881     5.485    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X108Y44        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y44        FDRE (Prop_fdre_C_Q)         0.518     6.003 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=119, routed)         1.997     8.000    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X72Y42         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.558     8.879    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X72Y42         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[29]/C
                         clock pessimism              0.397     9.277    
                         clock uncertainty           -0.035     9.241    
    SLICE_X72Y42         FDCE (Recov_fdce_C_CLR)     -0.405     8.836    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[29]
  -------------------------------------------------------------------
                         required time                          8.836    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[56]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.518ns (20.548%)  route 2.003ns (79.452%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 8.925 - 4.000 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.881     5.485    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X108Y44        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y44        FDRE (Prop_fdre_C_Q)         0.518     6.003 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=119, routed)         2.003     8.005    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/rst_reg_rep[0]
    SLICE_X90Y53         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.605     8.925    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X90Y53         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[56]/C
                         clock pessimism              0.283     9.208    
                         clock uncertainty           -0.035     9.173    
    SLICE_X90Y53         FDCE (Recov_fdce_C_CLR)     -0.319     8.854    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[56]
  -------------------------------------------------------------------
                         required time                          8.854    
                         arrival time                          -8.005    
  -------------------------------------------------------------------
                         slack                                  0.848    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[0]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.964%)  route 0.164ns (50.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.641     1.916    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X108Y44        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y44        FDRE (Prop_fdre_C_Q)         0.164     2.080 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=111, routed)         0.164     2.245    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_status/AR[0]
    SLICE_X108Y45        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.912     2.291    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_status/adc_clk
    SLICE_X108Y45        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[0]/C
                         clock pessimism             -0.359     1.932    
    SLICE_X108Y45        FDCE (Remov_fdce_C_CLR)     -0.067     1.865    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_count_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.795%)  route 0.238ns (59.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.641     1.916    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X108Y44        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y44        FDRE (Prop_fdre_C_Q)         0.164     2.080 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=111, routed)         0.238     2.318    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/AR[0]
    SLICE_X108Y42        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.911     2.290    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/adc_clk_in_n
    SLICE_X108Y42        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_count_reg[1]/C
                         clock pessimism             -0.359     1.931    
    SLICE_X108Y42        FDCE (Remov_fdce_C_CLR)     -0.067     1.864    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_count_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.795%)  route 0.238ns (59.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.641     1.916    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X108Y44        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y44        FDRE (Prop_fdre_C_Q)         0.164     2.080 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=111, routed)         0.238     2.318    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/AR[0]
    SLICE_X108Y42        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.911     2.290    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/adc_clk_in_n
    SLICE_X108Y42        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_count_reg[2]/C
                         clock pessimism             -0.359     1.931    
    SLICE_X108Y42        FDCE (Remov_fdce_C_CLR)     -0.067     1.864    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_count_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.795%)  route 0.238ns (59.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.641     1.916    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X108Y44        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y44        FDRE (Prop_fdre_C_Q)         0.164     2.080 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=111, routed)         0.238     2.318    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/AR[0]
    SLICE_X108Y42        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.911     2.290    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/adc_clk_in_n
    SLICE_X108Y42        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_count_reg[3]/C
                         clock pessimism             -0.359     1.931    
    SLICE_X108Y42        FDCE (Remov_fdce_C_CLR)     -0.067     1.864    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_count_reg[4]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.795%)  route 0.238ns (59.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.641     1.916    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X108Y44        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y44        FDRE (Prop_fdre_C_Q)         0.164     2.080 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=111, routed)         0.238     2.318    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/AR[0]
    SLICE_X108Y42        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.911     2.290    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/adc_clk_in_n
    SLICE_X108Y42        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_count_reg[4]/C
                         clock pessimism             -0.359     1.931    
    SLICE_X108Y42        FDCE (Remov_fdce_C_CLR)     -0.067     1.864    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_count_reg[5]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.795%)  route 0.238ns (59.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.641     1.916    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X108Y44        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y44        FDRE (Prop_fdre_C_Q)         0.164     2.080 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=111, routed)         0.238     2.318    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/AR[0]
    SLICE_X108Y42        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.911     2.290    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/adc_clk_in_n
    SLICE_X108Y42        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_count_reg[5]/C
                         clock pessimism             -0.359     1.931    
    SLICE_X108Y42        FDCE (Remov_fdce_C_CLR)     -0.067     1.864    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.795%)  route 0.238ns (59.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.641     1.916    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X108Y44        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y44        FDRE (Prop_fdre_C_Q)         0.164     2.080 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=111, routed)         0.238     2.318    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/AR[0]
    SLICE_X109Y42        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.911     2.290    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/adc_clk_in_n
    SLICE_X109Y42        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg/C
                         clock pessimism             -0.359     1.931    
    SLICE_X109Y42        FDCE (Remov_fdce_C_CLR)     -0.092     1.839    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.795%)  route 0.238ns (59.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.641     1.916    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X108Y44        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y44        FDRE (Prop_fdre_C_Q)         0.164     2.080 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=111, routed)         0.238     2.318    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/AR[0]
    SLICE_X109Y42        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.911     2.290    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/adc_clk_in_n
    SLICE_X109Y42        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg/C
                         clock pessimism             -0.359     1.931    
    SLICE_X109Y42        FDCE (Remov_fdce_C_CLR)     -0.092     1.839    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_state_reg/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.795%)  route 0.238ns (59.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.641     1.916    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X108Y44        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y44        FDRE (Prop_fdre_C_Q)         0.164     2.080 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=111, routed)         0.238     2.318    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/AR[0]
    SLICE_X109Y42        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.911     2.290    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/adc_clk_in_n
    SLICE_X109Y42        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_state_reg/C
                         clock pessimism             -0.359     1.931    
    SLICE_X109Y42        FDCE (Remov_fdce_C_CLR)     -0.092     1.839    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_xfer_status/d_xfer_state_reg
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.164ns (25.168%)  route 0.488ns (74.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.641     1.916    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X108Y44        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y44        FDRE (Prop_fdre_C_Q)         0.164     2.080 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=111, routed)         0.488     2.568    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_status/rst_reg[0]
    SLICE_X107Y57        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.904     2.283    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_status/adc_clk
    SLICE_X107Y57        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[1]/C
                         clock pessimism             -0.103     2.180    
    SLICE_X107Y57        FDCE (Remov_fdce_C_CLR)     -0.092     2.088    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.480    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.399ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_iqcor_coeff_1_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.207ns  (logic 0.580ns (6.300%)  route 8.627ns (93.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.695     2.989    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=148, routed)         6.455     9.900    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X92Y50         LUT1 (Prop_lut1_I0_O)        0.124    10.024 f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/up_adc_iqcor_coeff_2[14]_i_1/O
                         net (fo=119, routed)         2.172    12.196    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_xfer_data_reg[51]
    SLICE_X73Y48         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_iqcor_coeff_1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.560    12.740    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/s_axi_aclk
    SLICE_X73Y48         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_iqcor_coeff_1_reg[10]/C
                         clock pessimism              0.115    12.854    
                         clock uncertainty           -0.154    12.700    
    SLICE_X73Y48         FDCE (Recov_fdce_C_CLR)     -0.405    12.295    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_iqcor_coeff_1_reg[10]
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                         -12.196    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_iqcor_coeff_1_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.207ns  (logic 0.580ns (6.300%)  route 8.627ns (93.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.695     2.989    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=148, routed)         6.455     9.900    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X92Y50         LUT1 (Prop_lut1_I0_O)        0.124    10.024 f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/up_adc_iqcor_coeff_2[14]_i_1/O
                         net (fo=119, routed)         2.172    12.196    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_xfer_data_reg[51]
    SLICE_X73Y48         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_iqcor_coeff_1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.560    12.740    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/s_axi_aclk
    SLICE_X73Y48         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_iqcor_coeff_1_reg[11]/C
                         clock pessimism              0.115    12.854    
                         clock uncertainty           -0.154    12.700    
    SLICE_X73Y48         FDCE (Recov_fdce_C_CLR)     -0.405    12.295    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_iqcor_coeff_1_reg[11]
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                         -12.196    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_iqcor_coeff_1_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.207ns  (logic 0.580ns (6.300%)  route 8.627ns (93.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.695     2.989    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=148, routed)         6.455     9.900    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X92Y50         LUT1 (Prop_lut1_I0_O)        0.124    10.024 f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/up_adc_iqcor_coeff_2[14]_i_1/O
                         net (fo=119, routed)         2.172    12.196    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_xfer_data_reg[51]
    SLICE_X73Y48         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_iqcor_coeff_1_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.560    12.740    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/s_axi_aclk
    SLICE_X73Y48         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_iqcor_coeff_1_reg[12]/C
                         clock pessimism              0.115    12.854    
                         clock uncertainty           -0.154    12.700    
    SLICE_X73Y48         FDCE (Recov_fdce_C_CLR)     -0.405    12.295    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_iqcor_coeff_1_reg[12]
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                         -12.196    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_iqcor_coeff_1_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.207ns  (logic 0.580ns (6.300%)  route 8.627ns (93.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.695     2.989    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=148, routed)         6.455     9.900    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X92Y50         LUT1 (Prop_lut1_I0_O)        0.124    10.024 f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/up_adc_iqcor_coeff_2[14]_i_1/O
                         net (fo=119, routed)         2.172    12.196    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_xfer_data_reg[51]
    SLICE_X73Y48         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_iqcor_coeff_1_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.560    12.740    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/s_axi_aclk
    SLICE_X73Y48         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_iqcor_coeff_1_reg[13]/C
                         clock pessimism              0.115    12.854    
                         clock uncertainty           -0.154    12.700    
    SLICE_X73Y48         FDCE (Recov_fdce_C_CLR)     -0.405    12.295    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_iqcor_coeff_1_reg[13]
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                         -12.196    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_iqcor_coeff_1_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.207ns  (logic 0.580ns (6.300%)  route 8.627ns (93.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.695     2.989    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=148, routed)         6.455     9.900    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X92Y50         LUT1 (Prop_lut1_I0_O)        0.124    10.024 f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/up_adc_iqcor_coeff_2[14]_i_1/O
                         net (fo=119, routed)         2.172    12.196    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_xfer_data_reg[51]
    SLICE_X73Y48         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_iqcor_coeff_1_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.560    12.740    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/s_axi_aclk
    SLICE_X73Y48         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_iqcor_coeff_1_reg[14]/C
                         clock pessimism              0.115    12.854    
                         clock uncertainty           -0.154    12.700    
    SLICE_X73Y48         FDCE (Recov_fdce_C_CLR)     -0.405    12.295    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_iqcor_coeff_1_reg[14]
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                         -12.196    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_iqcor_coeff_1_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.207ns  (logic 0.580ns (6.300%)  route 8.627ns (93.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.695     2.989    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=148, routed)         6.455     9.900    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X92Y50         LUT1 (Prop_lut1_I0_O)        0.124    10.024 f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/up_adc_iqcor_coeff_2[14]_i_1/O
                         net (fo=119, routed)         2.172    12.196    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_xfer_data_reg[51]
    SLICE_X73Y48         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_iqcor_coeff_1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.560    12.740    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/s_axi_aclk
    SLICE_X73Y48         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_iqcor_coeff_1_reg[5]/C
                         clock pessimism              0.115    12.854    
                         clock uncertainty           -0.154    12.700    
    SLICE_X73Y48         FDCE (Recov_fdce_C_CLR)     -0.405    12.295    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_iqcor_coeff_1_reg[5]
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                         -12.196    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_iqcor_coeff_1_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.207ns  (logic 0.580ns (6.300%)  route 8.627ns (93.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.695     2.989    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=148, routed)         6.455     9.900    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X92Y50         LUT1 (Prop_lut1_I0_O)        0.124    10.024 f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/up_adc_iqcor_coeff_2[14]_i_1/O
                         net (fo=119, routed)         2.172    12.196    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_xfer_data_reg[51]
    SLICE_X73Y48         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_iqcor_coeff_1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.560    12.740    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/s_axi_aclk
    SLICE_X73Y48         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_iqcor_coeff_1_reg[7]/C
                         clock pessimism              0.115    12.854    
                         clock uncertainty           -0.154    12.700    
    SLICE_X73Y48         FDCE (Recov_fdce_C_CLR)     -0.405    12.295    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_iqcor_coeff_1_reg[7]
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                         -12.196    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_iqcor_coeff_1_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.207ns  (logic 0.580ns (6.300%)  route 8.627ns (93.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.695     2.989    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=148, routed)         6.455     9.900    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X92Y50         LUT1 (Prop_lut1_I0_O)        0.124    10.024 f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/up_adc_iqcor_coeff_2[14]_i_1/O
                         net (fo=119, routed)         2.172    12.196    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_xfer_data_reg[51]
    SLICE_X73Y48         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_iqcor_coeff_1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.560    12.740    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/s_axi_aclk
    SLICE_X73Y48         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_iqcor_coeff_1_reg[9]/C
                         clock pessimism              0.115    12.854    
                         clock uncertainty           -0.154    12.700    
    SLICE_X73Y48         FDCE (Recov_fdce_C_CLR)     -0.405    12.295    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_adc_iqcor_coeff_1_reg[9]
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                         -12.196    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/up_adc_iqcor_coeff_1_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.194ns  (logic 0.580ns (6.308%)  route 8.614ns (93.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.695     2.989    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=148, routed)         6.455     9.900    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X92Y50         LUT1 (Prop_lut1_I0_O)        0.124    10.024 f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/up_adc_iqcor_coeff_2[14]_i_1/O
                         net (fo=119, routed)         2.159    12.183    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_3
    SLICE_X74Y45         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/up_adc_iqcor_coeff_1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.559    12.738    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/s_axi_aclk
    SLICE_X74Y45         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/up_adc_iqcor_coeff_1_reg[7]/C
                         clock pessimism              0.115    12.853    
                         clock uncertainty           -0.154    12.699    
    SLICE_X74Y45         FDCE (Recov_fdce_C_CLR)     -0.405    12.294    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/up_adc_iqcor_coeff_1_reg[7]
  -------------------------------------------------------------------
                         required time                         12.294    
                         arrival time                         -12.183    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.125ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/up_adc_iqcor_coeff_1_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.181ns  (logic 0.580ns (6.317%)  route 8.601ns (93.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.695     2.989    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=148, routed)         6.455     9.900    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X92Y50         LUT1 (Prop_lut1_I0_O)        0.124    10.024 f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/up_adc_iqcor_coeff_2[14]_i_1/O
                         net (fo=119, routed)         2.146    12.170    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_3
    SLICE_X73Y47         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/up_adc_iqcor_coeff_1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.560    12.740    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/s_axi_aclk
    SLICE_X73Y47         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/up_adc_iqcor_coeff_1_reg[10]/C
                         clock pessimism              0.115    12.854    
                         clock uncertainty           -0.154    12.700    
    SLICE_X73Y47         FDCE (Recov_fdce_C_CLR)     -0.405    12.295    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/up_adc_iqcor_coeff_1_reg[10]
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                         -12.170    
  -------------------------------------------------------------------
                         slack                                  0.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_fs_toggle_m2_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.880%)  route 0.204ns (59.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.587     0.923    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/vdma_clk
    SLICE_X17Y30         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y30         FDRE (Prop_fdre_C_Q)         0.141     1.064 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/Q
                         net (fo=48, routed)          0.204     1.267    i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/SR[0]
    SLICE_X16Y30         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_fs_toggle_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.855     1.221    i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_clk
    SLICE_X16Y30         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_fs_toggle_m2_reg/C
                         clock pessimism             -0.285     0.936    
    SLICE_X16Y30         FDCE (Remov_fdce_C_CLR)     -0.067     0.868    i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_fs_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.350%)  route 0.206ns (55.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.596     0.932    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y45          FDPE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDPE (Prop_fdpe_C_Q)         0.164     1.095 f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.206     1.301    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[0]
    SLICE_X10Y46         FDCE                                         f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.865     1.231    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X10Y46         FDCE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.263     0.967    
    SLICE_X10Y46         FDCE (Remov_fdce_C_CLR)     -0.067     0.900    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.350%)  route 0.206ns (55.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.596     0.932    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y45          FDPE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDPE (Prop_fdpe_C_Q)         0.164     1.095 f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.206     1.301    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Q[0]
    SLICE_X10Y46         FDPE                                         f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.865     1.231    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X10Y46         FDPE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.263     0.967    
    SLICE_X10Y46         FDPE (Remov_fdpe_C_PRE)     -0.071     0.896    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_fs_toggle_m3_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.413%)  route 0.208ns (59.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.587     0.923    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/vdma_clk
    SLICE_X17Y30         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y30         FDRE (Prop_fdre_C_Q)         0.141     1.064 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/Q
                         net (fo=48, routed)          0.208     1.271    i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/SR[0]
    SLICE_X15Y31         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_fs_toggle_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.856     1.222    i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_clk
    SLICE_X15Y31         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_fs_toggle_m3_reg/C
                         clock pessimism             -0.263     0.959    
    SLICE_X15Y31         FDCE (Remov_fdce_C_CLR)     -0.092     0.867    i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_fs_toggle_m3_reg
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.933%)  route 0.231ns (62.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.596     0.932    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y45          FDPE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDPE (Prop_fdpe_C_Q)         0.141     1.072 f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.231     1.303    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X8Y47          FDCE                                         f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.866     1.232    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y47          FDCE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.283     0.949    
    SLICE_X8Y47          FDCE (Remov_fdce_C_CLR)     -0.067     0.882    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.933%)  route 0.231ns (62.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.596     0.932    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y45          FDPE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDPE (Prop_fdpe_C_Q)         0.141     1.072 f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.231     1.303    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X8Y47          FDCE                                         f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.866     1.232    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y47          FDCE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.283     0.949    
    SLICE_X8Y47          FDCE (Remov_fdce_C_CLR)     -0.067     0.882    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.933%)  route 0.231ns (62.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.596     0.932    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y45          FDPE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDPE (Prop_fdpe_C_Q)         0.141     1.072 f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.231     1.303    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X8Y47          FDCE                                         f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.866     1.232    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y47          FDCE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.283     0.949    
    SLICE_X8Y47          FDCE (Remov_fdce_C_CLR)     -0.067     0.882    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.933%)  route 0.231ns (62.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.596     0.932    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y45          FDPE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDPE (Prop_fdpe_C_Q)         0.141     1.072 f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.231     1.303    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X8Y47          FDPE                                         f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.866     1.232    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y47          FDPE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.283     0.949    
    SLICE_X8Y47          FDPE (Remov_fdpe_C_PRE)     -0.071     0.878    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.350%)  route 0.206ns (55.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.596     0.932    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y45          FDPE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDPE (Prop_fdpe_C_Q)         0.164     1.095 f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.206     1.301    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X11Y46         FDCE                                         f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.865     1.231    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y46         FDCE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.263     0.967    
    SLICE_X11Y46         FDCE (Remov_fdce_C_CLR)     -0.092     0.875    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.350%)  route 0.206ns (55.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.596     0.932    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y45          FDPE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDPE (Prop_fdpe_C_Q)         0.164     1.095 f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.206     1.301    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X11Y46         FDCE                                         f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.865     1.231    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y46         FDCE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.263     0.967    
    SLICE_X11Y46         FDCE (Remov_fdce_C_CLR)     -0.092     0.875    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.426    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.580ns (15.893%)  route 3.069ns (84.107%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 7.731 - 5.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.695     2.989    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=148, routed)         2.437     5.882    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X55Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.006 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.633     6.638    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X55Y41         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.552     7.732    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X55Y41         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[0]/C
                         clock pessimism              0.000     7.732    
                         clock uncertainty           -0.171     7.560    
    SLICE_X55Y41         FDCE (Recov_fdce_C_CLR)     -0.405     7.155    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[0]
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -6.638    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.580ns (15.893%)  route 3.069ns (84.107%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 7.731 - 5.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.695     2.989    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=148, routed)         2.437     5.882    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X55Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.006 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.633     6.638    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X55Y41         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.552     7.732    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X55Y41         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[1]/C
                         clock pessimism              0.000     7.732    
                         clock uncertainty           -0.171     7.560    
    SLICE_X55Y41         FDCE (Recov_fdce_C_CLR)     -0.405     7.155    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[1]
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -6.638    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.580ns (15.893%)  route 3.069ns (84.107%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 7.731 - 5.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.695     2.989    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=148, routed)         2.437     5.882    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X55Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.006 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.633     6.638    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X55Y41         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.552     7.732    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X55Y41         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_reg[0]/C
                         clock pessimism              0.000     7.732    
                         clock uncertainty           -0.171     7.560    
    SLICE_X55Y41         FDCE (Recov_fdce_C_CLR)     -0.405     7.155    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_reg[0]
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -6.638    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.580ns (15.893%)  route 3.069ns (84.107%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 7.731 - 5.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.695     2.989    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=148, routed)         2.437     5.882    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X55Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.006 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.633     6.638    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X55Y41         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.552     7.732    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X55Y41         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_reg[1]/C
                         clock pessimism              0.000     7.732    
                         clock uncertainty           -0.171     7.560    
    SLICE_X55Y41         FDCE (Recov_fdce_C_CLR)     -0.405     7.155    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_reg[1]
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -6.638    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.580ns (15.893%)  route 3.069ns (84.107%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 7.731 - 5.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.695     2.989    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=148, routed)         2.437     5.882    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X55Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.006 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.633     6.638    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X55Y41         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.552     7.732    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X55Y41         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[0]/C
                         clock pessimism              0.000     7.732    
                         clock uncertainty           -0.171     7.560    
    SLICE_X55Y41         FDCE (Recov_fdce_C_CLR)     -0.405     7.155    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[0]
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -6.638    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.580ns (15.893%)  route 3.069ns (84.107%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 7.731 - 5.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.695     2.989    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=148, routed)         2.437     5.882    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X55Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.006 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.633     6.638    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X55Y41         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.552     7.732    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X55Y41         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[1]/C
                         clock pessimism              0.000     7.732    
                         clock uncertainty           -0.171     7.560    
    SLICE_X55Y41         FDCE (Recov_fdce_C_CLR)     -0.405     7.155    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[1]
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -6.638    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.580ns (15.893%)  route 3.069ns (84.107%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 7.731 - 5.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.695     2.989    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=148, routed)         2.437     5.882    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X55Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.006 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.633     6.638    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X55Y41         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.552     7.732    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X55Y41         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[2]/C
                         clock pessimism              0.000     7.732    
                         clock uncertainty           -0.171     7.560    
    SLICE_X55Y41         FDCE (Recov_fdce_C_CLR)     -0.405     7.155    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[2]
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -6.638    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.580ns (16.520%)  route 2.931ns (83.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 7.730 - 5.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.695     2.989    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=148, routed)         2.437     5.882    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X55Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.006 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.494     6.500    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X55Y40         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.551     7.731    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X55Y40         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[0]/C
                         clock pessimism              0.000     7.731    
                         clock uncertainty           -0.171     7.559    
    SLICE_X55Y40         FDCE (Recov_fdce_C_CLR)     -0.405     7.154    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[0]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -6.500    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.580ns (16.520%)  route 2.931ns (83.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 7.730 - 5.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.695     2.989    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=148, routed)         2.437     5.882    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X55Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.006 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.494     6.500    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X55Y40         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.551     7.731    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X55Y40         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[1]/C
                         clock pessimism              0.000     7.731    
                         clock uncertainty           -0.171     7.559    
    SLICE_X55Y40         FDCE (Recov_fdce_C_CLR)     -0.405     7.154    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[1]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -6.500    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.580ns (16.520%)  route 2.931ns (83.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 7.730 - 5.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       1.695     2.989    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=148, routed)         2.437     5.882    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X55Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.006 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.494     6.500    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X55Y40         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.551     7.731    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X55Y40         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[2]/C
                         clock pessimism              0.000     7.731    
                         clock uncertainty           -0.171     7.559    
    SLICE_X55Y40         FDCE (Recov_fdce_C_CLR)     -0.405     7.154    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[2]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -6.500    
  -------------------------------------------------------------------
                         slack                                  0.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.026ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.186ns (13.173%)  route 1.226ns (86.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.573     0.909    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=148, routed)         1.056     2.105    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X55Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.150 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.170     2.321    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X55Y40         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.849     1.215    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X55Y40         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[0]/C
                         clock pessimism              0.000     1.215    
                         clock uncertainty            0.171     1.386    
    SLICE_X55Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.294    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.026ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.186ns (13.173%)  route 1.226ns (86.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.573     0.909    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=148, routed)         1.056     2.105    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X55Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.150 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.170     2.321    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X55Y40         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.849     1.215    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X55Y40         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[1]/C
                         clock pessimism              0.000     1.215    
                         clock uncertainty            0.171     1.386    
    SLICE_X55Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.294    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.026ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.186ns (13.173%)  route 1.226ns (86.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.573     0.909    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=148, routed)         1.056     2.105    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X55Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.150 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.170     2.321    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X55Y40         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.849     1.215    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X55Y40         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[2]/C
                         clock pessimism              0.000     1.215    
                         clock uncertainty            0.171     1.386    
    SLICE_X55Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.294    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.026ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.186ns (13.173%)  route 1.226ns (86.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.573     0.909    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=148, routed)         1.056     2.105    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X55Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.150 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.170     2.321    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X55Y40         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.849     1.215    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X55Y40         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[3]/C
                         clock pessimism              0.000     1.215    
                         clock uncertainty            0.171     1.386    
    SLICE_X55Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.294    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_ovf_int_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.186ns (13.173%)  route 1.226ns (86.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.573     0.909    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=148, routed)         1.056     2.105    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X55Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.150 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.170     2.321    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X55Y40         FDPE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_ovf_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.849     1.215    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X55Y40         FDPE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_ovf_int_reg/C
                         clock pessimism              0.000     1.215    
                         clock uncertainty            0.171     1.386    
    SLICE_X55Y40         FDPE (Remov_fdpe_C_PRE)     -0.095     1.291    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_ovf_int_reg
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.080ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.186ns (12.693%)  route 1.279ns (87.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.573     0.909    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=148, routed)         1.056     2.105    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X55Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.150 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.224     2.374    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X55Y41         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.849     1.215    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X55Y41         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[0]/C
                         clock pessimism              0.000     1.215    
                         clock uncertainty            0.171     1.386    
    SLICE_X55Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.294    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.080ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.186ns (12.693%)  route 1.279ns (87.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.573     0.909    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=148, routed)         1.056     2.105    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X55Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.150 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.224     2.374    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X55Y41         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.849     1.215    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X55Y41         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[1]/C
                         clock pessimism              0.000     1.215    
                         clock uncertainty            0.171     1.386    
    SLICE_X55Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.294    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.080ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.186ns (12.693%)  route 1.279ns (87.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.573     0.909    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=148, routed)         1.056     2.105    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X55Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.150 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.224     2.374    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X55Y41         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.849     1.215    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X55Y41         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_reg[0]/C
                         clock pessimism              0.000     1.215    
                         clock uncertainty            0.171     1.386    
    SLICE_X55Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.294    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.080ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.186ns (12.693%)  route 1.279ns (87.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.573     0.909    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=148, routed)         1.056     2.105    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X55Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.150 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.224     2.374    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X55Y41         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.849     1.215    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X55Y41         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_reg[1]/C
                         clock pessimism              0.000     1.215    
                         clock uncertainty            0.171     1.386    
    SLICE_X55Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.294    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.080ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.186ns (12.693%)  route 1.279ns (87.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15930, routed)       0.573     0.909    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=148, routed)         1.056     2.105    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X55Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.150 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.224     2.374    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X55Y41         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.849     1.215    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X55Y41         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[0]/C
                         clock pessimism              0.000     1.215    
                         clock uncertainty            0.171     1.386    
    SLICE_X55Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.294    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  1.080    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clk_0_s_1
  To Clock:  mmcm_clk_0_s_1

Setup :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.442ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_state_m2_reg/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.952ns  (logic 0.518ns (8.703%)  route 5.434ns (91.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 9.477 - 6.735 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.738     3.032    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X20Y27         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.518     3.550 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         5.434     8.984    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/rst_reg
    SLICE_X18Y24         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_state_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.563     9.477    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/hdmi_clk
    SLICE_X18Y24         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_state_m2_reg/C
                         clock pessimism              0.230     9.707    
                         clock uncertainty           -0.147     9.559    
    SLICE_X18Y24         FDCE (Recov_fdce_C_CLR)     -0.361     9.198    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_state_m2_reg
  -------------------------------------------------------------------
                         required time                          9.198    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_state_reg/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.952ns  (logic 0.518ns (8.703%)  route 5.434ns (91.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 9.477 - 6.735 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.738     3.032    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X20Y27         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.518     3.550 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         5.434     8.984    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/rst_reg
    SLICE_X18Y24         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.563     9.477    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/hdmi_clk
    SLICE_X18Y24         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_state_reg/C
                         clock pessimism              0.230     9.707    
                         clock uncertainty           -0.147     9.559    
    SLICE_X18Y24         FDCE (Recov_fdce_C_CLR)     -0.361     9.198    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_state_reg
  -------------------------------------------------------------------
                         required time                          9.198    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_acc_data_reg[1]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.952ns  (logic 0.518ns (8.703%)  route 5.434ns (91.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 9.477 - 6.735 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.738     3.032    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X20Y27         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.518     3.550 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         5.434     8.984    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/rst_reg
    SLICE_X18Y24         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_acc_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.563     9.477    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/hdmi_clk
    SLICE_X18Y24         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_acc_data_reg[1]/C
                         clock pessimism              0.230     9.707    
                         clock uncertainty           -0.147     9.559    
    SLICE_X18Y24         FDCE (Recov_fdce_C_CLR)     -0.319     9.240    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_acc_data_reg[1]
  -------------------------------------------------------------------
                         required time                          9.240    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_data_reg[1]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.807ns  (logic 0.518ns (8.920%)  route 5.289ns (91.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 9.480 - 6.735 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.738     3.032    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X20Y27         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.518     3.550 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         5.289     8.839    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/rst_reg
    SLICE_X19Y22         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.566     9.480    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/hdmi_clk
    SLICE_X19Y22         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_data_reg[1]/C
                         clock pessimism              0.230     9.710    
                         clock uncertainty           -0.147     9.562    
    SLICE_X19Y22         FDCE (Recov_fdce_C_CLR)     -0.405     9.157    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_data_reg[1]
  -------------------------------------------------------------------
                         required time                          9.157    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_state_m1_reg/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.807ns  (logic 0.518ns (8.920%)  route 5.289ns (91.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 9.480 - 6.735 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.738     3.032    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X20Y27         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.518     3.550 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         5.289     8.839    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/rst_reg
    SLICE_X19Y22         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_state_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.566     9.480    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/hdmi_clk
    SLICE_X19Y22         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_state_m1_reg/C
                         clock pessimism              0.230     9.710    
                         clock uncertainty           -0.147     9.562    
    SLICE_X19Y22         FDCE (Recov_fdce_C_CLR)     -0.405     9.157    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_state_m1_reg
  -------------------------------------------------------------------
                         required time                          9.157    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[106]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.609ns  (logic 0.518ns (9.235%)  route 5.091ns (90.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 9.394 - 6.735 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.738     3.032    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X20Y27         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.518     3.550 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         5.091     8.641    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X38Y23         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[106]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.480     9.394    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X38Y23         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[106]/C
                         clock pessimism              0.230     9.624    
                         clock uncertainty           -0.147     9.476    
    SLICE_X38Y23         FDCE (Recov_fdce_C_CLR)     -0.361     9.115    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[106]
  -------------------------------------------------------------------
                         required time                          9.115    
                         arrival time                          -8.641    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[109]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.609ns  (logic 0.518ns (9.235%)  route 5.091ns (90.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 9.394 - 6.735 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.738     3.032    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X20Y27         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.518     3.550 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         5.091     8.641    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X38Y23         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[109]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.480     9.394    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X38Y23         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[109]/C
                         clock pessimism              0.230     9.624    
                         clock uncertainty           -0.147     9.476    
    SLICE_X38Y23         FDCE (Recov_fdce_C_CLR)     -0.319     9.157    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[109]
  -------------------------------------------------------------------
                         required time                          9.157    
                         arrival time                          -8.641    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[53]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.609ns  (logic 0.518ns (9.235%)  route 5.091ns (90.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 9.394 - 6.735 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.738     3.032    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X20Y27         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.518     3.550 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         5.091     8.641    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X38Y23         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.480     9.394    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X38Y23         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[53]/C
                         clock pessimism              0.230     9.624    
                         clock uncertainty           -0.147     9.476    
    SLICE_X38Y23         FDCE (Recov_fdce_C_CLR)     -0.319     9.157    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[53]
  -------------------------------------------------------------------
                         required time                          9.157    
                         arrival time                          -8.641    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[92]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.464ns  (logic 0.518ns (9.480%)  route 4.946ns (90.520%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 9.392 - 6.735 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.738     3.032    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X20Y27         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.518     3.550 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         4.946     8.496    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X48Y23         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[92]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.478     9.392    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X48Y23         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[92]/C
                         clock pessimism              0.230     9.622    
                         clock uncertainty           -0.147     9.474    
    SLICE_X48Y23         FDCE (Recov_fdce_C_CLR)     -0.405     9.069    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[92]
  -------------------------------------------------------------------
                         required time                          9.069    
                         arrival time                          -8.496    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[59]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 0.518ns (9.488%)  route 4.942ns (90.512%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 9.392 - 6.735 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.738     3.032    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X20Y27         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.518     3.550 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         4.942     8.492    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X49Y23         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        1.478     9.392    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X49Y23         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[59]/C
                         clock pessimism              0.230     9.622    
                         clock uncertainty           -0.147     9.474    
    SLICE_X49Y23         FDCE (Recov_fdce_C_CLR)     -0.405     9.069    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[59]
  -------------------------------------------------------------------
                         required time                          9.069    
                         arrival time                          -8.492    
  -------------------------------------------------------------------
                         slack                                  0.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m1_reg/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.084%)  route 0.245ns (59.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.585     0.921    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X20Y27         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.164     1.085 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         0.245     1.330    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_rst
    SLICE_X14Y27         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.852     1.218    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X14Y27         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m1_reg/C
                         clock pessimism             -0.263     0.955    
    SLICE_X14Y27         FDCE (Remov_fdce_C_CLR)     -0.067     0.888    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m1_reg
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m2_reg/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.084%)  route 0.245ns (59.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.585     0.921    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X20Y27         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.164     1.085 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         0.245     1.330    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_rst
    SLICE_X14Y27         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.852     1.218    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X14Y27         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m2_reg/C
                         clock pessimism             -0.263     0.955    
    SLICE_X14Y27         FDCE (Remov_fdce_C_CLR)     -0.067     0.888    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m3_reg/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.084%)  route 0.245ns (59.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.585     0.921    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X20Y27         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.164     1.085 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         0.245     1.330    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_rst
    SLICE_X14Y27         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.852     1.218    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X14Y27         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m3_reg/C
                         clock pessimism             -0.263     0.955    
    SLICE_X14Y27         FDCE (Remov_fdce_C_CLR)     -0.067     0.888    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m3_reg
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[145]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.526%)  route 0.241ns (59.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.585     0.921    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X20Y27         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.164     1.085 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         0.241     1.325    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X23Y29         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[145]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.852     1.218    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X23Y29         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[145]/C
                         clock pessimism             -0.263     0.955    
    SLICE_X23Y29         FDCE (Remov_fdce_C_CLR)     -0.092     0.863    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[145]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[222]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.164ns (35.101%)  route 0.303ns (64.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.585     0.921    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X20Y27         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.164     1.085 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         0.303     1.388    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X16Y27         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[222]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.852     1.218    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X16Y27         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[222]/C
                         clock pessimism             -0.263     0.955    
    SLICE_X16Y27         FDCE (Remov_fdce_C_CLR)     -0.067     0.888    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[222]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[175]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.897%)  route 0.335ns (67.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.585     0.921    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X20Y27         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.164     1.085 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         0.335     1.419    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X27Y25         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[175]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.843     1.209    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X27Y25         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[175]/C
                         clock pessimism             -0.263     0.946    
    SLICE_X27Y25         FDCE (Remov_fdce_C_CLR)     -0.092     0.854    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[175]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[176]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.897%)  route 0.335ns (67.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.585     0.921    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X20Y27         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.164     1.085 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         0.335     1.419    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X27Y25         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[176]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.843     1.209    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X27Y25         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[176]/C
                         clock pessimism             -0.263     0.946    
    SLICE_X27Y25         FDCE (Remov_fdce_C_CLR)     -0.092     0.854    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[176]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[190]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.897%)  route 0.335ns (67.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.585     0.921    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X20Y27         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.164     1.085 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         0.335     1.419    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X27Y25         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[190]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.843     1.209    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X27Y25         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[190]/C
                         clock pessimism             -0.263     0.946    
    SLICE_X27Y25         FDCE (Remov_fdce_C_CLR)     -0.092     0.854    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[190]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[191]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.897%)  route 0.335ns (67.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.585     0.921    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X20Y27         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.164     1.085 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         0.335     1.419    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X27Y25         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[191]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.843     1.209    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X27Y25         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[191]/C
                         clock pessimism             -0.263     0.946    
    SLICE_X27Y25         FDCE (Remov_fdce_C_CLR)     -0.092     0.854    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[191]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[232]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.897%)  route 0.335ns (67.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.585     0.921    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X20Y27         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDRE (Prop_fdre_C_Q)         0.164     1.085 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         0.335     1.419    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X27Y25         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[232]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1079, routed)        0.843     1.209    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X27Y25         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[232]/C
                         clock pessimism             -0.263     0.946    
    SLICE_X27Y25         FDCE (Remov_fdce_C_CLR)     -0.092     0.854    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[232]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.566    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clk_1_s
  To Clock:  mmcm_clk_1_s

Setup :            0  Failing Endpoints,  Worst Slack        1.775ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.435ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.775ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[46]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        6.107ns  (logic 0.419ns (6.861%)  route 5.688ns (93.139%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 6.705 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.369ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.846    -1.369    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X109Y77        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.419    -0.950 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=122, routed)         5.688     4.737    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/AR[1]
    SLICE_X61Y106        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.714     6.705    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X61Y106        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[46]/C
                         clock pessimism              0.448     7.153    
                         clock uncertainty           -0.064     7.089    
    SLICE_X61Y106        FDCE (Recov_fdce_C_CLR)     -0.577     6.512    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[46]
  -------------------------------------------------------------------
                         required time                          6.512    
                         arrival time                          -4.737    
  -------------------------------------------------------------------
                         slack                                  1.775    

Slack (MET) :             1.775ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[49]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        6.107ns  (logic 0.419ns (6.861%)  route 5.688ns (93.139%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 6.705 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.369ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.846    -1.369    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X109Y77        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.419    -0.950 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=122, routed)         5.688     4.737    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/AR[1]
    SLICE_X61Y106        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[49]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.714     6.705    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X61Y106        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[49]/C
                         clock pessimism              0.448     7.153    
                         clock uncertainty           -0.064     7.089    
    SLICE_X61Y106        FDCE (Recov_fdce_C_CLR)     -0.577     6.512    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[49]
  -------------------------------------------------------------------
                         required time                          6.512    
                         arrival time                          -4.737    
  -------------------------------------------------------------------
                         slack                                  1.775    

Slack (MET) :             1.964ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[45]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        5.961ns  (logic 0.419ns (7.029%)  route 5.542ns (92.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 6.705 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.369ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.846    -1.369    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X109Y77        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.419    -0.950 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=122, routed)         5.542     4.592    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/AR[1]
    SLICE_X62Y106        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.714     6.705    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X62Y106        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[45]/C
                         clock pessimism              0.448     7.153    
                         clock uncertainty           -0.064     7.089    
    SLICE_X62Y106        FDCE (Recov_fdce_C_CLR)     -0.533     6.556    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[45]
  -------------------------------------------------------------------
                         required time                          6.556    
                         arrival time                          -4.592    
  -------------------------------------------------------------------
                         slack                                  1.964    

Slack (MET) :             1.964ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[47]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        5.961ns  (logic 0.419ns (7.029%)  route 5.542ns (92.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 6.705 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.369ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.846    -1.369    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X109Y77        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.419    -0.950 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=122, routed)         5.542     4.592    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/AR[1]
    SLICE_X62Y106        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.714     6.705    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X62Y106        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[47]/C
                         clock pessimism              0.448     7.153    
                         clock uncertainty           -0.064     7.089    
    SLICE_X62Y106        FDCE (Recov_fdce_C_CLR)     -0.533     6.556    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[47]
  -------------------------------------------------------------------
                         required time                          6.556    
                         arrival time                          -4.592    
  -------------------------------------------------------------------
                         slack                                  1.964    

Slack (MET) :             2.006ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[37]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        5.961ns  (logic 0.419ns (7.029%)  route 5.542ns (92.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 6.705 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.369ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.846    -1.369    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X109Y77        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.419    -0.950 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=122, routed)         5.542     4.592    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/AR[1]
    SLICE_X62Y106        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.714     6.705    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X62Y106        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[37]/C
                         clock pessimism              0.448     7.153    
                         clock uncertainty           -0.064     7.089    
    SLICE_X62Y106        FDCE (Recov_fdce_C_CLR)     -0.491     6.598    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[37]
  -------------------------------------------------------------------
                         required time                          6.598    
                         arrival time                          -4.592    
  -------------------------------------------------------------------
                         slack                                  2.006    

Slack (MET) :             2.006ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[40]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        5.961ns  (logic 0.419ns (7.029%)  route 5.542ns (92.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 6.705 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.369ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.846    -1.369    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X109Y77        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.419    -0.950 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=122, routed)         5.542     4.592    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/AR[1]
    SLICE_X62Y106        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.714     6.705    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X62Y106        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[40]/C
                         clock pessimism              0.448     7.153    
                         clock uncertainty           -0.064     7.089    
    SLICE_X62Y106        FDCE (Recov_fdce_C_CLR)     -0.491     6.598    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[40]
  -------------------------------------------------------------------
                         required time                          6.598    
                         arrival time                          -4.592    
  -------------------------------------------------------------------
                         slack                                  2.006    

Slack (MET) :             2.006ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[43]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        5.961ns  (logic 0.419ns (7.029%)  route 5.542ns (92.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 6.705 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.369ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.846    -1.369    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X109Y77        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.419    -0.950 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=122, routed)         5.542     4.592    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/AR[1]
    SLICE_X62Y106        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.714     6.705    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X62Y106        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[43]/C
                         clock pessimism              0.448     7.153    
                         clock uncertainty           -0.064     7.089    
    SLICE_X62Y106        FDCE (Recov_fdce_C_CLR)     -0.491     6.598    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[43]
  -------------------------------------------------------------------
                         required time                          6.598    
                         arrival time                          -4.592    
  -------------------------------------------------------------------
                         slack                                  2.006    

Slack (MET) :             2.006ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[44]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        5.961ns  (logic 0.419ns (7.029%)  route 5.542ns (92.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 6.705 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.369ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.846    -1.369    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X109Y77        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.419    -0.950 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=122, routed)         5.542     4.592    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/AR[1]
    SLICE_X62Y106        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.714     6.705    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X62Y106        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[44]/C
                         clock pessimism              0.448     7.153    
                         clock uncertainty           -0.064     7.089    
    SLICE_X62Y106        FDCE (Recov_fdce_C_CLR)     -0.491     6.598    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[44]
  -------------------------------------------------------------------
                         required time                          6.598    
                         arrival time                          -4.592    
  -------------------------------------------------------------------
                         slack                                  2.006    

Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[39]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        5.780ns  (logic 0.419ns (7.249%)  route 5.361ns (92.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 6.705 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.369ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.846    -1.369    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X109Y77        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.419    -0.950 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=122, routed)         5.361     4.411    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/AR[1]
    SLICE_X61Y105        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.714     6.705    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X61Y105        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[39]/C
                         clock pessimism              0.448     7.153    
                         clock uncertainty           -0.064     7.089    
    SLICE_X61Y105        FDCE (Recov_fdce_C_CLR)     -0.577     6.512    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[39]
  -------------------------------------------------------------------
                         required time                          6.512    
                         arrival time                          -4.411    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[41]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        5.780ns  (logic 0.419ns (7.249%)  route 5.361ns (92.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 6.705 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.369ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.846    -1.369    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X109Y77        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.419    -0.950 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=122, routed)         5.361     4.411    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/AR[1]
    SLICE_X61Y105        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.714     6.705    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X61Y105        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[41]/C
                         clock pessimism              0.448     7.153    
                         clock uncertainty           -0.064     7.089    
    SLICE_X61Y105        FDCE (Recov_fdce_C_CLR)     -0.577     6.512    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[41]
  -------------------------------------------------------------------
                         required time                          6.512    
                         arrival time                          -4.411    
  -------------------------------------------------------------------
                         slack                                  2.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[77]/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.246%)  route 0.198ns (60.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.625    -0.480    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X109Y77        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.128    -0.352 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=98, routed)          0.198    -0.154    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/AR[0]
    SLICE_X108Y76        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[77]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.890    -0.878    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X108Y76        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[77]/C
                         clock pessimism              0.409    -0.469    
    SLICE_X108Y76        FDCE (Remov_fdce_C_CLR)     -0.120    -0.589    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[77]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[79]/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.246%)  route 0.198ns (60.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.625    -0.480    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X109Y77        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.128    -0.352 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=98, routed)          0.198    -0.154    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/AR[0]
    SLICE_X108Y76        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[79]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.890    -0.878    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X108Y76        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[79]/C
                         clock pessimism              0.409    -0.469    
    SLICE_X108Y76        FDCE (Remov_fdce_C_CLR)     -0.120    -0.589    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[79]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[80]/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.246%)  route 0.198ns (60.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.625    -0.480    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X109Y77        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.128    -0.352 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=98, routed)          0.198    -0.154    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/AR[0]
    SLICE_X108Y76        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[80]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.890    -0.878    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X108Y76        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[80]/C
                         clock pessimism              0.409    -0.469    
    SLICE_X108Y76        FDCE (Remov_fdce_C_CLR)     -0.120    -0.589    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[80]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[81]/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.246%)  route 0.198ns (60.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.625    -0.480    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X109Y77        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.128    -0.352 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=98, routed)          0.198    -0.154    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/AR[0]
    SLICE_X108Y76        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[81]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.890    -0.878    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X108Y76        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[81]/C
                         clock pessimism              0.409    -0.469    
    SLICE_X108Y76        FDCE (Remov_fdce_C_CLR)     -0.120    -0.589    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[81]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[82]/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.246%)  route 0.198ns (60.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.625    -0.480    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X109Y77        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.128    -0.352 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=98, routed)          0.198    -0.154    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/AR[0]
    SLICE_X108Y76        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[82]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.890    -0.878    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X108Y76        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[82]/C
                         clock pessimism              0.409    -0.469    
    SLICE_X108Y76        FDCE (Remov_fdce_C_CLR)     -0.120    -0.589    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[82]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[83]/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.246%)  route 0.198ns (60.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.625    -0.480    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X109Y77        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.128    -0.352 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=98, routed)          0.198    -0.154    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/AR[0]
    SLICE_X108Y76        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[83]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.890    -0.878    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X108Y76        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[83]/C
                         clock pessimism              0.409    -0.469    
    SLICE_X108Y76        FDCE (Remov_fdce_C_CLR)     -0.120    -0.589    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[83]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_data_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.399%)  route 0.234ns (64.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.625    -0.480    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X109Y77        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.128    -0.352 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=122, routed)         0.234    -0.118    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/AR[0]
    SLICE_X111Y76        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.893    -0.875    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_drp_sel_reg
    SLICE_X111Y76        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_data_reg[0]/C
                         clock pessimism              0.429    -0.446    
    SLICE_X111Y76        FDCE (Remov_fdce_C_CLR)     -0.145    -0.591    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_data_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.399%)  route 0.234ns (64.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.625    -0.480    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X109Y77        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.128    -0.352 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=122, routed)         0.234    -0.118    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/AR[0]
    SLICE_X111Y76        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.893    -0.875    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_drp_sel_reg
    SLICE_X111Y76        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_data_reg[1]/C
                         clock pessimism              0.429    -0.446    
    SLICE_X111Y76        FDCE (Remov_fdce_C_CLR)     -0.145    -0.591    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_data_reg[2]/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.399%)  route 0.234ns (64.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.625    -0.480    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X109Y77        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.128    -0.352 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=122, routed)         0.234    -0.118    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/AR[0]
    SLICE_X111Y76        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.893    -0.875    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_drp_sel_reg
    SLICE_X111Y76        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_data_reg[2]/C
                         clock pessimism              0.429    -0.446    
    SLICE_X111Y76        FDCE (Remov_fdce_C_CLR)     -0.145    -0.591    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_toggle_reg/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.399%)  route 0.234ns (64.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.625    -0.480    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X109Y77        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.128    -0.352 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=122, routed)         0.234    -0.118    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/AR[0]
    SLICE_X111Y76        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.893    -0.875    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_drp_sel_reg
    SLICE_X111Y76        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_toggle_reg/C
                         clock pessimism              0.429    -0.446    
    SLICE_X111Y76        FDCE (Remov_fdce_C_CLR)     -0.145    -0.591    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_toggle_reg
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.473    





