#-----------------------------------------------------------
# Vivado v2023.1.1 (64-bit)
# SW Build 3900603 on Fri Jun 16 19:31:24 MDT 2023
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
# SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
# Start of session at: Mon Mar  4 12:00:31 2024
# Process ID: 2884
# Current directory: C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/Vivado/Lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20988 C:\Users\ckring\Documents\Github\Lab2\Lab2\Lab2\Vivado\Lab1\Lab1.xpr
# Log file: C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/Vivado/Lab1/vivado.log
# Journal file: C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/Vivado/Lab1\vivado.jou
# Running On: CEAT-ENDV350-01, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 8, Host memory: 68426 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/Vivado/Lab1/Lab1.xpr
INFO: [Project 1-313] Project file moved from '/home/jstine/vivado/Lab1' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/Vivado/Demo/archive_project_summary.txt', nor could it be found using path 'C:/home/jstine/vivado/Demo/archive_project_summary.txt'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'Lab1.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
upgrade_project -migrate_output_products
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/SV/des_stub.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2023.1.1
  **** Build date : Jun 16 2023 at 19:52:37
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.1.0
  ****** Build date   : May 31 2023-13:31:41
    **** Build number : 2023.1.1685557901
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2495.922 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210014A24EBFA
set_property PROGRAM.FILE {C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/Vivado/Lab1/Lab1.runs/impl_1/top_demo.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/Vivado/Lab1/Lab1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Mar  4 12:27:40 2024] Launched synth_1...
Run output will be captured here: C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/Vivado/Lab1/Lab1.runs/synth_1/runme.log
[Mon Mar  4 12:27:40 2024] Launched impl_1...
Run output will be captured here: C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/Vivado/Lab1/Lab1.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/Vivado/Lab1/Lab1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Mar  4 12:29:38 2024] Launched synth_1...
Run output will be captured here: C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/Vivado/Lab1/Lab1.runs/synth_1/runme.log
[Mon Mar  4 12:29:38 2024] Launched impl_1...
Run output will be captured here: C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/Vivado/Lab1/Lab1.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2918.582 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 3531.117 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 3531.117 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3531.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3675.191 ; gain = 1160.465
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/Vivado/Lab1/Lab1.runs/impl_1/top_demo.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/Vivado/Lab1/Lab1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Mar  4 12:36:56 2024] Launched synth_1...
Run output will be captured here: C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/Vivado/Lab1/Lab1.runs/synth_1/runme.log
[Mon Mar  4 12:36:56 2024] Launched impl_1...
Run output will be captured here: C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/Vivado/Lab1/Lab1.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Mar  4 12:37:02 2024] Launched synth_1...
Run output will be captured here: C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/Vivado/Lab1/Lab1.runs/synth_1/runme.log
[Mon Mar  4 12:37:02 2024] Launched impl_1...
Run output will be captured here: C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/Vivado/Lab1/Lab1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/Vivado/Lab1/Lab1.runs/impl_1/top_demo.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/Vivado/Lab1/Lab1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Mar  4 12:40:53 2024] Launched synth_1...
Run output will be captured here: C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/Vivado/Lab1/Lab1.runs/synth_1/runme.log
[Mon Mar  4 12:40:53 2024] Launched impl_1...
Run output will be captured here: C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/Vivado/Lab1/Lab1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/Vivado/Lab1/Lab1.runs/impl_1/top_demo.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/Vivado/Lab1/Lab1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Mar  4 13:04:50 2024] Launched synth_1...
Run output will be captured here: C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/Vivado/Lab1/Lab1.runs/synth_1/runme.log
[Mon Mar  4 13:04:50 2024] Launched impl_1...
Run output will be captured here: C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/Vivado/Lab1/Lab1.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/Vivado/Lab1/Lab1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Mar  4 13:06:19 2024] Launched synth_1...
Run output will be captured here: C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/Vivado/Lab1/Lab1.runs/synth_1/runme.log
[Mon Mar  4 13:06:19 2024] Launched impl_1...
Run output will be captured here: C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/Vivado/Lab1/Lab1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/Vivado/Lab1/Lab1.runs/impl_1/top_demo.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/Vivado/Lab1/Lab1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Mar  4 13:14:14 2024] Launched synth_1...
Run output will be captured here: C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/Vivado/Lab1/Lab1.runs/synth_1/runme.log
[Mon Mar  4 13:14:14 2024] Launched impl_1...
Run output will be captured here: C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/Vivado/Lab1/Lab1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/Vivado/Lab1/Lab1.runs/impl_1/top_demo.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
report_power -name {power_1}
Command: report_power -name power_1
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: top_demo
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4063.184 ; gain = 294.734
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_demo' [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/Vivado/Lab1/Lab1.srcs/sources_1/new/top_demo.sv:23]
INFO: [Synth 8-6157] synthesizing module 'DES' [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/SV/des_stub.sv:1180]
INFO: [Synth 8-6157] synthesizing module 'GenerateKeys' [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/SV/des_stub.sv:7]
INFO: [Synth 8-6157] synthesizing module 'PC1' [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/SV/des_stub.sv:122]
INFO: [Synth 8-6155] done synthesizing module 'PC1' (0#1) [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/SV/des_stub.sv:122]
INFO: [Synth 8-6157] synthesizing module 'PC2' [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/SV/des_stub.sv:191]
INFO: [Synth 8-6155] done synthesizing module 'PC2' (0#1) [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/SV/des_stub.sv:191]
INFO: [Synth 8-6155] done synthesizing module 'GenerateKeys' (0#1) [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/SV/des_stub.sv:7]
INFO: [Synth 8-6157] synthesizing module 'IP' [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/SV/des_stub.sv:408]
INFO: [Synth 8-6155] done synthesizing module 'IP' (0#1) [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/SV/des_stub.sv:408]
INFO: [Synth 8-6157] synthesizing module 'round' [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/SV/des_stub.sv:385]
INFO: [Synth 8-6157] synthesizing module 'feistel' [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/SV/des_stub.sv:349]
INFO: [Synth 8-6157] synthesizing module 'EF' [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/SV/des_stub.sv:293]
INFO: [Synth 8-6155] done synthesizing module 'EF' (0#1) [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/SV/des_stub.sv:293]
INFO: [Synth 8-6157] synthesizing module 'S1_Box' [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/SV/des_stub.sv:556]
INFO: [Synth 8-226] default block is never used [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/SV/des_stub.sv:563]
INFO: [Synth 8-6155] done synthesizing module 'S1_Box' (0#1) [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/SV/des_stub.sv:556]
INFO: [Synth 8-6157] synthesizing module 'S2_Box' [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/SV/des_stub.sv:634]
INFO: [Synth 8-226] default block is never used [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/SV/des_stub.sv:641]
INFO: [Synth 8-6155] done synthesizing module 'S2_Box' (0#1) [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/SV/des_stub.sv:634]
INFO: [Synth 8-6157] synthesizing module 'S3_Box' [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/SV/des_stub.sv:712]
INFO: [Synth 8-226] default block is never used [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/SV/des_stub.sv:719]
INFO: [Synth 8-6155] done synthesizing module 'S3_Box' (0#1) [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/SV/des_stub.sv:712]
INFO: [Synth 8-6157] synthesizing module 'S4_Box' [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/SV/des_stub.sv:790]
INFO: [Synth 8-226] default block is never used [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/SV/des_stub.sv:797]
INFO: [Synth 8-6155] done synthesizing module 'S4_Box' (0#1) [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/SV/des_stub.sv:790]
INFO: [Synth 8-6157] synthesizing module 'S5_Box' [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/SV/des_stub.sv:868]
INFO: [Synth 8-226] default block is never used [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/SV/des_stub.sv:875]
INFO: [Synth 8-6155] done synthesizing module 'S5_Box' (0#1) [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/SV/des_stub.sv:868]
INFO: [Synth 8-6157] synthesizing module 'S6_Box' [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/SV/des_stub.sv:946]
INFO: [Synth 8-226] default block is never used [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/SV/des_stub.sv:953]
INFO: [Synth 8-6155] done synthesizing module 'S6_Box' (0#1) [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/SV/des_stub.sv:946]
INFO: [Synth 8-6157] synthesizing module 'S7_Box' [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/SV/des_stub.sv:1024]
INFO: [Synth 8-226] default block is never used [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/SV/des_stub.sv:1031]
INFO: [Synth 8-6155] done synthesizing module 'S7_Box' (0#1) [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/SV/des_stub.sv:1024]
INFO: [Synth 8-6157] synthesizing module 'S8_Box' [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/SV/des_stub.sv:1102]
INFO: [Synth 8-226] default block is never used [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/SV/des_stub.sv:1109]
INFO: [Synth 8-6155] done synthesizing module 'S8_Box' (0#1) [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/SV/des_stub.sv:1102]
INFO: [Synth 8-6157] synthesizing module 'SF' [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/SV/des_stub.sv:252]
INFO: [Synth 8-6155] done synthesizing module 'SF' (0#1) [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/SV/des_stub.sv:252]
INFO: [Synth 8-6155] done synthesizing module 'feistel' (0#1) [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/SV/des_stub.sv:349]
INFO: [Synth 8-6155] done synthesizing module 'round' (0#1) [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/SV/des_stub.sv:385]
INFO: [Synth 8-6157] synthesizing module 'FP' [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/SV/des_stub.sv:484]
INFO: [Synth 8-6155] done synthesizing module 'FP' (0#1) [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/SV/des_stub.sv:484]
INFO: [Synth 8-6155] done synthesizing module 'DES' (0#1) [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/SV/des_stub.sv:1180]
INFO: [Synth 8-6157] synthesizing module 'segment_driver' [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/Vivado/Lab1/Lab1.srcs/sources_1/imports/vivado/segment_driver.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/Vivado/Lab1/Lab1.srcs/sources_1/imports/vivado/segment_driver.sv:63]
INFO: [Synth 8-6157] synthesizing module 'digit2segments' [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/Vivado/Lab1/Lab1.srcs/sources_1/imports/vivado/digit2segments.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/Vivado/Lab1/Lab1.srcs/sources_1/imports/vivado/digit2segments.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'digit2segments' (0#1) [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/Vivado/Lab1/Lab1.srcs/sources_1/imports/vivado/digit2segments.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'segment_driver' (0#1) [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/Vivado/Lab1/Lab1.srcs/sources_1/imports/vivado/segment_driver.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_demo' (0#1) [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/Vivado/Lab1/Lab1.srcs/sources_1/new/top_demo.sv:23]
WARNING: [Synth 8-3848] Net led in module/entity top_demo does not have driver. [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/Vivado/Lab1/Lab1.srcs/sources_1/new/top_demo.sv:31]
WARNING: [Synth 8-7129] Port left_block[19] in module PC2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port left_block[10] in module PC2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port left_block[6] in module PC2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port left_block[3] in module PC2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port right_block[21] in module PC2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port right_block[18] in module PC2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port right_block[13] in module PC2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port right_block[2] in module PC2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port key[56] in module PC1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port key[48] in module PC1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port key[40] in module PC1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port key[32] in module PC1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port key[24] in module PC1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port key[16] in module PC1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port key[8] in module PC1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port key[0] in module PC1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[5] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module top_demo is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4160.961 ; gain = 392.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4178.848 ; gain = 410.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4178.848 ; gain = 410.398
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 4178.848 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [C:/Users/ckring/Documents/Github/Lab2/Lab2/Lab2/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4285.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4306.699 ; gain = 538.250
54 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4306.699 ; gain = 538.250
current_design impl_1
report_power -name {power_2}
Command: report_power -name power_2
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar  4 13:34:57 2024...
