     1/2: $0\error_q[0:0]
Creating register for signal `$paramod$f1c960132f793aee06fa740616e58ae481b96164\tlul_adapter_reg.\error_q' using process `$paramod$f1c960132f793aee06fa740616e58ae481b96164\tlul_adapter_reg.$proc$rtl/spi_host.v:4438$2624'.
Adding EN signal on $flatten\u_spi_host_reg.\u_reg_if.$procdff$3861 ($adff) from module spi_host (D = $flatten\u_spi_host_reg.\u_reg_if.$logic_or$rtl/spi_host.v:4448$2626_Y, Q = \u_spi_host_reg.u_reg_if.error_q).
