#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55f1e14684a0 .scope module, "sram_128x32b" "sram_128x32b" 2 2;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "bytemask";
    .port_info 2 /INPUT 1 "csb";
    .port_info 3 /INPUT 1 "wsb";
    .port_info 4 /INPUT 8 "wdata";
    .port_info 5 /INPUT 10 "waddr";
    .port_info 6 /INPUT 10 "raddr";
    .port_info 7 /OUTPUT 32 "rdata";
v0x55f1e14d6100_0 .var "_rdata", 31 0;
o0x7ff20e177198 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55f1e14d6200_0 .net "bytemask", 3 0, o0x7ff20e177198;  0 drivers
o0x7ff20e1771c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f1e14d62e0_0 .net "clk", 0 0, o0x7ff20e1771c8;  0 drivers
o0x7ff20e1771f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f1e14d6380_0 .net "csb", 0 0, o0x7ff20e1771f8;  0 drivers
v0x55f1e14d6440 .array "mem", 255 0, 31 0;
o0x7ff20e177228 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x55f1e14d6550_0 .net "raddr", 9 0, o0x7ff20e177228;  0 drivers
v0x55f1e14d6630_0 .var "rdata", 31 0;
o0x7ff20e177288 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x55f1e14d6710_0 .net "waddr", 9 0, o0x7ff20e177288;  0 drivers
o0x7ff20e1772b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55f1e14d67f0_0 .net "wdata", 7 0, o0x7ff20e1772b8;  0 drivers
o0x7ff20e1772e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f1e14d68d0_0 .net "wsb", 0 0, o0x7ff20e1772e8;  0 drivers
E_0x55f1e137bcf0 .event edge, v0x55f1e14d6100_0;
E_0x55f1e137bd30 .event posedge, v0x55f1e14d62e0_0;
S_0x55f1e146c510 .scope task, "char2sram" "char2sram" 2 45, 2 45 0, S_0x55f1e14684a0;
 .timescale -9 -10;
v0x55f1e14bd0e0_0 .var "char_in", 31 0;
v0x55f1e14b4bb0_0 .var "index", 31 0;
TD_sram_128x32b.char2sram ;
    %load/vec4 v0x55f1e14bd0e0_0;
    %ix/getv 4, v0x55f1e14b4bb0_0;
    %store/vec4a v0x55f1e14d6440, 4, 0;
    %end;
S_0x55f1e146c9f0 .scope task, "display" "display" 2 55, 2 55 0, S_0x55f1e14684a0;
 .timescale -9 -10;
v0x55f1e14adf00_0 .var/s "index_0", 7 0;
v0x55f1e1492700_0 .var/s "index_1", 7 0;
v0x55f1e149a080_0 .var/s "index_2", 7 0;
v0x55f1e145d120_0 .var/s "index_3", 7 0;
v0x55f1e1381a30_0 .var/i "this_i", 31 0;
TD_sram_128x32b.display ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f1e1381a30_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x55f1e1381a30_0;
    %cmpi/s 80, 0, 32;
    %jmp/0xz T_1.1, 5;
    %ix/getv/s 4, v0x55f1e1381a30_0;
    %load/vec4a v0x55f1e14d6440, 4;
    %parti/s 8, 24, 6;
    %store/vec4 v0x55f1e14adf00_0, 0, 8;
    %ix/getv/s 4, v0x55f1e1381a30_0;
    %load/vec4a v0x55f1e14d6440, 4;
    %parti/s 8, 16, 6;
    %store/vec4 v0x55f1e1492700_0, 0, 8;
    %ix/getv/s 4, v0x55f1e1381a30_0;
    %load/vec4a v0x55f1e14d6440, 4;
    %parti/s 8, 8, 5;
    %store/vec4 v0x55f1e149a080_0, 0, 8;
    %ix/getv/s 4, v0x55f1e1381a30_0;
    %load/vec4a v0x55f1e14d6440, 4;
    %parti/s 8, 0, 2;
    %store/vec4 v0x55f1e145d120_0, 0, 8;
    %vpi_call 2 65 "$write", "%d %d %d %d \012", v0x55f1e14adf00_0, v0x55f1e1492700_0, v0x55f1e149a080_0, v0x55f1e145d120_0 {0 0 0};
    %load/vec4 v0x55f1e1381a30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f1e1381a30_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
S_0x55f1e146a280 .scope module, "sram_16x128b" "sram_16x128b" 3 3;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "csb";
    .port_info 2 /INPUT 1 "wsb";
    .port_info 3 /INPUT 128 "wdata";
    .port_info 4 /INPUT 6 "waddr";
    .port_info 5 /INPUT 6 "raddr";
    .port_info 6 /OUTPUT 128 "rdata";
P_0x55f1e14ca860 .param/l "WEIGHT_PIXEL_NUM" 1 3 15, +C4<00000000000000000000000000001000>;
P_0x55f1e14ca8a0 .param/l "WEIGHT_WIDTH" 1 3 14, +C4<00000000000000000000000000010000>;
v0x55f1e14d6e40_0 .var "_rdata", 127 0;
o0x7ff20e177558 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f1e14d6f40_0 .net "clk", 0 0, o0x7ff20e177558;  0 drivers
o0x7ff20e177588 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f1e14d7000_0 .net "csb", 0 0, o0x7ff20e177588;  0 drivers
v0x55f1e14d70a0 .array "mem", 15 0, 127 0;
o0x7ff20e1775b8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x55f1e14d7160_0 .net "raddr", 5 0, o0x7ff20e1775b8;  0 drivers
v0x55f1e14d7290_0 .var "rdata", 127 0;
o0x7ff20e177618 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x55f1e14d7370_0 .net "waddr", 5 0, o0x7ff20e177618;  0 drivers
o0x7ff20e177648 .functor BUFZ 128, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55f1e14d7450_0 .net "wdata", 127 0, o0x7ff20e177648;  0 drivers
o0x7ff20e177678 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f1e14d7530_0 .net "wsb", 0 0, o0x7ff20e177678;  0 drivers
E_0x55f1e14cc0f0 .event edge, v0x55f1e14d6e40_0;
E_0x55f1e14cc130 .event posedge, v0x55f1e14d6f40_0;
S_0x55f1e146e7d0 .scope task, "dis" "dis" 3 56, 3 56 0, S_0x55f1e146a280;
 .timescale -9 -10;
v0x55f1e14d6b10_0 .var/i "i", 31 0;
TD_sram_16x128b.dis ;
    %pushi/vec4 21, 0, 32;
    %store/vec4 v0x55f1e14d6b10_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x55f1e14d6b10_0;
    %cmpi/s 41, 0, 32;
    %jmp/0xz T_2.3, 5;
    %vpi_call 3 59 "$display", "%b", &A<v0x55f1e14d70a0, v0x55f1e14d6b10_0 > {0 0 0};
    %load/vec4 v0x55f1e14d6b10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f1e14d6b10_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
S_0x55f1e146ecb0 .scope task, "load_w" "load_w" 3 49, 3 49 0, S_0x55f1e146a280;
 .timescale -9 -10;
v0x55f1e14d6c80_0 .var/i "index", 31 0;
v0x55f1e14d6d60_0 .var "weight_input", 127 0;
TD_sram_16x128b.load_w ;
    %load/vec4 v0x55f1e14d6d60_0;
    %ix/getv/s 4, v0x55f1e14d6c80_0;
    %store/vec4a v0x55f1e14d70a0, 4, 0;
    %end;
S_0x55f1e1461bd0 .scope module, "test_tpu" "test_tpu" 4 8;
 .timescale -9 -10;
P_0x55f1e146a760 .param/l "ARRAY_SIZE" 1 4 14, +C4<00000000000000000000000000001000>;
P_0x55f1e146a7a0 .param/l "DATA_WIDTH" 1 4 10, +C4<00000000000000000000000000001000>;
P_0x55f1e146a7e0 .param/l "OUT_DATA_WIDTH" 1 4 11, +C4<00000000000000000000000000010000>;
P_0x55f1e146a820 .param/l "SRAM_DATA_WIDTH" 1 4 12, +C4<00000000000000000000000000100000>;
P_0x55f1e146a860 .param/l "WEIGHT_NUM" 1 4 13, +C4<00000000000000000000000000011001>;
P_0x55f1e146a8a0 .param/l "WEIGHT_WIDTH" 1 4 13, +C4<00000000000000000000000000000100>;
v0x55f1e14ec7f0 .array "a0", 26 0, 31 0;
v0x55f1e14ec8d0 .array "a1", 26 0, 31 0;
v0x55f1e14ec990 .array "b0", 26 0, 31 0;
v0x55f1e14eca30 .array "b1", 26 0, 31 0;
v0x55f1e14ecaf0_0 .net "c00", 63 0, L_0x55f1e14eeab0;  1 drivers
v0x55f1e14ecc00_0 .net "c01", 63 0, L_0x55f1e14ef030;  1 drivers
v0x55f1e14ecca0_0 .net "c10", 63 0, L_0x55f1e14ef750;  1 drivers
v0x55f1e14ecd40_0 .net "c11", 63 0, L_0x55f1e14efe20;  1 drivers
v0x55f1e14ecde0_0 .net "c20", 63 0, L_0x55f1e14f0470;  1 drivers
v0x55f1e14ecf10_0 .net "c21", 63 0, L_0x55f1e14f0b40;  1 drivers
v0x55f1e14ecfb0_0 .net "c30", 63 0, L_0x55f1e14f1440;  1 drivers
v0x55f1e14ed050_0 .net "c31", 63 0, L_0x55f1e14f1a10;  1 drivers
v0x55f1e14ed0f0_0 .net "c40", 63 0, L_0x55f1e14f2290;  1 drivers
v0x55f1e14ed190_0 .net "c41", 63 0, L_0x55f1e14f2ae0;  1 drivers
v0x55f1e14ed230_0 .net "c50", 63 0, L_0x55f1e14f34a0;  1 drivers
v0x55f1e14ed2d0_0 .net "c51", 63 0, L_0x55f1e14f3d90;  1 drivers
v0x55f1e14ed370_0 .net "c60", 63 0, L_0x55f1e14f4840;  1 drivers
v0x55f1e14ed410_0 .net "c61", 63 0, L_0x55f1e14f51d0;  1 drivers
v0x55f1e14ed4e0_0 .net "c70", 63 0, L_0x55f1e14f5d70;  1 drivers
v0x55f1e14ed5b0_0 .net "c71", 63 0, L_0x55f1e14f6710;  1 drivers
v0x55f1e14ed680_0 .var "clock", 0 0;
v0x55f1e14ed720_0 .var/i "cycle_cnt", 31 0;
v0x55f1e14ed7e0 .array "golden1", 7 0, 127 0;
v0x55f1e14ed8a0 .array "golden2", 7 0, 127 0;
v0x55f1e14ed960 .array "golden3", 7 0, 127 0;
v0x55f1e14eda20_0 .net "input_ready", 0 0, L_0x55f1e1508ab0;  1 drivers
v0x55f1e14edaf0_0 .var "input_start", 0 0;
v0x55f1e14edbc0_0 .var "input_valid", 0 0;
v0x55f1e14edc90_0 .var/i "k", 31 0;
v0x55f1e14edd30 .array "mat1", 23 0, 63 0;
v0x55f1e14eddd0 .array "mat2", 23 0, 63 0;
v0x55f1e14ede90_0 .var "output_ready", 0 0;
v0x55f1e14edf60_0 .net "output_valid", 0 0, L_0x55f1e1508e90;  1 drivers
v0x55f1e14ee030_0 .var "reset", 0 0;
v0x55f1e14ee100_0 .var "sram_num", 9 0;
v0x55f1e14ee1d0_0 .var "sram_raddr", 9 0;
v0x55f1e14ee2a0_0 .var "sram_rdata_a0", 31 0;
v0x55f1e14ee370_0 .var "sram_rdata_a1", 31 0;
v0x55f1e14ee440_0 .var "sram_rdata_b0", 31 0;
v0x55f1e14ee510_0 .var "sram_rdata_b1", 31 0;
v0x55f1e14ee5e0_0 .var/i "z", 31 0;
E_0x55f1e139e490 .event negedge, v0x55f1e14db2e0_0;
S_0x55f1e14d77a0 .scope module, "my" "MMMMIOBlackBox" 4 114, 5 3 0, S_0x55f1e1461bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "input_start";
    .port_info 3 /OUTPUT 1 "input_ready";
    .port_info 4 /INPUT 1 "input_valid";
    .port_info 5 /INPUT 1 "output_ready";
    .port_info 6 /OUTPUT 1 "output_valid";
    .port_info 7 /INPUT 32 "sram_rdata_a0";
    .port_info 8 /INPUT 32 "sram_rdata_a1";
    .port_info 9 /INPUT 32 "sram_rdata_b0";
    .port_info 10 /INPUT 32 "sram_rdata_b1";
    .port_info 11 /INPUT 10 "sram_raddr";
    .port_info 12 /INPUT 10 "sram_num";
    .port_info 13 /OUTPUT 64 "c00";
    .port_info 14 /OUTPUT 64 "c01";
    .port_info 15 /OUTPUT 64 "c10";
    .port_info 16 /OUTPUT 64 "c11";
    .port_info 17 /OUTPUT 64 "c20";
    .port_info 18 /OUTPUT 64 "c21";
    .port_info 19 /OUTPUT 64 "c30";
    .port_info 20 /OUTPUT 64 "c31";
    .port_info 21 /OUTPUT 64 "c40";
    .port_info 22 /OUTPUT 64 "c41";
    .port_info 23 /OUTPUT 64 "c50";
    .port_info 24 /OUTPUT 64 "c51";
    .port_info 25 /OUTPUT 64 "c60";
    .port_info 26 /OUTPUT 64 "c61";
    .port_info 27 /OUTPUT 64 "c70";
    .port_info 28 /OUTPUT 64 "c71";
P_0x55f1e14d7950 .param/l "ARRAY_SIZE" 0 5 5, +C4<00000000000000000000000000001000>;
P_0x55f1e14d7990 .param/l "DATA_WIDTH" 0 5 7, +C4<00000000000000000000000000001000>;
P_0x55f1e14d79d0 .param/l "SRAM_DATA_WIDTH" 0 5 6, +C4<00000000000000000000000000100000>;
P_0x55f1e14d7a10 .param/l "S_DONE" 1 5 151, C4<10>;
P_0x55f1e14d7a50 .param/l "S_IDLE" 1 5 151, C4<00>;
P_0x55f1e14d7a90 .param/l "S_RUN" 1 5 151, C4<01>;
P_0x55f1e14d7ad0 .param/l "S_WRITE" 1 5 151, C4<11>;
P_0x55f1e14d7b10 .param/l "W" 0 5 8, +C4<00000000000000000000000000010000>;
P_0x55f1e14d7b50 .param/l "WIDTH" 0 5 4, +C4<00000000000000000000000000100000>;
v0x55f1e14e5290_0 .net *"_ivl_100", 15 0, L_0x55f1e14f1530;  1 drivers
v0x55f1e14e5390_0 .net *"_ivl_103", 15 0, L_0x55f1e14f1320;  1 drivers
v0x55f1e14e5470_0 .net *"_ivl_106", 15 0, L_0x55f1e14f1790;  1 drivers
v0x55f1e14e5560_0 .net *"_ivl_109", 15 0, L_0x55f1e14f1970;  1 drivers
v0x55f1e14e5640_0 .net *"_ivl_11", 15 0, L_0x55f1e14ee980;  1 drivers
v0x55f1e14e5770_0 .net *"_ivl_114", 15 0, L_0x55f1e14f1d40;  1 drivers
v0x55f1e14e5850_0 .net *"_ivl_117", 15 0, L_0x55f1e14f1de0;  1 drivers
v0x55f1e14e5930_0 .net *"_ivl_120", 15 0, L_0x55f1e14f1fe0;  1 drivers
v0x55f1e14e5a10_0 .net *"_ivl_123", 15 0, L_0x55f1e14f2080;  1 drivers
v0x55f1e14e5af0_0 .net *"_ivl_128", 15 0, L_0x55f1e14f24c0;  1 drivers
v0x55f1e14e5bd0_0 .net *"_ivl_131", 15 0, L_0x55f1e14f2770;  1 drivers
v0x55f1e14e5cb0_0 .net *"_ivl_134", 15 0, L_0x55f1e14f2810;  1 drivers
v0x55f1e14e5d90_0 .net *"_ivl_137", 15 0, L_0x55f1e14f2a40;  1 drivers
v0x55f1e14e5e70_0 .net *"_ivl_142", 15 0, L_0x55f1e14f2eb0;  1 drivers
v0x55f1e14e5f50_0 .net *"_ivl_145", 15 0, L_0x55f1e14f2f50;  1 drivers
v0x55f1e14e6030_0 .net *"_ivl_148", 15 0, L_0x55f1e14f31a0;  1 drivers
v0x55f1e14e6110_0 .net *"_ivl_151", 15 0, L_0x55f1e14f3240;  1 drivers
v0x55f1e14e6300_0 .net *"_ivl_156", 15 0, L_0x55f1e14f36d0;  1 drivers
v0x55f1e14e63e0_0 .net *"_ivl_159", 15 0, L_0x55f1e14f39d0;  1 drivers
v0x55f1e14e64c0_0 .net *"_ivl_16", 15 0, L_0x55f1e14eecc0;  1 drivers
v0x55f1e14e65a0_0 .net *"_ivl_162", 15 0, L_0x55f1e14f3a70;  1 drivers
v0x55f1e14e6680_0 .net *"_ivl_165", 15 0, L_0x55f1e14f3cf0;  1 drivers
v0x55f1e14e6760_0 .net *"_ivl_170", 15 0, L_0x55f1e14f41b0;  1 drivers
v0x55f1e14e6840_0 .net *"_ivl_173", 15 0, L_0x55f1e14f4250;  1 drivers
v0x55f1e14e6920_0 .net *"_ivl_176", 15 0, L_0x55f1e14f44f0;  1 drivers
v0x55f1e14e6a00_0 .net *"_ivl_179", 15 0, L_0x55f1e14f4590;  1 drivers
v0x55f1e14e6ae0_0 .net *"_ivl_184", 15 0, L_0x55f1e14f4a70;  1 drivers
v0x55f1e14e6bc0_0 .net *"_ivl_187", 15 0, L_0x55f1e14f4dc0;  1 drivers
v0x55f1e14e6ca0_0 .net *"_ivl_19", 15 0, L_0x55f1e14eeda0;  1 drivers
v0x55f1e14e6d80_0 .net *"_ivl_190", 15 0, L_0x55f1e14f4e60;  1 drivers
v0x55f1e14e6e60_0 .net *"_ivl_193", 15 0, L_0x55f1e14f5130;  1 drivers
v0x55f1e14e6f40_0 .net *"_ivl_198", 15 0, L_0x55f1e14f5640;  1 drivers
v0x55f1e14e7020_0 .net *"_ivl_2", 15 0, L_0x55f1e14ee680;  1 drivers
v0x55f1e14e7310_0 .net *"_ivl_201", 15 0, L_0x55f1e14f56e0;  1 drivers
v0x55f1e14e73f0_0 .net *"_ivl_204", 15 0, L_0x55f1e14f59d0;  1 drivers
v0x55f1e14e74d0_0 .net *"_ivl_207", 15 0, L_0x55f1e14f5a70;  1 drivers
v0x55f1e14e75b0_0 .net *"_ivl_212", 15 0, L_0x55f1e14f5fa0;  1 drivers
v0x55f1e14e7690_0 .net *"_ivl_215", 15 0, L_0x55f1e14f62b0;  1 drivers
v0x55f1e14e7770_0 .net *"_ivl_218", 15 0, L_0x55f1e14f6350;  1 drivers
v0x55f1e14e7850_0 .net *"_ivl_22", 15 0, L_0x55f1e14eee40;  1 drivers
v0x55f1e14e7930_0 .net *"_ivl_221", 15 0, L_0x55f1e14f6670;  1 drivers
L_0x7ff20e12e648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f1e14e7a10_0 .net/2u *"_ivl_226", 1 0, L_0x7ff20e12e648;  1 drivers
L_0x7ff20e12e690 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55f1e14e7af0_0 .net/2u *"_ivl_230", 1 0, L_0x7ff20e12e690;  1 drivers
L_0x7ff20e12e6d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f1e14e7bd0_0 .net/2u *"_ivl_234", 1 0, L_0x7ff20e12e6d8;  1 drivers
v0x55f1e14e7cb0_0 .net *"_ivl_25", 15 0, L_0x55f1e14eef30;  1 drivers
v0x55f1e14e7d90_0 .net *"_ivl_30", 15 0, L_0x55f1e14ef2f0;  1 drivers
v0x55f1e14e7e70_0 .net *"_ivl_33", 15 0, L_0x55f1e14ef390;  1 drivers
v0x55f1e14e7f50_0 .net *"_ivl_36", 15 0, L_0x55f1e14ef4f0;  1 drivers
v0x55f1e14e8030_0 .net *"_ivl_39", 15 0, L_0x55f1e14ef5e0;  1 drivers
v0x55f1e14e8110_0 .net *"_ivl_44", 15 0, L_0x55f1e14ef980;  1 drivers
v0x55f1e14e81f0_0 .net *"_ivl_47", 15 0, L_0x55f1e14efb00;  1 drivers
v0x55f1e14e82d0_0 .net *"_ivl_5", 15 0, L_0x55f1e14ee780;  1 drivers
v0x55f1e14e83b0_0 .net *"_ivl_50", 15 0, L_0x55f1e14efbf0;  1 drivers
v0x55f1e14e8490_0 .net *"_ivl_53", 15 0, L_0x55f1e14efd80;  1 drivers
v0x55f1e14e8570_0 .net *"_ivl_58", 15 0, L_0x55f1e14efce0;  1 drivers
v0x55f1e14e8650_0 .net *"_ivl_61", 15 0, L_0x55f1e14f0100;  1 drivers
v0x55f1e14e8730_0 .net *"_ivl_64", 15 0, L_0x55f1e14f0260;  1 drivers
v0x55f1e14e8810_0 .net *"_ivl_67", 15 0, L_0x55f1e14f0300;  1 drivers
v0x55f1e14e88f0_0 .net *"_ivl_72", 15 0, L_0x55f1e14f06a0;  1 drivers
v0x55f1e14e89d0_0 .net *"_ivl_75", 15 0, L_0x55f1e14f0820;  1 drivers
v0x55f1e14e8ab0_0 .net *"_ivl_78", 15 0, L_0x55f1e14f08c0;  1 drivers
v0x55f1e14e8b90_0 .net *"_ivl_8", 15 0, L_0x55f1e14ee880;  1 drivers
v0x55f1e14e8c70_0 .net *"_ivl_81", 15 0, L_0x55f1e14f0aa0;  1 drivers
v0x55f1e14e8d50_0 .net *"_ivl_86", 15 0, L_0x55f1e14f0e70;  1 drivers
v0x55f1e14e8e30_0 .net *"_ivl_89", 15 0, L_0x55f1e14f0f10;  1 drivers
v0x55f1e14e8f10_0 .net *"_ivl_92", 15 0, L_0x55f1e14f10c0;  1 drivers
v0x55f1e14e8ff0_0 .net *"_ivl_95", 15 0, L_0x55f1e14f11f0;  1 drivers
v0x55f1e14e90d0_0 .net "busy", 0 0, L_0x55f1e1509020;  1 drivers
v0x55f1e14e9190_0 .net "c00", 63 0, L_0x55f1e14eeab0;  alias, 1 drivers
v0x55f1e14e9270_0 .net "c01", 63 0, L_0x55f1e14ef030;  alias, 1 drivers
v0x55f1e14e9350_0 .net "c10", 63 0, L_0x55f1e14ef750;  alias, 1 drivers
v0x55f1e14e9430_0 .net "c11", 63 0, L_0x55f1e14efe20;  alias, 1 drivers
v0x55f1e14e9510_0 .net "c20", 63 0, L_0x55f1e14f0470;  alias, 1 drivers
v0x55f1e14e95f0_0 .net "c21", 63 0, L_0x55f1e14f0b40;  alias, 1 drivers
v0x55f1e14e96d0_0 .net "c30", 63 0, L_0x55f1e14f1440;  alias, 1 drivers
v0x55f1e14e97b0_0 .net "c31", 63 0, L_0x55f1e14f1a10;  alias, 1 drivers
v0x55f1e14e9890_0 .net "c40", 63 0, L_0x55f1e14f2290;  alias, 1 drivers
v0x55f1e14e9970_0 .net "c41", 63 0, L_0x55f1e14f2ae0;  alias, 1 drivers
v0x55f1e14e9a50_0 .net "c50", 63 0, L_0x55f1e14f34a0;  alias, 1 drivers
v0x55f1e14e9b30_0 .net "c51", 63 0, L_0x55f1e14f3d90;  alias, 1 drivers
v0x55f1e14e9c10_0 .net "c60", 63 0, L_0x55f1e14f4840;  alias, 1 drivers
v0x55f1e14e9cf0_0 .net "c61", 63 0, L_0x55f1e14f51d0;  alias, 1 drivers
v0x55f1e14e9dd0_0 .net "c70", 63 0, L_0x55f1e14f5d70;  alias, 1 drivers
v0x55f1e14e9eb0_0 .net "c71", 63 0, L_0x55f1e14f6710;  alias, 1 drivers
v0x55f1e14e9f90_0 .net "clock", 0 0, v0x55f1e14ed680_0;  1 drivers
v0x55f1e14ea030_0 .net "data_set", 9 0, v0x55f1e14e11a0_0;  1 drivers
v0x55f1e14ea0f0_0 .net "input_ready", 0 0, L_0x55f1e1508ab0;  alias, 1 drivers
v0x55f1e14ea1b0_0 .net "input_start", 0 0, v0x55f1e14edaf0_0;  1 drivers
v0x55f1e14ea270_0 .net "input_valid", 0 0, v0x55f1e14edbc0_0;  1 drivers
v0x55f1e14ea330 .array "mem_a", 1211 0, 63 0;
v0x55f1e14ea3f0 .array "mem_b", 1211 0, 63 0;
v0x55f1e14ea4b0 .array "mem_c0", 15 0, 127 0;
v0x55f1e14ea770_0 .net "output_ready", 0 0, v0x55f1e14ede90_0;  1 drivers
v0x55f1e14ea830_0 .net "output_valid", 0 0, L_0x55f1e1508e90;  alias, 1 drivers
v0x55f1e14ea8f0_0 .net "reset", 0 0, v0x55f1e14ee030_0;  1 drivers
v0x55f1e14ea9b0_0 .net "sram_num", 9 0, v0x55f1e14ee100_0;  1 drivers
v0x55f1e14eaa90_0 .net "sram_raddr", 9 0, v0x55f1e14ee1d0_0;  1 drivers
v0x55f1e14eab70_0 .net "sram_rdata_a0", 31 0, v0x55f1e14ee2a0_0;  1 drivers
v0x55f1e14eac50_0 .net "sram_rdata_a1", 31 0, v0x55f1e14ee370_0;  1 drivers
v0x55f1e14ead30_0 .net "sram_rdata_b0", 31 0, v0x55f1e14ee440_0;  1 drivers
v0x55f1e14eae10_0 .net "sram_rdata_b1", 31 0, v0x55f1e14ee510_0;  1 drivers
v0x55f1e14eaef0_0 .var "state", 1 0;
v0x55f1e14eafd0_0 .net "tpu_finish", 0 0, v0x55f1e14e1810_0;  1 drivers
v0x55f1e14eb070_0 .net "tpu_raddr_a0", 9 0, v0x55f1e14db720_0;  1 drivers
v0x55f1e14eb180_0 .net "tpu_raddr_a1", 9 0, v0x55f1e14db8e0_0;  1 drivers
v0x55f1e14eb290_0 .net "tpu_raddr_b0", 9 0, v0x55f1e14db3a0_0;  1 drivers
v0x55f1e14eb3a0_0 .net "tpu_raddr_b1", 9 0, v0x55f1e14db560_0;  1 drivers
v0x55f1e14eb4b0_0 .var "tpu_rdata_a0", 31 0;
v0x55f1e14eb5c0_0 .var "tpu_rdata_a1", 31 0;
v0x55f1e14eb6d0_0 .var "tpu_rdata_b0", 31 0;
v0x55f1e14eb7e0_0 .var "tpu_rdata_b1", 31 0;
v0x55f1e14eb8f0_0 .var "tpu_start", 0 0;
v0x55f1e14eb9e0_0 .net "tpu_waddr_c0", 5 0, v0x55f1e14e2510_0;  1 drivers
v0x55f1e14ebaf0_0 .net "tpu_wdata_c0", 127 0, v0x55f1e14e2a30_0;  1 drivers
v0x55f1e14ebc00_0 .net "tpu_write_enable_c0", 0 0, v0x55f1e14e3120_0;  1 drivers
v0x55f1e14ea4b0_0 .array/port v0x55f1e14ea4b0, 0;
L_0x55f1e14ee680 .part v0x55f1e14ea4b0_0, 112, 16;
v0x55f1e14ea4b0_1 .array/port v0x55f1e14ea4b0, 1;
L_0x55f1e14ee780 .part v0x55f1e14ea4b0_1, 112, 16;
v0x55f1e14ea4b0_2 .array/port v0x55f1e14ea4b0, 2;
L_0x55f1e14ee880 .part v0x55f1e14ea4b0_2, 112, 16;
v0x55f1e14ea4b0_3 .array/port v0x55f1e14ea4b0, 3;
L_0x55f1e14ee980 .part v0x55f1e14ea4b0_3, 112, 16;
L_0x55f1e14eeab0 .concat [ 16 16 16 16], L_0x55f1e14ee980, L_0x55f1e14ee880, L_0x55f1e14ee780, L_0x55f1e14ee680;
v0x55f1e14ea4b0_4 .array/port v0x55f1e14ea4b0, 4;
L_0x55f1e14eecc0 .part v0x55f1e14ea4b0_4, 112, 16;
v0x55f1e14ea4b0_5 .array/port v0x55f1e14ea4b0, 5;
L_0x55f1e14eeda0 .part v0x55f1e14ea4b0_5, 112, 16;
v0x55f1e14ea4b0_6 .array/port v0x55f1e14ea4b0, 6;
L_0x55f1e14eee40 .part v0x55f1e14ea4b0_6, 112, 16;
v0x55f1e14ea4b0_7 .array/port v0x55f1e14ea4b0, 7;
L_0x55f1e14eef30 .part v0x55f1e14ea4b0_7, 112, 16;
L_0x55f1e14ef030 .concat [ 16 16 16 16], L_0x55f1e14eef30, L_0x55f1e14eee40, L_0x55f1e14eeda0, L_0x55f1e14eecc0;
L_0x55f1e14ef2f0 .part v0x55f1e14ea4b0_1, 96, 16;
L_0x55f1e14ef390 .part v0x55f1e14ea4b0_2, 96, 16;
L_0x55f1e14ef4f0 .part v0x55f1e14ea4b0_3, 96, 16;
L_0x55f1e14ef5e0 .part v0x55f1e14ea4b0_4, 96, 16;
L_0x55f1e14ef750 .concat [ 16 16 16 16], L_0x55f1e14ef5e0, L_0x55f1e14ef4f0, L_0x55f1e14ef390, L_0x55f1e14ef2f0;
L_0x55f1e14ef980 .part v0x55f1e14ea4b0_5, 96, 16;
L_0x55f1e14efb00 .part v0x55f1e14ea4b0_6, 96, 16;
L_0x55f1e14efbf0 .part v0x55f1e14ea4b0_7, 96, 16;
v0x55f1e14ea4b0_8 .array/port v0x55f1e14ea4b0, 8;
L_0x55f1e14efd80 .part v0x55f1e14ea4b0_8, 112, 16;
L_0x55f1e14efe20 .concat [ 16 16 16 16], L_0x55f1e14efd80, L_0x55f1e14efbf0, L_0x55f1e14efb00, L_0x55f1e14ef980;
L_0x55f1e14efce0 .part v0x55f1e14ea4b0_2, 80, 16;
L_0x55f1e14f0100 .part v0x55f1e14ea4b0_3, 80, 16;
L_0x55f1e14f0260 .part v0x55f1e14ea4b0_4, 80, 16;
L_0x55f1e14f0300 .part v0x55f1e14ea4b0_5, 80, 16;
L_0x55f1e14f0470 .concat [ 16 16 16 16], L_0x55f1e14f0300, L_0x55f1e14f0260, L_0x55f1e14f0100, L_0x55f1e14efce0;
L_0x55f1e14f06a0 .part v0x55f1e14ea4b0_6, 80, 16;
L_0x55f1e14f0820 .part v0x55f1e14ea4b0_7, 80, 16;
L_0x55f1e14f08c0 .part v0x55f1e14ea4b0_8, 96, 16;
v0x55f1e14ea4b0_9 .array/port v0x55f1e14ea4b0, 9;
L_0x55f1e14f0aa0 .part v0x55f1e14ea4b0_9, 112, 16;
L_0x55f1e14f0b40 .concat [ 16 16 16 16], L_0x55f1e14f0aa0, L_0x55f1e14f08c0, L_0x55f1e14f0820, L_0x55f1e14f06a0;
L_0x55f1e14f0e70 .part v0x55f1e14ea4b0_3, 64, 16;
L_0x55f1e14f0f10 .part v0x55f1e14ea4b0_4, 64, 16;
L_0x55f1e14f10c0 .part v0x55f1e14ea4b0_5, 64, 16;
L_0x55f1e14f11f0 .part v0x55f1e14ea4b0_6, 64, 16;
L_0x55f1e14f1440 .concat [ 16 16 16 16], L_0x55f1e14f11f0, L_0x55f1e14f10c0, L_0x55f1e14f0f10, L_0x55f1e14f0e70;
L_0x55f1e14f1530 .part v0x55f1e14ea4b0_7, 64, 16;
L_0x55f1e14f1320 .part v0x55f1e14ea4b0_8, 80, 16;
L_0x55f1e14f1790 .part v0x55f1e14ea4b0_9, 96, 16;
v0x55f1e14ea4b0_10 .array/port v0x55f1e14ea4b0, 10;
L_0x55f1e14f1970 .part v0x55f1e14ea4b0_10, 112, 16;
L_0x55f1e14f1a10 .concat [ 16 16 16 16], L_0x55f1e14f1970, L_0x55f1e14f1790, L_0x55f1e14f1320, L_0x55f1e14f1530;
L_0x55f1e14f1d40 .part v0x55f1e14ea4b0_4, 48, 16;
L_0x55f1e14f1de0 .part v0x55f1e14ea4b0_5, 48, 16;
L_0x55f1e14f1fe0 .part v0x55f1e14ea4b0_6, 48, 16;
L_0x55f1e14f2080 .part v0x55f1e14ea4b0_7, 48, 16;
L_0x55f1e14f2290 .concat [ 16 16 16 16], L_0x55f1e14f2080, L_0x55f1e14f1fe0, L_0x55f1e14f1de0, L_0x55f1e14f1d40;
L_0x55f1e14f24c0 .part v0x55f1e14ea4b0_8, 64, 16;
L_0x55f1e14f2770 .part v0x55f1e14ea4b0_9, 80, 16;
L_0x55f1e14f2810 .part v0x55f1e14ea4b0_10, 96, 16;
v0x55f1e14ea4b0_11 .array/port v0x55f1e14ea4b0, 11;
L_0x55f1e14f2a40 .part v0x55f1e14ea4b0_11, 112, 16;
L_0x55f1e14f2ae0 .concat [ 16 16 16 16], L_0x55f1e14f2a40, L_0x55f1e14f2810, L_0x55f1e14f2770, L_0x55f1e14f24c0;
L_0x55f1e14f2eb0 .part v0x55f1e14ea4b0_5, 32, 16;
L_0x55f1e14f2f50 .part v0x55f1e14ea4b0_6, 32, 16;
L_0x55f1e14f31a0 .part v0x55f1e14ea4b0_7, 32, 16;
L_0x55f1e14f3240 .part v0x55f1e14ea4b0_8, 48, 16;
L_0x55f1e14f34a0 .concat [ 16 16 16 16], L_0x55f1e14f3240, L_0x55f1e14f31a0, L_0x55f1e14f2f50, L_0x55f1e14f2eb0;
L_0x55f1e14f36d0 .part v0x55f1e14ea4b0_9, 64, 16;
L_0x55f1e14f39d0 .part v0x55f1e14ea4b0_10, 80, 16;
L_0x55f1e14f3a70 .part v0x55f1e14ea4b0_11, 96, 16;
v0x55f1e14ea4b0_12 .array/port v0x55f1e14ea4b0, 12;
L_0x55f1e14f3cf0 .part v0x55f1e14ea4b0_12, 112, 16;
L_0x55f1e14f3d90 .concat [ 16 16 16 16], L_0x55f1e14f3cf0, L_0x55f1e14f3a70, L_0x55f1e14f39d0, L_0x55f1e14f36d0;
L_0x55f1e14f41b0 .part v0x55f1e14ea4b0_6, 16, 16;
L_0x55f1e14f4250 .part v0x55f1e14ea4b0_7, 16, 16;
L_0x55f1e14f44f0 .part v0x55f1e14ea4b0_8, 32, 16;
L_0x55f1e14f4590 .part v0x55f1e14ea4b0_9, 48, 16;
L_0x55f1e14f4840 .concat [ 16 16 16 16], L_0x55f1e14f4590, L_0x55f1e14f44f0, L_0x55f1e14f4250, L_0x55f1e14f41b0;
L_0x55f1e14f4a70 .part v0x55f1e14ea4b0_10, 64, 16;
L_0x55f1e14f4dc0 .part v0x55f1e14ea4b0_11, 80, 16;
L_0x55f1e14f4e60 .part v0x55f1e14ea4b0_12, 96, 16;
v0x55f1e14ea4b0_13 .array/port v0x55f1e14ea4b0, 13;
L_0x55f1e14f5130 .part v0x55f1e14ea4b0_13, 112, 16;
L_0x55f1e14f51d0 .concat [ 16 16 16 16], L_0x55f1e14f5130, L_0x55f1e14f4e60, L_0x55f1e14f4dc0, L_0x55f1e14f4a70;
L_0x55f1e14f5640 .part v0x55f1e14ea4b0_7, 0, 16;
L_0x55f1e14f56e0 .part v0x55f1e14ea4b0_8, 16, 16;
L_0x55f1e14f59d0 .part v0x55f1e14ea4b0_9, 32, 16;
L_0x55f1e14f5a70 .part v0x55f1e14ea4b0_10, 48, 16;
L_0x55f1e14f5d70 .concat [ 16 16 16 16], L_0x55f1e14f5a70, L_0x55f1e14f59d0, L_0x55f1e14f56e0, L_0x55f1e14f5640;
L_0x55f1e14f5fa0 .part v0x55f1e14ea4b0_11, 64, 16;
L_0x55f1e14f62b0 .part v0x55f1e14ea4b0_12, 80, 16;
L_0x55f1e14f6350 .part v0x55f1e14ea4b0_13, 96, 16;
v0x55f1e14ea4b0_14 .array/port v0x55f1e14ea4b0, 14;
L_0x55f1e14f6670 .part v0x55f1e14ea4b0_14, 112, 16;
L_0x55f1e14f6710 .concat [ 16 16 16 16], L_0x55f1e14f6670, L_0x55f1e14f6350, L_0x55f1e14f62b0, L_0x55f1e14f5fa0;
L_0x55f1e1508a10 .reduce/nor v0x55f1e14ee030_0;
L_0x55f1e1508ab0 .cmp/eq 2, v0x55f1e14eaef0_0, L_0x7ff20e12e648;
L_0x55f1e1508e90 .cmp/eq 2, v0x55f1e14eaef0_0, L_0x7ff20e12e690;
L_0x55f1e1509020 .cmp/ne 2, v0x55f1e14eaef0_0, L_0x7ff20e12e6d8;
S_0x55f1e14d8290 .scope module, "my_tpu_top" "tpu_top" 5 115, 6 1 0, S_0x55f1e14d77a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "srstn";
    .port_info 2 /INPUT 1 "tpu_start";
    .port_info 3 /INPUT 32 "sram_rdata_w0";
    .port_info 4 /INPUT 32 "sram_rdata_w1";
    .port_info 5 /INPUT 32 "sram_rdata_d0";
    .port_info 6 /INPUT 32 "sram_rdata_d1";
    .port_info 7 /OUTPUT 10 "sram_raddr_w0";
    .port_info 8 /OUTPUT 10 "sram_raddr_w1";
    .port_info 9 /OUTPUT 10 "sram_raddr_d0";
    .port_info 10 /OUTPUT 10 "sram_raddr_d1";
    .port_info 11 /OUTPUT 1 "sram_write_enable_a0";
    .port_info 12 /OUTPUT 128 "sram_wdata_a";
    .port_info 13 /OUTPUT 6 "sram_waddr_a";
    .port_info 14 /OUTPUT 1 "sram_write_enable_b0";
    .port_info 15 /OUTPUT 128 "sram_wdata_b";
    .port_info 16 /OUTPUT 6 "sram_waddr_b";
    .port_info 17 /OUTPUT 1 "sram_write_enable_c0";
    .port_info 18 /OUTPUT 128 "sram_wdata_c";
    .port_info 19 /OUTPUT 6 "sram_waddr_c";
    .port_info 20 /OUTPUT 10 "data_set";
    .port_info 21 /OUTPUT 1 "tpu_done";
P_0x55f1e14d8470 .param/l "ARRAY_SIZE" 0 6 2, +C4<00000000000000000000000000001000>;
P_0x55f1e14d84b0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
P_0x55f1e14d84f0 .param/l "ORI_WIDTH" 1 6 43, +C4<0000000000000000000000000000010101>;
P_0x55f1e14d8530 .param/l "OUTPUT_DATA_WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
P_0x55f1e14d8570 .param/l "SRAM_DATA_WIDTH" 0 6 3, +C4<00000000000000000000000000100000>;
v0x55f1e14e3800_0 .net "addr_serial_num", 6 0, v0x55f1e14e0c50_0;  1 drivers
v0x55f1e14e3930_0 .net "alu_start", 0 0, v0x55f1e14e0e20_0;  1 drivers
v0x55f1e14e3a40_0 .net "clk", 0 0, v0x55f1e14ed680_0;  alias, 1 drivers
v0x55f1e14e3ae0_0 .net "cycle_num", 8 0, v0x55f1e14e1010_0;  1 drivers
v0x55f1e14e3b80_0 .net "data_set", 9 0, v0x55f1e14e11a0_0;  alias, 1 drivers
v0x55f1e14e3cc0_0 .net "matrix_index", 5 0, v0x55f1e14e1360_0;  1 drivers
v0x55f1e14e3d80_0 .net/s "ori_data", 167 0, v0x55f1e14df220_0;  1 drivers
v0x55f1e14e3e90_0 .net/s "quantized_data", 127 0, v0x55f1e14dc3f0_0;  1 drivers
v0x55f1e14e3fa0_0 .net "sram_raddr_d0", 9 0, v0x55f1e14db3a0_0;  alias, 1 drivers
v0x55f1e14e40f0_0 .net "sram_raddr_d1", 9 0, v0x55f1e14db560_0;  alias, 1 drivers
v0x55f1e14e4190_0 .net "sram_raddr_w0", 9 0, v0x55f1e14db720_0;  alias, 1 drivers
v0x55f1e14e4230_0 .net "sram_raddr_w1", 9 0, v0x55f1e14db8e0_0;  alias, 1 drivers
v0x55f1e14e42d0_0 .net "sram_rdata_d0", 31 0, v0x55f1e14eb6d0_0;  1 drivers
v0x55f1e14e4370_0 .net "sram_rdata_d1", 31 0, v0x55f1e14eb7e0_0;  1 drivers
v0x55f1e14e4410_0 .net "sram_rdata_w0", 31 0, v0x55f1e14eb4b0_0;  1 drivers
v0x55f1e14e44b0_0 .net "sram_rdata_w1", 31 0, v0x55f1e14eb5c0_0;  1 drivers
v0x55f1e14e4580_0 .net "sram_waddr_a", 5 0, v0x55f1e14e2510_0;  alias, 1 drivers
v0x55f1e14e4760_0 .net "sram_waddr_b", 5 0, v0x55f1e14e26b0_0;  1 drivers
v0x55f1e14e4830_0 .net "sram_waddr_c", 5 0, v0x55f1e14e2870_0;  1 drivers
v0x55f1e14e4900_0 .net "sram_wdata_a", 127 0, v0x55f1e14e2a30_0;  alias, 1 drivers
v0x55f1e14e49d0_0 .net "sram_wdata_b", 127 0, v0x55f1e14e2bf0_0;  1 drivers
v0x55f1e14e4aa0_0 .net "sram_wdata_c", 127 0, v0x55f1e14e2db0_0;  1 drivers
v0x55f1e14e4b70_0 .net "sram_write_enable", 0 0, v0x55f1e14e14e0_0;  1 drivers
v0x55f1e14e4c10_0 .net "sram_write_enable_a0", 0 0, v0x55f1e14e3120_0;  alias, 1 drivers
v0x55f1e14e4cb0_0 .net "sram_write_enable_b0", 0 0, v0x55f1e14e3280_0;  1 drivers
v0x55f1e14e4d80_0 .net "sram_write_enable_c0", 0 0, v0x55f1e14e3400_0;  1 drivers
v0x55f1e14e4e50_0 .net "srstn", 0 0, L_0x55f1e1508a10;  1 drivers
v0x55f1e14e4ef0_0 .net "tpu_done", 0 0, v0x55f1e14e1810_0;  alias, 1 drivers
v0x55f1e14e4fc0_0 .net "tpu_start", 0 0, v0x55f1e14eb8f0_0;  1 drivers
S_0x55f1e14d8a60 .scope module, "addr_sel" "addr_sel" 6 67, 7 4 0, S_0x55f1e14d8290;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 7 "addr_serial_num";
    .port_info 2 /OUTPUT 10 "sram_raddr_w0";
    .port_info 3 /OUTPUT 10 "sram_raddr_w1";
    .port_info 4 /OUTPUT 10 "sram_raddr_d0";
    .port_info 5 /OUTPUT 10 "sram_raddr_d1";
L_0x55f1e14adde0 .functor AND 1, L_0x55f1e1507030, L_0x55f1e1507260, C4<1>, C4<1>;
L_0x55f1e1507940 .functor AND 1, L_0x55f1e15080d0, L_0x55f1e15083a0, C4<1>, C4<1>;
v0x55f1e14d8dc0_0 .net *"_ivl_0", 31 0, L_0x55f1e14f6bd0;  1 drivers
v0x55f1e14d8ec0_0 .net *"_ivl_10", 9 0, L_0x55f1e1506c80;  1 drivers
L_0x7ff20e12e0f0 .functor BUFT 1, C4<0001111111>, C4<0>, C4<0>, C4<0>;
v0x55f1e14d8fa0_0 .net/2u *"_ivl_12", 9 0, L_0x7ff20e12e0f0;  1 drivers
v0x55f1e14d9090_0 .net *"_ivl_16", 31 0, L_0x55f1e1506ef0;  1 drivers
L_0x7ff20e12e138 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f1e14d9170_0 .net *"_ivl_19", 24 0, L_0x7ff20e12e138;  1 drivers
L_0x7ff20e12e180 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55f1e14d92a0_0 .net/2u *"_ivl_20", 31 0, L_0x7ff20e12e180;  1 drivers
v0x55f1e14d9380_0 .net *"_ivl_22", 0 0, L_0x55f1e1507030;  1 drivers
v0x55f1e14d9440_0 .net *"_ivl_24", 31 0, L_0x55f1e1507170;  1 drivers
L_0x7ff20e12e1c8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f1e14d9520_0 .net *"_ivl_27", 24 0, L_0x7ff20e12e1c8;  1 drivers
L_0x7ff20e12e210 .functor BUFT 1, C4<00000000000000000000000001100110>, C4<0>, C4<0>, C4<0>;
v0x55f1e14d9600_0 .net/2u *"_ivl_28", 31 0, L_0x7ff20e12e210;  1 drivers
L_0x7ff20e12e018 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f1e14d96e0_0 .net *"_ivl_3", 24 0, L_0x7ff20e12e018;  1 drivers
v0x55f1e14d97c0_0 .net *"_ivl_30", 0 0, L_0x55f1e1507260;  1 drivers
v0x55f1e14d9880_0 .net *"_ivl_33", 0 0, L_0x55f1e14adde0;  1 drivers
L_0x7ff20e12e258 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55f1e14d9940_0 .net/2u *"_ivl_34", 2 0, L_0x7ff20e12e258;  1 drivers
L_0x7ff20e12e2a0 .functor BUFT 1, C4<0000100>, C4<0>, C4<0>, C4<0>;
v0x55f1e14d9a20_0 .net/2u *"_ivl_36", 6 0, L_0x7ff20e12e2a0;  1 drivers
v0x55f1e14d9b00_0 .net *"_ivl_38", 6 0, L_0x55f1e1507520;  1 drivers
L_0x7ff20e12e060 .functor BUFT 1, C4<00000000000000000000000001100010>, C4<0>, C4<0>, C4<0>;
v0x55f1e14d9be0_0 .net/2u *"_ivl_4", 31 0, L_0x7ff20e12e060;  1 drivers
v0x55f1e14d9cc0_0 .net *"_ivl_40", 9 0, L_0x55f1e15075c0;  1 drivers
L_0x7ff20e12e2e8 .functor BUFT 1, C4<0001111111>, C4<0>, C4<0>, C4<0>;
v0x55f1e14d9da0_0 .net/2u *"_ivl_42", 9 0, L_0x7ff20e12e2e8;  1 drivers
v0x55f1e14d9e80_0 .net *"_ivl_46", 31 0, L_0x55f1e15078a0;  1 drivers
L_0x7ff20e12e330 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f1e14d9f60_0 .net *"_ivl_49", 24 0, L_0x7ff20e12e330;  1 drivers
L_0x7ff20e12e378 .functor BUFT 1, C4<00000000000000000000000001100010>, C4<0>, C4<0>, C4<0>;
v0x55f1e14da040_0 .net/2u *"_ivl_50", 31 0, L_0x7ff20e12e378;  1 drivers
v0x55f1e14da120_0 .net *"_ivl_52", 0 0, L_0x55f1e1507a00;  1 drivers
L_0x7ff20e12e3c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55f1e14da1e0_0 .net/2u *"_ivl_54", 2 0, L_0x7ff20e12e3c0;  1 drivers
v0x55f1e14da2c0_0 .net *"_ivl_56", 9 0, L_0x55f1e1507b40;  1 drivers
L_0x7ff20e12e408 .functor BUFT 1, C4<0001111111>, C4<0>, C4<0>, C4<0>;
v0x55f1e14da3a0_0 .net/2u *"_ivl_58", 9 0, L_0x7ff20e12e408;  1 drivers
v0x55f1e14da480_0 .net *"_ivl_6", 0 0, L_0x55f1e14ea5d0;  1 drivers
v0x55f1e14da540_0 .net *"_ivl_62", 31 0, L_0x55f1e1507e40;  1 drivers
L_0x7ff20e12e450 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f1e14da620_0 .net *"_ivl_65", 24 0, L_0x7ff20e12e450;  1 drivers
L_0x7ff20e12e498 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55f1e14da700_0 .net/2u *"_ivl_66", 31 0, L_0x7ff20e12e498;  1 drivers
v0x55f1e14da7e0_0 .net *"_ivl_68", 0 0, L_0x55f1e15080d0;  1 drivers
v0x55f1e14da8a0_0 .net *"_ivl_70", 31 0, L_0x55f1e1508210;  1 drivers
L_0x7ff20e12e4e0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f1e14da980_0 .net *"_ivl_73", 24 0, L_0x7ff20e12e4e0;  1 drivers
L_0x7ff20e12e528 .functor BUFT 1, C4<00000000000000000000000001100110>, C4<0>, C4<0>, C4<0>;
v0x55f1e14daa60_0 .net/2u *"_ivl_74", 31 0, L_0x7ff20e12e528;  1 drivers
v0x55f1e14dab40_0 .net *"_ivl_76", 0 0, L_0x55f1e15083a0;  1 drivers
v0x55f1e14dac00_0 .net *"_ivl_79", 0 0, L_0x55f1e1507940;  1 drivers
L_0x7ff20e12e0a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55f1e14dacc0_0 .net/2u *"_ivl_8", 2 0, L_0x7ff20e12e0a8;  1 drivers
L_0x7ff20e12e570 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55f1e14dada0_0 .net/2u *"_ivl_80", 2 0, L_0x7ff20e12e570;  1 drivers
L_0x7ff20e12e5b8 .functor BUFT 1, C4<0000100>, C4<0>, C4<0>, C4<0>;
v0x55f1e14dae80_0 .net/2u *"_ivl_82", 6 0, L_0x7ff20e12e5b8;  1 drivers
v0x55f1e14daf60_0 .net *"_ivl_84", 6 0, L_0x55f1e1508580;  1 drivers
v0x55f1e14db040_0 .net *"_ivl_86", 9 0, L_0x55f1e15082b0;  1 drivers
L_0x7ff20e12e600 .functor BUFT 1, C4<0001111111>, C4<0>, C4<0>, C4<0>;
v0x55f1e14db120_0 .net/2u *"_ivl_88", 9 0, L_0x7ff20e12e600;  1 drivers
v0x55f1e14db200_0 .net "addr_serial_num", 6 0, v0x55f1e14e0c50_0;  alias, 1 drivers
v0x55f1e14db2e0_0 .net "clk", 0 0, v0x55f1e14ed680_0;  alias, 1 drivers
v0x55f1e14db3a0_0 .var "sram_raddr_d0", 9 0;
v0x55f1e14db480_0 .net "sram_raddr_d0_nx", 9 0, L_0x55f1e1507cb0;  1 drivers
v0x55f1e14db560_0 .var "sram_raddr_d1", 9 0;
v0x55f1e14db640_0 .net "sram_raddr_d1_nx", 9 0, L_0x55f1e15087c0;  1 drivers
v0x55f1e14db720_0 .var "sram_raddr_w0", 9 0;
v0x55f1e14db800_0 .net "sram_raddr_w0_nx", 9 0, L_0x55f1e1506db0;  1 drivers
v0x55f1e14db8e0_0 .var "sram_raddr_w1", 9 0;
v0x55f1e14db9c0_0 .net "sram_raddr_w1_nx", 9 0, L_0x55f1e1507760;  1 drivers
E_0x55f1e14d8d40 .event posedge, v0x55f1e14db2e0_0;
L_0x55f1e14f6bd0 .concat [ 7 25 0 0], v0x55f1e14e0c50_0, L_0x7ff20e12e018;
L_0x55f1e14ea5d0 .cmp/ge 32, L_0x7ff20e12e060, L_0x55f1e14f6bd0;
L_0x55f1e1506c80 .concat [ 7 3 0 0], v0x55f1e14e0c50_0, L_0x7ff20e12e0a8;
L_0x55f1e1506db0 .functor MUXZ 10, L_0x7ff20e12e0f0, L_0x55f1e1506c80, L_0x55f1e14ea5d0, C4<>;
L_0x55f1e1506ef0 .concat [ 7 25 0 0], v0x55f1e14e0c50_0, L_0x7ff20e12e138;
L_0x55f1e1507030 .cmp/ge 32, L_0x55f1e1506ef0, L_0x7ff20e12e180;
L_0x55f1e1507170 .concat [ 7 25 0 0], v0x55f1e14e0c50_0, L_0x7ff20e12e1c8;
L_0x55f1e1507260 .cmp/ge 32, L_0x7ff20e12e210, L_0x55f1e1507170;
L_0x55f1e1507520 .arith/sub 7, v0x55f1e14e0c50_0, L_0x7ff20e12e2a0;
L_0x55f1e15075c0 .concat [ 7 3 0 0], L_0x55f1e1507520, L_0x7ff20e12e258;
L_0x55f1e1507760 .functor MUXZ 10, L_0x7ff20e12e2e8, L_0x55f1e15075c0, L_0x55f1e14adde0, C4<>;
L_0x55f1e15078a0 .concat [ 7 25 0 0], v0x55f1e14e0c50_0, L_0x7ff20e12e330;
L_0x55f1e1507a00 .cmp/ge 32, L_0x7ff20e12e378, L_0x55f1e15078a0;
L_0x55f1e1507b40 .concat [ 7 3 0 0], v0x55f1e14e0c50_0, L_0x7ff20e12e3c0;
L_0x55f1e1507cb0 .functor MUXZ 10, L_0x7ff20e12e408, L_0x55f1e1507b40, L_0x55f1e1507a00, C4<>;
L_0x55f1e1507e40 .concat [ 7 25 0 0], v0x55f1e14e0c50_0, L_0x7ff20e12e450;
L_0x55f1e15080d0 .cmp/ge 32, L_0x55f1e1507e40, L_0x7ff20e12e498;
L_0x55f1e1508210 .concat [ 7 25 0 0], v0x55f1e14e0c50_0, L_0x7ff20e12e4e0;
L_0x55f1e15083a0 .cmp/ge 32, L_0x7ff20e12e528, L_0x55f1e1508210;
L_0x55f1e1508580 .arith/sub 7, v0x55f1e14e0c50_0, L_0x7ff20e12e5b8;
L_0x55f1e15082b0 .concat [ 7 3 0 0], L_0x55f1e1508580, L_0x7ff20e12e570;
L_0x55f1e15087c0 .functor MUXZ 10, L_0x7ff20e12e600, L_0x55f1e15082b0, L_0x55f1e1507940, C4<>;
S_0x55f1e14dbba0 .scope module, "quantize" "quantize" 6 87, 8 3 0, S_0x55f1e14d8290;
 .timescale -9 -10;
    .port_info 0 /INPUT 168 "ori_data";
    .port_info 1 /OUTPUT 128 "quantized_data";
P_0x55f1e1359c40 .param/l "ARRAY_SIZE" 0 8 4, +C4<00000000000000000000000000001000>;
P_0x55f1e1359c80 .param/l "DATA_WIDTH" 0 8 6, +C4<00000000000000000000000000001000>;
P_0x55f1e1359cc0 .param/l "ORI_WIDTH" 1 8 15, +C4<0000000000000000000000000000010101>;
P_0x55f1e1359d00 .param/l "OUTPUT_DATA_WIDTH" 0 8 7, +C4<00000000000000000000000000010000>;
P_0x55f1e1359d40 .param/l "SRAM_DATA_WIDTH" 0 8 5, +C4<00000000000000000000000000100000>;
P_0x55f1e1359d80 .param/l "max_val" 1 8 14, +C4<00000000000000000111111111111111>;
P_0x55f1e1359dc0 .param/l "min_val" 1 8 14, +C4<11111111111111111000000000000000>;
v0x55f1e14dc120_0 .var/i "i", 31 0;
v0x55f1e14dc220_0 .net/s "ori_data", 167 0, v0x55f1e14df220_0;  alias, 1 drivers
v0x55f1e14dc300_0 .var/s "ori_shifted_data", 20 0;
v0x55f1e14dc3f0_0 .var/s "quantized_data", 127 0;
E_0x55f1e14dc0a0 .event edge, v0x55f1e14dc220_0, v0x55f1e14dc300_0;
S_0x55f1e14dc530 .scope module, "systolic" "systolic" 6 101, 9 4 0, S_0x55f1e14d8290;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "srstn";
    .port_info 2 /INPUT 1 "alu_start";
    .port_info 3 /INPUT 9 "cycle_num";
    .port_info 4 /INPUT 32 "sram_rdata_w0";
    .port_info 5 /INPUT 32 "sram_rdata_w1";
    .port_info 6 /INPUT 32 "sram_rdata_d0";
    .port_info 7 /INPUT 32 "sram_rdata_d1";
    .port_info 8 /INPUT 6 "matrix_index";
    .port_info 9 /OUTPUT 168 "mul_outcome";
P_0x55f1e14dc740 .param/l "ARRAY_SIZE" 0 9 5, +C4<00000000000000000000000000001000>;
P_0x55f1e14dc780 .param/l "DATA_WIDTH" 0 9 7, +C4<00000000000000000000000000001000>;
P_0x55f1e14dc7c0 .param/l "FIRST_OUT" 1 9 26, +C4<000000000000000000000000000001001>;
P_0x55f1e14dc800 .param/l "OUTCOME_WIDTH" 1 9 28, +C4<0000000000000000000000000000010101>;
P_0x55f1e14dc840 .param/l "PARALLEL_START" 1 9 27, +C4<0000000000000000000000000000010001>;
P_0x55f1e14dc880 .param/l "SRAM_DATA_WIDTH" 0 9 6, +C4<00000000000000000000000000100000>;
v0x55f1e14dd590_0 .net "alu_start", 0 0, v0x55f1e14e0e20_0;  alias, 1 drivers
v0x55f1e14dd650_0 .net "clk", 0 0, v0x55f1e14ed680_0;  alias, 1 drivers
v0x55f1e14dd740_0 .net "cycle_num", 8 0, v0x55f1e14e1010_0;  alias, 1 drivers
v0x55f1e14dd810 .array/s "data_queue", 63 0, 7 0;
v0x55f1e14de2c0_0 .var/i "i", 31 0;
v0x55f1e14de3f0_0 .var/i "j", 31 0;
v0x55f1e14de4d0_0 .var "lower_bound", 5 0;
v0x55f1e14de5b0_0 .net "matrix_index", 5 0, v0x55f1e14e1360_0;  alias, 1 drivers
v0x55f1e14de690 .array/s "matrix_mul_2D", 63 0, 20 0;
v0x55f1e14df160 .array/s "matrix_mul_2D_nx", 63 0, 20 0;
v0x55f1e14df220_0 .var/s "mul_outcome", 167 0;
v0x55f1e14df2e0_0 .var/s "mul_result", 15 0;
v0x55f1e14df3a0_0 .net "sram_rdata_d0", 31 0, v0x55f1e14eb6d0_0;  alias, 1 drivers
v0x55f1e14df480_0 .net "sram_rdata_d1", 31 0, v0x55f1e14eb7e0_0;  alias, 1 drivers
v0x55f1e14df560_0 .net "sram_rdata_w0", 31 0, v0x55f1e14eb4b0_0;  alias, 1 drivers
v0x55f1e14df640_0 .net "sram_rdata_w1", 31 0, v0x55f1e14eb5c0_0;  alias, 1 drivers
v0x55f1e14df720_0 .net "srstn", 0 0, L_0x55f1e1508a10;  alias, 1 drivers
v0x55f1e14df7e0_0 .var "upper_bound", 5 0;
v0x55f1e14df8c0 .array/s "weight_queue", 63 0, 7 0;
v0x55f1e14de690_0 .array/port v0x55f1e14de690, 0;
v0x55f1e14de690_1 .array/port v0x55f1e14de690, 1;
E_0x55f1e14dccd0/0 .event edge, v0x55f1e14de5b0_0, v0x55f1e14df7e0_0, v0x55f1e14de690_0, v0x55f1e14de690_1;
v0x55f1e14de690_2 .array/port v0x55f1e14de690, 2;
v0x55f1e14de690_3 .array/port v0x55f1e14de690, 3;
v0x55f1e14de690_4 .array/port v0x55f1e14de690, 4;
v0x55f1e14de690_5 .array/port v0x55f1e14de690, 5;
E_0x55f1e14dccd0/1 .event edge, v0x55f1e14de690_2, v0x55f1e14de690_3, v0x55f1e14de690_4, v0x55f1e14de690_5;
v0x55f1e14de690_6 .array/port v0x55f1e14de690, 6;
v0x55f1e14de690_7 .array/port v0x55f1e14de690, 7;
v0x55f1e14de690_8 .array/port v0x55f1e14de690, 8;
v0x55f1e14de690_9 .array/port v0x55f1e14de690, 9;
E_0x55f1e14dccd0/2 .event edge, v0x55f1e14de690_6, v0x55f1e14de690_7, v0x55f1e14de690_8, v0x55f1e14de690_9;
v0x55f1e14de690_10 .array/port v0x55f1e14de690, 10;
v0x55f1e14de690_11 .array/port v0x55f1e14de690, 11;
v0x55f1e14de690_12 .array/port v0x55f1e14de690, 12;
v0x55f1e14de690_13 .array/port v0x55f1e14de690, 13;
E_0x55f1e14dccd0/3 .event edge, v0x55f1e14de690_10, v0x55f1e14de690_11, v0x55f1e14de690_12, v0x55f1e14de690_13;
v0x55f1e14de690_14 .array/port v0x55f1e14de690, 14;
v0x55f1e14de690_15 .array/port v0x55f1e14de690, 15;
v0x55f1e14de690_16 .array/port v0x55f1e14de690, 16;
v0x55f1e14de690_17 .array/port v0x55f1e14de690, 17;
E_0x55f1e14dccd0/4 .event edge, v0x55f1e14de690_14, v0x55f1e14de690_15, v0x55f1e14de690_16, v0x55f1e14de690_17;
v0x55f1e14de690_18 .array/port v0x55f1e14de690, 18;
v0x55f1e14de690_19 .array/port v0x55f1e14de690, 19;
v0x55f1e14de690_20 .array/port v0x55f1e14de690, 20;
v0x55f1e14de690_21 .array/port v0x55f1e14de690, 21;
E_0x55f1e14dccd0/5 .event edge, v0x55f1e14de690_18, v0x55f1e14de690_19, v0x55f1e14de690_20, v0x55f1e14de690_21;
v0x55f1e14de690_22 .array/port v0x55f1e14de690, 22;
v0x55f1e14de690_23 .array/port v0x55f1e14de690, 23;
v0x55f1e14de690_24 .array/port v0x55f1e14de690, 24;
v0x55f1e14de690_25 .array/port v0x55f1e14de690, 25;
E_0x55f1e14dccd0/6 .event edge, v0x55f1e14de690_22, v0x55f1e14de690_23, v0x55f1e14de690_24, v0x55f1e14de690_25;
v0x55f1e14de690_26 .array/port v0x55f1e14de690, 26;
v0x55f1e14de690_27 .array/port v0x55f1e14de690, 27;
v0x55f1e14de690_28 .array/port v0x55f1e14de690, 28;
v0x55f1e14de690_29 .array/port v0x55f1e14de690, 29;
E_0x55f1e14dccd0/7 .event edge, v0x55f1e14de690_26, v0x55f1e14de690_27, v0x55f1e14de690_28, v0x55f1e14de690_29;
v0x55f1e14de690_30 .array/port v0x55f1e14de690, 30;
v0x55f1e14de690_31 .array/port v0x55f1e14de690, 31;
v0x55f1e14de690_32 .array/port v0x55f1e14de690, 32;
v0x55f1e14de690_33 .array/port v0x55f1e14de690, 33;
E_0x55f1e14dccd0/8 .event edge, v0x55f1e14de690_30, v0x55f1e14de690_31, v0x55f1e14de690_32, v0x55f1e14de690_33;
v0x55f1e14de690_34 .array/port v0x55f1e14de690, 34;
v0x55f1e14de690_35 .array/port v0x55f1e14de690, 35;
v0x55f1e14de690_36 .array/port v0x55f1e14de690, 36;
v0x55f1e14de690_37 .array/port v0x55f1e14de690, 37;
E_0x55f1e14dccd0/9 .event edge, v0x55f1e14de690_34, v0x55f1e14de690_35, v0x55f1e14de690_36, v0x55f1e14de690_37;
v0x55f1e14de690_38 .array/port v0x55f1e14de690, 38;
v0x55f1e14de690_39 .array/port v0x55f1e14de690, 39;
v0x55f1e14de690_40 .array/port v0x55f1e14de690, 40;
v0x55f1e14de690_41 .array/port v0x55f1e14de690, 41;
E_0x55f1e14dccd0/10 .event edge, v0x55f1e14de690_38, v0x55f1e14de690_39, v0x55f1e14de690_40, v0x55f1e14de690_41;
v0x55f1e14de690_42 .array/port v0x55f1e14de690, 42;
v0x55f1e14de690_43 .array/port v0x55f1e14de690, 43;
v0x55f1e14de690_44 .array/port v0x55f1e14de690, 44;
v0x55f1e14de690_45 .array/port v0x55f1e14de690, 45;
E_0x55f1e14dccd0/11 .event edge, v0x55f1e14de690_42, v0x55f1e14de690_43, v0x55f1e14de690_44, v0x55f1e14de690_45;
v0x55f1e14de690_46 .array/port v0x55f1e14de690, 46;
v0x55f1e14de690_47 .array/port v0x55f1e14de690, 47;
v0x55f1e14de690_48 .array/port v0x55f1e14de690, 48;
v0x55f1e14de690_49 .array/port v0x55f1e14de690, 49;
E_0x55f1e14dccd0/12 .event edge, v0x55f1e14de690_46, v0x55f1e14de690_47, v0x55f1e14de690_48, v0x55f1e14de690_49;
v0x55f1e14de690_50 .array/port v0x55f1e14de690, 50;
v0x55f1e14de690_51 .array/port v0x55f1e14de690, 51;
v0x55f1e14de690_52 .array/port v0x55f1e14de690, 52;
v0x55f1e14de690_53 .array/port v0x55f1e14de690, 53;
E_0x55f1e14dccd0/13 .event edge, v0x55f1e14de690_50, v0x55f1e14de690_51, v0x55f1e14de690_52, v0x55f1e14de690_53;
v0x55f1e14de690_54 .array/port v0x55f1e14de690, 54;
v0x55f1e14de690_55 .array/port v0x55f1e14de690, 55;
v0x55f1e14de690_56 .array/port v0x55f1e14de690, 56;
v0x55f1e14de690_57 .array/port v0x55f1e14de690, 57;
E_0x55f1e14dccd0/14 .event edge, v0x55f1e14de690_54, v0x55f1e14de690_55, v0x55f1e14de690_56, v0x55f1e14de690_57;
v0x55f1e14de690_58 .array/port v0x55f1e14de690, 58;
v0x55f1e14de690_59 .array/port v0x55f1e14de690, 59;
v0x55f1e14de690_60 .array/port v0x55f1e14de690, 60;
v0x55f1e14de690_61 .array/port v0x55f1e14de690, 61;
E_0x55f1e14dccd0/15 .event edge, v0x55f1e14de690_58, v0x55f1e14de690_59, v0x55f1e14de690_60, v0x55f1e14de690_61;
v0x55f1e14de690_62 .array/port v0x55f1e14de690, 62;
v0x55f1e14de690_63 .array/port v0x55f1e14de690, 63;
E_0x55f1e14dccd0/16 .event edge, v0x55f1e14de690_62, v0x55f1e14de690_63, v0x55f1e14de4d0_0;
E_0x55f1e14dccd0 .event/or E_0x55f1e14dccd0/0, E_0x55f1e14dccd0/1, E_0x55f1e14dccd0/2, E_0x55f1e14dccd0/3, E_0x55f1e14dccd0/4, E_0x55f1e14dccd0/5, E_0x55f1e14dccd0/6, E_0x55f1e14dccd0/7, E_0x55f1e14dccd0/8, E_0x55f1e14dccd0/9, E_0x55f1e14dccd0/10, E_0x55f1e14dccd0/11, E_0x55f1e14dccd0/12, E_0x55f1e14dccd0/13, E_0x55f1e14dccd0/14, E_0x55f1e14dccd0/15, E_0x55f1e14dccd0/16;
v0x55f1e14df8c0_0 .array/port v0x55f1e14df8c0, 0;
v0x55f1e14df8c0_1 .array/port v0x55f1e14df8c0, 1;
E_0x55f1e14dcf30/0 .event edge, v0x55f1e14dd590_0, v0x55f1e14dd740_0, v0x55f1e14df8c0_0, v0x55f1e14df8c0_1;
v0x55f1e14df8c0_2 .array/port v0x55f1e14df8c0, 2;
v0x55f1e14df8c0_3 .array/port v0x55f1e14df8c0, 3;
v0x55f1e14df8c0_4 .array/port v0x55f1e14df8c0, 4;
v0x55f1e14df8c0_5 .array/port v0x55f1e14df8c0, 5;
E_0x55f1e14dcf30/1 .event edge, v0x55f1e14df8c0_2, v0x55f1e14df8c0_3, v0x55f1e14df8c0_4, v0x55f1e14df8c0_5;
v0x55f1e14df8c0_6 .array/port v0x55f1e14df8c0, 6;
v0x55f1e14df8c0_7 .array/port v0x55f1e14df8c0, 7;
v0x55f1e14df8c0_8 .array/port v0x55f1e14df8c0, 8;
v0x55f1e14df8c0_9 .array/port v0x55f1e14df8c0, 9;
E_0x55f1e14dcf30/2 .event edge, v0x55f1e14df8c0_6, v0x55f1e14df8c0_7, v0x55f1e14df8c0_8, v0x55f1e14df8c0_9;
v0x55f1e14df8c0_10 .array/port v0x55f1e14df8c0, 10;
v0x55f1e14df8c0_11 .array/port v0x55f1e14df8c0, 11;
v0x55f1e14df8c0_12 .array/port v0x55f1e14df8c0, 12;
v0x55f1e14df8c0_13 .array/port v0x55f1e14df8c0, 13;
E_0x55f1e14dcf30/3 .event edge, v0x55f1e14df8c0_10, v0x55f1e14df8c0_11, v0x55f1e14df8c0_12, v0x55f1e14df8c0_13;
v0x55f1e14df8c0_14 .array/port v0x55f1e14df8c0, 14;
v0x55f1e14df8c0_15 .array/port v0x55f1e14df8c0, 15;
v0x55f1e14df8c0_16 .array/port v0x55f1e14df8c0, 16;
v0x55f1e14df8c0_17 .array/port v0x55f1e14df8c0, 17;
E_0x55f1e14dcf30/4 .event edge, v0x55f1e14df8c0_14, v0x55f1e14df8c0_15, v0x55f1e14df8c0_16, v0x55f1e14df8c0_17;
v0x55f1e14df8c0_18 .array/port v0x55f1e14df8c0, 18;
v0x55f1e14df8c0_19 .array/port v0x55f1e14df8c0, 19;
v0x55f1e14df8c0_20 .array/port v0x55f1e14df8c0, 20;
v0x55f1e14df8c0_21 .array/port v0x55f1e14df8c0, 21;
E_0x55f1e14dcf30/5 .event edge, v0x55f1e14df8c0_18, v0x55f1e14df8c0_19, v0x55f1e14df8c0_20, v0x55f1e14df8c0_21;
v0x55f1e14df8c0_22 .array/port v0x55f1e14df8c0, 22;
v0x55f1e14df8c0_23 .array/port v0x55f1e14df8c0, 23;
v0x55f1e14df8c0_24 .array/port v0x55f1e14df8c0, 24;
v0x55f1e14df8c0_25 .array/port v0x55f1e14df8c0, 25;
E_0x55f1e14dcf30/6 .event edge, v0x55f1e14df8c0_22, v0x55f1e14df8c0_23, v0x55f1e14df8c0_24, v0x55f1e14df8c0_25;
v0x55f1e14df8c0_26 .array/port v0x55f1e14df8c0, 26;
v0x55f1e14df8c0_27 .array/port v0x55f1e14df8c0, 27;
v0x55f1e14df8c0_28 .array/port v0x55f1e14df8c0, 28;
v0x55f1e14df8c0_29 .array/port v0x55f1e14df8c0, 29;
E_0x55f1e14dcf30/7 .event edge, v0x55f1e14df8c0_26, v0x55f1e14df8c0_27, v0x55f1e14df8c0_28, v0x55f1e14df8c0_29;
v0x55f1e14df8c0_30 .array/port v0x55f1e14df8c0, 30;
v0x55f1e14df8c0_31 .array/port v0x55f1e14df8c0, 31;
v0x55f1e14df8c0_32 .array/port v0x55f1e14df8c0, 32;
v0x55f1e14df8c0_33 .array/port v0x55f1e14df8c0, 33;
E_0x55f1e14dcf30/8 .event edge, v0x55f1e14df8c0_30, v0x55f1e14df8c0_31, v0x55f1e14df8c0_32, v0x55f1e14df8c0_33;
v0x55f1e14df8c0_34 .array/port v0x55f1e14df8c0, 34;
v0x55f1e14df8c0_35 .array/port v0x55f1e14df8c0, 35;
v0x55f1e14df8c0_36 .array/port v0x55f1e14df8c0, 36;
v0x55f1e14df8c0_37 .array/port v0x55f1e14df8c0, 37;
E_0x55f1e14dcf30/9 .event edge, v0x55f1e14df8c0_34, v0x55f1e14df8c0_35, v0x55f1e14df8c0_36, v0x55f1e14df8c0_37;
v0x55f1e14df8c0_38 .array/port v0x55f1e14df8c0, 38;
v0x55f1e14df8c0_39 .array/port v0x55f1e14df8c0, 39;
v0x55f1e14df8c0_40 .array/port v0x55f1e14df8c0, 40;
v0x55f1e14df8c0_41 .array/port v0x55f1e14df8c0, 41;
E_0x55f1e14dcf30/10 .event edge, v0x55f1e14df8c0_38, v0x55f1e14df8c0_39, v0x55f1e14df8c0_40, v0x55f1e14df8c0_41;
v0x55f1e14df8c0_42 .array/port v0x55f1e14df8c0, 42;
v0x55f1e14df8c0_43 .array/port v0x55f1e14df8c0, 43;
v0x55f1e14df8c0_44 .array/port v0x55f1e14df8c0, 44;
v0x55f1e14df8c0_45 .array/port v0x55f1e14df8c0, 45;
E_0x55f1e14dcf30/11 .event edge, v0x55f1e14df8c0_42, v0x55f1e14df8c0_43, v0x55f1e14df8c0_44, v0x55f1e14df8c0_45;
v0x55f1e14df8c0_46 .array/port v0x55f1e14df8c0, 46;
v0x55f1e14df8c0_47 .array/port v0x55f1e14df8c0, 47;
v0x55f1e14df8c0_48 .array/port v0x55f1e14df8c0, 48;
v0x55f1e14df8c0_49 .array/port v0x55f1e14df8c0, 49;
E_0x55f1e14dcf30/12 .event edge, v0x55f1e14df8c0_46, v0x55f1e14df8c0_47, v0x55f1e14df8c0_48, v0x55f1e14df8c0_49;
v0x55f1e14df8c0_50 .array/port v0x55f1e14df8c0, 50;
v0x55f1e14df8c0_51 .array/port v0x55f1e14df8c0, 51;
v0x55f1e14df8c0_52 .array/port v0x55f1e14df8c0, 52;
v0x55f1e14df8c0_53 .array/port v0x55f1e14df8c0, 53;
E_0x55f1e14dcf30/13 .event edge, v0x55f1e14df8c0_50, v0x55f1e14df8c0_51, v0x55f1e14df8c0_52, v0x55f1e14df8c0_53;
v0x55f1e14df8c0_54 .array/port v0x55f1e14df8c0, 54;
v0x55f1e14df8c0_55 .array/port v0x55f1e14df8c0, 55;
v0x55f1e14df8c0_56 .array/port v0x55f1e14df8c0, 56;
v0x55f1e14df8c0_57 .array/port v0x55f1e14df8c0, 57;
E_0x55f1e14dcf30/14 .event edge, v0x55f1e14df8c0_54, v0x55f1e14df8c0_55, v0x55f1e14df8c0_56, v0x55f1e14df8c0_57;
v0x55f1e14df8c0_58 .array/port v0x55f1e14df8c0, 58;
v0x55f1e14df8c0_59 .array/port v0x55f1e14df8c0, 59;
v0x55f1e14df8c0_60 .array/port v0x55f1e14df8c0, 60;
v0x55f1e14df8c0_61 .array/port v0x55f1e14df8c0, 61;
E_0x55f1e14dcf30/15 .event edge, v0x55f1e14df8c0_58, v0x55f1e14df8c0_59, v0x55f1e14df8c0_60, v0x55f1e14df8c0_61;
v0x55f1e14df8c0_62 .array/port v0x55f1e14df8c0, 62;
v0x55f1e14df8c0_63 .array/port v0x55f1e14df8c0, 63;
v0x55f1e14dd810_0 .array/port v0x55f1e14dd810, 0;
v0x55f1e14dd810_1 .array/port v0x55f1e14dd810, 1;
E_0x55f1e14dcf30/16 .event edge, v0x55f1e14df8c0_62, v0x55f1e14df8c0_63, v0x55f1e14dd810_0, v0x55f1e14dd810_1;
v0x55f1e14dd810_2 .array/port v0x55f1e14dd810, 2;
v0x55f1e14dd810_3 .array/port v0x55f1e14dd810, 3;
v0x55f1e14dd810_4 .array/port v0x55f1e14dd810, 4;
v0x55f1e14dd810_5 .array/port v0x55f1e14dd810, 5;
E_0x55f1e14dcf30/17 .event edge, v0x55f1e14dd810_2, v0x55f1e14dd810_3, v0x55f1e14dd810_4, v0x55f1e14dd810_5;
v0x55f1e14dd810_6 .array/port v0x55f1e14dd810, 6;
v0x55f1e14dd810_7 .array/port v0x55f1e14dd810, 7;
v0x55f1e14dd810_8 .array/port v0x55f1e14dd810, 8;
v0x55f1e14dd810_9 .array/port v0x55f1e14dd810, 9;
E_0x55f1e14dcf30/18 .event edge, v0x55f1e14dd810_6, v0x55f1e14dd810_7, v0x55f1e14dd810_8, v0x55f1e14dd810_9;
v0x55f1e14dd810_10 .array/port v0x55f1e14dd810, 10;
v0x55f1e14dd810_11 .array/port v0x55f1e14dd810, 11;
v0x55f1e14dd810_12 .array/port v0x55f1e14dd810, 12;
v0x55f1e14dd810_13 .array/port v0x55f1e14dd810, 13;
E_0x55f1e14dcf30/19 .event edge, v0x55f1e14dd810_10, v0x55f1e14dd810_11, v0x55f1e14dd810_12, v0x55f1e14dd810_13;
v0x55f1e14dd810_14 .array/port v0x55f1e14dd810, 14;
v0x55f1e14dd810_15 .array/port v0x55f1e14dd810, 15;
v0x55f1e14dd810_16 .array/port v0x55f1e14dd810, 16;
v0x55f1e14dd810_17 .array/port v0x55f1e14dd810, 17;
E_0x55f1e14dcf30/20 .event edge, v0x55f1e14dd810_14, v0x55f1e14dd810_15, v0x55f1e14dd810_16, v0x55f1e14dd810_17;
v0x55f1e14dd810_18 .array/port v0x55f1e14dd810, 18;
v0x55f1e14dd810_19 .array/port v0x55f1e14dd810, 19;
v0x55f1e14dd810_20 .array/port v0x55f1e14dd810, 20;
v0x55f1e14dd810_21 .array/port v0x55f1e14dd810, 21;
E_0x55f1e14dcf30/21 .event edge, v0x55f1e14dd810_18, v0x55f1e14dd810_19, v0x55f1e14dd810_20, v0x55f1e14dd810_21;
v0x55f1e14dd810_22 .array/port v0x55f1e14dd810, 22;
v0x55f1e14dd810_23 .array/port v0x55f1e14dd810, 23;
v0x55f1e14dd810_24 .array/port v0x55f1e14dd810, 24;
v0x55f1e14dd810_25 .array/port v0x55f1e14dd810, 25;
E_0x55f1e14dcf30/22 .event edge, v0x55f1e14dd810_22, v0x55f1e14dd810_23, v0x55f1e14dd810_24, v0x55f1e14dd810_25;
v0x55f1e14dd810_26 .array/port v0x55f1e14dd810, 26;
v0x55f1e14dd810_27 .array/port v0x55f1e14dd810, 27;
v0x55f1e14dd810_28 .array/port v0x55f1e14dd810, 28;
v0x55f1e14dd810_29 .array/port v0x55f1e14dd810, 29;
E_0x55f1e14dcf30/23 .event edge, v0x55f1e14dd810_26, v0x55f1e14dd810_27, v0x55f1e14dd810_28, v0x55f1e14dd810_29;
v0x55f1e14dd810_30 .array/port v0x55f1e14dd810, 30;
v0x55f1e14dd810_31 .array/port v0x55f1e14dd810, 31;
v0x55f1e14dd810_32 .array/port v0x55f1e14dd810, 32;
v0x55f1e14dd810_33 .array/port v0x55f1e14dd810, 33;
E_0x55f1e14dcf30/24 .event edge, v0x55f1e14dd810_30, v0x55f1e14dd810_31, v0x55f1e14dd810_32, v0x55f1e14dd810_33;
v0x55f1e14dd810_34 .array/port v0x55f1e14dd810, 34;
v0x55f1e14dd810_35 .array/port v0x55f1e14dd810, 35;
v0x55f1e14dd810_36 .array/port v0x55f1e14dd810, 36;
v0x55f1e14dd810_37 .array/port v0x55f1e14dd810, 37;
E_0x55f1e14dcf30/25 .event edge, v0x55f1e14dd810_34, v0x55f1e14dd810_35, v0x55f1e14dd810_36, v0x55f1e14dd810_37;
v0x55f1e14dd810_38 .array/port v0x55f1e14dd810, 38;
v0x55f1e14dd810_39 .array/port v0x55f1e14dd810, 39;
v0x55f1e14dd810_40 .array/port v0x55f1e14dd810, 40;
v0x55f1e14dd810_41 .array/port v0x55f1e14dd810, 41;
E_0x55f1e14dcf30/26 .event edge, v0x55f1e14dd810_38, v0x55f1e14dd810_39, v0x55f1e14dd810_40, v0x55f1e14dd810_41;
v0x55f1e14dd810_42 .array/port v0x55f1e14dd810, 42;
v0x55f1e14dd810_43 .array/port v0x55f1e14dd810, 43;
v0x55f1e14dd810_44 .array/port v0x55f1e14dd810, 44;
v0x55f1e14dd810_45 .array/port v0x55f1e14dd810, 45;
E_0x55f1e14dcf30/27 .event edge, v0x55f1e14dd810_42, v0x55f1e14dd810_43, v0x55f1e14dd810_44, v0x55f1e14dd810_45;
v0x55f1e14dd810_46 .array/port v0x55f1e14dd810, 46;
v0x55f1e14dd810_47 .array/port v0x55f1e14dd810, 47;
v0x55f1e14dd810_48 .array/port v0x55f1e14dd810, 48;
v0x55f1e14dd810_49 .array/port v0x55f1e14dd810, 49;
E_0x55f1e14dcf30/28 .event edge, v0x55f1e14dd810_46, v0x55f1e14dd810_47, v0x55f1e14dd810_48, v0x55f1e14dd810_49;
v0x55f1e14dd810_50 .array/port v0x55f1e14dd810, 50;
v0x55f1e14dd810_51 .array/port v0x55f1e14dd810, 51;
v0x55f1e14dd810_52 .array/port v0x55f1e14dd810, 52;
v0x55f1e14dd810_53 .array/port v0x55f1e14dd810, 53;
E_0x55f1e14dcf30/29 .event edge, v0x55f1e14dd810_50, v0x55f1e14dd810_51, v0x55f1e14dd810_52, v0x55f1e14dd810_53;
v0x55f1e14dd810_54 .array/port v0x55f1e14dd810, 54;
v0x55f1e14dd810_55 .array/port v0x55f1e14dd810, 55;
v0x55f1e14dd810_56 .array/port v0x55f1e14dd810, 56;
v0x55f1e14dd810_57 .array/port v0x55f1e14dd810, 57;
E_0x55f1e14dcf30/30 .event edge, v0x55f1e14dd810_54, v0x55f1e14dd810_55, v0x55f1e14dd810_56, v0x55f1e14dd810_57;
v0x55f1e14dd810_58 .array/port v0x55f1e14dd810, 58;
v0x55f1e14dd810_59 .array/port v0x55f1e14dd810, 59;
v0x55f1e14dd810_60 .array/port v0x55f1e14dd810, 60;
v0x55f1e14dd810_61 .array/port v0x55f1e14dd810, 61;
E_0x55f1e14dcf30/31 .event edge, v0x55f1e14dd810_58, v0x55f1e14dd810_59, v0x55f1e14dd810_60, v0x55f1e14dd810_61;
v0x55f1e14dd810_62 .array/port v0x55f1e14dd810, 62;
v0x55f1e14dd810_63 .array/port v0x55f1e14dd810, 63;
E_0x55f1e14dcf30/32 .event edge, v0x55f1e14dd810_62, v0x55f1e14dd810_63, v0x55f1e14df2e0_0, v0x55f1e14de690_0;
E_0x55f1e14dcf30/33 .event edge, v0x55f1e14de690_1, v0x55f1e14de690_2, v0x55f1e14de690_3, v0x55f1e14de690_4;
E_0x55f1e14dcf30/34 .event edge, v0x55f1e14de690_5, v0x55f1e14de690_6, v0x55f1e14de690_7, v0x55f1e14de690_8;
E_0x55f1e14dcf30/35 .event edge, v0x55f1e14de690_9, v0x55f1e14de690_10, v0x55f1e14de690_11, v0x55f1e14de690_12;
E_0x55f1e14dcf30/36 .event edge, v0x55f1e14de690_13, v0x55f1e14de690_14, v0x55f1e14de690_15, v0x55f1e14de690_16;
E_0x55f1e14dcf30/37 .event edge, v0x55f1e14de690_17, v0x55f1e14de690_18, v0x55f1e14de690_19, v0x55f1e14de690_20;
E_0x55f1e14dcf30/38 .event edge, v0x55f1e14de690_21, v0x55f1e14de690_22, v0x55f1e14de690_23, v0x55f1e14de690_24;
E_0x55f1e14dcf30/39 .event edge, v0x55f1e14de690_25, v0x55f1e14de690_26, v0x55f1e14de690_27, v0x55f1e14de690_28;
E_0x55f1e14dcf30/40 .event edge, v0x55f1e14de690_29, v0x55f1e14de690_30, v0x55f1e14de690_31, v0x55f1e14de690_32;
E_0x55f1e14dcf30/41 .event edge, v0x55f1e14de690_33, v0x55f1e14de690_34, v0x55f1e14de690_35, v0x55f1e14de690_36;
E_0x55f1e14dcf30/42 .event edge, v0x55f1e14de690_37, v0x55f1e14de690_38, v0x55f1e14de690_39, v0x55f1e14de690_40;
E_0x55f1e14dcf30/43 .event edge, v0x55f1e14de690_41, v0x55f1e14de690_42, v0x55f1e14de690_43, v0x55f1e14de690_44;
E_0x55f1e14dcf30/44 .event edge, v0x55f1e14de690_45, v0x55f1e14de690_46, v0x55f1e14de690_47, v0x55f1e14de690_48;
E_0x55f1e14dcf30/45 .event edge, v0x55f1e14de690_49, v0x55f1e14de690_50, v0x55f1e14de690_51, v0x55f1e14de690_52;
E_0x55f1e14dcf30/46 .event edge, v0x55f1e14de690_53, v0x55f1e14de690_54, v0x55f1e14de690_55, v0x55f1e14de690_56;
E_0x55f1e14dcf30/47 .event edge, v0x55f1e14de690_57, v0x55f1e14de690_58, v0x55f1e14de690_59, v0x55f1e14de690_60;
E_0x55f1e14dcf30/48 .event edge, v0x55f1e14de690_61, v0x55f1e14de690_62, v0x55f1e14de690_63;
E_0x55f1e14dcf30 .event/or E_0x55f1e14dcf30/0, E_0x55f1e14dcf30/1, E_0x55f1e14dcf30/2, E_0x55f1e14dcf30/3, E_0x55f1e14dcf30/4, E_0x55f1e14dcf30/5, E_0x55f1e14dcf30/6, E_0x55f1e14dcf30/7, E_0x55f1e14dcf30/8, E_0x55f1e14dcf30/9, E_0x55f1e14dcf30/10, E_0x55f1e14dcf30/11, E_0x55f1e14dcf30/12, E_0x55f1e14dcf30/13, E_0x55f1e14dcf30/14, E_0x55f1e14dcf30/15, E_0x55f1e14dcf30/16, E_0x55f1e14dcf30/17, E_0x55f1e14dcf30/18, E_0x55f1e14dcf30/19, E_0x55f1e14dcf30/20, E_0x55f1e14dcf30/21, E_0x55f1e14dcf30/22, E_0x55f1e14dcf30/23, E_0x55f1e14dcf30/24, E_0x55f1e14dcf30/25, E_0x55f1e14dcf30/26, E_0x55f1e14dcf30/27, E_0x55f1e14dcf30/28, E_0x55f1e14dcf30/29, E_0x55f1e14dcf30/30, E_0x55f1e14dcf30/31, E_0x55f1e14dcf30/32, E_0x55f1e14dcf30/33, E_0x55f1e14dcf30/34, E_0x55f1e14dcf30/35, E_0x55f1e14dcf30/36, E_0x55f1e14dcf30/37, E_0x55f1e14dcf30/38, E_0x55f1e14dcf30/39, E_0x55f1e14dcf30/40, E_0x55f1e14dcf30/41, E_0x55f1e14dcf30/42, E_0x55f1e14dcf30/43, E_0x55f1e14dcf30/44, E_0x55f1e14dcf30/45, E_0x55f1e14dcf30/46, E_0x55f1e14dcf30/47, E_0x55f1e14dcf30/48;
S_0x55f1e14e04d0 .scope module, "systolic_controll" "systolic_controll" 6 124, 10 3 0, S_0x55f1e14d8290;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "srstn";
    .port_info 2 /INPUT 1 "tpu_start";
    .port_info 3 /OUTPUT 1 "sram_write_enable";
    .port_info 4 /OUTPUT 7 "addr_serial_num";
    .port_info 5 /OUTPUT 1 "alu_start";
    .port_info 6 /OUTPUT 9 "cycle_num";
    .port_info 7 /OUTPUT 6 "matrix_index";
    .port_info 8 /OUTPUT 10 "data_set";
    .port_info 9 /OUTPUT 1 "tpu_done";
P_0x55f1e14e0660 .param/l "ARRAY_SIZE" 0 10 4, +C4<00000000000000000000000000001000>;
P_0x55f1e14e06a0 .param/l "IDLE" 1 10 25, C4<000>;
P_0x55f1e14e06e0 .param/l "LOAD_DATA" 1 10 25, C4<001>;
P_0x55f1e14e0720 .param/l "ROLLING" 1 10 25, C4<011>;
P_0x55f1e14e0760 .param/l "WAIT1" 1 10 25, C4<010>;
v0x55f1e14e0c50_0 .var "addr_serial_num", 6 0;
v0x55f1e14e0d60_0 .var "addr_serial_num_nx", 6 0;
v0x55f1e14e0e20_0 .var "alu_start", 0 0;
v0x55f1e14e0f20_0 .net "clk", 0 0, v0x55f1e14ed680_0;  alias, 1 drivers
v0x55f1e14e1010_0 .var "cycle_num", 8 0;
v0x55f1e14e1100_0 .var "cycle_num_nx", 8 0;
v0x55f1e14e11a0_0 .var "data_set", 9 0;
v0x55f1e14e1280_0 .var "data_set_nx", 9 0;
v0x55f1e14e1360_0 .var "matrix_index", 5 0;
v0x55f1e14e1420_0 .var "matrix_index_nx", 5 0;
v0x55f1e14e14e0_0 .var "sram_write_enable", 0 0;
v0x55f1e14e15a0_0 .net "srstn", 0 0, L_0x55f1e1508a10;  alias, 1 drivers
v0x55f1e14e1670_0 .var "state", 2 0;
v0x55f1e14e1730_0 .var "state_nx", 2 0;
v0x55f1e14e1810_0 .var "tpu_done", 0 0;
v0x55f1e14e18d0_0 .var "tpu_done_nx", 0 0;
v0x55f1e14e1990_0 .net "tpu_start", 0 0, v0x55f1e14eb8f0_0;  alias, 1 drivers
E_0x55f1e14e0b10 .event edge, v0x55f1e14e1670_0, v0x55f1e14dd740_0, v0x55f1e14de5b0_0, v0x55f1e14e11a0_0;
E_0x55f1e14e0b80 .event edge, v0x55f1e14df720_0, v0x55f1e14e1670_0, v0x55f1e14e1990_0, v0x55f1e14db200_0;
E_0x55f1e14e0bf0 .event edge, v0x55f1e14e1670_0, v0x55f1e14e1990_0, v0x55f1e14de5b0_0;
S_0x55f1e14e1bf0 .scope module, "write_out" "write_out" 6 145, 11 3 0, S_0x55f1e14d8290;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "srstn";
    .port_info 2 /INPUT 1 "sram_write_enable";
    .port_info 3 /INPUT 10 "data_set";
    .port_info 4 /INPUT 6 "matrix_index";
    .port_info 5 /INPUT 128 "quantized_data";
    .port_info 6 /OUTPUT 1 "sram_write_enable_a0";
    .port_info 7 /OUTPUT 128 "sram_wdata_a";
    .port_info 8 /OUTPUT 6 "sram_waddr_a";
    .port_info 9 /OUTPUT 1 "sram_write_enable_b0";
    .port_info 10 /OUTPUT 128 "sram_wdata_b";
    .port_info 11 /OUTPUT 6 "sram_waddr_b";
    .port_info 12 /OUTPUT 1 "sram_write_enable_c0";
    .port_info 13 /OUTPUT 128 "sram_wdata_c";
    .port_info 14 /OUTPUT 6 "sram_waddr_c";
P_0x55f1e14e1dd0 .param/l "ARRAY_SIZE" 0 11 4, +C4<00000000000000000000000000001000>;
P_0x55f1e14e1e10 .param/l "MAX_INDEX" 1 11 31, +C4<000000000000000000000000000000111>;
P_0x55f1e14e1e50 .param/l "OUTPUT_DATA_WIDTH" 0 11 5, +C4<00000000000000000000000000010000>;
v0x55f1e14e2070_0 .net "clk", 0 0, v0x55f1e14ed680_0;  alias, 1 drivers
v0x55f1e14e2130_0 .net "data_set", 9 0, v0x55f1e14e11a0_0;  alias, 1 drivers
v0x55f1e14e2220_0 .var/i "i", 31 0;
v0x55f1e14e22f0_0 .net "matrix_index", 5 0, v0x55f1e14e1360_0;  alias, 1 drivers
v0x55f1e14e2400_0 .net/s "quantized_data", 127 0, v0x55f1e14dc3f0_0;  alias, 1 drivers
v0x55f1e14e2510_0 .var "sram_waddr_a", 5 0;
v0x55f1e14e25d0_0 .var "sram_waddr_a_nx", 5 0;
v0x55f1e14e26b0_0 .var "sram_waddr_b", 5 0;
v0x55f1e14e2790_0 .var "sram_waddr_b_nx", 5 0;
v0x55f1e14e2870_0 .var "sram_waddr_c", 5 0;
v0x55f1e14e2950_0 .var "sram_waddr_c_nx", 5 0;
v0x55f1e14e2a30_0 .var "sram_wdata_a", 127 0;
v0x55f1e14e2b10_0 .var "sram_wdata_a_nx", 127 0;
v0x55f1e14e2bf0_0 .var "sram_wdata_b", 127 0;
v0x55f1e14e2cd0_0 .var "sram_wdata_b_nx", 127 0;
v0x55f1e14e2db0_0 .var "sram_wdata_c", 127 0;
v0x55f1e14e2e90_0 .var "sram_wdata_c_nx", 127 0;
v0x55f1e14e3080_0 .net "sram_write_enable", 0 0, v0x55f1e14e14e0_0;  alias, 1 drivers
v0x55f1e14e3120_0 .var "sram_write_enable_a0", 0 0;
v0x55f1e14e31c0_0 .var "sram_write_enable_a0_nx", 0 0;
v0x55f1e14e3280_0 .var "sram_write_enable_b0", 0 0;
v0x55f1e14e3340_0 .var "sram_write_enable_b0_nx", 0 0;
v0x55f1e14e3400_0 .var "sram_write_enable_c0", 0 0;
v0x55f1e14e34c0_0 .var "sram_write_enable_c0_nx", 0 0;
v0x55f1e14e3580_0 .net "srstn", 0 0, L_0x55f1e1508a10;  alias, 1 drivers
E_0x55f1e14e1ff0 .event edge, v0x55f1e14e14e0_0, v0x55f1e14de5b0_0, v0x55f1e14dc3f0_0;
S_0x55f1e14ec090 .scope task, "wout" "wout" 4 324, 4 324 0, S_0x55f1e1461bd0;
 .timescale -9 -10;
v0x55f1e14ec290_0 .var/i "this_i", 31 0;
v0x55f1e14ec370_0 .var/i "this_k", 31 0;
TD_test_tpu.wout ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f1e14ec370_0, 0, 32;
T_4.4 ;
    %load/vec4 v0x55f1e14ec370_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_4.5, 5;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x55f1e14ec290_0, 0, 32;
T_4.6 ;
    %load/vec4 v0x55f1e14ec290_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.7, 5;
    %ix/getv/s 4, v0x55f1e14ec370_0;
    %load/vec4a v0x55f1e14ea4b0, 4;
    %load/vec4 v0x55f1e14ec290_0;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %vpi_call 4 328 "$write", "%d ", S<0,vec4,s16> {1 0 0};
    %load/vec4 v0x55f1e14ec290_0;
    %subi 1, 0, 32;
    %store/vec4 v0x55f1e14ec290_0, 0, 32;
    %jmp T_4.6;
T_4.7 ;
    %vpi_call 4 330 "$write", "\012\012" {0 0 0};
    %load/vec4 v0x55f1e14ec370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f1e14ec370_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
    %end;
S_0x55f1e14ec450 .scope task, "wout2" "wout2" 4 334, 4 334 0, S_0x55f1e1461bd0;
 .timescale -9 -10;
v0x55f1e14ec630_0 .var/i "this_i", 31 0;
v0x55f1e14ec710_0 .var/i "this_k", 31 0;
TD_test_tpu.wout2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f1e14ec710_0, 0, 32;
T_5.8 ;
    %load/vec4 v0x55f1e14ec710_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.9, 5;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x55f1e14ec630_0, 0, 32;
T_5.10 ;
    %load/vec4 v0x55f1e14ec630_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.11, 5;
    %ix/getv/s 4, v0x55f1e14ec710_0;
    %load/vec4a v0x55f1e14ed7e0, 4;
    %load/vec4 v0x55f1e14ec630_0;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %vpi_call 4 338 "$write", "%h ", S<0,vec4,s16> {1 0 0};
    %load/vec4 v0x55f1e14ec630_0;
    %subi 1, 0, 32;
    %store/vec4 v0x55f1e14ec630_0, 0, 32;
    %jmp T_5.10;
T_5.11 ;
    %vpi_call 4 340 "$write", "\012\012" {0 0 0};
    %load/vec4 v0x55f1e14ec710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f1e14ec710_0, 0, 32;
    %jmp T_5.8;
T_5.9 ;
    %end;
    .scope S_0x55f1e14684a0;
T_6 ;
    %wait E_0x55f1e137bd30;
    %load/vec4 v0x55f1e14d6380_0;
    %inv;
    %load/vec4 v0x55f1e14d68d0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x55f1e14d6200_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x55f1e14d6710_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f1e14d6440, 0, 4;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0x55f1e14d67f0_0;
    %ix/getv 3, v0x55f1e14d6710_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f1e14d6440, 0, 4;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0x55f1e14d67f0_0;
    %ix/getv 3, v0x55f1e14d6710_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f1e14d6440, 4, 5;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0x55f1e14d67f0_0;
    %ix/getv 3, v0x55f1e14d6710_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f1e14d6440, 4, 5;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0x55f1e14d67f0_0;
    %ix/getv 3, v0x55f1e14d6710_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f1e14d6440, 4, 5;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55f1e14684a0;
T_7 ;
    %wait E_0x55f1e137bd30;
    %load/vec4 v0x55f1e14d6380_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %ix/getv 4, v0x55f1e14d6550_0;
    %load/vec4a v0x55f1e14d6440, 4;
    %assign/vec4 v0x55f1e14d6100_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55f1e14684a0;
T_8 ;
    %wait E_0x55f1e137bcf0;
    %load/vec4 v0x55f1e14d6100_0;
    %store/vec4 v0x55f1e14d6630_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55f1e146a280;
T_9 ;
    %wait E_0x55f1e14cc130;
    %load/vec4 v0x55f1e14d7000_0;
    %inv;
    %load/vec4 v0x55f1e14d7530_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x55f1e14d7450_0;
    %ix/getv 3, v0x55f1e14d7370_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f1e14d70a0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55f1e146a280;
T_10 ;
    %wait E_0x55f1e14cc130;
    %load/vec4 v0x55f1e14d7000_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %ix/getv 4, v0x55f1e14d7160_0;
    %load/vec4a v0x55f1e14d70a0, 4;
    %assign/vec4 v0x55f1e14d6e40_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55f1e146a280;
T_11 ;
    %wait E_0x55f1e14cc0f0;
    %load/vec4 v0x55f1e14d6e40_0;
    %store/vec4 v0x55f1e14d7290_0, 0, 128;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55f1e14d8a60;
T_12 ;
    %wait E_0x55f1e14d8d40;
    %load/vec4 v0x55f1e14db800_0;
    %assign/vec4 v0x55f1e14db720_0, 0;
    %load/vec4 v0x55f1e14db9c0_0;
    %assign/vec4 v0x55f1e14db8e0_0, 0;
    %load/vec4 v0x55f1e14db480_0;
    %assign/vec4 v0x55f1e14db3a0_0, 0;
    %load/vec4 v0x55f1e14db640_0;
    %assign/vec4 v0x55f1e14db560_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55f1e14dbba0;
T_13 ;
    %wait E_0x55f1e14dc0a0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f1e14dc120_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x55f1e14dc120_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_13.1, 5;
    %load/vec4 v0x55f1e14dc220_0;
    %load/vec4 v0x55f1e14dc120_0;
    %pad/s 34;
    %muli 21, 0, 34;
    %part/s 21;
    %store/vec4 v0x55f1e14dc300_0, 0, 21;
    %load/vec4 v0x55f1e14dc300_0;
    %pad/s 32;
    %cmpi/s 32767, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_13.2, 5;
    %pushi/vec4 32767, 0, 16;
    %load/vec4 v0x55f1e14dc120_0;
    %muli 16, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x55f1e14dc3f0_0, 4, 16;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x55f1e14dc300_0;
    %pad/s 32;
    %cmpi/s 4294934528, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_13.4, 5;
    %pushi/vec4 32768, 0, 16;
    %load/vec4 v0x55f1e14dc120_0;
    %muli 16, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x55f1e14dc3f0_0, 4, 16;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x55f1e14dc300_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x55f1e14dc120_0;
    %muli 16, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x55f1e14dc3f0_0, 4, 16;
T_13.5 ;
T_13.3 ;
    %load/vec4 v0x55f1e14dc120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f1e14dc120_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55f1e14dc530;
T_14 ;
    %wait E_0x55f1e14d8d40;
    %load/vec4 v0x55f1e14df720_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f1e14de2c0_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x55f1e14de2c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f1e14de3f0_0, 0, 32;
T_14.4 ;
    %load/vec4 v0x55f1e14de3f0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.5, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55f1e14de2c0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x55f1e14de3f0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f1e14df8c0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55f1e14de2c0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x55f1e14de3f0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f1e14dd810, 0, 4;
    %load/vec4 v0x55f1e14de3f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f1e14de3f0_0, 0, 32;
    %jmp T_14.4;
T_14.5 ;
    %load/vec4 v0x55f1e14de2c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f1e14de2c0_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55f1e14dd590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f1e14de2c0_0, 0, 32;
T_14.8 ;
    %load/vec4 v0x55f1e14de2c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_14.9, 5;
    %load/vec4 v0x55f1e14df560_0;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v0x55f1e14de2c0_0;
    %muli 8, 0, 32;
    %sub;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %ix/getv/s 3, v0x55f1e14de2c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f1e14df8c0, 0, 4;
    %load/vec4 v0x55f1e14df640_0;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v0x55f1e14de2c0_0;
    %muli 8, 0, 32;
    %sub;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %load/vec4 v0x55f1e14de2c0_0;
    %pad/s 33;
    %addi 4, 0, 33;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f1e14df8c0, 0, 4;
    %load/vec4 v0x55f1e14de2c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f1e14de2c0_0, 0, 32;
    %jmp T_14.8;
T_14.9 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55f1e14de2c0_0, 0, 32;
T_14.10 ;
    %load/vec4 v0x55f1e14de2c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.11, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f1e14de3f0_0, 0, 32;
T_14.12 ;
    %load/vec4 v0x55f1e14de3f0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.13, 5;
    %load/vec4 v0x55f1e14de2c0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %pad/s 37;
    %pad/s 40;
    %muli 8, 0, 40;
    %pad/s 41;
    %load/vec4 v0x55f1e14de3f0_0;
    %pad/s 41;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55f1e14df8c0, 4;
    %load/vec4 v0x55f1e14de2c0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x55f1e14de3f0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f1e14df8c0, 0, 4;
    %load/vec4 v0x55f1e14de3f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f1e14de3f0_0, 0, 32;
    %jmp T_14.12;
T_14.13 ;
    %load/vec4 v0x55f1e14de2c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f1e14de2c0_0, 0, 32;
    %jmp T_14.10;
T_14.11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f1e14de2c0_0, 0, 32;
T_14.14 ;
    %load/vec4 v0x55f1e14de2c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_14.15, 5;
    %load/vec4 v0x55f1e14df3a0_0;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v0x55f1e14de2c0_0;
    %muli 8, 0, 32;
    %sub;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %load/vec4 v0x55f1e14de2c0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f1e14dd810, 0, 4;
    %load/vec4 v0x55f1e14df480_0;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v0x55f1e14de2c0_0;
    %muli 8, 0, 32;
    %sub;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %load/vec4 v0x55f1e14de2c0_0;
    %pad/s 33;
    %addi 4, 0, 33;
    %pad/s 37;
    %pad/s 40;
    %muli 8, 0, 40;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f1e14dd810, 0, 4;
    %load/vec4 v0x55f1e14de2c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f1e14de2c0_0, 0, 32;
    %jmp T_14.14;
T_14.15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f1e14de2c0_0, 0, 32;
T_14.16 ;
    %load/vec4 v0x55f1e14de2c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.17, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55f1e14de3f0_0, 0, 32;
T_14.18 ;
    %load/vec4 v0x55f1e14de3f0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.19, 5;
    %load/vec4 v0x55f1e14de2c0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x55f1e14de3f0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55f1e14dd810, 4;
    %load/vec4 v0x55f1e14de2c0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x55f1e14de3f0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f1e14dd810, 0, 4;
    %load/vec4 v0x55f1e14de3f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f1e14de3f0_0, 0, 32;
    %jmp T_14.18;
T_14.19 ;
    %load/vec4 v0x55f1e14de2c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f1e14de2c0_0, 0, 32;
    %jmp T_14.16;
T_14.17 ;
T_14.6 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55f1e14dc530;
T_15 ;
    %wait E_0x55f1e14d8d40;
    %load/vec4 v0x55f1e14df720_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f1e14de2c0_0, 0, 32;
T_15.2 ;
    %load/vec4 v0x55f1e14de2c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_15.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f1e14de3f0_0, 0, 32;
T_15.4 ;
    %load/vec4 v0x55f1e14de3f0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_15.5, 5;
    %pushi/vec4 0, 0, 21;
    %load/vec4 v0x55f1e14de2c0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x55f1e14de3f0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f1e14de690, 0, 4;
    %load/vec4 v0x55f1e14de3f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f1e14de3f0_0, 0, 32;
    %jmp T_15.4;
T_15.5 ;
    %load/vec4 v0x55f1e14de2c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f1e14de2c0_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f1e14de2c0_0, 0, 32;
T_15.6 ;
    %load/vec4 v0x55f1e14de2c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_15.7, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f1e14de3f0_0, 0, 32;
T_15.8 ;
    %load/vec4 v0x55f1e14de3f0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_15.9, 5;
    %load/vec4 v0x55f1e14de2c0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x55f1e14de3f0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55f1e14df160, 4;
    %load/vec4 v0x55f1e14de2c0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x55f1e14de3f0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f1e14de690, 0, 4;
    %load/vec4 v0x55f1e14de3f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f1e14de3f0_0, 0, 32;
    %jmp T_15.8;
T_15.9 ;
    %load/vec4 v0x55f1e14de2c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f1e14de2c0_0, 0, 32;
    %jmp T_15.6;
T_15.7 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55f1e14dc530;
T_16 ;
    %wait E_0x55f1e14dcf30;
    %load/vec4 v0x55f1e14dd590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f1e14de2c0_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x55f1e14de2c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f1e14de3f0_0, 0, 32;
T_16.4 ;
    %load/vec4 v0x55f1e14de3f0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_16.5, 5;
    %pushi/vec4 9, 0, 33;
    %load/vec4 v0x55f1e14dd740_0;
    %pad/u 33;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55f1e14de2c0_0;
    %pad/u 33;
    %load/vec4 v0x55f1e14de3f0_0;
    %pad/u 33;
    %add;
    %load/vec4 v0x55f1e14dd740_0;
    %pad/u 33;
    %subi 9, 0, 33;
    %pushi/vec4 16, 0, 33;
    %mod;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %pushi/vec4 17, 0, 34;
    %load/vec4 v0x55f1e14dd740_0;
    %pad/u 34;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55f1e14de2c0_0;
    %pad/u 34;
    %load/vec4 v0x55f1e14de3f0_0;
    %pad/u 34;
    %add;
    %load/vec4 v0x55f1e14dd740_0;
    %pad/u 34;
    %subi 17, 0, 34;
    %pushi/vec4 16, 0, 34;
    %mod;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_16.6, 9;
    %load/vec4 v0x55f1e14de2c0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x55f1e14de3f0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55f1e14df8c0, 4;
    %pad/s 16;
    %load/vec4 v0x55f1e14de2c0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x55f1e14de3f0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55f1e14dd810, 4;
    %pad/s 16;
    %mul;
    %store/vec4 v0x55f1e14df2e0_0, 0, 16;
    %load/vec4 v0x55f1e14df2e0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x55f1e14df2e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f1e14de2c0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x55f1e14de3f0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55f1e14df160, 4, 0;
    %jmp T_16.7;
T_16.6 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x55f1e14dd740_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55f1e14de2c0_0;
    %load/vec4 v0x55f1e14de3f0_0;
    %add;
    %load/vec4 v0x55f1e14dd740_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %load/vec4 v0x55f1e14de2c0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x55f1e14de3f0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55f1e14df8c0, 4;
    %pad/s 16;
    %load/vec4 v0x55f1e14de2c0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x55f1e14de3f0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55f1e14dd810, 4;
    %pad/s 16;
    %mul;
    %store/vec4 v0x55f1e14df2e0_0, 0, 16;
    %load/vec4 v0x55f1e14de2c0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x55f1e14de3f0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55f1e14de690, 4;
    %load/vec4 v0x55f1e14df2e0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x55f1e14df2e0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x55f1e14de2c0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x55f1e14de3f0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55f1e14df160, 4, 0;
    %jmp T_16.9;
T_16.8 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55f1e14df2e0_0, 0, 16;
    %load/vec4 v0x55f1e14de2c0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x55f1e14de3f0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55f1e14de690, 4;
    %load/vec4 v0x55f1e14de2c0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x55f1e14de3f0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55f1e14df160, 4, 0;
T_16.9 ;
T_16.7 ;
    %load/vec4 v0x55f1e14de3f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f1e14de3f0_0, 0, 32;
    %jmp T_16.4;
T_16.5 ;
    %load/vec4 v0x55f1e14de2c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f1e14de2c0_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55f1e14df2e0_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f1e14de2c0_0, 0, 32;
T_16.10 ;
    %load/vec4 v0x55f1e14de2c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_16.11, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f1e14de3f0_0, 0, 32;
T_16.12 ;
    %load/vec4 v0x55f1e14de3f0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_16.13, 5;
    %pushi/vec4 0, 0, 21;
    %load/vec4 v0x55f1e14de2c0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x55f1e14de3f0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55f1e14df160, 4, 0;
    %load/vec4 v0x55f1e14de3f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f1e14de3f0_0, 0, 32;
    %jmp T_16.12;
T_16.13 ;
    %load/vec4 v0x55f1e14de2c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f1e14de2c0_0, 0, 32;
    %jmp T_16.10;
T_16.11 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55f1e14dc530;
T_17 ;
    %wait E_0x55f1e14dccd0;
    %load/vec4 v0x55f1e14de5b0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_17.0, 5;
    %load/vec4 v0x55f1e14de5b0_0;
    %store/vec4 v0x55f1e14df7e0_0, 0, 6;
    %load/vec4 v0x55f1e14de5b0_0;
    %pad/u 32;
    %addi 8, 0, 32;
    %pad/u 6;
    %store/vec4 v0x55f1e14de4d0_0, 0, 6;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55f1e14de5b0_0;
    %pad/u 32;
    %subi 8, 0, 32;
    %pad/u 6;
    %store/vec4 v0x55f1e14df7e0_0, 0, 6;
    %load/vec4 v0x55f1e14de5b0_0;
    %store/vec4 v0x55f1e14de4d0_0, 0, 6;
T_17.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f1e14de2c0_0, 0, 32;
T_17.2 ;
    %load/vec4 v0x55f1e14de2c0_0;
    %pad/s 34;
    %cmpi/s 168, 0, 34;
    %jmp/0xz T_17.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x55f1e14de2c0_0;
    %store/vec4 v0x55f1e14df220_0, 4, 1;
    %load/vec4 v0x55f1e14de2c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f1e14de2c0_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f1e14de2c0_0, 0, 32;
T_17.4 ;
    %load/vec4 v0x55f1e14de2c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_17.5, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f1e14de3f0_0, 0, 32;
T_17.6 ;
    %load/vec4 v0x55f1e14de3f0_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55f1e14de2c0_0;
    %sub;
    %cmp/s;
    %jmp/0xz T_17.7, 5;
    %load/vec4 v0x55f1e14de2c0_0;
    %load/vec4 v0x55f1e14de3f0_0;
    %add;
    %load/vec4 v0x55f1e14df7e0_0;
    %pad/u 32;
    %cmp/e;
    %jmp/0xz  T_17.8, 4;
    %load/vec4 v0x55f1e14de2c0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x55f1e14de3f0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55f1e14de690, 4;
    %load/vec4 v0x55f1e14de2c0_0;
    %pad/s 34;
    %muli 21, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v0x55f1e14df220_0, 4, 21;
T_17.8 ;
    %load/vec4 v0x55f1e14de3f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f1e14de3f0_0, 0, 32;
    %jmp T_17.6;
T_17.7 ;
    %load/vec4 v0x55f1e14de2c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f1e14de2c0_0, 0, 32;
    %jmp T_17.4;
T_17.5 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55f1e14de2c0_0, 0, 32;
T_17.10 ;
    %load/vec4 v0x55f1e14de2c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_17.11, 5;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55f1e14de2c0_0;
    %sub;
    %store/vec4 v0x55f1e14de3f0_0, 0, 32;
T_17.12 ;
    %load/vec4 v0x55f1e14de3f0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_17.13, 5;
    %load/vec4 v0x55f1e14de2c0_0;
    %load/vec4 v0x55f1e14de3f0_0;
    %add;
    %load/vec4 v0x55f1e14de4d0_0;
    %pad/u 32;
    %cmp/e;
    %jmp/0xz  T_17.14, 4;
    %load/vec4 v0x55f1e14de2c0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x55f1e14de3f0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55f1e14de690, 4;
    %load/vec4 v0x55f1e14de2c0_0;
    %pad/s 34;
    %muli 21, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v0x55f1e14df220_0, 4, 21;
T_17.14 ;
    %load/vec4 v0x55f1e14de3f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f1e14de3f0_0, 0, 32;
    %jmp T_17.12;
T_17.13 ;
    %load/vec4 v0x55f1e14de2c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f1e14de2c0_0, 0, 32;
    %jmp T_17.10;
T_17.11 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55f1e14e04d0;
T_18 ;
    %wait E_0x55f1e14d8d40;
    %load/vec4 v0x55f1e14e15a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f1e14e1670_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55f1e14e11a0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55f1e14e1010_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55f1e14e1360_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55f1e14e0c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f1e14e1810_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55f1e14e1730_0;
    %assign/vec4 v0x55f1e14e1670_0, 0;
    %load/vec4 v0x55f1e14e1280_0;
    %assign/vec4 v0x55f1e14e11a0_0, 0;
    %load/vec4 v0x55f1e14e1100_0;
    %assign/vec4 v0x55f1e14e1010_0, 0;
    %load/vec4 v0x55f1e14e1420_0;
    %assign/vec4 v0x55f1e14e1360_0, 0;
    %load/vec4 v0x55f1e14e0d60_0;
    %assign/vec4 v0x55f1e14e0c50_0, 0;
    %load/vec4 v0x55f1e14e18d0_0;
    %assign/vec4 v0x55f1e14e1810_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55f1e14e04d0;
T_19 ;
    %wait E_0x55f1e14e0bf0;
    %load/vec4 v0x55f1e14e1670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f1e14e1730_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f1e14e18d0_0, 0, 1;
    %jmp T_19.5;
T_19.0 ;
    %load/vec4 v0x55f1e14e1990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55f1e14e1730_0, 0, 3;
    %jmp T_19.7;
T_19.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f1e14e1730_0, 0, 3;
T_19.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f1e14e18d0_0, 0, 1;
    %jmp T_19.5;
T_19.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55f1e14e1730_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f1e14e18d0_0, 0, 1;
    %jmp T_19.5;
T_19.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55f1e14e1730_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f1e14e18d0_0, 0, 1;
    %jmp T_19.5;
T_19.3 ;
    %load/vec4 v0x55f1e14e1360_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_19.8, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f1e14e1730_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f1e14e18d0_0, 0, 1;
    %jmp T_19.9;
T_19.8 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55f1e14e1730_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f1e14e18d0_0, 0, 1;
T_19.9 ;
    %jmp T_19.5;
T_19.5 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x55f1e14e04d0;
T_20 ;
    %wait E_0x55f1e14e0b80;
    %load/vec4 v0x55f1e14e15a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55f1e14e1280_0, 0, 10;
T_20.0 ;
    %load/vec4 v0x55f1e14e1670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55f1e14e0d60_0, 0, 7;
    %jmp T_20.7;
T_20.2 ;
    %load/vec4 v0x55f1e14e1990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.8, 8;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55f1e14e0d60_0, 0, 7;
    %jmp T_20.9;
T_20.8 ;
    %load/vec4 v0x55f1e14e0c50_0;
    %store/vec4 v0x55f1e14e0d60_0, 0, 7;
T_20.9 ;
    %jmp T_20.7;
T_20.3 ;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v0x55f1e14e0d60_0, 0, 7;
    %jmp T_20.7;
T_20.4 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x55f1e14e0d60_0, 0, 7;
    %jmp T_20.7;
T_20.5 ;
    %load/vec4 v0x55f1e14e0c50_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_20.10, 4;
    %load/vec4 v0x55f1e14e0c50_0;
    %store/vec4 v0x55f1e14e0d60_0, 0, 7;
    %jmp T_20.11;
T_20.10 ;
    %load/vec4 v0x55f1e14e0c50_0;
    %addi 1, 0, 7;
    %store/vec4 v0x55f1e14e0d60_0, 0, 7;
T_20.11 ;
    %jmp T_20.7;
T_20.7 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x55f1e14e04d0;
T_21 ;
    %wait E_0x55f1e14e0b10;
    %load/vec4 v0x55f1e14e1670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f1e14e0e20_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55f1e14e1100_0, 0, 9;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55f1e14e1420_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f1e14e14e0_0, 0, 1;
    %jmp T_21.5;
T_21.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f1e14e0e20_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55f1e14e1100_0, 0, 9;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55f1e14e1420_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f1e14e14e0_0, 0, 1;
    %jmp T_21.5;
T_21.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f1e14e0e20_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55f1e14e1100_0, 0, 9;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55f1e14e1420_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f1e14e14e0_0, 0, 1;
    %jmp T_21.5;
T_21.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f1e14e0e20_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55f1e14e1100_0, 0, 9;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55f1e14e1420_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f1e14e14e0_0, 0, 1;
    %jmp T_21.5;
T_21.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f1e14e0e20_0, 0, 1;
    %load/vec4 v0x55f1e14e1010_0;
    %addi 1, 0, 9;
    %store/vec4 v0x55f1e14e1100_0, 0, 9;
    %load/vec4 v0x55f1e14e1010_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_21.6, 5;
    %load/vec4 v0x55f1e14e1360_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_21.8, 4;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55f1e14e1420_0, 0, 6;
    %load/vec4 v0x55f1e14e11a0_0;
    %addi 1, 0, 10;
    %store/vec4 v0x55f1e14e1280_0, 0, 10;
    %jmp T_21.9;
T_21.8 ;
    %load/vec4 v0x55f1e14e1360_0;
    %addi 1, 0, 6;
    %store/vec4 v0x55f1e14e1420_0, 0, 6;
T_21.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f1e14e14e0_0, 0, 1;
    %jmp T_21.7;
T_21.6 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55f1e14e1420_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f1e14e14e0_0, 0, 1;
T_21.7 ;
    %jmp T_21.5;
T_21.5 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x55f1e14e1bf0;
T_22 ;
    %wait E_0x55f1e14d8d40;
    %load/vec4 v0x55f1e14e3580_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f1e14e3120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f1e14e3280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f1e14e3400_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x55f1e14e2a30_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x55f1e14e2bf0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x55f1e14e2db0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55f1e14e2510_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55f1e14e26b0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55f1e14e2870_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x55f1e14e31c0_0;
    %assign/vec4 v0x55f1e14e3120_0, 0;
    %load/vec4 v0x55f1e14e3340_0;
    %assign/vec4 v0x55f1e14e3280_0, 0;
    %load/vec4 v0x55f1e14e34c0_0;
    %assign/vec4 v0x55f1e14e3400_0, 0;
    %load/vec4 v0x55f1e14e2b10_0;
    %assign/vec4 v0x55f1e14e2a30_0, 0;
    %load/vec4 v0x55f1e14e2cd0_0;
    %assign/vec4 v0x55f1e14e2bf0_0, 0;
    %load/vec4 v0x55f1e14e2e90_0;
    %assign/vec4 v0x55f1e14e2db0_0, 0;
    %load/vec4 v0x55f1e14e25d0_0;
    %assign/vec4 v0x55f1e14e2510_0, 0;
    %load/vec4 v0x55f1e14e2790_0;
    %assign/vec4 v0x55f1e14e26b0_0, 0;
    %load/vec4 v0x55f1e14e2950_0;
    %assign/vec4 v0x55f1e14e2870_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x55f1e14e1bf0;
T_23 ;
    %wait E_0x55f1e14e1ff0;
    %load/vec4 v0x55f1e14e3080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x55f1e14e22f0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_23.2, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f1e14e31c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f1e14e2220_0, 0, 32;
T_23.4 ;
    %load/vec4 v0x55f1e14e2220_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_23.5, 5;
    %load/vec4 v0x55f1e14e2220_0;
    %load/vec4 v0x55f1e14e22f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_23.6, 5;
    %load/vec4 v0x55f1e14e2400_0;
    %load/vec4 v0x55f1e14e2220_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 7, 0, 33;
    %load/vec4 v0x55f1e14e2220_0;
    %pad/s 33;
    %sub;
    %muli 16, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0x55f1e14e2b10_0, 4, 16;
    %jmp T_23.7;
T_23.6 ;
    %pushi/vec4 0, 0, 16;
    %pushi/vec4 7, 0, 33;
    %load/vec4 v0x55f1e14e2220_0;
    %pad/s 33;
    %sub;
    %muli 16, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0x55f1e14e2b10_0, 4, 16;
T_23.7 ;
    %load/vec4 v0x55f1e14e2220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f1e14e2220_0, 0, 32;
    %jmp T_23.4;
T_23.5 ;
    %load/vec4 v0x55f1e14e22f0_0;
    %store/vec4 v0x55f1e14e25d0_0, 0, 6;
    %jmp T_23.3;
T_23.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f1e14e31c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f1e14e2220_0, 0, 32;
T_23.8 ;
    %load/vec4 v0x55f1e14e2220_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_23.9, 5;
    %load/vec4 v0x55f1e14e2220_0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x55f1e14e22f0_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %jmp/0xz  T_23.10, 5;
    %load/vec4 v0x55f1e14e2400_0;
    %load/vec4 v0x55f1e14e2220_0;
    %addi 1, 0, 32;
    %load/vec4 v0x55f1e14e22f0_0;
    %pad/u 32;
    %subi 8, 0, 32;
    %add;
    %muli 16, 0, 32;
    %part/u 16;
    %pushi/vec4 7, 0, 33;
    %load/vec4 v0x55f1e14e2220_0;
    %pad/s 33;
    %sub;
    %muli 16, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0x55f1e14e2b10_0, 4, 16;
    %jmp T_23.11;
T_23.10 ;
    %pushi/vec4 0, 0, 16;
    %pushi/vec4 7, 0, 33;
    %load/vec4 v0x55f1e14e2220_0;
    %pad/s 33;
    %sub;
    %muli 16, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0x55f1e14e2b10_0, 4, 16;
T_23.11 ;
    %load/vec4 v0x55f1e14e2220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f1e14e2220_0, 0, 32;
    %jmp T_23.8;
T_23.9 ;
    %load/vec4 v0x55f1e14e22f0_0;
    %store/vec4 v0x55f1e14e25d0_0, 0, 6;
T_23.3 ;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f1e14e31c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f1e14e2220_0, 0, 32;
T_23.12 ;
    %load/vec4 v0x55f1e14e2220_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_23.13, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x55f1e14e2220_0;
    %store/vec4 v0x55f1e14e2b10_0, 4, 1;
    %load/vec4 v0x55f1e14e2220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f1e14e2220_0, 0, 32;
    %jmp T_23.12;
T_23.13 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55f1e14e25d0_0, 0, 6;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x55f1e14d77a0;
T_24 ;
    %wait E_0x55f1e14d8d40;
    %load/vec4 v0x55f1e14eab70_0;
    %load/vec4 v0x55f1e14eac50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f1e14ea9b0_0;
    %pad/u 14;
    %pad/u 18;
    %muli 12, 0, 18;
    %pad/u 19;
    %load/vec4 v0x55f1e14eaa90_0;
    %pad/u 19;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f1e14ea330, 0, 4;
    %load/vec4 v0x55f1e14ead30_0;
    %load/vec4 v0x55f1e14eae10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f1e14ea9b0_0;
    %pad/u 14;
    %pad/u 18;
    %muli 12, 0, 18;
    %pad/u 19;
    %load/vec4 v0x55f1e14eaa90_0;
    %pad/u 19;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f1e14ea3f0, 0, 4;
    %jmp T_24;
    .thread T_24;
    .scope S_0x55f1e14d77a0;
T_25 ;
    %wait E_0x55f1e14d8d40;
    %load/vec4 v0x55f1e14ea030_0;
    %pad/u 14;
    %pad/u 18;
    %muli 12, 0, 18;
    %pad/u 19;
    %load/vec4 v0x55f1e14eb070_0;
    %pad/u 19;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55f1e14ea330, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x55f1e14eb4b0_0, 0;
    %load/vec4 v0x55f1e14ea030_0;
    %pad/u 14;
    %pad/u 18;
    %muli 12, 0, 18;
    %pad/u 19;
    %load/vec4 v0x55f1e14eb180_0;
    %pad/u 19;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55f1e14ea330, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x55f1e14eb5c0_0, 0;
    %load/vec4 v0x55f1e14ea030_0;
    %pad/u 14;
    %pad/u 18;
    %muli 12, 0, 18;
    %pad/u 19;
    %load/vec4 v0x55f1e14eb290_0;
    %pad/u 19;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55f1e14ea3f0, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x55f1e14eb6d0_0, 0;
    %load/vec4 v0x55f1e14ea030_0;
    %pad/u 14;
    %pad/u 18;
    %muli 12, 0, 18;
    %pad/u 19;
    %load/vec4 v0x55f1e14eb3a0_0;
    %pad/u 19;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55f1e14ea3f0, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x55f1e14eb7e0_0, 0;
    %jmp T_25;
    .thread T_25;
    .scope S_0x55f1e14d77a0;
T_26 ;
    %wait E_0x55f1e14d8d40;
    %load/vec4 v0x55f1e14ebc00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x55f1e14ebaf0_0;
    %ix/getv 3, v0x55f1e14eb9e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f1e14ea4b0, 0, 4;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x55f1e14d77a0;
T_27 ;
    %wait E_0x55f1e14d8d40;
    %load/vec4 v0x55f1e14ea8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f1e14eaef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f1e14eb8f0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x55f1e14eaef0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f1e14ea1b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55f1e14eaef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f1e14eb8f0_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x55f1e14eaef0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_27.4, 4;
    %load/vec4 v0x55f1e14ea270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f1e14eaef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f1e14eb8f0_0, 0;
    %jmp T_27.7;
T_27.6 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55f1e14eaef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f1e14eb8f0_0, 0;
T_27.7 ;
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v0x55f1e14eaef0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_27.8, 4;
    %load/vec4 v0x55f1e14eafd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.10, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f1e14eaef0_0, 0;
T_27.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f1e14eb8f0_0, 0;
    %jmp T_27.9;
T_27.8 ;
    %load/vec4 v0x55f1e14eaef0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f1e14ea770_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.12, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55f1e14eaef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f1e14eb8f0_0, 0;
T_27.12 ;
T_27.9 ;
T_27.5 ;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x55f1e1461bd0;
T_28 ;
    %vpi_call 4 154 "$dumpfile", "tpu.vcd" {0 0 0};
    %vpi_call 4 155 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55f1e1461bd0 {0 0 0};
    %end;
    .thread T_28;
    .scope S_0x55f1e1461bd0;
T_29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f1e14ee030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f1e14ed680_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_0x55f1e1461bd0;
T_30 ;
    %delay 50, 0;
    %load/vec4 v0x55f1e14ed680_0;
    %inv;
    %store/vec4 v0x55f1e14ed680_0, 0, 1;
    %jmp T_30;
    .thread T_30;
    .scope S_0x55f1e1461bd0;
T_31 ;
    %delay 100000, 0;
    %vpi_call 4 193 "$display", "-----------------------------------------------------\012" {0 0 0};
    %vpi_call 4 194 "$display", "Error!!! There is something wrong with your code ...!\012" {0 0 0};
    %vpi_call 4 195 "$display", "------The test result is .....FAIL ------------------\012" {0 0 0};
    %vpi_call 4 196 "$display", "-----------------------------------------------------\012" {0 0 0};
    %vpi_call 4 197 "$finish" {0 0 0};
    %end;
    .thread T_31;
    .scope S_0x55f1e1461bd0;
T_32 ;
    %pushi/vec4 16777216, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f1e14ec7f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f1e14ec7f0, 4, 0;
    %pushi/vec4 65536, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f1e14ec7f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f1e14ec7f0, 4, 0;
    %pushi/vec4 256, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f1e14ec7f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f1e14ec7f0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f1e14ec7f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f1e14ec7f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f1e14ec7f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f1e14ec7f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f1e14ec7f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f1e14ec8d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f1e14ec8d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f1e14ec8d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f1e14ec8d0, 4, 0;
    %pushi/vec4 16777216, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f1e14ec8d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f1e14ec8d0, 4, 0;
    %pushi/vec4 65536, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f1e14ec8d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f1e14ec8d0, 4, 0;
    %pushi/vec4 256, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f1e14ec8d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f1e14ec8d0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f1e14ec8d0, 4, 0;
    %pushi/vec4 1660944384, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f1e14ec990, 4, 0;
    %pushi/vec4 3500343296, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f1e14ec990, 4, 0;
    %pushi/vec4 1299936512, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f1e14ec990, 4, 0;
    %pushi/vec4 3299287304, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f1e14ec990, 4, 0;
    %pushi/vec4 1829706847, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f1e14ec990, 4, 0;
    %pushi/vec4 2601945231, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f1e14ec990, 4, 0;
    %pushi/vec4 621653681, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f1e14ec990, 4, 0;
    %pushi/vec4 1723810404, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f1e14ec990, 4, 0;
    %pushi/vec4 3333764400, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f1e14ec990, 4, 0;
    %pushi/vec4 2938422159, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f1e14ec990, 4, 0;
    %pushi/vec4 2922710928, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f1e14ec990, 4, 0;
    %pushi/vec4 1744830464, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f1e14eca30, 4, 0;
    %pushi/vec4 2100166656, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f1e14eca30, 4, 0;
    %pushi/vec4 2257704704, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f1e14eca30, 4, 0;
    %pushi/vec4 1494703722, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f1e14eca30, 4, 0;
    %pushi/vec4 3197309949, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f1e14eca30, 4, 0;
    %pushi/vec4 208147565, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f1e14eca30, 4, 0;
    %pushi/vec4 1986072893, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f1e14eca30, 4, 0;
    %pushi/vec4 2515361029, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f1e14eca30, 4, 0;
    %pushi/vec4 4044319685, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f1e14eca30, 4, 0;
    %pushi/vec4 1725724279, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f1e14eca30, 4, 0;
    %pushi/vec4 4016347972, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f1e14eca30, 4, 0;
    %end;
    .thread T_32;
    .scope S_0x55f1e1461bd0;
T_33 ;
    %vpi_call 4 251 "$readmemb", "mat1.txt", v0x55f1e14edd30 {0 0 0};
    %vpi_call 4 252 "$readmemb", "mat2.txt", v0x55f1e14eddd0 {0 0 0};
    %vpi_call 4 253 "$readmemb", "golden1.txt", v0x55f1e14ed7e0 {0 0 0};
    %vpi_call 4 254 "$readmemb", "golden2.txt", v0x55f1e14ed8a0 {0 0 0};
    %vpi_call 4 255 "$readmemb", "golden3.txt", v0x55f1e14ed960 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f1e14ed720_0, 0, 32;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f1e14ee030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f1e14edaf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f1e14ede90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f1e14edbc0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f1e14ee5e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f1e14edc90_0, 0, 32;
T_33.0 ;
    %load/vec4 v0x55f1e14ee5e0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_33.1, 5;
    %wait E_0x55f1e139e490;
    %load/vec4 v0x55f1e14ee5e0_0;
    %pad/s 10;
    %store/vec4 v0x55f1e14ee100_0, 0, 10;
T_33.2 ;
    %load/vec4 v0x55f1e14edc90_0;
    %cmpi/s 11, 0, 32;
    %jmp/0xz T_33.3, 5;
    %wait E_0x55f1e139e490;
    %load/vec4 v0x55f1e14edc90_0;
    %pad/s 10;
    %store/vec4 v0x55f1e14ee1d0_0, 0, 10;
    %ix/getv/s 4, v0x55f1e14edc90_0;
    %load/vec4a v0x55f1e14ec7f0, 4;
    %store/vec4 v0x55f1e14ee2a0_0, 0, 32;
    %ix/getv/s 4, v0x55f1e14edc90_0;
    %load/vec4a v0x55f1e14ec8d0, 4;
    %store/vec4 v0x55f1e14ee370_0, 0, 32;
    %ix/getv/s 4, v0x55f1e14edc90_0;
    %load/vec4a v0x55f1e14ec990, 4;
    %store/vec4 v0x55f1e14ee440_0, 0, 32;
    %ix/getv/s 4, v0x55f1e14edc90_0;
    %load/vec4a v0x55f1e14eca30, 4;
    %store/vec4 v0x55f1e14ee510_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55f1e14edc90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55f1e14edc90_0, 0, 32;
    %jmp T_33.2;
T_33.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f1e14edc90_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55f1e14ee5e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55f1e14ee5e0_0, 0, 32;
    %jmp T_33.0;
T_33.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f1e14ee5e0_0, 0, 32;
    %wait E_0x55f1e14d8d40;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f1e14edbc0_0, 0, 1;
    %wait E_0x55f1e14d8d40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f1e14edbc0_0, 0, 1;
T_33.4 ;
    %load/vec4 v0x55f1e14ee5e0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_33.5, 5;
    %wait E_0x55f1e139e490;
    %load/vec4 v0x55f1e14ed720_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f1e14ed720_0, 0, 32;
    %load/vec4 v0x55f1e14ed720_0;
    %pushi/vec4 50, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_33.6, 4;
    %wait E_0x55f1e14d8d40;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f1e14edbc0_0, 0, 1;
    %wait E_0x55f1e14d8d40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f1e14edbc0_0, 0, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55f1e14ee5e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55f1e14ee5e0_0, 0, 32;
T_33.6 ;
    %jmp T_33.4;
T_33.5 ;
T_33.8 ;
    %load/vec4 v0x55f1e14eaef0_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz T_33.9, 4;
    %wait E_0x55f1e139e490;
    %load/vec4 v0x55f1e14ed720_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f1e14ed720_0, 0, 32;
    %jmp T_33.8;
T_33.9 ;
    %fork TD_test_tpu.wout, S_0x55f1e14ec090;
    %join;
    %vpi_call 4 317 "$write", "\012\012" {0 0 0};
    %fork TD_test_tpu.wout2, S_0x55f1e14ec450;
    %join;
    %vpi_call 4 320 "$display", "Total cycle count C after three matrix evaluation = %d.", v0x55f1e14ed720_0 {0 0 0};
    %delay 50, 0;
    %vpi_call 4 321 "$finish" {0 0 0};
    %end;
    .thread T_33;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "sram_256x32b.v";
    "sram_16x128b.v";
    "test_tpu.v";
    "blackbox.v";
    "tpu_top.v";
    "addr_sel.v";
    "quantize.v";
    "systolic.v";
    "systolic_controll.v";
    "write_out.v";
