{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1724378589814 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1724378589814 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "processor EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1724378589819 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1724378589897 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1724378589897 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1724378590185 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724378590207 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724378590207 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724378590207 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724378590207 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724378590207 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724378590207 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724378590207 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724378590207 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724378590207 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1724378590207 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724378590210 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724378590210 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724378590210 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724378590210 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documents/Unifesp/LAB_AOC/processor/quartus/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724378590210 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1724378590210 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1724378590211 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "displays\[0\] " "Node \"displays\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "displays\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724378591207 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "displays\[1\] " "Node \"displays\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "displays\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724378591207 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "displays\[2\] " "Node \"displays\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "displays\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724378591207 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "displays\[3\] " "Node \"displays\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "displays\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724378591207 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "displays\[4\] " "Node \"displays\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "displays\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724378591207 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "displays\[5\] " "Node \"displays\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "displays\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724378591207 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "displays\[6\] " "Node \"displays\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "displays\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724378591207 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "displays\[7\] " "Node \"displays\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "displays\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724378591207 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switches\[18\] " "Node \"switches\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724378591207 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switches\[19\] " "Node \"switches\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724378591207 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switches\[20\] " "Node \"switches\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724378591207 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switches\[21\] " "Node \"switches\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724378591207 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switches\[22\] " "Node \"switches\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724378591207 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switches\[23\] " "Node \"switches\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724378591207 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switches\[24\] " "Node \"switches\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724378591207 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switches\[25\] " "Node \"switches\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724378591207 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switches\[26\] " "Node \"switches\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724378591207 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switches\[27\] " "Node \"switches\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724378591207 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switches\[28\] " "Node \"switches\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724378591207 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switches\[29\] " "Node \"switches\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724378591207 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switches\[30\] " "Node \"switches\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724378591207 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switches\[31\] " "Node \"switches\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724378591207 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1724378591207 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724378591207 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1724378591249 ""}
{ "Info" "IQFIT_LEGACY_FLOW_QID_AND_CHECK_IO_COMPILE" "" "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" {  } {  } 0 11763 "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" 0 0 "Fitter" 0 -1 1724378591289 ""}
{ "Info" "IQEXE_ERROR_COUNT" "I/O Assignment Analysis 0 s 27 s Quartus Prime " "Quartus Prime I/O Assignment Analysis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1302 " "Peak virtual memory: 1302 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724378591314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 22 23:03:11 2024 " "Processing ended: Thu Aug 22 23:03:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724378591314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724378591314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724378591314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1724378591314 ""}
