# Hi there, I'm Kartik! ğŸ‘‹

## ğŸ”¬ VLSI Design & Verification Engineer

I'm passionate about digital design and verification, specializing in RTL development and testbench automation using industry-standard methodologies.

### ğŸ› ï¸ Tech Stack
- **HDL:** Verilog, SystemVerilog
- **Verification:** UVM, SystemVerilog Assertions (SVA)  
- **Tools:** Synopsys VCS, QuestaSim, Xilinx ISE, Design Compiler
- **Protocols:** AXI, AHB, APB
- **Languages:** C/C++, Perl, Linux scripting

### ğŸš€ Featured Projects
- **ğŸ”— AHB2APB Bridge Verification** - UVM-based testbench with comprehensive coverage
- **ğŸ“¡ Router 1x3 Design** - Complete RTL-to-FPGA implementation with verification
- **â° Digital Alarm Clock** - Verilog-based design with LCD interface

### ğŸ“Š GitHub Stats
![Kartik's GitHub stats](https://github-readme-stats.vercel.app/api?username=kartiks99&show_icons=true&theme=radical)

### ğŸŒ± Currently Learning
- Advanced UVM methodologies
- Formal verification techniques
- RISC-V processor design

### ğŸ“« Let's Connect!
[![LinkedIn](https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white)](http://www.linkedin.com/in/kartik-singh-06806b281)
[![Email](https://img.shields.io/badge/Email-D14836?style=for-the-badge&logo=gmail&logoColor=white)](mailto:kartiksingh378@gmail.com)

---
âš¡ *"Building tomorrow's silicon, one verification at a time"*
