==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mSort.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 888.707 ; gain = 795.023
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 888.707 ; gain = 795.023
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 888.707 ; gain = 795.023
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:48) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 888.707 ; gain = 795.023
INFO: [XFORM 203-102] Partitioning array 'L' (mSort.cpp:48) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'R' (mSort.cpp:48) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:38) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:48) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 888.707 ; gain = 795.023
INFO: [HLS 200-472] Inferring partial write operation for 'L[0]' (mSort.cpp:54:9)
INFO: [HLS 200-472] Inferring partial write operation for 'L[1]' (mSort.cpp:55:9)
INFO: [HLS 200-472] Inferring partial write operation for 'R[0]' (mSort.cpp:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'R[1]' (mSort.cpp:61:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:73:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:74:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:79:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:80:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:90:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:91:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:100:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:101:9)
INFO: [HLS 200-472] Inferring partial write operation for 'a.data.assign' (knn.cpp:43:31)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:44:13)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:4)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 888.707 ; gain = 795.023
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.007 seconds; current allocated memory: 119.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 119.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.787 seconds; current allocated memory: 122.517 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.874 seconds; current allocated memory: 126.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge'.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 127.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/k' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 134.951 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 190.66 MHz
INFO: [RTMG 210-278] Implementing memory 'merge_L_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'knn_bitcount_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'knn_a_data_assign_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 888.707 ; gain = 795.023
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 23.451 seconds; peak allocated memory: 134.951 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mSort.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 890.023 ; gain = 796.281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 890.023 ; gain = 796.281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 890.023 ; gain = 796.281
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:48) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 890.023 ; gain = 796.281
INFO: [XFORM 203-102] Partitioning array 'L' (mSort.cpp:48) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'R' (mSort.cpp:48) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:38) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:48) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 890.023 ; gain = 796.281
INFO: [HLS 200-472] Inferring partial write operation for 'L[0]' (mSort.cpp:54:9)
INFO: [HLS 200-472] Inferring partial write operation for 'L[1]' (mSort.cpp:55:9)
INFO: [HLS 200-472] Inferring partial write operation for 'R[0]' (mSort.cpp:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'R[1]' (mSort.cpp:61:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:73:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:74:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:79:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:80:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:90:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:91:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:100:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:101:9)
INFO: [HLS 200-472] Inferring partial write operation for 'a.data.assign' (knn.cpp:43:31)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:44:13)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:4)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 890.023 ; gain = 796.281
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.031 seconds; current allocated memory: 119.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 119.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.782 seconds; current allocated memory: 122.517 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.868 seconds; current allocated memory: 126.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge'.
INFO: [HLS 200-111]  Elapsed time: 0.957 seconds; current allocated memory: 127.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/k' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 134.967 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 190.66 MHz
INFO: [RTMG 210-278] Implementing memory 'merge_L_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'knn_bitcount_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'knn_a_data_assign_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 890.023 ; gain = 796.281
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 23.581 seconds; peak allocated memory: 134.967 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mSort.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.371 ; gain = 795.695
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.371 ; gain = 795.695
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 889.371 ; gain = 795.695
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:48) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 889.371 ; gain = 795.695
INFO: [XFORM 203-102] Partitioning array 'L' (mSort.cpp:48) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'R' (mSort.cpp:48) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:38) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:48) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 889.371 ; gain = 795.695
INFO: [HLS 200-472] Inferring partial write operation for 'L[0]' (mSort.cpp:54:9)
INFO: [HLS 200-472] Inferring partial write operation for 'L[1]' (mSort.cpp:55:9)
INFO: [HLS 200-472] Inferring partial write operation for 'R[0]' (mSort.cpp:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'R[1]' (mSort.cpp:61:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:73:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:74:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:79:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:80:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:90:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:91:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:100:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:101:9)
INFO: [HLS 200-472] Inferring partial write operation for 'a.data.assign' (knn.cpp:43:31)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:44:13)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:4)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 889.371 ; gain = 795.695
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.109 seconds; current allocated memory: 119.093 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 119.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.783 seconds; current allocated memory: 122.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.881 seconds; current allocated memory: 126.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge'.
INFO: [HLS 200-111]  Elapsed time: 0.961 seconds; current allocated memory: 127.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/k' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 134.966 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 190.66 MHz
INFO: [RTMG 210-278] Implementing memory 'merge_L_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'knn_bitcount_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'knn_a_data_assign_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 889.371 ; gain = 795.695
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 23.536 seconds; peak allocated memory: 134.966 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mSort.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.902 ; gain = 796.371
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.902 ; gain = 796.371
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 889.902 ; gain = 796.371
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:48) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 889.902 ; gain = 796.371
INFO: [XFORM 203-102] Partitioning array 'L' (mSort.cpp:48) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'R' (mSort.cpp:48) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:38) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:48) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 889.902 ; gain = 796.371
INFO: [HLS 200-472] Inferring partial write operation for 'L[0]' (mSort.cpp:54:9)
INFO: [HLS 200-472] Inferring partial write operation for 'L[1]' (mSort.cpp:55:9)
INFO: [HLS 200-472] Inferring partial write operation for 'R[0]' (mSort.cpp:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'R[1]' (mSort.cpp:61:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:73:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:74:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:79:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:80:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:90:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:91:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:100:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:101:9)
INFO: [HLS 200-472] Inferring partial write operation for 'a.data.assign' (knn.cpp:43:31)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:44:13)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:4)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 889.902 ; gain = 796.371
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.11 seconds; current allocated memory: 119.077 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 119.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 122.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.865 seconds; current allocated memory: 126.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge'.
INFO: [HLS 200-111]  Elapsed time: 0.966 seconds; current allocated memory: 127.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/k' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.527 seconds; current allocated memory: 134.888 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 190.66 MHz
INFO: [RTMG 210-278] Implementing memory 'merge_L_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'knn_bitcount_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'knn_a_data_assign_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 889.902 ; gain = 796.371
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 23.653 seconds; peak allocated memory: 134.888 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mSort.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 890.859 ; gain = 797.215
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 890.859 ; gain = 797.215
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 890.859 ; gain = 797.215
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:48) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 890.859 ; gain = 797.215
INFO: [XFORM 203-102] Partitioning array 'L' (mSort.cpp:48) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'R' (mSort.cpp:48) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:38) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:48) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 890.859 ; gain = 797.215
INFO: [HLS 200-472] Inferring partial write operation for 'L[0]' (mSort.cpp:54:9)
INFO: [HLS 200-472] Inferring partial write operation for 'L[1]' (mSort.cpp:55:9)
INFO: [HLS 200-472] Inferring partial write operation for 'R[0]' (mSort.cpp:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'R[1]' (mSort.cpp:61:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:73:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:74:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:79:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:80:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:90:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:91:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:100:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:101:9)
INFO: [HLS 200-472] Inferring partial write operation for 'a.data.assign' (knn.cpp:43:31)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:44:13)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:4)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 890.859 ; gain = 797.215
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.971 seconds; current allocated memory: 119.076 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 119.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.795 seconds; current allocated memory: 122.468 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.067 seconds; current allocated memory: 126.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge'.
INFO: [HLS 200-111]  Elapsed time: 0.963 seconds; current allocated memory: 127.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/k' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 134.886 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 190.66 MHz
INFO: [RTMG 210-278] Implementing memory 'merge_L_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'knn_bitcount_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'knn_a_data_assign_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 890.859 ; gain = 797.215
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 23.704 seconds; peak allocated memory: 134.886 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mSort.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.973 ; gain = 797.098
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.973 ; gain = 797.098
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 889.973 ; gain = 797.098
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:48) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 889.973 ; gain = 797.098
INFO: [XFORM 203-102] Partitioning array 'L' (mSort.cpp:48) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'R' (mSort.cpp:48) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'L.0' (mSort.cpp:48) automatically.
INFO: [XFORM 203-102] Partitioning array 'R.0' (mSort.cpp:48) automatically.
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:38) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:48) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 889.973 ; gain = 797.098
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:73:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:74:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:79:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:80:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:90:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:91:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:100:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:101:9)
INFO: [HLS 200-472] Inferring partial write operation for 'a.data.assign' (knn.cpp:43:31)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:44:13)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:4)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 889.973 ; gain = 797.098
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.009 seconds; current allocated memory: 118.769 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 119.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.768 seconds; current allocated memory: 122.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 126.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge'.
INFO: [HLS 200-111]  Elapsed time: 0.953 seconds; current allocated memory: 127.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/k' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.482 seconds; current allocated memory: 134.055 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 190.66 MHz
INFO: [RTMG 210-279] Implementing memory 'knn_bitcount_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_a_data_assign_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 889.973 ; gain = 797.098
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 23.717 seconds; peak allocated memory: 134.055 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mSort.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 889.012 ; gain = 795.035
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 889.012 ; gain = 795.035
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 889.012 ; gain = 795.035
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 889.012 ; gain = 795.035
INFO: [XFORM 203-102] Partitioning array 'L' (knn.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'R' (knn.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:41) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:51) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 889.012 ; gain = 795.035
INFO: [HLS 200-472] Inferring partial write operation for 'L[0]' (mSort.cpp:53:9)
INFO: [HLS 200-472] Inferring partial write operation for 'L[1]' (mSort.cpp:54:9)
INFO: [HLS 200-472] Inferring partial write operation for 'R[0]' (mSort.cpp:59:9)
INFO: [HLS 200-472] Inferring partial write operation for 'R[1]' (mSort.cpp:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:72:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:73:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:78:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:79:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:89:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:90:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:99:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:100:9)
INFO: [HLS 200-472] Inferring partial write operation for 'a.data.assign' (knn.cpp:46:31)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:47:13)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:61:4)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:68:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 889.012 ; gain = 795.035
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.792 seconds; current allocated memory: 119.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 119.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 122.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.884 seconds; current allocated memory: 126.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge'.
INFO: [HLS 200-111]  Elapsed time: 0.991 seconds; current allocated memory: 127.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/k' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.551 seconds; current allocated memory: 135.030 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 190.66 MHz
INFO: [RTMG 210-279] Implementing memory 'knn_bitcount_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'knn_L_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_a_data_assign_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 889.012 ; gain = 795.035
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 25.538 seconds; peak allocated memory: 135.030 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mSort.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.117 ; gain = 794.090
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.117 ; gain = 794.090
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 889.117 ; gain = 794.090
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:48) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 889.117 ; gain = 794.090
INFO: [XFORM 203-102] Partitioning array 'L' (mSort.cpp:48) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'R' (mSort.cpp:48) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:38) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:48) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 889.117 ; gain = 794.090
INFO: [HLS 200-472] Inferring partial write operation for 'L[0]' (mSort.cpp:54:9)
INFO: [HLS 200-472] Inferring partial write operation for 'L[1]' (mSort.cpp:55:9)
INFO: [HLS 200-472] Inferring partial write operation for 'R[0]' (mSort.cpp:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'R[1]' (mSort.cpp:61:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:73:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:74:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:79:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:80:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:90:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:91:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:100:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:101:9)
INFO: [HLS 200-472] Inferring partial write operation for 'a.data.assign' (knn.cpp:43:31)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:44:13)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:4)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 889.117 ; gain = 794.090
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.398 seconds; current allocated memory: 119.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 119.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.091 seconds; current allocated memory: 122.470 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.896 seconds; current allocated memory: 126.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge'.
INFO: [HLS 200-111]  Elapsed time: 0.989 seconds; current allocated memory: 127.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/k' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.552 seconds; current allocated memory: 134.888 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 190.66 MHz
INFO: [RTMG 210-278] Implementing memory 'merge_L_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'knn_bitcount_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_a_data_assign_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 889.117 ; gain = 794.090
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 24.499 seconds; peak allocated memory: 134.888 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mSort.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 889.984 ; gain = 796.184
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 889.984 ; gain = 796.184
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 889.984 ; gain = 796.184
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<Node*>' into 'merge' (mSort.cpp:34) automatically.
INFO: [XFORM 203-602] Inlining function 'length' into 'mergeSort' (mSort.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'push' into 'knn' (knn.cpp:42) automatically.
ERROR: [SYNCHK 200-43] mSort.cpp:83: use or assignment of a non-static pointer 'current' (this pointer may refer to different memory locations).
ERROR: [SYNCHK 200-71] mSort.cpp:134: function 'operator new(unsigned long long)' has no function body.
ERROR: [SYNCHK 200-41] mSort.cpp:134: unsupported pointer reinterpretation from type 'i8*' to type '%struct.Node.1.2.4 = type { i32, i32, %struct.Node.1.2.4* }*...'.
ERROR: [SYNCHK 200-61] knn.cpp:85: unsupported memory access on variable which is (or contains) an array with unknown size at compile time.
ERROR: [SYNCHK 200-11] mSort.cpp:137: Variable '' has an unsynthesizable type 'i8*' (possible cause(s): structure variable cannot be decomposed due to (1) unsupported type conversion; (2) memory copy operation; (3) function pointer used in struct; (4) unsupported pointer comparison).
ERROR: [SYNCHK 200-42] mSort.cpp:76: pointer comparison is not supported.
ERROR: [SYNCHK 200-11] mSort.cpp:9: Variable '.0.reg2mem.0.i.i.reg2mem' has an unsynthesizable type '%struct.Node.1.2.4 = type { i32, i32, %struct.Node.1.2.4* }*...' (possible cause(s): pointer to pointer or global pointer).
INFO: [SYNCHK 200-10] 7 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mSort.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 888.871 ; gain = 795.074
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 888.871 ; gain = 795.074
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 888.871 ; gain = 795.074
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:48) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 888.871 ; gain = 795.074
INFO: [XFORM 203-102] Partitioning array 'L' (mSort.cpp:48) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'R' (mSort.cpp:48) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:38) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:48) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 888.871 ; gain = 795.074
INFO: [HLS 200-472] Inferring partial write operation for 'L[0]' (mSort.cpp:54:9)
INFO: [HLS 200-472] Inferring partial write operation for 'L[1]' (mSort.cpp:55:9)
INFO: [HLS 200-472] Inferring partial write operation for 'R[0]' (mSort.cpp:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'R[1]' (mSort.cpp:61:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:73:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:74:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:79:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:80:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:90:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:91:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:100:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:101:9)
INFO: [HLS 200-472] Inferring partial write operation for 'a.data.assign' (knn.cpp:43:31)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:44:13)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:4)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 888.871 ; gain = 795.074
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.695 seconds; current allocated memory: 119.076 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 119.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.829 seconds; current allocated memory: 122.468 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.122 seconds; current allocated memory: 126.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge'.
INFO: [HLS 200-111]  Elapsed time: 1.242 seconds; current allocated memory: 127.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/k' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.663 seconds; current allocated memory: 134.886 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 190.66 MHz
INFO: [RTMG 210-278] Implementing memory 'merge_L_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'knn_bitcount_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'knn_a_data_assign_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 888.871 ; gain = 795.074
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 25.506 seconds; peak allocated memory: 134.886 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mSort.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.387 ; gain = 794.582
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.387 ; gain = 794.582
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 889.387 ; gain = 794.582
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:48) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 889.387 ; gain = 794.582
INFO: [XFORM 203-102] Partitioning array 'L' (mSort.cpp:48) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'R' (mSort.cpp:48) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:38) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:48) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 889.387 ; gain = 794.582
INFO: [HLS 200-472] Inferring partial write operation for 'L[0]' (mSort.cpp:54:9)
INFO: [HLS 200-472] Inferring partial write operation for 'L[1]' (mSort.cpp:55:9)
INFO: [HLS 200-472] Inferring partial write operation for 'R[0]' (mSort.cpp:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'R[1]' (mSort.cpp:61:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:73:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:74:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:79:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:80:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:90:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:91:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:100:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:101:9)
INFO: [HLS 200-472] Inferring partial write operation for 'a.data.assign' (knn.cpp:43:31)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:44:13)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:4)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 889.387 ; gain = 794.582
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.315 seconds; current allocated memory: 119.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 119.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.806 seconds; current allocated memory: 122.470 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.891 seconds; current allocated memory: 126.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge'.
INFO: [HLS 200-111]  Elapsed time: 0.993 seconds; current allocated memory: 127.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/k' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.543 seconds; current allocated memory: 134.888 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 190.66 MHz
INFO: [RTMG 210-278] Implementing memory 'merge_L_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'knn_bitcount_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_a_data_assign_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 889.387 ; gain = 794.582
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 24.076 seconds; peak allocated memory: 134.888 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mSort.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 888.918 ; gain = 795.449
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 888.918 ; gain = 795.449
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 888.918 ; gain = 795.449
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:48) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 888.918 ; gain = 795.449
INFO: [XFORM 203-102] Partitioning array 'L' (mSort.cpp:48) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'R' (mSort.cpp:48) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:38) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:48) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 888.918 ; gain = 795.449
INFO: [HLS 200-472] Inferring partial write operation for 'L[0]' (mSort.cpp:54:9)
INFO: [HLS 200-472] Inferring partial write operation for 'L[1]' (mSort.cpp:55:9)
INFO: [HLS 200-472] Inferring partial write operation for 'R[0]' (mSort.cpp:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'R[1]' (mSort.cpp:61:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:73:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:74:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:79:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:80:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:90:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:91:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:100:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:101:9)
INFO: [HLS 200-472] Inferring partial write operation for 'a.data.assign' (knn.cpp:43:31)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:44:13)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:4)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 888.918 ; gain = 795.449
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.759 seconds; current allocated memory: 119.088 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 119.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.805 seconds; current allocated memory: 122.481 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.887 seconds; current allocated memory: 126.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge'.
INFO: [HLS 200-111]  Elapsed time: 1.017 seconds; current allocated memory: 127.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/k' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.553 seconds; current allocated memory: 134.906 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 190.66 MHz
INFO: [RTMG 210-278] Implementing memory 'merge_L_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'knn_bitcount_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_a_data_assign_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 888.918 ; gain = 795.449
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 24.417 seconds; peak allocated memory: 134.906 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mSort.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 889.234 ; gain = 795.801
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 889.234 ; gain = 795.801
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 889.234 ; gain = 795.801
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:48) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 889.234 ; gain = 795.801
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'neighbours_loop' in function 'knn'.
INFO: [XFORM 203-102] Partitioning array 'L' (mSort.cpp:49) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'R' (mSort.cpp:49) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:38) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'min' into 'mergeSort' (mSort.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'mergeSort' into 'knn' (knn.cpp:48) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:31 . Memory (MB): peak = 889.234 ; gain = 795.801
INFO: [HLS 200-472] Inferring partial write operation for 'L[0]' (mSort.cpp:56:2)
INFO: [HLS 200-472] Inferring partial write operation for 'L[1]' (mSort.cpp:57:9)
INFO: [HLS 200-472] Inferring partial write operation for 'R[0]' (mSort.cpp:63:2)
INFO: [HLS 200-472] Inferring partial write operation for 'R[1]' (mSort.cpp:64:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:77:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:78:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:83:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:84:13)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:95:2)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:96:9)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[0]' (mSort.cpp:106:2)
INFO: [HLS 200-472] Inferring partial write operation for 'arr[1]' (mSort.cpp:107:9)
INFO: [HLS 200-472] Inferring partial write operation for 'a.data.assign' (knn.cpp:43:31)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:44:13)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:4)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:66:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:32 . Memory (MB): peak = 889.234 ; gain = 795.801
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.164 seconds; current allocated memory: 119.033 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 119.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 122.474 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.904 seconds; current allocated memory: 126.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge'.
INFO: [HLS 200-111]  Elapsed time: 1.017 seconds; current allocated memory: 127.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/k' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_label' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.797 seconds; current allocated memory: 134.899 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 190.66 MHz
INFO: [RTMG 210-278] Implementing memory 'merge_L_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'knn_bitcount_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_a_data_assign_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:39 . Memory (MB): peak = 889.234 ; gain = 795.801
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 39.537 seconds; peak allocated memory: 134.899 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from knn.cpp:1:
In file included from knn.cpp:1:
./knn.h:26:13: error: expected ')'
int knn(int 5, sample_s test_sample[10000], sample_s train_sample[60000]);
            ^
./knn.h:26:8: note: to match this '('
int knn(int 5, sample_s test_sample[10000], sample_s train_sample[60000]);
       ^
In file included from knn.cpp:1:
knn.cpp:26:13: error: expected ')'
int knn(int 5, sample_s test_samples[10000], sample_s train_samples[60000])
            ^
knn.cpp:26:8: note: to match this '('
int knn(int 5, sample_s test_samples[10000], sample_s train_samples[60000])
       ^
knn.cpp:33:32: error: use of undeclared identifier 'test_samples'; did you mean 'test_sample'?
        sample_s test_sample = test_samples[i];
                               ^~~~~~~~~~~~
                               test_sample
knn.cpp:33:18: note: 'test_sample' declared here
        sample_s test_sample = test_samples[i];
                 ^
knn.cpp:33:44: error: type 'sample_s' does not provide a subscript operator
        sample_s test_sample = test_samples[i];
                               ~~~~~~~~~~~~^~
knn.cpp:42:63: error: use of undeclared identifier 'train_samples'
            distances[j][0] = calculate_distance(test_sample, train_samples[j]);
                                                              ^
knn.cpp:43:31: error: use of undeclared identifier 'train_samples'
            distances[j][1] = train_samples[j].label;
                              ^
6 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] knn.cpp:1:10: fatal error: 'gmp.h' file not found
#include <gmp.h>
         ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from knn.cpp:1:
In file included from knn.cpp:1:
./knn.h:28:43: error: use of undeclared identifier 'test_sample'
void knn(hls::stream<ap_axiu<788,0,0,0>>& test_sample, hls::stream<ap_axiu<1,0,0,0>>& output);
                                          ^
./knn.h:28:93: error: type name requires a specifier or qualifier
void knn(hls::stream<ap_axiu<788,0,0,0>>& test_sample, hls::stream<ap_axiu<1,0,0,0>>& output);
                                                                                            ^
./knn.h:28:43: error: use of undeclared identifier 'test_sample'
void knn(hls::stream<ap_axiu<788,0,0,0>>& test_sample, hls::stream<ap_axiu<1,0,0,0>>& output);
                                          ^
./knn.h:28:93: error: type name requires a specifier or qualifier
void knn(hls::stream<ap_axiu<788,0,0,0>>& test_sample, hls::stream<ap_axiu<1,0,0,0>>& output);
                                                                                            ^
./knn.h:28:94: error: expected ')'
void knn(hls::stream<ap_axiu<788,0,0,0>>& test_sample, hls::stream<ap_axiu<1,0,0,0>>& output);
                                                                                             ^
./knn.h:28:9: note: to match this '('
void knn(hls::stream<ap_axiu<788,0,0,0>>& test_sample, hls::stream<ap_axiu<1,0,0,0>>& output);
        ^
./knn.h:32:48: error: use of undeclared identifier 'train_sample'
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample);
                                               ^
./knn.h:32:61: error: type name requires a specifier or qualifier
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample);
                                                            ^
./knn.h:32:48: error: use of undeclared identifier 'train_sample'
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample);
                                               ^
./knn.h:32:61: error: type name requires a specifier or qualifier
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample);
                                                            ^
./knn.h:32:61: error: expected ')'
./knn.h:32:14: note: to match this '('
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample);
             ^
In file included from knn.cpp:1:
knn.cpp:11:48: error: use of undeclared identifier 'train_sample'; did you mean 'train_samples'?
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                               ^~~~~~~~~~~~
                                               train_samples
knn.cpp:3:10: note: 'train_samples' declared here
sample_t train_samples[60000];
         ^
knn.cpp:11:44: warning: use of right-shift operator ('>>') in template argument will require parentheses in C++11
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                           ^
                                          (                )
knn.cpp:11:44: error: invalid operands to binary expression ('int' and 'sample_t (*)[60000]')
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                          ~^ ~~~~~~~~~~~~~~
knn.cpp:86:2: error: type name requires a specifier or qualifier
}
 ^
knn.cpp:11:48: error: use of undeclared identifier 'train_sample'; did you mean 'train_samples'?
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                               ^~~~~~~~~~~~
                                               train_samples
knn.cpp:3:10: note: 'train_samples' declared here
sample_t train_samples[60000];
         ^
knn.cpp:11:44: warning: use of right-shift operator ('>>') in template argument will require parentheses in C++11
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                           ^
                                          (                )
knn.cpp:11:44: error: invalid operands to binary expression ('int' and 'sample_t (*)[60000]')
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                          ~^ ~~~~~~~~~~~~~~
knn.cpp:86:2: error: type name requires a specifier or qualifier
}
 ^
knn.cpp:86:2: error: expected ')'
knn.cpp:11:14: note: to match this '('
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
             ^
knn.cpp:86:2: error: expected function body after function declarator
}
 ^
2 warnings and 18 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from knn.cpp:1:
In file included from knn.cpp:1:
./knn.h:28:43: error: use of undeclared identifier 'test_sample'
void knn(hls::stream<ap_axiu<788,0,0,0>>& test_sample, hls::stream<ap_axiu<1,0,0,0>>& output);
                                          ^
./knn.h:28:93: error: type name requires a specifier or qualifier
void knn(hls::stream<ap_axiu<788,0,0,0>>& test_sample, hls::stream<ap_axiu<1,0,0,0>>& output);
                                                                                            ^
./knn.h:28:43: error: use of undeclared identifier 'test_sample'
void knn(hls::stream<ap_axiu<788,0,0,0>>& test_sample, hls::stream<ap_axiu<1,0,0,0>>& output);
                                          ^
./knn.h:28:93: error: type name requires a specifier or qualifier
void knn(hls::stream<ap_axiu<788,0,0,0>>& test_sample, hls::stream<ap_axiu<1,0,0,0>>& output);
                                                                                            ^
./knn.h:28:94: error: expected ')'
void knn(hls::stream<ap_axiu<788,0,0,0>>& test_sample, hls::stream<ap_axiu<1,0,0,0>>& output);
                                                                                             ^
./knn.h:28:9: note: to match this '('
void knn(hls::stream<ap_axiu<788,0,0,0>>& test_sample, hls::stream<ap_axiu<1,0,0,0>>& output);
        ^
./knn.h:32:48: error: use of undeclared identifier 'train_sample'
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample);
                                               ^
./knn.h:32:61: error: type name requires a specifier or qualifier
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample);
                                                            ^
./knn.h:32:48: error: use of undeclared identifier 'train_sample'
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample);
                                               ^
./knn.h:32:61: error: type name requires a specifier or qualifier
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample);
                                                            ^
./knn.h:32:61: error: expected ')'
./knn.h:32:14: note: to match this '('
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample);
             ^
In file included from knn.cpp:1:
knn.cpp:11:48: error: use of undeclared identifier 'train_sample'; did you mean 'train_samples'?
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                               ^~~~~~~~~~~~
                                               train_samples
knn.cpp:3:10: note: 'train_samples' declared here
sample_t train_samples[60000];
         ^
knn.cpp:11:44: warning: use of right-shift operator ('>>') in template argument will require parentheses in C++11
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                           ^
                                          (                )
knn.cpp:11:44: error: invalid operands to binary expression ('int' and 'sample_t (*)[60000]')
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                          ~^ ~~~~~~~~~~~~~~
knn.cpp:86:2: error: type name requires a specifier or qualifier
}
 ^
knn.cpp:11:48: error: use of undeclared identifier 'train_sample'; did you mean 'train_samples'?
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                               ^~~~~~~~~~~~
                                               train_samples
knn.cpp:3:10: note: 'train_samples' declared here
sample_t train_samples[60000];
         ^
knn.cpp:11:44: warning: use of right-shift operator ('>>') in template argument will require parentheses in C++11
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                           ^
                                          (                )
knn.cpp:11:44: error: invalid operands to binary expression ('int' and 'sample_t (*)[60000]')
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                          ~^ ~~~~~~~~~~~~~~
knn.cpp:86:2: error: type name requires a specifier or qualifier
}
 ^
knn.cpp:86:2: error: expected ')'
knn.cpp:11:14: note: to match this '('
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
             ^
knn.cpp:86:2: error: expected function body after function declarator
}
 ^
2 warnings and 18 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from knn.cpp:1:
In file included from knn.cpp:1:
./knn.h:28:43: error: use of undeclared identifier 'test_sample'
void knn(hls::stream<ap_axiu<788,0,0,0>>& test_sample, hls::stream<ap_axiu<1,0,0,0>>& output);
                                          ^
./knn.h:28:93: error: type name requires a specifier or qualifier
void knn(hls::stream<ap_axiu<788,0,0,0>>& test_sample, hls::stream<ap_axiu<1,0,0,0>>& output);
                                                                                            ^
./knn.h:28:43: error: use of undeclared identifier 'test_sample'
void knn(hls::stream<ap_axiu<788,0,0,0>>& test_sample, hls::stream<ap_axiu<1,0,0,0>>& output);
                                          ^
./knn.h:28:93: error: type name requires a specifier or qualifier
void knn(hls::stream<ap_axiu<788,0,0,0>>& test_sample, hls::stream<ap_axiu<1,0,0,0>>& output);
                                                                                            ^
./knn.h:28:94: error: expected ')'
void knn(hls::stream<ap_axiu<788,0,0,0>>& test_sample, hls::stream<ap_axiu<1,0,0,0>>& output);
                                                                                             ^
./knn.h:28:9: note: to match this '('
void knn(hls::stream<ap_axiu<788,0,0,0>>& test_sample, hls::stream<ap_axiu<1,0,0,0>>& output);
        ^
./knn.h:32:48: error: use of undeclared identifier 'train_sample'
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample);
                                               ^
./knn.h:32:61: error: type name requires a specifier or qualifier
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample);
                                                            ^
./knn.h:32:48: error: use of undeclared identifier 'train_sample'
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample);
                                               ^
./knn.h:32:61: error: type name requires a specifier or qualifier
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample);
                                                            ^
./knn.h:32:61: error: expected ')'
./knn.h:32:14: note: to match this '('
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample);
             ^
In file included from knn.cpp:1:
knn.cpp:11:48: error: use of undeclared identifier 'train_sample'; did you mean 'train_samples'?
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                               ^~~~~~~~~~~~
                                               train_samples
knn.cpp:3:10: note: 'train_samples' declared here
sample_t train_samples[60000];
         ^
knn.cpp:11:44: warning: use of right-shift operator ('>>') in template argument will require parentheses in C++11
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                           ^
                                          (                )
knn.cpp:11:44: error: invalid operands to binary expression ('int' and 'sample_t (*)[60000]')
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                          ~^ ~~~~~~~~~~~~~~
knn.cpp:86:2: error: type name requires a specifier or qualifier
}
 ^
knn.cpp:11:48: error: use of undeclared identifier 'train_sample'; did you mean 'train_samples'?
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                               ^~~~~~~~~~~~
                                               train_samples
knn.cpp:3:10: note: 'train_samples' declared here
sample_t train_samples[60000];
         ^
knn.cpp:11:44: warning: use of right-shift operator ('>>') in template argument will require parentheses in C++11
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                           ^
                                          (                )
knn.cpp:11:44: error: invalid operands to binary expression ('int' and 'sample_t (*)[60000]')
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                          ~^ ~~~~~~~~~~~~~~
knn.cpp:86:2: error: type name requires a specifier or qualifier
}
 ^
knn.cpp:86:2: error: expected ')'
knn.cpp:11:14: note: to match this '('
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
             ^
knn.cpp:86:2: error: expected function body after function declarator
}
 ^
2 warnings and 18 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from knn.cpp:1:
knn.cpp:11:48: error: use of undeclared identifier 'train_sample'; did you mean 'train_samples'?
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                               ^~~~~~~~~~~~
                                               train_samples
knn.cpp:3:10: note: 'train_samples' declared here
sample_t train_samples[60000];
         ^
knn.cpp:11:44: warning: use of right-shift operator ('>>') in template argument will require parentheses in C++11
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                           ^
                                          (                )
knn.cpp:11:44: error: invalid operands to binary expression ('int' and 'sample_t (*)[60000]')
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                          ~^ ~~~~~~~~~~~~~~
knn.cpp:86:2: error: type name requires a specifier or qualifier
}
 ^
knn.cpp:11:48: error: use of undeclared identifier 'train_sample'; did you mean 'train_samples'?
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                               ^~~~~~~~~~~~
                                               train_samples
knn.cpp:3:10: note: 'train_samples' declared here
sample_t train_samples[60000];
         ^
knn.cpp:11:44: warning: use of right-shift operator ('>>') in template argument will require parentheses in C++11
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                           ^
                                          (                )
knn.cpp:11:44: error: invalid operands to binary expression ('int' and 'sample_t (*)[60000]')
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
                                          ~^ ~~~~~~~~~~~~~~
knn.cpp:86:2: error: type name requires a specifier or qualifier
}
 ^
knn.cpp:86:2: error: expected ')'
knn.cpp:11:14: note: to match this '('
void init_knn(hls::stream<ap_axiu<788,0,0,0>>& train_sample) {
             ^
knn.cpp:86:2: error: expected function body after function declarator
}
 ^
2 warnings and 8 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
knn.cpp:12:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto axiuIn = train_sample.read();
 ^
knn.cpp:18:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto axiuIn = test_sample.read();
 ^
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 889.598 ; gain = 796.242
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 889.598 ; gain = 796.242
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 889.598 ; gain = 796.242
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:31) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:83: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 889.598 ; gain = 796.242
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:22) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:31) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 889.598 ; gain = 796.242
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:24:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:25:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:39:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:42:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:55:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:62:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 889.598 ; gain = 796.242
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.818 seconds; current allocated memory: 125.159 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 125.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_sample_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_sample_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_sample_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_sample_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 126.340 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.56 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 889.598 ; gain = 796.242
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 21.595 seconds; peak allocated memory: 126.340 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
knn.cpp:12:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto axiuIn = train_sample.read();
 ^
knn.cpp:18:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto axiuIn = test_sample.read();
 ^
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.254 ; gain = 795.441
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.254 ; gain = 795.441
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 889.254 ; gain = 795.441
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:31) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:83: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 889.254 ; gain = 795.441
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:22) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:31) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 889.254 ; gain = 795.441
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:24:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:25:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:39:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:42:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:55:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:62:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 889.254 ; gain = 795.441
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.275 seconds; current allocated memory: 125.159 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 125.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_sample_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_sample_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_sample_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/test_sample_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 126.340 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.56 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 889.254 ; gain = 795.441
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 14.624 seconds; peak allocated memory: 126.340 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] knn.cpp:1:10: fatal error: 'gmp.h' file not found
#include <gmp.h>
         ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from knn.cpp:1:
In file included from knn.cpp:1:
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
In file included from knn.cpp:1:
knn.cpp:15:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto axiuIn = test_sample.read();
 ^
In file included from knn.cpp:1:
In file included from knn.cpp:3:
In file included from ./knn.h:7:
In file included from D:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_int.h:55:
D:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_int_base.h:148:29: error: implicit instantiation of undefined template 'ssdm_int<0, false>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_int.h:203:18: note: in instantiation of template class 'ap_int_base<0, false>' requested here
struct ap_uint : ap_int_base<_AP_W, false> {
                 ^
D:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_axi_sdata.h:114:17: note: in instantiation of template class 'ap_uint<0>' requested here
    ap_uint<TI> id;
                ^
D:/Xilinx/Vivado/2020.1/common/technology/autopilot\hls_stream.h:208:18: note: in instantiation of template class 'ap_axiu<788, 1, 0, 0>' requested here
    __STREAM_T__ V ;
                 ^
knn.cpp:15:27: note: in instantiation of template class 'hls::stream<ap_axiu<788, 1, 0, 0>, 0>' requested here
 auto axiuIn = test_sample.read();
                          ^
D:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
2 warnings and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:3:
./knn.h:9:10: fatal error: 'ap_uint.h' file not found
#include <ap_uint.h>
         ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from knn.cpp:1:
In file included from knn.cpp:1:
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
In file included from knn.cpp:1:
knn.cpp:15:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto axiuIn = test_sample.read();
 ^
In file included from knn.cpp:1:
In file included from knn.cpp:3:
In file included from ./knn.h:7:
In file included from D:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_int.h:55:
D:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_int_base.h:148:29: error: implicit instantiation of undefined template 'ssdm_int<0, false>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_int.h:203:18: note: in instantiation of template class 'ap_int_base<0, false>' requested here
struct ap_uint : ap_int_base<_AP_W, false> {
                 ^
D:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_axi_sdata.h:114:17: note: in instantiation of template class 'ap_uint<0>' requested here
    ap_uint<TI> id;
                ^
D:/Xilinx/Vivado/2020.1/common/technology/autopilot\hls_stream.h:208:18: note: in instantiation of template class 'ap_axiu<788, 1, 0, 0>' requested here
    __STREAM_T__ V ;
                 ^
knn.cpp:15:27: note: in instantiation of template class 'hls::stream<ap_axiu<788, 1, 0, 0>, 0>' requested here
 auto axiuIn = test_sample.read();
                          ^
D:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
2 warnings and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from knn.cpp:1:
In file included from knn.cpp:1:
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
In file included from knn.cpp:1:
knn.cpp:15:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto axiuIn = test_sample.read();
 ^
In file included from knn.cpp:1:
In file included from knn.cpp:3:
In file included from ./knn.h:7:
In file included from D:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_int.h:55:
D:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_int_base.h:148:29: error: implicit instantiation of undefined template 'ssdm_int<0, false>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_int.h:203:18: note: in instantiation of template class 'ap_int_base<0, false>' requested here
struct ap_uint : ap_int_base<_AP_W, false> {
                 ^
D:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_axi_sdata.h:114:17: note: in instantiation of template class 'ap_uint<0>' requested here
    ap_uint<TI> id;
                ^
D:/Xilinx/Vivado/2020.1/common/technology/autopilot\hls_stream.h:208:18: note: in instantiation of template class 'ap_axiu<789, 1, 0, 0>' requested here
    __STREAM_T__ V ;
                 ^
knn.cpp:15:27: note: in instantiation of template class 'hls::stream<ap_axiu<789, 1, 0, 0>, 0>' requested here
 auto axiuIn = test_sample.read();
                          ^
D:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
2 warnings and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] knn.cpp:3:10: fatal error: 'knn.h' file not found
#include "knn.h"
         ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from knn.cpp:1:
In file included from knn.cpp:1:
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
In file included from knn.cpp:1:
knn.cpp:19:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto axiuIn = test_sample.read();
 ^
In file included from knn.cpp:1:
In file included from knn.cpp:3:
In file included from ./knn.hpp:1:
In file included from D:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_int.h:55:
D:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_int_base.h:148:29: error: implicit instantiation of undefined template 'ssdm_int<0, false>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_int.h:203:18: note: in instantiation of template class 'ap_int_base<0, false>' requested here
struct ap_uint : ap_int_base<_AP_W, false> {
                 ^
D:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_axi_sdata.h:114:17: note: in instantiation of template class 'ap_uint<0>' requested here
    ap_uint<TI> id;
                ^
D:/Xilinx/Vivado/2020.1/common/technology/autopilot\hls_stream.h:208:18: note: in instantiation of template class 'ap_axiu<788, 1, 0, 0>' requested here
    __STREAM_T__ V ;
                 ^
knn.cpp:19:27: note: in instantiation of template class 'hls::stream<ap_axiu<788, 1, 0, 0>, 0>' requested here
 auto axiuIn = test_sample.read();
                          ^
D:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
2 warnings and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from knn.cpp:1:
In file included from knn.cpp:1:
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
In file included from knn.cpp:1:
knn.cpp:19:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto axiuIn = input.read();
 ^
In file included from knn.cpp:1:
In file included from knn.cpp:3:
In file included from ./knn.hpp:1:
In file included from D:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_int.h:55:
D:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_int_base.h:148:29: error: implicit instantiation of undefined template 'ssdm_int<0, false>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_int.h:203:18: note: in instantiation of template class 'ap_int_base<0, false>' requested here
struct ap_uint : ap_int_base<_AP_W, false> {
                 ^
D:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_axi_sdata.h:114:17: note: in instantiation of template class 'ap_uint<0>' requested here
    ap_uint<TI> id;
                ^
D:/Xilinx/Vivado/2020.1/common/technology/autopilot\hls_stream.h:208:18: note: in instantiation of template class 'ap_axiu<788, 1, 0, 0>' requested here
    __STREAM_T__ V ;
                 ^
knn.cpp:19:21: note: in instantiation of template class 'hls::stream<ap_axiu<788, 1, 0, 0>, 0>' requested here
 auto axiuIn = input.read();
                    ^
D:/Xilinx/Vivado/2020.1/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
2 warnings and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:1:
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
In file included from knn.cpp:1:
knn.cpp:19:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto axiuIn = input.read();
 ^
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 889.121 ; gain = 796.195
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 889.121 ; gain = 796.195
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 889.121 ; gain = 796.195
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:36) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:88: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 889.121 ; gain = 796.195
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:27) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:36) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 889.121 ; gain = 796.195
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:29:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:30:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:44:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:47:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:60:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:67:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 889.121 ; gain = 796.195
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.395 seconds; current allocated memory: 123.657 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 124.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 124.792 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.56 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 889.121 ; gain = 796.195
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 23.496 seconds; peak allocated memory: 124.792 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:1:
In file included from ./knn.hpp:2:
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
In file included from knn.cpp:1:
knn.cpp:13:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto axiuIn = input.read();
 ^
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.012 ; gain = 796.266
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.012 ; gain = 796.266
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.012 ; gain = 796.266
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:30) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:82: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.012 ; gain = 796.266
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:21) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:30) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.012 ; gain = 796.266
INFO: [HLS 200-472] Inferring partial write operation for 'train_samples.V' (knn.cpp:17:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:23:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:24:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:38:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:41:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:54:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:61:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 889.012 ; gain = 796.266
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.826 seconds; current allocated memory: 124.228 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 124.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'train_cnt' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 125.568 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.56 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_train_samples_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 889.012 ; gain = 796.266
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 14.632 seconds; peak allocated memory: 125.568 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:1:
In file included from ./knn.hpp:2:
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
In file included from knn.cpp:1:
knn.cpp:13:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto axiuIn = input.read();
 ^
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.125 ; gain = 796.180
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.125 ; gain = 796.180
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.125 ; gain = 796.180
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:30) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:82: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.125 ; gain = 796.180
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:21) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:30) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.125 ; gain = 796.180
INFO: [HLS 200-472] Inferring partial write operation for 'train_samples.V' (knn.cpp:17:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:23:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:24:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:38:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:41:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:54:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:61:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 889.125 ; gain = 796.180
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.563 seconds; current allocated memory: 124.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 124.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'train_cnt' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 125.615 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.56 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_train_samples_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 889.125 ; gain = 796.180
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 14.288 seconds; peak allocated memory: 125.615 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:1:
In file included from ./knn.hpp:2:
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
In file included from knn.cpp:1:
knn.cpp:13:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto axiuIn = input.read();
 ^
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 889.293 ; gain = 795.664
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 889.293 ; gain = 795.664
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.293 ; gain = 795.664
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:30) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:82: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.293 ; gain = 795.664
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:21) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:30) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.293 ; gain = 795.664
INFO: [HLS 200-472] Inferring partial write operation for 'train_samples.V' (knn.cpp:17:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:23:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:24:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:38:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:41:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:54:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:61:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.293 ; gain = 795.664
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.868 seconds; current allocated memory: 109.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 109.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'train_cnt' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 110.664 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.56 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_train_samples_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 889.293 ; gain = 795.664
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 13.37 seconds; peak allocated memory: 110.664 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:2:
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
In file included from knn.cpp:1:
knn.cpp:17:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto axiuIn = input.read();
 ^
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 890.227 ; gain = 796.504
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 890.227 ; gain = 796.504
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 890.227 ; gain = 796.504
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:86: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 890.227 ; gain = 796.504
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:25) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 890.227 ; gain = 796.504
INFO: [HLS 200-472] Inferring partial write operation for 'train_samples.V' (knn.cpp:21:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:27:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:28:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:42:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:45:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 890.227 ; gain = 796.504
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.168 seconds; current allocated memory: 100.903 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 101.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'train_cnt' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 102.209 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.56 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_train_samples_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 890.227 ; gain = 796.504
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 12.7 seconds; peak allocated memory: 102.209 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:2:
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
In file included from knn.cpp:1:
knn.cpp:17:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto axiuIn = input.read();
 ^
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 889.293 ; gain = 795.512
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 889.293 ; gain = 795.512
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.293 ; gain = 795.512
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:86: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.293 ; gain = 795.512
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:25) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.293 ; gain = 795.512
INFO: [HLS 200-472] Inferring partial write operation for 'train_samples.V' (knn.cpp:21:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:27:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:28:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:42:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:45:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.293 ; gain = 795.512
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.797 seconds; current allocated memory: 100.823 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 101.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'train_cnt' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.433 seconds; current allocated memory: 102.208 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.56 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_train_samples_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 889.293 ; gain = 795.512
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 13.56 seconds; peak allocated memory: 102.208 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:2:
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
In file included from knn.cpp:1:
knn.cpp:17:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto axiuIn = input.read();
 ^
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 889.344 ; gain = 796.062
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 889.344 ; gain = 796.062
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.344 ; gain = 796.062
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:86: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.344 ; gain = 796.062
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:25) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.344 ; gain = 796.062
INFO: [HLS 200-472] Inferring partial write operation for 'train_samples.V' (knn.cpp:21:32)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:27:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:28:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:42:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:45:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.344 ; gain = 796.062
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.541 seconds; current allocated memory: 102.595 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 103.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'train_cnt' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 103.943 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.56 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_train_samples_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 889.344 ; gain = 796.062
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 12.998 seconds; peak allocated memory: 103.943 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:2:
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
In file included from knn.cpp:1:
knn.cpp:17:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto axiuIn = input.read();
 ^
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 927.453 ; gain = 834.480
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 927.453 ; gain = 834.480
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 927.453 ; gain = 834.480
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:86: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 927.453 ; gain = 834.480
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:25) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:35 . Memory (MB): peak = 927.453 ; gain = 834.480
INFO: [HLS 200-472] Inferring partial write operation for 'train_samples.V' (knn.cpp:21:32)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:27:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:28:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:42:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:45:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 927.453 ; gain = 834.480
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.924 seconds; current allocated memory: 102.588 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 103.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'train_cnt' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.443 seconds; current allocated memory: 103.947 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.56 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_train_samples_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:41 . Memory (MB): peak = 927.453 ; gain = 834.480
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 41.545 seconds; peak allocated memory: 103.947 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:2:
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 889.395 ; gain = 795.746
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 889.395 ; gain = 795.746
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 889.395 ; gain = 795.746
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:33) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:82: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 889.395 ; gain = 795.746
WARNING: [XFORM 203-803] Dropped interface mode 'axis' on 'input.V' (knn.cpp:15) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'axis' on 'output.V' (knn.cpp:15) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:24) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:33) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 889.395 ; gain = 795.746
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:26:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:27:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:41:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:44:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:57:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:64:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 889.395 ; gain = 795.746
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.079 seconds; current allocated memory: 97.706 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 98.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_V' and 'output_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 98.887 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.56 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 889.395 ; gain = 795.746
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 21.943 seconds; peak allocated memory: 98.887 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:2:
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
D:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.137 ; gain = 795.273
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.137 ; gain = 795.273
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.137 ; gain = 795.273
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:83: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.137 ; gain = 795.273
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:25) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.137 ; gain = 795.273
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:27:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:28:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:42:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:45:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.137 ; gain = 795.273
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.74 seconds; current allocated memory: 97.681 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 98.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_V' and 'output_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 98.816 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.56 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 889.137 ; gain = 795.273
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 13.144 seconds; peak allocated memory: 98.816 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:2:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 992.508 ; gain = 896.305
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 992.508 ; gain = 896.305
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 992.508 ; gain = 896.305
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:83: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 992.508 ; gain = 896.305
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:25) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 992.508 ; gain = 896.305
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:27:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:28:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:42:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:45:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 992.508 ; gain = 896.305
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.52 seconds; current allocated memory: 139.983 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 140.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_V' and 'output_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 141.164 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.56 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 992.508 ; gain = 896.305
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 18.119 seconds; peak allocated memory: 141.164 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:2:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 992.922 ; gain = 899.199
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 992.922 ; gain = 899.199
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 992.922 ; gain = 899.199
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:83: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 992.922 ; gain = 899.199
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:25) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 992.922 ; gain = 899.199
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:27:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:28:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:42:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:45:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 992.922 ; gain = 899.199
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.09 seconds; current allocated memory: 139.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 140.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_V' and 'output_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 141.171 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.56 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 992.922 ; gain = 899.199
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 16.718 seconds; peak allocated memory: 141.171 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:2:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 992.465 ; gain = 896.293
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 992.465 ; gain = 896.293
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 992.465 ; gain = 896.293
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:83: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 992.465 ; gain = 896.293
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:25) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 992.465 ; gain = 896.293
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:27:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:28:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:42:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:45:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 992.465 ; gain = 896.293
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.944 seconds; current allocated memory: 139.983 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 140.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_V' and 'output_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 141.164 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.56 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 992.465 ; gain = 896.293
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 13.393 seconds; peak allocated memory: 141.164 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:2:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 992.391 ; gain = 896.273
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 992.391 ; gain = 896.273
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 992.391 ; gain = 896.273
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:83: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 992.391 ; gain = 896.273
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:25) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 992.391 ; gain = 896.273
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:27:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:28:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:42:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:45:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 992.391 ; gain = 896.273
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.176 seconds; current allocated memory: 139.983 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 140.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_V' and 'output_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 141.164 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.56 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 992.391 ; gain = 896.273
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 13.769 seconds; peak allocated memory: 141.164 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:2:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 889.141 ; gain = 798.789
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 889.141 ; gain = 798.789
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 889.141 ; gain = 798.789
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:83: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 889.141 ; gain = 798.789
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:25) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 889.141 ; gain = 798.789
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:27:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:28:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:42:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:45:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 889.141 ; gain = 798.789
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.496 seconds; current allocated memory: 97.653 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 98.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_V' and 'output_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 98.805 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.56 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 889.141 ; gain = 798.789
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 13.22 seconds; peak allocated memory: 98.805 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:2:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 889.176 ; gain = 794.859
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 889.176 ; gain = 794.859
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 889.176 ; gain = 794.859
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:82: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 889.176 ; gain = 794.859
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:25) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 889.176 ; gain = 794.859
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:27:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:28:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:42:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:45:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 889.176 ; gain = 794.859
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.163 seconds; current allocated memory: 97.908 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 98.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_V' and 'output_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 98.991 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 359.32 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 889.176 ; gain = 794.859
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 9.526 seconds; peak allocated memory: 98.991 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:2:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 889.066 ; gain = 795.375
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 889.066 ; gain = 795.375
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 889.066 ; gain = 795.375
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:82: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 889.066 ; gain = 795.375
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:25) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 889.066 ; gain = 795.375
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:27:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:28:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:42:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:45:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 889.066 ; gain = 795.375
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.557 seconds; current allocated memory: 97.907 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 98.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_V' and 'output_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 98.990 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 359.32 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 889.066 ; gain = 795.375
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 8.592 seconds; peak allocated memory: 98.990 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:2:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 889.625 ; gain = 796.109
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 889.625 ; gain = 796.109
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 889.625 ; gain = 796.109
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:82: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 889.625 ; gain = 796.109
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:25) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 889.625 ; gain = 796.109
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:27:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:28:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:42:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:45:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 889.625 ; gain = 796.109
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.402 seconds; current allocated memory: 98.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 98.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_V' and 'output_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 99.086 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 359.32 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 889.625 ; gain = 796.109
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 8.528 seconds; peak allocated memory: 99.086 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:2:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 889.000 ; gain = 795.184
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 889.000 ; gain = 795.184
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 889.000 ; gain = 795.184
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:82: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 889.000 ; gain = 795.184
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:25) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 889.000 ; gain = 795.184
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:27:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:28:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:42:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:45:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 889.000 ; gain = 795.184
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.07 seconds; current allocated memory: 98.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 98.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_V' and 'output_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 99.086 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 359.32 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 889.000 ; gain = 795.184
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 8.107 seconds; peak allocated memory: 99.086 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:2:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 992.188 ; gain = 898.754
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 992.188 ; gain = 898.754
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 992.188 ; gain = 898.754
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:82: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 992.188 ; gain = 898.754
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:25) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 992.188 ; gain = 898.754
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:27:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:28:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:42:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:45:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 992.188 ; gain = 898.754
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.782 seconds; current allocated memory: 140.319 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 140.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_V' and 'output_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 141.415 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 359.32 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 992.188 ; gain = 898.754
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 17.532 seconds; peak allocated memory: 141.415 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:2:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 992.195 ; gain = 899.137
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 992.195 ; gain = 899.137
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 992.195 ; gain = 899.137
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:82: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 992.195 ; gain = 899.137
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:25) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 992.195 ; gain = 899.137
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:27:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:28:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:42:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:45:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 992.195 ; gain = 899.137
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.12 seconds; current allocated memory: 139.835 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 140.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_V' and 'output_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 140.925 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 359.32 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 992.195 ; gain = 899.137
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 13.694 seconds; peak allocated memory: 140.925 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:2:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 992.383 ; gain = 896.246
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 992.383 ; gain = 896.246
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 992.383 ; gain = 896.246
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:82: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 992.383 ; gain = 896.246
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:25) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 992.383 ; gain = 896.246
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:27:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:28:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:42:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:45:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 992.383 ; gain = 896.246
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.702 seconds; current allocated memory: 139.835 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 140.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_V' and 'output_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 140.911 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 359.32 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 992.383 ; gain = 896.246
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 14.591 seconds; peak allocated memory: 140.911 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:2:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 991.895 ; gain = 897.906
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 991.895 ; gain = 897.906
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 991.895 ; gain = 897.906
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:82: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 991.895 ; gain = 897.906
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:25) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 991.895 ; gain = 897.906
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:27:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:28:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:42:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:45:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 991.895 ; gain = 897.906
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.614 seconds; current allocated memory: 139.835 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 140.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_V' and 'output_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 140.911 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 359.32 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 991.895 ; gain = 897.906
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 13.089 seconds; peak allocated memory: 140.911 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:2:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 992.906 ; gain = 899.242
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 992.906 ; gain = 899.242
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 992.906 ; gain = 899.242
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:82: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 992.906 ; gain = 899.242
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:25) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 992.906 ; gain = 899.242
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:27:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:28:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:42:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:45:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 992.906 ; gain = 899.242
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.58 seconds; current allocated memory: 139.835 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 140.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_V' and 'output_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 140.911 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 359.32 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 992.906 ; gain = 899.242
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 13.025 seconds; peak allocated memory: 140.911 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:2:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 992.520 ; gain = 899.129
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 992.520 ; gain = 899.129
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 992.520 ; gain = 899.129
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:82: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 992.520 ; gain = 899.129
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:25) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 992.520 ; gain = 899.129
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:27:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:28:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:42:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:45:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 992.520 ; gain = 899.129
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.39 seconds; current allocated memory: 139.835 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 140.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_V' and 'output_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 140.925 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 359.32 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 992.520 ; gain = 899.129
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 12.775 seconds; peak allocated memory: 140.925 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:2:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 942.844 ; gain = 869.711
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 942.844 ; gain = 869.711
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 942.844 ; gain = 869.711
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:82: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 942.844 ; gain = 869.711
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:25) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 942.844 ; gain = 869.711
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:27:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:28:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:42:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:45:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 942.844 ; gain = 869.711
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.524 seconds; current allocated memory: 139.835 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 140.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_V' and 'output_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 140.925 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 359.32 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 942.844 ; gain = 869.711
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 20.304 seconds; peak allocated memory: 140.925 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:2:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 991.793 ; gain = 895.602
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 991.793 ; gain = 895.602
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 991.793 ; gain = 895.602
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:82: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 991.793 ; gain = 895.602
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:25) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 991.793 ; gain = 895.602
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:27:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:28:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:42:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:45:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 991.793 ; gain = 895.602
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.526 seconds; current allocated memory: 139.835 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 140.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_V' and 'output_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 140.925 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 359.32 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 991.793 ; gain = 895.602
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 14.085 seconds; peak allocated memory: 140.925 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:2:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 992.176 ; gain = 898.574
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 992.176 ; gain = 898.574
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 992.176 ; gain = 898.574
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:82: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 992.176 ; gain = 898.574
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:25) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 992.176 ; gain = 898.574
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:27:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:28:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:42:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:45:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 992.176 ; gain = 898.574
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.612 seconds; current allocated memory: 140.323 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 140.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_V' and 'output_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 141.419 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 359.32 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 992.176 ; gain = 898.574
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 13.108 seconds; peak allocated memory: 141.419 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:2:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 991.988 ; gain = 895.695
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 991.988 ; gain = 895.695
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 991.988 ; gain = 895.695
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:82: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 991.988 ; gain = 895.695
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:25) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 991.988 ; gain = 895.695
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:27:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:28:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:42:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:45:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 991.988 ; gain = 895.695
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.843 seconds; current allocated memory: 140.330 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 140.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_V' and 'output_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 141.416 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 359.32 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 991.988 ; gain = 895.695
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 17.807 seconds; peak allocated memory: 141.416 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:2:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 942.984 ; gain = 846.820
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 942.984 ; gain = 846.820
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 942.984 ; gain = 846.820
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:82: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-24] knn.cpp:73: Index for bit vector operation is out of bound.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 942.984 ; gain = 846.820
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:25) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 942.984 ; gain = 846.820
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:27:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:28:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:42:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:45:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 942.984 ; gain = 846.820
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.132 seconds; current allocated memory: 140.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 140.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_V' and 'output_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 141.431 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 359.32 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 942.984 ; gain = 846.820
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 16.709 seconds; peak allocated memory: 141.431 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:2:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 992.395 ; gain = 896.258
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 992.395 ; gain = 896.258
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 992.395 ; gain = 896.258
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:82: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 992.395 ; gain = 896.258
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:25) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 992.395 ; gain = 896.258
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:27:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:28:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:42:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:45:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 992.395 ; gain = 896.258
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.568 seconds; current allocated memory: 140.331 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 140.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_V' and 'output_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 141.416 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 359.32 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 992.395 ; gain = 896.258
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 12.979 seconds; peak allocated memory: 141.416 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:2:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 993.062 ; gain = 896.871
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 993.062 ; gain = 896.871
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 993.062 ; gain = 896.871
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:82: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 993.062 ; gain = 896.871
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:25) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:34) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 993.062 ; gain = 896.871
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:27:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:28:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:42:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:45:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:58:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:65:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 993.062 ; gain = 896.871
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.532 seconds; current allocated memory: 140.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 140.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/train_samples_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_V' and 'output_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 141.423 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 359.32 MHz
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 993.062 ; gain = 896.871
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 12.939 seconds; peak allocated memory: 141.423 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from knn.cpp:1:
In file included from knn.cpp:3:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
In file included from knn.cpp:1:
knn.cpp:5962:6: error: variable has incomplete type 'void'
void knn(uint32_t input7, uint64_t input6, uint64_t input5, uint64_t input4, uint64_t input3, uint64_t input2, uint64_t input1, ap_uint<1>& output)
     ^
knn.cpp:5962:10: error: use of undeclared identifier 'uint32_t'
void knn(uint32_t input7, uint64_t input6, uint64_t input5, uint64_t input4, uint64_t input3, uint64_t input2, uint64_t input1, ap_uint<1>& output)
         ^
knn.cpp:5962:148: error: expected ';' after top level declarator
void knn(uint32_t input7, uint64_t input6, uint64_t input5, uint64_t input4, uint64_t input3, uint64_t input2, uint64_t input1, ap_uint<1>& output)
                                                                                                                                                   ^
                                                                                                                                                   ;
1 warning and 3 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] knn.cpp:3:10: fatal error: 'D:\Xilinx\Vivado\2020.1\include\gmp.h' file not found
#include "D:\Xilinx\Vivado\2020.1\include\gmp.h"
         ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:3:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 993.086 ; gain = 896.891
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 993.086 ; gain = 896.891
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 993.086 ; gain = 896.891
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:5994) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:5991: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 993.086 ; gain = 896.891
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:5980) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:5994) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 993.086 ; gain = 896.891
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:5982:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:5983:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:6002:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:6005:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:6018:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:6025:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:30 . Memory (MB): peak = 993.086 ; gain = 896.891
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
WARNING: [SYN 201-107] Renaming port name 'knn/input' to 'knn/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.134 seconds; current allocated memory: 161.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 162.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'knn_mac_muladd_14ns_7ns_13ns_20_1_1' to 'knn_mac_muladd_14bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'knn_mac_muladd_14bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 163.372 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 196.26 MHz
INFO: [RTMG 210-279] Implementing memory 'knn_train_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:43 . Memory (MB): peak = 993.086 ; gain = 896.891
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 43.527 seconds; peak allocated memory: 226.951 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:3:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 991.898 ; gain = 897.945
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 991.898 ; gain = 897.945
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 991.898 ; gain = 897.945
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:5994) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:5991: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 991.898 ; gain = 897.945
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:5980) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:5994) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:31 . Memory (MB): peak = 991.898 ; gain = 897.945
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:5982:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:5983:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:6002:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:6005:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:6018:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:6025:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:33 . Memory (MB): peak = 991.898 ; gain = 897.945
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
WARNING: [SYN 201-107] Renaming port name 'knn/input' to 'knn/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.207 seconds; current allocated memory: 161.776 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 162.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'train' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'knn_mac_muladd_14ns_7ns_13ns_20_1_1' to 'knn_mac_muladd_14bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'knn_mac_muladd_14bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 163.402 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 196.26 MHz
INFO: [RTMG 210-279] Implementing memory 'knn_train_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:46 . Memory (MB): peak = 991.898 ; gain = 897.945
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 46.372 seconds; peak allocated memory: 226.969 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:3:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 943.484 ; gain = 849.828
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 943.484 ; gain = 849.828
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 943.484 ; gain = 849.828
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:5994) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:5991: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 943.484 ; gain = 849.828
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:5980) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:5994) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:34 . Memory (MB): peak = 943.484 ; gain = 849.828
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:5982:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:5983:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:6002:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:6005:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:6018:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:6025:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:36 . Memory (MB): peak = 943.484 ; gain = 849.828
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.254 seconds; current allocated memory: 163.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 163.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'train' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_V' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'knn_mac_muladd_14ns_7ns_13ns_20_1_1' to 'knn_mac_muladd_14bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'knn_mac_muladd_14bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 164.677 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 196.26 MHz
INFO: [RTMG 210-279] Implementing memory 'knn_train_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:49 . Memory (MB): peak = 943.484 ; gain = 849.828
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 49.545 seconds; peak allocated memory: 228.261 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:3:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 992.031 ; gain = 898.980
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 992.031 ; gain = 898.980
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 992.031 ; gain = 898.980
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:5994) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:5991: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 992.031 ; gain = 898.980
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:5980) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:5994) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 992.031 ; gain = 898.980
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:5982:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:5983:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:6002:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:6005:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:6018:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:6025:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:40 . Memory (MB): peak = 992.031 ; gain = 898.980
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.854 seconds; current allocated memory: 161.740 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 162.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'train' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_V' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'knn_mac_muladd_14ns_7ns_13ns_20_1_1' to 'knn_mac_muladd_14bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'knn_mac_muladd_14bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 163.367 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 196.26 MHz
INFO: [RTMG 210-279] Implementing memory 'knn_train_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:53 . Memory (MB): peak = 992.031 ; gain = 898.980
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 53.202 seconds; peak allocated memory: 226.967 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:3:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 992.820 ; gain = 896.738
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 992.820 ; gain = 896.738
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 992.820 ; gain = 896.738
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:5994) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:5991: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 992.820 ; gain = 896.738
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:5980) in dimension 2 automatically.
WARNING: [XFORM 203-104] Completely partitioning array 'input.V' (knn.cpp:5962) accessed through non-constant indices on dimension 1 (knn.cpp:5970:29), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'input.V' (knn.cpp:5962) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:5994) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:34 . Memory (MB): peak = 992.820 ; gain = 896.738
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:5982:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:5983:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:6002:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:6005:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:6018:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:6025:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:37 . Memory (MB): peak = 992.820 ; gain = 896.738
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.783 seconds; current allocated memory: 165.872 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 167.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_0_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_1_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_3_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_4_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_5_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_6_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_7_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_8_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_9_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_10_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_11_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_12_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_13_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_14_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_15_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_16_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_17_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_18_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_19_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_20_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_21_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_22_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_23_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_24_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_25_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_26_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_27_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_28_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_29_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_30_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_31_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_32_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_33_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_34_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_35_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_36_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_37_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_38_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_39_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_40_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_41_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_42_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_43_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_44_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_45_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_46_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_47_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_48_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_49_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_50_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'train' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_0_V', 'input_2_V', 'input_3_V', 'input_4_V', 'input_5_V', 'input_6_V', 'input_7_V', 'input_8_V', 'input_9_V', 'input_10_V', 'input_11_V', 'input_12_V', 'input_13_V', 'input_14_V', 'input_15_V', 'input_16_V', 'input_17_V', 'input_18_V', 'input_19_V', 'input_20_V', 'input_21_V', 'input_22_V', 'input_23_V', 'input_24_V', 'input_25_V', 'input_26_V', 'input_27_V', 'input_28_V', 'input_29_V', 'input_30_V', 'input_31_V', 'input_32_V', 'input_33_V', 'input_34_V', 'input_35_V', 'input_36_V', 'input_37_V', 'input_38_V', 'input_39_V', 'input_40_V', 'input_41_V', 'input_42_V', 'input_43_V', 'input_44_V', 'input_45_V', 'input_46_V', 'input_47_V', 'input_48_V', 'input_49_V', 'input_50_V' and 'output_V' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'knn_mac_muladd_14ns_7ns_13ns_20_1_1' to 'knn_mac_muladd_14bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'knn_mac_muladd_14bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.829 seconds; current allocated memory: 168.625 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 196.26 MHz
INFO: [RTMG 210-279] Implementing memory 'knn_train_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:00:52 . Memory (MB): peak = 992.820 ; gain = 896.738
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 52.238 seconds; peak allocated memory: 229.954 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:3:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 992.355 ; gain = 896.293
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 992.355 ; gain = 896.293
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 992.355 ; gain = 896.293
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:5994) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:5991: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 992.355 ; gain = 896.293
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:5980) in dimension 2 automatically.
WARNING: [XFORM 203-104] Completely partitioning array 'input.V' (knn.cpp:5962) accessed through non-constant indices on dimension 1 (knn.cpp:5970:29), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'input.V' (knn.cpp:5962) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:5994) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:37 . Memory (MB): peak = 992.355 ; gain = 896.293
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:5982:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:5983:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:6002:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:6005:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:6018:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:6025:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:39 . Memory (MB): peak = 992.355 ; gain = 896.293
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.732 seconds; current allocated memory: 165.872 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 167.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_0_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_1_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_3_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_4_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_5_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_6_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_7_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_8_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_9_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_10_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_11_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_12_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_13_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_14_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_15_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_16_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_17_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_18_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_19_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_20_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_21_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_22_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_23_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_24_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_25_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_26_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_27_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_28_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_29_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_30_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_31_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_32_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_33_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_34_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_35_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_36_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_37_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_38_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_39_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_40_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_41_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_42_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_43_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_44_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_45_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_46_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_47_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_48_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_49_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_50_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'train' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_0_V', 'input_2_V', 'input_3_V', 'input_4_V', 'input_5_V', 'input_6_V', 'input_7_V', 'input_8_V', 'input_9_V', 'input_10_V', 'input_11_V', 'input_12_V', 'input_13_V', 'input_14_V', 'input_15_V', 'input_16_V', 'input_17_V', 'input_18_V', 'input_19_V', 'input_20_V', 'input_21_V', 'input_22_V', 'input_23_V', 'input_24_V', 'input_25_V', 'input_26_V', 'input_27_V', 'input_28_V', 'input_29_V', 'input_30_V', 'input_31_V', 'input_32_V', 'input_33_V', 'input_34_V', 'input_35_V', 'input_36_V', 'input_37_V', 'input_38_V', 'input_39_V', 'input_40_V', 'input_41_V', 'input_42_V', 'input_43_V', 'input_44_V', 'input_45_V', 'input_46_V', 'input_47_V', 'input_48_V', 'input_49_V', 'input_50_V' and 'output_V' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'knn_mac_muladd_14ns_7ns_13ns_20_1_1' to 'knn_mac_muladd_14bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'knn_mac_muladd_14bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.828 seconds; current allocated memory: 168.625 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 196.26 MHz
INFO: [RTMG 210-279] Implementing memory 'knn_train_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:54 . Memory (MB): peak = 992.355 ; gain = 896.293
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 54.391 seconds; peak allocated memory: 229.954 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:3:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 992.477 ; gain = 921.344
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 992.477 ; gain = 921.344
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 992.477 ; gain = 921.344
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:5994) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:5991: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 992.477 ; gain = 921.344
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:5980) in dimension 2 automatically.
WARNING: [XFORM 203-104] Completely partitioning array 'input.V' (knn.cpp:5962) accessed through non-constant indices on dimension 1 (knn.cpp:5970:29), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'input.V' (knn.cpp:5962) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:5994) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:40 . Memory (MB): peak = 992.477 ; gain = 921.344
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:5982:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:5983:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:6002:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:6005:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:6018:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:6025:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:42 . Memory (MB): peak = 992.477 ; gain = 921.344
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.065 seconds; current allocated memory: 165.890 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 167.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_0_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_1_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_3_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_4_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_5_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_6_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_7_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_8_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_9_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_10_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_11_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_12_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_13_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_14_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_15_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_16_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_17_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_18_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_19_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_20_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_21_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_22_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_23_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_24_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_25_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_26_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_27_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_28_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_29_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_30_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_31_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_32_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_33_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_34_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_35_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_36_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_37_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_38_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_39_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_40_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_41_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_42_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_43_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_44_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_45_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_46_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_47_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_48_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_49_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_50_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'train' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_0_V', 'input_2_V', 'input_3_V', 'input_4_V', 'input_5_V', 'input_6_V', 'input_7_V', 'input_8_V', 'input_9_V', 'input_10_V', 'input_11_V', 'input_12_V', 'input_13_V', 'input_14_V', 'input_15_V', 'input_16_V', 'input_17_V', 'input_18_V', 'input_19_V', 'input_20_V', 'input_21_V', 'input_22_V', 'input_23_V', 'input_24_V', 'input_25_V', 'input_26_V', 'input_27_V', 'input_28_V', 'input_29_V', 'input_30_V', 'input_31_V', 'input_32_V', 'input_33_V', 'input_34_V', 'input_35_V', 'input_36_V', 'input_37_V', 'input_38_V', 'input_39_V', 'input_40_V', 'input_41_V', 'input_42_V', 'input_43_V', 'input_44_V', 'input_45_V', 'input_46_V', 'input_47_V', 'input_48_V', 'input_49_V', 'input_50_V' and 'output_V' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'knn_mac_muladd_14ns_7ns_13ns_20_1_1' to 'knn_mac_muladd_14bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'knn_mac_muladd_14bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 0.827 seconds; current allocated memory: 168.643 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 196.26 MHz
INFO: [RTMG 210-279] Implementing memory 'knn_train_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:00:58 . Memory (MB): peak = 992.477 ; gain = 921.344
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 58.329 seconds; peak allocated memory: 229.972 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] knn.cpp:3:10: fatal error: 'D:\Xilinx\Vivado\2020.1\include\gmp.h' file not found
#include "D:\Xilinx\Vivado\2020.1\include\gmp.h"
         ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] knn.cpp:3:10: fatal error: 'D:\Xilinx\Vivado\2020.1\include\gmp.h' file not found
#include "D:\Xilinx\Vivado\2020.1\include\gmp.h"
         ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:3:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 992.086 ; gain = 895.922
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 992.086 ; gain = 895.922
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 992.086 ; gain = 895.922
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:3114) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:3111: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 992.086 ; gain = 895.922
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_distance' (knn.cpp:3162:30).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'distance_loop' (knn.cpp:3108) in function 'knn' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'bitcount_loop' (knn.cpp:3162) in function 'calculate_distance' completely with a factor of 400.
INFO: [XFORM 203-501] Unrolling loop 'distance_loop' (knn.cpp:3108) in function 'knn' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (knn.cpp:3110) in function 'knn' completely with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (knn.cpp:3116) in function 'knn' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'neighbours_loop' (knn.cpp:3143) in function 'knn' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:3100) in dimension 2 automatically.
WARNING: [XFORM 203-104] Completely partitioning array 'input' (knn.cpp:3082) accessed through non-constant indices on dimension 1 (knn.cpp:3090:29), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'input' (knn.cpp:3082) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'train'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:01:05 . Memory (MB): peak = 992.086 ; gain = 895.922
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:3102:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:3103:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:3122:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:3125:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:3138:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:3145:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:01:19 . Memory (MB): peak = 992.086 ; gain = 895.922
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_distance' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_distance'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 67.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 84.634 seconds; current allocated memory: 202.034 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.824 seconds; current allocated memory: 210.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'distance_loop'.
WARNING: [SCHED 204-68] The II Violation in module 'knn' (Loop: distance_loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('distances_0_addr_1_write_ln3122', knn.cpp:3122) of variable 'zext_ln3114', knn.cpp:3114 on array 'distances[0]', knn.cpp:3100 and 'load' operation ('distances_0_load', knn.cpp:3119) on array 'distances[0]', knn.cpp:3100.
WARNING: [SCHED 204-68] The II Violation in module 'knn' (Loop: distance_loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('distances_0_addr_1_write_ln3122', knn.cpp:3122) of variable 'zext_ln3114_1', knn.cpp:3114 on array 'distances[0]', knn.cpp:3100 and 'load' operation ('distances_0_load', knn.cpp:3119) on array 'distances[0]', knn.cpp:3100.
WARNING: [SCHED 204-68] The II Violation in module 'knn' (Loop: distance_loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('distances_0_addr_1_write_ln3122', knn.cpp:3122) of variable 'zext_ln3114_1', knn.cpp:3114 on array 'distances[0]', knn.cpp:3100 and 'load' operation ('distances_0_load', knn.cpp:3119) on array 'distances[0]', knn.cpp:3100.
WARNING: [SCHED 204-68] The II Violation in module 'knn' (Loop: distance_loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('distances_0_addr_1_write_ln3122', knn.cpp:3122) of variable 'zext_ln3114_2', knn.cpp:3114 on array 'distances[0]', knn.cpp:3100 and 'load' operation ('distances_0_load', knn.cpp:3119) on array 'distances[0]', knn.cpp:3100.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('distances_0_addr_3_write_ln3122', knn.cpp:3122) of variable 'curr_dist_1_0_1', knn.cpp:3119 on array 'distances[0]', knn.cpp:3100 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'distances_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 83, Depth = 90.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.851 seconds; current allocated memory: 215.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.748 seconds; current allocated memory: 221.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_distance' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'calculate_distance' is 53314 from HDL expression: ((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_distance'.
INFO: [HLS 200-111]  Elapsed time: 2.267 seconds; current allocated memory: 235.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_29' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_30' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_33' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_34' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_35' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_36' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_37' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_38' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_39' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_40' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_41' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_42' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_43' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_44' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_45' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_46' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_47' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_48' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_49' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_50' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'train_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_0' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_0', 'input_1', 'input_3', 'input_4', 'input_5', 'input_6', 'input_7', 'input_8', 'input_9', 'input_10', 'input_11', 'input_12', 'input_13', 'input_14', 'input_15', 'input_16', 'input_17', 'input_18', 'input_19', 'input_20', 'input_21', 'input_22', 'input_23', 'input_24', 'input_25', 'input_26', 'input_27', 'input_28', 'input_29', 'input_30', 'input_31', 'input_32', 'input_33', 'input_34', 'input_35', 'input_36', 'input_37', 'input_38', 'input_39', 'input_40', 'input_41', 'input_42', 'input_43', 'input_44', 'input_45', 'input_46', 'input_47', 'input_48', 'input_49', 'input_50' and 'output_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 8.071 seconds; current allocated memory: 270.930 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO: [RTMG 210-279] Implementing memory 'knn_train_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_10_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_11_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_12_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_13_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_14_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_15_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_16_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_17_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_18_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_19_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_20_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_21_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_22_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_23_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_24_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_25_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_26_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_27_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_28_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_29_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_30_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_31_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_32_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_33_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_34_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_35_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_36_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_37_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_38_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_39_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_40_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_41_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_42_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_43_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_44_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_45_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_46_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_47_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_48_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_49_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_50_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_0_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:37 ; elapsed = 00:02:09 . Memory (MB): peak = 992.086 ; gain = 895.922
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 128.695 seconds; peak allocated memory: 270.930 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:3:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 943.562 ; gain = 848.664
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 943.562 ; gain = 848.664
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 943.562 ; gain = 848.664
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:3114) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:3111: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 943.562 ; gain = 848.664
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_distance' (knn.cpp:3162:30).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'distance_loop' (knn.cpp:3108) in function 'knn' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'bitcount_loop' (knn.cpp:3162) in function 'calculate_distance' completely with a factor of 400.
INFO: [XFORM 203-501] Unrolling loop 'distance_loop' (knn.cpp:3108) in function 'knn' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (knn.cpp:3110) in function 'knn' completely with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (knn.cpp:3116) in function 'knn' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'neighbours_loop' (knn.cpp:3143) in function 'knn' completely with a factor of 5.
WARNING: [XFORM 203-104] Completely partitioning array 'input' (knn.cpp:3082) accessed through non-constant indices on dimension 1 (knn.cpp:3090:29), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'input' (knn.cpp:3082) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'train'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'distances' (knn.cpp:3100) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'distances.0' (knn.cpp:3100) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'distances.1' (knn.cpp:3100) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'distances.2' (knn.cpp:3100) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'distances.3' (knn.cpp:3100) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'distances.4' (knn.cpp:3100) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'distances.0' (knn.cpp:3100) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'distances.1' (knn.cpp:3100) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'distances.2' (knn.cpp:3100) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'distances.3' (knn.cpp:3100) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'distances.4' (knn.cpp:3100) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (knn.cpp:3108:3) to (knn.cpp:3107:28) in function 'knn'... converting 33 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:01:05 . Memory (MB): peak = 943.562 ; gain = 848.664
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:3138:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:3145:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:01:20 . Memory (MB): peak = 943.562 ; gain = 848.664
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_distance' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_distance'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 67.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 84.884 seconds; current allocated memory: 200.839 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.813 seconds; current allocated memory: 209.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'distance_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 72.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.546 seconds; current allocated memory: 213.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.196 seconds; current allocated memory: 220.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_distance' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'calculate_distance' is 53323 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_distance'.
INFO: [HLS 200-111]  Elapsed time: 3.878 seconds; current allocated memory: 238.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_29' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_30' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_33' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_34' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_35' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_36' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_37' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_38' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_39' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_40' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_41' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_42' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_43' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_44' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_45' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_46' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_47' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_48' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_49' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_50' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'train_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_0' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_0', 'input_1', 'input_3', 'input_4', 'input_5', 'input_6', 'input_7', 'input_8', 'input_9', 'input_10', 'input_11', 'input_12', 'input_13', 'input_14', 'input_15', 'input_16', 'input_17', 'input_18', 'input_19', 'input_20', 'input_21', 'input_22', 'input_23', 'input_24', 'input_25', 'input_26', 'input_27', 'input_28', 'input_29', 'input_30', 'input_31', 'input_32', 'input_33', 'input_34', 'input_35', 'input_36', 'input_37', 'input_38', 'input_39', 'input_40', 'input_41', 'input_42', 'input_43', 'input_44', 'input_45', 'input_46', 'input_47', 'input_48', 'input_49', 'input_50' and 'output_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'knn_mux_83_16_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 7.54 seconds; current allocated memory: 274.996 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.06 MHz
INFO: [RTMG 210-279] Implementing memory 'knn_train_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_10_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_11_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_12_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_13_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_14_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_15_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_16_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_17_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_18_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_19_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_20_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_21_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_22_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_23_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_24_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_25_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_26_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_27_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_28_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_29_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_30_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_31_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_32_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_33_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_34_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_35_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_36_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_37_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_38_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_39_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_40_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_41_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_42_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_43_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_44_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_45_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_46_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_47_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_48_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_49_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_50_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_0_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:35 ; elapsed = 00:02:09 . Memory (MB): peak = 943.562 ; gain = 848.664
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 129.076 seconds; peak allocated memory: 274.996 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:3:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 943.617 ; gain = 849.145
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 943.617 ; gain = 849.145
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 943.617 ; gain = 849.145
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:3116) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:3113: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 943.617 ; gain = 849.145
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_distance' (knn.cpp:3164:30).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'distance_loop' (knn.cpp:3110) in function 'knn' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'bitcount_loop' (knn.cpp:3164) in function 'calculate_distance' completely with a factor of 400.
INFO: [HLS 200-489] Unrolling loop 'data_loop' (knn.cpp:3090) in function 'knn' completely with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'distance_init_loop' (knn.cpp:3103) in function 'knn' completely with a factor of 5.
INFO: [XFORM 203-501] Unrolling loop 'distance_loop' (knn.cpp:3110) in function 'knn' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (knn.cpp:3112) in function 'knn' completely with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (knn.cpp:3118) in function 'knn' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'neighbours_loop' (knn.cpp:3145) in function 'knn' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'input' (knn.cpp:3082) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'train'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'distances' (knn.cpp:3101) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'distances.0' (knn.cpp:3101) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'distances.1' (knn.cpp:3101) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'distances.2' (knn.cpp:3101) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'distances.3' (knn.cpp:3101) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'distances.4' (knn.cpp:3101) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'distances.0' (knn.cpp:3101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'distances.1' (knn.cpp:3101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'distances.2' (knn.cpp:3101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'distances.3' (knn.cpp:3101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'distances.4' (knn.cpp:3101) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (knn.cpp:3110:3) to (knn.cpp:3109:28) in function 'knn'... converting 33 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:01:05 . Memory (MB): peak = 943.617 ; gain = 849.145
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:3140:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:3147:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:01:20 . Memory (MB): peak = 943.617 ; gain = 849.145
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_distance' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_distance'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 67.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 84.755 seconds; current allocated memory: 198.515 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.112 seconds; current allocated memory: 215.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'distance_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 71.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.809 seconds; current allocated memory: 219.071 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.15 seconds; current allocated memory: 225.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_distance' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'calculate_distance' is 52245 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_distance'.
INFO: [HLS 200-111]  Elapsed time: 3.974 seconds; current allocated memory: 243.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_29' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_30' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_33' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_34' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_35' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_36' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_37' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_38' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_39' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_40' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_41' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_42' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_43' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_44' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_45' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_46' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_47' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_48' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_49' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_50' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'train_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_0' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_0', 'input_1', 'input_3', 'input_4', 'input_5', 'input_6', 'input_7', 'input_8', 'input_9', 'input_10', 'input_11', 'input_12', 'input_13', 'input_14', 'input_15', 'input_16', 'input_17', 'input_18', 'input_19', 'input_20', 'input_21', 'input_22', 'input_23', 'input_24', 'input_25', 'input_26', 'input_27', 'input_28', 'input_29', 'input_30', 'input_31', 'input_32', 'input_33', 'input_34', 'input_35', 'input_36', 'input_37', 'input_38', 'input_39', 'input_40', 'input_41', 'input_42', 'input_43', 'input_44', 'input_45', 'input_46', 'input_47', 'input_48', 'input_49', 'input_50' and 'output_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 7.65 seconds; current allocated memory: 279.061 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.06 MHz
INFO: [RTMG 210-279] Implementing memory 'knn_train_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_10_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_11_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_12_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_13_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_14_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_15_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_16_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_17_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_18_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_19_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_20_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_21_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_22_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_23_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_24_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_25_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_26_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_27_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_28_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_29_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_30_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_31_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_32_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_33_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_34_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_35_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_36_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_37_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_38_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_39_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_40_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_41_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_42_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_43_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_44_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_45_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_46_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_47_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_48_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_49_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_50_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_0_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:37 ; elapsed = 00:02:09 . Memory (MB): peak = 943.617 ; gain = 849.145
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 128.66 seconds; peak allocated memory: 279.061 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:3:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 992.863 ; gain = 896.746
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:0==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:2:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 943.293 ; gain = 847.211
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 943.293 ; gain = 847.211
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 943.293 ; gain = 847.211
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:5995) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:5992: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 943.293 ; gain = 847.211
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:5979) in dimension 2 automatically.
WARNING: [XFORM 203-104] Completely partitioning array 'input' (knn.cpp:5959) accessed through non-constant indices on dimension 1 (knn.cpp:5968:29), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'input' (knn.cpp:5959) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'train'  accessed through non-constant indices on dimension 1 (knn.cpp:5992:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'train'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:5995) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:34 . Memory (MB): peak = 943.293 ; gain = 847.211
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:5982:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:5983:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:6005:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:6008:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:6021:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:6028:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:35 . Memory (MB): peak = 943.293 ; gain = 847.211
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.053 seconds; current allocated memory: 172.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.437 seconds; current allocated memory: 174.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_29' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_30' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_33' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_34' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_35' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_36' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_37' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_38' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_39' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_40' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_41' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_42' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_43' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_44' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_45' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_46' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_47' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_48' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_49' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_50' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'train_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_0' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_0', 'input_2', 'input_3', 'input_4', 'input_5', 'input_6', 'input_7', 'input_8', 'input_9', 'input_10', 'input_11', 'input_12', 'input_13', 'input_14', 'input_15', 'input_16', 'input_17', 'input_18', 'input_19', 'input_20', 'input_21', 'input_22', 'input_23', 'input_24', 'input_25', 'input_26', 'input_27', 'input_28', 'input_29', 'input_30', 'input_31', 'input_32', 'input_33', 'input_34', 'input_35', 'input_36', 'input_37', 'input_38', 'input_39', 'input_40', 'input_41', 'input_42', 'input_43', 'input_44', 'input_45', 'input_46', 'input_47', 'input_48', 'input_49', 'input_50' and 'output_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 1.651 seconds; current allocated memory: 185.539 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.56 MHz
INFO: [RTMG 210-279] Implementing memory 'knn_train_70_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_21_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_22_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_23_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_24_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_25_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_26_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_27_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_28_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_29_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_30_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_31_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_32_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_33_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_34_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_35_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_36_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_37_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_38_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_39_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_40_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_41_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_42_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_43_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_44_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_45_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_46_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_47_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_48_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_49_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_50_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_51_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_52_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_53_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_54_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_55_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_56_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_57_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_58_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_59_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_60_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_61_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_62_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_63_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_64_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_65_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_66_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_67_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_68_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_69_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_0_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:55 . Memory (MB): peak = 943.293 ; gain = 847.211
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 54.807 seconds; peak allocated memory: 185.539 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:2:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 993.020 ; gain = 899.305
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 993.020 ; gain = 899.305
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 993.020 ; gain = 899.305
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:5995) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:5992: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 993.020 ; gain = 899.305
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:5979) in dimension 2 automatically.
WARNING: [XFORM 203-104] Completely partitioning array 'input' (knn.cpp:5959) accessed through non-constant indices on dimension 1 (knn.cpp:5968:29), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'input' (knn.cpp:5959) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'train'  accessed through non-constant indices on dimension 1 (knn.cpp:5992:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'train'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:5995) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 993.020 ; gain = 899.305
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:5982:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:5983:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:6005:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:6008:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:6021:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:6028:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:31 . Memory (MB): peak = 993.020 ; gain = 899.305
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.775 seconds; current allocated memory: 172.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.522 seconds; current allocated memory: 174.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_29' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_30' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_33' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_34' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_35' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_36' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_37' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_38' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_39' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_40' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_41' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_42' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_43' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_44' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_45' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_46' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_47' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_48' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_49' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_50' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'train_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_0' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_0', 'input_2', 'input_3', 'input_4', 'input_5', 'input_6', 'input_7', 'input_8', 'input_9', 'input_10', 'input_11', 'input_12', 'input_13', 'input_14', 'input_15', 'input_16', 'input_17', 'input_18', 'input_19', 'input_20', 'input_21', 'input_22', 'input_23', 'input_24', 'input_25', 'input_26', 'input_27', 'input_28', 'input_29', 'input_30', 'input_31', 'input_32', 'input_33', 'input_34', 'input_35', 'input_36', 'input_37', 'input_38', 'input_39', 'input_40', 'input_41', 'input_42', 'input_43', 'input_44', 'input_45', 'input_46', 'input_47', 'input_48', 'input_49', 'input_50' and 'output_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 1.597 seconds; current allocated memory: 177.539 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.56 MHz
INFO: [RTMG 210-279] Implementing memory 'knn_train_70_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_21_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_22_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_23_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_24_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_25_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_26_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_27_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_28_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_29_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_30_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_31_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_32_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_33_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_34_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_35_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_36_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_37_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_38_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_39_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_40_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_41_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_42_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_43_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_44_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_45_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_46_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_47_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_48_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_49_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_50_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_51_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_52_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_53_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_54_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_55_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_56_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_57_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_58_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_59_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_60_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_61_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_62_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_63_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_64_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_65_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_66_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_67_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_68_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_69_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_0_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:49 . Memory (MB): peak = 993.020 ; gain = 899.305
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 49.104 seconds; peak allocated memory: 177.539 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:2:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 992.301 ; gain = 896.219
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 992.301 ; gain = 896.219
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 992.301 ; gain = 896.219
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:5995) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:5992: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 992.301 ; gain = 896.219
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:5979) in dimension 2 automatically.
WARNING: [XFORM 203-104] Completely partitioning array 'input.V' (knn.cpp:5959) accessed through non-constant indices on dimension 1 (knn.cpp:5968:29), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'input.V' (knn.cpp:5959) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'train'  accessed through non-constant indices on dimension 1 (knn.cpp:5992:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'train'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:5995) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 992.301 ; gain = 896.219
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:5982:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:5983:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:6005:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:6008:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:6021:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:6028:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:30 . Memory (MB): peak = 992.301 ; gain = 896.219
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.489 seconds; current allocated memory: 172.252 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.437 seconds; current allocated memory: 174.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_0_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_1_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_3_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_4_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_5_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_6_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_7_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_8_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_9_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_10_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_11_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_12_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_13_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_14_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_15_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_16_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_17_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_18_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_19_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_20_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_21_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_22_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_23_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_24_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_25_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_26_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_27_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_28_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_29_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_30_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_31_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_32_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_33_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_34_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_35_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_36_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_37_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_38_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_39_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_40_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_41_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_42_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_43_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_44_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_45_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_46_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_47_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_48_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_49_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_50_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'train_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_0' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_0_V', 'input_2_V', 'input_3_V', 'input_4_V', 'input_5_V', 'input_6_V', 'input_7_V', 'input_8_V', 'input_9_V', 'input_10_V', 'input_11_V', 'input_12_V', 'input_13_V', 'input_14_V', 'input_15_V', 'input_16_V', 'input_17_V', 'input_18_V', 'input_19_V', 'input_20_V', 'input_21_V', 'input_22_V', 'input_23_V', 'input_24_V', 'input_25_V', 'input_26_V', 'input_27_V', 'input_28_V', 'input_29_V', 'input_30_V', 'input_31_V', 'input_32_V', 'input_33_V', 'input_34_V', 'input_35_V', 'input_36_V', 'input_37_V', 'input_38_V', 'input_39_V', 'input_40_V', 'input_41_V', 'input_42_V', 'input_43_V', 'input_44_V', 'input_45_V', 'input_46_V', 'input_47_V', 'input_48_V', 'input_49_V', 'input_50_V' and 'output_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 1.598 seconds; current allocated memory: 185.722 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.56 MHz
INFO: [RTMG 210-279] Implementing memory 'knn_train_70_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_21_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_22_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_23_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_24_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_25_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_26_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_27_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_28_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_29_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_30_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_31_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_32_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_33_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_34_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_35_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_36_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_37_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_38_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_39_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_40_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_41_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_42_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_43_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_44_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_45_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_46_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_47_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_48_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_49_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_50_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_51_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_52_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_53_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_54_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_55_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_56_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_57_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_58_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_59_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_60_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_61_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_62_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_63_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_64_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_65_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_66_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_67_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_68_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_69_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_0_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:48 . Memory (MB): peak = 992.301 ; gain = 896.219
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 48.143 seconds; peak allocated memory: 185.722 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:3:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 992.301 ; gain = 898.168
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 992.301 ; gain = 898.168
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 992.301 ; gain = 898.168
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:3116) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:3113: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 992.301 ; gain = 898.168
INFO: [HLS 200-489] Unrolling loop 'data_loop' (knn.cpp:3090) in function 'knn' completely with a factor of 50.
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:3101) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'input' (knn.cpp:3082) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'train'  accessed through non-constant indices on dimension 1 (knn.cpp:3113:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'train'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:3116) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 992.301 ; gain = 898.168
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:3104:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:3105:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:3124:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:3127:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:3140:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:3147:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 992.301 ; gain = 898.168
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.652 seconds; current allocated memory: 162.981 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.422 seconds; current allocated memory: 164.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_29' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_30' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_33' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_34' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_35' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_36' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_37' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_38' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_39' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_40' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_41' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_42' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_43' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_44' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_45' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_46' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_47' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_48' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_49' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_50' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'train_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_0' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_0', 'input_2', 'input_3', 'input_4', 'input_5', 'input_6', 'input_7', 'input_8', 'input_9', 'input_10', 'input_11', 'input_12', 'input_13', 'input_14', 'input_15', 'input_16', 'input_17', 'input_18', 'input_19', 'input_20', 'input_21', 'input_22', 'input_23', 'input_24', 'input_25', 'input_26', 'input_27', 'input_28', 'input_29', 'input_30', 'input_31', 'input_32', 'input_33', 'input_34', 'input_35', 'input_36', 'input_37', 'input_38', 'input_39', 'input_40', 'input_41', 'input_42', 'input_43', 'input_44', 'input_45', 'input_46', 'input_47', 'input_48', 'input_49', 'input_50' and 'output_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 1.447 seconds; current allocated memory: 167.638 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.56 MHz
INFO: [RTMG 210-279] Implementing memory 'knn_train_50_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_10_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_11_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_12_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_13_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_14_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_15_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_16_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_17_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_18_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_19_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_20_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_21_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_22_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_23_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_24_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_25_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_26_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_27_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_28_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_29_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_30_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_31_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_32_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_33_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_34_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_35_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_36_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_37_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_38_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_39_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_40_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_41_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_42_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_43_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_44_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_45_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_46_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_47_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_48_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_49_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_0_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:41 . Memory (MB): peak = 992.301 ; gain = 898.168
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 40.741 seconds; peak allocated memory: 167.638 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:3:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 992.320 ; gain = 896.141
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 992.320 ; gain = 896.141
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 992.320 ; gain = 896.141
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:3116) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:3113: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 992.320 ; gain = 896.141
INFO: [HLS 200-489] Unrolling loop 'data_loop' (knn.cpp:3090) in function 'knn' completely with a factor of 50.
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:3101) in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'input.V' (knn.cpp:3082) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'train'  accessed through non-constant indices on dimension 1 (knn.cpp:3113:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'train'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:3116) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 992.320 ; gain = 896.141
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:3104:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:3105:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:3124:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:3127:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:3140:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:3147:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 992.320 ; gain = 896.141
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.81 seconds; current allocated memory: 163.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 165.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_0_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_1_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_3_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_4_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_5_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_6_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_7_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_8_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_9_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_10_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_11_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_12_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_13_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_14_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_15_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_16_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_17_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_18_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_19_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_20_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_21_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_22_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_23_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_24_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_25_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_26_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_27_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_28_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_29_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_30_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_31_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_32_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_33_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_34_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_35_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_36_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_37_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_38_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_39_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_40_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_41_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_42_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_43_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_44_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_45_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_46_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_47_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_48_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_49_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_50_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'train_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_0' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_0_V', 'input_2_V', 'input_3_V', 'input_4_V', 'input_5_V', 'input_6_V', 'input_7_V', 'input_8_V', 'input_9_V', 'input_10_V', 'input_11_V', 'input_12_V', 'input_13_V', 'input_14_V', 'input_15_V', 'input_16_V', 'input_17_V', 'input_18_V', 'input_19_V', 'input_20_V', 'input_21_V', 'input_22_V', 'input_23_V', 'input_24_V', 'input_25_V', 'input_26_V', 'input_27_V', 'input_28_V', 'input_29_V', 'input_30_V', 'input_31_V', 'input_32_V', 'input_33_V', 'input_34_V', 'input_35_V', 'input_36_V', 'input_37_V', 'input_38_V', 'input_39_V', 'input_40_V', 'input_41_V', 'input_42_V', 'input_43_V', 'input_44_V', 'input_45_V', 'input_46_V', 'input_47_V', 'input_48_V', 'input_49_V', 'input_50_V' and 'output_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 1.599 seconds; current allocated memory: 167.826 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.56 MHz
INFO: [RTMG 210-279] Implementing memory 'knn_train_50_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_10_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_11_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_12_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_13_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_14_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_15_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_16_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_17_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_18_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_19_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_20_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_21_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_22_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_23_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_24_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_25_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_26_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_27_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_28_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_29_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_30_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_31_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_32_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_33_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_34_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_35_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_36_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_37_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_38_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_39_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_40_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_41_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_42_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_43_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_44_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_45_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_46_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_47_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_48_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_49_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_0_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:43 . Memory (MB): peak = 992.320 ; gain = 896.141
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 43.042 seconds; peak allocated memory: 167.826 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:3:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 992.562 ; gain = 898.223
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 992.562 ; gain = 898.223
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 992.562 ; gain = 898.223
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:3114) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:3111: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 992.562 ; gain = 898.223
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:3100) in dimension 2 automatically.
WARNING: [XFORM 203-104] Completely partitioning array 'input' (knn.cpp:3082) accessed through non-constant indices on dimension 1 (knn.cpp:3090:29), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'input' (knn.cpp:3082) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'train'  accessed through non-constant indices on dimension 1 (knn.cpp:3111:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'train'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:3114) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 992.562 ; gain = 898.223
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:3102:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:3103:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:3122:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:3125:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:3138:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:3145:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 992.562 ; gain = 898.223
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.41 seconds; current allocated memory: 165.159 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.577 seconds; current allocated memory: 177.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_29' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_30' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_33' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_34' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_35' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_36' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_37' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_38' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_39' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_40' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_41' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_42' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_43' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_44' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_45' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_46' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_47' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_48' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_49' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_50' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'train_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_0' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_0', 'input_2', 'input_3', 'input_4', 'input_5', 'input_6', 'input_7', 'input_8', 'input_9', 'input_10', 'input_11', 'input_12', 'input_13', 'input_14', 'input_15', 'input_16', 'input_17', 'input_18', 'input_19', 'input_20', 'input_21', 'input_22', 'input_23', 'input_24', 'input_25', 'input_26', 'input_27', 'input_28', 'input_29', 'input_30', 'input_31', 'input_32', 'input_33', 'input_34', 'input_35', 'input_36', 'input_37', 'input_38', 'input_39', 'input_40', 'input_41', 'input_42', 'input_43', 'input_44', 'input_45', 'input_46', 'input_47', 'input_48', 'input_49', 'input_50' and 'output_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 1.932 seconds; current allocated memory: 180.645 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.56 MHz
INFO: [RTMG 210-279] Implementing memory 'knn_train_50_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_10_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_11_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_12_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_13_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_14_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_15_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_16_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_17_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_18_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_19_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_20_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_21_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_22_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_23_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_24_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_25_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_26_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_27_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_28_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_29_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_30_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_31_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_32_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_33_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_34_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_35_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_36_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_37_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_38_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_39_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_40_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_41_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_42_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_43_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_44_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_45_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_46_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_47_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_48_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_49_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_0_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:47 . Memory (MB): peak = 992.562 ; gain = 898.223
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 46.857 seconds; peak allocated memory: 180.645 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:3:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 991.977 ; gain = 895.914
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 991.977 ; gain = 895.914
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 991.977 ; gain = 895.914
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:5994) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:5991: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 991.977 ; gain = 895.914
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:5980) in dimension 2 automatically.
WARNING: [XFORM 203-104] Completely partitioning array 'input' (knn.cpp:5962) accessed through non-constant indices on dimension 1 (knn.cpp:5970:29), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'input' (knn.cpp:5962) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'train'  accessed through non-constant indices on dimension 1 (knn.cpp:5991:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'train'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:5994) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 991.977 ; gain = 895.914
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:5982:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:5983:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:6002:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:6005:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:6018:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:6025:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:31 . Memory (MB): peak = 991.977 ; gain = 895.914
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.453 seconds; current allocated memory: 171.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.581 seconds; current allocated memory: 174.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_29' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_30' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_33' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_34' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_35' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_36' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_37' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_38' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_39' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_40' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_41' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_42' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_43' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_44' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_45' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_46' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_47' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_48' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_49' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_50' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'train_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_0' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_0', 'input_2', 'input_3', 'input_4', 'input_5', 'input_6', 'input_7', 'input_8', 'input_9', 'input_10', 'input_11', 'input_12', 'input_13', 'input_14', 'input_15', 'input_16', 'input_17', 'input_18', 'input_19', 'input_20', 'input_21', 'input_22', 'input_23', 'input_24', 'input_25', 'input_26', 'input_27', 'input_28', 'input_29', 'input_30', 'input_31', 'input_32', 'input_33', 'input_34', 'input_35', 'input_36', 'input_37', 'input_38', 'input_39', 'input_40', 'input_41', 'input_42', 'input_43', 'input_44', 'input_45', 'input_46', 'input_47', 'input_48', 'input_49', 'input_50' and 'output_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 1.855 seconds; current allocated memory: 177.481 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.56 MHz
INFO: [RTMG 210-279] Implementing memory 'knn_train_70_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_21_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_22_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_23_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_24_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_25_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_26_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_27_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_28_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_29_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_30_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_31_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_32_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_33_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_34_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_35_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_36_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_37_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_38_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_39_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_40_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_41_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_42_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_43_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_44_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_45_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_46_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_47_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_48_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_49_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_50_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_51_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_52_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_53_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_54_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_55_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_56_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_57_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_58_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_59_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_60_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_61_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_62_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_63_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_64_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_65_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_66_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_67_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_68_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_69_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_0_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:51 . Memory (MB): peak = 991.977 ; gain = 895.914
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 51.118 seconds; peak allocated memory: 177.481 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'knn.cpp' ... 
WARNING: [HLS 200-40] In file included from knn.cpp:1:
In file included from knn.cpp:3:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 993.098 ; gain = 896.918
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 993.098 ; gain = 896.918
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 993.098 ; gain = 896.918
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:5994) automatically.
WARNING: [SYNCHK 200-23] knn.cpp:5991: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 993.098 ; gain = 896.918
INFO: [XFORM 203-102] Partitioning array 'distances' (knn.cpp:5980) in dimension 2 automatically.
WARNING: [XFORM 203-104] Completely partitioning array 'input' (knn.cpp:5962) accessed through non-constant indices on dimension 1 (knn.cpp:5970:29), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'input' (knn.cpp:5962) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'train'  accessed through non-constant indices on dimension 1 (knn.cpp:5991:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'train'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'calculate_distance' into 'knn' (knn.cpp:5994) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 993.098 ; gain = 896.918
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:5982:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:5983:3)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[0]' (knn.cpp:6002:5)
INFO: [HLS 200-472] Inferring partial write operation for 'distances[1]' (knn.cpp:6005:23)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:6018:3)
INFO: [HLS 200-472] Inferring partial write operation for 'freq' (knn.cpp:6025:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:31 . Memory (MB): peak = 993.098 ; gain = 896.918
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'knn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.141 seconds; current allocated memory: 171.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.485 seconds; current allocated memory: 174.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_29' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_30' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_33' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_34' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_35' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_36' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_37' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_38' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_39' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_40' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_41' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_42' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_43' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_44' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_45' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_46' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_47' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_48' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_49' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/input_50' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'knn/output_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'knn' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'train_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'train_0' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_0', 'input_2', 'input_3', 'input_4', 'input_5', 'input_6', 'input_7', 'input_8', 'input_9', 'input_10', 'input_11', 'input_12', 'input_13', 'input_14', 'input_15', 'input_16', 'input_17', 'input_18', 'input_19', 'input_20', 'input_21', 'input_22', 'input_23', 'input_24', 'input_25', 'input_26', 'input_27', 'input_28', 'input_29', 'input_30', 'input_31', 'input_32', 'input_33', 'input_34', 'input_35', 'input_36', 'input_37', 'input_38', 'input_39', 'input_40', 'input_41', 'input_42', 'input_43', 'input_44', 'input_45', 'input_46', 'input_47', 'input_48', 'input_49', 'input_50' and 'output_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn'.
INFO: [HLS 200-111]  Elapsed time: 1.807 seconds; current allocated memory: 185.481 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.56 MHz
INFO: [RTMG 210-279] Implementing memory 'knn_train_70_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_21_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_22_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_23_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_24_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_25_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_26_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_27_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_28_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_29_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_30_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_31_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_32_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_33_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_34_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_35_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_36_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_37_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_38_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_39_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_40_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_41_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_42_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_43_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_44_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_45_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_46_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_47_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_48_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_49_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_50_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_51_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_52_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_53_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_54_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_55_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_56_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_57_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_58_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_59_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_60_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_61_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_62_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_63_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_64_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_65_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_66_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_67_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_68_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_69_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'knn_train_0_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_distances_1_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'knn_freq_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:49 . Memory (MB): peak = 993.098 ; gain = 896.918
INFO: [VHDL 208-304] Generating VHDL RTL for knn.
INFO: [VLOG 209-307] Generating Verilog RTL for knn.
INFO: [HLS 200-112] Total elapsed time: 49.445 seconds; peak allocated memory: 185.481 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
