// Seed: 231182041
module module_0 ();
  logic id_0;
  reg id_1, id_2;
  always @(posedge 1 - 1 or posedge !1) begin
    id_1 = id_1;
    id_2 <= 1;
    id_1 = 1'b0 <= id_0;
    id_1 <= 1;
  end
endmodule
