// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "11/06/2016 03:55:07"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Lab7p3 (
	KEY,
	SW,
	CLOCK_50,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_R,
	VGA_G,
	VGA_B,
	LEDR);
input 	[1:0] KEY;
input 	[9:7] SW;
input 	CLOCK_50;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;
output 	[9:0] LEDR;

// Design Ports Information
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[8]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[9]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[8]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[9]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[8]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[9]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[1]~input_o ;
wire \CLOCK_50~input_o ;
wire \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ;
wire \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ;
wire \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ;
wire \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ;
wire \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ;
wire \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ;
wire \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ;
wire \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ;
wire \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ;
wire \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 ;
wire \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ;
wire \data|drawSquare|VGA|mypll|altpll_component|auto_generated|fb_clkin ;
wire \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ;
wire \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ;
wire \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ;
wire \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 ;
wire \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ;
wire \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ;
wire \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ;
wire \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ;
wire \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ;
wire \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ;
wire \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ;
wire \data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ;
wire \data|drawSquare|VGA|controller|Add0~37_sumout ;
wire \KEY[0]~input_o ;
wire \data|drawSquare|VGA|controller|Equal0~0_combout ;
wire \data|drawSquare|VGA|controller|xCounter[5]~DUPLICATE_q ;
wire \data|drawSquare|VGA|controller|Equal0~1_combout ;
wire \data|drawSquare|VGA|controller|Equal0~2_combout ;
wire \data|drawSquare|VGA|controller|Add0~38 ;
wire \data|drawSquare|VGA|controller|Add0~33_sumout ;
wire \data|drawSquare|VGA|controller|Add0~34 ;
wire \data|drawSquare|VGA|controller|Add0~1_sumout ;
wire \data|drawSquare|VGA|controller|Add0~2 ;
wire \data|drawSquare|VGA|controller|Add0~5_sumout ;
wire \data|drawSquare|VGA|controller|Add0~6 ;
wire \data|drawSquare|VGA|controller|Add0~9_sumout ;
wire \data|drawSquare|VGA|controller|Add0~10 ;
wire \data|drawSquare|VGA|controller|Add0~13_sumout ;
wire \data|drawSquare|VGA|controller|Add0~14 ;
wire \data|drawSquare|VGA|controller|Add0~17_sumout ;
wire \data|drawSquare|VGA|controller|Add0~18 ;
wire \data|drawSquare|VGA|controller|Add0~29_sumout ;
wire \data|drawSquare|VGA|controller|Add0~30 ;
wire \data|drawSquare|VGA|controller|Add0~25_sumout ;
wire \data|drawSquare|VGA|controller|Add0~26 ;
wire \data|drawSquare|VGA|controller|Add0~21_sumout ;
wire \data|drawSquare|VGA|controller|VGA_HS1~0_combout ;
wire \data|drawSquare|VGA|controller|VGA_HS1~1_combout ;
wire \data|drawSquare|VGA|controller|VGA_HS1~q ;
wire \data|drawSquare|VGA|controller|VGA_HS~q ;
wire \data|drawSquare|VGA|controller|Add1~5_sumout ;
wire \data|drawSquare|VGA|controller|Add1~10 ;
wire \data|drawSquare|VGA|controller|Add1~37_sumout ;
wire \data|drawSquare|VGA|controller|Add1~38 ;
wire \data|drawSquare|VGA|controller|Add1~33_sumout ;
wire \data|drawSquare|VGA|controller|Add1~34 ;
wire \data|drawSquare|VGA|controller|Add1~29_sumout ;
wire \data|drawSquare|VGA|controller|Add1~30 ;
wire \data|drawSquare|VGA|controller|Add1~25_sumout ;
wire \data|drawSquare|VGA|controller|Add1~26 ;
wire \data|drawSquare|VGA|controller|Add1~21_sumout ;
wire \data|drawSquare|VGA|controller|Add1~22 ;
wire \data|drawSquare|VGA|controller|Add1~17_sumout ;
wire \data|drawSquare|VGA|controller|Add1~18 ;
wire \data|drawSquare|VGA|controller|Add1~13_sumout ;
wire \data|drawSquare|VGA|controller|Add1~14 ;
wire \data|drawSquare|VGA|controller|Add1~1_sumout ;
wire \data|drawSquare|VGA|controller|always1~1_combout ;
wire \data|drawSquare|VGA|controller|yCounter[2]~DUPLICATE_q ;
wire \data|drawSquare|VGA|controller|always1~2_combout ;
wire \data|drawSquare|VGA|controller|always1~3_combout ;
wire \data|drawSquare|VGA|controller|Add1~6 ;
wire \data|drawSquare|VGA|controller|Add1~9_sumout ;
wire \data|drawSquare|VGA|controller|VGA_VS1~0_combout ;
wire \data|drawSquare|VGA|controller|always1~0_combout ;
wire \data|drawSquare|VGA|controller|VGA_VS1~1_combout ;
wire \data|drawSquare|VGA|controller|VGA_VS1~q ;
wire \data|drawSquare|VGA|controller|VGA_VS~q ;
wire \data|drawSquare|VGA|controller|VGA_BLANK1~0_combout ;
wire \data|drawSquare|VGA|controller|VGA_BLANK1~q ;
wire \data|drawSquare|VGA|controller|VGA_BLANK~q ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \control|Add1~25_sumout ;
wire \control|Add1~26 ;
wire \control|Add1~21_sumout ;
wire \control|Add1~22 ;
wire \control|Add1~17_sumout ;
wire \control|Add1~18 ;
wire \control|Add1~13_sumout ;
wire \control|Add1~14 ;
wire \control|Add1~33_sumout ;
wire \control|Add1~34 ;
wire \control|Add1~9_sumout ;
wire \control|Add1~10 ;
wire \control|Add1~5_sumout ;
wire \control|Add1~6 ;
wire \control|Add1~1_sumout ;
wire \control|Add1~2 ;
wire \control|Add1~57_sumout ;
wire \control|Add1~58 ;
wire \control|Add1~53_sumout ;
wire \control|Add1~54 ;
wire \control|Add1~49_sumout ;
wire \control|Add1~50 ;
wire \control|Add1~45_sumout ;
wire \control|Add1~46 ;
wire \control|Add1~41_sumout ;
wire \control|Equal1~2_combout ;
wire \control|Equal1~0_combout ;
wire \control|always2~0_combout ;
wire \control|Add1~42 ;
wire \control|Add1~37_sumout ;
wire \control|Add1~38 ;
wire \control|Add1~29_sumout ;
wire \control|Equal1~1_combout ;
wire \control|Equal1~3_combout ;
wire \control|Add0~73_sumout ;
wire \control|Equal0~2_combout ;
wire \control|Equal0~1_combout ;
wire \control|Equal0~3_combout ;
wire \control|always1~0_combout ;
wire \control|Add0~74 ;
wire \control|Add0~69_sumout ;
wire \control|Add0~70 ;
wire \control|Add0~65_sumout ;
wire \control|Add0~66 ;
wire \control|Add0~29_sumout ;
wire \control|Add0~30 ;
wire \control|Add0~57_sumout ;
wire \control|Add0~58 ;
wire \control|Add0~5_sumout ;
wire \control|Add0~6 ;
wire \control|Add0~21_sumout ;
wire \control|Add0~22 ;
wire \control|Add0~17_sumout ;
wire \control|Add0~18 ;
wire \control|Add0~13_sumout ;
wire \control|Add0~14 ;
wire \control|Add0~9_sumout ;
wire \control|Add0~10 ;
wire \control|Add0~77_sumout ;
wire \control|Add0~78 ;
wire \control|Add0~81_sumout ;
wire \control|Add0~82 ;
wire \control|Add0~85_sumout ;
wire \control|Add0~86 ;
wire \control|Add0~89_sumout ;
wire \control|Add0~90 ;
wire \control|Add0~93_sumout ;
wire \control|Add0~94 ;
wire \control|Add0~1_sumout ;
wire \control|Add0~2 ;
wire \control|Add0~49_sumout ;
wire \control|Add0~50 ;
wire \control|Add0~53_sumout ;
wire \control|Add0~54 ;
wire \control|Add0~61_sumout ;
wire \control|Add0~62 ;
wire \control|Add0~33_sumout ;
wire \control|Add0~34 ;
wire \control|Add0~37_sumout ;
wire \control|Add0~38 ;
wire \control|Add0~41_sumout ;
wire \control|Add0~42 ;
wire \control|Add0~45_sumout ;
wire \control|Add0~46 ;
wire \control|Add0~25_sumout ;
wire \control|Equal0~0_combout ;
wire \control|Equal0~4_combout ;
wire \control|Selector4~0_combout ;
wire \control|current.Black~q ;
wire \control|current~8_combout ;
wire \control|current.draw~q ;
wire \data|Add2~21_sumout ;
wire \data|drawSquare|comb~0_combout ;
wire \control|current~9_combout ;
wire \control|current.update~q ;
wire \control|zero~combout ;
wire \data|always2~0_combout ;
wire \data|Add2~22 ;
wire \data|Add2~25_sumout ;
wire \data|Add2~26 ;
wire \data|Add2~17_sumout ;
wire \data|Add2~18 ;
wire \data|Add2~13_sumout ;
wire \data|Add2~14 ;
wire \data|Add2~9_sumout ;
wire \data|Add2~10 ;
wire \data|Add2~5_sumout ;
wire \data|Add2~6 ;
wire \data|Add2~1_sumout ;
wire \data|V~1_combout ;
wire \data|Add3~21_sumout ;
wire \data|y_count_down[0]~feeder_combout ;
wire \~GND~combout ;
wire \data|always3~0_combout ;
wire \data|Add3~22 ;
wire \data|Add3~17_sumout ;
wire \data|y_count_down[1]~feeder_combout ;
wire \data|Add3~18 ;
wire \data|Add3~25_sumout ;
wire \data|y_count_down[2]~feeder_combout ;
wire \data|Add3~26 ;
wire \data|Add3~13_sumout ;
wire \data|y_count_down[3]~feeder_combout ;
wire \data|Add3~14 ;
wire \data|Add3~9_sumout ;
wire \data|y_count_down[4]~feeder_combout ;
wire \data|Add3~10 ;
wire \data|Add3~5_sumout ;
wire \data|y_count_down[5]~feeder_combout ;
wire \data|Add3~6 ;
wire \data|Add3~1_sumout ;
wire \data|y_count_down[6]~feeder_combout ;
wire \data|V~0_combout ;
wire \data|V~2_combout ;
wire \data|V~feeder_combout ;
wire \data|V~q ;
wire \data|drawSquare|count[0]~3_combout ;
wire \data|drawSquare|count[1]~0_combout ;
wire \data|drawSquare|count[2]~1_combout ;
wire \data|drawSquare|count[3]~2_combout ;
wire \data|drawSquare|Add3~22 ;
wire \data|drawSquare|Add3~26 ;
wire \data|drawSquare|Add3~18 ;
wire \data|drawSquare|Add3~14 ;
wire \data|drawSquare|Add3~10 ;
wire \data|drawSquare|Add3~5_sumout ;
wire \data|drawSquare|Add3~9_sumout ;
wire \data|drawSquare|Add3~6 ;
wire \data|drawSquare|Add3~1_sumout ;
wire \data|drawSquare|Add3~13_sumout ;
wire \data|drawSquare|VGA|writeEn~0_combout ;
wire \data|drawSquare|Add1~29_sumout ;
wire \data|drawSquare|Add1~30 ;
wire \data|drawSquare|Add1~33_sumout ;
wire \data|drawSquare|Add1~34 ;
wire \data|drawSquare|Add1~37_sumout ;
wire \data|drawSquare|Add1~38 ;
wire \data|drawSquare|Add1~41_sumout ;
wire \data|drawSquare|Add1~42 ;
wire \data|drawSquare|Add1~45_sumout ;
wire \data|drawSquare|Add1~46 ;
wire \data|drawSquare|Add1~25_sumout ;
wire \data|drawSquare|Add1~26 ;
wire \data|drawSquare|Add1~21_sumout ;
wire \data|drawSquare|screenCount[6]~DUPLICATE_q ;
wire \data|drawSquare|Add1~22 ;
wire \data|drawSquare|Add1~17_sumout ;
wire \data|drawSquare|Add1~18 ;
wire \data|drawSquare|Add1~53_sumout ;
wire \data|drawSquare|Add1~54 ;
wire \data|drawSquare|Add1~57_sumout ;
wire \data|drawSquare|Add1~58 ;
wire \data|drawSquare|Add1~49_sumout ;
wire \data|drawSquare|Add1~50 ;
wire \data|drawSquare|Add1~13_sumout ;
wire \data|drawSquare|screenCount[11]~DUPLICATE_q ;
wire \data|drawSquare|Add1~14 ;
wire \data|drawSquare|Add1~9_sumout ;
wire \data|drawSquare|Add1~10 ;
wire \data|drawSquare|Add1~5_sumout ;
wire \data|drawSquare|Add1~6 ;
wire \data|drawSquare|Add1~1_sumout ;
wire \data|drawSquare|VGA|writeEn~1_combout ;
wire \data|Add0~13_sumout ;
wire \data|always0~0_combout ;
wire \data|Add0~14 ;
wire \data|Add0~17_sumout ;
wire \data|Add0~18 ;
wire \data|Add0~21_sumout ;
wire \data|Add0~22 ;
wire \data|Add0~25_sumout ;
wire \data|Add0~26 ;
wire \data|Add0~29_sumout ;
wire \data|Add0~30 ;
wire \data|Add0~9_sumout ;
wire \data|Add0~10 ;
wire \data|Add0~5_sumout ;
wire \data|Add0~6 ;
wire \data|Add0~1_sumout ;
wire \data|H~0_combout ;
wire \data|Add1~13_sumout ;
wire \data|x_count_down[0]~feeder_combout ;
wire \data|always1~0_combout ;
wire \data|Add1~14 ;
wire \data|Add1~17_sumout ;
wire \data|x_count_down[1]~feeder_combout ;
wire \data|Add1~18 ;
wire \data|Add1~21_sumout ;
wire \data|x_count_down[2]~feeder_combout ;
wire \data|H~2_combout ;
wire \data|Add1~22 ;
wire \data|Add1~25_sumout ;
wire \data|x_count_down[3]~feeder_combout ;
wire \data|Add1~26 ;
wire \data|Add1~29_sumout ;
wire \data|x_count_down[4]~feeder_combout ;
wire \data|Add1~30 ;
wire \data|Add1~9_sumout ;
wire \data|x_count_down[5]~feeder_combout ;
wire \data|Add1~10 ;
wire \data|Add1~5_sumout ;
wire \data|x_count_down[6]~feeder_combout ;
wire \data|Add1~6 ;
wire \data|Add1~1_sumout ;
wire \data|x_count_down[7]~feeder_combout ;
wire \data|H~1_combout ;
wire \data|H~3_combout ;
wire \data|H~q ;
wire \data|drawSquare|Add2~14 ;
wire \data|drawSquare|Add2~18 ;
wire \data|drawSquare|Add2~22 ;
wire \data|drawSquare|Add2~26 ;
wire \data|drawSquare|Add2~30 ;
wire \data|drawSquare|Add2~9_sumout ;
wire \data|drawSquare|Add2~10 ;
wire \data|drawSquare|Add2~6 ;
wire \data|drawSquare|Add2~1_sumout ;
wire \data|drawSquare|VGA|writeEn~2_combout ;
wire \data|drawSquare|Add2~5_sumout ;
wire \data|drawSquare|VGA|writeEn~3_combout ;
wire \data|drawSquare|Add3~17_sumout ;
wire \data|drawSquare|VGA|user_input_translator|Add1~2 ;
wire \data|drawSquare|VGA|user_input_translator|Add1~6 ;
wire \data|drawSquare|VGA|user_input_translator|Add1~10 ;
wire \data|drawSquare|VGA|user_input_translator|Add1~14 ;
wire \data|drawSquare|VGA|user_input_translator|Add1~18 ;
wire \data|drawSquare|VGA|user_input_translator|Add1~21_sumout ;
wire \data|drawSquare|VGA|user_input_translator|Add1~17_sumout ;
wire \data|drawSquare|VGA|user_input_translator|Add1~13_sumout ;
wire \data|drawSquare|VGA|user_input_translator|Add1~9_sumout ;
wire \data|drawSquare|Add3~25_sumout ;
wire \data|drawSquare|VGA|user_input_translator|Add1~5_sumout ;
wire \data|drawSquare|Add3~21_sumout ;
wire \data|drawSquare|VGA|user_input_translator|Add1~1_sumout ;
wire \data|drawSquare|y[0]~0_combout ;
wire \data|drawSquare|VGA|user_input_translator|Add0~10 ;
wire \data|drawSquare|VGA|user_input_translator|Add0~14 ;
wire \data|drawSquare|VGA|user_input_translator|Add0~18 ;
wire \data|drawSquare|VGA|user_input_translator|Add0~22 ;
wire \data|drawSquare|VGA|user_input_translator|Add0~26 ;
wire \data|drawSquare|VGA|user_input_translator|Add0~30 ;
wire \data|drawSquare|VGA|user_input_translator|Add0~34 ;
wire \data|drawSquare|VGA|user_input_translator|Add0~38 ;
wire \data|drawSquare|VGA|user_input_translator|Add0~6 ;
wire \data|drawSquare|VGA|user_input_translator|Add0~1_sumout ;
wire \data|drawSquare|VGA|user_input_translator|Add0~5_sumout ;
wire \data|drawSquare|VGA|controller|xCounter[9]~DUPLICATE_q ;
wire \data|drawSquare|VGA|controller|xCounter[7]~DUPLICATE_q ;
wire \data|drawSquare|VGA|controller|controller_translator|Add1~10 ;
wire \data|drawSquare|VGA|controller|controller_translator|Add1~11 ;
wire \data|drawSquare|VGA|controller|controller_translator|Add1~14 ;
wire \data|drawSquare|VGA|controller|controller_translator|Add1~15 ;
wire \data|drawSquare|VGA|controller|controller_translator|Add1~18 ;
wire \data|drawSquare|VGA|controller|controller_translator|Add1~19 ;
wire \data|drawSquare|VGA|controller|controller_translator|Add1~22 ;
wire \data|drawSquare|VGA|controller|controller_translator|Add1~23 ;
wire \data|drawSquare|VGA|controller|controller_translator|Add1~26 ;
wire \data|drawSquare|VGA|controller|controller_translator|Add1~27 ;
wire \data|drawSquare|VGA|controller|controller_translator|Add1~30 ;
wire \data|drawSquare|VGA|controller|controller_translator|Add1~31 ;
wire \data|drawSquare|VGA|controller|controller_translator|Add1~34 ;
wire \data|drawSquare|VGA|controller|controller_translator|Add1~35 ;
wire \data|drawSquare|VGA|controller|controller_translator|Add1~38 ;
wire \data|drawSquare|VGA|controller|controller_translator|Add1~39 ;
wire \data|drawSquare|VGA|controller|controller_translator|Add1~2 ;
wire \data|drawSquare|VGA|controller|controller_translator|Add1~3 ;
wire \data|drawSquare|VGA|controller|controller_translator|Add1~5_sumout ;
wire \data|drawSquare|VGA|controller|controller_translator|Add1~1_sumout ;
wire \SW[9]~input_o ;
wire \data|drawSquare|colours[2]~0_combout ;
wire \data|drawSquare|Add2~13_sumout ;
wire \data|drawSquare|x[0]~0_combout ;
wire \data|drawSquare|Add2~17_sumout ;
wire \data|drawSquare|x[1]~1_combout ;
wire \data|drawSquare|Add2~21_sumout ;
wire \data|drawSquare|x[2]~2_combout ;
wire \data|drawSquare|Add2~25_sumout ;
wire \data|drawSquare|x[3]~3_combout ;
wire \data|drawSquare|Add2~29_sumout ;
wire \data|drawSquare|x[4]~4_combout ;
wire \data|drawSquare|VGA|user_input_translator|Add0~9_sumout ;
wire \data|drawSquare|VGA|user_input_translator|Add0~13_sumout ;
wire \data|drawSquare|VGA|user_input_translator|Add0~17_sumout ;
wire \data|drawSquare|VGA|user_input_translator|Add0~21_sumout ;
wire \data|drawSquare|VGA|user_input_translator|Add0~25_sumout ;
wire \data|drawSquare|VGA|user_input_translator|Add0~29_sumout ;
wire \data|drawSquare|VGA|user_input_translator|Add0~33_sumout ;
wire \data|drawSquare|VGA|user_input_translator|Add0~37_sumout ;
wire \data|drawSquare|VGA|controller|xCounter[3]~DUPLICATE_q ;
wire \data|drawSquare|VGA|controller|controller_translator|Add1~9_sumout ;
wire \data|drawSquare|VGA|controller|controller_translator|Add1~13_sumout ;
wire \data|drawSquare|VGA|controller|controller_translator|Add1~17_sumout ;
wire \data|drawSquare|VGA|controller|controller_translator|Add1~21_sumout ;
wire \data|drawSquare|VGA|controller|controller_translator|Add1~25_sumout ;
wire \data|drawSquare|VGA|controller|controller_translator|Add1~29_sumout ;
wire \data|drawSquare|VGA|controller|controller_translator|Add1~33_sumout ;
wire \data|drawSquare|VGA|controller|controller_translator|Add1~37_sumout ;
wire \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \data|drawSquare|VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout ;
wire \SW[8]~input_o ;
wire \data|drawSquare|colours[1]~1_combout ;
wire \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a8 ;
wire \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ;
wire \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ;
wire \SW[7]~input_o ;
wire \data|drawSquare|colours[0]~2_combout ;
wire \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ;
wire [14:0] \control|countb ;
wire [14:0] \data|drawSquare|screenCount ;
wire [6:0] \data|y_count_down ;
wire [9:0] \data|drawSquare|VGA|controller|xCounter ;
wire [23:0] \control|countQuarter ;
wire [6:0] \data|y_count_up ;
wire [9:0] \data|drawSquare|VGA|controller|yCounter ;
wire [7:0] \data|x_count_up ;
wire [1:0] \data|drawSquare|VGA|VideoMemory|auto_generated|out_address_reg_b ;
wire [7:0] \data|x_count_down ;
wire [2:0] \data|drawSquare|VGA|VideoMemory|auto_generated|decode2|w_anode126w ;
wire [2:0] \data|drawSquare|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w ;
wire [1:0] \data|drawSquare|VGA|VideoMemory|auto_generated|address_reg_b ;
wire [2:0] \data|drawSquare|VGA|VideoMemory|auto_generated|decode2|w_anode118w ;
wire [2:0] \data|drawSquare|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w ;
wire [2:0] \data|drawSquare|VGA|VideoMemory|auto_generated|decode2|w_anode105w ;
wire [2:0] \data|drawSquare|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w ;
wire [3:0] \data|drawSquare|count ;
wire [5:0] \data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk ;

wire [0:0] \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [1:0] \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [7:0] \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ;

assign \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a8  = \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];

assign \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0  = \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [0];
assign \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1  = \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [1];
assign \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2  = \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [2];
assign \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3  = \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [3];
assign \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4  = \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [4];
assign \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5  = \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [5];
assign \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6  = \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [6];
assign \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7  = \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [7];

assign \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0  = \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [0];
assign \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1  = \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [1];
assign \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2  = \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [2];
assign \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3  = \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [3];
assign \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4  = \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [4];
assign \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5  = \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [5];
assign \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6  = \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [6];
assign \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7  = \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [7];

assign \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6  = \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\data|drawSquare|VGA|controller|VGA_HS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\data|drawSquare|VGA|controller|VGA_VS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\data|drawSquare|VGA|controller|VGA_BLANK~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N53
cyclonev_io_obuf \VGA_R[8]~output (
	.i(\data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[8]),
	.obar());
// synopsys translate_off
defparam \VGA_R[8]~output .bus_hold = "false";
defparam \VGA_R[8]~output .open_drain_output = "false";
defparam \VGA_R[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N76
cyclonev_io_obuf \VGA_R[9]~output (
	.i(\data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[9]),
	.obar());
// synopsys translate_off
defparam \VGA_R[9]~output .bus_hold = "false";
defparam \VGA_R[9]~output .open_drain_output = "false";
defparam \VGA_R[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N36
cyclonev_io_obuf \VGA_G[8]~output (
	.i(\data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[8]),
	.obar());
// synopsys translate_off
defparam \VGA_G[8]~output .bus_hold = "false";
defparam \VGA_G[8]~output .open_drain_output = "false";
defparam \VGA_G[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N36
cyclonev_io_obuf \VGA_G[9]~output (
	.i(\data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[9]),
	.obar());
// synopsys translate_off
defparam \VGA_G[9]~output .bus_hold = "false";
defparam \VGA_G[9]~output .open_drain_output = "false";
defparam \VGA_G[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N53
cyclonev_io_obuf \VGA_B[8]~output (
	.i(\data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[8]),
	.obar());
// synopsys translate_off
defparam \VGA_B[8]~output .bus_hold = "false";
defparam \VGA_B[8]~output .open_drain_output = "false";
defparam \VGA_B[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N2
cyclonev_io_obuf \VGA_B[9]~output (
	.i(\data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[9]),
	.obar());
// synopsys translate_off
defparam \VGA_B[9]~output .bus_hold = "false";
defparam \VGA_B[9]~output .open_drain_output = "false";
defparam \VGA_B[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\control|current.draw~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(\control|current.Black~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL (
	.coreclkfb(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.ecnc1test(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiften(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .forcelock = "false";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .nreset_invert = "true";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_atb = 0;
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_enable = "true";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccr_pd = "false";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ,\data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ,
\data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ,\data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ,
\data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ,\data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ,
\data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ,\data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,
\data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,\data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,
\data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 (
	.inclk(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk [0]),
	.ena(vcc),
	.outclk(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .clock_type = "global clock";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .disable_mode = "low";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_power_up = "high";
defparam \data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X28_Y44_N0
cyclonev_lcell_comb \data|drawSquare|VGA|controller|Add0~37 (
// Equation(s):
// \data|drawSquare|VGA|controller|Add0~37_sumout  = SUM(( \data|drawSquare|VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))
// \data|drawSquare|VGA|controller|Add0~38  = CARRY(( \data|drawSquare|VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|drawSquare|VGA|controller|xCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|VGA|controller|Add0~37_sumout ),
	.cout(\data|drawSquare|VGA|controller|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|Add0~37 .extended_lut = "off";
defparam \data|drawSquare|VGA|controller|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \data|drawSquare|VGA|controller|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y44_N45
cyclonev_lcell_comb \data|drawSquare|VGA|controller|Equal0~0 (
// Equation(s):
// \data|drawSquare|VGA|controller|Equal0~0_combout  = ( \data|drawSquare|VGA|controller|xCounter [3] & ( (\data|drawSquare|VGA|controller|xCounter [9] & (\data|drawSquare|VGA|controller|xCounter [8] & (\data|drawSquare|VGA|controller|xCounter [4] & 
// \data|drawSquare|VGA|controller|xCounter [2]))) ) )

	.dataa(!\data|drawSquare|VGA|controller|xCounter [9]),
	.datab(!\data|drawSquare|VGA|controller|xCounter [8]),
	.datac(!\data|drawSquare|VGA|controller|xCounter [4]),
	.datad(!\data|drawSquare|VGA|controller|xCounter [2]),
	.datae(gnd),
	.dataf(!\data|drawSquare|VGA|controller|xCounter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|drawSquare|VGA|controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|Equal0~0 .extended_lut = "off";
defparam \data|drawSquare|VGA|controller|Equal0~0 .lut_mask = 64'h0000000000010001;
defparam \data|drawSquare|VGA|controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y44_N17
dffeas \data|drawSquare|VGA|controller|xCounter[5]~DUPLICATE (
	.clk(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|drawSquare|VGA|controller|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|drawSquare|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|VGA|controller|xCounter[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|xCounter[5]~DUPLICATE .is_wysiwyg = "true";
defparam \data|drawSquare|VGA|controller|xCounter[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y44_N24
cyclonev_lcell_comb \data|drawSquare|VGA|controller|Equal0~1 (
// Equation(s):
// \data|drawSquare|VGA|controller|Equal0~1_combout  = ( !\data|drawSquare|VGA|controller|xCounter [6] & ( (\data|drawSquare|VGA|controller|xCounter [0] & (\data|drawSquare|VGA|controller|xCounter [1] & 
// !\data|drawSquare|VGA|controller|xCounter[5]~DUPLICATE_q )) ) )

	.dataa(!\data|drawSquare|VGA|controller|xCounter [0]),
	.datab(!\data|drawSquare|VGA|controller|xCounter [1]),
	.datac(!\data|drawSquare|VGA|controller|xCounter[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|drawSquare|VGA|controller|xCounter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|drawSquare|VGA|controller|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|Equal0~1 .extended_lut = "off";
defparam \data|drawSquare|VGA|controller|Equal0~1 .lut_mask = 64'h1010101000000000;
defparam \data|drawSquare|VGA|controller|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y44_N57
cyclonev_lcell_comb \data|drawSquare|VGA|controller|Equal0~2 (
// Equation(s):
// \data|drawSquare|VGA|controller|Equal0~2_combout  = ( \data|drawSquare|VGA|controller|Equal0~1_combout  & ( (\data|drawSquare|VGA|controller|Equal0~0_combout  & !\data|drawSquare|VGA|controller|xCounter [7]) ) )

	.dataa(gnd),
	.datab(!\data|drawSquare|VGA|controller|Equal0~0_combout ),
	.datac(gnd),
	.datad(!\data|drawSquare|VGA|controller|xCounter [7]),
	.datae(gnd),
	.dataf(!\data|drawSquare|VGA|controller|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|drawSquare|VGA|controller|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|Equal0~2 .extended_lut = "off";
defparam \data|drawSquare|VGA|controller|Equal0~2 .lut_mask = 64'h0000000033003300;
defparam \data|drawSquare|VGA|controller|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y44_N1
dffeas \data|drawSquare|VGA|controller|xCounter[0] (
	.clk(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|drawSquare|VGA|controller|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|drawSquare|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|VGA|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|xCounter[0] .is_wysiwyg = "true";
defparam \data|drawSquare|VGA|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y44_N3
cyclonev_lcell_comb \data|drawSquare|VGA|controller|Add0~33 (
// Equation(s):
// \data|drawSquare|VGA|controller|Add0~33_sumout  = SUM(( \data|drawSquare|VGA|controller|xCounter [1] ) + ( GND ) + ( \data|drawSquare|VGA|controller|Add0~38  ))
// \data|drawSquare|VGA|controller|Add0~34  = CARRY(( \data|drawSquare|VGA|controller|xCounter [1] ) + ( GND ) + ( \data|drawSquare|VGA|controller|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|drawSquare|VGA|controller|xCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|VGA|controller|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|VGA|controller|Add0~33_sumout ),
	.cout(\data|drawSquare|VGA|controller|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|Add0~33 .extended_lut = "off";
defparam \data|drawSquare|VGA|controller|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|drawSquare|VGA|controller|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y44_N4
dffeas \data|drawSquare|VGA|controller|xCounter[1] (
	.clk(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|drawSquare|VGA|controller|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|drawSquare|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|VGA|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|xCounter[1] .is_wysiwyg = "true";
defparam \data|drawSquare|VGA|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y44_N6
cyclonev_lcell_comb \data|drawSquare|VGA|controller|Add0~1 (
// Equation(s):
// \data|drawSquare|VGA|controller|Add0~1_sumout  = SUM(( \data|drawSquare|VGA|controller|xCounter [2] ) + ( GND ) + ( \data|drawSquare|VGA|controller|Add0~34  ))
// \data|drawSquare|VGA|controller|Add0~2  = CARRY(( \data|drawSquare|VGA|controller|xCounter [2] ) + ( GND ) + ( \data|drawSquare|VGA|controller|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|drawSquare|VGA|controller|xCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|VGA|controller|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|VGA|controller|Add0~1_sumout ),
	.cout(\data|drawSquare|VGA|controller|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|Add0~1 .extended_lut = "off";
defparam \data|drawSquare|VGA|controller|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|drawSquare|VGA|controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y44_N7
dffeas \data|drawSquare|VGA|controller|xCounter[2] (
	.clk(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|drawSquare|VGA|controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|drawSquare|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|VGA|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|xCounter[2] .is_wysiwyg = "true";
defparam \data|drawSquare|VGA|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y44_N9
cyclonev_lcell_comb \data|drawSquare|VGA|controller|Add0~5 (
// Equation(s):
// \data|drawSquare|VGA|controller|Add0~5_sumout  = SUM(( \data|drawSquare|VGA|controller|xCounter [3] ) + ( GND ) + ( \data|drawSquare|VGA|controller|Add0~2  ))
// \data|drawSquare|VGA|controller|Add0~6  = CARRY(( \data|drawSquare|VGA|controller|xCounter [3] ) + ( GND ) + ( \data|drawSquare|VGA|controller|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|drawSquare|VGA|controller|xCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|VGA|controller|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|VGA|controller|Add0~5_sumout ),
	.cout(\data|drawSquare|VGA|controller|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|Add0~5 .extended_lut = "off";
defparam \data|drawSquare|VGA|controller|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|drawSquare|VGA|controller|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y44_N10
dffeas \data|drawSquare|VGA|controller|xCounter[3] (
	.clk(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|drawSquare|VGA|controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|drawSquare|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|VGA|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|xCounter[3] .is_wysiwyg = "true";
defparam \data|drawSquare|VGA|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y44_N12
cyclonev_lcell_comb \data|drawSquare|VGA|controller|Add0~9 (
// Equation(s):
// \data|drawSquare|VGA|controller|Add0~9_sumout  = SUM(( \data|drawSquare|VGA|controller|xCounter [4] ) + ( GND ) + ( \data|drawSquare|VGA|controller|Add0~6  ))
// \data|drawSquare|VGA|controller|Add0~10  = CARRY(( \data|drawSquare|VGA|controller|xCounter [4] ) + ( GND ) + ( \data|drawSquare|VGA|controller|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|drawSquare|VGA|controller|xCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|VGA|controller|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|VGA|controller|Add0~9_sumout ),
	.cout(\data|drawSquare|VGA|controller|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|Add0~9 .extended_lut = "off";
defparam \data|drawSquare|VGA|controller|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|drawSquare|VGA|controller|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y44_N13
dffeas \data|drawSquare|VGA|controller|xCounter[4] (
	.clk(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|drawSquare|VGA|controller|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|drawSquare|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|VGA|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|xCounter[4] .is_wysiwyg = "true";
defparam \data|drawSquare|VGA|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y44_N15
cyclonev_lcell_comb \data|drawSquare|VGA|controller|Add0~13 (
// Equation(s):
// \data|drawSquare|VGA|controller|Add0~13_sumout  = SUM(( \data|drawSquare|VGA|controller|xCounter [5] ) + ( GND ) + ( \data|drawSquare|VGA|controller|Add0~10  ))
// \data|drawSquare|VGA|controller|Add0~14  = CARRY(( \data|drawSquare|VGA|controller|xCounter [5] ) + ( GND ) + ( \data|drawSquare|VGA|controller|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|drawSquare|VGA|controller|xCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|VGA|controller|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|VGA|controller|Add0~13_sumout ),
	.cout(\data|drawSquare|VGA|controller|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|Add0~13 .extended_lut = "off";
defparam \data|drawSquare|VGA|controller|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|drawSquare|VGA|controller|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y44_N16
dffeas \data|drawSquare|VGA|controller|xCounter[5] (
	.clk(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|drawSquare|VGA|controller|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|drawSquare|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|VGA|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|xCounter[5] .is_wysiwyg = "true";
defparam \data|drawSquare|VGA|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y44_N18
cyclonev_lcell_comb \data|drawSquare|VGA|controller|Add0~17 (
// Equation(s):
// \data|drawSquare|VGA|controller|Add0~17_sumout  = SUM(( \data|drawSquare|VGA|controller|xCounter [6] ) + ( GND ) + ( \data|drawSquare|VGA|controller|Add0~14  ))
// \data|drawSquare|VGA|controller|Add0~18  = CARRY(( \data|drawSquare|VGA|controller|xCounter [6] ) + ( GND ) + ( \data|drawSquare|VGA|controller|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|drawSquare|VGA|controller|xCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|VGA|controller|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|VGA|controller|Add0~17_sumout ),
	.cout(\data|drawSquare|VGA|controller|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|Add0~17 .extended_lut = "off";
defparam \data|drawSquare|VGA|controller|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|drawSquare|VGA|controller|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y44_N19
dffeas \data|drawSquare|VGA|controller|xCounter[6] (
	.clk(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|drawSquare|VGA|controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|drawSquare|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|VGA|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|xCounter[6] .is_wysiwyg = "true";
defparam \data|drawSquare|VGA|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y44_N21
cyclonev_lcell_comb \data|drawSquare|VGA|controller|Add0~29 (
// Equation(s):
// \data|drawSquare|VGA|controller|Add0~29_sumout  = SUM(( \data|drawSquare|VGA|controller|xCounter [7] ) + ( GND ) + ( \data|drawSquare|VGA|controller|Add0~18  ))
// \data|drawSquare|VGA|controller|Add0~30  = CARRY(( \data|drawSquare|VGA|controller|xCounter [7] ) + ( GND ) + ( \data|drawSquare|VGA|controller|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|drawSquare|VGA|controller|xCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|VGA|controller|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|VGA|controller|Add0~29_sumout ),
	.cout(\data|drawSquare|VGA|controller|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|Add0~29 .extended_lut = "off";
defparam \data|drawSquare|VGA|controller|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|drawSquare|VGA|controller|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y44_N22
dffeas \data|drawSquare|VGA|controller|xCounter[7] (
	.clk(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|drawSquare|VGA|controller|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|drawSquare|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|VGA|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|xCounter[7] .is_wysiwyg = "true";
defparam \data|drawSquare|VGA|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y44_N24
cyclonev_lcell_comb \data|drawSquare|VGA|controller|Add0~25 (
// Equation(s):
// \data|drawSquare|VGA|controller|Add0~25_sumout  = SUM(( \data|drawSquare|VGA|controller|xCounter [8] ) + ( GND ) + ( \data|drawSquare|VGA|controller|Add0~30  ))
// \data|drawSquare|VGA|controller|Add0~26  = CARRY(( \data|drawSquare|VGA|controller|xCounter [8] ) + ( GND ) + ( \data|drawSquare|VGA|controller|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|drawSquare|VGA|controller|xCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|VGA|controller|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|VGA|controller|Add0~25_sumout ),
	.cout(\data|drawSquare|VGA|controller|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|Add0~25 .extended_lut = "off";
defparam \data|drawSquare|VGA|controller|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|drawSquare|VGA|controller|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y44_N26
dffeas \data|drawSquare|VGA|controller|xCounter[8] (
	.clk(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|drawSquare|VGA|controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|drawSquare|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|VGA|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|xCounter[8] .is_wysiwyg = "true";
defparam \data|drawSquare|VGA|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y44_N27
cyclonev_lcell_comb \data|drawSquare|VGA|controller|Add0~21 (
// Equation(s):
// \data|drawSquare|VGA|controller|Add0~21_sumout  = SUM(( \data|drawSquare|VGA|controller|xCounter [9] ) + ( GND ) + ( \data|drawSquare|VGA|controller|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|drawSquare|VGA|controller|xCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|VGA|controller|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|VGA|controller|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|Add0~21 .extended_lut = "off";
defparam \data|drawSquare|VGA|controller|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|drawSquare|VGA|controller|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y44_N28
dffeas \data|drawSquare|VGA|controller|xCounter[9] (
	.clk(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|drawSquare|VGA|controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|drawSquare|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|VGA|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|xCounter[9] .is_wysiwyg = "true";
defparam \data|drawSquare|VGA|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y44_N27
cyclonev_lcell_comb \data|drawSquare|VGA|controller|VGA_HS1~0 (
// Equation(s):
// \data|drawSquare|VGA|controller|VGA_HS1~0_combout  = ( \data|drawSquare|VGA|controller|xCounter [3] & ( \data|drawSquare|VGA|controller|xCounter [4] ) ) # ( !\data|drawSquare|VGA|controller|xCounter [3] & ( (\data|drawSquare|VGA|controller|xCounter [4] & 
// (((\data|drawSquare|VGA|controller|xCounter [0] & \data|drawSquare|VGA|controller|xCounter [1])) # (\data|drawSquare|VGA|controller|xCounter [2]))) ) )

	.dataa(!\data|drawSquare|VGA|controller|xCounter [0]),
	.datab(!\data|drawSquare|VGA|controller|xCounter [1]),
	.datac(!\data|drawSquare|VGA|controller|xCounter [4]),
	.datad(!\data|drawSquare|VGA|controller|xCounter [2]),
	.datae(gnd),
	.dataf(!\data|drawSquare|VGA|controller|xCounter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|drawSquare|VGA|controller|VGA_HS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|VGA_HS1~0 .extended_lut = "off";
defparam \data|drawSquare|VGA|controller|VGA_HS1~0 .lut_mask = 64'h010F010F0F0F0F0F;
defparam \data|drawSquare|VGA|controller|VGA_HS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y44_N36
cyclonev_lcell_comb \data|drawSquare|VGA|controller|VGA_HS1~1 (
// Equation(s):
// \data|drawSquare|VGA|controller|VGA_HS1~1_combout  = ( \data|drawSquare|VGA|controller|xCounter [8] & ( \data|drawSquare|VGA|controller|xCounter [5] ) ) # ( !\data|drawSquare|VGA|controller|xCounter [8] & ( \data|drawSquare|VGA|controller|xCounter [5] & ( 
// (!\data|drawSquare|VGA|controller|xCounter [9]) # ((!\data|drawSquare|VGA|controller|xCounter [7]) # ((\data|drawSquare|VGA|controller|xCounter [6] & \data|drawSquare|VGA|controller|VGA_HS1~0_combout ))) ) ) ) # ( \data|drawSquare|VGA|controller|xCounter 
// [8] & ( !\data|drawSquare|VGA|controller|xCounter [5] ) ) # ( !\data|drawSquare|VGA|controller|xCounter [8] & ( !\data|drawSquare|VGA|controller|xCounter [5] & ( (!\data|drawSquare|VGA|controller|xCounter [9]) # ((!\data|drawSquare|VGA|controller|xCounter 
// [7]) # ((!\data|drawSquare|VGA|controller|xCounter [6] & !\data|drawSquare|VGA|controller|VGA_HS1~0_combout ))) ) ) )

	.dataa(!\data|drawSquare|VGA|controller|xCounter [9]),
	.datab(!\data|drawSquare|VGA|controller|xCounter [6]),
	.datac(!\data|drawSquare|VGA|controller|xCounter [7]),
	.datad(!\data|drawSquare|VGA|controller|VGA_HS1~0_combout ),
	.datae(!\data|drawSquare|VGA|controller|xCounter [8]),
	.dataf(!\data|drawSquare|VGA|controller|xCounter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|drawSquare|VGA|controller|VGA_HS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|VGA_HS1~1 .extended_lut = "off";
defparam \data|drawSquare|VGA|controller|VGA_HS1~1 .lut_mask = 64'hFEFAFFFFFAFBFFFF;
defparam \data|drawSquare|VGA|controller|VGA_HS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y44_N37
dffeas \data|drawSquare|VGA|controller|VGA_HS1 (
	.clk(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|drawSquare|VGA|controller|VGA_HS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|VGA|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \data|drawSquare|VGA|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y69_N14
dffeas \data|drawSquare|VGA|controller|VGA_HS (
	.clk(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\data|drawSquare|VGA|controller|VGA_HS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|VGA|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|VGA_HS .is_wysiwyg = "true";
defparam \data|drawSquare|VGA|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y44_N30
cyclonev_lcell_comb \data|drawSquare|VGA|controller|Add1~5 (
// Equation(s):
// \data|drawSquare|VGA|controller|Add1~5_sumout  = SUM(( \data|drawSquare|VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))
// \data|drawSquare|VGA|controller|Add1~6  = CARRY(( \data|drawSquare|VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|drawSquare|VGA|controller|yCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|VGA|controller|Add1~5_sumout ),
	.cout(\data|drawSquare|VGA|controller|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|Add1~5 .extended_lut = "off";
defparam \data|drawSquare|VGA|controller|Add1~5 .lut_mask = 64'h00000000000000FF;
defparam \data|drawSquare|VGA|controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y44_N33
cyclonev_lcell_comb \data|drawSquare|VGA|controller|Add1~9 (
// Equation(s):
// \data|drawSquare|VGA|controller|Add1~9_sumout  = SUM(( \data|drawSquare|VGA|controller|yCounter [1] ) + ( GND ) + ( \data|drawSquare|VGA|controller|Add1~6  ))
// \data|drawSquare|VGA|controller|Add1~10  = CARRY(( \data|drawSquare|VGA|controller|yCounter [1] ) + ( GND ) + ( \data|drawSquare|VGA|controller|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|drawSquare|VGA|controller|yCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|VGA|controller|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|VGA|controller|Add1~9_sumout ),
	.cout(\data|drawSquare|VGA|controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|Add1~9 .extended_lut = "off";
defparam \data|drawSquare|VGA|controller|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|drawSquare|VGA|controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y44_N36
cyclonev_lcell_comb \data|drawSquare|VGA|controller|Add1~37 (
// Equation(s):
// \data|drawSquare|VGA|controller|Add1~37_sumout  = SUM(( \data|drawSquare|VGA|controller|yCounter [2] ) + ( GND ) + ( \data|drawSquare|VGA|controller|Add1~10  ))
// \data|drawSquare|VGA|controller|Add1~38  = CARRY(( \data|drawSquare|VGA|controller|yCounter [2] ) + ( GND ) + ( \data|drawSquare|VGA|controller|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|drawSquare|VGA|controller|yCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|VGA|controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|VGA|controller|Add1~37_sumout ),
	.cout(\data|drawSquare|VGA|controller|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|Add1~37 .extended_lut = "off";
defparam \data|drawSquare|VGA|controller|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|drawSquare|VGA|controller|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y44_N38
dffeas \data|drawSquare|VGA|controller|yCounter[2] (
	.clk(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|drawSquare|VGA|controller|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|drawSquare|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\data|drawSquare|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|VGA|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|yCounter[2] .is_wysiwyg = "true";
defparam \data|drawSquare|VGA|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y44_N39
cyclonev_lcell_comb \data|drawSquare|VGA|controller|Add1~33 (
// Equation(s):
// \data|drawSquare|VGA|controller|Add1~33_sumout  = SUM(( \data|drawSquare|VGA|controller|yCounter [3] ) + ( GND ) + ( \data|drawSquare|VGA|controller|Add1~38  ))
// \data|drawSquare|VGA|controller|Add1~34  = CARRY(( \data|drawSquare|VGA|controller|yCounter [3] ) + ( GND ) + ( \data|drawSquare|VGA|controller|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|drawSquare|VGA|controller|yCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|VGA|controller|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|VGA|controller|Add1~33_sumout ),
	.cout(\data|drawSquare|VGA|controller|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|Add1~33 .extended_lut = "off";
defparam \data|drawSquare|VGA|controller|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|drawSquare|VGA|controller|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y44_N40
dffeas \data|drawSquare|VGA|controller|yCounter[3] (
	.clk(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|drawSquare|VGA|controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|drawSquare|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\data|drawSquare|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|VGA|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|yCounter[3] .is_wysiwyg = "true";
defparam \data|drawSquare|VGA|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y44_N42
cyclonev_lcell_comb \data|drawSquare|VGA|controller|Add1~29 (
// Equation(s):
// \data|drawSquare|VGA|controller|Add1~29_sumout  = SUM(( \data|drawSquare|VGA|controller|yCounter [4] ) + ( GND ) + ( \data|drawSquare|VGA|controller|Add1~34  ))
// \data|drawSquare|VGA|controller|Add1~30  = CARRY(( \data|drawSquare|VGA|controller|yCounter [4] ) + ( GND ) + ( \data|drawSquare|VGA|controller|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|drawSquare|VGA|controller|yCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|VGA|controller|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|VGA|controller|Add1~29_sumout ),
	.cout(\data|drawSquare|VGA|controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|Add1~29 .extended_lut = "off";
defparam \data|drawSquare|VGA|controller|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|drawSquare|VGA|controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y44_N43
dffeas \data|drawSquare|VGA|controller|yCounter[4] (
	.clk(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|drawSquare|VGA|controller|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|drawSquare|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\data|drawSquare|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|VGA|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|yCounter[4] .is_wysiwyg = "true";
defparam \data|drawSquare|VGA|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y44_N45
cyclonev_lcell_comb \data|drawSquare|VGA|controller|Add1~25 (
// Equation(s):
// \data|drawSquare|VGA|controller|Add1~25_sumout  = SUM(( \data|drawSquare|VGA|controller|yCounter [5] ) + ( GND ) + ( \data|drawSquare|VGA|controller|Add1~30  ))
// \data|drawSquare|VGA|controller|Add1~26  = CARRY(( \data|drawSquare|VGA|controller|yCounter [5] ) + ( GND ) + ( \data|drawSquare|VGA|controller|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|drawSquare|VGA|controller|yCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|VGA|controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|VGA|controller|Add1~25_sumout ),
	.cout(\data|drawSquare|VGA|controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|Add1~25 .extended_lut = "off";
defparam \data|drawSquare|VGA|controller|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|drawSquare|VGA|controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y44_N47
dffeas \data|drawSquare|VGA|controller|yCounter[5] (
	.clk(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|drawSquare|VGA|controller|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|drawSquare|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\data|drawSquare|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|VGA|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|yCounter[5] .is_wysiwyg = "true";
defparam \data|drawSquare|VGA|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y44_N48
cyclonev_lcell_comb \data|drawSquare|VGA|controller|Add1~21 (
// Equation(s):
// \data|drawSquare|VGA|controller|Add1~21_sumout  = SUM(( \data|drawSquare|VGA|controller|yCounter [6] ) + ( GND ) + ( \data|drawSquare|VGA|controller|Add1~26  ))
// \data|drawSquare|VGA|controller|Add1~22  = CARRY(( \data|drawSquare|VGA|controller|yCounter [6] ) + ( GND ) + ( \data|drawSquare|VGA|controller|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|drawSquare|VGA|controller|yCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|VGA|controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|VGA|controller|Add1~21_sumout ),
	.cout(\data|drawSquare|VGA|controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|Add1~21 .extended_lut = "off";
defparam \data|drawSquare|VGA|controller|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|drawSquare|VGA|controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y44_N50
dffeas \data|drawSquare|VGA|controller|yCounter[6] (
	.clk(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|drawSquare|VGA|controller|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|drawSquare|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\data|drawSquare|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|VGA|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|yCounter[6] .is_wysiwyg = "true";
defparam \data|drawSquare|VGA|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y44_N51
cyclonev_lcell_comb \data|drawSquare|VGA|controller|Add1~17 (
// Equation(s):
// \data|drawSquare|VGA|controller|Add1~17_sumout  = SUM(( \data|drawSquare|VGA|controller|yCounter [7] ) + ( GND ) + ( \data|drawSquare|VGA|controller|Add1~22  ))
// \data|drawSquare|VGA|controller|Add1~18  = CARRY(( \data|drawSquare|VGA|controller|yCounter [7] ) + ( GND ) + ( \data|drawSquare|VGA|controller|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|drawSquare|VGA|controller|yCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|VGA|controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|VGA|controller|Add1~17_sumout ),
	.cout(\data|drawSquare|VGA|controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|Add1~17 .extended_lut = "off";
defparam \data|drawSquare|VGA|controller|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|drawSquare|VGA|controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y44_N52
dffeas \data|drawSquare|VGA|controller|yCounter[7] (
	.clk(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|drawSquare|VGA|controller|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|drawSquare|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\data|drawSquare|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|VGA|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|yCounter[7] .is_wysiwyg = "true";
defparam \data|drawSquare|VGA|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y44_N54
cyclonev_lcell_comb \data|drawSquare|VGA|controller|Add1~13 (
// Equation(s):
// \data|drawSquare|VGA|controller|Add1~13_sumout  = SUM(( \data|drawSquare|VGA|controller|yCounter [8] ) + ( GND ) + ( \data|drawSquare|VGA|controller|Add1~18  ))
// \data|drawSquare|VGA|controller|Add1~14  = CARRY(( \data|drawSquare|VGA|controller|yCounter [8] ) + ( GND ) + ( \data|drawSquare|VGA|controller|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|drawSquare|VGA|controller|yCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|VGA|controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|VGA|controller|Add1~13_sumout ),
	.cout(\data|drawSquare|VGA|controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|Add1~13 .extended_lut = "off";
defparam \data|drawSquare|VGA|controller|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|drawSquare|VGA|controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y44_N55
dffeas \data|drawSquare|VGA|controller|yCounter[8] (
	.clk(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|drawSquare|VGA|controller|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|drawSquare|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\data|drawSquare|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|VGA|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|yCounter[8] .is_wysiwyg = "true";
defparam \data|drawSquare|VGA|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y44_N57
cyclonev_lcell_comb \data|drawSquare|VGA|controller|Add1~1 (
// Equation(s):
// \data|drawSquare|VGA|controller|Add1~1_sumout  = SUM(( \data|drawSquare|VGA|controller|yCounter [9] ) + ( GND ) + ( \data|drawSquare|VGA|controller|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|drawSquare|VGA|controller|yCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|VGA|controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|VGA|controller|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|Add1~1 .extended_lut = "off";
defparam \data|drawSquare|VGA|controller|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|drawSquare|VGA|controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y44_N58
dffeas \data|drawSquare|VGA|controller|yCounter[9] (
	.clk(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|drawSquare|VGA|controller|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|drawSquare|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\data|drawSquare|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|VGA|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|yCounter[9] .is_wysiwyg = "true";
defparam \data|drawSquare|VGA|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y44_N51
cyclonev_lcell_comb \data|drawSquare|VGA|controller|always1~1 (
// Equation(s):
// \data|drawSquare|VGA|controller|always1~1_combout  = ( !\data|drawSquare|VGA|controller|yCounter [6] & ( (\data|drawSquare|VGA|controller|yCounter [9] & (!\data|drawSquare|VGA|controller|yCounter [8] & (!\data|drawSquare|VGA|controller|yCounter [7] & 
// !\data|drawSquare|VGA|controller|yCounter [5]))) ) )

	.dataa(!\data|drawSquare|VGA|controller|yCounter [9]),
	.datab(!\data|drawSquare|VGA|controller|yCounter [8]),
	.datac(!\data|drawSquare|VGA|controller|yCounter [7]),
	.datad(!\data|drawSquare|VGA|controller|yCounter [5]),
	.datae(gnd),
	.dataf(!\data|drawSquare|VGA|controller|yCounter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|drawSquare|VGA|controller|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|always1~1 .extended_lut = "off";
defparam \data|drawSquare|VGA|controller|always1~1 .lut_mask = 64'h4000400000000000;
defparam \data|drawSquare|VGA|controller|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y44_N37
dffeas \data|drawSquare|VGA|controller|yCounter[2]~DUPLICATE (
	.clk(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|drawSquare|VGA|controller|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|drawSquare|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\data|drawSquare|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|VGA|controller|yCounter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|yCounter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \data|drawSquare|VGA|controller|yCounter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y44_N18
cyclonev_lcell_comb \data|drawSquare|VGA|controller|always1~2 (
// Equation(s):
// \data|drawSquare|VGA|controller|always1~2_combout  = ( \data|drawSquare|VGA|controller|yCounter[2]~DUPLICATE_q  & ( (!\data|drawSquare|VGA|controller|yCounter [1] & (!\data|drawSquare|VGA|controller|yCounter [0] & (\data|drawSquare|VGA|controller|yCounter 
// [3] & !\data|drawSquare|VGA|controller|yCounter [4]))) ) )

	.dataa(!\data|drawSquare|VGA|controller|yCounter [1]),
	.datab(!\data|drawSquare|VGA|controller|yCounter [0]),
	.datac(!\data|drawSquare|VGA|controller|yCounter [3]),
	.datad(!\data|drawSquare|VGA|controller|yCounter [4]),
	.datae(gnd),
	.dataf(!\data|drawSquare|VGA|controller|yCounter[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|drawSquare|VGA|controller|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|always1~2 .extended_lut = "off";
defparam \data|drawSquare|VGA|controller|always1~2 .lut_mask = 64'h0000000008000800;
defparam \data|drawSquare|VGA|controller|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y44_N54
cyclonev_lcell_comb \data|drawSquare|VGA|controller|always1~3 (
// Equation(s):
// \data|drawSquare|VGA|controller|always1~3_combout  = ( \data|drawSquare|VGA|controller|always1~2_combout  & ( (\data|drawSquare|VGA|controller|Equal0~1_combout  & (\data|drawSquare|VGA|controller|Equal0~0_combout  & 
// (\data|drawSquare|VGA|controller|always1~1_combout  & !\data|drawSquare|VGA|controller|xCounter [7]))) ) )

	.dataa(!\data|drawSquare|VGA|controller|Equal0~1_combout ),
	.datab(!\data|drawSquare|VGA|controller|Equal0~0_combout ),
	.datac(!\data|drawSquare|VGA|controller|always1~1_combout ),
	.datad(!\data|drawSquare|VGA|controller|xCounter [7]),
	.datae(gnd),
	.dataf(!\data|drawSquare|VGA|controller|always1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|drawSquare|VGA|controller|always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|always1~3 .extended_lut = "off";
defparam \data|drawSquare|VGA|controller|always1~3 .lut_mask = 64'h0000000001000100;
defparam \data|drawSquare|VGA|controller|always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y44_N31
dffeas \data|drawSquare|VGA|controller|yCounter[0] (
	.clk(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|drawSquare|VGA|controller|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|drawSquare|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\data|drawSquare|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|VGA|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|yCounter[0] .is_wysiwyg = "true";
defparam \data|drawSquare|VGA|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y44_N35
dffeas \data|drawSquare|VGA|controller|yCounter[1] (
	.clk(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|drawSquare|VGA|controller|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|drawSquare|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\data|drawSquare|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|VGA|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|yCounter[1] .is_wysiwyg = "true";
defparam \data|drawSquare|VGA|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y44_N30
cyclonev_lcell_comb \data|drawSquare|VGA|controller|VGA_VS1~0 (
// Equation(s):
// \data|drawSquare|VGA|controller|VGA_VS1~0_combout  = ( \data|drawSquare|VGA|controller|yCounter [7] & ( \data|drawSquare|VGA|controller|yCounter [6] & ( (\data|drawSquare|VGA|controller|yCounter [5] & \data|drawSquare|VGA|controller|yCounter [8]) ) ) )

	.dataa(gnd),
	.datab(!\data|drawSquare|VGA|controller|yCounter [5]),
	.datac(!\data|drawSquare|VGA|controller|yCounter [8]),
	.datad(gnd),
	.datae(!\data|drawSquare|VGA|controller|yCounter [7]),
	.dataf(!\data|drawSquare|VGA|controller|yCounter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|drawSquare|VGA|controller|VGA_VS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|VGA_VS1~0 .extended_lut = "off";
defparam \data|drawSquare|VGA|controller|VGA_VS1~0 .lut_mask = 64'h0000000000000303;
defparam \data|drawSquare|VGA|controller|VGA_VS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y44_N9
cyclonev_lcell_comb \data|drawSquare|VGA|controller|always1~0 (
// Equation(s):
// \data|drawSquare|VGA|controller|always1~0_combout  = ( \data|drawSquare|VGA|controller|yCounter[2]~DUPLICATE_q  & ( (!\data|drawSquare|VGA|controller|yCounter [4] & \data|drawSquare|VGA|controller|yCounter [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|drawSquare|VGA|controller|yCounter [4]),
	.datad(!\data|drawSquare|VGA|controller|yCounter [3]),
	.datae(gnd),
	.dataf(!\data|drawSquare|VGA|controller|yCounter[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|drawSquare|VGA|controller|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|always1~0 .extended_lut = "off";
defparam \data|drawSquare|VGA|controller|always1~0 .lut_mask = 64'h0000000000F000F0;
defparam \data|drawSquare|VGA|controller|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y44_N21
cyclonev_lcell_comb \data|drawSquare|VGA|controller|VGA_VS1~1 (
// Equation(s):
// \data|drawSquare|VGA|controller|VGA_VS1~1_combout  = ( \data|drawSquare|VGA|controller|always1~0_combout  & ( (!\data|drawSquare|VGA|controller|VGA_VS1~0_combout ) # ((!\data|drawSquare|VGA|controller|yCounter [1] $ 
// (\data|drawSquare|VGA|controller|yCounter [0])) # (\data|drawSquare|VGA|controller|yCounter [9])) ) ) # ( !\data|drawSquare|VGA|controller|always1~0_combout  )

	.dataa(!\data|drawSquare|VGA|controller|yCounter [1]),
	.datab(!\data|drawSquare|VGA|controller|yCounter [0]),
	.datac(!\data|drawSquare|VGA|controller|VGA_VS1~0_combout ),
	.datad(!\data|drawSquare|VGA|controller|yCounter [9]),
	.datae(gnd),
	.dataf(!\data|drawSquare|VGA|controller|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|drawSquare|VGA|controller|VGA_VS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|VGA_VS1~1 .extended_lut = "off";
defparam \data|drawSquare|VGA|controller|VGA_VS1~1 .lut_mask = 64'hFFFFFFFFF9FFF9FF;
defparam \data|drawSquare|VGA|controller|VGA_VS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y44_N23
dffeas \data|drawSquare|VGA|controller|VGA_VS1 (
	.clk(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|drawSquare|VGA|controller|VGA_VS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|VGA|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \data|drawSquare|VGA|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y44_N16
dffeas \data|drawSquare|VGA|controller|VGA_VS (
	.clk(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\data|drawSquare|VGA|controller|VGA_VS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|VGA|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|VGA_VS .is_wysiwyg = "true";
defparam \data|drawSquare|VGA|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y44_N42
cyclonev_lcell_comb \data|drawSquare|VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \data|drawSquare|VGA|controller|VGA_BLANK1~0_combout  = ( !\data|drawSquare|VGA|controller|VGA_VS1~0_combout  & ( (!\data|drawSquare|VGA|controller|yCounter [9] & ((!\data|drawSquare|VGA|controller|xCounter [9]) # 
// ((!\data|drawSquare|VGA|controller|xCounter [8] & !\data|drawSquare|VGA|controller|xCounter [7])))) ) )

	.dataa(!\data|drawSquare|VGA|controller|xCounter [9]),
	.datab(!\data|drawSquare|VGA|controller|xCounter [8]),
	.datac(!\data|drawSquare|VGA|controller|yCounter [9]),
	.datad(!\data|drawSquare|VGA|controller|xCounter [7]),
	.datae(gnd),
	.dataf(!\data|drawSquare|VGA|controller|VGA_VS1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|drawSquare|VGA|controller|VGA_BLANK1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|VGA_BLANK1~0 .extended_lut = "off";
defparam \data|drawSquare|VGA|controller|VGA_BLANK1~0 .lut_mask = 64'hE0A0E0A000000000;
defparam \data|drawSquare|VGA|controller|VGA_BLANK1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y44_N44
dffeas \data|drawSquare|VGA|controller|VGA_BLANK1 (
	.clk(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|drawSquare|VGA|controller|VGA_BLANK1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|VGA|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \data|drawSquare|VGA|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y45_N16
dffeas \data|drawSquare|VGA|controller|VGA_BLANK (
	.clk(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\data|drawSquare|VGA|controller|VGA_BLANK1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|VGA|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \data|drawSquare|VGA|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N0
cyclonev_lcell_comb \control|Add1~25 (
// Equation(s):
// \control|Add1~25_sumout  = SUM(( \control|countb [0] ) + ( VCC ) + ( !VCC ))
// \control|Add1~26  = CARRY(( \control|countb [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|countb [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add1~25_sumout ),
	.cout(\control|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \control|Add1~25 .extended_lut = "off";
defparam \control|Add1~25 .lut_mask = 64'h0000000000000F0F;
defparam \control|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N3
cyclonev_lcell_comb \control|Add1~21 (
// Equation(s):
// \control|Add1~21_sumout  = SUM(( \control|countb [1] ) + ( GND ) + ( \control|Add1~26  ))
// \control|Add1~22  = CARRY(( \control|countb [1] ) + ( GND ) + ( \control|Add1~26  ))

	.dataa(!\control|countb [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add1~21_sumout ),
	.cout(\control|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \control|Add1~21 .extended_lut = "off";
defparam \control|Add1~21 .lut_mask = 64'h0000FFFF00005555;
defparam \control|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y42_N5
dffeas \control|countb[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|countb [1]),
	.prn(vcc));
// synopsys translate_off
defparam \control|countb[1] .is_wysiwyg = "true";
defparam \control|countb[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N6
cyclonev_lcell_comb \control|Add1~17 (
// Equation(s):
// \control|Add1~17_sumout  = SUM(( \control|countb [2] ) + ( GND ) + ( \control|Add1~22  ))
// \control|Add1~18  = CARRY(( \control|countb [2] ) + ( GND ) + ( \control|Add1~22  ))

	.dataa(gnd),
	.datab(!\control|countb [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add1~17_sumout ),
	.cout(\control|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \control|Add1~17 .extended_lut = "off";
defparam \control|Add1~17 .lut_mask = 64'h0000FFFF00003333;
defparam \control|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y42_N8
dffeas \control|countb[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|countb [2]),
	.prn(vcc));
// synopsys translate_off
defparam \control|countb[2] .is_wysiwyg = "true";
defparam \control|countb[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N9
cyclonev_lcell_comb \control|Add1~13 (
// Equation(s):
// \control|Add1~13_sumout  = SUM(( \control|countb [3] ) + ( GND ) + ( \control|Add1~18  ))
// \control|Add1~14  = CARRY(( \control|countb [3] ) + ( GND ) + ( \control|Add1~18  ))

	.dataa(!\control|countb [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add1~13_sumout ),
	.cout(\control|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \control|Add1~13 .extended_lut = "off";
defparam \control|Add1~13 .lut_mask = 64'h0000FFFF00005555;
defparam \control|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y42_N11
dffeas \control|countb[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|countb [3]),
	.prn(vcc));
// synopsys translate_off
defparam \control|countb[3] .is_wysiwyg = "true";
defparam \control|countb[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N12
cyclonev_lcell_comb \control|Add1~33 (
// Equation(s):
// \control|Add1~33_sumout  = SUM(( \control|countb [4] ) + ( GND ) + ( \control|Add1~14  ))
// \control|Add1~34  = CARRY(( \control|countb [4] ) + ( GND ) + ( \control|Add1~14  ))

	.dataa(gnd),
	.datab(!\control|countb [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add1~33_sumout ),
	.cout(\control|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \control|Add1~33 .extended_lut = "off";
defparam \control|Add1~33 .lut_mask = 64'h0000FFFF00003333;
defparam \control|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y42_N14
dffeas \control|countb[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|countb [4]),
	.prn(vcc));
// synopsys translate_off
defparam \control|countb[4] .is_wysiwyg = "true";
defparam \control|countb[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N15
cyclonev_lcell_comb \control|Add1~9 (
// Equation(s):
// \control|Add1~9_sumout  = SUM(( \control|countb [5] ) + ( GND ) + ( \control|Add1~34  ))
// \control|Add1~10  = CARRY(( \control|countb [5] ) + ( GND ) + ( \control|Add1~34  ))

	.dataa(!\control|countb [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add1~9_sumout ),
	.cout(\control|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \control|Add1~9 .extended_lut = "off";
defparam \control|Add1~9 .lut_mask = 64'h0000FFFF00005555;
defparam \control|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y42_N17
dffeas \control|countb[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|countb [5]),
	.prn(vcc));
// synopsys translate_off
defparam \control|countb[5] .is_wysiwyg = "true";
defparam \control|countb[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N18
cyclonev_lcell_comb \control|Add1~5 (
// Equation(s):
// \control|Add1~5_sumout  = SUM(( \control|countb [6] ) + ( GND ) + ( \control|Add1~10  ))
// \control|Add1~6  = CARRY(( \control|countb [6] ) + ( GND ) + ( \control|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|countb [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add1~5_sumout ),
	.cout(\control|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \control|Add1~5 .extended_lut = "off";
defparam \control|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y42_N20
dffeas \control|countb[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|countb [6]),
	.prn(vcc));
// synopsys translate_off
defparam \control|countb[6] .is_wysiwyg = "true";
defparam \control|countb[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N21
cyclonev_lcell_comb \control|Add1~1 (
// Equation(s):
// \control|Add1~1_sumout  = SUM(( \control|countb [7] ) + ( GND ) + ( \control|Add1~6  ))
// \control|Add1~2  = CARRY(( \control|countb [7] ) + ( GND ) + ( \control|Add1~6  ))

	.dataa(!\control|countb [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add1~1_sumout ),
	.cout(\control|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \control|Add1~1 .extended_lut = "off";
defparam \control|Add1~1 .lut_mask = 64'h0000FFFF00005555;
defparam \control|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y42_N23
dffeas \control|countb[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|countb [7]),
	.prn(vcc));
// synopsys translate_off
defparam \control|countb[7] .is_wysiwyg = "true";
defparam \control|countb[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N24
cyclonev_lcell_comb \control|Add1~57 (
// Equation(s):
// \control|Add1~57_sumout  = SUM(( \control|countb [8] ) + ( GND ) + ( \control|Add1~2  ))
// \control|Add1~58  = CARRY(( \control|countb [8] ) + ( GND ) + ( \control|Add1~2  ))

	.dataa(gnd),
	.datab(!\control|countb [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add1~57_sumout ),
	.cout(\control|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \control|Add1~57 .extended_lut = "off";
defparam \control|Add1~57 .lut_mask = 64'h0000FFFF00003333;
defparam \control|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y42_N26
dffeas \control|countb[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|countb [8]),
	.prn(vcc));
// synopsys translate_off
defparam \control|countb[8] .is_wysiwyg = "true";
defparam \control|countb[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N27
cyclonev_lcell_comb \control|Add1~53 (
// Equation(s):
// \control|Add1~53_sumout  = SUM(( \control|countb [9] ) + ( GND ) + ( \control|Add1~58  ))
// \control|Add1~54  = CARRY(( \control|countb [9] ) + ( GND ) + ( \control|Add1~58  ))

	.dataa(!\control|countb [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add1~53_sumout ),
	.cout(\control|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \control|Add1~53 .extended_lut = "off";
defparam \control|Add1~53 .lut_mask = 64'h0000FFFF00005555;
defparam \control|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y42_N29
dffeas \control|countb[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|countb [9]),
	.prn(vcc));
// synopsys translate_off
defparam \control|countb[9] .is_wysiwyg = "true";
defparam \control|countb[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N30
cyclonev_lcell_comb \control|Add1~49 (
// Equation(s):
// \control|Add1~49_sumout  = SUM(( \control|countb [10] ) + ( GND ) + ( \control|Add1~54  ))
// \control|Add1~50  = CARRY(( \control|countb [10] ) + ( GND ) + ( \control|Add1~54  ))

	.dataa(gnd),
	.datab(!\control|countb [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add1~49_sumout ),
	.cout(\control|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \control|Add1~49 .extended_lut = "off";
defparam \control|Add1~49 .lut_mask = 64'h0000FFFF00003333;
defparam \control|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y42_N32
dffeas \control|countb[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|countb [10]),
	.prn(vcc));
// synopsys translate_off
defparam \control|countb[10] .is_wysiwyg = "true";
defparam \control|countb[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N33
cyclonev_lcell_comb \control|Add1~45 (
// Equation(s):
// \control|Add1~45_sumout  = SUM(( \control|countb [11] ) + ( GND ) + ( \control|Add1~50  ))
// \control|Add1~46  = CARRY(( \control|countb [11] ) + ( GND ) + ( \control|Add1~50  ))

	.dataa(!\control|countb [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add1~45_sumout ),
	.cout(\control|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \control|Add1~45 .extended_lut = "off";
defparam \control|Add1~45 .lut_mask = 64'h0000FFFF00005555;
defparam \control|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y42_N35
dffeas \control|countb[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|countb [11]),
	.prn(vcc));
// synopsys translate_off
defparam \control|countb[11] .is_wysiwyg = "true";
defparam \control|countb[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N36
cyclonev_lcell_comb \control|Add1~41 (
// Equation(s):
// \control|Add1~41_sumout  = SUM(( \control|countb [12] ) + ( GND ) + ( \control|Add1~46  ))
// \control|Add1~42  = CARRY(( \control|countb [12] ) + ( GND ) + ( \control|Add1~46  ))

	.dataa(!\control|countb [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add1~41_sumout ),
	.cout(\control|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \control|Add1~41 .extended_lut = "off";
defparam \control|Add1~41 .lut_mask = 64'h0000FFFF00005555;
defparam \control|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y42_N38
dffeas \control|countb[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|countb [12]),
	.prn(vcc));
// synopsys translate_off
defparam \control|countb[12] .is_wysiwyg = "true";
defparam \control|countb[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N48
cyclonev_lcell_comb \control|Equal1~2 (
// Equation(s):
// \control|Equal1~2_combout  = ( \control|countb [11] & ( (\control|countb [9] & (\control|countb [10] & (\control|countb [12] & \control|countb [8]))) ) )

	.dataa(!\control|countb [9]),
	.datab(!\control|countb [10]),
	.datac(!\control|countb [12]),
	.datad(!\control|countb [8]),
	.datae(gnd),
	.dataf(!\control|countb [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Equal1~2 .extended_lut = "off";
defparam \control|Equal1~2 .lut_mask = 64'h0000000000010001;
defparam \control|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N51
cyclonev_lcell_comb \control|Equal1~0 (
// Equation(s):
// \control|Equal1~0_combout  = ( \control|countb [6] & ( (\control|countb [5] & \control|countb [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|countb [5]),
	.datad(!\control|countb [3]),
	.datae(gnd),
	.dataf(!\control|countb [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Equal1~0 .extended_lut = "off";
defparam \control|Equal1~0 .lut_mask = 64'h00000000000F000F;
defparam \control|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y42_N0
cyclonev_lcell_comb \control|always2~0 (
// Equation(s):
// \control|always2~0_combout  = ( \control|Equal1~0_combout  & ( \KEY[0]~input_o  & ( (!\control|current.Black~q ) # ((\control|Equal1~1_combout  & (\control|countb [7] & \control|Equal1~2_combout ))) ) ) ) # ( !\control|Equal1~0_combout  & ( 
// \KEY[0]~input_o  & ( !\control|current.Black~q  ) ) ) # ( \control|Equal1~0_combout  & ( !\KEY[0]~input_o  ) ) # ( !\control|Equal1~0_combout  & ( !\KEY[0]~input_o  ) )

	.dataa(!\control|current.Black~q ),
	.datab(!\control|Equal1~1_combout ),
	.datac(!\control|countb [7]),
	.datad(!\control|Equal1~2_combout ),
	.datae(!\control|Equal1~0_combout ),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|always2~0 .extended_lut = "off";
defparam \control|always2~0 .lut_mask = 64'hFFFFFFFFAAAAAAAB;
defparam \control|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y42_N2
dffeas \control|countb[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|countb [0]),
	.prn(vcc));
// synopsys translate_off
defparam \control|countb[0] .is_wysiwyg = "true";
defparam \control|countb[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N39
cyclonev_lcell_comb \control|Add1~37 (
// Equation(s):
// \control|Add1~37_sumout  = SUM(( \control|countb [13] ) + ( GND ) + ( \control|Add1~42  ))
// \control|Add1~38  = CARRY(( \control|countb [13] ) + ( GND ) + ( \control|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|countb [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add1~37_sumout ),
	.cout(\control|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \control|Add1~37 .extended_lut = "off";
defparam \control|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y42_N41
dffeas \control|countb[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|countb [13]),
	.prn(vcc));
// synopsys translate_off
defparam \control|countb[13] .is_wysiwyg = "true";
defparam \control|countb[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N42
cyclonev_lcell_comb \control|Add1~29 (
// Equation(s):
// \control|Add1~29_sumout  = SUM(( \control|countb [14] ) + ( GND ) + ( \control|Add1~38  ))

	.dataa(gnd),
	.datab(!\control|countb [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add1~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Add1~29 .extended_lut = "off";
defparam \control|Add1~29 .lut_mask = 64'h0000FFFF00003333;
defparam \control|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y42_N44
dffeas \control|countb[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|countb [14]),
	.prn(vcc));
// synopsys translate_off
defparam \control|countb[14] .is_wysiwyg = "true";
defparam \control|countb[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N54
cyclonev_lcell_comb \control|Equal1~1 (
// Equation(s):
// \control|Equal1~1_combout  = ( \control|countb [13] & ( !\control|countb [2] & ( (!\control|countb [0] & (\control|countb [4] & (!\control|countb [1] & \control|countb [14]))) ) ) )

	.dataa(!\control|countb [0]),
	.datab(!\control|countb [4]),
	.datac(!\control|countb [1]),
	.datad(!\control|countb [14]),
	.datae(!\control|countb [13]),
	.dataf(!\control|countb [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Equal1~1 .extended_lut = "off";
defparam \control|Equal1~1 .lut_mask = 64'h0000002000000000;
defparam \control|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y42_N39
cyclonev_lcell_comb \control|Equal1~3 (
// Equation(s):
// \control|Equal1~3_combout  = ( \control|countb [7] & ( (\control|Equal1~1_combout  & (\control|Equal1~0_combout  & \control|Equal1~2_combout )) ) )

	.dataa(!\control|Equal1~1_combout ),
	.datab(gnd),
	.datac(!\control|Equal1~0_combout ),
	.datad(!\control|Equal1~2_combout ),
	.datae(gnd),
	.dataf(!\control|countb [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Equal1~3 .extended_lut = "off";
defparam \control|Equal1~3 .lut_mask = 64'h0000000000050005;
defparam \control|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y44_N30
cyclonev_lcell_comb \control|Add0~73 (
// Equation(s):
// \control|Add0~73_sumout  = SUM(( \control|countQuarter [0] ) + ( VCC ) + ( !VCC ))
// \control|Add0~74  = CARRY(( \control|countQuarter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\control|countQuarter [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add0~73_sumout ),
	.cout(\control|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \control|Add0~73 .extended_lut = "off";
defparam \control|Add0~73 .lut_mask = 64'h0000000000003333;
defparam \control|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y44_N12
cyclonev_lcell_comb \control|Equal0~2 (
// Equation(s):
// \control|Equal0~2_combout  = ( !\control|countQuarter [2] & ( !\control|countQuarter [4] & ( (!\control|countQuarter [1] & (!\control|countQuarter [0] & (\control|countQuarter [18] & \control|countQuarter [17]))) ) ) )

	.dataa(!\control|countQuarter [1]),
	.datab(!\control|countQuarter [0]),
	.datac(!\control|countQuarter [18]),
	.datad(!\control|countQuarter [17]),
	.datae(!\control|countQuarter [2]),
	.dataf(!\control|countQuarter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Equal0~2 .extended_lut = "off";
defparam \control|Equal0~2 .lut_mask = 64'h0008000000000000;
defparam \control|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N54
cyclonev_lcell_comb \control|Equal0~1 (
// Equation(s):
// \control|Equal0~1_combout  = ( \control|countQuarter [19] & ( !\control|countQuarter [16] & ( (\control|countQuarter [21] & (\control|countQuarter [20] & (!\control|countQuarter [22] & !\control|countQuarter [3]))) ) ) )

	.dataa(!\control|countQuarter [21]),
	.datab(!\control|countQuarter [20]),
	.datac(!\control|countQuarter [22]),
	.datad(!\control|countQuarter [3]),
	.datae(!\control|countQuarter [19]),
	.dataf(!\control|countQuarter [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Equal0~1 .extended_lut = "off";
defparam \control|Equal0~1 .lut_mask = 64'h0000100000000000;
defparam \control|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N48
cyclonev_lcell_comb \control|Equal0~3 (
// Equation(s):
// \control|Equal0~3_combout  = ( \control|countQuarter [10] & ( \control|countQuarter [12] & ( (\control|countQuarter [11] & (!\control|countQuarter [14] & \control|countQuarter [13])) ) ) )

	.dataa(!\control|countQuarter [11]),
	.datab(!\control|countQuarter [14]),
	.datac(!\control|countQuarter [13]),
	.datad(gnd),
	.datae(!\control|countQuarter [10]),
	.dataf(!\control|countQuarter [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Equal0~3 .extended_lut = "off";
defparam \control|Equal0~3 .lut_mask = 64'h0000000000000404;
defparam \control|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y44_N0
cyclonev_lcell_comb \control|always1~0 (
// Equation(s):
// \control|always1~0_combout  = ( \control|countQuarter [15] & ( \KEY[0]~input_o  & ( (\control|Equal0~0_combout  & (\control|Equal0~2_combout  & (\control|Equal0~1_combout  & \control|Equal0~3_combout ))) ) ) ) # ( \control|countQuarter [15] & ( 
// !\KEY[0]~input_o  ) ) # ( !\control|countQuarter [15] & ( !\KEY[0]~input_o  ) )

	.dataa(!\control|Equal0~0_combout ),
	.datab(!\control|Equal0~2_combout ),
	.datac(!\control|Equal0~1_combout ),
	.datad(!\control|Equal0~3_combout ),
	.datae(!\control|countQuarter [15]),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|always1~0 .extended_lut = "off";
defparam \control|always1~0 .lut_mask = 64'hFFFFFFFF00000001;
defparam \control|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y44_N32
dffeas \control|countQuarter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|countQuarter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \control|countQuarter[0] .is_wysiwyg = "true";
defparam \control|countQuarter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y44_N33
cyclonev_lcell_comb \control|Add0~69 (
// Equation(s):
// \control|Add0~69_sumout  = SUM(( \control|countQuarter [1] ) + ( GND ) + ( \control|Add0~74  ))
// \control|Add0~70  = CARRY(( \control|countQuarter [1] ) + ( GND ) + ( \control|Add0~74  ))

	.dataa(!\control|countQuarter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add0~69_sumout ),
	.cout(\control|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \control|Add0~69 .extended_lut = "off";
defparam \control|Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \control|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y44_N35
dffeas \control|countQuarter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|countQuarter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \control|countQuarter[1] .is_wysiwyg = "true";
defparam \control|countQuarter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y44_N36
cyclonev_lcell_comb \control|Add0~65 (
// Equation(s):
// \control|Add0~65_sumout  = SUM(( \control|countQuarter [2] ) + ( GND ) + ( \control|Add0~70  ))
// \control|Add0~66  = CARRY(( \control|countQuarter [2] ) + ( GND ) + ( \control|Add0~70  ))

	.dataa(!\control|countQuarter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add0~65_sumout ),
	.cout(\control|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \control|Add0~65 .extended_lut = "off";
defparam \control|Add0~65 .lut_mask = 64'h0000FFFF00005555;
defparam \control|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y44_N38
dffeas \control|countQuarter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|countQuarter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \control|countQuarter[2] .is_wysiwyg = "true";
defparam \control|countQuarter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y44_N39
cyclonev_lcell_comb \control|Add0~29 (
// Equation(s):
// \control|Add0~29_sumout  = SUM(( \control|countQuarter [3] ) + ( GND ) + ( \control|Add0~66  ))
// \control|Add0~30  = CARRY(( \control|countQuarter [3] ) + ( GND ) + ( \control|Add0~66  ))

	.dataa(gnd),
	.datab(!\control|countQuarter [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add0~29_sumout ),
	.cout(\control|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \control|Add0~29 .extended_lut = "off";
defparam \control|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \control|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y44_N41
dffeas \control|countQuarter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|countQuarter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \control|countQuarter[3] .is_wysiwyg = "true";
defparam \control|countQuarter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y44_N42
cyclonev_lcell_comb \control|Add0~57 (
// Equation(s):
// \control|Add0~57_sumout  = SUM(( \control|countQuarter [4] ) + ( GND ) + ( \control|Add0~30  ))
// \control|Add0~58  = CARRY(( \control|countQuarter [4] ) + ( GND ) + ( \control|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|countQuarter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add0~57_sumout ),
	.cout(\control|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \control|Add0~57 .extended_lut = "off";
defparam \control|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y44_N44
dffeas \control|countQuarter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|countQuarter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \control|countQuarter[4] .is_wysiwyg = "true";
defparam \control|countQuarter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y44_N45
cyclonev_lcell_comb \control|Add0~5 (
// Equation(s):
// \control|Add0~5_sumout  = SUM(( \control|countQuarter [5] ) + ( GND ) + ( \control|Add0~58  ))
// \control|Add0~6  = CARRY(( \control|countQuarter [5] ) + ( GND ) + ( \control|Add0~58  ))

	.dataa(gnd),
	.datab(!\control|countQuarter [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add0~5_sumout ),
	.cout(\control|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \control|Add0~5 .extended_lut = "off";
defparam \control|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \control|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y44_N47
dffeas \control|countQuarter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|countQuarter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \control|countQuarter[5] .is_wysiwyg = "true";
defparam \control|countQuarter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y44_N48
cyclonev_lcell_comb \control|Add0~21 (
// Equation(s):
// \control|Add0~21_sumout  = SUM(( \control|countQuarter [6] ) + ( GND ) + ( \control|Add0~6  ))
// \control|Add0~22  = CARRY(( \control|countQuarter [6] ) + ( GND ) + ( \control|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|countQuarter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add0~21_sumout ),
	.cout(\control|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \control|Add0~21 .extended_lut = "off";
defparam \control|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y44_N50
dffeas \control|countQuarter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|countQuarter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \control|countQuarter[6] .is_wysiwyg = "true";
defparam \control|countQuarter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y44_N51
cyclonev_lcell_comb \control|Add0~17 (
// Equation(s):
// \control|Add0~17_sumout  = SUM(( \control|countQuarter [7] ) + ( GND ) + ( \control|Add0~22  ))
// \control|Add0~18  = CARRY(( \control|countQuarter [7] ) + ( GND ) + ( \control|Add0~22  ))

	.dataa(!\control|countQuarter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add0~17_sumout ),
	.cout(\control|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \control|Add0~17 .extended_lut = "off";
defparam \control|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \control|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y44_N53
dffeas \control|countQuarter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|countQuarter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \control|countQuarter[7] .is_wysiwyg = "true";
defparam \control|countQuarter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y44_N54
cyclonev_lcell_comb \control|Add0~13 (
// Equation(s):
// \control|Add0~13_sumout  = SUM(( \control|countQuarter [8] ) + ( GND ) + ( \control|Add0~18  ))
// \control|Add0~14  = CARRY(( \control|countQuarter [8] ) + ( GND ) + ( \control|Add0~18  ))

	.dataa(!\control|countQuarter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add0~13_sumout ),
	.cout(\control|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \control|Add0~13 .extended_lut = "off";
defparam \control|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \control|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y44_N56
dffeas \control|countQuarter[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|countQuarter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \control|countQuarter[8] .is_wysiwyg = "true";
defparam \control|countQuarter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y44_N57
cyclonev_lcell_comb \control|Add0~9 (
// Equation(s):
// \control|Add0~9_sumout  = SUM(( \control|countQuarter [9] ) + ( GND ) + ( \control|Add0~14  ))
// \control|Add0~10  = CARRY(( \control|countQuarter [9] ) + ( GND ) + ( \control|Add0~14  ))

	.dataa(gnd),
	.datab(!\control|countQuarter [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add0~9_sumout ),
	.cout(\control|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \control|Add0~9 .extended_lut = "off";
defparam \control|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \control|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y44_N59
dffeas \control|countQuarter[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|countQuarter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \control|countQuarter[9] .is_wysiwyg = "true";
defparam \control|countQuarter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N0
cyclonev_lcell_comb \control|Add0~77 (
// Equation(s):
// \control|Add0~77_sumout  = SUM(( \control|countQuarter [10] ) + ( GND ) + ( \control|Add0~10  ))
// \control|Add0~78  = CARRY(( \control|countQuarter [10] ) + ( GND ) + ( \control|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|countQuarter [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add0~77_sumout ),
	.cout(\control|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \control|Add0~77 .extended_lut = "off";
defparam \control|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y43_N2
dffeas \control|countQuarter[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|countQuarter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \control|countQuarter[10] .is_wysiwyg = "true";
defparam \control|countQuarter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N3
cyclonev_lcell_comb \control|Add0~81 (
// Equation(s):
// \control|Add0~81_sumout  = SUM(( \control|countQuarter [11] ) + ( GND ) + ( \control|Add0~78  ))
// \control|Add0~82  = CARRY(( \control|countQuarter [11] ) + ( GND ) + ( \control|Add0~78  ))

	.dataa(!\control|countQuarter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add0~81_sumout ),
	.cout(\control|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \control|Add0~81 .extended_lut = "off";
defparam \control|Add0~81 .lut_mask = 64'h0000FFFF00005555;
defparam \control|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y43_N5
dffeas \control|countQuarter[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|countQuarter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \control|countQuarter[11] .is_wysiwyg = "true";
defparam \control|countQuarter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N6
cyclonev_lcell_comb \control|Add0~85 (
// Equation(s):
// \control|Add0~85_sumout  = SUM(( \control|countQuarter [12] ) + ( GND ) + ( \control|Add0~82  ))
// \control|Add0~86  = CARRY(( \control|countQuarter [12] ) + ( GND ) + ( \control|Add0~82  ))

	.dataa(gnd),
	.datab(!\control|countQuarter [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add0~85_sumout ),
	.cout(\control|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \control|Add0~85 .extended_lut = "off";
defparam \control|Add0~85 .lut_mask = 64'h0000FFFF00003333;
defparam \control|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y43_N8
dffeas \control|countQuarter[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|countQuarter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \control|countQuarter[12] .is_wysiwyg = "true";
defparam \control|countQuarter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N9
cyclonev_lcell_comb \control|Add0~89 (
// Equation(s):
// \control|Add0~89_sumout  = SUM(( \control|countQuarter [13] ) + ( GND ) + ( \control|Add0~86  ))
// \control|Add0~90  = CARRY(( \control|countQuarter [13] ) + ( GND ) + ( \control|Add0~86  ))

	.dataa(!\control|countQuarter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add0~89_sumout ),
	.cout(\control|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \control|Add0~89 .extended_lut = "off";
defparam \control|Add0~89 .lut_mask = 64'h0000FFFF00005555;
defparam \control|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y43_N11
dffeas \control|countQuarter[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|countQuarter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \control|countQuarter[13] .is_wysiwyg = "true";
defparam \control|countQuarter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N12
cyclonev_lcell_comb \control|Add0~93 (
// Equation(s):
// \control|Add0~93_sumout  = SUM(( \control|countQuarter [14] ) + ( GND ) + ( \control|Add0~90  ))
// \control|Add0~94  = CARRY(( \control|countQuarter [14] ) + ( GND ) + ( \control|Add0~90  ))

	.dataa(gnd),
	.datab(!\control|countQuarter [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add0~93_sumout ),
	.cout(\control|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \control|Add0~93 .extended_lut = "off";
defparam \control|Add0~93 .lut_mask = 64'h0000FFFF00003333;
defparam \control|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y43_N14
dffeas \control|countQuarter[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|countQuarter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \control|countQuarter[14] .is_wysiwyg = "true";
defparam \control|countQuarter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N15
cyclonev_lcell_comb \control|Add0~1 (
// Equation(s):
// \control|Add0~1_sumout  = SUM(( \control|countQuarter [15] ) + ( GND ) + ( \control|Add0~94  ))
// \control|Add0~2  = CARRY(( \control|countQuarter [15] ) + ( GND ) + ( \control|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|countQuarter [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add0~1_sumout ),
	.cout(\control|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \control|Add0~1 .extended_lut = "off";
defparam \control|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y43_N17
dffeas \control|countQuarter[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|countQuarter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \control|countQuarter[15] .is_wysiwyg = "true";
defparam \control|countQuarter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N18
cyclonev_lcell_comb \control|Add0~49 (
// Equation(s):
// \control|Add0~49_sumout  = SUM(( \control|countQuarter [16] ) + ( GND ) + ( \control|Add0~2  ))
// \control|Add0~50  = CARRY(( \control|countQuarter [16] ) + ( GND ) + ( \control|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|countQuarter [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add0~49_sumout ),
	.cout(\control|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \control|Add0~49 .extended_lut = "off";
defparam \control|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y43_N20
dffeas \control|countQuarter[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|countQuarter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \control|countQuarter[16] .is_wysiwyg = "true";
defparam \control|countQuarter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N21
cyclonev_lcell_comb \control|Add0~53 (
// Equation(s):
// \control|Add0~53_sumout  = SUM(( \control|countQuarter [17] ) + ( GND ) + ( \control|Add0~50  ))
// \control|Add0~54  = CARRY(( \control|countQuarter [17] ) + ( GND ) + ( \control|Add0~50  ))

	.dataa(!\control|countQuarter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add0~53_sumout ),
	.cout(\control|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \control|Add0~53 .extended_lut = "off";
defparam \control|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \control|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y43_N23
dffeas \control|countQuarter[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|countQuarter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \control|countQuarter[17] .is_wysiwyg = "true";
defparam \control|countQuarter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N24
cyclonev_lcell_comb \control|Add0~61 (
// Equation(s):
// \control|Add0~61_sumout  = SUM(( \control|countQuarter [18] ) + ( GND ) + ( \control|Add0~54  ))
// \control|Add0~62  = CARRY(( \control|countQuarter [18] ) + ( GND ) + ( \control|Add0~54  ))

	.dataa(gnd),
	.datab(!\control|countQuarter [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add0~61_sumout ),
	.cout(\control|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \control|Add0~61 .extended_lut = "off";
defparam \control|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \control|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y43_N26
dffeas \control|countQuarter[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|countQuarter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \control|countQuarter[18] .is_wysiwyg = "true";
defparam \control|countQuarter[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N27
cyclonev_lcell_comb \control|Add0~33 (
// Equation(s):
// \control|Add0~33_sumout  = SUM(( \control|countQuarter [19] ) + ( GND ) + ( \control|Add0~62  ))
// \control|Add0~34  = CARRY(( \control|countQuarter [19] ) + ( GND ) + ( \control|Add0~62  ))

	.dataa(!\control|countQuarter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add0~33_sumout ),
	.cout(\control|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \control|Add0~33 .extended_lut = "off";
defparam \control|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \control|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y43_N29
dffeas \control|countQuarter[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|countQuarter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \control|countQuarter[19] .is_wysiwyg = "true";
defparam \control|countQuarter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N30
cyclonev_lcell_comb \control|Add0~37 (
// Equation(s):
// \control|Add0~37_sumout  = SUM(( \control|countQuarter [20] ) + ( GND ) + ( \control|Add0~34  ))
// \control|Add0~38  = CARRY(( \control|countQuarter [20] ) + ( GND ) + ( \control|Add0~34  ))

	.dataa(gnd),
	.datab(!\control|countQuarter [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add0~37_sumout ),
	.cout(\control|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \control|Add0~37 .extended_lut = "off";
defparam \control|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \control|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y43_N32
dffeas \control|countQuarter[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|countQuarter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \control|countQuarter[20] .is_wysiwyg = "true";
defparam \control|countQuarter[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N33
cyclonev_lcell_comb \control|Add0~41 (
// Equation(s):
// \control|Add0~41_sumout  = SUM(( \control|countQuarter [21] ) + ( GND ) + ( \control|Add0~38  ))
// \control|Add0~42  = CARRY(( \control|countQuarter [21] ) + ( GND ) + ( \control|Add0~38  ))

	.dataa(!\control|countQuarter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add0~41_sumout ),
	.cout(\control|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \control|Add0~41 .extended_lut = "off";
defparam \control|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \control|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y43_N35
dffeas \control|countQuarter[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|countQuarter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \control|countQuarter[21] .is_wysiwyg = "true";
defparam \control|countQuarter[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N36
cyclonev_lcell_comb \control|Add0~45 (
// Equation(s):
// \control|Add0~45_sumout  = SUM(( \control|countQuarter [22] ) + ( GND ) + ( \control|Add0~42  ))
// \control|Add0~46  = CARRY(( \control|countQuarter [22] ) + ( GND ) + ( \control|Add0~42  ))

	.dataa(!\control|countQuarter [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add0~45_sumout ),
	.cout(\control|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \control|Add0~45 .extended_lut = "off";
defparam \control|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \control|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y43_N38
dffeas \control|countQuarter[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|countQuarter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \control|countQuarter[22] .is_wysiwyg = "true";
defparam \control|countQuarter[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N39
cyclonev_lcell_comb \control|Add0~25 (
// Equation(s):
// \control|Add0~25_sumout  = SUM(( \control|countQuarter [23] ) + ( GND ) + ( \control|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|countQuarter [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Add0~25 .extended_lut = "off";
defparam \control|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y43_N41
dffeas \control|countQuarter[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|countQuarter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \control|countQuarter[23] .is_wysiwyg = "true";
defparam \control|countQuarter[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y44_N24
cyclonev_lcell_comb \control|Equal0~0 (
// Equation(s):
// \control|Equal0~0_combout  = ( !\control|countQuarter [8] & ( !\control|countQuarter [6] & ( (\control|countQuarter [23] & (!\control|countQuarter [9] & (!\control|countQuarter [7] & \control|countQuarter [5]))) ) ) )

	.dataa(!\control|countQuarter [23]),
	.datab(!\control|countQuarter [9]),
	.datac(!\control|countQuarter [7]),
	.datad(!\control|countQuarter [5]),
	.datae(!\control|countQuarter [8]),
	.dataf(!\control|countQuarter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Equal0~0 .extended_lut = "off";
defparam \control|Equal0~0 .lut_mask = 64'h0040000000000000;
defparam \control|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y44_N6
cyclonev_lcell_comb \control|Equal0~4 (
// Equation(s):
// \control|Equal0~4_combout  = ( \control|Equal0~3_combout  & ( (\control|Equal0~0_combout  & (\control|Equal0~2_combout  & (\control|countQuarter [15] & \control|Equal0~1_combout ))) ) )

	.dataa(!\control|Equal0~0_combout ),
	.datab(!\control|Equal0~2_combout ),
	.datac(!\control|countQuarter [15]),
	.datad(!\control|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\control|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Equal0~4 .extended_lut = "off";
defparam \control|Equal0~4 .lut_mask = 64'h0000000000010001;
defparam \control|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y42_N36
cyclonev_lcell_comb \control|Selector4~0 (
// Equation(s):
// \control|Selector4~0_combout  = ( \control|current.draw~q  & ( ((!\control|Equal1~3_combout  & \control|current.Black~q )) # (\control|Equal0~4_combout ) ) ) # ( !\control|current.draw~q  & ( (!\control|Equal1~3_combout  & \control|current.Black~q ) ) )

	.dataa(gnd),
	.datab(!\control|Equal1~3_combout ),
	.datac(!\control|Equal0~4_combout ),
	.datad(!\control|current.Black~q ),
	.datae(gnd),
	.dataf(!\control|current.draw~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector4~0 .extended_lut = "off";
defparam \control|Selector4~0 .lut_mask = 64'h00CC00CC0FCF0FCF;
defparam \control|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y42_N38
dffeas \control|current.Black (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|current.Black~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|current.Black .is_wysiwyg = "true";
defparam \control|current.Black .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y42_N18
cyclonev_lcell_comb \control|current~8 (
// Equation(s):
// \control|current~8_combout  = ( \control|current.draw~q  & ( (!\control|current.Black~q  & (\KEY[0]~input_o  & !\control|Equal0~4_combout )) ) ) # ( !\control|current.draw~q  & ( (!\control|current.Black~q  & \KEY[0]~input_o ) ) )

	.dataa(!\control|current.Black~q ),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(!\control|Equal0~4_combout ),
	.datae(gnd),
	.dataf(!\control|current.draw~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|current~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|current~8 .extended_lut = "off";
defparam \control|current~8 .lut_mask = 64'h0A0A0A0A0A000A00;
defparam \control|current~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y42_N8
dffeas \control|current.draw (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\control|current~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|current.draw~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|current.draw .is_wysiwyg = "true";
defparam \control|current.draw .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y44_N0
cyclonev_lcell_comb \data|Add2~21 (
// Equation(s):
// \data|Add2~21_sumout  = SUM(( \data|y_count_up [0] ) + ( VCC ) + ( !VCC ))
// \data|Add2~22  = CARRY(( \data|y_count_up [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|y_count_up [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add2~21_sumout ),
	.cout(\data|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \data|Add2~21 .extended_lut = "off";
defparam \data|Add2~21 .lut_mask = 64'h0000000000000F0F;
defparam \data|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y42_N6
cyclonev_lcell_comb \data|drawSquare|comb~0 (
// Equation(s):
// \data|drawSquare|comb~0_combout  = ( \control|current.Black~q  ) # ( !\control|current.Black~q  & ( \control|current.draw~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|current.draw~q ),
	.datad(gnd),
	.datae(!\control|current.Black~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|drawSquare|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|comb~0 .extended_lut = "off";
defparam \data|drawSquare|comb~0 .lut_mask = 64'h0F0FFFFF0F0FFFFF;
defparam \data|drawSquare|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y42_N24
cyclonev_lcell_comb \control|current~9 (
// Equation(s):
// \control|current~9_combout  = ( \control|Equal1~0_combout  & ( \KEY[0]~input_o  & ( (\control|current.Black~q  & (\control|Equal1~1_combout  & (\control|countb [7] & \control|Equal1~2_combout ))) ) ) )

	.dataa(!\control|current.Black~q ),
	.datab(!\control|Equal1~1_combout ),
	.datac(!\control|countb [7]),
	.datad(!\control|Equal1~2_combout ),
	.datae(!\control|Equal1~0_combout ),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|current~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|current~9 .extended_lut = "off";
defparam \control|current~9 .lut_mask = 64'h0000000000000001;
defparam \control|current~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y42_N26
dffeas \control|current.update (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|current~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|current.update~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|current.update .is_wysiwyg = "true";
defparam \control|current.update .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y42_N45
cyclonev_lcell_comb \control|zero (
// Equation(s):
// \control|zero~combout  = ( \control|zero~combout  & ( \control|current.update~q  & ( \data|drawSquare|comb~0_combout  ) ) ) # ( \control|zero~combout  & ( !\control|current.update~q  ) ) # ( !\control|zero~combout  & ( !\control|current.update~q  & ( 
// !\data|drawSquare|comb~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\data|drawSquare|comb~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\control|zero~combout ),
	.dataf(!\control|current.update~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|zero~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|zero .extended_lut = "off";
defparam \control|zero .lut_mask = 64'hCCCCFFFF00003333;
defparam \control|zero .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y43_N27
cyclonev_lcell_comb \data|always2~0 (
// Equation(s):
// \data|always2~0_combout  = ((!\KEY[0]~input_o ) # (\control|zero~combout )) # (\data|V~q )

	.dataa(!\data|V~q ),
	.datab(gnd),
	.datac(!\control|zero~combout ),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|always2~0 .extended_lut = "off";
defparam \data|always2~0 .lut_mask = 64'hFF5FFF5FFF5FFF5F;
defparam \data|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y43_N26
dffeas \data|y_count_up[0] (
	.clk(\control|current.draw~q ),
	.d(gnd),
	.asdata(\data|Add2~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\data|always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|y_count_up [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data|y_count_up[0] .is_wysiwyg = "true";
defparam \data|y_count_up[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y44_N3
cyclonev_lcell_comb \data|Add2~25 (
// Equation(s):
// \data|Add2~25_sumout  = SUM(( \data|y_count_up [1] ) + ( GND ) + ( \data|Add2~22  ))
// \data|Add2~26  = CARRY(( \data|y_count_up [1] ) + ( GND ) + ( \data|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|y_count_up [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add2~25_sumout ),
	.cout(\data|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \data|Add2~25 .extended_lut = "off";
defparam \data|Add2~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y43_N56
dffeas \data|y_count_up[1] (
	.clk(\control|current.draw~q ),
	.d(gnd),
	.asdata(\data|Add2~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\data|always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|y_count_up [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data|y_count_up[1] .is_wysiwyg = "true";
defparam \data|y_count_up[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y44_N6
cyclonev_lcell_comb \data|Add2~17 (
// Equation(s):
// \data|Add2~17_sumout  = SUM(( \data|y_count_up [2] ) + ( GND ) + ( \data|Add2~26  ))
// \data|Add2~18  = CARRY(( \data|y_count_up [2] ) + ( GND ) + ( \data|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|y_count_up [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add2~17_sumout ),
	.cout(\data|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \data|Add2~17 .extended_lut = "off";
defparam \data|Add2~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \data|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y43_N50
dffeas \data|y_count_up[2] (
	.clk(\control|current.draw~q ),
	.d(gnd),
	.asdata(\data|Add2~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\data|always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|y_count_up [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data|y_count_up[2] .is_wysiwyg = "true";
defparam \data|y_count_up[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y44_N9
cyclonev_lcell_comb \data|Add2~13 (
// Equation(s):
// \data|Add2~13_sumout  = SUM(( \data|y_count_up [3] ) + ( GND ) + ( \data|Add2~18  ))
// \data|Add2~14  = CARRY(( \data|y_count_up [3] ) + ( GND ) + ( \data|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|y_count_up [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add2~13_sumout ),
	.cout(\data|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \data|Add2~13 .extended_lut = "off";
defparam \data|Add2~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y43_N59
dffeas \data|y_count_up[3] (
	.clk(\control|current.draw~q ),
	.d(gnd),
	.asdata(\data|Add2~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\data|always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|y_count_up [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data|y_count_up[3] .is_wysiwyg = "true";
defparam \data|y_count_up[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y44_N12
cyclonev_lcell_comb \data|Add2~9 (
// Equation(s):
// \data|Add2~9_sumout  = SUM(( \data|y_count_up [4] ) + ( GND ) + ( \data|Add2~14  ))
// \data|Add2~10  = CARRY(( \data|y_count_up [4] ) + ( GND ) + ( \data|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|y_count_up [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add2~9_sumout ),
	.cout(\data|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \data|Add2~9 .extended_lut = "off";
defparam \data|Add2~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y43_N53
dffeas \data|y_count_up[4] (
	.clk(\control|current.draw~q ),
	.d(gnd),
	.asdata(\data|Add2~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\data|always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|y_count_up [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data|y_count_up[4] .is_wysiwyg = "true";
defparam \data|y_count_up[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y44_N15
cyclonev_lcell_comb \data|Add2~5 (
// Equation(s):
// \data|Add2~5_sumout  = SUM(( \data|y_count_up [5] ) + ( GND ) + ( \data|Add2~10  ))
// \data|Add2~6  = CARRY(( \data|y_count_up [5] ) + ( GND ) + ( \data|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|y_count_up [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add2~5_sumout ),
	.cout(\data|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \data|Add2~5 .extended_lut = "off";
defparam \data|Add2~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y43_N17
dffeas \data|y_count_up[5] (
	.clk(\control|current.draw~q ),
	.d(gnd),
	.asdata(\data|Add2~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\data|always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|y_count_up [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data|y_count_up[5] .is_wysiwyg = "true";
defparam \data|y_count_up[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y44_N18
cyclonev_lcell_comb \data|Add2~1 (
// Equation(s):
// \data|Add2~1_sumout  = SUM(( \data|y_count_up [6] ) + ( GND ) + ( \data|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|y_count_up [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|Add2~1 .extended_lut = "off";
defparam \data|Add2~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y43_N11
dffeas \data|y_count_up[6] (
	.clk(\control|current.draw~q ),
	.d(gnd),
	.asdata(\data|Add2~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\data|always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|y_count_up [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data|y_count_up[6] .is_wysiwyg = "true";
defparam \data|y_count_up[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y43_N54
cyclonev_lcell_comb \data|V~1 (
// Equation(s):
// \data|V~1_combout  = ( \data|y_count_up [4] & ( \data|y_count_up [5] & ( (!\data|V~q  & (\data|y_count_up [6] & ((\data|y_count_up [2]) # (\data|y_count_up [3])))) ) ) )

	.dataa(!\data|y_count_up [3]),
	.datab(!\data|y_count_up [2]),
	.datac(!\data|V~q ),
	.datad(!\data|y_count_up [6]),
	.datae(!\data|y_count_up [4]),
	.dataf(!\data|y_count_up [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|V~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|V~1 .extended_lut = "off";
defparam \data|V~1 .lut_mask = 64'h0000000000000070;
defparam \data|V~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y42_N30
cyclonev_lcell_comb \data|Add3~21 (
// Equation(s):
// \data|Add3~21_sumout  = SUM(( \data|y_count_down [0] ) + ( VCC ) + ( !VCC ))
// \data|Add3~22  = CARRY(( \data|y_count_down [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\data|y_count_down [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add3~21_sumout ),
	.cout(\data|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \data|Add3~21 .extended_lut = "off";
defparam \data|Add3~21 .lut_mask = 64'h0000000000003333;
defparam \data|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y42_N57
cyclonev_lcell_comb \data|y_count_down[0]~feeder (
// Equation(s):
// \data|y_count_down[0]~feeder_combout  = ( \data|Add3~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|y_count_down[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|y_count_down[0]~feeder .extended_lut = "off";
defparam \data|y_count_down[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|y_count_down[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y42_N0
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y42_N21
cyclonev_lcell_comb \data|always3~0 (
// Equation(s):
// \data|always3~0_combout  = ( \data|V~q  & ( (!\KEY[0]~input_o ) # (\control|zero~combout ) ) ) # ( !\data|V~q  )

	.dataa(!\control|zero~combout ),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|V~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|always3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|always3~0 .extended_lut = "off";
defparam \data|always3~0 .lut_mask = 64'hFFFFFFFFF5F5F5F5;
defparam \data|always3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y42_N59
dffeas \data|y_count_down[0] (
	.clk(\control|current.draw~q ),
	.d(\data|y_count_down[0]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data|always3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|y_count_down [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data|y_count_down[0] .is_wysiwyg = "true";
defparam \data|y_count_down[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y42_N33
cyclonev_lcell_comb \data|Add3~17 (
// Equation(s):
// \data|Add3~17_sumout  = SUM(( \data|y_count_down [1] ) + ( VCC ) + ( \data|Add3~22  ))
// \data|Add3~18  = CARRY(( \data|y_count_down [1] ) + ( VCC ) + ( \data|Add3~22  ))

	.dataa(!\data|y_count_down [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add3~17_sumout ),
	.cout(\data|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \data|Add3~17 .extended_lut = "off";
defparam \data|Add3~17 .lut_mask = 64'h0000000000005555;
defparam \data|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y42_N54
cyclonev_lcell_comb \data|y_count_down[1]~feeder (
// Equation(s):
// \data|y_count_down[1]~feeder_combout  = \data|Add3~17_sumout 

	.dataa(!\data|Add3~17_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|y_count_down[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|y_count_down[1]~feeder .extended_lut = "off";
defparam \data|y_count_down[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \data|y_count_down[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y42_N56
dffeas \data|y_count_down[1] (
	.clk(\control|current.draw~q ),
	.d(\data|y_count_down[1]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data|always3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|y_count_down [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data|y_count_down[1] .is_wysiwyg = "true";
defparam \data|y_count_down[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y42_N36
cyclonev_lcell_comb \data|Add3~25 (
// Equation(s):
// \data|Add3~25_sumout  = SUM(( \data|y_count_down [2] ) + ( VCC ) + ( \data|Add3~18  ))
// \data|Add3~26  = CARRY(( \data|y_count_down [2] ) + ( VCC ) + ( \data|Add3~18  ))

	.dataa(!\data|y_count_down [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add3~25_sumout ),
	.cout(\data|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \data|Add3~25 .extended_lut = "off";
defparam \data|Add3~25 .lut_mask = 64'h0000000000005555;
defparam \data|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y42_N27
cyclonev_lcell_comb \data|y_count_down[2]~feeder (
// Equation(s):
// \data|y_count_down[2]~feeder_combout  = \data|Add3~25_sumout 

	.dataa(!\data|Add3~25_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|y_count_down[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|y_count_down[2]~feeder .extended_lut = "off";
defparam \data|y_count_down[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \data|y_count_down[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y42_N29
dffeas \data|y_count_down[2] (
	.clk(\control|current.draw~q ),
	.d(\data|y_count_down[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data|always3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|y_count_down [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data|y_count_down[2] .is_wysiwyg = "true";
defparam \data|y_count_down[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y42_N39
cyclonev_lcell_comb \data|Add3~13 (
// Equation(s):
// \data|Add3~13_sumout  = SUM(( \data|y_count_down [3] ) + ( VCC ) + ( \data|Add3~26  ))
// \data|Add3~14  = CARRY(( \data|y_count_down [3] ) + ( VCC ) + ( \data|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|y_count_down [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add3~13_sumout ),
	.cout(\data|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \data|Add3~13 .extended_lut = "off";
defparam \data|Add3~13 .lut_mask = 64'h00000000000000FF;
defparam \data|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y42_N15
cyclonev_lcell_comb \data|y_count_down[3]~feeder (
// Equation(s):
// \data|y_count_down[3]~feeder_combout  = \data|Add3~13_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|Add3~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|y_count_down[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|y_count_down[3]~feeder .extended_lut = "off";
defparam \data|y_count_down[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \data|y_count_down[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y42_N17
dffeas \data|y_count_down[3] (
	.clk(\control|current.draw~q ),
	.d(\data|y_count_down[3]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data|always3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|y_count_down [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data|y_count_down[3] .is_wysiwyg = "true";
defparam \data|y_count_down[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y42_N42
cyclonev_lcell_comb \data|Add3~9 (
// Equation(s):
// \data|Add3~9_sumout  = SUM(( \data|y_count_down [4] ) + ( VCC ) + ( \data|Add3~14  ))
// \data|Add3~10  = CARRY(( \data|y_count_down [4] ) + ( VCC ) + ( \data|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|y_count_down [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add3~9_sumout ),
	.cout(\data|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \data|Add3~9 .extended_lut = "off";
defparam \data|Add3~9 .lut_mask = 64'h00000000000000FF;
defparam \data|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y42_N24
cyclonev_lcell_comb \data|y_count_down[4]~feeder (
// Equation(s):
// \data|y_count_down[4]~feeder_combout  = \data|Add3~9_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|Add3~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|y_count_down[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|y_count_down[4]~feeder .extended_lut = "off";
defparam \data|y_count_down[4]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \data|y_count_down[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y42_N26
dffeas \data|y_count_down[4] (
	.clk(\control|current.draw~q ),
	.d(\data|y_count_down[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data|always3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|y_count_down [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data|y_count_down[4] .is_wysiwyg = "true";
defparam \data|y_count_down[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y42_N45
cyclonev_lcell_comb \data|Add3~5 (
// Equation(s):
// \data|Add3~5_sumout  = SUM(( \data|y_count_down [5] ) + ( VCC ) + ( \data|Add3~10  ))
// \data|Add3~6  = CARRY(( \data|y_count_down [5] ) + ( VCC ) + ( \data|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|y_count_down [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add3~5_sumout ),
	.cout(\data|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \data|Add3~5 .extended_lut = "off";
defparam \data|Add3~5 .lut_mask = 64'h0000000000000F0F;
defparam \data|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y42_N12
cyclonev_lcell_comb \data|y_count_down[5]~feeder (
// Equation(s):
// \data|y_count_down[5]~feeder_combout  = \data|Add3~5_sumout 

	.dataa(gnd),
	.datab(!\data|Add3~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|y_count_down[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|y_count_down[5]~feeder .extended_lut = "off";
defparam \data|y_count_down[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \data|y_count_down[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y42_N14
dffeas \data|y_count_down[5] (
	.clk(\control|current.draw~q ),
	.d(\data|y_count_down[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data|always3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|y_count_down [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data|y_count_down[5] .is_wysiwyg = "true";
defparam \data|y_count_down[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y42_N48
cyclonev_lcell_comb \data|Add3~1 (
// Equation(s):
// \data|Add3~1_sumout  = SUM(( \data|y_count_down [6] ) + ( VCC ) + ( \data|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|y_count_down [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|Add3~1 .extended_lut = "off";
defparam \data|Add3~1 .lut_mask = 64'h0000000000000F0F;
defparam \data|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y42_N18
cyclonev_lcell_comb \data|y_count_down[6]~feeder (
// Equation(s):
// \data|y_count_down[6]~feeder_combout  = \data|Add3~1_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|Add3~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|y_count_down[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|y_count_down[6]~feeder .extended_lut = "off";
defparam \data|y_count_down[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \data|y_count_down[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y42_N20
dffeas \data|y_count_down[6] (
	.clk(\control|current.draw~q ),
	.d(\data|y_count_down[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data|always3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|y_count_down [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data|y_count_down[6] .is_wysiwyg = "true";
defparam \data|y_count_down[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y43_N51
cyclonev_lcell_comb \data|V~0 (
// Equation(s):
// \data|V~0_combout  = ( !\data|y_count_down [5] & ( (!\data|y_count_down [4] & (!\data|y_count_down [6] & (!\data|y_count_down [3] & !\data|y_count_down [2]))) ) )

	.dataa(!\data|y_count_down [4]),
	.datab(!\data|y_count_down [6]),
	.datac(!\data|y_count_down [3]),
	.datad(!\data|y_count_down [2]),
	.datae(!\data|y_count_down [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|V~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|V~0 .extended_lut = "off";
defparam \data|V~0 .lut_mask = 64'h8000000080000000;
defparam \data|V~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y43_N24
cyclonev_lcell_comb \data|V~2 (
// Equation(s):
// \data|V~2_combout  = ( \data|V~0_combout  & ( ((\data|V~q  & ((\data|y_count_down [1]) # (\data|y_count_down [0])))) # (\data|V~1_combout ) ) ) # ( !\data|V~0_combout  & ( (\data|V~1_combout ) # (\data|V~q ) ) )

	.dataa(!\data|V~q ),
	.datab(!\data|V~1_combout ),
	.datac(!\data|y_count_down [0]),
	.datad(!\data|y_count_down [1]),
	.datae(gnd),
	.dataf(!\data|V~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|V~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|V~2 .extended_lut = "off";
defparam \data|V~2 .lut_mask = 64'h7777777737773777;
defparam \data|V~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y42_N33
cyclonev_lcell_comb \data|V~feeder (
// Equation(s):
// \data|V~feeder_combout  = \data|V~2_combout 

	.dataa(!\data|V~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|V~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|V~feeder .extended_lut = "off";
defparam \data|V~feeder .lut_mask = 64'h5555555555555555;
defparam \data|V~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y42_N35
dffeas \data|V (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\data|V~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|V~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|V .is_wysiwyg = "true";
defparam \data|V .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y44_N48
cyclonev_lcell_comb \data|drawSquare|count[0]~3 (
// Equation(s):
// \data|drawSquare|count[0]~3_combout  = !\data|drawSquare|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|drawSquare|count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|drawSquare|count[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|count[0]~3 .extended_lut = "off";
defparam \data|drawSquare|count[0]~3 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \data|drawSquare|count[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y44_N49
dffeas \data|drawSquare|count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\data|drawSquare|count[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|count[0] .is_wysiwyg = "true";
defparam \data|drawSquare|count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y44_N42
cyclonev_lcell_comb \data|drawSquare|count[1]~0 (
// Equation(s):
// \data|drawSquare|count[1]~0_combout  = ( !\data|drawSquare|count [0] & ( \data|drawSquare|count [1] ) ) # ( \data|drawSquare|count [0] & ( !\data|drawSquare|count [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\data|drawSquare|count [0]),
	.dataf(!\data|drawSquare|count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|drawSquare|count[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|count[1]~0 .extended_lut = "off";
defparam \data|drawSquare|count[1]~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \data|drawSquare|count[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y44_N34
dffeas \data|drawSquare|count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data|drawSquare|count[1]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|count[1] .is_wysiwyg = "true";
defparam \data|drawSquare|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N27
cyclonev_lcell_comb \data|drawSquare|count[2]~1 (
// Equation(s):
// \data|drawSquare|count[2]~1_combout  = ( \data|drawSquare|count [0] & ( !\data|drawSquare|count [1] $ (!\data|drawSquare|count [2]) ) ) # ( !\data|drawSquare|count [0] & ( \data|drawSquare|count [2] ) )

	.dataa(!\data|drawSquare|count [1]),
	.datab(gnd),
	.datac(!\data|drawSquare|count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|drawSquare|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|drawSquare|count[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|count[2]~1 .extended_lut = "off";
defparam \data|drawSquare|count[2]~1 .lut_mask = 64'h0F0F0F0F5A5A5A5A;
defparam \data|drawSquare|count[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y43_N23
dffeas \data|drawSquare|count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data|drawSquare|count[2]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|count[2] .is_wysiwyg = "true";
defparam \data|drawSquare|count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y44_N36
cyclonev_lcell_comb \data|drawSquare|count[3]~2 (
// Equation(s):
// \data|drawSquare|count[3]~2_combout  = ( \data|drawSquare|count [0] & ( \data|drawSquare|count [1] & ( !\data|drawSquare|count [2] $ (!\data|drawSquare|count [3]) ) ) ) # ( !\data|drawSquare|count [0] & ( \data|drawSquare|count [1] & ( 
// \data|drawSquare|count [3] ) ) ) # ( \data|drawSquare|count [0] & ( !\data|drawSquare|count [1] & ( \data|drawSquare|count [3] ) ) ) # ( !\data|drawSquare|count [0] & ( !\data|drawSquare|count [1] & ( \data|drawSquare|count [3] ) ) )

	.dataa(!\data|drawSquare|count [2]),
	.datab(gnd),
	.datac(!\data|drawSquare|count [3]),
	.datad(gnd),
	.datae(!\data|drawSquare|count [0]),
	.dataf(!\data|drawSquare|count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|drawSquare|count[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|count[3]~2 .extended_lut = "off";
defparam \data|drawSquare|count[3]~2 .lut_mask = 64'h0F0F0F0F0F0F5A5A;
defparam \data|drawSquare|count[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y44_N22
dffeas \data|drawSquare|count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data|drawSquare|count[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|count[3] .is_wysiwyg = "true";
defparam \data|drawSquare|count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y43_N0
cyclonev_lcell_comb \data|drawSquare|Add3~21 (
// Equation(s):
// \data|drawSquare|Add3~21_sumout  = SUM(( (!\data|V~q  & ((\data|y_count_up [0]))) # (\data|V~q  & (\data|y_count_down [0])) ) + ( \data|drawSquare|count [2] ) + ( !VCC ))
// \data|drawSquare|Add3~22  = CARRY(( (!\data|V~q  & ((\data|y_count_up [0]))) # (\data|V~q  & (\data|y_count_down [0])) ) + ( \data|drawSquare|count [2] ) + ( !VCC ))

	.dataa(!\data|V~q ),
	.datab(gnd),
	.datac(!\data|y_count_down [0]),
	.datad(!\data|y_count_up [0]),
	.datae(gnd),
	.dataf(!\data|drawSquare|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|Add3~21_sumout ),
	.cout(\data|drawSquare|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|Add3~21 .extended_lut = "off";
defparam \data|drawSquare|Add3~21 .lut_mask = 64'h0000FF00000005AF;
defparam \data|drawSquare|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y43_N3
cyclonev_lcell_comb \data|drawSquare|Add3~25 (
// Equation(s):
// \data|drawSquare|Add3~25_sumout  = SUM(( (!\data|V~q  & (\data|y_count_up [1])) # (\data|V~q  & ((\data|y_count_down [1]))) ) + ( \data|drawSquare|count [3] ) + ( \data|drawSquare|Add3~22  ))
// \data|drawSquare|Add3~26  = CARRY(( (!\data|V~q  & (\data|y_count_up [1])) # (\data|V~q  & ((\data|y_count_down [1]))) ) + ( \data|drawSquare|count [3] ) + ( \data|drawSquare|Add3~22  ))

	.dataa(!\data|V~q ),
	.datab(!\data|y_count_up [1]),
	.datac(!\data|y_count_down [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|drawSquare|count [3]),
	.datag(gnd),
	.cin(\data|drawSquare|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|Add3~25_sumout ),
	.cout(\data|drawSquare|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|Add3~25 .extended_lut = "off";
defparam \data|drawSquare|Add3~25 .lut_mask = 64'h0000FF0000002727;
defparam \data|drawSquare|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y43_N6
cyclonev_lcell_comb \data|drawSquare|Add3~17 (
// Equation(s):
// \data|drawSquare|Add3~17_sumout  = SUM(( (!\data|V~q  & (\data|y_count_up [2])) # (\data|V~q  & ((\data|y_count_down [2]))) ) + ( GND ) + ( \data|drawSquare|Add3~26  ))
// \data|drawSquare|Add3~18  = CARRY(( (!\data|V~q  & (\data|y_count_up [2])) # (\data|V~q  & ((\data|y_count_down [2]))) ) + ( GND ) + ( \data|drawSquare|Add3~26  ))

	.dataa(!\data|V~q ),
	.datab(!\data|y_count_up [2]),
	.datac(!\data|y_count_down [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|Add3~17_sumout ),
	.cout(\data|drawSquare|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|Add3~17 .extended_lut = "off";
defparam \data|drawSquare|Add3~17 .lut_mask = 64'h0000FFFF00002727;
defparam \data|drawSquare|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y43_N9
cyclonev_lcell_comb \data|drawSquare|Add3~13 (
// Equation(s):
// \data|drawSquare|Add3~13_sumout  = SUM(( (!\data|V~q  & ((\data|y_count_up [3]))) # (\data|V~q  & (\data|y_count_down [3])) ) + ( GND ) + ( \data|drawSquare|Add3~18  ))
// \data|drawSquare|Add3~14  = CARRY(( (!\data|V~q  & ((\data|y_count_up [3]))) # (\data|V~q  & (\data|y_count_down [3])) ) + ( GND ) + ( \data|drawSquare|Add3~18  ))

	.dataa(!\data|V~q ),
	.datab(gnd),
	.datac(!\data|y_count_down [3]),
	.datad(!\data|y_count_up [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|Add3~13_sumout ),
	.cout(\data|drawSquare|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|Add3~13 .extended_lut = "off";
defparam \data|drawSquare|Add3~13 .lut_mask = 64'h0000FFFF000005AF;
defparam \data|drawSquare|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y43_N12
cyclonev_lcell_comb \data|drawSquare|Add3~9 (
// Equation(s):
// \data|drawSquare|Add3~9_sumout  = SUM(( (!\data|V~q  & ((\data|y_count_up [4]))) # (\data|V~q  & (\data|y_count_down [4])) ) + ( GND ) + ( \data|drawSquare|Add3~14  ))
// \data|drawSquare|Add3~10  = CARRY(( (!\data|V~q  & ((\data|y_count_up [4]))) # (\data|V~q  & (\data|y_count_down [4])) ) + ( GND ) + ( \data|drawSquare|Add3~14  ))

	.dataa(!\data|V~q ),
	.datab(gnd),
	.datac(!\data|y_count_down [4]),
	.datad(!\data|y_count_up [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|Add3~9_sumout ),
	.cout(\data|drawSquare|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|Add3~9 .extended_lut = "off";
defparam \data|drawSquare|Add3~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \data|drawSquare|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y43_N15
cyclonev_lcell_comb \data|drawSquare|Add3~5 (
// Equation(s):
// \data|drawSquare|Add3~5_sumout  = SUM(( (!\data|V~q  & ((\data|y_count_up [5]))) # (\data|V~q  & (\data|y_count_down [5])) ) + ( GND ) + ( \data|drawSquare|Add3~10  ))
// \data|drawSquare|Add3~6  = CARRY(( (!\data|V~q  & ((\data|y_count_up [5]))) # (\data|V~q  & (\data|y_count_down [5])) ) + ( GND ) + ( \data|drawSquare|Add3~10  ))

	.dataa(!\data|V~q ),
	.datab(gnd),
	.datac(!\data|y_count_down [5]),
	.datad(!\data|y_count_up [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|Add3~5_sumout ),
	.cout(\data|drawSquare|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|Add3~5 .extended_lut = "off";
defparam \data|drawSquare|Add3~5 .lut_mask = 64'h0000FFFF000005AF;
defparam \data|drawSquare|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y43_N18
cyclonev_lcell_comb \data|drawSquare|Add3~1 (
// Equation(s):
// \data|drawSquare|Add3~1_sumout  = SUM(( GND ) + ( (!\data|V~q  & (\data|y_count_up [6])) # (\data|V~q  & ((\data|y_count_down [6]))) ) + ( \data|drawSquare|Add3~6  ))

	.dataa(!\data|V~q ),
	.datab(!\data|y_count_up [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|y_count_down [6]),
	.datag(gnd),
	.cin(\data|drawSquare|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|Add3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|Add3~1 .extended_lut = "off";
defparam \data|drawSquare|Add3~1 .lut_mask = 64'h0000DD8800000000;
defparam \data|drawSquare|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y43_N48
cyclonev_lcell_comb \data|drawSquare|VGA|writeEn~0 (
// Equation(s):
// \data|drawSquare|VGA|writeEn~0_combout  = ( \data|drawSquare|Add3~13_sumout  & ( \control|current.draw~q  & ( (!\control|current.Black~q  & ((!\data|drawSquare|Add3~5_sumout ) # ((!\data|drawSquare|Add3~9_sumout ) # (!\data|drawSquare|Add3~1_sumout )))) ) 
// ) ) # ( !\data|drawSquare|Add3~13_sumout  & ( \control|current.draw~q  & ( !\control|current.Black~q  ) ) )

	.dataa(!\data|drawSquare|Add3~5_sumout ),
	.datab(!\data|drawSquare|Add3~9_sumout ),
	.datac(!\control|current.Black~q ),
	.datad(!\data|drawSquare|Add3~1_sumout ),
	.datae(!\data|drawSquare|Add3~13_sumout ),
	.dataf(!\control|current.draw~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|drawSquare|VGA|writeEn~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|writeEn~0 .extended_lut = "off";
defparam \data|drawSquare|VGA|writeEn~0 .lut_mask = 64'h00000000F0F0F0E0;
defparam \data|drawSquare|VGA|writeEn~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N0
cyclonev_lcell_comb \data|drawSquare|Add1~29 (
// Equation(s):
// \data|drawSquare|Add1~29_sumout  = SUM(( \data|drawSquare|screenCount [0] ) + ( VCC ) + ( !VCC ))
// \data|drawSquare|Add1~30  = CARRY(( \data|drawSquare|screenCount [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|drawSquare|screenCount [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|Add1~29_sumout ),
	.cout(\data|drawSquare|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|Add1~29 .extended_lut = "off";
defparam \data|drawSquare|Add1~29 .lut_mask = 64'h0000000000000F0F;
defparam \data|drawSquare|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y43_N2
dffeas \data|drawSquare|screenCount[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\data|drawSquare|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\control|current.Black~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|screenCount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|screenCount[0] .is_wysiwyg = "true";
defparam \data|drawSquare|screenCount[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N3
cyclonev_lcell_comb \data|drawSquare|Add1~33 (
// Equation(s):
// \data|drawSquare|Add1~33_sumout  = SUM(( \data|drawSquare|screenCount [1] ) + ( GND ) + ( \data|drawSquare|Add1~30  ))
// \data|drawSquare|Add1~34  = CARRY(( \data|drawSquare|screenCount [1] ) + ( GND ) + ( \data|drawSquare|Add1~30  ))

	.dataa(!\data|drawSquare|screenCount [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|Add1~33_sumout ),
	.cout(\data|drawSquare|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|Add1~33 .extended_lut = "off";
defparam \data|drawSquare|Add1~33 .lut_mask = 64'h0000FFFF00005555;
defparam \data|drawSquare|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y43_N5
dffeas \data|drawSquare|screenCount[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\data|drawSquare|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\control|current.Black~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|screenCount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|screenCount[1] .is_wysiwyg = "true";
defparam \data|drawSquare|screenCount[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N6
cyclonev_lcell_comb \data|drawSquare|Add1~37 (
// Equation(s):
// \data|drawSquare|Add1~37_sumout  = SUM(( \data|drawSquare|screenCount [2] ) + ( GND ) + ( \data|drawSquare|Add1~34  ))
// \data|drawSquare|Add1~38  = CARRY(( \data|drawSquare|screenCount [2] ) + ( GND ) + ( \data|drawSquare|Add1~34  ))

	.dataa(gnd),
	.datab(!\data|drawSquare|screenCount [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|Add1~37_sumout ),
	.cout(\data|drawSquare|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|Add1~37 .extended_lut = "off";
defparam \data|drawSquare|Add1~37 .lut_mask = 64'h0000FFFF00003333;
defparam \data|drawSquare|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y43_N8
dffeas \data|drawSquare|screenCount[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\data|drawSquare|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\control|current.Black~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|screenCount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|screenCount[2] .is_wysiwyg = "true";
defparam \data|drawSquare|screenCount[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N9
cyclonev_lcell_comb \data|drawSquare|Add1~41 (
// Equation(s):
// \data|drawSquare|Add1~41_sumout  = SUM(( \data|drawSquare|screenCount [3] ) + ( GND ) + ( \data|drawSquare|Add1~38  ))
// \data|drawSquare|Add1~42  = CARRY(( \data|drawSquare|screenCount [3] ) + ( GND ) + ( \data|drawSquare|Add1~38  ))

	.dataa(!\data|drawSquare|screenCount [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|Add1~41_sumout ),
	.cout(\data|drawSquare|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|Add1~41 .extended_lut = "off";
defparam \data|drawSquare|Add1~41 .lut_mask = 64'h0000FFFF00005555;
defparam \data|drawSquare|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y43_N10
dffeas \data|drawSquare|screenCount[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\data|drawSquare|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\control|current.Black~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|screenCount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|screenCount[3] .is_wysiwyg = "true";
defparam \data|drawSquare|screenCount[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N12
cyclonev_lcell_comb \data|drawSquare|Add1~45 (
// Equation(s):
// \data|drawSquare|Add1~45_sumout  = SUM(( \data|drawSquare|screenCount [4] ) + ( GND ) + ( \data|drawSquare|Add1~42  ))
// \data|drawSquare|Add1~46  = CARRY(( \data|drawSquare|screenCount [4] ) + ( GND ) + ( \data|drawSquare|Add1~42  ))

	.dataa(gnd),
	.datab(!\data|drawSquare|screenCount [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|Add1~45_sumout ),
	.cout(\data|drawSquare|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|Add1~45 .extended_lut = "off";
defparam \data|drawSquare|Add1~45 .lut_mask = 64'h0000FFFF00003333;
defparam \data|drawSquare|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y43_N14
dffeas \data|drawSquare|screenCount[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\data|drawSquare|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\control|current.Black~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|screenCount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|screenCount[4] .is_wysiwyg = "true";
defparam \data|drawSquare|screenCount[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N15
cyclonev_lcell_comb \data|drawSquare|Add1~25 (
// Equation(s):
// \data|drawSquare|Add1~25_sumout  = SUM(( \data|drawSquare|screenCount [5] ) + ( GND ) + ( \data|drawSquare|Add1~46  ))
// \data|drawSquare|Add1~26  = CARRY(( \data|drawSquare|screenCount [5] ) + ( GND ) + ( \data|drawSquare|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|drawSquare|screenCount [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|Add1~25_sumout ),
	.cout(\data|drawSquare|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|Add1~25 .extended_lut = "off";
defparam \data|drawSquare|Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \data|drawSquare|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y43_N16
dffeas \data|drawSquare|screenCount[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\data|drawSquare|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\control|current.Black~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|screenCount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|screenCount[5] .is_wysiwyg = "true";
defparam \data|drawSquare|screenCount[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N18
cyclonev_lcell_comb \data|drawSquare|Add1~21 (
// Equation(s):
// \data|drawSquare|Add1~21_sumout  = SUM(( \data|drawSquare|screenCount[6]~DUPLICATE_q  ) + ( GND ) + ( \data|drawSquare|Add1~26  ))
// \data|drawSquare|Add1~22  = CARRY(( \data|drawSquare|screenCount[6]~DUPLICATE_q  ) + ( GND ) + ( \data|drawSquare|Add1~26  ))

	.dataa(gnd),
	.datab(!\data|drawSquare|screenCount[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|Add1~21_sumout ),
	.cout(\data|drawSquare|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|Add1~21 .extended_lut = "off";
defparam \data|drawSquare|Add1~21 .lut_mask = 64'h0000FFFF00003333;
defparam \data|drawSquare|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y43_N19
dffeas \data|drawSquare|screenCount[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\data|drawSquare|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\control|current.Black~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|screenCount[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|screenCount[6]~DUPLICATE .is_wysiwyg = "true";
defparam \data|drawSquare|screenCount[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N21
cyclonev_lcell_comb \data|drawSquare|Add1~17 (
// Equation(s):
// \data|drawSquare|Add1~17_sumout  = SUM(( \data|drawSquare|screenCount [7] ) + ( GND ) + ( \data|drawSquare|Add1~22  ))
// \data|drawSquare|Add1~18  = CARRY(( \data|drawSquare|screenCount [7] ) + ( GND ) + ( \data|drawSquare|Add1~22  ))

	.dataa(!\data|drawSquare|screenCount [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|Add1~17_sumout ),
	.cout(\data|drawSquare|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|Add1~17 .extended_lut = "off";
defparam \data|drawSquare|Add1~17 .lut_mask = 64'h0000FFFF00005555;
defparam \data|drawSquare|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y43_N23
dffeas \data|drawSquare|screenCount[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\data|drawSquare|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\control|current.Black~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|screenCount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|screenCount[7] .is_wysiwyg = "true";
defparam \data|drawSquare|screenCount[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N24
cyclonev_lcell_comb \data|drawSquare|Add1~53 (
// Equation(s):
// \data|drawSquare|Add1~53_sumout  = SUM(( \data|drawSquare|screenCount [8] ) + ( GND ) + ( \data|drawSquare|Add1~18  ))
// \data|drawSquare|Add1~54  = CARRY(( \data|drawSquare|screenCount [8] ) + ( GND ) + ( \data|drawSquare|Add1~18  ))

	.dataa(gnd),
	.datab(!\data|drawSquare|screenCount [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|Add1~53_sumout ),
	.cout(\data|drawSquare|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|Add1~53 .extended_lut = "off";
defparam \data|drawSquare|Add1~53 .lut_mask = 64'h0000FFFF00003333;
defparam \data|drawSquare|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y43_N25
dffeas \data|drawSquare|screenCount[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\data|drawSquare|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\control|current.Black~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|screenCount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|screenCount[8] .is_wysiwyg = "true";
defparam \data|drawSquare|screenCount[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N27
cyclonev_lcell_comb \data|drawSquare|Add1~57 (
// Equation(s):
// \data|drawSquare|Add1~57_sumout  = SUM(( \data|drawSquare|screenCount [9] ) + ( GND ) + ( \data|drawSquare|Add1~54  ))
// \data|drawSquare|Add1~58  = CARRY(( \data|drawSquare|screenCount [9] ) + ( GND ) + ( \data|drawSquare|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|drawSquare|screenCount [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|Add1~57_sumout ),
	.cout(\data|drawSquare|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|Add1~57 .extended_lut = "off";
defparam \data|drawSquare|Add1~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \data|drawSquare|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y43_N28
dffeas \data|drawSquare|screenCount[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\data|drawSquare|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\control|current.Black~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|screenCount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|screenCount[9] .is_wysiwyg = "true";
defparam \data|drawSquare|screenCount[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N30
cyclonev_lcell_comb \data|drawSquare|Add1~49 (
// Equation(s):
// \data|drawSquare|Add1~49_sumout  = SUM(( \data|drawSquare|screenCount [10] ) + ( GND ) + ( \data|drawSquare|Add1~58  ))
// \data|drawSquare|Add1~50  = CARRY(( \data|drawSquare|screenCount [10] ) + ( GND ) + ( \data|drawSquare|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|drawSquare|screenCount [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|Add1~49_sumout ),
	.cout(\data|drawSquare|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|Add1~49 .extended_lut = "off";
defparam \data|drawSquare|Add1~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \data|drawSquare|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y43_N31
dffeas \data|drawSquare|screenCount[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\data|drawSquare|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\control|current.Black~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|screenCount [10]),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|screenCount[10] .is_wysiwyg = "true";
defparam \data|drawSquare|screenCount[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N33
cyclonev_lcell_comb \data|drawSquare|Add1~13 (
// Equation(s):
// \data|drawSquare|Add1~13_sumout  = SUM(( \data|drawSquare|screenCount[11]~DUPLICATE_q  ) + ( GND ) + ( \data|drawSquare|Add1~50  ))
// \data|drawSquare|Add1~14  = CARRY(( \data|drawSquare|screenCount[11]~DUPLICATE_q  ) + ( GND ) + ( \data|drawSquare|Add1~50  ))

	.dataa(!\data|drawSquare|screenCount[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|Add1~13_sumout ),
	.cout(\data|drawSquare|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|Add1~13 .extended_lut = "off";
defparam \data|drawSquare|Add1~13 .lut_mask = 64'h0000FFFF00005555;
defparam \data|drawSquare|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y43_N35
dffeas \data|drawSquare|screenCount[11]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\data|drawSquare|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\control|current.Black~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|screenCount[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|screenCount[11]~DUPLICATE .is_wysiwyg = "true";
defparam \data|drawSquare|screenCount[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N36
cyclonev_lcell_comb \data|drawSquare|Add1~9 (
// Equation(s):
// \data|drawSquare|Add1~9_sumout  = SUM(( \data|drawSquare|screenCount [12] ) + ( GND ) + ( \data|drawSquare|Add1~14  ))
// \data|drawSquare|Add1~10  = CARRY(( \data|drawSquare|screenCount [12] ) + ( GND ) + ( \data|drawSquare|Add1~14  ))

	.dataa(gnd),
	.datab(!\data|drawSquare|screenCount [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|Add1~9_sumout ),
	.cout(\data|drawSquare|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|Add1~9 .extended_lut = "off";
defparam \data|drawSquare|Add1~9 .lut_mask = 64'h0000FFFF00003333;
defparam \data|drawSquare|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y43_N37
dffeas \data|drawSquare|screenCount[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\data|drawSquare|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\control|current.Black~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|screenCount [12]),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|screenCount[12] .is_wysiwyg = "true";
defparam \data|drawSquare|screenCount[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N39
cyclonev_lcell_comb \data|drawSquare|Add1~5 (
// Equation(s):
// \data|drawSquare|Add1~5_sumout  = SUM(( \data|drawSquare|screenCount [13] ) + ( GND ) + ( \data|drawSquare|Add1~10  ))
// \data|drawSquare|Add1~6  = CARRY(( \data|drawSquare|screenCount [13] ) + ( GND ) + ( \data|drawSquare|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|drawSquare|screenCount [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|Add1~5_sumout ),
	.cout(\data|drawSquare|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|Add1~5 .extended_lut = "off";
defparam \data|drawSquare|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \data|drawSquare|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y43_N41
dffeas \data|drawSquare|screenCount[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\data|drawSquare|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\control|current.Black~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|screenCount [13]),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|screenCount[13] .is_wysiwyg = "true";
defparam \data|drawSquare|screenCount[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y43_N34
dffeas \data|drawSquare|screenCount[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\data|drawSquare|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\control|current.Black~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|screenCount [11]),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|screenCount[11] .is_wysiwyg = "true";
defparam \data|drawSquare|screenCount[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N42
cyclonev_lcell_comb \data|drawSquare|Add1~1 (
// Equation(s):
// \data|drawSquare|Add1~1_sumout  = SUM(( \data|drawSquare|screenCount [14] ) + ( GND ) + ( \data|drawSquare|Add1~6  ))

	.dataa(gnd),
	.datab(!\data|drawSquare|screenCount [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|Add1~1 .extended_lut = "off";
defparam \data|drawSquare|Add1~1 .lut_mask = 64'h0000FFFF00003333;
defparam \data|drawSquare|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y43_N43
dffeas \data|drawSquare|screenCount[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\data|drawSquare|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\control|current.Black~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|screenCount [14]),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|screenCount[14] .is_wysiwyg = "true";
defparam \data|drawSquare|screenCount[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y43_N57
cyclonev_lcell_comb \data|drawSquare|VGA|writeEn~1 (
// Equation(s):
// \data|drawSquare|VGA|writeEn~1_combout  = ( \data|drawSquare|screenCount [14] & ( (\data|drawSquare|screenCount [13] & (\data|drawSquare|screenCount [12] & \data|drawSquare|screenCount [11])) ) )

	.dataa(!\data|drawSquare|screenCount [13]),
	.datab(gnd),
	.datac(!\data|drawSquare|screenCount [12]),
	.datad(!\data|drawSquare|screenCount [11]),
	.datae(gnd),
	.dataf(!\data|drawSquare|screenCount [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|drawSquare|VGA|writeEn~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|writeEn~1 .extended_lut = "off";
defparam \data|drawSquare|VGA|writeEn~1 .lut_mask = 64'h0000000000050005;
defparam \data|drawSquare|VGA|writeEn~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N0
cyclonev_lcell_comb \data|Add0~13 (
// Equation(s):
// \data|Add0~13_sumout  = SUM(( \data|x_count_up [0] ) + ( VCC ) + ( !VCC ))
// \data|Add0~14  = CARRY(( \data|x_count_up [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\data|x_count_up [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add0~13_sumout ),
	.cout(\data|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \data|Add0~13 .extended_lut = "off";
defparam \data|Add0~13 .lut_mask = 64'h0000000000003333;
defparam \data|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N57
cyclonev_lcell_comb \data|always0~0 (
// Equation(s):
// \data|always0~0_combout  = ( \data|H~q  & ( (!\KEY[0]~input_o ) # (\control|zero~combout ) ) ) # ( !\data|H~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|zero~combout ),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\data|H~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|always0~0 .extended_lut = "off";
defparam \data|always0~0 .lut_mask = 64'hFFFFFFFFFF0FFF0F;
defparam \data|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y43_N47
dffeas \data|x_count_up[0] (
	.clk(\control|current.draw~q ),
	.d(gnd),
	.asdata(\data|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\data|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|x_count_up [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data|x_count_up[0] .is_wysiwyg = "true";
defparam \data|x_count_up[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N3
cyclonev_lcell_comb \data|Add0~17 (
// Equation(s):
// \data|Add0~17_sumout  = SUM(( \data|x_count_up [1] ) + ( GND ) + ( \data|Add0~14  ))
// \data|Add0~18  = CARRY(( \data|x_count_up [1] ) + ( GND ) + ( \data|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|x_count_up [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add0~17_sumout ),
	.cout(\data|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \data|Add0~17 .extended_lut = "off";
defparam \data|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y43_N17
dffeas \data|x_count_up[1] (
	.clk(\control|current.draw~q ),
	.d(gnd),
	.asdata(\data|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\data|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|x_count_up [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data|x_count_up[1] .is_wysiwyg = "true";
defparam \data|x_count_up[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N6
cyclonev_lcell_comb \data|Add0~21 (
// Equation(s):
// \data|Add0~21_sumout  = SUM(( \data|x_count_up [2] ) + ( GND ) + ( \data|Add0~18  ))
// \data|Add0~22  = CARRY(( \data|x_count_up [2] ) + ( GND ) + ( \data|Add0~18  ))

	.dataa(gnd),
	.datab(!\data|x_count_up [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add0~21_sumout ),
	.cout(\data|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \data|Add0~21 .extended_lut = "off";
defparam \data|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \data|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y43_N14
dffeas \data|x_count_up[2] (
	.clk(\control|current.draw~q ),
	.d(gnd),
	.asdata(\data|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\data|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|x_count_up [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data|x_count_up[2] .is_wysiwyg = "true";
defparam \data|x_count_up[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N9
cyclonev_lcell_comb \data|Add0~25 (
// Equation(s):
// \data|Add0~25_sumout  = SUM(( \data|x_count_up [3] ) + ( GND ) + ( \data|Add0~22  ))
// \data|Add0~26  = CARRY(( \data|x_count_up [3] ) + ( GND ) + ( \data|Add0~22  ))

	.dataa(!\data|x_count_up [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add0~25_sumout ),
	.cout(\data|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \data|Add0~25 .extended_lut = "off";
defparam \data|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \data|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y43_N50
dffeas \data|x_count_up[3] (
	.clk(\control|current.draw~q ),
	.d(gnd),
	.asdata(\data|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\data|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|x_count_up [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data|x_count_up[3] .is_wysiwyg = "true";
defparam \data|x_count_up[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N12
cyclonev_lcell_comb \data|Add0~29 (
// Equation(s):
// \data|Add0~29_sumout  = SUM(( \data|x_count_up [4] ) + ( GND ) + ( \data|Add0~26  ))
// \data|Add0~30  = CARRY(( \data|x_count_up [4] ) + ( GND ) + ( \data|Add0~26  ))

	.dataa(gnd),
	.datab(!\data|x_count_up [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add0~29_sumout ),
	.cout(\data|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \data|Add0~29 .extended_lut = "off";
defparam \data|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \data|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y43_N44
dffeas \data|x_count_up[4] (
	.clk(\control|current.draw~q ),
	.d(gnd),
	.asdata(\data|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\data|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|x_count_up [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data|x_count_up[4] .is_wysiwyg = "true";
defparam \data|x_count_up[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N15
cyclonev_lcell_comb \data|Add0~9 (
// Equation(s):
// \data|Add0~9_sumout  = SUM(( \data|x_count_up [5] ) + ( GND ) + ( \data|Add0~30  ))
// \data|Add0~10  = CARRY(( \data|x_count_up [5] ) + ( GND ) + ( \data|Add0~30  ))

	.dataa(!\data|x_count_up [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add0~9_sumout ),
	.cout(\data|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \data|Add0~9 .extended_lut = "off";
defparam \data|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \data|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y43_N53
dffeas \data|x_count_up[5] (
	.clk(\control|current.draw~q ),
	.d(gnd),
	.asdata(\data|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\data|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|x_count_up [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data|x_count_up[5] .is_wysiwyg = "true";
defparam \data|x_count_up[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N18
cyclonev_lcell_comb \data|Add0~5 (
// Equation(s):
// \data|Add0~5_sumout  = SUM(( \data|x_count_up [6] ) + ( GND ) + ( \data|Add0~10  ))
// \data|Add0~6  = CARRY(( \data|x_count_up [6] ) + ( GND ) + ( \data|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|x_count_up [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add0~5_sumout ),
	.cout(\data|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \data|Add0~5 .extended_lut = "off";
defparam \data|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y43_N26
dffeas \data|x_count_up[6] (
	.clk(\control|current.draw~q ),
	.d(gnd),
	.asdata(\data|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\data|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|x_count_up [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data|x_count_up[6] .is_wysiwyg = "true";
defparam \data|x_count_up[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N21
cyclonev_lcell_comb \data|Add0~1 (
// Equation(s):
// \data|Add0~1_sumout  = SUM(( \data|x_count_up [7] ) + ( GND ) + ( \data|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|x_count_up [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|Add0~1 .extended_lut = "off";
defparam \data|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \data|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y43_N29
dffeas \data|x_count_up[7] (
	.clk(\control|current.draw~q ),
	.d(gnd),
	.asdata(\data|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\data|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|x_count_up [7]),
	.prn(vcc));
// synopsys translate_off
defparam \data|x_count_up[7] .is_wysiwyg = "true";
defparam \data|x_count_up[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N54
cyclonev_lcell_comb \data|H~0 (
// Equation(s):
// \data|H~0_combout  = ( !\data|x_count_up [5] & ( (!\data|x_count_up [6] & ((!\data|x_count_up [2]) # ((!\data|x_count_up [3]) # (!\data|x_count_up [4])))) ) )

	.dataa(!\data|x_count_up [6]),
	.datab(!\data|x_count_up [2]),
	.datac(!\data|x_count_up [3]),
	.datad(!\data|x_count_up [4]),
	.datae(gnd),
	.dataf(!\data|x_count_up [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|H~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|H~0 .extended_lut = "off";
defparam \data|H~0 .lut_mask = 64'hAAA8AAA800000000;
defparam \data|H~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N30
cyclonev_lcell_comb \data|Add1~13 (
// Equation(s):
// \data|Add1~13_sumout  = SUM(( \data|x_count_down [0] ) + ( VCC ) + ( !VCC ))
// \data|Add1~14  = CARRY(( \data|x_count_down [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\data|x_count_down [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add1~13_sumout ),
	.cout(\data|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \data|Add1~13 .extended_lut = "off";
defparam \data|Add1~13 .lut_mask = 64'h0000000000003333;
defparam \data|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N9
cyclonev_lcell_comb \data|x_count_down[0]~feeder (
// Equation(s):
// \data|x_count_down[0]~feeder_combout  = ( \data|Add1~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|x_count_down[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|x_count_down[0]~feeder .extended_lut = "off";
defparam \data|x_count_down[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|x_count_down[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N0
cyclonev_lcell_comb \data|always1~0 (
// Equation(s):
// \data|always1~0_combout  = ( \control|zero~combout  & ( \data|H~q  ) ) # ( !\control|zero~combout  & ( \data|H~q  ) ) # ( \control|zero~combout  & ( !\data|H~q  ) ) # ( !\control|zero~combout  & ( !\data|H~q  & ( !\KEY[0]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(!\control|zero~combout ),
	.dataf(!\data|H~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|always1~0 .extended_lut = "off";
defparam \data|always1~0 .lut_mask = 64'hF0F0FFFFFFFFFFFF;
defparam \data|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y43_N11
dffeas \data|x_count_down[0] (
	.clk(\control|current.draw~q ),
	.d(\data|x_count_down[0]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|x_count_down [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data|x_count_down[0] .is_wysiwyg = "true";
defparam \data|x_count_down[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N33
cyclonev_lcell_comb \data|Add1~17 (
// Equation(s):
// \data|Add1~17_sumout  = SUM(( \data|x_count_down [1] ) + ( VCC ) + ( \data|Add1~14  ))
// \data|Add1~18  = CARRY(( \data|x_count_down [1] ) + ( VCC ) + ( \data|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|x_count_down [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add1~17_sumout ),
	.cout(\data|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \data|Add1~17 .extended_lut = "off";
defparam \data|Add1~17 .lut_mask = 64'h00000000000000FF;
defparam \data|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N57
cyclonev_lcell_comb \data|x_count_down[1]~feeder (
// Equation(s):
// \data|x_count_down[1]~feeder_combout  = \data|Add1~17_sumout 

	.dataa(!\data|Add1~17_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|x_count_down[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|x_count_down[1]~feeder .extended_lut = "off";
defparam \data|x_count_down[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \data|x_count_down[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y43_N59
dffeas \data|x_count_down[1] (
	.clk(\control|current.draw~q ),
	.d(\data|x_count_down[1]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|x_count_down [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data|x_count_down[1] .is_wysiwyg = "true";
defparam \data|x_count_down[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N36
cyclonev_lcell_comb \data|Add1~21 (
// Equation(s):
// \data|Add1~21_sumout  = SUM(( \data|x_count_down [2] ) + ( VCC ) + ( \data|Add1~18  ))
// \data|Add1~22  = CARRY(( \data|x_count_down [2] ) + ( VCC ) + ( \data|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|x_count_down [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add1~21_sumout ),
	.cout(\data|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \data|Add1~21 .extended_lut = "off";
defparam \data|Add1~21 .lut_mask = 64'h00000000000000FF;
defparam \data|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N27
cyclonev_lcell_comb \data|x_count_down[2]~feeder (
// Equation(s):
// \data|x_count_down[2]~feeder_combout  = \data|Add1~21_sumout 

	.dataa(!\data|Add1~21_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|x_count_down[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|x_count_down[2]~feeder .extended_lut = "off";
defparam \data|x_count_down[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \data|x_count_down[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y43_N29
dffeas \data|x_count_down[2] (
	.clk(\control|current.draw~q ),
	.d(\data|x_count_down[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|x_count_down [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data|x_count_down[2] .is_wysiwyg = "true";
defparam \data|x_count_down[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N24
cyclonev_lcell_comb \data|H~2 (
// Equation(s):
// \data|H~2_combout  = ( !\data|x_count_down [0] & ( (!\data|x_count_down [2] & !\data|x_count_down [1]) ) )

	.dataa(gnd),
	.datab(!\data|x_count_down [2]),
	.datac(!\data|x_count_down [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|x_count_down [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|H~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|H~2 .extended_lut = "off";
defparam \data|H~2 .lut_mask = 64'hC0C0C0C000000000;
defparam \data|H~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N39
cyclonev_lcell_comb \data|Add1~25 (
// Equation(s):
// \data|Add1~25_sumout  = SUM(( \data|x_count_down [3] ) + ( VCC ) + ( \data|Add1~22  ))
// \data|Add1~26  = CARRY(( \data|x_count_down [3] ) + ( VCC ) + ( \data|Add1~22  ))

	.dataa(!\data|x_count_down [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add1~25_sumout ),
	.cout(\data|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \data|Add1~25 .extended_lut = "off";
defparam \data|Add1~25 .lut_mask = 64'h0000000000005555;
defparam \data|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N21
cyclonev_lcell_comb \data|x_count_down[3]~feeder (
// Equation(s):
// \data|x_count_down[3]~feeder_combout  = \data|Add1~25_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|Add1~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|x_count_down[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|x_count_down[3]~feeder .extended_lut = "off";
defparam \data|x_count_down[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \data|x_count_down[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y43_N23
dffeas \data|x_count_down[3] (
	.clk(\control|current.draw~q ),
	.d(\data|x_count_down[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|x_count_down [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data|x_count_down[3] .is_wysiwyg = "true";
defparam \data|x_count_down[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N42
cyclonev_lcell_comb \data|Add1~29 (
// Equation(s):
// \data|Add1~29_sumout  = SUM(( \data|x_count_down [4] ) + ( VCC ) + ( \data|Add1~26  ))
// \data|Add1~30  = CARRY(( \data|x_count_down [4] ) + ( VCC ) + ( \data|Add1~26  ))

	.dataa(gnd),
	.datab(!\data|x_count_down [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add1~29_sumout ),
	.cout(\data|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \data|Add1~29 .extended_lut = "off";
defparam \data|Add1~29 .lut_mask = 64'h0000000000003333;
defparam \data|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N6
cyclonev_lcell_comb \data|x_count_down[4]~feeder (
// Equation(s):
// \data|x_count_down[4]~feeder_combout  = \data|Add1~29_sumout 

	.dataa(gnd),
	.datab(!\data|Add1~29_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|x_count_down[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|x_count_down[4]~feeder .extended_lut = "off";
defparam \data|x_count_down[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \data|x_count_down[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y43_N8
dffeas \data|x_count_down[4] (
	.clk(\control|current.draw~q ),
	.d(\data|x_count_down[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|x_count_down [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data|x_count_down[4] .is_wysiwyg = "true";
defparam \data|x_count_down[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N45
cyclonev_lcell_comb \data|Add1~9 (
// Equation(s):
// \data|Add1~9_sumout  = SUM(( \data|x_count_down [5] ) + ( VCC ) + ( \data|Add1~30  ))
// \data|Add1~10  = CARRY(( \data|x_count_down [5] ) + ( VCC ) + ( \data|Add1~30  ))

	.dataa(!\data|x_count_down [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add1~9_sumout ),
	.cout(\data|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \data|Add1~9 .extended_lut = "off";
defparam \data|Add1~9 .lut_mask = 64'h0000000000005555;
defparam \data|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N24
cyclonev_lcell_comb \data|x_count_down[5]~feeder (
// Equation(s):
// \data|x_count_down[5]~feeder_combout  = \data|Add1~9_sumout 

	.dataa(gnd),
	.datab(!\data|Add1~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|x_count_down[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|x_count_down[5]~feeder .extended_lut = "off";
defparam \data|x_count_down[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \data|x_count_down[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y43_N26
dffeas \data|x_count_down[5] (
	.clk(\control|current.draw~q ),
	.d(\data|x_count_down[5]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|x_count_down [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data|x_count_down[5] .is_wysiwyg = "true";
defparam \data|x_count_down[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N48
cyclonev_lcell_comb \data|Add1~5 (
// Equation(s):
// \data|Add1~5_sumout  = SUM(( \data|x_count_down [6] ) + ( VCC ) + ( \data|Add1~10  ))
// \data|Add1~6  = CARRY(( \data|x_count_down [6] ) + ( VCC ) + ( \data|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|x_count_down [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add1~5_sumout ),
	.cout(\data|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \data|Add1~5 .extended_lut = "off";
defparam \data|Add1~5 .lut_mask = 64'h0000000000000F0F;
defparam \data|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N54
cyclonev_lcell_comb \data|x_count_down[6]~feeder (
// Equation(s):
// \data|x_count_down[6]~feeder_combout  = \data|Add1~5_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|Add1~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|x_count_down[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|x_count_down[6]~feeder .extended_lut = "off";
defparam \data|x_count_down[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \data|x_count_down[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y43_N56
dffeas \data|x_count_down[6] (
	.clk(\control|current.draw~q ),
	.d(\data|x_count_down[6]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|x_count_down [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data|x_count_down[6] .is_wysiwyg = "true";
defparam \data|x_count_down[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N51
cyclonev_lcell_comb \data|Add1~1 (
// Equation(s):
// \data|Add1~1_sumout  = SUM(( \data|x_count_down [7] ) + ( VCC ) + ( \data|Add1~6  ))

	.dataa(!\data|x_count_down [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|Add1~1 .extended_lut = "off";
defparam \data|Add1~1 .lut_mask = 64'h0000000000005555;
defparam \data|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N18
cyclonev_lcell_comb \data|x_count_down[7]~feeder (
// Equation(s):
// \data|x_count_down[7]~feeder_combout  = \data|Add1~1_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|x_count_down[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|x_count_down[7]~feeder .extended_lut = "off";
defparam \data|x_count_down[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \data|x_count_down[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y43_N20
dffeas \data|x_count_down[7] (
	.clk(\control|current.draw~q ),
	.d(\data|x_count_down[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|x_count_down [7]),
	.prn(vcc));
// synopsys translate_off
defparam \data|x_count_down[7] .is_wysiwyg = "true";
defparam \data|x_count_down[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y44_N27
cyclonev_lcell_comb \data|H~1 (
// Equation(s):
// \data|H~1_combout  = ( !\data|x_count_down [4] & ( !\data|H~q  & ( (!\data|x_count_down [6] & (!\data|x_count_down [5] & !\data|x_count_down [7])) ) ) )

	.dataa(!\data|x_count_down [6]),
	.datab(!\data|x_count_down [5]),
	.datac(gnd),
	.datad(!\data|x_count_down [7]),
	.datae(!\data|x_count_down [4]),
	.dataf(!\data|H~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|H~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|H~1 .extended_lut = "off";
defparam \data|H~1 .lut_mask = 64'h8800000000000000;
defparam \data|H~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N12
cyclonev_lcell_comb \data|H~3 (
// Equation(s):
// \data|H~3_combout  = ( \data|H~q  & ( \data|x_count_down [3] & ( (!\data|x_count_up [7]) # (\data|H~0_combout ) ) ) ) # ( \data|H~q  & ( !\data|x_count_down [3] & ( (!\data|x_count_up [7]) # (((\data|H~2_combout  & \data|H~1_combout )) # 
// (\data|H~0_combout )) ) ) ) # ( !\data|H~q  & ( !\data|x_count_down [3] & ( (\data|H~2_combout  & \data|H~1_combout ) ) ) )

	.dataa(!\data|x_count_up [7]),
	.datab(!\data|H~0_combout ),
	.datac(!\data|H~2_combout ),
	.datad(!\data|H~1_combout ),
	.datae(!\data|H~q ),
	.dataf(!\data|x_count_down [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|H~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|H~3 .extended_lut = "off";
defparam \data|H~3 .lut_mask = 64'h000FBBBF0000BBBB;
defparam \data|H~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y43_N14
dffeas \data|H (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\data|H~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|H~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|H .is_wysiwyg = "true";
defparam \data|H .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N30
cyclonev_lcell_comb \data|drawSquare|Add2~13 (
// Equation(s):
// \data|drawSquare|Add2~13_sumout  = SUM(( (!\data|H~q  & ((\data|x_count_down [0]))) # (\data|H~q  & (\data|x_count_up [0])) ) + ( \data|drawSquare|count [0] ) + ( !VCC ))
// \data|drawSquare|Add2~14  = CARRY(( (!\data|H~q  & ((\data|x_count_down [0]))) # (\data|H~q  & (\data|x_count_up [0])) ) + ( \data|drawSquare|count [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\data|x_count_up [0]),
	.datac(!\data|H~q ),
	.datad(!\data|x_count_down [0]),
	.datae(gnd),
	.dataf(!\data|drawSquare|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|Add2~13_sumout ),
	.cout(\data|drawSquare|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|Add2~13 .extended_lut = "off";
defparam \data|drawSquare|Add2~13 .lut_mask = 64'h0000FF00000003F3;
defparam \data|drawSquare|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N33
cyclonev_lcell_comb \data|drawSquare|Add2~17 (
// Equation(s):
// \data|drawSquare|Add2~17_sumout  = SUM(( (!\data|H~q  & ((\data|x_count_down [1]))) # (\data|H~q  & (\data|x_count_up [1])) ) + ( \data|drawSquare|count [1] ) + ( \data|drawSquare|Add2~14  ))
// \data|drawSquare|Add2~18  = CARRY(( (!\data|H~q  & ((\data|x_count_down [1]))) # (\data|H~q  & (\data|x_count_up [1])) ) + ( \data|drawSquare|count [1] ) + ( \data|drawSquare|Add2~14  ))

	.dataa(!\data|x_count_up [1]),
	.datab(gnd),
	.datac(!\data|H~q ),
	.datad(!\data|x_count_down [1]),
	.datae(gnd),
	.dataf(!\data|drawSquare|count [1]),
	.datag(gnd),
	.cin(\data|drawSquare|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|Add2~17_sumout ),
	.cout(\data|drawSquare|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|Add2~17 .extended_lut = "off";
defparam \data|drawSquare|Add2~17 .lut_mask = 64'h0000FF00000005F5;
defparam \data|drawSquare|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N36
cyclonev_lcell_comb \data|drawSquare|Add2~21 (
// Equation(s):
// \data|drawSquare|Add2~21_sumout  = SUM(( (!\data|H~q  & ((\data|x_count_down [2]))) # (\data|H~q  & (\data|x_count_up [2])) ) + ( GND ) + ( \data|drawSquare|Add2~18  ))
// \data|drawSquare|Add2~22  = CARRY(( (!\data|H~q  & ((\data|x_count_down [2]))) # (\data|H~q  & (\data|x_count_up [2])) ) + ( GND ) + ( \data|drawSquare|Add2~18  ))

	.dataa(!\data|x_count_up [2]),
	.datab(!\data|H~q ),
	.datac(!\data|x_count_down [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|Add2~21_sumout ),
	.cout(\data|drawSquare|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|Add2~21 .extended_lut = "off";
defparam \data|drawSquare|Add2~21 .lut_mask = 64'h0000FFFF00001D1D;
defparam \data|drawSquare|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N39
cyclonev_lcell_comb \data|drawSquare|Add2~25 (
// Equation(s):
// \data|drawSquare|Add2~25_sumout  = SUM(( (!\data|H~q  & ((\data|x_count_down [3]))) # (\data|H~q  & (\data|x_count_up [3])) ) + ( GND ) + ( \data|drawSquare|Add2~22  ))
// \data|drawSquare|Add2~26  = CARRY(( (!\data|H~q  & ((\data|x_count_down [3]))) # (\data|H~q  & (\data|x_count_up [3])) ) + ( GND ) + ( \data|drawSquare|Add2~22  ))

	.dataa(gnd),
	.datab(!\data|H~q ),
	.datac(!\data|x_count_up [3]),
	.datad(!\data|x_count_down [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|Add2~25_sumout ),
	.cout(\data|drawSquare|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|Add2~25 .extended_lut = "off";
defparam \data|drawSquare|Add2~25 .lut_mask = 64'h0000FFFF000003CF;
defparam \data|drawSquare|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N42
cyclonev_lcell_comb \data|drawSquare|Add2~29 (
// Equation(s):
// \data|drawSquare|Add2~29_sumout  = SUM(( (!\data|H~q  & (\data|x_count_down [4])) # (\data|H~q  & ((\data|x_count_up [4]))) ) + ( GND ) + ( \data|drawSquare|Add2~26  ))
// \data|drawSquare|Add2~30  = CARRY(( (!\data|H~q  & (\data|x_count_down [4])) # (\data|H~q  & ((\data|x_count_up [4]))) ) + ( GND ) + ( \data|drawSquare|Add2~26  ))

	.dataa(!\data|x_count_down [4]),
	.datab(!\data|H~q ),
	.datac(!\data|x_count_up [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|Add2~29_sumout ),
	.cout(\data|drawSquare|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|Add2~29 .extended_lut = "off";
defparam \data|drawSquare|Add2~29 .lut_mask = 64'h0000FFFF00004747;
defparam \data|drawSquare|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N45
cyclonev_lcell_comb \data|drawSquare|Add2~9 (
// Equation(s):
// \data|drawSquare|Add2~9_sumout  = SUM(( (!\data|H~q  & ((\data|x_count_down [5]))) # (\data|H~q  & (\data|x_count_up [5])) ) + ( GND ) + ( \data|drawSquare|Add2~30  ))
// \data|drawSquare|Add2~10  = CARRY(( (!\data|H~q  & ((\data|x_count_down [5]))) # (\data|H~q  & (\data|x_count_up [5])) ) + ( GND ) + ( \data|drawSquare|Add2~30  ))

	.dataa(gnd),
	.datab(!\data|H~q ),
	.datac(!\data|x_count_up [5]),
	.datad(!\data|x_count_down [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|Add2~9_sumout ),
	.cout(\data|drawSquare|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|Add2~9 .extended_lut = "off";
defparam \data|drawSquare|Add2~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \data|drawSquare|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N48
cyclonev_lcell_comb \data|drawSquare|Add2~5 (
// Equation(s):
// \data|drawSquare|Add2~5_sumout  = SUM(( (!\data|H~q  & ((\data|x_count_down [6]))) # (\data|H~q  & (\data|x_count_up [6])) ) + ( GND ) + ( \data|drawSquare|Add2~10  ))
// \data|drawSquare|Add2~6  = CARRY(( (!\data|H~q  & ((\data|x_count_down [6]))) # (\data|H~q  & (\data|x_count_up [6])) ) + ( GND ) + ( \data|drawSquare|Add2~10  ))

	.dataa(!\data|H~q ),
	.datab(gnd),
	.datac(!\data|x_count_up [6]),
	.datad(!\data|x_count_down [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|Add2~5_sumout ),
	.cout(\data|drawSquare|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|Add2~5 .extended_lut = "off";
defparam \data|drawSquare|Add2~5 .lut_mask = 64'h0000FFFF000005AF;
defparam \data|drawSquare|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N51
cyclonev_lcell_comb \data|drawSquare|Add2~1 (
// Equation(s):
// \data|drawSquare|Add2~1_sumout  = SUM(( (!\data|H~q  & ((\data|x_count_down [7]))) # (\data|H~q  & (\data|x_count_up [7])) ) + ( GND ) + ( \data|drawSquare|Add2~6  ))

	.dataa(!\data|H~q ),
	.datab(gnd),
	.datac(!\data|x_count_up [7]),
	.datad(!\data|x_count_down [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|Add2~1 .extended_lut = "off";
defparam \data|drawSquare|Add2~1 .lut_mask = 64'h0000FFFF000005AF;
defparam \data|drawSquare|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y43_N20
dffeas \data|drawSquare|screenCount[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\data|drawSquare|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\control|current.Black~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|screenCount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|screenCount[6] .is_wysiwyg = "true";
defparam \data|drawSquare|screenCount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y43_N45
cyclonev_lcell_comb \data|drawSquare|VGA|writeEn~2 (
// Equation(s):
// \data|drawSquare|VGA|writeEn~2_combout  = ( \data|drawSquare|screenCount [6] & ( (!\data|drawSquare|screenCount [7] & \control|current.Black~q ) ) ) # ( !\data|drawSquare|screenCount [6] & ( (\control|current.Black~q  & ((!\data|drawSquare|screenCount 
// [5]) # (!\data|drawSquare|screenCount [7]))) ) )

	.dataa(!\data|drawSquare|screenCount [5]),
	.datab(gnd),
	.datac(!\data|drawSquare|screenCount [7]),
	.datad(!\control|current.Black~q ),
	.datae(gnd),
	.dataf(!\data|drawSquare|screenCount [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|drawSquare|VGA|writeEn~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|writeEn~2 .extended_lut = "off";
defparam \data|drawSquare|VGA|writeEn~2 .lut_mask = 64'h00FA00FA00F000F0;
defparam \data|drawSquare|VGA|writeEn~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y43_N30
cyclonev_lcell_comb \data|drawSquare|VGA|writeEn~3 (
// Equation(s):
// \data|drawSquare|VGA|writeEn~3_combout  = ( \data|drawSquare|VGA|writeEn~2_combout  & ( \data|drawSquare|Add2~5_sumout  & ( (!\data|drawSquare|VGA|writeEn~1_combout ) # ((\data|drawSquare|VGA|writeEn~0_combout  & !\data|drawSquare|Add2~1_sumout )) ) ) ) # 
// ( !\data|drawSquare|VGA|writeEn~2_combout  & ( \data|drawSquare|Add2~5_sumout  & ( (\data|drawSquare|VGA|writeEn~0_combout  & !\data|drawSquare|Add2~1_sumout ) ) ) ) # ( \data|drawSquare|VGA|writeEn~2_combout  & ( !\data|drawSquare|Add2~5_sumout  & ( 
// (!\data|drawSquare|VGA|writeEn~1_combout ) # ((\data|drawSquare|VGA|writeEn~0_combout  & ((!\data|drawSquare|Add2~9_sumout ) # (!\data|drawSquare|Add2~1_sumout )))) ) ) ) # ( !\data|drawSquare|VGA|writeEn~2_combout  & ( !\data|drawSquare|Add2~5_sumout  & 
// ( (\data|drawSquare|VGA|writeEn~0_combout  & ((!\data|drawSquare|Add2~9_sumout ) # (!\data|drawSquare|Add2~1_sumout ))) ) ) )

	.dataa(!\data|drawSquare|VGA|writeEn~0_combout ),
	.datab(!\data|drawSquare|VGA|writeEn~1_combout ),
	.datac(!\data|drawSquare|Add2~9_sumout ),
	.datad(!\data|drawSquare|Add2~1_sumout ),
	.datae(!\data|drawSquare|VGA|writeEn~2_combout ),
	.dataf(!\data|drawSquare|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|drawSquare|VGA|writeEn~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|writeEn~3 .extended_lut = "off";
defparam \data|drawSquare|VGA|writeEn~3 .lut_mask = 64'h5550DDDC5500DDCC;
defparam \data|drawSquare|VGA|writeEn~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y43_N30
cyclonev_lcell_comb \data|drawSquare|VGA|user_input_translator|Add1~1 (
// Equation(s):
// \data|drawSquare|VGA|user_input_translator|Add1~1_sumout  = SUM(( (!\control|current.Black~q  & ((\data|drawSquare|Add2~1_sumout ))) # (\control|current.Black~q  & (\data|drawSquare|screenCount [7])) ) + ( (!\control|current.Black~q  & 
// ((\data|drawSquare|Add3~17_sumout ))) # (\control|current.Black~q  & (\data|drawSquare|screenCount [10])) ) + ( !VCC ))
// \data|drawSquare|VGA|user_input_translator|Add1~2  = CARRY(( (!\control|current.Black~q  & ((\data|drawSquare|Add2~1_sumout ))) # (\control|current.Black~q  & (\data|drawSquare|screenCount [7])) ) + ( (!\control|current.Black~q  & 
// ((\data|drawSquare|Add3~17_sumout ))) # (\control|current.Black~q  & (\data|drawSquare|screenCount [10])) ) + ( !VCC ))

	.dataa(!\data|drawSquare|screenCount [10]),
	.datab(!\control|current.Black~q ),
	.datac(!\data|drawSquare|screenCount [7]),
	.datad(!\data|drawSquare|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\data|drawSquare|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|VGA|user_input_translator|Add1~1_sumout ),
	.cout(\data|drawSquare|VGA|user_input_translator|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|user_input_translator|Add1~1 .extended_lut = "off";
defparam \data|drawSquare|VGA|user_input_translator|Add1~1 .lut_mask = 64'h0000EE22000003CF;
defparam \data|drawSquare|VGA|user_input_translator|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y43_N33
cyclonev_lcell_comb \data|drawSquare|VGA|user_input_translator|Add1~5 (
// Equation(s):
// \data|drawSquare|VGA|user_input_translator|Add1~5_sumout  = SUM(( (!\control|current.Black~q  & ((\data|drawSquare|Add3~13_sumout ))) # (\control|current.Black~q  & (\data|drawSquare|screenCount [11])) ) + ( GND ) + ( 
// \data|drawSquare|VGA|user_input_translator|Add1~2  ))
// \data|drawSquare|VGA|user_input_translator|Add1~6  = CARRY(( (!\control|current.Black~q  & ((\data|drawSquare|Add3~13_sumout ))) # (\control|current.Black~q  & (\data|drawSquare|screenCount [11])) ) + ( GND ) + ( 
// \data|drawSquare|VGA|user_input_translator|Add1~2  ))

	.dataa(gnd),
	.datab(!\control|current.Black~q ),
	.datac(!\data|drawSquare|screenCount [11]),
	.datad(!\data|drawSquare|Add3~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|VGA|user_input_translator|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|VGA|user_input_translator|Add1~5_sumout ),
	.cout(\data|drawSquare|VGA|user_input_translator|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|user_input_translator|Add1~5 .extended_lut = "off";
defparam \data|drawSquare|VGA|user_input_translator|Add1~5 .lut_mask = 64'h0000FFFF000003CF;
defparam \data|drawSquare|VGA|user_input_translator|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y43_N36
cyclonev_lcell_comb \data|drawSquare|VGA|user_input_translator|Add1~9 (
// Equation(s):
// \data|drawSquare|VGA|user_input_translator|Add1~9_sumout  = SUM(( (!\control|current.Black~q  & ((\data|drawSquare|Add3~9_sumout ))) # (\control|current.Black~q  & (\data|drawSquare|screenCount [12])) ) + ( GND ) + ( 
// \data|drawSquare|VGA|user_input_translator|Add1~6  ))
// \data|drawSquare|VGA|user_input_translator|Add1~10  = CARRY(( (!\control|current.Black~q  & ((\data|drawSquare|Add3~9_sumout ))) # (\control|current.Black~q  & (\data|drawSquare|screenCount [12])) ) + ( GND ) + ( 
// \data|drawSquare|VGA|user_input_translator|Add1~6  ))

	.dataa(gnd),
	.datab(!\control|current.Black~q ),
	.datac(!\data|drawSquare|screenCount [12]),
	.datad(!\data|drawSquare|Add3~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|VGA|user_input_translator|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|VGA|user_input_translator|Add1~9_sumout ),
	.cout(\data|drawSquare|VGA|user_input_translator|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|user_input_translator|Add1~9 .extended_lut = "off";
defparam \data|drawSquare|VGA|user_input_translator|Add1~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \data|drawSquare|VGA|user_input_translator|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y43_N39
cyclonev_lcell_comb \data|drawSquare|VGA|user_input_translator|Add1~13 (
// Equation(s):
// \data|drawSquare|VGA|user_input_translator|Add1~13_sumout  = SUM(( (!\control|current.Black~q  & ((\data|drawSquare|Add3~5_sumout ))) # (\control|current.Black~q  & (\data|drawSquare|screenCount [13])) ) + ( GND ) + ( 
// \data|drawSquare|VGA|user_input_translator|Add1~10  ))
// \data|drawSquare|VGA|user_input_translator|Add1~14  = CARRY(( (!\control|current.Black~q  & ((\data|drawSquare|Add3~5_sumout ))) # (\control|current.Black~q  & (\data|drawSquare|screenCount [13])) ) + ( GND ) + ( 
// \data|drawSquare|VGA|user_input_translator|Add1~10  ))

	.dataa(!\data|drawSquare|screenCount [13]),
	.datab(!\control|current.Black~q ),
	.datac(!\data|drawSquare|Add3~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|VGA|user_input_translator|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|VGA|user_input_translator|Add1~13_sumout ),
	.cout(\data|drawSquare|VGA|user_input_translator|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|user_input_translator|Add1~13 .extended_lut = "off";
defparam \data|drawSquare|VGA|user_input_translator|Add1~13 .lut_mask = 64'h0000FFFF00001D1D;
defparam \data|drawSquare|VGA|user_input_translator|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y43_N42
cyclonev_lcell_comb \data|drawSquare|VGA|user_input_translator|Add1~17 (
// Equation(s):
// \data|drawSquare|VGA|user_input_translator|Add1~17_sumout  = SUM(( (!\control|current.Black~q  & (\data|drawSquare|Add3~1_sumout )) # (\control|current.Black~q  & ((\data|drawSquare|screenCount [14]))) ) + ( GND ) + ( 
// \data|drawSquare|VGA|user_input_translator|Add1~14  ))
// \data|drawSquare|VGA|user_input_translator|Add1~18  = CARRY(( (!\control|current.Black~q  & (\data|drawSquare|Add3~1_sumout )) # (\control|current.Black~q  & ((\data|drawSquare|screenCount [14]))) ) + ( GND ) + ( 
// \data|drawSquare|VGA|user_input_translator|Add1~14  ))

	.dataa(!\data|drawSquare|Add3~1_sumout ),
	.datab(!\control|current.Black~q ),
	.datac(!\data|drawSquare|screenCount [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|VGA|user_input_translator|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|VGA|user_input_translator|Add1~17_sumout ),
	.cout(\data|drawSquare|VGA|user_input_translator|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|user_input_translator|Add1~17 .extended_lut = "off";
defparam \data|drawSquare|VGA|user_input_translator|Add1~17 .lut_mask = 64'h0000FFFF00004747;
defparam \data|drawSquare|VGA|user_input_translator|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y43_N45
cyclonev_lcell_comb \data|drawSquare|VGA|user_input_translator|Add1~21 (
// Equation(s):
// \data|drawSquare|VGA|user_input_translator|Add1~21_sumout  = SUM(( GND ) + ( GND ) + ( \data|drawSquare|VGA|user_input_translator|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|VGA|user_input_translator|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|VGA|user_input_translator|Add1~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|user_input_translator|Add1~21 .extended_lut = "off";
defparam \data|drawSquare|VGA|user_input_translator|Add1~21 .lut_mask = 64'h0000FFFF00000000;
defparam \data|drawSquare|VGA|user_input_translator|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y43_N36
cyclonev_lcell_comb \data|drawSquare|y[0]~0 (
// Equation(s):
// \data|drawSquare|y[0]~0_combout  = (!\control|current.Black~q  & ((\data|drawSquare|Add3~21_sumout ))) # (\control|current.Black~q  & (\data|drawSquare|screenCount [8]))

	.dataa(!\data|drawSquare|screenCount [8]),
	.datab(gnd),
	.datac(!\data|drawSquare|Add3~21_sumout ),
	.datad(!\control|current.Black~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|drawSquare|y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|y[0]~0 .extended_lut = "off";
defparam \data|drawSquare|y[0]~0 .lut_mask = 64'h0F550F550F550F55;
defparam \data|drawSquare|y[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y43_N0
cyclonev_lcell_comb \data|drawSquare|VGA|user_input_translator|Add0~9 (
// Equation(s):
// \data|drawSquare|VGA|user_input_translator|Add0~9_sumout  = SUM(( \data|drawSquare|y[0]~0_combout  ) + ( (!\control|current.Black~q  & ((\data|drawSquare|Add2~9_sumout ))) # (\control|current.Black~q  & (\data|drawSquare|screenCount [5])) ) + ( !VCC ))
// \data|drawSquare|VGA|user_input_translator|Add0~10  = CARRY(( \data|drawSquare|y[0]~0_combout  ) + ( (!\control|current.Black~q  & ((\data|drawSquare|Add2~9_sumout ))) # (\control|current.Black~q  & (\data|drawSquare|screenCount [5])) ) + ( !VCC ))

	.dataa(!\control|current.Black~q ),
	.datab(gnd),
	.datac(!\data|drawSquare|screenCount [5]),
	.datad(!\data|drawSquare|y[0]~0_combout ),
	.datae(gnd),
	.dataf(!\data|drawSquare|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|VGA|user_input_translator|Add0~9_sumout ),
	.cout(\data|drawSquare|VGA|user_input_translator|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|user_input_translator|Add0~9 .extended_lut = "off";
defparam \data|drawSquare|VGA|user_input_translator|Add0~9 .lut_mask = 64'h0000FA50000000FF;
defparam \data|drawSquare|VGA|user_input_translator|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y43_N3
cyclonev_lcell_comb \data|drawSquare|VGA|user_input_translator|Add0~13 (
// Equation(s):
// \data|drawSquare|VGA|user_input_translator|Add0~13_sumout  = SUM(( (!\control|current.Black~q  & ((\data|drawSquare|Add3~25_sumout ))) # (\control|current.Black~q  & (\data|drawSquare|screenCount [9])) ) + ( (!\control|current.Black~q  & 
// ((\data|drawSquare|Add2~5_sumout ))) # (\control|current.Black~q  & (\data|drawSquare|screenCount [6])) ) + ( \data|drawSquare|VGA|user_input_translator|Add0~10  ))
// \data|drawSquare|VGA|user_input_translator|Add0~14  = CARRY(( (!\control|current.Black~q  & ((\data|drawSquare|Add3~25_sumout ))) # (\control|current.Black~q  & (\data|drawSquare|screenCount [9])) ) + ( (!\control|current.Black~q  & 
// ((\data|drawSquare|Add2~5_sumout ))) # (\control|current.Black~q  & (\data|drawSquare|screenCount [6])) ) + ( \data|drawSquare|VGA|user_input_translator|Add0~10  ))

	.dataa(!\control|current.Black~q ),
	.datab(!\data|drawSquare|screenCount [9]),
	.datac(!\data|drawSquare|screenCount [6]),
	.datad(!\data|drawSquare|Add3~25_sumout ),
	.datae(gnd),
	.dataf(!\data|drawSquare|Add2~5_sumout ),
	.datag(gnd),
	.cin(\data|drawSquare|VGA|user_input_translator|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|VGA|user_input_translator|Add0~13_sumout ),
	.cout(\data|drawSquare|VGA|user_input_translator|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|user_input_translator|Add0~13 .extended_lut = "off";
defparam \data|drawSquare|VGA|user_input_translator|Add0~13 .lut_mask = 64'h0000FA50000011BB;
defparam \data|drawSquare|VGA|user_input_translator|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y43_N6
cyclonev_lcell_comb \data|drawSquare|VGA|user_input_translator|Add0~17 (
// Equation(s):
// \data|drawSquare|VGA|user_input_translator|Add0~17_sumout  = SUM(( (!\control|current.Black~q  & ((\data|drawSquare|Add3~21_sumout ))) # (\control|current.Black~q  & (\data|drawSquare|screenCount [8])) ) + ( 
// \data|drawSquare|VGA|user_input_translator|Add1~1_sumout  ) + ( \data|drawSquare|VGA|user_input_translator|Add0~14  ))
// \data|drawSquare|VGA|user_input_translator|Add0~18  = CARRY(( (!\control|current.Black~q  & ((\data|drawSquare|Add3~21_sumout ))) # (\control|current.Black~q  & (\data|drawSquare|screenCount [8])) ) + ( 
// \data|drawSquare|VGA|user_input_translator|Add1~1_sumout  ) + ( \data|drawSquare|VGA|user_input_translator|Add0~14  ))

	.dataa(!\control|current.Black~q ),
	.datab(gnd),
	.datac(!\data|drawSquare|screenCount [8]),
	.datad(!\data|drawSquare|Add3~21_sumout ),
	.datae(gnd),
	.dataf(!\data|drawSquare|VGA|user_input_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(\data|drawSquare|VGA|user_input_translator|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|VGA|user_input_translator|Add0~17_sumout ),
	.cout(\data|drawSquare|VGA|user_input_translator|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|user_input_translator|Add0~17 .extended_lut = "off";
defparam \data|drawSquare|VGA|user_input_translator|Add0~17 .lut_mask = 64'h0000FF00000005AF;
defparam \data|drawSquare|VGA|user_input_translator|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y43_N9
cyclonev_lcell_comb \data|drawSquare|VGA|user_input_translator|Add0~21 (
// Equation(s):
// \data|drawSquare|VGA|user_input_translator|Add0~21_sumout  = SUM(( \data|drawSquare|VGA|user_input_translator|Add1~5_sumout  ) + ( (!\control|current.Black~q  & ((\data|drawSquare|Add3~25_sumout ))) # (\control|current.Black~q  & 
// (\data|drawSquare|screenCount [9])) ) + ( \data|drawSquare|VGA|user_input_translator|Add0~18  ))
// \data|drawSquare|VGA|user_input_translator|Add0~22  = CARRY(( \data|drawSquare|VGA|user_input_translator|Add1~5_sumout  ) + ( (!\control|current.Black~q  & ((\data|drawSquare|Add3~25_sumout ))) # (\control|current.Black~q  & (\data|drawSquare|screenCount 
// [9])) ) + ( \data|drawSquare|VGA|user_input_translator|Add0~18  ))

	.dataa(!\control|current.Black~q ),
	.datab(!\data|drawSquare|screenCount [9]),
	.datac(!\data|drawSquare|Add3~25_sumout ),
	.datad(!\data|drawSquare|VGA|user_input_translator|Add1~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|VGA|user_input_translator|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|VGA|user_input_translator|Add0~21_sumout ),
	.cout(\data|drawSquare|VGA|user_input_translator|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|user_input_translator|Add0~21 .extended_lut = "off";
defparam \data|drawSquare|VGA|user_input_translator|Add0~21 .lut_mask = 64'h0000E4E4000000FF;
defparam \data|drawSquare|VGA|user_input_translator|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y43_N12
cyclonev_lcell_comb \data|drawSquare|VGA|user_input_translator|Add0~25 (
// Equation(s):
// \data|drawSquare|VGA|user_input_translator|Add0~25_sumout  = SUM(( \data|drawSquare|VGA|user_input_translator|Add1~9_sumout  ) + ( (!\control|current.Black~q  & ((\data|drawSquare|Add3~17_sumout ))) # (\control|current.Black~q  & 
// (\data|drawSquare|screenCount [10])) ) + ( \data|drawSquare|VGA|user_input_translator|Add0~22  ))
// \data|drawSquare|VGA|user_input_translator|Add0~26  = CARRY(( \data|drawSquare|VGA|user_input_translator|Add1~9_sumout  ) + ( (!\control|current.Black~q  & ((\data|drawSquare|Add3~17_sumout ))) # (\control|current.Black~q  & (\data|drawSquare|screenCount 
// [10])) ) + ( \data|drawSquare|VGA|user_input_translator|Add0~22  ))

	.dataa(gnd),
	.datab(!\control|current.Black~q ),
	.datac(!\data|drawSquare|screenCount [10]),
	.datad(!\data|drawSquare|VGA|user_input_translator|Add1~9_sumout ),
	.datae(gnd),
	.dataf(!\data|drawSquare|Add3~17_sumout ),
	.datag(gnd),
	.cin(\data|drawSquare|VGA|user_input_translator|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|VGA|user_input_translator|Add0~25_sumout ),
	.cout(\data|drawSquare|VGA|user_input_translator|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|user_input_translator|Add0~25 .extended_lut = "off";
defparam \data|drawSquare|VGA|user_input_translator|Add0~25 .lut_mask = 64'h0000FC30000000FF;
defparam \data|drawSquare|VGA|user_input_translator|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y43_N15
cyclonev_lcell_comb \data|drawSquare|VGA|user_input_translator|Add0~29 (
// Equation(s):
// \data|drawSquare|VGA|user_input_translator|Add0~29_sumout  = SUM(( \data|drawSquare|VGA|user_input_translator|Add1~13_sumout  ) + ( (!\control|current.Black~q  & ((\data|drawSquare|Add3~13_sumout ))) # (\control|current.Black~q  & 
// (\data|drawSquare|screenCount [11])) ) + ( \data|drawSquare|VGA|user_input_translator|Add0~26  ))
// \data|drawSquare|VGA|user_input_translator|Add0~30  = CARRY(( \data|drawSquare|VGA|user_input_translator|Add1~13_sumout  ) + ( (!\control|current.Black~q  & ((\data|drawSquare|Add3~13_sumout ))) # (\control|current.Black~q  & (\data|drawSquare|screenCount 
// [11])) ) + ( \data|drawSquare|VGA|user_input_translator|Add0~26  ))

	.dataa(!\data|drawSquare|screenCount [11]),
	.datab(!\control|current.Black~q ),
	.datac(!\data|drawSquare|Add3~13_sumout ),
	.datad(!\data|drawSquare|VGA|user_input_translator|Add1~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|VGA|user_input_translator|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|VGA|user_input_translator|Add0~29_sumout ),
	.cout(\data|drawSquare|VGA|user_input_translator|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|user_input_translator|Add0~29 .extended_lut = "off";
defparam \data|drawSquare|VGA|user_input_translator|Add0~29 .lut_mask = 64'h0000E2E2000000FF;
defparam \data|drawSquare|VGA|user_input_translator|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y43_N18
cyclonev_lcell_comb \data|drawSquare|VGA|user_input_translator|Add0~33 (
// Equation(s):
// \data|drawSquare|VGA|user_input_translator|Add0~33_sumout  = SUM(( \data|drawSquare|VGA|user_input_translator|Add1~17_sumout  ) + ( (!\control|current.Black~q  & ((\data|drawSquare|Add3~9_sumout ))) # (\control|current.Black~q  & 
// (\data|drawSquare|screenCount [12])) ) + ( \data|drawSquare|VGA|user_input_translator|Add0~30  ))
// \data|drawSquare|VGA|user_input_translator|Add0~34  = CARRY(( \data|drawSquare|VGA|user_input_translator|Add1~17_sumout  ) + ( (!\control|current.Black~q  & ((\data|drawSquare|Add3~9_sumout ))) # (\control|current.Black~q  & (\data|drawSquare|screenCount 
// [12])) ) + ( \data|drawSquare|VGA|user_input_translator|Add0~30  ))

	.dataa(gnd),
	.datab(!\control|current.Black~q ),
	.datac(!\data|drawSquare|screenCount [12]),
	.datad(!\data|drawSquare|VGA|user_input_translator|Add1~17_sumout ),
	.datae(gnd),
	.dataf(!\data|drawSquare|Add3~9_sumout ),
	.datag(gnd),
	.cin(\data|drawSquare|VGA|user_input_translator|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|VGA|user_input_translator|Add0~33_sumout ),
	.cout(\data|drawSquare|VGA|user_input_translator|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|user_input_translator|Add0~33 .extended_lut = "off";
defparam \data|drawSquare|VGA|user_input_translator|Add0~33 .lut_mask = 64'h0000FC30000000FF;
defparam \data|drawSquare|VGA|user_input_translator|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y43_N21
cyclonev_lcell_comb \data|drawSquare|VGA|user_input_translator|Add0~37 (
// Equation(s):
// \data|drawSquare|VGA|user_input_translator|Add0~37_sumout  = SUM(( \data|drawSquare|VGA|user_input_translator|Add1~21_sumout  ) + ( (!\control|current.Black~q  & ((\data|drawSquare|Add3~5_sumout ))) # (\control|current.Black~q  & 
// (\data|drawSquare|screenCount [13])) ) + ( \data|drawSquare|VGA|user_input_translator|Add0~34  ))
// \data|drawSquare|VGA|user_input_translator|Add0~38  = CARRY(( \data|drawSquare|VGA|user_input_translator|Add1~21_sumout  ) + ( (!\control|current.Black~q  & ((\data|drawSquare|Add3~5_sumout ))) # (\control|current.Black~q  & (\data|drawSquare|screenCount 
// [13])) ) + ( \data|drawSquare|VGA|user_input_translator|Add0~34  ))

	.dataa(!\data|drawSquare|screenCount [13]),
	.datab(!\control|current.Black~q ),
	.datac(!\data|drawSquare|Add3~5_sumout ),
	.datad(!\data|drawSquare|VGA|user_input_translator|Add1~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|VGA|user_input_translator|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|VGA|user_input_translator|Add0~37_sumout ),
	.cout(\data|drawSquare|VGA|user_input_translator|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|user_input_translator|Add0~37 .extended_lut = "off";
defparam \data|drawSquare|VGA|user_input_translator|Add0~37 .lut_mask = 64'h0000E2E2000000FF;
defparam \data|drawSquare|VGA|user_input_translator|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y43_N24
cyclonev_lcell_comb \data|drawSquare|VGA|user_input_translator|Add0~5 (
// Equation(s):
// \data|drawSquare|VGA|user_input_translator|Add0~5_sumout  = SUM(( (!\control|current.Black~q  & ((\data|drawSquare|Add3~1_sumout ))) # (\control|current.Black~q  & (\data|drawSquare|screenCount [14])) ) + ( GND ) + ( 
// \data|drawSquare|VGA|user_input_translator|Add0~38  ))
// \data|drawSquare|VGA|user_input_translator|Add0~6  = CARRY(( (!\control|current.Black~q  & ((\data|drawSquare|Add3~1_sumout ))) # (\control|current.Black~q  & (\data|drawSquare|screenCount [14])) ) + ( GND ) + ( 
// \data|drawSquare|VGA|user_input_translator|Add0~38  ))

	.dataa(!\control|current.Black~q ),
	.datab(gnd),
	.datac(!\data|drawSquare|screenCount [14]),
	.datad(!\data|drawSquare|Add3~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|VGA|user_input_translator|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|VGA|user_input_translator|Add0~5_sumout ),
	.cout(\data|drawSquare|VGA|user_input_translator|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|user_input_translator|Add0~5 .extended_lut = "off";
defparam \data|drawSquare|VGA|user_input_translator|Add0~5 .lut_mask = 64'h0000FFFF000005AF;
defparam \data|drawSquare|VGA|user_input_translator|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y43_N27
cyclonev_lcell_comb \data|drawSquare|VGA|user_input_translator|Add0~1 (
// Equation(s):
// \data|drawSquare|VGA|user_input_translator|Add0~1_sumout  = SUM(( GND ) + ( GND ) + ( \data|drawSquare|VGA|user_input_translator|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|VGA|user_input_translator|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|VGA|user_input_translator|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|user_input_translator|Add0~1 .extended_lut = "off";
defparam \data|drawSquare|VGA|user_input_translator|Add0~1 .lut_mask = 64'h0000FFFF00000000;
defparam \data|drawSquare|VGA|user_input_translator|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y43_N54
cyclonev_lcell_comb \data|drawSquare|VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] (
// Equation(s):
// \data|drawSquare|VGA|VideoMemory|auto_generated|decode2|w_anode118w [2] = ( \data|drawSquare|VGA|user_input_translator|Add0~5_sumout  & ( (\data|drawSquare|VGA|writeEn~3_combout  & !\data|drawSquare|VGA|user_input_translator|Add0~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\data|drawSquare|VGA|writeEn~3_combout ),
	.datac(gnd),
	.datad(!\data|drawSquare|VGA|user_input_translator|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\data|drawSquare|VGA|user_input_translator|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|drawSquare|VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .extended_lut = "off";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .lut_mask = 64'h0000000033003300;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y44_N29
dffeas \data|drawSquare|VGA|controller|xCounter[9]~DUPLICATE (
	.clk(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|drawSquare|VGA|controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|drawSquare|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|VGA|controller|xCounter[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|xCounter[9]~DUPLICATE .is_wysiwyg = "true";
defparam \data|drawSquare|VGA|controller|xCounter[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y44_N23
dffeas \data|drawSquare|VGA|controller|xCounter[7]~DUPLICATE (
	.clk(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|drawSquare|VGA|controller|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|drawSquare|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|VGA|controller|xCounter[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|xCounter[7]~DUPLICATE .is_wysiwyg = "true";
defparam \data|drawSquare|VGA|controller|xCounter[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y44_N0
cyclonev_lcell_comb \data|drawSquare|VGA|controller|controller_translator|Add1~9 (
// Equation(s):
// \data|drawSquare|VGA|controller|controller_translator|Add1~9_sumout  = SUM(( !\data|drawSquare|VGA|controller|xCounter[7]~DUPLICATE_q  $ (!\data|drawSquare|VGA|controller|yCounter [2]) ) + ( !VCC ) + ( !VCC ))
// \data|drawSquare|VGA|controller|controller_translator|Add1~10  = CARRY(( !\data|drawSquare|VGA|controller|xCounter[7]~DUPLICATE_q  $ (!\data|drawSquare|VGA|controller|yCounter [2]) ) + ( !VCC ) + ( !VCC ))
// \data|drawSquare|VGA|controller|controller_translator|Add1~11  = SHARE((\data|drawSquare|VGA|controller|xCounter[7]~DUPLICATE_q  & \data|drawSquare|VGA|controller|yCounter [2]))

	.dataa(!\data|drawSquare|VGA|controller|xCounter[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\data|drawSquare|VGA|controller|yCounter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\data|drawSquare|VGA|controller|controller_translator|Add1~9_sumout ),
	.cout(\data|drawSquare|VGA|controller|controller_translator|Add1~10 ),
	.shareout(\data|drawSquare|VGA|controller|controller_translator|Add1~11 ));
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|controller_translator|Add1~9 .extended_lut = "off";
defparam \data|drawSquare|VGA|controller|controller_translator|Add1~9 .lut_mask = 64'h0000050500005A5A;
defparam \data|drawSquare|VGA|controller|controller_translator|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y44_N3
cyclonev_lcell_comb \data|drawSquare|VGA|controller|controller_translator|Add1~13 (
// Equation(s):
// \data|drawSquare|VGA|controller|controller_translator|Add1~13_sumout  = SUM(( !\data|drawSquare|VGA|controller|yCounter [3] $ (!\data|drawSquare|VGA|controller|xCounter [8]) ) + ( \data|drawSquare|VGA|controller|controller_translator|Add1~11  ) + ( 
// \data|drawSquare|VGA|controller|controller_translator|Add1~10  ))
// \data|drawSquare|VGA|controller|controller_translator|Add1~14  = CARRY(( !\data|drawSquare|VGA|controller|yCounter [3] $ (!\data|drawSquare|VGA|controller|xCounter [8]) ) + ( \data|drawSquare|VGA|controller|controller_translator|Add1~11  ) + ( 
// \data|drawSquare|VGA|controller|controller_translator|Add1~10  ))
// \data|drawSquare|VGA|controller|controller_translator|Add1~15  = SHARE((\data|drawSquare|VGA|controller|yCounter [3] & \data|drawSquare|VGA|controller|xCounter [8]))

	.dataa(gnd),
	.datab(!\data|drawSquare|VGA|controller|yCounter [3]),
	.datac(!\data|drawSquare|VGA|controller|xCounter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|VGA|controller|controller_translator|Add1~10 ),
	.sharein(\data|drawSquare|VGA|controller|controller_translator|Add1~11 ),
	.combout(),
	.sumout(\data|drawSquare|VGA|controller|controller_translator|Add1~13_sumout ),
	.cout(\data|drawSquare|VGA|controller|controller_translator|Add1~14 ),
	.shareout(\data|drawSquare|VGA|controller|controller_translator|Add1~15 ));
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|controller_translator|Add1~13 .extended_lut = "off";
defparam \data|drawSquare|VGA|controller|controller_translator|Add1~13 .lut_mask = 64'h0000030300003C3C;
defparam \data|drawSquare|VGA|controller|controller_translator|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y44_N6
cyclonev_lcell_comb \data|drawSquare|VGA|controller|controller_translator|Add1~17 (
// Equation(s):
// \data|drawSquare|VGA|controller|controller_translator|Add1~17_sumout  = SUM(( !\data|drawSquare|VGA|controller|xCounter[9]~DUPLICATE_q  $ (!\data|drawSquare|VGA|controller|yCounter [4] $ (\data|drawSquare|VGA|controller|yCounter [2])) ) + ( 
// \data|drawSquare|VGA|controller|controller_translator|Add1~15  ) + ( \data|drawSquare|VGA|controller|controller_translator|Add1~14  ))
// \data|drawSquare|VGA|controller|controller_translator|Add1~18  = CARRY(( !\data|drawSquare|VGA|controller|xCounter[9]~DUPLICATE_q  $ (!\data|drawSquare|VGA|controller|yCounter [4] $ (\data|drawSquare|VGA|controller|yCounter [2])) ) + ( 
// \data|drawSquare|VGA|controller|controller_translator|Add1~15  ) + ( \data|drawSquare|VGA|controller|controller_translator|Add1~14  ))
// \data|drawSquare|VGA|controller|controller_translator|Add1~19  = SHARE((!\data|drawSquare|VGA|controller|xCounter[9]~DUPLICATE_q  & (\data|drawSquare|VGA|controller|yCounter [4] & \data|drawSquare|VGA|controller|yCounter [2])) # 
// (\data|drawSquare|VGA|controller|xCounter[9]~DUPLICATE_q  & ((\data|drawSquare|VGA|controller|yCounter [2]) # (\data|drawSquare|VGA|controller|yCounter [4]))))

	.dataa(!\data|drawSquare|VGA|controller|xCounter[9]~DUPLICATE_q ),
	.datab(!\data|drawSquare|VGA|controller|yCounter [4]),
	.datac(!\data|drawSquare|VGA|controller|yCounter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|VGA|controller|controller_translator|Add1~14 ),
	.sharein(\data|drawSquare|VGA|controller|controller_translator|Add1~15 ),
	.combout(),
	.sumout(\data|drawSquare|VGA|controller|controller_translator|Add1~17_sumout ),
	.cout(\data|drawSquare|VGA|controller|controller_translator|Add1~18 ),
	.shareout(\data|drawSquare|VGA|controller|controller_translator|Add1~19 ));
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|controller_translator|Add1~17 .extended_lut = "off";
defparam \data|drawSquare|VGA|controller|controller_translator|Add1~17 .lut_mask = 64'h0000171700006969;
defparam \data|drawSquare|VGA|controller|controller_translator|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y44_N9
cyclonev_lcell_comb \data|drawSquare|VGA|controller|controller_translator|Add1~21 (
// Equation(s):
// \data|drawSquare|VGA|controller|controller_translator|Add1~21_sumout  = SUM(( !\data|drawSquare|VGA|controller|yCounter [5] $ (!\data|drawSquare|VGA|controller|yCounter [3]) ) + ( \data|drawSquare|VGA|controller|controller_translator|Add1~19  ) + ( 
// \data|drawSquare|VGA|controller|controller_translator|Add1~18  ))
// \data|drawSquare|VGA|controller|controller_translator|Add1~22  = CARRY(( !\data|drawSquare|VGA|controller|yCounter [5] $ (!\data|drawSquare|VGA|controller|yCounter [3]) ) + ( \data|drawSquare|VGA|controller|controller_translator|Add1~19  ) + ( 
// \data|drawSquare|VGA|controller|controller_translator|Add1~18  ))
// \data|drawSquare|VGA|controller|controller_translator|Add1~23  = SHARE((\data|drawSquare|VGA|controller|yCounter [5] & \data|drawSquare|VGA|controller|yCounter [3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|drawSquare|VGA|controller|yCounter [5]),
	.datad(!\data|drawSquare|VGA|controller|yCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|VGA|controller|controller_translator|Add1~18 ),
	.sharein(\data|drawSquare|VGA|controller|controller_translator|Add1~19 ),
	.combout(),
	.sumout(\data|drawSquare|VGA|controller|controller_translator|Add1~21_sumout ),
	.cout(\data|drawSquare|VGA|controller|controller_translator|Add1~22 ),
	.shareout(\data|drawSquare|VGA|controller|controller_translator|Add1~23 ));
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|controller_translator|Add1~21 .extended_lut = "off";
defparam \data|drawSquare|VGA|controller|controller_translator|Add1~21 .lut_mask = 64'h0000000F00000FF0;
defparam \data|drawSquare|VGA|controller|controller_translator|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y44_N12
cyclonev_lcell_comb \data|drawSquare|VGA|controller|controller_translator|Add1~25 (
// Equation(s):
// \data|drawSquare|VGA|controller|controller_translator|Add1~25_sumout  = SUM(( !\data|drawSquare|VGA|controller|yCounter [6] $ (!\data|drawSquare|VGA|controller|yCounter [4]) ) + ( \data|drawSquare|VGA|controller|controller_translator|Add1~23  ) + ( 
// \data|drawSquare|VGA|controller|controller_translator|Add1~22  ))
// \data|drawSquare|VGA|controller|controller_translator|Add1~26  = CARRY(( !\data|drawSquare|VGA|controller|yCounter [6] $ (!\data|drawSquare|VGA|controller|yCounter [4]) ) + ( \data|drawSquare|VGA|controller|controller_translator|Add1~23  ) + ( 
// \data|drawSquare|VGA|controller|controller_translator|Add1~22  ))
// \data|drawSquare|VGA|controller|controller_translator|Add1~27  = SHARE((\data|drawSquare|VGA|controller|yCounter [6] & \data|drawSquare|VGA|controller|yCounter [4]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|drawSquare|VGA|controller|yCounter [6]),
	.datad(!\data|drawSquare|VGA|controller|yCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|VGA|controller|controller_translator|Add1~22 ),
	.sharein(\data|drawSquare|VGA|controller|controller_translator|Add1~23 ),
	.combout(),
	.sumout(\data|drawSquare|VGA|controller|controller_translator|Add1~25_sumout ),
	.cout(\data|drawSquare|VGA|controller|controller_translator|Add1~26 ),
	.shareout(\data|drawSquare|VGA|controller|controller_translator|Add1~27 ));
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|controller_translator|Add1~25 .extended_lut = "off";
defparam \data|drawSquare|VGA|controller|controller_translator|Add1~25 .lut_mask = 64'h0000000F00000FF0;
defparam \data|drawSquare|VGA|controller|controller_translator|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y44_N15
cyclonev_lcell_comb \data|drawSquare|VGA|controller|controller_translator|Add1~29 (
// Equation(s):
// \data|drawSquare|VGA|controller|controller_translator|Add1~29_sumout  = SUM(( !\data|drawSquare|VGA|controller|yCounter [5] $ (!\data|drawSquare|VGA|controller|yCounter [7]) ) + ( \data|drawSquare|VGA|controller|controller_translator|Add1~27  ) + ( 
// \data|drawSquare|VGA|controller|controller_translator|Add1~26  ))
// \data|drawSquare|VGA|controller|controller_translator|Add1~30  = CARRY(( !\data|drawSquare|VGA|controller|yCounter [5] $ (!\data|drawSquare|VGA|controller|yCounter [7]) ) + ( \data|drawSquare|VGA|controller|controller_translator|Add1~27  ) + ( 
// \data|drawSquare|VGA|controller|controller_translator|Add1~26  ))
// \data|drawSquare|VGA|controller|controller_translator|Add1~31  = SHARE((\data|drawSquare|VGA|controller|yCounter [5] & \data|drawSquare|VGA|controller|yCounter [7]))

	.dataa(gnd),
	.datab(!\data|drawSquare|VGA|controller|yCounter [5]),
	.datac(!\data|drawSquare|VGA|controller|yCounter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|VGA|controller|controller_translator|Add1~26 ),
	.sharein(\data|drawSquare|VGA|controller|controller_translator|Add1~27 ),
	.combout(),
	.sumout(\data|drawSquare|VGA|controller|controller_translator|Add1~29_sumout ),
	.cout(\data|drawSquare|VGA|controller|controller_translator|Add1~30 ),
	.shareout(\data|drawSquare|VGA|controller|controller_translator|Add1~31 ));
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|controller_translator|Add1~29 .extended_lut = "off";
defparam \data|drawSquare|VGA|controller|controller_translator|Add1~29 .lut_mask = 64'h0000030300003C3C;
defparam \data|drawSquare|VGA|controller|controller_translator|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y44_N18
cyclonev_lcell_comb \data|drawSquare|VGA|controller|controller_translator|Add1~33 (
// Equation(s):
// \data|drawSquare|VGA|controller|controller_translator|Add1~33_sumout  = SUM(( !\data|drawSquare|VGA|controller|yCounter [8] $ (!\data|drawSquare|VGA|controller|yCounter [6]) ) + ( \data|drawSquare|VGA|controller|controller_translator|Add1~31  ) + ( 
// \data|drawSquare|VGA|controller|controller_translator|Add1~30  ))
// \data|drawSquare|VGA|controller|controller_translator|Add1~34  = CARRY(( !\data|drawSquare|VGA|controller|yCounter [8] $ (!\data|drawSquare|VGA|controller|yCounter [6]) ) + ( \data|drawSquare|VGA|controller|controller_translator|Add1~31  ) + ( 
// \data|drawSquare|VGA|controller|controller_translator|Add1~30  ))
// \data|drawSquare|VGA|controller|controller_translator|Add1~35  = SHARE((\data|drawSquare|VGA|controller|yCounter [8] & \data|drawSquare|VGA|controller|yCounter [6]))

	.dataa(gnd),
	.datab(!\data|drawSquare|VGA|controller|yCounter [8]),
	.datac(!\data|drawSquare|VGA|controller|yCounter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|VGA|controller|controller_translator|Add1~30 ),
	.sharein(\data|drawSquare|VGA|controller|controller_translator|Add1~31 ),
	.combout(),
	.sumout(\data|drawSquare|VGA|controller|controller_translator|Add1~33_sumout ),
	.cout(\data|drawSquare|VGA|controller|controller_translator|Add1~34 ),
	.shareout(\data|drawSquare|VGA|controller|controller_translator|Add1~35 ));
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|controller_translator|Add1~33 .extended_lut = "off";
defparam \data|drawSquare|VGA|controller|controller_translator|Add1~33 .lut_mask = 64'h0000030300003C3C;
defparam \data|drawSquare|VGA|controller|controller_translator|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y44_N21
cyclonev_lcell_comb \data|drawSquare|VGA|controller|controller_translator|Add1~37 (
// Equation(s):
// \data|drawSquare|VGA|controller|controller_translator|Add1~37_sumout  = SUM(( \data|drawSquare|VGA|controller|yCounter [7] ) + ( \data|drawSquare|VGA|controller|controller_translator|Add1~35  ) + ( 
// \data|drawSquare|VGA|controller|controller_translator|Add1~34  ))
// \data|drawSquare|VGA|controller|controller_translator|Add1~38  = CARRY(( \data|drawSquare|VGA|controller|yCounter [7] ) + ( \data|drawSquare|VGA|controller|controller_translator|Add1~35  ) + ( \data|drawSquare|VGA|controller|controller_translator|Add1~34  
// ))
// \data|drawSquare|VGA|controller|controller_translator|Add1~39  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|drawSquare|VGA|controller|yCounter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|VGA|controller|controller_translator|Add1~34 ),
	.sharein(\data|drawSquare|VGA|controller|controller_translator|Add1~35 ),
	.combout(),
	.sumout(\data|drawSquare|VGA|controller|controller_translator|Add1~37_sumout ),
	.cout(\data|drawSquare|VGA|controller|controller_translator|Add1~38 ),
	.shareout(\data|drawSquare|VGA|controller|controller_translator|Add1~39 ));
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|controller_translator|Add1~37 .extended_lut = "off";
defparam \data|drawSquare|VGA|controller|controller_translator|Add1~37 .lut_mask = 64'h0000000000000F0F;
defparam \data|drawSquare|VGA|controller|controller_translator|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y44_N24
cyclonev_lcell_comb \data|drawSquare|VGA|controller|controller_translator|Add1~1 (
// Equation(s):
// \data|drawSquare|VGA|controller|controller_translator|Add1~1_sumout  = SUM(( \data|drawSquare|VGA|controller|yCounter [8] ) + ( \data|drawSquare|VGA|controller|controller_translator|Add1~39  ) + ( 
// \data|drawSquare|VGA|controller|controller_translator|Add1~38  ))
// \data|drawSquare|VGA|controller|controller_translator|Add1~2  = CARRY(( \data|drawSquare|VGA|controller|yCounter [8] ) + ( \data|drawSquare|VGA|controller|controller_translator|Add1~39  ) + ( \data|drawSquare|VGA|controller|controller_translator|Add1~38  
// ))
// \data|drawSquare|VGA|controller|controller_translator|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(!\data|drawSquare|VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|VGA|controller|controller_translator|Add1~38 ),
	.sharein(\data|drawSquare|VGA|controller|controller_translator|Add1~39 ),
	.combout(),
	.sumout(\data|drawSquare|VGA|controller|controller_translator|Add1~1_sumout ),
	.cout(\data|drawSquare|VGA|controller|controller_translator|Add1~2 ),
	.shareout(\data|drawSquare|VGA|controller|controller_translator|Add1~3 ));
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|controller_translator|Add1~1 .extended_lut = "off";
defparam \data|drawSquare|VGA|controller|controller_translator|Add1~1 .lut_mask = 64'h0000000000003333;
defparam \data|drawSquare|VGA|controller|controller_translator|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y44_N27
cyclonev_lcell_comb \data|drawSquare|VGA|controller|controller_translator|Add1~5 (
// Equation(s):
// \data|drawSquare|VGA|controller|controller_translator|Add1~5_sumout  = SUM(( GND ) + ( \data|drawSquare|VGA|controller|controller_translator|Add1~3  ) + ( \data|drawSquare|VGA|controller|controller_translator|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|drawSquare|VGA|controller|controller_translator|Add1~2 ),
	.sharein(\data|drawSquare|VGA|controller|controller_translator|Add1~3 ),
	.combout(),
	.sumout(\data|drawSquare|VGA|controller|controller_translator|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|controller_translator|Add1~5 .extended_lut = "off";
defparam \data|drawSquare|VGA|controller|controller_translator|Add1~5 .lut_mask = 64'h0000000000000000;
defparam \data|drawSquare|VGA|controller|controller_translator|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y42_N12
cyclonev_lcell_comb \data|drawSquare|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] (
// Equation(s):
// \data|drawSquare|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2] = (!\data|drawSquare|VGA|controller|controller_translator|Add1~5_sumout  & \data|drawSquare|VGA|controller|controller_translator|Add1~1_sumout )

	.dataa(!\data|drawSquare|VGA|controller|controller_translator|Add1~5_sumout ),
	.datab(!\data|drawSquare|VGA|controller|controller_translator|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|drawSquare|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .extended_lut = "off";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .lut_mask = 64'h2222222222222222;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y40_N15
cyclonev_lcell_comb \data|drawSquare|colours[2]~0 (
// Equation(s):
// \data|drawSquare|colours[2]~0_combout  = ( \SW[9]~input_o  & ( !\control|current.Black~q  ) )

	.dataa(!\control|current.Black~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|drawSquare|colours[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|colours[2]~0 .extended_lut = "off";
defparam \data|drawSquare|colours[2]~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \data|drawSquare|colours[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N51
cyclonev_lcell_comb \data|drawSquare|x[0]~0 (
// Equation(s):
// \data|drawSquare|x[0]~0_combout  = (!\control|current.Black~q  & (\data|drawSquare|Add2~13_sumout )) # (\control|current.Black~q  & ((\data|drawSquare|screenCount [0])))

	.dataa(!\control|current.Black~q ),
	.datab(gnd),
	.datac(!\data|drawSquare|Add2~13_sumout ),
	.datad(!\data|drawSquare|screenCount [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|drawSquare|x[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|x[0]~0 .extended_lut = "off";
defparam \data|drawSquare|x[0]~0 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \data|drawSquare|x[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N54
cyclonev_lcell_comb \data|drawSquare|x[1]~1 (
// Equation(s):
// \data|drawSquare|x[1]~1_combout  = (!\control|current.Black~q  & (\data|drawSquare|Add2~17_sumout )) # (\control|current.Black~q  & ((\data|drawSquare|screenCount [1])))

	.dataa(!\control|current.Black~q ),
	.datab(gnd),
	.datac(!\data|drawSquare|Add2~17_sumout ),
	.datad(!\data|drawSquare|screenCount [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|drawSquare|x[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|x[1]~1 .extended_lut = "off";
defparam \data|drawSquare|x[1]~1 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \data|drawSquare|x[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N48
cyclonev_lcell_comb \data|drawSquare|x[2]~2 (
// Equation(s):
// \data|drawSquare|x[2]~2_combout  = ( \data|drawSquare|screenCount [2] & ( (\data|drawSquare|Add2~21_sumout ) # (\control|current.Black~q ) ) ) # ( !\data|drawSquare|screenCount [2] & ( (!\control|current.Black~q  & \data|drawSquare|Add2~21_sumout ) ) )

	.dataa(!\control|current.Black~q ),
	.datab(!\data|drawSquare|Add2~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|drawSquare|screenCount [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|drawSquare|x[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|x[2]~2 .extended_lut = "off";
defparam \data|drawSquare|x[2]~2 .lut_mask = 64'h2222222277777777;
defparam \data|drawSquare|x[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N57
cyclonev_lcell_comb \data|drawSquare|x[3]~3 (
// Equation(s):
// \data|drawSquare|x[3]~3_combout  = ( \data|drawSquare|Add2~25_sumout  & ( (!\control|current.Black~q ) # (\data|drawSquare|screenCount [3]) ) ) # ( !\data|drawSquare|Add2~25_sumout  & ( (\control|current.Black~q  & \data|drawSquare|screenCount [3]) ) )

	.dataa(!\control|current.Black~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|drawSquare|screenCount [3]),
	.datae(gnd),
	.dataf(!\data|drawSquare|Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|drawSquare|x[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|x[3]~3 .extended_lut = "off";
defparam \data|drawSquare|x[3]~3 .lut_mask = 64'h00550055AAFFAAFF;
defparam \data|drawSquare|x[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y42_N21
cyclonev_lcell_comb \data|drawSquare|x[4]~4 (
// Equation(s):
// \data|drawSquare|x[4]~4_combout  = ( \data|drawSquare|screenCount [4] & ( (\data|drawSquare|Add2~29_sumout ) # (\control|current.Black~q ) ) ) # ( !\data|drawSquare|screenCount [4] & ( (!\control|current.Black~q  & \data|drawSquare|Add2~29_sumout ) ) )

	.dataa(!\control|current.Black~q ),
	.datab(!\data|drawSquare|Add2~29_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|drawSquare|screenCount [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|drawSquare|x[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|x[4]~4 .extended_lut = "off";
defparam \data|drawSquare|x[4]~4 .lut_mask = 64'h2222222277777777;
defparam \data|drawSquare|x[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y44_N11
dffeas \data|drawSquare|VGA|controller|xCounter[3]~DUPLICATE (
	.clk(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|drawSquare|VGA|controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\data|drawSquare|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|VGA|controller|xCounter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|VGA|controller|xCounter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \data|drawSquare|VGA|controller|xCounter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y45_N0
cyclonev_ram_block \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(\data|drawSquare|VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\data|drawSquare|VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\data|drawSquare|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data|drawSquare|colours[2]~0_combout }),
	.portaaddr({\data|drawSquare|VGA|user_input_translator|Add0~37_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~33_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~29_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~25_sumout ,
\data|drawSquare|VGA|user_input_translator|Add0~21_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~17_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~13_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~9_sumout ,
\data|drawSquare|x[4]~4_combout ,\data|drawSquare|x[3]~3_combout ,\data|drawSquare|x[2]~2_combout ,\data|drawSquare|x[1]~1_combout ,\data|drawSquare|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data|drawSquare|VGA|controller|controller_translator|Add1~37_sumout ,\data|drawSquare|VGA|controller|controller_translator|Add1~33_sumout ,\data|drawSquare|VGA|controller|controller_translator|Add1~29_sumout ,
\data|drawSquare|VGA|controller|controller_translator|Add1~25_sumout ,\data|drawSquare|VGA|controller|controller_translator|Add1~21_sumout ,\data|drawSquare|VGA|controller|controller_translator|Add1~17_sumout ,
\data|drawSquare|VGA|controller|controller_translator|Add1~13_sumout ,\data|drawSquare|VGA|controller|controller_translator|Add1~9_sumout ,\data|drawSquare|VGA|controller|xCounter [6],\data|drawSquare|VGA|controller|xCounter[5]~DUPLICATE_q ,
\data|drawSquare|VGA|controller|xCounter [4],\data|drawSquare|VGA|controller|xCounter[3]~DUPLICATE_q ,\data|drawSquare|VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5 .init_file = "black.mif";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "dataPath3:data|PartII:drawSquare|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 19200;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X28_Y42_N53
dffeas \data|drawSquare|VGA|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\data|drawSquare|VGA|controller|controller_translator|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y42_N54
cyclonev_lcell_comb \data|drawSquare|VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder (
// Equation(s):
// \data|drawSquare|VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout  = ( \data|drawSquare|VGA|VideoMemory|auto_generated|address_reg_b [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|drawSquare|VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|drawSquare|VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder .extended_lut = "off";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y42_N55
dffeas \data|drawSquare|VGA|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\data|drawSquare|VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y43_N42
cyclonev_lcell_comb \data|drawSquare|VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] (
// Equation(s):
// \data|drawSquare|VGA|VideoMemory|auto_generated|decode2|w_anode126w [2] = ( !\data|drawSquare|VGA|user_input_translator|Add0~5_sumout  & ( (\data|drawSquare|VGA|writeEn~3_combout  & \data|drawSquare|VGA|user_input_translator|Add0~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\data|drawSquare|VGA|writeEn~3_combout ),
	.datac(gnd),
	.datad(!\data|drawSquare|VGA|user_input_translator|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\data|drawSquare|VGA|user_input_translator|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|drawSquare|VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .extended_lut = "off";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .lut_mask = 64'h0033003300000000;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y42_N54
cyclonev_lcell_comb \data|drawSquare|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] (
// Equation(s):
// \data|drawSquare|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2] = ( \data|drawSquare|VGA|controller|controller_translator|Add1~5_sumout  & ( !\data|drawSquare|VGA|controller|controller_translator|Add1~1_sumout  ) )

	.dataa(gnd),
	.datab(!\data|drawSquare|VGA|controller|controller_translator|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\data|drawSquare|VGA|controller|controller_translator|Add1~5_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|drawSquare|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .extended_lut = "off";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .lut_mask = 64'h0000CCCC0000CCCC;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y40_N42
cyclonev_lcell_comb \data|drawSquare|colours[1]~1 (
// Equation(s):
// \data|drawSquare|colours[1]~1_combout  = ( \SW[8]~input_o  & ( !\control|current.Black~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|current.Black~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|drawSquare|colours[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|colours[1]~1 .extended_lut = "off";
defparam \data|drawSquare|colours[1]~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \data|drawSquare|colours[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y43_N0
cyclonev_ram_block \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(\data|drawSquare|VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\data|drawSquare|VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\data|drawSquare|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data|drawSquare|colours[2]~0_combout ,\data|drawSquare|colours[1]~1_combout }),
	.portaaddr({\data|drawSquare|VGA|user_input_translator|Add0~33_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~29_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~25_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~21_sumout ,
\data|drawSquare|VGA|user_input_translator|Add0~17_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~13_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~9_sumout ,\data|drawSquare|x[4]~4_combout ,\data|drawSquare|x[3]~3_combout ,
\data|drawSquare|x[2]~2_combout ,\data|drawSquare|x[1]~1_combout ,\data|drawSquare|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\data|drawSquare|VGA|controller|controller_translator|Add1~33_sumout ,\data|drawSquare|VGA|controller|controller_translator|Add1~29_sumout ,\data|drawSquare|VGA|controller|controller_translator|Add1~25_sumout ,
\data|drawSquare|VGA|controller|controller_translator|Add1~21_sumout ,\data|drawSquare|VGA|controller|controller_translator|Add1~17_sumout ,\data|drawSquare|VGA|controller|controller_translator|Add1~13_sumout ,
\data|drawSquare|VGA|controller|controller_translator|Add1~9_sumout ,\data|drawSquare|VGA|controller|xCounter [6],\data|drawSquare|VGA|controller|xCounter[5]~DUPLICATE_q ,\data|drawSquare|VGA|controller|xCounter [4],
\data|drawSquare|VGA|controller|xCounter[3]~DUPLICATE_q ,\data|drawSquare|VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7 .init_file = "black.mif";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "dataPath3:data|PartII:drawSquare|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 4095;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 19200;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y43_N39
cyclonev_lcell_comb \data|drawSquare|VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] (
// Equation(s):
// \data|drawSquare|VGA|VideoMemory|auto_generated|decode2|w_anode105w [2] = ( !\data|drawSquare|VGA|user_input_translator|Add0~5_sumout  & ( (\data|drawSquare|VGA|writeEn~3_combout  & !\data|drawSquare|VGA|user_input_translator|Add0~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\data|drawSquare|VGA|writeEn~3_combout ),
	.datac(gnd),
	.datad(!\data|drawSquare|VGA|user_input_translator|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\data|drawSquare|VGA|user_input_translator|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|drawSquare|VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .extended_lut = "off";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .lut_mask = 64'h3300330000000000;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y42_N15
cyclonev_lcell_comb \data|drawSquare|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] (
// Equation(s):
// \data|drawSquare|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2] = (!\data|drawSquare|VGA|controller|controller_translator|Add1~5_sumout  & !\data|drawSquare|VGA|controller|controller_translator|Add1~1_sumout )

	.dataa(!\data|drawSquare|VGA|controller|controller_translator|Add1~5_sumout ),
	.datab(!\data|drawSquare|VGA|controller|controller_translator|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|drawSquare|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .extended_lut = "off";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .lut_mask = 64'h8888888888888888;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y42_N0
cyclonev_ram_block \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(\data|drawSquare|VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\data|drawSquare|VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\data|drawSquare|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data|drawSquare|colours[2]~0_combout }),
	.portaaddr({\data|drawSquare|VGA|user_input_translator|Add0~37_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~33_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~29_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~25_sumout ,
\data|drawSquare|VGA|user_input_translator|Add0~21_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~17_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~13_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~9_sumout ,
\data|drawSquare|x[4]~4_combout ,\data|drawSquare|x[3]~3_combout ,\data|drawSquare|x[2]~2_combout ,\data|drawSquare|x[1]~1_combout ,\data|drawSquare|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data|drawSquare|VGA|controller|controller_translator|Add1~37_sumout ,\data|drawSquare|VGA|controller|controller_translator|Add1~33_sumout ,\data|drawSquare|VGA|controller|controller_translator|Add1~29_sumout ,
\data|drawSquare|VGA|controller|controller_translator|Add1~25_sumout ,\data|drawSquare|VGA|controller|controller_translator|Add1~21_sumout ,\data|drawSquare|VGA|controller|controller_translator|Add1~17_sumout ,
\data|drawSquare|VGA|controller|controller_translator|Add1~13_sumout ,\data|drawSquare|VGA|controller|controller_translator|Add1~9_sumout ,\data|drawSquare|VGA|controller|xCounter [6],\data|drawSquare|VGA|controller|xCounter[5]~DUPLICATE_q ,
\data|drawSquare|VGA|controller|xCounter [4],\data|drawSquare|VGA|controller|xCounter[3]~DUPLICATE_q ,\data|drawSquare|VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2 .init_file = "black.mif";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "dataPath3:data|PartII:drawSquare|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 19200;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X28_Y42_N11
dffeas \data|drawSquare|VGA|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\data|drawSquare|VGA|controller|controller_translator|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y42_N37
dffeas \data|drawSquare|VGA|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\data|drawSquare|VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|drawSquare|VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y42_N12
cyclonev_lcell_comb \data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 (
// Equation(s):
// \data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout  = ( \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  & ( \data|drawSquare|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a8  ) ) ) # ( !\data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  & ( \data|drawSquare|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a8  ) ) ) # ( \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  & ( !\data|drawSquare|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// (!\data|drawSquare|VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # (\data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ) ) ) ) # ( !\data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  & ( 
// !\data|drawSquare|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (\data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  & \data|drawSquare|VGA|VideoMemory|auto_generated|out_address_reg_b [0]) ) ) )

	.dataa(!\data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.datab(!\data|drawSquare|VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a8 ),
	.datad(gnd),
	.datae(!\data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.dataf(!\data|drawSquare|VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .extended_lut = "off";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .lut_mask = 64'h1111DDDD0F0F0F0F;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y41_N0
cyclonev_ram_block \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(\data|drawSquare|VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\data|drawSquare|VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\data|drawSquare|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data|drawSquare|colours[1]~1_combout }),
	.portaaddr({\data|drawSquare|VGA|user_input_translator|Add0~37_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~33_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~29_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~25_sumout ,
\data|drawSquare|VGA|user_input_translator|Add0~21_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~17_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~13_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~9_sumout ,
\data|drawSquare|x[4]~4_combout ,\data|drawSquare|x[3]~3_combout ,\data|drawSquare|x[2]~2_combout ,\data|drawSquare|x[1]~1_combout ,\data|drawSquare|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data|drawSquare|VGA|controller|controller_translator|Add1~37_sumout ,\data|drawSquare|VGA|controller|controller_translator|Add1~33_sumout ,\data|drawSquare|VGA|controller|controller_translator|Add1~29_sumout ,
\data|drawSquare|VGA|controller|controller_translator|Add1~25_sumout ,\data|drawSquare|VGA|controller|controller_translator|Add1~21_sumout ,\data|drawSquare|VGA|controller|controller_translator|Add1~17_sumout ,
\data|drawSquare|VGA|controller|controller_translator|Add1~13_sumout ,\data|drawSquare|VGA|controller|controller_translator|Add1~9_sumout ,\data|drawSquare|VGA|controller|xCounter [6],\data|drawSquare|VGA|controller|xCounter[5]~DUPLICATE_q ,
\data|drawSquare|VGA|controller|xCounter [4],\data|drawSquare|VGA|controller|xCounter[3]~DUPLICATE_q ,\data|drawSquare|VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1 .init_file = "black.mif";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "dataPath3:data|PartII:drawSquare|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 19200;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y44_N0
cyclonev_ram_block \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(\data|drawSquare|VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\data|drawSquare|VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\data|drawSquare|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data|drawSquare|colours[1]~1_combout }),
	.portaaddr({\data|drawSquare|VGA|user_input_translator|Add0~37_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~33_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~29_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~25_sumout ,
\data|drawSquare|VGA|user_input_translator|Add0~21_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~17_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~13_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~9_sumout ,
\data|drawSquare|x[4]~4_combout ,\data|drawSquare|x[3]~3_combout ,\data|drawSquare|x[2]~2_combout ,\data|drawSquare|x[1]~1_combout ,\data|drawSquare|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data|drawSquare|VGA|controller|controller_translator|Add1~37_sumout ,\data|drawSquare|VGA|controller|controller_translator|Add1~33_sumout ,\data|drawSquare|VGA|controller|controller_translator|Add1~29_sumout ,
\data|drawSquare|VGA|controller|controller_translator|Add1~25_sumout ,\data|drawSquare|VGA|controller|controller_translator|Add1~21_sumout ,\data|drawSquare|VGA|controller|controller_translator|Add1~17_sumout ,
\data|drawSquare|VGA|controller|controller_translator|Add1~13_sumout ,\data|drawSquare|VGA|controller|controller_translator|Add1~9_sumout ,\data|drawSquare|VGA|controller|xCounter [6],\data|drawSquare|VGA|controller|xCounter[5]~DUPLICATE_q ,
\data|drawSquare|VGA|controller|xCounter [4],\data|drawSquare|VGA|controller|xCounter[3]~DUPLICATE_q ,\data|drawSquare|VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4 .init_file = "black.mif";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "dataPath3:data|PartII:drawSquare|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 19200;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y42_N30
cyclonev_lcell_comb \data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 (
// Equation(s):
// \data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout  = ( \data|drawSquare|VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \data|drawSquare|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  ) ) ) # ( !\data|drawSquare|VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \data|drawSquare|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  ) ) ) # ( \data|drawSquare|VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( !\data|drawSquare|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  ) ) ) # ( !\data|drawSquare|VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( !\data|drawSquare|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  ) ) )

	.dataa(!\data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.datab(!\data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.datac(!\data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.datad(gnd),
	.datae(!\data|drawSquare|VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.dataf(!\data|drawSquare|VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 .extended_lut = "off";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 .lut_mask = 64'h33330F0F55555555;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y38_N39
cyclonev_lcell_comb \data|drawSquare|colours[0]~2 (
// Equation(s):
// \data|drawSquare|colours[0]~2_combout  = ( \SW[7]~input_o  & ( !\control|current.Black~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SW[7]~input_o ),
	.dataf(!\control|current.Black~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|drawSquare|colours[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|colours[0]~2 .extended_lut = "off";
defparam \data|drawSquare|colours[0]~2 .lut_mask = 64'h0000FFFF00000000;
defparam \data|drawSquare|colours[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y40_N0
cyclonev_ram_block \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(\data|drawSquare|VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\data|drawSquare|VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\data|drawSquare|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data|drawSquare|colours[0]~2_combout }),
	.portaaddr({\data|drawSquare|VGA|user_input_translator|Add0~37_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~33_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~29_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~25_sumout ,
\data|drawSquare|VGA|user_input_translator|Add0~21_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~17_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~13_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~9_sumout ,
\data|drawSquare|x[4]~4_combout ,\data|drawSquare|x[3]~3_combout ,\data|drawSquare|x[2]~2_combout ,\data|drawSquare|x[1]~1_combout ,\data|drawSquare|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data|drawSquare|VGA|controller|controller_translator|Add1~37_sumout ,\data|drawSquare|VGA|controller|controller_translator|Add1~33_sumout ,\data|drawSquare|VGA|controller|controller_translator|Add1~29_sumout ,
\data|drawSquare|VGA|controller|controller_translator|Add1~25_sumout ,\data|drawSquare|VGA|controller|controller_translator|Add1~21_sumout ,\data|drawSquare|VGA|controller|controller_translator|Add1~17_sumout ,
\data|drawSquare|VGA|controller|controller_translator|Add1~13_sumout ,\data|drawSquare|VGA|controller|controller_translator|Add1~9_sumout ,\data|drawSquare|VGA|controller|xCounter [6],\data|drawSquare|VGA|controller|xCounter[5]~DUPLICATE_q ,
\data|drawSquare|VGA|controller|xCounter [4],\data|drawSquare|VGA|controller|xCounter[3]~DUPLICATE_q ,\data|drawSquare|VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0 .init_file = "black.mif";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "dataPath3:data|PartII:drawSquare|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 19200;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y46_N0
cyclonev_ram_block \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(\data|drawSquare|VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\data|drawSquare|VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\data|drawSquare|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data|drawSquare|colours[0]~2_combout }),
	.portaaddr({\data|drawSquare|VGA|user_input_translator|Add0~37_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~33_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~29_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~25_sumout ,
\data|drawSquare|VGA|user_input_translator|Add0~21_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~17_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~13_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~9_sumout ,
\data|drawSquare|x[4]~4_combout ,\data|drawSquare|x[3]~3_combout ,\data|drawSquare|x[2]~2_combout ,\data|drawSquare|x[1]~1_combout ,\data|drawSquare|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data|drawSquare|VGA|controller|controller_translator|Add1~37_sumout ,\data|drawSquare|VGA|controller|controller_translator|Add1~33_sumout ,\data|drawSquare|VGA|controller|controller_translator|Add1~29_sumout ,
\data|drawSquare|VGA|controller|controller_translator|Add1~25_sumout ,\data|drawSquare|VGA|controller|controller_translator|Add1~21_sumout ,\data|drawSquare|VGA|controller|controller_translator|Add1~17_sumout ,
\data|drawSquare|VGA|controller|controller_translator|Add1~13_sumout ,\data|drawSquare|VGA|controller|controller_translator|Add1~9_sumout ,\data|drawSquare|VGA|controller|xCounter [6],\data|drawSquare|VGA|controller|xCounter[5]~DUPLICATE_q ,
\data|drawSquare|VGA|controller|xCounter [4],\data|drawSquare|VGA|controller|xCounter[3]~DUPLICATE_q ,\data|drawSquare|VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3 .init_file = "black.mif";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "dataPath3:data|PartII:drawSquare|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 19200;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y39_N0
cyclonev_ram_block \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(\data|drawSquare|VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\data|drawSquare|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\data|drawSquare|VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\data|drawSquare|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,\data|drawSquare|colours[0]~2_combout }),
	.portaaddr({\data|drawSquare|VGA|user_input_translator|Add0~33_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~29_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~25_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~21_sumout ,
\data|drawSquare|VGA|user_input_translator|Add0~17_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~13_sumout ,\data|drawSquare|VGA|user_input_translator|Add0~9_sumout ,\data|drawSquare|x[4]~4_combout ,\data|drawSquare|x[3]~3_combout ,
\data|drawSquare|x[2]~2_combout ,\data|drawSquare|x[1]~1_combout ,\data|drawSquare|x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\data|drawSquare|VGA|controller|controller_translator|Add1~33_sumout ,\data|drawSquare|VGA|controller|controller_translator|Add1~29_sumout ,\data|drawSquare|VGA|controller|controller_translator|Add1~25_sumout ,
\data|drawSquare|VGA|controller|controller_translator|Add1~21_sumout ,\data|drawSquare|VGA|controller|controller_translator|Add1~17_sumout ,\data|drawSquare|VGA|controller|controller_translator|Add1~13_sumout ,
\data|drawSquare|VGA|controller|controller_translator|Add1~9_sumout ,\data|drawSquare|VGA|controller|xCounter [6],\data|drawSquare|VGA|controller|xCounter[5]~DUPLICATE_q ,\data|drawSquare|VGA|controller|xCounter [4],
\data|drawSquare|VGA|controller|xCounter[3]~DUPLICATE_q ,\data|drawSquare|VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6 .init_file = "black.mif";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "dataPath3:data|PartII:drawSquare|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 19200;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y42_N15
cyclonev_lcell_comb \data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 (
// Equation(s):
// \data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout  = ( \data|drawSquare|VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \data|drawSquare|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  ) ) ) # ( !\data|drawSquare|VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \data|drawSquare|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  ) ) ) # ( \data|drawSquare|VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( !\data|drawSquare|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  ) ) ) # ( !\data|drawSquare|VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( !\data|drawSquare|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// \data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  ) ) )

	.dataa(!\data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.datab(!\data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.datac(!\data|drawSquare|VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.datad(gnd),
	.datae(!\data|drawSquare|VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.dataf(!\data|drawSquare|VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 .extended_lut = "off";
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 .lut_mask = 64'h555533330F0F0F0F;
defparam \data|drawSquare|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
