// Seed: 261137808
module module_0 (
    input id_0,
    input logic id_1,
    input id_2
);
  logic id_3;
  function id_4;
    input id_5;
    id_3 = 1;
  endfunction
  assign id_3 = id_0;
  logic id_6;
  logic id_7;
endmodule
module module_1 (
    id_1,
    id_2#(
        .id_3(id_4 | 1),
        .id_5(1),
        .id_6(1)
    ),
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  inout id_21;
  output id_20;
  input id_19;
  input id_18;
  input id_17;
  input id_16;
  inout id_15;
  inout id_14;
  output id_13;
  output id_12;
  output id_11;
  output id_10;
  input id_9;
  input id_8;
  output id_7;
  output id_6;
  inout id_5;
  output id_4;
  output id_3;
  input id_2;
  input id_1;
  logic id_26 = id_16;
endmodule
`timescale 1ps / 1ps
