VerilogTest
===========

Just messing around with Verilog

Using simulator Icarus Verilog (iverilog).

Compile: iverilog -o (output) (source)
Run:     vvp (file)
