#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f890d4073f0 .scope module, "regfile_tb" "regfile_tb" 2 5;
 .timescale -9 -11;
v0x7f890d6147d0_0 .var "clk", 0 0;
v0x7f890d614890_0 .var/i "cnt", 31 0;
v0x7f890d614930_0 .var "r1_reg_name", 4 0;
v0x7f890d614a00_0 .net "r1_reg_val", 31 0, v0x7f890d6141f0_0;  1 drivers
v0x7f890d614ab0_0 .var "r2_reg_name", 4 0;
v0x7f890d614b80_0 .net "r2_reg_val", 31 0, v0x7f890d614360_0;  1 drivers
v0x7f890d614c30_0 .var "w_enable", 0 0;
v0x7f890d614ce0_0 .var "w_reg_name", 4 0;
v0x7f890d614d90_0 .var "w_reg_val", 31 0;
S_0x7f890d407560 .scope module, "regfile" "regfile" 2 19, 3 3 0, S_0x7f890d4073f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "r1_reg_name";
    .port_info 2 /OUTPUT 32 "r1_reg_val";
    .port_info 3 /INPUT 5 "r2_reg_name";
    .port_info 4 /OUTPUT 32 "r2_reg_val";
    .port_info 5 /INPUT 1 "w_enable";
    .port_info 6 /INPUT 5 "w_reg_name";
    .port_info 7 /INPUT 32 "w_reg_val";
v0x7f890d604090_0 .net "clk", 0 0, v0x7f890d6147d0_0;  1 drivers
v0x7f890d614140_0 .net "r1_reg_name", 4 0, v0x7f890d614930_0;  1 drivers
v0x7f890d6141f0_0 .var "r1_reg_val", 31 0;
v0x7f890d6142b0_0 .net "r2_reg_name", 4 0, v0x7f890d614ab0_0;  1 drivers
v0x7f890d614360_0 .var "r2_reg_val", 31 0;
v0x7f890d614450 .array "regs", 31 1, 31 0;
v0x7f890d6144f0_0 .net "w_enable", 0 0, v0x7f890d614c30_0;  1 drivers
v0x7f890d614590_0 .net "w_reg_name", 4 0, v0x7f890d614ce0_0;  1 drivers
v0x7f890d614640_0 .net "w_reg_val", 31 0, v0x7f890d614d90_0;  1 drivers
E_0x7f890d413400 .event posedge, v0x7f890d604090_0;
    .scope S_0x7f890d407560;
T_0 ;
    %wait E_0x7f890d413400;
    %load/vec4 v0x7f890d614140_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f890d6141f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f890d614140_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v0x7f890d614450, 4;
    %assign/vec4 v0x7f890d6141f0_0, 0;
T_0.1 ;
    %load/vec4 v0x7f890d6142b0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f890d614360_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7f890d6142b0_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v0x7f890d614450, 4;
    %assign/vec4 v0x7f890d614360_0, 0;
T_0.3 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f890d407560;
T_1 ;
    %wait E_0x7f890d413400;
    %load/vec4 v0x7f890d6144f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7f890d614590_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x7f890d614640_0;
    %load/vec4 v0x7f890d614590_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f890d614450, 0, 4;
T_1.2 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f890d4073f0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f890d6147d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f890d614c30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f890d614890_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x7f890d4073f0;
T_3 ;
    %delay 500, 0;
    %load/vec4 v0x7f890d6147d0_0;
    %inv;
    %assign/vec4 v0x7f890d6147d0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f890d4073f0;
T_4 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f890d614930_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f890d614ab0_0, 0;
    %delay 1000, 0;
    %vpi_call 2 37 "$display", "p1 r %d = %x (0 expected)", v0x7f890d614930_0, v0x7f890d614a00_0 {0 0 0};
    %vpi_call 2 38 "$display", "p2 r %d = %x (0 expected)", v0x7f890d614ab0_0, v0x7f890d614b80_0 {0 0 0};
    %load/vec4 v0x7f890d614a00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x7f890d614890_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f890d614890_0, 0, 32;
    %vpi_call 2 41 "$display", "p1 read zero ok!" {0 0 0};
T_4.0 ;
    %load/vec4 v0x7f890d614b80_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x7f890d614890_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f890d614890_0, 0, 32;
    %vpi_call 2 46 "$display", "p2 read zero ok!" {0 0 0};
T_4.2 ;
    %vpi_call 2 49 "$display", "\000" {0 0 0};
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x7f890d614ce0_0, 0, 5;
    %pushi/vec4 42, 0, 32;
    %store/vec4 v0x7f890d614d90_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f890d614c30_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 56 "$display", "w %d = %x ", v0x7f890d614ce0_0, v0x7f890d614d90_0 {0 0 0};
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7f890d614ce0_0, 0, 5;
    %pushi/vec4 53, 0, 32;
    %store/vec4 v0x7f890d614d90_0, 0, 32;
    %delay 1000, 0;
    %vpi_call 2 62 "$display", "w %d = %x", v0x7f890d614ce0_0, v0x7f890d614d90_0 {0 0 0};
    %vpi_call 2 64 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f890d614c30_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x7f890d614930_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7f890d614ab0_0, 0, 5;
    %delay 1000, 0;
    %vpi_call 2 71 "$display", "p1 r %d = %x (%x expected)", v0x7f890d614930_0, v0x7f890d614a00_0, 32'sb00000000000000000000000000101010 {0 0 0};
    %vpi_call 2 72 "$display", "p2 r %d = %x (%x expected)", v0x7f890d614ab0_0, v0x7f890d614b80_0, 32'sb00000000000000000000000000110101 {0 0 0};
    %load/vec4 v0x7f890d614a00_0;
    %cmpi/e 42, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x7f890d614890_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f890d614890_0, 0, 32;
    %vpi_call 2 76 "$display", "p1 read after write ok!" {0 0 0};
T_4.4 ;
    %load/vec4 v0x7f890d614b80_0;
    %cmpi/e 53, 0, 32;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v0x7f890d614890_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f890d614890_0, 0, 32;
    %vpi_call 2 80 "$display", "p2 read after write ok!" {0 0 0};
T_4.6 ;
    %load/vec4 v0x7f890d614890_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_4.8, 4;
    %vpi_call 2 84 "$display", "\012TEST OK!" {0 0 0};
T_4.8 ;
    %vpi_call 2 87 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "regfile_tb.v";
    "regfile.v";
