/*
** ###################################################################
**     Processors:          MIMX94398AVKE_ca55
**                          MIMX94398AVKE_cm33_core0
**                          MIMX94398AVKE_cm33_core1
**                          MIMX94398AVKE_cm7_core0
**                          MIMX94398AVKE_cm7_core1
**                          MIMX94398AVKJ_ca55
**                          MIMX94398AVKJ_cm33_core0
**                          MIMX94398AVKJ_cm33_core1
**                          MIMX94398AVKJ_cm7_core0
**                          MIMX94398AVKJ_cm7_core1
**                          MIMX94398AVKM_ca55
**                          MIMX94398AVKM_cm33_core0
**                          MIMX94398AVKM_cm33_core1
**                          MIMX94398AVKM_cm7_core0
**                          MIMX94398AVKM_cm7_core1
**                          MIMX94398AVME_ca55
**                          MIMX94398AVME_cm33_core0
**                          MIMX94398AVME_cm33_core1
**                          MIMX94398AVME_cm7_core0
**                          MIMX94398AVME_cm7_core1
**                          MIMX94398AVMJ_ca55
**                          MIMX94398AVMJ_cm33_core0
**                          MIMX94398AVMJ_cm33_core1
**                          MIMX94398AVMJ_cm7_core0
**                          MIMX94398AVMJ_cm7_core1
**                          MIMX94398AVMM_ca55
**                          MIMX94398AVMM_cm33_core0
**                          MIMX94398AVMM_cm33_core1
**                          MIMX94398AVMM_cm7_core0
**                          MIMX94398AVMM_cm7_core1
**                          MIMX94398CVKE_ca55
**                          MIMX94398CVKE_cm33_core0
**                          MIMX94398CVKE_cm33_core1
**                          MIMX94398CVKE_cm7_core0
**                          MIMX94398CVKE_cm7_core1
**                          MIMX94398CVKJ_ca55
**                          MIMX94398CVKJ_cm33_core0
**                          MIMX94398CVKJ_cm33_core1
**                          MIMX94398CVKJ_cm7_core0
**                          MIMX94398CVKJ_cm7_core1
**                          MIMX94398CVKM_ca55
**                          MIMX94398CVKM_cm33_core0
**                          MIMX94398CVKM_cm33_core1
**                          MIMX94398CVKM_cm7_core0
**                          MIMX94398CVKM_cm7_core1
**                          MIMX94398CVME_ca55
**                          MIMX94398CVME_cm33_core0
**                          MIMX94398CVME_cm33_core1
**                          MIMX94398CVME_cm7_core0
**                          MIMX94398CVME_cm7_core1
**                          MIMX94398CVMJ_ca55
**                          MIMX94398CVMJ_cm33_core0
**                          MIMX94398CVMJ_cm33_core1
**                          MIMX94398CVMJ_cm7_core0
**                          MIMX94398CVMJ_cm7_core1
**                          MIMX94398CVMM_ca55
**                          MIMX94398CVMM_cm33_core0
**                          MIMX94398CVMM_cm33_core1
**                          MIMX94398CVMM_cm7_core0
**                          MIMX94398CVMM_cm7_core1
**                          MIMX94398DVKE_ca55
**                          MIMX94398DVKE_cm33_core0
**                          MIMX94398DVKE_cm33_core1
**                          MIMX94398DVKE_cm7_core0
**                          MIMX94398DVKE_cm7_core1
**                          MIMX94398DVKJ_ca55
**                          MIMX94398DVKJ_cm33_core0
**                          MIMX94398DVKJ_cm33_core1
**                          MIMX94398DVKJ_cm7_core0
**                          MIMX94398DVKJ_cm7_core1
**                          MIMX94398DVKM_ca55
**                          MIMX94398DVKM_cm33_core0
**                          MIMX94398DVKM_cm33_core1
**                          MIMX94398DVKM_cm7_core0
**                          MIMX94398DVKM_cm7_core1
**                          MIMX94398DVME_ca55
**                          MIMX94398DVME_cm33_core0
**                          MIMX94398DVME_cm33_core1
**                          MIMX94398DVME_cm7_core0
**                          MIMX94398DVME_cm7_core1
**                          MIMX94398DVMJ_ca55
**                          MIMX94398DVMJ_cm33_core0
**                          MIMX94398DVMJ_cm33_core1
**                          MIMX94398DVMJ_cm7_core0
**                          MIMX94398DVMJ_cm7_core1
**                          MIMX94398DVMM_ca55
**                          MIMX94398DVMM_cm33_core0
**                          MIMX94398DVMM_cm33_core1
**                          MIMX94398DVMM_cm7_core0
**                          MIMX94398DVMM_cm7_core1
**                          MIMX94398XVKE_ca55
**                          MIMX94398XVKE_cm33_core0
**                          MIMX94398XVKE_cm33_core1
**                          MIMX94398XVKE_cm7_core0
**                          MIMX94398XVKE_cm7_core1
**                          MIMX94398XVKJ_ca55
**                          MIMX94398XVKJ_cm33_core0
**                          MIMX94398XVKJ_cm33_core1
**                          MIMX94398XVKJ_cm7_core0
**                          MIMX94398XVKJ_cm7_core1
**                          MIMX94398XVKM_ca55
**                          MIMX94398XVKM_cm33_core0
**                          MIMX94398XVKM_cm33_core1
**                          MIMX94398XVKM_cm7_core0
**                          MIMX94398XVKM_cm7_core1
**                          MIMX94398XVME_ca55
**                          MIMX94398XVME_cm33_core0
**                          MIMX94398XVME_cm33_core1
**                          MIMX94398XVME_cm7_core0
**                          MIMX94398XVME_cm7_core1
**                          MIMX94398XVMJ_ca55
**                          MIMX94398XVMJ_cm33_core0
**                          MIMX94398XVMJ_cm33_core1
**                          MIMX94398XVMJ_cm7_core0
**                          MIMX94398XVMJ_cm7_core1
**                          MIMX94398XVMM_ca55
**                          MIMX94398XVMM_cm33_core0
**                          MIMX94398XVMM_cm33_core1
**                          MIMX94398XVMM_cm7_core0
**                          MIMX94398XVMM_cm7_core1
**
**     Version:             rev. 1.0, 2023-11-01
**     Build:               b250109
**
**     Abstract:
**         CMSIS Peripheral Access Layer for BLK_CTRL_WAKEUPMIX
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-11-01)
**         Initial version.
**         core name and core alias name
**         +---------------------------------------------------------------------+
**         | core name  |                  core alias name                       |
**         +---------------------------------------------------------------------+
**         | cm33_core0 | m33, cm33                                              |
**         +---------------------------------------------------------------------+
**         | cm33_core1 | m33_2, cm33_2, cm33_sync, netcmix_cm33                 |
**         +---------------------------------------------------------------------+
**         | cm7_core0  | m7, cm7                                                |
**         +---------------------------------------------------------------------+
**         | cm7_core1  | m7_2, cm7_2                                            |
**         +---------------------------------------------------------------------+
**         | ca55_core0 | a55, ca55, a55_0, ca55_0                               |
**         +---------------------------------------------------------------------+
**         | ca55_core1 | a55, ca55, a55_1, ca55_1                               |
**         +---------------------------------------------------------------------+
**         | ca55_core2 | a55, ca55, a55_2, ca55_2                               |
**         +---------------------------------------------------------------------+
**         | ca55_core3 | a55, ca55, a55_3, ca55_3                               |
**         +---------------------------------------------------------------------+
**
** ###################################################################
*/

/*!
 * @file BLK_CTRL_WAKEUPMIX.h
 * @version 1.0
 * @date 2023-11-01
 * @brief CMSIS Peripheral Access Layer for BLK_CTRL_WAKEUPMIX
 *
 * CMSIS Peripheral Access Layer for BLK_CTRL_WAKEUPMIX
 */

#if !defined(BLK_CTRL_WAKEUPMIX_H_)
#define BLK_CTRL_WAKEUPMIX_H_                    /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX94398AVKE_ca55) || defined(CPU_MIMX94398AVKJ_ca55) || defined(CPU_MIMX94398AVKM_ca55) || defined(CPU_MIMX94398AVME_ca55) || defined(CPU_MIMX94398AVMJ_ca55) || defined(CPU_MIMX94398AVMM_ca55) || defined(CPU_MIMX94398CVKE_ca55) || defined(CPU_MIMX94398CVKJ_ca55) || defined(CPU_MIMX94398CVKM_ca55) || defined(CPU_MIMX94398CVME_ca55) || defined(CPU_MIMX94398CVMJ_ca55) || defined(CPU_MIMX94398CVMM_ca55) || defined(CPU_MIMX94398DVKE_ca55) || defined(CPU_MIMX94398DVKJ_ca55) || defined(CPU_MIMX94398DVKM_ca55) || defined(CPU_MIMX94398DVME_ca55) || defined(CPU_MIMX94398DVMJ_ca55) || defined(CPU_MIMX94398DVMM_ca55) || defined(CPU_MIMX94398XVKE_ca55) || defined(CPU_MIMX94398XVKJ_ca55) || defined(CPU_MIMX94398XVKM_ca55) || defined(CPU_MIMX94398XVME_ca55) || defined(CPU_MIMX94398XVMJ_ca55) || defined(CPU_MIMX94398XVMM_ca55))
#include "MIMX94398_ca55_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core0) || defined(CPU_MIMX94398AVKJ_cm33_core0) || defined(CPU_MIMX94398AVKM_cm33_core0) || defined(CPU_MIMX94398AVME_cm33_core0) || defined(CPU_MIMX94398AVMJ_cm33_core0) || defined(CPU_MIMX94398AVMM_cm33_core0) || defined(CPU_MIMX94398CVKE_cm33_core0) || defined(CPU_MIMX94398CVKJ_cm33_core0) || defined(CPU_MIMX94398CVKM_cm33_core0) || defined(CPU_MIMX94398CVME_cm33_core0) || defined(CPU_MIMX94398CVMJ_cm33_core0) || defined(CPU_MIMX94398CVMM_cm33_core0) || defined(CPU_MIMX94398DVKE_cm33_core0) || defined(CPU_MIMX94398DVKJ_cm33_core0) || defined(CPU_MIMX94398DVKM_cm33_core0) || defined(CPU_MIMX94398DVME_cm33_core0) || defined(CPU_MIMX94398DVMJ_cm33_core0) || defined(CPU_MIMX94398DVMM_cm33_core0) || defined(CPU_MIMX94398XVKE_cm33_core0) || defined(CPU_MIMX94398XVKJ_cm33_core0) || defined(CPU_MIMX94398XVKM_cm33_core0) || defined(CPU_MIMX94398XVME_cm33_core0) || defined(CPU_MIMX94398XVMJ_cm33_core0) || defined(CPU_MIMX94398XVMM_cm33_core0))
#include "MIMX94398_cm33_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core1) || defined(CPU_MIMX94398AVKJ_cm33_core1) || defined(CPU_MIMX94398AVKM_cm33_core1) || defined(CPU_MIMX94398AVME_cm33_core1) || defined(CPU_MIMX94398AVMJ_cm33_core1) || defined(CPU_MIMX94398AVMM_cm33_core1) || defined(CPU_MIMX94398CVKE_cm33_core1) || defined(CPU_MIMX94398CVKJ_cm33_core1) || defined(CPU_MIMX94398CVKM_cm33_core1) || defined(CPU_MIMX94398CVME_cm33_core1) || defined(CPU_MIMX94398CVMJ_cm33_core1) || defined(CPU_MIMX94398CVMM_cm33_core1) || defined(CPU_MIMX94398DVKE_cm33_core1) || defined(CPU_MIMX94398DVKJ_cm33_core1) || defined(CPU_MIMX94398DVKM_cm33_core1) || defined(CPU_MIMX94398DVME_cm33_core1) || defined(CPU_MIMX94398DVMJ_cm33_core1) || defined(CPU_MIMX94398DVMM_cm33_core1) || defined(CPU_MIMX94398XVKE_cm33_core1) || defined(CPU_MIMX94398XVKJ_cm33_core1) || defined(CPU_MIMX94398XVKM_cm33_core1) || defined(CPU_MIMX94398XVME_cm33_core1) || defined(CPU_MIMX94398XVMJ_cm33_core1) || defined(CPU_MIMX94398XVMM_cm33_core1))
#include "MIMX94398_cm33_core1_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core0) || defined(CPU_MIMX94398AVKJ_cm7_core0) || defined(CPU_MIMX94398AVKM_cm7_core0) || defined(CPU_MIMX94398AVME_cm7_core0) || defined(CPU_MIMX94398AVMJ_cm7_core0) || defined(CPU_MIMX94398AVMM_cm7_core0) || defined(CPU_MIMX94398CVKE_cm7_core0) || defined(CPU_MIMX94398CVKJ_cm7_core0) || defined(CPU_MIMX94398CVKM_cm7_core0) || defined(CPU_MIMX94398CVME_cm7_core0) || defined(CPU_MIMX94398CVMJ_cm7_core0) || defined(CPU_MIMX94398CVMM_cm7_core0) || defined(CPU_MIMX94398DVKE_cm7_core0) || defined(CPU_MIMX94398DVKJ_cm7_core0) || defined(CPU_MIMX94398DVKM_cm7_core0) || defined(CPU_MIMX94398DVME_cm7_core0) || defined(CPU_MIMX94398DVMJ_cm7_core0) || defined(CPU_MIMX94398DVMM_cm7_core0) || defined(CPU_MIMX94398XVKE_cm7_core0) || defined(CPU_MIMX94398XVKJ_cm7_core0) || defined(CPU_MIMX94398XVKM_cm7_core0) || defined(CPU_MIMX94398XVME_cm7_core0) || defined(CPU_MIMX94398XVMJ_cm7_core0) || defined(CPU_MIMX94398XVMM_cm7_core0))
#include "MIMX94398_cm7_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core1) || defined(CPU_MIMX94398AVKJ_cm7_core1) || defined(CPU_MIMX94398AVKM_cm7_core1) || defined(CPU_MIMX94398AVME_cm7_core1) || defined(CPU_MIMX94398AVMJ_cm7_core1) || defined(CPU_MIMX94398AVMM_cm7_core1) || defined(CPU_MIMX94398CVKE_cm7_core1) || defined(CPU_MIMX94398CVKJ_cm7_core1) || defined(CPU_MIMX94398CVKM_cm7_core1) || defined(CPU_MIMX94398CVME_cm7_core1) || defined(CPU_MIMX94398CVMJ_cm7_core1) || defined(CPU_MIMX94398CVMM_cm7_core1) || defined(CPU_MIMX94398DVKE_cm7_core1) || defined(CPU_MIMX94398DVKJ_cm7_core1) || defined(CPU_MIMX94398DVKM_cm7_core1) || defined(CPU_MIMX94398DVME_cm7_core1) || defined(CPU_MIMX94398DVMJ_cm7_core1) || defined(CPU_MIMX94398DVMM_cm7_core1) || defined(CPU_MIMX94398XVKE_cm7_core1) || defined(CPU_MIMX94398XVKJ_cm7_core1) || defined(CPU_MIMX94398XVKM_cm7_core1) || defined(CPU_MIMX94398XVME_cm7_core1) || defined(CPU_MIMX94398XVMJ_cm7_core1) || defined(CPU_MIMX94398XVMM_cm7_core1))
#include "MIMX94398_cm7_core1_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- BLK_CTRL_WAKEUPMIX Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup BLK_CTRL_WAKEUPMIX_Peripheral_Access_Layer BLK_CTRL_WAKEUPMIX Peripheral Access Layer
 * @{
 */

/** BLK_CTRL_WAKEUPMIX - Register Layout Typedef */
typedef struct {
       uint8_t RESERVED_0[16];
  __IO uint32_t MQS2_SETTINGS;                     /**< Setting for MQS#2, offset: 0x10 */
       uint8_t RESERVED_1[8];
  __IO uint32_t SAI_CLK_SEL;                       /**< sai2-4 mclk1-3 clk root mux settings, offset: 0x1C */
  __I  uint32_t VOLT_DETECT;                       /**< Voltage detectors output, offset: 0x20 */
       uint8_t RESERVED_2[4];
  __IO uint32_t AXI_ATTR_CFG;                      /**< AXI CACHE CONTROL BIT, offset: 0x28 */
  __IO uint32_t IPG_DEBUG_CM33;                    /**< IPG DEBUG mask bit, offset: 0x2C */
  __IO uint32_t IPG_DEBUG_CA55C0;                  /**< IPG DEBUG mask bit for CA55 core0, offset: 0x30 */
  __IO uint32_t IPG_DEBUG_CA55C1;                  /**< IPG DEBUG mask bit for CA55 core1, offset: 0x34 */
  __IO uint32_t IPG_DEBUG_CA55C2;                  /**< IPG DEBUG mask bit for CA55 core2, offset: 0x38 */
  __IO uint32_t IPG_DEBUG_CA55C3;                  /**< IPG DEBUG mask bit for CA55 core3, offset: 0x3C */
  __IO uint32_t IPG_DEBUG_CM7_0;                   /**< IPG DEBUG mask bit, offset: 0x40 */
  __IO uint32_t IPG_DEBUG_CM7_1;                   /**< IPG DEBUG mask bit, offset: 0x44 */
  __IO uint32_t IPG_DEBUG_CM33SYNC;                /**< IPG DEBUG mask bit, offset: 0x48 */
  __IO uint32_t IPG_DEBUG_2_CM33;                  /**< IPG DEBUG mask bit, offset: 0x4C */
  __IO uint32_t IPG_DEBUG_2_CA55C0;                /**< IPG DEBUG mask bit for CA55 core0, offset: 0x50 */
  __IO uint32_t IPG_DEBUG_2_CA55C1;                /**< IPG DEBUG mask bit for CA55 core1, offset: 0x54 */
  __IO uint32_t IPG_DEBUG_2_CA55C2;                /**< IPG DEBUG mask bit for CA55 core2, offset: 0x58 */
  __IO uint32_t IPG_DEBUG_2_CA55C3;                /**< IPG DEBUG mask bit for CA55 core3, offset: 0x5C */
  __IO uint32_t IPG_DEBUG_2_CM7_0;                 /**< IPG DEBUG mask bit, offset: 0x60 */
  __IO uint32_t IPG_DEBUG_2_CM7_1;                 /**< IPG DEBUG mask bit, offset: 0x64 */
  __IO uint32_t IPG_DEBUG_2_CM33SYNC;              /**< IPG DEBUG mask bit, offset: 0x68 */
       uint8_t RESERVED_3[4];
  __IO uint32_t DBG_TRACE_CTL;                     /**< DEBUG TRACE control, offset: 0x70 */
       uint8_t RESERVED_4[24];
  __IO uint32_t INITIATOR_TIMEOUT;                 /**< NOC initiator timeout status, offset: 0x8C */
  __IO uint32_t NIU_TO_MA0;                        /**< Timeout Control for NOC main NIU master m_a_0, offset: 0x90 */
  __IO uint32_t NIU_TO_MA1;                        /**< Timeout Control for NOC main NIU master m_a_1, offset: 0x94 */
  __IO uint32_t NIU_TO_MA2;                        /**< Timeout Control for NOC main NIU master m_a_2, offset: 0x98 */
  __IO uint32_t NIU_TO_MA3;                        /**< Timeout Control for NOC main NIU master m_a_3, offset: 0x9C */
  __IO uint32_t NIU_TO_MA4;                        /**< Timeout Control for NOC main NIU master m_a_4, offset: 0xA0 */
  __IO uint32_t NIU_TO_MA5;                        /**< Timeout Control for NOC main NIU master m_a_5, offset: 0xA4 */
  __IO uint32_t NIU_TO_MA6;                        /**< Timeout Control for NOC main NIU master m_a_6, offset: 0xA8 */
  __IO uint32_t NIU_TO_MA7;                        /**< Timeout Control for NOC main NIU master m_a_7, offset: 0xAC */
  __IO uint32_t NIU_TO_MA8;                        /**< Timeout Control for NOC main NIU master m_a_8, offset: 0xB0 */
  __IO uint32_t NIU_TO_MD0;                        /**< Timeout Control for NOC mega NIU master m_d_0, offset: 0xB4 */
  __IO uint32_t NIU_TO_MD1;                        /**< Timeout Control for NOC mega NIU master m_d_1, offset: 0xB8 */
  __IO uint32_t NIU_TO_MD2;                        /**< Timeout Control for NOC mega NIU master m_d_2, offset: 0xBC */
  __IO uint32_t NIU_TO_MD3;                        /**< Timeout Control for NOC mega NIU master m_d_3, offset: 0xC0 */
  __IO uint32_t NIU_TO_MD4;                        /**< Timeout Control for NOC mega NIU master m_d_4, offset: 0xC4 */
  __IO uint32_t NIU_TO_MD6;                        /**< Timeout Control for NOC mega NIU master m_d_6, offset: 0xC8 */
  __IO uint32_t NIU_TO_MD7;                        /**< Timeout Control for NOC mega NIU master m_d_7, offset: 0xCC */
  __IO uint32_t QOS_CTL_0;                         /**< QoS control for wakeupmix inititators into NOC MAIN, offset: 0xD0 */
  __IO uint32_t QOS_CTL_1;                         /**< QoS control for wakeupmix inititators into NOC MEGA, offset: 0xD4 */
  __IO uint32_t QOS_CTL_2;                         /**< QoS control for wakeupmix inititators into NOC MEGA, continued, offset: 0xD8 */
       uint8_t RESERVED_5[292];
  __IO uint32_t ATU_CONF;                          /**< ATU configuration control, offset: 0x200 */
       uint8_t RESERVED_6[12];
  __IO uint32_t HIPERFACE1_SYNC_CTL1;              /**< Hiperface #1 sync source configuration register #1/2, offset: 0x210 */
  __IO uint32_t HIPERFACE1_SYNC_CTL2;              /**< Hiperface #1 sync source configuration register #2/2, offset: 0x214 */
  __IO uint32_t HIPERFACE2_SYNC_CTL1;              /**< Hiperface #2 sync source configuration register #1/2, offset: 0x218 */
  __IO uint32_t HIPERFACE2_SYNC_CTL2;              /**< Hiperface #2 interrupt control register #2/2, offset: 0x21C */
  __IO uint32_t HIPERFACE1_INT_CTL;                /**< Hiperface #1 interrupt control, offset: 0x220 */
  __IO uint32_t HIPERFACE2_INT_CTL;                /**< Hiperface #2 interrupt control, offset: 0x224 */
       uint8_t RESERVED_7[4];
  __I  uint32_t ENDAT3_STATUS;                     /**< EnDat 3.0 status register, offset: 0x22C */
  __IO uint32_t FLEXIO1_3_MUX0_SEL;                /**< FLEXIO_1_3_1 mux selection, offset: 0x230 */
  __IO uint32_t FLEXIO1_3_MUX1_SEL;                /**< FLEXIO_1_3_2 mux selection, offset: 0x234 */
  __IO uint32_t FLEXIO1_3_MUX2_SEL;                /**< FLEXIO_1_3_3 mux selection, offset: 0x238 */
  __IO uint32_t FLEXIO2_4_MUX0_SEL;                /**< FLEXIO_2_4_1 mux selection, offset: 0x23C */
  __IO uint32_t FLEXIO2_4_MUX1_SEL;                /**< FLEXIO_2_4_2 mux selection, offset: 0x240 */
  __IO uint32_t DIAG_ENCODER_MUX_SEL;              /**< Encoder diagnostic bus mux selection, offset: 0x244 */
  __IO uint32_t IO_MUXING_SELECT_CTRL;             /**< IO muxing control of select signal, offset: 0x248 */
       uint8_t RESERVED_8[4];
  __IO uint32_t XBAR_AOI_WE;                       /**< XBAR and AOI write protect register, offset: 0x250 */
  __IO uint32_t XBAR_TRIG_SYNC_CTRL1;              /**< XBAR trigger synchronizer control register1, offset: 0x254 */
  __IO uint32_t XBAR_TRIG_SYNC_CTRL2;              /**< XBAR trigger synchronizer control register2, offset: 0x258 */
  __IO uint32_t XBAR_TRIG_SYNC_CTRL3;              /**< XBAR trigger synchronizer control register2, offset: 0x25C */
  __IO uint32_t XBAR_TRIG_SYNC_CTRL4;              /**< XBAR trigger synchronizer control register2, offset: 0x260 */
  __IO uint32_t QTIMER_CTRL1;                      /**< Qtimer miscellaneous control register 1, offset: 0x264 */
  __IO uint32_t QTIMER_CTRL2;                      /**< Qtimer miscellaneous control register 2, offset: 0x268 */
       uint8_t RESERVED_9[4];
  __IO uint32_t XBAR_DIR_CTRL1;                    /**< XBAR IO direction control register #1, offset: 0x270 */
  __IO uint32_t XBAR_DIR_CTRL2;                    /**< XBAR IO direction control register #2, offset: 0x274 */
  __IO uint32_t LPIT_TRIG_SEL;                     /**< LPIT trigger input select register, offset: 0x278 */
       uint8_t RESERVED_10[4];
  __IO uint32_t BISS1_EOT_CTL;                     /**< BISS #1 EOT interrupt ctrl register, offset: 0x280 */
  __I  uint32_t BISS1_EOT_STATUS;                  /**< BISS #1 EOT interrupt status register, offset: 0x284 */
       uint8_t RESERVED_11[8];
  __IO uint32_t IOMUX_GPIO_CTRL_0;                 /**< IOMUX GPIO selection / override control register #0, offset: 0x290 */
  __IO uint32_t IOMUX_GPIO_CTRL_1;                 /**< IOMUX GPIO selection / override control register #1, offset: 0x294 */
  __IO uint32_t IOMUX_GPIO_CTRL_2;                 /**< IOMUX GPIO selection / override control register #2, offset: 0x298 */
  __IO uint32_t IOMUX_GPIO_CTRL_3;                 /**< IOMUX GPIO selection / override control register #3, offset: 0x29C */
  __IO uint32_t IOMUX_GPIO_CTRL_4;                 /**< IOMUX GPIO selection / override control register #4, offset: 0x2A0 */
  __IO uint32_t IOMUX_GPIO_CTRL_5;                 /**< IOMUX GPIO selection / override control register #5, offset: 0x2A4 */
  __IO uint32_t HIPERFACE_EXT_SYNC_OUT_CTL;        /**< HIPERFACE #1 #2 control signal over sync_clk_div going to iomux, offset: 0x2A8 */
  __IO uint32_t FORCE_ON_OFF_1;                    /**< ipc_clk clock gating override controls force_on_off + force_on_off_sel, offset: 0x2AC */
  __IO uint32_t FORCE_ON_OFF_2;                    /**< ipc_clk clock gating override controls force_on_off + force_on_off_sel, offset: 0x2B0 */
  __IO uint32_t FORCE_ON_OFF_3;                    /**< ipc_clk clock gating override controls force_on_off + force_on_off_sel, offset: 0x2B4 */
  __IO uint32_t FORCE_ON_OFF_4;                    /**< ipc_clk clock gating override controls force_on_off + force_on_off_sel, offset: 0x2B8 */
  __IO uint32_t FORCE_ON_OFF_5;                    /**< ipc_clk clock gating override controls force_on_off + force_on_off_sel, offset: 0x2BC */
  __IO uint32_t FORCE_ON_OFF_6;                    /**< ipc_clk clock gating override controls force_on_off + force_on_off_sel, offset: 0x2C0 */
  __IO uint32_t FORCE_ON_OFF_7;                    /**< ipc_clk clock gating override controls force_on_off + force_on_off_sel, offset: 0x2C4 */
  __IO uint32_t FORCE_ON_OFF_8;                    /**< ipc_clk clock gating override controls force_on_off + force_on_off_sel, offset: 0x2C8 */
  __IO uint32_t FORCE_ON_OFF_9;                    /**< ipc_clk clock gating override controls force_on_off + force_on_off_sel, offset: 0x2CC */
  __IO uint32_t FORCE_ON_OFF_10;                   /**< ipc_clk clock gating override controls force_on_off + force_on_off_sel, offset: 0x2D0 */
  __IO uint32_t FORCE_ON_OFF_11;                   /**< ipc_clk clock gating override controls force_on_off + force_on_off_sel, offset: 0x2D4 */
  __IO uint32_t FORCE_ON_OFF_12;                   /**< ipc_clk clock gating override controls force_on_off + force_on_off_sel, offset: 0x2D8 */
  __IO uint32_t FORCE_ON_OFF_13;                   /**< ipc_clk clock gating override controls force_on_off + force_on_off_sel, offset: 0x2DC */
  __IO uint32_t FORCE_ON_OFF_14;                   /**< ipc_clk clock gating override controls force_on_off + force_on_off_sel, offset: 0x2E0 */
  __IO uint32_t FORCE_ON_OFF_15;                   /**< ipc_clk clock gating override controls force_on_off + force_on_off_sel, offset: 0x2E4 */
  __IO uint32_t FORCE_ON_OFF_16;                   /**< ipc_clk clock gating override controls force_on_off + force_on_off_sel, offset: 0x2E8 */
  __IO uint32_t ENDAT_STRETCHER_CTRL;              /**< ENDAT INTERUPT STRETCHER CTRL, offset: 0x2EC */
  __IO uint32_t GPT_IPP_IND_CAPIN1_MUX_CTRL;       /**< GPT IPP_IND_CAPIN1 MUX CTRL, offset: 0x2F0 */
  __IO uint32_t GPT_IPP_IND_CAPIN2_MUX_CTRL;       /**< GPT IPP_IND_CAPIN2 MUX CTRL, offset: 0x2F4 */
  __IO uint32_t GPT2_IPP_IND_CLKIN_CLK;            /**< GPT2 IPP IND CLKIN CLK, offset: 0x2F8 */
       uint8_t RESERVED_12[4];
  __IO uint32_t GPT3_IPP_IND_CLKIN_CLK;            /**< GPT2 IPP IND CLKIN CLK, offset: 0x300 */
  __IO uint32_t GPT4_IPP_IND_CLKIN_CLK;            /**< GPT2 IPP IND CLKIN CLK, offset: 0x304 */
  __IO uint32_t BISS1_GETSENS_PULSE_STRETCHER_CTL; /**< BISS #1 getsens pulse stretcher ctrl register, offset: 0x308 */
} BLK_CTRL_WAKEUPMIX_Type;

/* ----------------------------------------------------------------------------
   -- BLK_CTRL_WAKEUPMIX Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup BLK_CTRL_WAKEUPMIX_Register_Masks BLK_CTRL_WAKEUPMIX Register Masks
 * @{
 */

/*! @name MQS2_SETTINGS - Setting for MQS#2 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_MQS2_SETTINGS_MQS_EN_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_MQS2_SETTINGS_MQS_EN_SHIFT (1U)
/*! MQS_EN - MQS enable */
#define BLK_CTRL_WAKEUPMIX_MQS2_SETTINGS_MQS_EN(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_MQS2_SETTINGS_MQS_EN_SHIFT)) & BLK_CTRL_WAKEUPMIX_MQS2_SETTINGS_MQS_EN_MASK)

#define BLK_CTRL_WAKEUPMIX_MQS2_SETTINGS_SOFT_RESET_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_MQS2_SETTINGS_SOFT_RESET_SHIFT (2U)
/*! SOFT_RESET - MQS software Reset */
#define BLK_CTRL_WAKEUPMIX_MQS2_SETTINGS_SOFT_RESET(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_MQS2_SETTINGS_SOFT_RESET_SHIFT)) & BLK_CTRL_WAKEUPMIX_MQS2_SETTINGS_SOFT_RESET_MASK)

#define BLK_CTRL_WAKEUPMIX_MQS2_SETTINGS_OVERSAMPLE_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_MQS2_SETTINGS_OVERSAMPLE_SHIFT (3U)
/*! OVERSAMPLE - MQS oversample enable */
#define BLK_CTRL_WAKEUPMIX_MQS2_SETTINGS_OVERSAMPLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_MQS2_SETTINGS_OVERSAMPLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_MQS2_SETTINGS_OVERSAMPLE_MASK)

#define BLK_CTRL_WAKEUPMIX_MQS2_SETTINGS_CLK_DIVIDE_MASK (0xFF00U)
#define BLK_CTRL_WAKEUPMIX_MQS2_SETTINGS_CLK_DIVIDE_SHIFT (8U)
/*! CLK_DIVIDE - MQS clock divide factor configuration */
#define BLK_CTRL_WAKEUPMIX_MQS2_SETTINGS_CLK_DIVIDE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_MQS2_SETTINGS_CLK_DIVIDE_SHIFT)) & BLK_CTRL_WAKEUPMIX_MQS2_SETTINGS_CLK_DIVIDE_MASK)
/*! @} */

/*! @name SAI_CLK_SEL - sai2-4 mclk1-3 clk root mux settings */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI2_MCLK1_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI2_MCLK1_SHIFT (0U)
/*! SAI2_MCLK1 - SAI2 master clock #1 source selection */
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI2_MCLK1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI2_MCLK1_SHIFT)) & BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI2_MCLK1_MASK)

#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI2_MCLK2_MASK (0x1EU)
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI2_MCLK2_SHIFT (1U)
/*! SAI2_MCLK2 - SAI2 master clock #2 source selection */
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI2_MCLK2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI2_MCLK2_SHIFT)) & BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI2_MCLK2_MASK)

#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI2_MCLK3_MASK (0x1E0U)
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI2_MCLK3_SHIFT (5U)
/*! SAI2_MCLK3 - SAI2 master clock #3 source selection */
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI2_MCLK3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI2_MCLK3_SHIFT)) & BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI2_MCLK3_MASK)

#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI3_MCLK1_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI3_MCLK1_SHIFT (9U)
/*! SAI3_MCLK1 - SAI3 master clock #1 source selection */
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI3_MCLK1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI3_MCLK1_SHIFT)) & BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI3_MCLK1_MASK)

#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI3_MCLK2_MASK (0x3C00U)
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI3_MCLK2_SHIFT (10U)
/*! SAI3_MCLK2 - SAI3 master clock #2 source selection */
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI3_MCLK2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI3_MCLK2_SHIFT)) & BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI3_MCLK2_MASK)

#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI3_MCLK3_MASK (0x3C000U)
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI3_MCLK3_SHIFT (14U)
/*! SAI3_MCLK3 - SAI3 master clock #3 source selection */
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI3_MCLK3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI3_MCLK3_SHIFT)) & BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI3_MCLK3_MASK)

#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI4_MCLK1_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI4_MCLK1_SHIFT (18U)
/*! SAI4_MCLK1 - SAI4 master clock #1 source selection */
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI4_MCLK1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI4_MCLK1_SHIFT)) & BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI4_MCLK1_MASK)

#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI4_MCLK2_MASK (0x780000U)
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI4_MCLK2_SHIFT (19U)
/*! SAI4_MCLK2 - SAI4 master clock #2 source selection */
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI4_MCLK2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI4_MCLK2_SHIFT)) & BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI4_MCLK2_MASK)

#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI4_MCLK3_MASK (0x7800000U)
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI4_MCLK3_SHIFT (23U)
/*! SAI4_MCLK3 - SAI4 master clock #3 source selection */
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI4_MCLK3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI4_MCLK3_SHIFT)) & BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI4_MCLK3_MASK)
/*! @} */

/*! @name VOLT_DETECT - Voltage detectors output */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_AON_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_AON_SHIFT (0U)
/*! supply_detector_AON - Voltage detectors output of AON */
#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_AON(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_AON_SHIFT)) & BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_AON_MASK)

#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_GPIO_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_GPIO_SHIFT (1U)
/*! supply_detector_GPIO - Voltage detectors output of GPIO */
#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_GPIO(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_GPIO_SHIFT)) & BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_GPIO_MASK)

#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_SD2_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_SD2_SHIFT (2U)
/*! supply_detector_SD2 - Voltage detectors output of SD2 */
#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_SD2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_SD2_SHIFT)) & BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_SD2_MASK)

#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_WAKEUP_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_WAKEUP_SHIFT (3U)
/*! supply_detector_WAKEUP - Voltage detectors output of WAKEUP */
#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_WAKEUP(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_WAKEUP_SHIFT)) & BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_WAKEUP_MASK)

#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_CCM_DAP_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_CCM_DAP_SHIFT (4U)
/*! supply_detector_CCM_DAP - Voltage detectors output of CCM DAP */
#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_CCM_DAP(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_CCM_DAP_SHIFT)) & BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_CCM_DAP_MASK)

#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_ENET_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_ENET_SHIFT (5U)
/*! supply_detector_ENET - Voltage detectors output of ENET */
#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_ENET(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_ENET_SHIFT)) & BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_ENET_MASK)

#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_ENET1_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_ENET1_SHIFT (6U)
/*! supply_detector_ENET1 - Voltage detectors output of ENET1 */
#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_ENET1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_ENET1_SHIFT)) & BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_ENET1_MASK)
/*! @} */

/*! @name AXI_ATTR_CFG - AXI CACHE CONTROL BIT */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_arcache_usdhc1_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_arcache_usdhc1_SHIFT (0U)
/*! arcache_usdhc1 - Static value of arcache[1] = CACHEABLE (C) for AXI initiator usdhc1
 *  0b0..Non-cacheable reads
 *  0b1..Cacheable reads
 */
#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_arcache_usdhc1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_arcache_usdhc1_SHIFT)) & BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_arcache_usdhc1_MASK)

#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_awcache_usdhc1_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_awcache_usdhc1_SHIFT (1U)
/*! awcache_usdhc1 - Static value of awcache[1] = CACHEABLE (C) for AXI initiator usdhc1
 *  0b0..Non-cacheable writes
 *  0b1..Cacheable writes
 */
#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_awcache_usdhc1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_awcache_usdhc1_SHIFT)) & BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_awcache_usdhc1_MASK)

#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_arcache_usdhc2_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_arcache_usdhc2_SHIFT (2U)
/*! arcache_usdhc2 - Static value of arcache[1] = CACHEABLE (C) for AXI initiator usdhc2
 *  0b0..Non-cacheable reads
 *  0b1..Cacheable reads
 */
#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_arcache_usdhc2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_arcache_usdhc2_SHIFT)) & BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_arcache_usdhc2_MASK)

#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_awcache_usdhc2_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_awcache_usdhc2_SHIFT (3U)
/*! awcache_usdhc2 - Static value of awcache[1] = CACHEABLE (C) for AXI initiator usdhc2
 *  0b0..Non-cacheable writes
 *  0b1..Cacheable writes
 */
#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_awcache_usdhc2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_awcache_usdhc2_SHIFT)) & BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_awcache_usdhc2_MASK)

#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_arcache_usdhc3_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_arcache_usdhc3_SHIFT (4U)
/*! arcache_usdhc3 - Static value of arcache[1] = CACHEABLE (C) for AXI initiator usdhc3
 *  0b0..Non-cacheable reads
 *  0b1..Cacheable reads
 */
#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_arcache_usdhc3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_arcache_usdhc3_SHIFT)) & BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_arcache_usdhc3_MASK)

#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_awcache_usdhc3_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_awcache_usdhc3_SHIFT (5U)
/*! awcache_usdhc3 - Static value of awcache[1] = CACHEABLE (C) for AXI initiator usdhc3
 *  0b0..Non-cacheable writes
 *  0b1..Cacheable writes
 */
#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_awcache_usdhc3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_awcache_usdhc3_SHIFT)) & BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_awcache_usdhc3_MASK)
/*! @} */

/*! @name IPG_DEBUG_CM33 - IPG DEBUG mask bit */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_can2_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_can2_SHIFT (0U)
/*! can2 - CAN2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_can2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_can2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_can2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_can3_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_can3_SHIFT (1U)
/*! can3 - CAN3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_can3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_can3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_can3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_can4_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_can4_SHIFT (2U)
/*! can4 - CAN4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_can4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_can4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_can4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_can5_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_can5_SHIFT (3U)
/*! can5 - CAN5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_can5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_can5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_can5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_flexio1_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_flexio1_SHIFT (4U)
/*! flexio1 - FLEXIO1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_flexio1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_flexio1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_flexio1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_flexio2_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_flexio2_SHIFT (5U)
/*! flexio2 - FLEXIO2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_flexio2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_flexio2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_flexio2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c3_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c3_SHIFT (6U)
/*! lpi2c3 - I2C3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c4_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c4_SHIFT (7U)
/*! lpi2c4 - I2C4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c5_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c5_SHIFT (8U)
/*! lpi2c5 - I2C5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c6_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c6_SHIFT (9U)
/*! lpi2c6 - I2C6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c7_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c7_SHIFT (10U)
/*! lpi2c7 - I2C7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c8_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c8_SHIFT (11U)
/*! lpi2c8 - I2C8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpit2_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpit2_SHIFT (12U)
/*! lpit2 - IT2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpit2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpit2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpit2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpit3_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpit3_SHIFT (13U)
/*! lpit3 - IT3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpit3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpit3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpit3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi3_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi3_SHIFT (14U)
/*! lpspi3 - SPI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi4_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi4_SHIFT (15U)
/*! lpspi4 - SPI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi5_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi5_SHIFT (16U)
/*! lpspi5 - SPI5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi6_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi6_SHIFT (17U)
/*! lpspi6 - SPI6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi7_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi7_SHIFT (18U)
/*! lpspi7 - SPI7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi8_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi8_SHIFT (19U)
/*! lpspi8 - SPI8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lptmr2_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lptmr2_SHIFT (20U)
/*! lptmr2 - TMR2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lptmr2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lptmr2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lptmr2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_tpm3_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_tpm3_SHIFT (21U)
/*! tpm3 - TPM3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_tpm3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_tpm3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_tpm3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_tpm4_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_tpm4_SHIFT (22U)
/*! tpm4 - TPM4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_tpm4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_tpm4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_tpm4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_tpm5_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_tpm5_SHIFT (23U)
/*! tpm5 - TPM5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_tpm5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_tpm5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_tpm5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_tpm6_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_tpm6_SHIFT (24U)
/*! tpm6 - TPM6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_tpm6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_tpm6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_tpm6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_wdog5_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_wdog5_SHIFT (25U)
/*! wdog5 - WDOG5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_wdog5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_wdog5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_wdog5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_wdog6_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_wdog6_SHIFT (26U)
/*! wdog6 - WDOG6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_wdog6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_wdog6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_wdog6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_i3c2_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_i3c2_SHIFT (27U)
/*! i3c2 - I3C2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_i3c2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_i3c2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_i3c2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_sai2_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_sai2_SHIFT (28U)
/*! sai2 - SAI2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_sai2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_sai2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_sai2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_sai3_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_sai3_SHIFT (29U)
/*! sai3 - SAI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_sai3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_sai3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_sai3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_sai4_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_sai4_SHIFT (30U)
/*! sai4 - SAI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_sai4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_sai4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_sai4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_edma2_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_edma2_SHIFT (31U)
/*! edma2 - EDMA2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_edma2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_edma2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_edma2_MASK)
/*! @} */

/*! @name IPG_DEBUG_CA55C0 - IPG DEBUG mask bit for CA55 core0 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_can2_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_can2_SHIFT (0U)
/*! can2 - CAN2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_can2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_can2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_can2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_can3_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_can3_SHIFT (1U)
/*! can3 - CAN3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_can3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_can3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_can3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_can4_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_can4_SHIFT (2U)
/*! can4 - CAN4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_can4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_can4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_can4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_can5_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_can5_SHIFT (3U)
/*! can5 - CAN5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_can5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_can5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_can5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_flexio1_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_flexio1_SHIFT (4U)
/*! flexio1 - FLEXIO1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_flexio1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_flexio1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_flexio1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_flexio2_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_flexio2_SHIFT (5U)
/*! flexio2 - FLEXIO2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_flexio2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_flexio2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_flexio2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c3_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c3_SHIFT (6U)
/*! lpi2c3 - I2C3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c4_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c4_SHIFT (7U)
/*! lpi2c4 - I2C4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c5_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c5_SHIFT (8U)
/*! lpi2c5 - I2C5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c6_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c6_SHIFT (9U)
/*! lpi2c6 - I2C6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c7_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c7_SHIFT (10U)
/*! lpi2c7 - I2C7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c8_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c8_SHIFT (11U)
/*! lpi2c8 - I2C8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpit2_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpit2_SHIFT (12U)
/*! lpit2 - IT2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpit2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpit2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpit2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpit3_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpit3_SHIFT (13U)
/*! lpit3 - IT3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpit3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpit3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpit3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi3_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi3_SHIFT (14U)
/*! lpspi3 - SPI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi4_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi4_SHIFT (15U)
/*! lpspi4 - SPI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi5_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi5_SHIFT (16U)
/*! lpspi5 - SPI5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi6_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi6_SHIFT (17U)
/*! lpspi6 - SPI6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi7_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi7_SHIFT (18U)
/*! lpspi7 - SPI7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi8_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi8_SHIFT (19U)
/*! lpspi8 - SPI8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lptmr2_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lptmr2_SHIFT (20U)
/*! lptmr2 - TMR2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lptmr2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lptmr2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lptmr2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_tpm3_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_tpm3_SHIFT (21U)
/*! tpm3 - TPM3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_tpm3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_tpm3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_tpm3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_tpm4_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_tpm4_SHIFT (22U)
/*! tpm4 - TPM4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_tpm4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_tpm4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_tpm4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_tpm5_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_tpm5_SHIFT (23U)
/*! tpm5 - TPM5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_tpm5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_tpm5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_tpm5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_tpm6_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_tpm6_SHIFT (24U)
/*! tpm6 - TPM6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_tpm6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_tpm6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_tpm6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_wdog5_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_wdog5_SHIFT (25U)
/*! wdog5 - WDOG5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_wdog5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_wdog5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_wdog5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_wdog6_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_wdog6_SHIFT (26U)
/*! wdog6 - WDOG6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_wdog6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_wdog6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_wdog6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_i3c2_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_i3c2_SHIFT (27U)
/*! i3c2 - I3C2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_i3c2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_i3c2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_i3c2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_sai2_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_sai2_SHIFT (28U)
/*! sai2 - SAI2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_sai2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_sai2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_sai2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_sai3_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_sai3_SHIFT (29U)
/*! sai3 - SAI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_sai3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_sai3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_sai3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_sai4_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_sai4_SHIFT (30U)
/*! sai4 - SAI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_sai4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_sai4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_sai4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_edma2_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_edma2_SHIFT (31U)
/*! edma2 - EDMA2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_edma2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_edma2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_edma2_MASK)
/*! @} */

/*! @name IPG_DEBUG_CA55C1 - IPG DEBUG mask bit for CA55 core1 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_can2_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_can2_SHIFT (0U)
/*! can2 - CAN2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_can2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_can2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_can2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_can3_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_can3_SHIFT (1U)
/*! can3 - CAN3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_can3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_can3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_can3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_can4_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_can4_SHIFT (2U)
/*! can4 - CAN4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_can4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_can4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_can4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_can5_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_can5_SHIFT (3U)
/*! can5 - CAN5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_can5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_can5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_can5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_flexio1_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_flexio1_SHIFT (4U)
/*! flexio1 - FLEXIO1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_flexio1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_flexio1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_flexio1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_flexio2_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_flexio2_SHIFT (5U)
/*! flexio2 - FLEXIO2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_flexio2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_flexio2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_flexio2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c3_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c3_SHIFT (6U)
/*! lpi2c3 - I2C3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c4_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c4_SHIFT (7U)
/*! lpi2c4 - I2C4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c5_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c5_SHIFT (8U)
/*! lpi2c5 - I2C5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c6_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c6_SHIFT (9U)
/*! lpi2c6 - I2C6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c7_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c7_SHIFT (10U)
/*! lpi2c7 - I2C7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c8_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c8_SHIFT (11U)
/*! lpi2c8 - I2C8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpit2_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpit2_SHIFT (12U)
/*! lpit2 - IT2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpit2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpit2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpit2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpit3_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpit3_SHIFT (13U)
/*! lpit3 - IT3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpit3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpit3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpit3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi3_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi3_SHIFT (14U)
/*! lpspi3 - SPI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi4_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi4_SHIFT (15U)
/*! lpspi4 - SPI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi5_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi5_SHIFT (16U)
/*! lpspi5 - SPI5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi6_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi6_SHIFT (17U)
/*! lpspi6 - SPI6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi7_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi7_SHIFT (18U)
/*! lpspi7 - SPI7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi8_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi8_SHIFT (19U)
/*! lpspi8 - SPI8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lptmr2_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lptmr2_SHIFT (20U)
/*! lptmr2 - TMR2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lptmr2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lptmr2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lptmr2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_tpm3_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_tpm3_SHIFT (21U)
/*! tpm3 - TPM3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_tpm3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_tpm3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_tpm3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_tpm4_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_tpm4_SHIFT (22U)
/*! tpm4 - TPM4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_tpm4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_tpm4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_tpm4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_tpm5_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_tpm5_SHIFT (23U)
/*! tpm5 - TPM5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_tpm5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_tpm5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_tpm5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_tpm6_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_tpm6_SHIFT (24U)
/*! tpm6 - TPM6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_tpm6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_tpm6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_tpm6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_wdog5_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_wdog5_SHIFT (25U)
/*! wdog5 - WDOG5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_wdog5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_wdog5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_wdog5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_wdog6_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_wdog6_SHIFT (26U)
/*! wdog6 - WDOG6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_wdog6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_wdog6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_wdog6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_i3c2_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_i3c2_SHIFT (27U)
/*! i3c2 - I3C2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_i3c2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_i3c2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_i3c2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_sai2_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_sai2_SHIFT (28U)
/*! sai2 - SAI2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_sai2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_sai2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_sai2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_sai3_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_sai3_SHIFT (29U)
/*! sai3 - SAI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_sai3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_sai3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_sai3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_sai4_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_sai4_SHIFT (30U)
/*! sai4 - SAI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_sai4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_sai4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_sai4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_edma2_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_edma2_SHIFT (31U)
/*! edma2 - EDMA2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_edma2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_edma2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_edma2_MASK)
/*! @} */

/*! @name IPG_DEBUG_CA55C2 - IPG DEBUG mask bit for CA55 core2 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_can2_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_can2_SHIFT (0U)
/*! can2 - CAN2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_can2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_can2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_can2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_can3_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_can3_SHIFT (1U)
/*! can3 - CAN3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_can3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_can3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_can3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_can4_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_can4_SHIFT (2U)
/*! can4 - CAN4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_can4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_can4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_can4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_can5_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_can5_SHIFT (3U)
/*! can5 - CAN5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_can5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_can5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_can5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_flexio1_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_flexio1_SHIFT (4U)
/*! flexio1 - FLEXIO1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_flexio1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_flexio1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_flexio1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_flexio2_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_flexio2_SHIFT (5U)
/*! flexio2 - FLEXIO2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_flexio2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_flexio2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_flexio2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c3_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c3_SHIFT (6U)
/*! lpi2c3 - I2C3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c4_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c4_SHIFT (7U)
/*! lpi2c4 - I2C4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c5_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c5_SHIFT (8U)
/*! lpi2c5 - I2C5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c6_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c6_SHIFT (9U)
/*! lpi2c6 - I2C6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c7_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c7_SHIFT (10U)
/*! lpi2c7 - I2C7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c8_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c8_SHIFT (11U)
/*! lpi2c8 - I2C8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpit2_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpit2_SHIFT (12U)
/*! lpit2 - IT2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpit2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpit2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpit2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpit3_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpit3_SHIFT (13U)
/*! lpit3 - IT3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpit3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpit3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpit3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi3_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi3_SHIFT (14U)
/*! lpspi3 - SPI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi4_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi4_SHIFT (15U)
/*! lpspi4 - SPI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi5_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi5_SHIFT (16U)
/*! lpspi5 - SPI5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi6_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi6_SHIFT (17U)
/*! lpspi6 - SPI6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi7_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi7_SHIFT (18U)
/*! lpspi7 - SPI7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi8_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi8_SHIFT (19U)
/*! lpspi8 - SPI8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lptmr2_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lptmr2_SHIFT (20U)
/*! lptmr2 - TMR2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lptmr2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lptmr2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lptmr2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_tpm3_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_tpm3_SHIFT (21U)
/*! tpm3 - TPM3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_tpm3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_tpm3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_tpm3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_tpm4_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_tpm4_SHIFT (22U)
/*! tpm4 - TPM4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_tpm4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_tpm4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_tpm4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_tpm5_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_tpm5_SHIFT (23U)
/*! tpm5 - TPM5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_tpm5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_tpm5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_tpm5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_tpm6_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_tpm6_SHIFT (24U)
/*! tpm6 - TPM6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_tpm6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_tpm6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_tpm6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_wdog5_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_wdog5_SHIFT (25U)
/*! wdog5 - WDOG5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_wdog5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_wdog5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_wdog5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_wdog6_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_wdog6_SHIFT (26U)
/*! wdog6 - WDOG6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_wdog6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_wdog6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_wdog6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_i3c2_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_i3c2_SHIFT (27U)
/*! i3c2 - I3C2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_i3c2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_i3c2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_i3c2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_sai2_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_sai2_SHIFT (28U)
/*! sai2 - SAI2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_sai2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_sai2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_sai2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_sai3_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_sai3_SHIFT (29U)
/*! sai3 - SAI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_sai3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_sai3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_sai3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_sai4_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_sai4_SHIFT (30U)
/*! sai4 - SAI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_sai4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_sai4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_sai4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_edma2_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_edma2_SHIFT (31U)
/*! edma2 - EDMA2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_edma2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_edma2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_edma2_MASK)
/*! @} */

/*! @name IPG_DEBUG_CA55C3 - IPG DEBUG mask bit for CA55 core3 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_can2_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_can2_SHIFT (0U)
/*! can2 - CAN2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_can2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_can2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_can2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_can3_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_can3_SHIFT (1U)
/*! can3 - CAN3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_can3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_can3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_can3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_can4_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_can4_SHIFT (2U)
/*! can4 - CAN4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_can4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_can4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_can4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_can5_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_can5_SHIFT (3U)
/*! can5 - CAN5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_can5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_can5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_can5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_flexio1_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_flexio1_SHIFT (4U)
/*! flexio1 - FLEXIO1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_flexio1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_flexio1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_flexio1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_flexio2_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_flexio2_SHIFT (5U)
/*! flexio2 - FLEXIO2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_flexio2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_flexio2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_flexio2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c3_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c3_SHIFT (6U)
/*! lpi2c3 - I2C3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c4_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c4_SHIFT (7U)
/*! lpi2c4 - I2C4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c5_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c5_SHIFT (8U)
/*! lpi2c5 - I2C5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c6_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c6_SHIFT (9U)
/*! lpi2c6 - I2C6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c7_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c7_SHIFT (10U)
/*! lpi2c7 - I2C7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c8_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c8_SHIFT (11U)
/*! lpi2c8 - I2C8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpit2_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpit2_SHIFT (12U)
/*! lpit2 - IT2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpit2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpit2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpit2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpit3_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpit3_SHIFT (13U)
/*! lpit3 - IT3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpit3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpit3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpit3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi3_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi3_SHIFT (14U)
/*! lpspi3 - SPI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi4_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi4_SHIFT (15U)
/*! lpspi4 - SPI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi5_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi5_SHIFT (16U)
/*! lpspi5 - SPI5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi6_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi6_SHIFT (17U)
/*! lpspi6 - SPI6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi7_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi7_SHIFT (18U)
/*! lpspi7 - SPI7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi8_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi8_SHIFT (19U)
/*! lpspi8 - SPI8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lptmr2_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lptmr2_SHIFT (20U)
/*! lptmr2 - TMR2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lptmr2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lptmr2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lptmr2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_tpm3_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_tpm3_SHIFT (21U)
/*! tpm3 - TPM3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_tpm3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_tpm3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_tpm3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_tpm4_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_tpm4_SHIFT (22U)
/*! tpm4 - TPM4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_tpm4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_tpm4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_tpm4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_tpm5_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_tpm5_SHIFT (23U)
/*! tpm5 - TPM5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_tpm5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_tpm5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_tpm5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_tpm6_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_tpm6_SHIFT (24U)
/*! tpm6 - TPM6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_tpm6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_tpm6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_tpm6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_wdog5_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_wdog5_SHIFT (25U)
/*! wdog5 - WDOG5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_wdog5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_wdog5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_wdog5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_wdog6_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_wdog6_SHIFT (26U)
/*! wdog6 - WDOG6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_wdog6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_wdog6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_wdog6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_i3c2_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_i3c2_SHIFT (27U)
/*! i3c2 - I3C2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_i3c2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_i3c2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_i3c2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_sai2_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_sai2_SHIFT (28U)
/*! sai2 - SAI2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_sai2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_sai2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_sai2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_sai3_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_sai3_SHIFT (29U)
/*! sai3 - SAI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_sai3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_sai3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_sai3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_sai4_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_sai4_SHIFT (30U)
/*! sai4 - SAI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_sai4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_sai4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_sai4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_edma2_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_edma2_SHIFT (31U)
/*! edma2 - EDMA2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_edma2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_edma2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_edma2_MASK)
/*! @} */

/*! @name IPG_DEBUG_CM7_0 - IPG DEBUG mask bit */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_can2_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_can2_SHIFT (0U)
/*! can2 - CAN2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_can2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_can2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_can2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_can3_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_can3_SHIFT (1U)
/*! can3 - CAN3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_can3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_can3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_can3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_can4_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_can4_SHIFT (2U)
/*! can4 - CAN4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_can4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_can4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_can4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_can5_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_can5_SHIFT (3U)
/*! can5 - CAN5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_can5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_can5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_can5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_flexio1_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_flexio1_SHIFT (4U)
/*! flexio1 - FLEXIO1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_flexio1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_flexio1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_flexio1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_flexio2_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_flexio2_SHIFT (5U)
/*! flexio2 - FLEXIO2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_flexio2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_flexio2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_flexio2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpi2c3_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpi2c3_SHIFT (6U)
/*! lpi2c3 - I2C3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpi2c3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpi2c3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpi2c3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpi2c4_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpi2c4_SHIFT (7U)
/*! lpi2c4 - I2C4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpi2c4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpi2c4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpi2c4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpi2c5_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpi2c5_SHIFT (8U)
/*! lpi2c5 - I2C5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpi2c5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpi2c5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpi2c5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpi2c6_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpi2c6_SHIFT (9U)
/*! lpi2c6 - I2C6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpi2c6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpi2c6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpi2c6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpi2c7_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpi2c7_SHIFT (10U)
/*! lpi2c7 - I2C7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpi2c7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpi2c7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpi2c7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpi2c8_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpi2c8_SHIFT (11U)
/*! lpi2c8 - I2C8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpi2c8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpi2c8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpi2c8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpit2_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpit2_SHIFT (12U)
/*! lpit2 - IT2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpit2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpit2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpit2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpit3_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpit3_SHIFT (13U)
/*! lpit3 - IT3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpit3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpit3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpit3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpspi3_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpspi3_SHIFT (14U)
/*! lpspi3 - SPI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpspi3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpspi3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpspi3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpspi4_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpspi4_SHIFT (15U)
/*! lpspi4 - SPI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpspi4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpspi4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpspi4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpspi5_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpspi5_SHIFT (16U)
/*! lpspi5 - SPI5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpspi5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpspi5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpspi5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpspi6_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpspi6_SHIFT (17U)
/*! lpspi6 - SPI6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpspi6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpspi6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpspi6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpspi7_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpspi7_SHIFT (18U)
/*! lpspi7 - SPI7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpspi7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpspi7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpspi7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpspi8_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpspi8_SHIFT (19U)
/*! lpspi8 - SPI8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpspi8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpspi8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lpspi8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lptmr2_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lptmr2_SHIFT (20U)
/*! lptmr2 - TMR2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lptmr2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lptmr2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_lptmr2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_tpm3_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_tpm3_SHIFT (21U)
/*! tpm3 - TPM3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_tpm3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_tpm3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_tpm3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_tpm4_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_tpm4_SHIFT (22U)
/*! tpm4 - TPM4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_tpm4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_tpm4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_tpm4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_tpm5_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_tpm5_SHIFT (23U)
/*! tpm5 - TPM5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_tpm5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_tpm5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_tpm5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_tpm6_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_tpm6_SHIFT (24U)
/*! tpm6 - TPM6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_tpm6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_tpm6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_tpm6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_wdog5_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_wdog5_SHIFT (25U)
/*! wdog5 - WDOG5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_wdog5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_wdog5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_wdog5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_wdog6_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_wdog6_SHIFT (26U)
/*! wdog6 - WDOG6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_wdog6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_wdog6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_wdog6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_i3c2_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_i3c2_SHIFT (27U)
/*! i3c2 - I3C2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_i3c2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_i3c2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_i3c2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_sai2_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_sai2_SHIFT (28U)
/*! sai2 - SAI2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_sai2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_sai2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_sai2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_sai3_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_sai3_SHIFT (29U)
/*! sai3 - SAI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_sai3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_sai3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_sai3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_sai4_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_sai4_SHIFT (30U)
/*! sai4 - SAI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_sai4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_sai4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_sai4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_edma2_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_edma2_SHIFT (31U)
/*! edma2 - EDMA2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_edma2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_edma2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_0_edma2_MASK)
/*! @} */

/*! @name IPG_DEBUG_CM7_1 - IPG DEBUG mask bit */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_can2_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_can2_SHIFT (0U)
/*! can2 - CAN2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_can2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_can2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_can2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_can3_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_can3_SHIFT (1U)
/*! can3 - CAN3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_can3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_can3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_can3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_can4_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_can4_SHIFT (2U)
/*! can4 - CAN4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_can4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_can4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_can4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_can5_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_can5_SHIFT (3U)
/*! can5 - CAN5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_can5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_can5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_can5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_flexio1_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_flexio1_SHIFT (4U)
/*! flexio1 - FLEXIO1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_flexio1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_flexio1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_flexio1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_flexio2_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_flexio2_SHIFT (5U)
/*! flexio2 - FLEXIO2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_flexio2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_flexio2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_flexio2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpi2c3_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpi2c3_SHIFT (6U)
/*! lpi2c3 - I2C3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpi2c3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpi2c3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpi2c3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpi2c4_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpi2c4_SHIFT (7U)
/*! lpi2c4 - I2C4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpi2c4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpi2c4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpi2c4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpi2c5_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpi2c5_SHIFT (8U)
/*! lpi2c5 - I2C5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpi2c5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpi2c5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpi2c5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpi2c6_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpi2c6_SHIFT (9U)
/*! lpi2c6 - I2C6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpi2c6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpi2c6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpi2c6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpi2c7_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpi2c7_SHIFT (10U)
/*! lpi2c7 - I2C7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpi2c7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpi2c7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpi2c7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpi2c8_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpi2c8_SHIFT (11U)
/*! lpi2c8 - I2C8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpi2c8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpi2c8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpi2c8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpit2_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpit2_SHIFT (12U)
/*! lpit2 - IT2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpit2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpit2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpit2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpit3_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpit3_SHIFT (13U)
/*! lpit3 - IT3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpit3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpit3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpit3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpspi3_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpspi3_SHIFT (14U)
/*! lpspi3 - SPI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpspi3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpspi3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpspi3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpspi4_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpspi4_SHIFT (15U)
/*! lpspi4 - SPI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpspi4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpspi4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpspi4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpspi5_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpspi5_SHIFT (16U)
/*! lpspi5 - SPI5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpspi5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpspi5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpspi5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpspi6_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpspi6_SHIFT (17U)
/*! lpspi6 - SPI6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpspi6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpspi6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpspi6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpspi7_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpspi7_SHIFT (18U)
/*! lpspi7 - SPI7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpspi7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpspi7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpspi7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpspi8_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpspi8_SHIFT (19U)
/*! lpspi8 - SPI8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpspi8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpspi8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lpspi8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lptmr2_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lptmr2_SHIFT (20U)
/*! lptmr2 - TMR2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lptmr2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lptmr2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_lptmr2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_tpm3_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_tpm3_SHIFT (21U)
/*! tpm3 - TPM3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_tpm3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_tpm3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_tpm3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_tpm4_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_tpm4_SHIFT (22U)
/*! tpm4 - TPM4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_tpm4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_tpm4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_tpm4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_tpm5_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_tpm5_SHIFT (23U)
/*! tpm5 - TPM5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_tpm5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_tpm5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_tpm5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_tpm6_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_tpm6_SHIFT (24U)
/*! tpm6 - TPM6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_tpm6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_tpm6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_tpm6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_wdog5_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_wdog5_SHIFT (25U)
/*! wdog5 - WDOG5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_wdog5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_wdog5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_wdog5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_wdog6_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_wdog6_SHIFT (26U)
/*! wdog6 - WDOG6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_wdog6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_wdog6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_wdog6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_i3c2_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_i3c2_SHIFT (27U)
/*! i3c2 - I3C2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_i3c2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_i3c2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_i3c2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_sai2_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_sai2_SHIFT (28U)
/*! sai2 - SAI2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_sai2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_sai2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_sai2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_sai3_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_sai3_SHIFT (29U)
/*! sai3 - SAI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_sai3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_sai3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_sai3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_sai4_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_sai4_SHIFT (30U)
/*! sai4 - SAI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_sai4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_sai4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_sai4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_edma2_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_edma2_SHIFT (31U)
/*! edma2 - EDMA2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_edma2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_edma2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_1_edma2_MASK)
/*! @} */

/*! @name IPG_DEBUG_CM33SYNC - IPG DEBUG mask bit */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_can2_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_can2_SHIFT (0U)
/*! can2 - CAN2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_can2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_can2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_can2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_can3_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_can3_SHIFT (1U)
/*! can3 - CAN3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_can3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_can3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_can3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_can4_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_can4_SHIFT (2U)
/*! can4 - CAN4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_can4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_can4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_can4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_can5_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_can5_SHIFT (3U)
/*! can5 - CAN5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_can5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_can5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_can5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_flexio1_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_flexio1_SHIFT (4U)
/*! flexio1 - FLEXIO1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_flexio1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_flexio1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_flexio1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_flexio2_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_flexio2_SHIFT (5U)
/*! flexio2 - FLEXIO2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_flexio2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_flexio2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_flexio2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpi2c3_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpi2c3_SHIFT (6U)
/*! lpi2c3 - I2C3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpi2c3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpi2c3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpi2c3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpi2c4_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpi2c4_SHIFT (7U)
/*! lpi2c4 - I2C4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpi2c4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpi2c4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpi2c4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpi2c5_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpi2c5_SHIFT (8U)
/*! lpi2c5 - I2C5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpi2c5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpi2c5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpi2c5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpi2c6_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpi2c6_SHIFT (9U)
/*! lpi2c6 - I2C6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpi2c6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpi2c6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpi2c6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpi2c7_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpi2c7_SHIFT (10U)
/*! lpi2c7 - I2C7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpi2c7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpi2c7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpi2c7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpi2c8_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpi2c8_SHIFT (11U)
/*! lpi2c8 - I2C8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpi2c8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpi2c8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpi2c8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpit2_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpit2_SHIFT (12U)
/*! lpit2 - IT2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpit2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpit2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpit2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpit3_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpit3_SHIFT (13U)
/*! lpit3 - IT3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpit3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpit3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpit3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpspi3_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpspi3_SHIFT (14U)
/*! lpspi3 - SPI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpspi3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpspi3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpspi3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpspi4_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpspi4_SHIFT (15U)
/*! lpspi4 - SPI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpspi4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpspi4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpspi4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpspi5_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpspi5_SHIFT (16U)
/*! lpspi5 - SPI5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpspi5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpspi5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpspi5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpspi6_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpspi6_SHIFT (17U)
/*! lpspi6 - SPI6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpspi6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpspi6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpspi6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpspi7_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpspi7_SHIFT (18U)
/*! lpspi7 - SPI7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpspi7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpspi7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpspi7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpspi8_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpspi8_SHIFT (19U)
/*! lpspi8 - SPI8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpspi8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpspi8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lpspi8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lptmr2_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lptmr2_SHIFT (20U)
/*! lptmr2 - TMR2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lptmr2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lptmr2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_lptmr2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_tpm3_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_tpm3_SHIFT (21U)
/*! tpm3 - TPM3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_tpm3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_tpm3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_tpm3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_tpm4_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_tpm4_SHIFT (22U)
/*! tpm4 - TPM4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_tpm4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_tpm4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_tpm4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_tpm5_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_tpm5_SHIFT (23U)
/*! tpm5 - TPM5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_tpm5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_tpm5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_tpm5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_tpm6_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_tpm6_SHIFT (24U)
/*! tpm6 - TPM6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_tpm6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_tpm6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_tpm6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_wdog5_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_wdog5_SHIFT (25U)
/*! wdog5 - WDOG5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_wdog5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_wdog5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_wdog5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_wdog6_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_wdog6_SHIFT (26U)
/*! wdog6 - WDOG6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_wdog6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_wdog6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_wdog6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_i3c2_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_i3c2_SHIFT (27U)
/*! i3c2 - I3C2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_i3c2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_i3c2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_i3c2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_sai2_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_sai2_SHIFT (28U)
/*! sai2 - SAI2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_sai2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_sai2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_sai2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_sai3_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_sai3_SHIFT (29U)
/*! sai3 - SAI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_sai3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_sai3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_sai3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_sai4_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_sai4_SHIFT (30U)
/*! sai4 - SAI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_sai4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_sai4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_sai4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_edma2_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_edma2_SHIFT (31U)
/*! edma2 - EDMA2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_edma2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_edma2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33SYNC_edma2_MASK)
/*! @} */

/*! @name IPG_DEBUG_2_CM33 - IPG DEBUG mask bit */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_edma3_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_edma3_SHIFT (0U)
/*! edma3 - EDMA3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_edma3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_edma3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_edma3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_edma4_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_edma4_SHIFT (1U)
/*! edma4 - EDMA4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_edma4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_edma4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_edma4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_gpt2_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_gpt2_SHIFT (2U)
/*! gpt2 - GPT2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_gpt2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_gpt2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_gpt2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_gpt3_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_gpt3_SHIFT (3U)
/*! gpt3 - GPT3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_gpt3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_gpt3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_gpt3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_gpt4_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_gpt4_SHIFT (4U)
/*! gpt4 - GPT4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_gpt4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_gpt4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_gpt4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_pwm1_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_pwm1_SHIFT (5U)
/*! pwm1 - PWM1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_pwm1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_pwm1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_pwm1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_pwm2_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_pwm2_SHIFT (6U)
/*! pwm2 - PWM2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_pwm2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_pwm2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_pwm2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_pwm3_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_pwm3_SHIFT (7U)
/*! pwm3 - PWM3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_pwm3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_pwm3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_pwm3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_pwm4_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_pwm4_SHIFT (8U)
/*! pwm4 - PWM4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_pwm4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_pwm4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_pwm4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_sinc1_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_sinc1_SHIFT (9U)
/*! sinc1 - SINC1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_sinc1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_sinc1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_sinc1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_sinc2_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_sinc2_SHIFT (10U)
/*! sinc2 - SINC2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_sinc2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_sinc2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_sinc2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_sinc3_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_sinc3_SHIFT (11U)
/*! sinc3 - SINC3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_sinc3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_sinc3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_sinc3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_sinc4_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_sinc4_SHIFT (12U)
/*! sinc4 - SINC4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_sinc4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_sinc4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_sinc4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_qtimer1_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_qtimer1_SHIFT (13U)
/*! qtimer1 - QTIMER1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_qtimer1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_qtimer1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_qtimer1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_qtimer2_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_qtimer2_SHIFT (14U)
/*! qtimer2 - QTIMER2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_qtimer2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_qtimer2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_qtimer2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_qtimer3_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_qtimer3_SHIFT (15U)
/*! qtimer3 - QTIMER3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_qtimer3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_qtimer3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_qtimer3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_qtimer4_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_qtimer4_SHIFT (16U)
/*! qtimer4 - QTIMER4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_qtimer4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_qtimer4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_qtimer4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_qtimer5_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_qtimer5_SHIFT (17U)
/*! qtimer5 - QTIMER5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_qtimer5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_qtimer5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_qtimer5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_qtimer6_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_qtimer6_SHIFT (18U)
/*! qtimer6 - QTIMER6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_qtimer6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_qtimer6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_qtimer6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_qtimer7_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_qtimer7_SHIFT (19U)
/*! qtimer7 - QTIMER7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_qtimer7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_qtimer7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_qtimer7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_qtimer8_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_qtimer8_SHIFT (20U)
/*! qtimer8 - QTIMER8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_qtimer8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_qtimer8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_qtimer8_MASK)
/*! @} */

/*! @name IPG_DEBUG_2_CA55C0 - IPG DEBUG mask bit for CA55 core0 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_edma3_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_edma3_SHIFT (0U)
/*! edma3 - EDMA3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_edma3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_edma3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_edma3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_edma4_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_edma4_SHIFT (1U)
/*! edma4 - EDMA4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_edma4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_edma4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_edma4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_gpt2_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_gpt2_SHIFT (2U)
/*! gpt2 - GPT2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_gpt2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_gpt2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_gpt2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_gpt3_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_gpt3_SHIFT (3U)
/*! gpt3 - GPT3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_gpt3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_gpt3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_gpt3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_gpt4_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_gpt4_SHIFT (4U)
/*! gpt4 - GPT4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_gpt4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_gpt4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_gpt4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_pwm1_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_pwm1_SHIFT (5U)
/*! pwm1 - PWM1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_pwm1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_pwm1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_pwm1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_pwm2_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_pwm2_SHIFT (6U)
/*! pwm2 - PWM2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_pwm2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_pwm2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_pwm2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_pwm3_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_pwm3_SHIFT (7U)
/*! pwm3 - PWM3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_pwm3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_pwm3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_pwm3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_pwm4_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_pwm4_SHIFT (8U)
/*! pwm4 - PWM4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_pwm4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_pwm4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_pwm4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_sinc1_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_sinc1_SHIFT (9U)
/*! sinc1 - SINC1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_sinc1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_sinc1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_sinc1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_sinc2_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_sinc2_SHIFT (10U)
/*! sinc2 - SINC2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_sinc2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_sinc2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_sinc2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_sinc3_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_sinc3_SHIFT (11U)
/*! sinc3 - SINC3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_sinc3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_sinc3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_sinc3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_sinc4_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_sinc4_SHIFT (12U)
/*! sinc4 - SINC4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_sinc4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_sinc4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_sinc4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_qtimer1_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_qtimer1_SHIFT (13U)
/*! qtimer1 - QTIMER1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_qtimer1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_qtimer1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_qtimer1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_qtimer2_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_qtimer2_SHIFT (14U)
/*! qtimer2 - QTIMER2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_qtimer2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_qtimer2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_qtimer2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_qtimer3_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_qtimer3_SHIFT (15U)
/*! qtimer3 - QTIMER3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_qtimer3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_qtimer3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_qtimer3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_qtimer4_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_qtimer4_SHIFT (16U)
/*! qtimer4 - QTIMER4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_qtimer4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_qtimer4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_qtimer4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_qtimer5_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_qtimer5_SHIFT (17U)
/*! qtimer5 - QTIMER5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_qtimer5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_qtimer5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_qtimer5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_qtimer6_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_qtimer6_SHIFT (18U)
/*! qtimer6 - QTIMER6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_qtimer6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_qtimer6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_qtimer6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_qtimer7_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_qtimer7_SHIFT (19U)
/*! qtimer7 - QTIMER7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_qtimer7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_qtimer7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_qtimer7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_qtimer8_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_qtimer8_SHIFT (20U)
/*! qtimer8 - QTIMER8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_qtimer8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_qtimer8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_qtimer8_MASK)
/*! @} */

/*! @name IPG_DEBUG_2_CA55C1 - IPG DEBUG mask bit for CA55 core1 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_edma3_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_edma3_SHIFT (0U)
/*! edma3 - EDMA3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_edma3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_edma3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_edma3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_edma4_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_edma4_SHIFT (1U)
/*! edma4 - EDMA4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_edma4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_edma4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_edma4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_gpt2_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_gpt2_SHIFT (2U)
/*! gpt2 - GPT2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_gpt2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_gpt2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_gpt2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_gpt3_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_gpt3_SHIFT (3U)
/*! gpt3 - GPT3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_gpt3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_gpt3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_gpt3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_gpt4_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_gpt4_SHIFT (4U)
/*! gpt4 - GPT4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_gpt4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_gpt4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_gpt4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_pwm1_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_pwm1_SHIFT (5U)
/*! pwm1 - PWM1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_pwm1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_pwm1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_pwm1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_pwm2_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_pwm2_SHIFT (6U)
/*! pwm2 - PWM2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_pwm2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_pwm2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_pwm2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_pwm3_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_pwm3_SHIFT (7U)
/*! pwm3 - PWM3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_pwm3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_pwm3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_pwm3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_pwm4_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_pwm4_SHIFT (8U)
/*! pwm4 - PWM4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_pwm4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_pwm4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_pwm4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_sinc1_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_sinc1_SHIFT (9U)
/*! sinc1 - SINC1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_sinc1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_sinc1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_sinc1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_sinc2_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_sinc2_SHIFT (10U)
/*! sinc2 - SINC2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_sinc2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_sinc2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_sinc2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_sinc3_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_sinc3_SHIFT (11U)
/*! sinc3 - SINC3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_sinc3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_sinc3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_sinc3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_sinc4_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_sinc4_SHIFT (12U)
/*! sinc4 - SINC4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_sinc4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_sinc4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_sinc4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_qtimer1_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_qtimer1_SHIFT (13U)
/*! qtimer1 - QTIMER1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_qtimer1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_qtimer1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_qtimer1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_qtimer2_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_qtimer2_SHIFT (14U)
/*! qtimer2 - QTIMER2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_qtimer2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_qtimer2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_qtimer2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_qtimer3_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_qtimer3_SHIFT (15U)
/*! qtimer3 - QTIMER3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_qtimer3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_qtimer3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_qtimer3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_qtimer4_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_qtimer4_SHIFT (16U)
/*! qtimer4 - QTIMER4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_qtimer4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_qtimer4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_qtimer4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_qtimer5_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_qtimer5_SHIFT (17U)
/*! qtimer5 - QTIMER5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_qtimer5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_qtimer5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_qtimer5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_qtimer6_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_qtimer6_SHIFT (18U)
/*! qtimer6 - QTIMER6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_qtimer6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_qtimer6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_qtimer6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_qtimer7_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_qtimer7_SHIFT (19U)
/*! qtimer7 - QTIMER7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_qtimer7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_qtimer7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_qtimer7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_qtimer8_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_qtimer8_SHIFT (20U)
/*! qtimer8 - QTIMER8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_qtimer8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_qtimer8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_qtimer8_MASK)
/*! @} */

/*! @name IPG_DEBUG_2_CA55C2 - IPG DEBUG mask bit for CA55 core2 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_edma3_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_edma3_SHIFT (0U)
/*! edma3 - EDMA3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_edma3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_edma3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_edma3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_edma4_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_edma4_SHIFT (1U)
/*! edma4 - EDMA4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_edma4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_edma4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_edma4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_gpt2_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_gpt2_SHIFT (2U)
/*! gpt2 - GPT2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_gpt2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_gpt2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_gpt2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_gpt3_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_gpt3_SHIFT (3U)
/*! gpt3 - GPT3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_gpt3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_gpt3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_gpt3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_gpt4_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_gpt4_SHIFT (4U)
/*! gpt4 - GPT4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_gpt4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_gpt4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_gpt4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_pwm1_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_pwm1_SHIFT (5U)
/*! pwm1 - PWM1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_pwm1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_pwm1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_pwm1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_pwm2_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_pwm2_SHIFT (6U)
/*! pwm2 - PWM2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_pwm2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_pwm2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_pwm2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_pwm3_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_pwm3_SHIFT (7U)
/*! pwm3 - PWM3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_pwm3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_pwm3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_pwm3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_pwm4_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_pwm4_SHIFT (8U)
/*! pwm4 - PWM4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_pwm4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_pwm4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_pwm4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_sinc1_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_sinc1_SHIFT (9U)
/*! sinc1 - SINC1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_sinc1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_sinc1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_sinc1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_sinc2_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_sinc2_SHIFT (10U)
/*! sinc2 - SINC2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_sinc2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_sinc2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_sinc2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_sinc3_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_sinc3_SHIFT (11U)
/*! sinc3 - SINC3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_sinc3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_sinc3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_sinc3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_sinc4_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_sinc4_SHIFT (12U)
/*! sinc4 - SINC4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_sinc4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_sinc4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_sinc4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_qtimer1_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_qtimer1_SHIFT (13U)
/*! qtimer1 - QTIMER1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_qtimer1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_qtimer1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_qtimer1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_qtimer2_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_qtimer2_SHIFT (14U)
/*! qtimer2 - QTIMER2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_qtimer2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_qtimer2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_qtimer2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_qtimer3_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_qtimer3_SHIFT (15U)
/*! qtimer3 - QTIMER3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_qtimer3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_qtimer3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_qtimer3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_qtimer4_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_qtimer4_SHIFT (16U)
/*! qtimer4 - QTIMER4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_qtimer4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_qtimer4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_qtimer4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_qtimer5_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_qtimer5_SHIFT (17U)
/*! qtimer5 - QTIMER5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_qtimer5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_qtimer5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_qtimer5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_qtimer6_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_qtimer6_SHIFT (18U)
/*! qtimer6 - QTIMER6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_qtimer6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_qtimer6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_qtimer6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_qtimer7_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_qtimer7_SHIFT (19U)
/*! qtimer7 - QTIMER7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_qtimer7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_qtimer7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_qtimer7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_qtimer8_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_qtimer8_SHIFT (20U)
/*! qtimer8 - QTIMER8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_qtimer8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_qtimer8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_qtimer8_MASK)
/*! @} */

/*! @name IPG_DEBUG_2_CA55C3 - IPG DEBUG mask bit for CA55 core3 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_edma3_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_edma3_SHIFT (0U)
/*! edma3 - EDMA3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_edma3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_edma3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_edma3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_edma4_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_edma4_SHIFT (1U)
/*! edma4 - EDMA4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_edma4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_edma4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_edma4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_gpt2_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_gpt2_SHIFT (2U)
/*! gpt2 - GPT2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_gpt2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_gpt2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_gpt2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_gpt3_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_gpt3_SHIFT (3U)
/*! gpt3 - GPT3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_gpt3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_gpt3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_gpt3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_gpt4_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_gpt4_SHIFT (4U)
/*! gpt4 - GPT4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_gpt4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_gpt4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_gpt4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_pwm1_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_pwm1_SHIFT (5U)
/*! pwm1 - PWM1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_pwm1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_pwm1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_pwm1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_pwm2_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_pwm2_SHIFT (6U)
/*! pwm2 - PWM2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_pwm2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_pwm2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_pwm2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_pwm3_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_pwm3_SHIFT (7U)
/*! pwm3 - PWM3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_pwm3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_pwm3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_pwm3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_pwm4_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_pwm4_SHIFT (8U)
/*! pwm4 - PWM4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_pwm4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_pwm4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_pwm4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_sinc1_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_sinc1_SHIFT (9U)
/*! sinc1 - SINC1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_sinc1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_sinc1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_sinc1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_sinc2_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_sinc2_SHIFT (10U)
/*! sinc2 - SINC2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_sinc2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_sinc2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_sinc2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_sinc3_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_sinc3_SHIFT (11U)
/*! sinc3 - SINC3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_sinc3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_sinc3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_sinc3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_sinc4_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_sinc4_SHIFT (12U)
/*! sinc4 - SINC4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_sinc4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_sinc4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_sinc4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_qtimer1_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_qtimer1_SHIFT (13U)
/*! qtimer1 - QTIMER1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_qtimer1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_qtimer1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_qtimer1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_qtimer2_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_qtimer2_SHIFT (14U)
/*! qtimer2 - QTIMER2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_qtimer2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_qtimer2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_qtimer2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_qtimer3_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_qtimer3_SHIFT (15U)
/*! qtimer3 - QTIMER3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_qtimer3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_qtimer3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_qtimer3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_qtimer4_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_qtimer4_SHIFT (16U)
/*! qtimer4 - QTIMER4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_qtimer4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_qtimer4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_qtimer4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_qtimer5_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_qtimer5_SHIFT (17U)
/*! qtimer5 - QTIMER5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_qtimer5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_qtimer5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_qtimer5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_qtimer6_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_qtimer6_SHIFT (18U)
/*! qtimer6 - QTIMER6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_qtimer6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_qtimer6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_qtimer6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_qtimer7_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_qtimer7_SHIFT (19U)
/*! qtimer7 - QTIMER7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_qtimer7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_qtimer7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_qtimer7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_qtimer8_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_qtimer8_SHIFT (20U)
/*! qtimer8 - QTIMER8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_qtimer8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_qtimer8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_qtimer8_MASK)
/*! @} */

/*! @name IPG_DEBUG_2_CM7_0 - IPG DEBUG mask bit */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_edma3_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_edma3_SHIFT (0U)
/*! edma3 - EDMA3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_edma3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_edma3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_edma3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_edma4_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_edma4_SHIFT (1U)
/*! edma4 - EDMA4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_edma4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_edma4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_edma4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_gpt2_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_gpt2_SHIFT (2U)
/*! gpt2 - GPT2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_gpt2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_gpt2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_gpt2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_gpt3_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_gpt3_SHIFT (3U)
/*! gpt3 - GPT3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_gpt3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_gpt3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_gpt3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_gpt4_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_gpt4_SHIFT (4U)
/*! gpt4 - GPT4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_gpt4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_gpt4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_gpt4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_pwm1_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_pwm1_SHIFT (5U)
/*! pwm1 - PWM1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_pwm1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_pwm1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_pwm1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_pwm2_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_pwm2_SHIFT (6U)
/*! pwm2 - PWM2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_pwm2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_pwm2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_pwm2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_pwm3_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_pwm3_SHIFT (7U)
/*! pwm3 - PWM3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_pwm3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_pwm3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_pwm3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_pwm4_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_pwm4_SHIFT (8U)
/*! pwm4 - PWM4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_pwm4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_pwm4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_pwm4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_sinc1_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_sinc1_SHIFT (9U)
/*! sinc1 - SINC1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_sinc1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_sinc1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_sinc1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_sinc2_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_sinc2_SHIFT (10U)
/*! sinc2 - SINC2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_sinc2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_sinc2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_sinc2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_sinc3_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_sinc3_SHIFT (11U)
/*! sinc3 - SINC3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_sinc3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_sinc3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_sinc3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_sinc4_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_sinc4_SHIFT (12U)
/*! sinc4 - SINC4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_sinc4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_sinc4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_sinc4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_qtimer1_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_qtimer1_SHIFT (13U)
/*! qtimer1 - QTIMER1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_qtimer1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_qtimer1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_qtimer1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_qtimer2_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_qtimer2_SHIFT (14U)
/*! qtimer2 - QTIMER2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_qtimer2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_qtimer2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_qtimer2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_qtimer3_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_qtimer3_SHIFT (15U)
/*! qtimer3 - QTIMER3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_qtimer3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_qtimer3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_qtimer3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_qtimer4_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_qtimer4_SHIFT (16U)
/*! qtimer4 - QTIMER4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_qtimer4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_qtimer4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_qtimer4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_qtimer5_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_qtimer5_SHIFT (17U)
/*! qtimer5 - QTIMER5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_qtimer5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_qtimer5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_qtimer5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_qtimer6_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_qtimer6_SHIFT (18U)
/*! qtimer6 - QTIMER6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_qtimer6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_qtimer6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_qtimer6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_qtimer7_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_qtimer7_SHIFT (19U)
/*! qtimer7 - QTIMER7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_qtimer7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_qtimer7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_qtimer7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_qtimer8_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_qtimer8_SHIFT (20U)
/*! qtimer8 - QTIMER8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_qtimer8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_qtimer8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_0_qtimer8_MASK)
/*! @} */

/*! @name IPG_DEBUG_2_CM7_1 - IPG DEBUG mask bit */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_edma3_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_edma3_SHIFT (0U)
/*! edma3 - EDMA3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_edma3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_edma3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_edma3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_edma4_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_edma4_SHIFT (1U)
/*! edma4 - EDMA4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_edma4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_edma4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_edma4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_gpt2_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_gpt2_SHIFT (2U)
/*! gpt2 - GPT2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_gpt2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_gpt2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_gpt2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_gpt3_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_gpt3_SHIFT (3U)
/*! gpt3 - GPT3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_gpt3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_gpt3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_gpt3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_gpt4_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_gpt4_SHIFT (4U)
/*! gpt4 - GPT4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_gpt4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_gpt4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_gpt4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_pwm1_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_pwm1_SHIFT (5U)
/*! pwm1 - PWM1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_pwm1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_pwm1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_pwm1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_pwm2_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_pwm2_SHIFT (6U)
/*! pwm2 - PWM2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_pwm2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_pwm2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_pwm2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_pwm3_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_pwm3_SHIFT (7U)
/*! pwm3 - PWM3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_pwm3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_pwm3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_pwm3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_pwm4_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_pwm4_SHIFT (8U)
/*! pwm4 - PWM4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_pwm4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_pwm4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_pwm4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_sinc1_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_sinc1_SHIFT (9U)
/*! sinc1 - SINC1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_sinc1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_sinc1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_sinc1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_sinc2_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_sinc2_SHIFT (10U)
/*! sinc2 - SINC2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_sinc2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_sinc2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_sinc2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_sinc3_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_sinc3_SHIFT (11U)
/*! sinc3 - SINC3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_sinc3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_sinc3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_sinc3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_sinc4_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_sinc4_SHIFT (12U)
/*! sinc4 - SINC4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_sinc4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_sinc4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_sinc4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_qtimer1_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_qtimer1_SHIFT (13U)
/*! qtimer1 - QTIMER1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_qtimer1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_qtimer1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_qtimer1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_qtimer2_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_qtimer2_SHIFT (14U)
/*! qtimer2 - QTIMER2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_qtimer2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_qtimer2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_qtimer2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_qtimer3_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_qtimer3_SHIFT (15U)
/*! qtimer3 - QTIMER3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_qtimer3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_qtimer3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_qtimer3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_qtimer4_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_qtimer4_SHIFT (16U)
/*! qtimer4 - QTIMER4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_qtimer4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_qtimer4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_qtimer4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_qtimer5_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_qtimer5_SHIFT (17U)
/*! qtimer5 - QTIMER5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_qtimer5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_qtimer5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_qtimer5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_qtimer6_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_qtimer6_SHIFT (18U)
/*! qtimer6 - QTIMER6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_qtimer6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_qtimer6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_qtimer6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_qtimer7_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_qtimer7_SHIFT (19U)
/*! qtimer7 - QTIMER7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_qtimer7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_qtimer7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_qtimer7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_qtimer8_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_qtimer8_SHIFT (20U)
/*! qtimer8 - QTIMER8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_qtimer8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_qtimer8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_1_qtimer8_MASK)
/*! @} */

/*! @name IPG_DEBUG_2_CM33SYNC - IPG DEBUG mask bit */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_edma3_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_edma3_SHIFT (0U)
/*! edma3 - EDMA3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_edma3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_edma3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_edma3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_edma4_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_edma4_SHIFT (1U)
/*! edma4 - EDMA4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_edma4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_edma4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_edma4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_gpt2_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_gpt2_SHIFT (2U)
/*! gpt2 - GPT2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_gpt2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_gpt2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_gpt2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_gpt3_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_gpt3_SHIFT (3U)
/*! gpt3 - GPT3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_gpt3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_gpt3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_gpt3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_gpt4_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_gpt4_SHIFT (4U)
/*! gpt4 - GPT4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_gpt4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_gpt4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_gpt4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_pwm1_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_pwm1_SHIFT (5U)
/*! pwm1 - PWM1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_pwm1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_pwm1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_pwm1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_pwm2_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_pwm2_SHIFT (6U)
/*! pwm2 - PWM2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_pwm2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_pwm2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_pwm2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_pwm3_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_pwm3_SHIFT (7U)
/*! pwm3 - PWM3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_pwm3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_pwm3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_pwm3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_pwm4_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_pwm4_SHIFT (8U)
/*! pwm4 - PWM4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_pwm4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_pwm4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_pwm4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_sinc1_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_sinc1_SHIFT (9U)
/*! sinc1 - SINC1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_sinc1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_sinc1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_sinc1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_sinc2_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_sinc2_SHIFT (10U)
/*! sinc2 - SINC2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_sinc2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_sinc2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_sinc2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_sinc3_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_sinc3_SHIFT (11U)
/*! sinc3 - SINC3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_sinc3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_sinc3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_sinc3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_sinc4_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_sinc4_SHIFT (12U)
/*! sinc4 - SINC4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_sinc4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_sinc4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_sinc4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_qtimer1_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_qtimer1_SHIFT (13U)
/*! qtimer1 - QTIMER1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_qtimer1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_qtimer1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_qtimer1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_qtimer2_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_qtimer2_SHIFT (14U)
/*! qtimer2 - QTIMER2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_qtimer2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_qtimer2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_qtimer2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_qtimer3_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_qtimer3_SHIFT (15U)
/*! qtimer3 - QTIMER3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_qtimer3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_qtimer3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_qtimer3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_qtimer4_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_qtimer4_SHIFT (16U)
/*! qtimer4 - QTIMER4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_qtimer4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_qtimer4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_qtimer4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_qtimer5_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_qtimer5_SHIFT (17U)
/*! qtimer5 - QTIMER5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_qtimer5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_qtimer5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_qtimer5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_qtimer6_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_qtimer6_SHIFT (18U)
/*! qtimer6 - QTIMER6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_qtimer6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_qtimer6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_qtimer6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_qtimer7_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_qtimer7_SHIFT (19U)
/*! qtimer7 - QTIMER7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_qtimer7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_qtimer7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_qtimer7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_qtimer8_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_qtimer8_SHIFT (20U)
/*! qtimer8 - QTIMER8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_qtimer8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_qtimer8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33SYNC_qtimer8_MASK)
/*! @} */

/*! @name DBG_TRACE_CTL - DEBUG TRACE control */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_DBG_TRACE_CTL_clken_csswo_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_DBG_TRACE_CTL_clken_csswo_SHIFT (0U)
/*! clken_csswo - Enable control of the debug/trace CSSWO clock. 0: trace_en_swo disabled, trace
 *    port clock OFF 1: trace_en_swo enabled, trace port clock ON
 */
#define BLK_CTRL_WAKEUPMIX_DBG_TRACE_CTL_clken_csswo(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_DBG_TRACE_CTL_clken_csswo_SHIFT)) & BLK_CTRL_WAKEUPMIX_DBG_TRACE_CTL_clken_csswo_MASK)
/*! @} */

/*! @name INITIATOR_TIMEOUT - NOC initiator timeout status */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma0_rd_timeout_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma0_rd_timeout_SHIFT (0U)
/*! ma0_rd_timeout - Initiator timeout for NOC MAIN read port ma0 */
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma0_rd_timeout(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma0_rd_timeout_SHIFT)) & BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma0_rd_timeout_MASK)

#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma0_wr_timeout_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma0_wr_timeout_SHIFT (1U)
/*! ma0_wr_timeout - Initiator timeout for NOC MAIN write port ma0 */
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma0_wr_timeout(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma0_wr_timeout_SHIFT)) & BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma0_wr_timeout_MASK)

#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma1_rd_timeout_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma1_rd_timeout_SHIFT (2U)
/*! ma1_rd_timeout - Initiator timeout for NOC MAIN read port ma1 */
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma1_rd_timeout(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma1_rd_timeout_SHIFT)) & BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma1_rd_timeout_MASK)

#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma1_wr_timeout_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma1_wr_timeout_SHIFT (3U)
/*! ma1_wr_timeout - Initiator timeout for NOC MAIN write port ma1 */
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma1_wr_timeout(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma1_wr_timeout_SHIFT)) & BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma1_wr_timeout_MASK)

#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma2_rd_timeout_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma2_rd_timeout_SHIFT (4U)
/*! ma2_rd_timeout - Initiator timeout for NOC MAIN read port ma2 */
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma2_rd_timeout(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma2_rd_timeout_SHIFT)) & BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma2_rd_timeout_MASK)

#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma2_wr_timeout_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma2_wr_timeout_SHIFT (5U)
/*! ma2_wr_timeout - Initiator timeout for NOC MAIN write port ma2 */
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma2_wr_timeout(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma2_wr_timeout_SHIFT)) & BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma2_wr_timeout_MASK)

#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma3_rd_timeout_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma3_rd_timeout_SHIFT (6U)
/*! ma3_rd_timeout - Initiator timeout for NOC MAIN read port ma3 */
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma3_rd_timeout(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma3_rd_timeout_SHIFT)) & BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma3_rd_timeout_MASK)

#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma3_wr_timeout_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma3_wr_timeout_SHIFT (7U)
/*! ma3_wr_timeout - Initiator timeout for NOC MAIN write port ma3 */
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma3_wr_timeout(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma3_wr_timeout_SHIFT)) & BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma3_wr_timeout_MASK)

#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma4_rd_timeout_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma4_rd_timeout_SHIFT (8U)
/*! ma4_rd_timeout - Initiator timeout for NOC MAIN read port ma4 */
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma4_rd_timeout(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma4_rd_timeout_SHIFT)) & BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma4_rd_timeout_MASK)

#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma4_wr_timeout_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma4_wr_timeout_SHIFT (9U)
/*! ma4_wr_timeout - Initiator timeout for NOC MAIN write port ma4 */
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma4_wr_timeout(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma4_wr_timeout_SHIFT)) & BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma4_wr_timeout_MASK)

#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma5_rd_timeout_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma5_rd_timeout_SHIFT (10U)
/*! ma5_rd_timeout - Initiator timeout for NOC MAIN read port ma5 */
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma5_rd_timeout(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma5_rd_timeout_SHIFT)) & BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma5_rd_timeout_MASK)

#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma5_wr_timeout_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma5_wr_timeout_SHIFT (11U)
/*! ma5_wr_timeout - Initiator timeout for NOC MAIN write port ma5 */
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma5_wr_timeout(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma5_wr_timeout_SHIFT)) & BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma5_wr_timeout_MASK)

#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma6_rd_timeout_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma6_rd_timeout_SHIFT (12U)
/*! ma6_rd_timeout - Initiator timeout for NOC MAIN read port ma6 */
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma6_rd_timeout(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma6_rd_timeout_SHIFT)) & BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma6_rd_timeout_MASK)

#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma6_wr_timeout_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma6_wr_timeout_SHIFT (13U)
/*! ma6_wr_timeout - Initiator timeout for NOC MAIN write port ma6 */
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma6_wr_timeout(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma6_wr_timeout_SHIFT)) & BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma6_wr_timeout_MASK)

#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma7_rd_timeout_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma7_rd_timeout_SHIFT (14U)
/*! ma7_rd_timeout - Initiator timeout for NOC MAIN read port ma7 */
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma7_rd_timeout(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma7_rd_timeout_SHIFT)) & BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma7_rd_timeout_MASK)

#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma7_wr_timeout_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma7_wr_timeout_SHIFT (15U)
/*! ma7_wr_timeout - Initiator timeout for NOC MAIN write port ma7 */
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma7_wr_timeout(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma7_wr_timeout_SHIFT)) & BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma7_wr_timeout_MASK)

#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma8_rd_timeout_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma8_rd_timeout_SHIFT (16U)
/*! ma8_rd_timeout - Initiator timeout for NOC MAIN read port ma8 */
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma8_rd_timeout(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma8_rd_timeout_SHIFT)) & BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma8_rd_timeout_MASK)

#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma8_wr_timeout_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma8_wr_timeout_SHIFT (17U)
/*! ma8_wr_timeout - Initiator timeout for NOC MAIN write port ma8 */
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma8_wr_timeout(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma8_wr_timeout_SHIFT)) & BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma8_wr_timeout_MASK)

#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md0_timeout_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md0_timeout_SHIFT (18U)
/*! md0_timeout - Initiator timeout for NOC MEGA read/write port md0 */
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md0_timeout(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md0_timeout_SHIFT)) & BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md0_timeout_MASK)

#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md1_timeout_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md1_timeout_SHIFT (20U)
/*! md1_timeout - Initiator timeout for NOC MEGA read/write port md1 */
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md1_timeout(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md1_timeout_SHIFT)) & BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md1_timeout_MASK)

#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md2_timeout_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md2_timeout_SHIFT (22U)
/*! md2_timeout - Initiator timeout for NOC MEGA read/write port md2 */
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md2_timeout(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md2_timeout_SHIFT)) & BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md2_timeout_MASK)

#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md3_timeout_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md3_timeout_SHIFT (24U)
/*! md3_timeout - Initiator timeout for NOC MEGA read/write port md3 */
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md3_timeout(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md3_timeout_SHIFT)) & BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md3_timeout_MASK)

#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md4_timeout_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md4_timeout_SHIFT (26U)
/*! md4_timeout - Initiator timeout for NOC MEGA read/write port md4 */
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md4_timeout(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md4_timeout_SHIFT)) & BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md4_timeout_MASK)

#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md6_timeout_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md6_timeout_SHIFT (28U)
/*! md6_timeout - Initiator timeout for NOC MEGA read/write port md6 */
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md6_timeout(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md6_timeout_SHIFT)) & BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md6_timeout_MASK)

#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md7_timeout_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md7_timeout_SHIFT (30U)
/*! md7_timeout - Initiator timeout for NOC MEGA read/write port md7 */
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md7_timeout(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md7_timeout_SHIFT)) & BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md7_timeout_MASK)
/*! @} */

/*! @name NIU_TO_MA0 - Timeout Control for NOC main NIU master m_a_0 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA0_clk_div_ratio_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA0_clk_div_ratio_SHIFT (0U)
/*! clk_div_ratio - Timeout clock divider ratio selection
 *  0b000..Div by 4
 *  0b001..Div by 8
 *  0b010..Div by 16 (default)
 *  0b011..Div by 32
 *  0b100..Div by 64
 *  0b101..Div by 128
 *  0b110..Div by 256
 *  0b111..Div by 512
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA0_clk_div_ratio(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MA0_clk_div_ratio_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MA0_clk_div_ratio_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA0_upd_MASK   (0x8000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA0_upd_SHIFT  (15U)
/*! upd - Timeout divider selection update control */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA0_upd(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MA0_upd_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MA0_upd_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA0_dis_MASK   (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA0_dis_SHIFT  (31U)
/*! dis - Timeout disable
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA0_dis(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MA0_dis_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MA0_dis_MASK)
/*! @} */

/*! @name NIU_TO_MA1 - Timeout Control for NOC main NIU master m_a_1 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA1_clk_div_ratio_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA1_clk_div_ratio_SHIFT (0U)
/*! clk_div_ratio - Timeout clock divider ratio selection
 *  0b000..Div by 4
 *  0b001..Div by 8
 *  0b010..Div by 16 (default)
 *  0b011..Div by 32
 *  0b100..Div by 64
 *  0b101..Div by 128
 *  0b110..Div by 256
 *  0b111..Div by 512
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA1_clk_div_ratio(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MA1_clk_div_ratio_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MA1_clk_div_ratio_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA1_upd_MASK   (0x8000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA1_upd_SHIFT  (15U)
/*! upd - Timeout divider selection update control */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA1_upd(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MA1_upd_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MA1_upd_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA1_dis_MASK   (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA1_dis_SHIFT  (31U)
/*! dis - Timeout disable
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA1_dis(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MA1_dis_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MA1_dis_MASK)
/*! @} */

/*! @name NIU_TO_MA2 - Timeout Control for NOC main NIU master m_a_2 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA2_clk_div_ratio_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA2_clk_div_ratio_SHIFT (0U)
/*! clk_div_ratio - Timeout clock divider ratio selection
 *  0b000..Div by 4
 *  0b001..Div by 8
 *  0b010..Div by 16 (default)
 *  0b011..Div by 32
 *  0b100..Div by 64
 *  0b101..Div by 128
 *  0b110..Div by 256
 *  0b111..Div by 512
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA2_clk_div_ratio(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MA2_clk_div_ratio_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MA2_clk_div_ratio_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA2_upd_MASK   (0x8000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA2_upd_SHIFT  (15U)
/*! upd - Timeout divider selection update control */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA2_upd(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MA2_upd_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MA2_upd_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA2_dis_MASK   (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA2_dis_SHIFT  (31U)
/*! dis - Timeout disable
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA2_dis(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MA2_dis_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MA2_dis_MASK)
/*! @} */

/*! @name NIU_TO_MA3 - Timeout Control for NOC main NIU master m_a_3 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA3_clk_div_ratio_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA3_clk_div_ratio_SHIFT (0U)
/*! clk_div_ratio - Timeout clock divider ratio selection
 *  0b000..Div by 4
 *  0b001..Div by 8
 *  0b010..Div by 16 (default)
 *  0b011..Div by 32
 *  0b100..Div by 64
 *  0b101..Div by 128
 *  0b110..Div by 256
 *  0b111..Div by 512
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA3_clk_div_ratio(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MA3_clk_div_ratio_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MA3_clk_div_ratio_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA3_upd_MASK   (0x8000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA3_upd_SHIFT  (15U)
/*! upd - Timeout divider selection update control */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA3_upd(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MA3_upd_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MA3_upd_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA3_dis_MASK   (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA3_dis_SHIFT  (31U)
/*! dis - Timeout disable
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA3_dis(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MA3_dis_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MA3_dis_MASK)
/*! @} */

/*! @name NIU_TO_MA4 - Timeout Control for NOC main NIU master m_a_4 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA4_clk_div_ratio_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA4_clk_div_ratio_SHIFT (0U)
/*! clk_div_ratio - Timeout clock divider ratio selection
 *  0b000..Div by 4
 *  0b001..Div by 8
 *  0b010..Div by 16 (default)
 *  0b011..Div by 32
 *  0b100..Div by 64
 *  0b101..Div by 128
 *  0b110..Div by 256
 *  0b111..Div by 512
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA4_clk_div_ratio(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MA4_clk_div_ratio_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MA4_clk_div_ratio_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA4_upd_MASK   (0x8000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA4_upd_SHIFT  (15U)
/*! upd - Timeout divider selection update control */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA4_upd(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MA4_upd_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MA4_upd_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA4_dis_MASK   (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA4_dis_SHIFT  (31U)
/*! dis - Timeout disable
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA4_dis(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MA4_dis_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MA4_dis_MASK)
/*! @} */

/*! @name NIU_TO_MA5 - Timeout Control for NOC main NIU master m_a_5 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA5_clk_div_ratio_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA5_clk_div_ratio_SHIFT (0U)
/*! clk_div_ratio - Timeout clock divider ratio selection
 *  0b000..Div by 4
 *  0b001..Div by 8
 *  0b010..Div by 16 (default)
 *  0b011..Div by 32
 *  0b100..Div by 64
 *  0b101..Div by 128
 *  0b110..Div by 256
 *  0b111..Div by 512
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA5_clk_div_ratio(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MA5_clk_div_ratio_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MA5_clk_div_ratio_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA5_upd_MASK   (0x8000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA5_upd_SHIFT  (15U)
/*! upd - Timeout divider selection update control */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA5_upd(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MA5_upd_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MA5_upd_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA5_dis_MASK   (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA5_dis_SHIFT  (31U)
/*! dis - Timeout disable
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA5_dis(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MA5_dis_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MA5_dis_MASK)
/*! @} */

/*! @name NIU_TO_MA6 - Timeout Control for NOC main NIU master m_a_6 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA6_clk_div_ratio_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA6_clk_div_ratio_SHIFT (0U)
/*! clk_div_ratio - Timeout clock divider ratio selection
 *  0b000..Div by 4
 *  0b001..Div by 8
 *  0b010..Div by 16 (default)
 *  0b011..Div by 32
 *  0b100..Div by 64
 *  0b101..Div by 128
 *  0b110..Div by 256
 *  0b111..Div by 512
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA6_clk_div_ratio(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MA6_clk_div_ratio_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MA6_clk_div_ratio_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA6_upd_MASK   (0x8000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA6_upd_SHIFT  (15U)
/*! upd - Timeout divider selection update control */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA6_upd(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MA6_upd_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MA6_upd_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA6_dis_MASK   (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA6_dis_SHIFT  (31U)
/*! dis - Timeout disable
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA6_dis(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MA6_dis_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MA6_dis_MASK)
/*! @} */

/*! @name NIU_TO_MA7 - Timeout Control for NOC main NIU master m_a_7 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA7_clk_div_ratio_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA7_clk_div_ratio_SHIFT (0U)
/*! clk_div_ratio - Timeout clock divider ratio selection
 *  0b000..Div by 4
 *  0b001..Div by 8
 *  0b010..Div by 16 (default)
 *  0b011..Div by 32
 *  0b100..Div by 64
 *  0b101..Div by 128
 *  0b110..Div by 256
 *  0b111..Div by 512
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA7_clk_div_ratio(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MA7_clk_div_ratio_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MA7_clk_div_ratio_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA7_upd_MASK   (0x8000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA7_upd_SHIFT  (15U)
/*! upd - Timeout divider selection update control */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA7_upd(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MA7_upd_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MA7_upd_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA7_dis_MASK   (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA7_dis_SHIFT  (31U)
/*! dis - Timeout disable
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA7_dis(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MA7_dis_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MA7_dis_MASK)
/*! @} */

/*! @name NIU_TO_MA8 - Timeout Control for NOC main NIU master m_a_8 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA8_clk_div_ratio_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA8_clk_div_ratio_SHIFT (0U)
/*! clk_div_ratio - Timeout clock divider ratio selection
 *  0b000..Div by 4
 *  0b001..Div by 8
 *  0b010..Div by 16 (default)
 *  0b011..Div by 32
 *  0b100..Div by 64
 *  0b101..Div by 128
 *  0b110..Div by 256
 *  0b111..Div by 512
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA8_clk_div_ratio(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MA8_clk_div_ratio_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MA8_clk_div_ratio_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA8_upd_MASK   (0x8000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA8_upd_SHIFT  (15U)
/*! upd - Timeout divider selection update control */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA8_upd(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MA8_upd_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MA8_upd_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA8_dis_MASK   (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA8_dis_SHIFT  (31U)
/*! dis - Timeout disable
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA8_dis(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MA8_dis_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MA8_dis_MASK)
/*! @} */

/*! @name NIU_TO_MD0 - Timeout Control for NOC mega NIU master m_d_0 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD0_clk_div_ratio_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD0_clk_div_ratio_SHIFT (0U)
/*! clk_div_ratio - Timeout clock divider ratio selection
 *  0b000..Div by 4
 *  0b001..Div by 8
 *  0b010..Div by 16 (default)
 *  0b011..Div by 32
 *  0b100..Div by 64
 *  0b101..Div by 128
 *  0b110..Div by 256
 *  0b111..Div by 512
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD0_clk_div_ratio(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD0_clk_div_ratio_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD0_clk_div_ratio_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD0_upd_MASK   (0x8000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD0_upd_SHIFT  (15U)
/*! upd - Timeout divider selection update control */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD0_upd(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD0_upd_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD0_upd_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD0_dis_MASK   (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD0_dis_SHIFT  (31U)
/*! dis - Timeout disable
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD0_dis(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD0_dis_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD0_dis_MASK)
/*! @} */

/*! @name NIU_TO_MD1 - Timeout Control for NOC mega NIU master m_d_1 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD1_clk_div_ratio_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD1_clk_div_ratio_SHIFT (0U)
/*! clk_div_ratio - Timeout clock divider ratio selection
 *  0b000..Div by 4
 *  0b001..Div by 8
 *  0b010..Div by 16 (default)
 *  0b011..Div by 32
 *  0b100..Div by 64
 *  0b101..Div by 128
 *  0b110..Div by 256
 *  0b111..Div by 512
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD1_clk_div_ratio(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD1_clk_div_ratio_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD1_clk_div_ratio_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD1_upd_MASK   (0x8000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD1_upd_SHIFT  (15U)
/*! upd - Timeout divider selection update control */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD1_upd(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD1_upd_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD1_upd_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD1_dis_MASK   (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD1_dis_SHIFT  (31U)
/*! dis - Timeout disable
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD1_dis(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD1_dis_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD1_dis_MASK)
/*! @} */

/*! @name NIU_TO_MD2 - Timeout Control for NOC mega NIU master m_d_2 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD2_clk_div_ratio_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD2_clk_div_ratio_SHIFT (0U)
/*! clk_div_ratio - Timeout clock divider ratio selection
 *  0b000..Div by 4
 *  0b001..Div by 8
 *  0b010..Div by 16 (default)
 *  0b011..Div by 32
 *  0b100..Div by 64
 *  0b101..Div by 128
 *  0b110..Div by 256
 *  0b111..Div by 512
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD2_clk_div_ratio(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD2_clk_div_ratio_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD2_clk_div_ratio_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD2_upd_MASK   (0x8000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD2_upd_SHIFT  (15U)
/*! upd - Timeout divider selection update control */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD2_upd(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD2_upd_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD2_upd_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD2_dis_MASK   (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD2_dis_SHIFT  (31U)
/*! dis - Timeout disable
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD2_dis(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD2_dis_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD2_dis_MASK)
/*! @} */

/*! @name NIU_TO_MD3 - Timeout Control for NOC mega NIU master m_d_3 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD3_clk_div_ratio_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD3_clk_div_ratio_SHIFT (0U)
/*! clk_div_ratio - Timeout clock divider ratio selection
 *  0b000..Div by 4
 *  0b001..Div by 8
 *  0b010..Div by 16 (default)
 *  0b011..Div by 32
 *  0b100..Div by 64
 *  0b101..Div by 128
 *  0b110..Div by 256
 *  0b111..Div by 512
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD3_clk_div_ratio(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD3_clk_div_ratio_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD3_clk_div_ratio_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD3_upd_MASK   (0x8000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD3_upd_SHIFT  (15U)
/*! upd - Timeout divider selection update control */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD3_upd(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD3_upd_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD3_upd_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD3_dis_MASK   (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD3_dis_SHIFT  (31U)
/*! dis - Timeout disable
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD3_dis(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD3_dis_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD3_dis_MASK)
/*! @} */

/*! @name NIU_TO_MD4 - Timeout Control for NOC mega NIU master m_d_4 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD4_clk_div_ratio_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD4_clk_div_ratio_SHIFT (0U)
/*! clk_div_ratio - Timeout clock divider ratio selection
 *  0b000..Div by 4
 *  0b001..Div by 8
 *  0b010..Div by 16 (default)
 *  0b011..Div by 32
 *  0b100..Div by 64
 *  0b101..Div by 128
 *  0b110..Div by 256
 *  0b111..Div by 512
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD4_clk_div_ratio(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD4_clk_div_ratio_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD4_clk_div_ratio_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD4_upd_MASK   (0x8000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD4_upd_SHIFT  (15U)
/*! upd - Timeout divider selection update control */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD4_upd(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD4_upd_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD4_upd_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD4_dis_MASK   (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD4_dis_SHIFT  (31U)
/*! dis - Timeout disable
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD4_dis(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD4_dis_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD4_dis_MASK)
/*! @} */

/*! @name NIU_TO_MD6 - Timeout Control for NOC mega NIU master m_d_6 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD6_clk_div_ratio_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD6_clk_div_ratio_SHIFT (0U)
/*! clk_div_ratio - Timeout clock divider ratio selection
 *  0b000..Div by 4
 *  0b001..Div by 8
 *  0b010..Div by 16 (default)
 *  0b011..Div by 32
 *  0b100..Div by 64
 *  0b101..Div by 128
 *  0b110..Div by 256
 *  0b111..Div by 512
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD6_clk_div_ratio(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD6_clk_div_ratio_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD6_clk_div_ratio_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD6_upd_MASK   (0x8000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD6_upd_SHIFT  (15U)
/*! upd - Timeout divider selection update control */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD6_upd(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD6_upd_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD6_upd_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD6_dis_MASK   (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD6_dis_SHIFT  (31U)
/*! dis - Timeout disable
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD6_dis(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD6_dis_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD6_dis_MASK)
/*! @} */

/*! @name NIU_TO_MD7 - Timeout Control for NOC mega NIU master m_d_7 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD7_clk_div_ratio_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD7_clk_div_ratio_SHIFT (0U)
/*! clk_div_ratio - Timeout clock divider ratio selection
 *  0b000..Div by 4
 *  0b001..Div by 8
 *  0b010..Div by 16 (default)
 *  0b011..Div by 32
 *  0b100..Div by 64
 *  0b101..Div by 128
 *  0b110..Div by 256
 *  0b111..Div by 512
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD7_clk_div_ratio(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD7_clk_div_ratio_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD7_clk_div_ratio_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD7_upd_MASK   (0x8000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD7_upd_SHIFT  (15U)
/*! upd - Timeout divider selection update control */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD7_upd(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD7_upd_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD7_upd_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD7_dis_MASK   (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD7_dis_SHIFT  (31U)
/*! dis - Timeout disable
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD7_dis(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD7_dis_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD7_dis_MASK)
/*! @} */

/*! @name QOS_CTL_0 - QoS control for wakeupmix inititators into NOC MAIN */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_QOS_CTL_0_ar_qos_default_ma5_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_QOS_CTL_0_ar_qos_default_ma5_SHIFT (0U)
/*! ar_qos_default_ma5 - Read-channel QOS default value */
#define BLK_CTRL_WAKEUPMIX_QOS_CTL_0_ar_qos_default_ma5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QOS_CTL_0_ar_qos_default_ma5_SHIFT)) & BLK_CTRL_WAKEUPMIX_QOS_CTL_0_ar_qos_default_ma5_MASK)

#define BLK_CTRL_WAKEUPMIX_QOS_CTL_0_aw_qos_default_ma5_MASK (0x70U)
#define BLK_CTRL_WAKEUPMIX_QOS_CTL_0_aw_qos_default_ma5_SHIFT (4U)
/*! aw_qos_default_ma5 - Write-channel QOS default value */
#define BLK_CTRL_WAKEUPMIX_QOS_CTL_0_aw_qos_default_ma5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QOS_CTL_0_aw_qos_default_ma5_SHIFT)) & BLK_CTRL_WAKEUPMIX_QOS_CTL_0_aw_qos_default_ma5_MASK)

#define BLK_CTRL_WAKEUPMIX_QOS_CTL_0_ar_qos_default_ma6_MASK (0x700U)
#define BLK_CTRL_WAKEUPMIX_QOS_CTL_0_ar_qos_default_ma6_SHIFT (8U)
/*! ar_qos_default_ma6 - Read-channel QOS default value */
#define BLK_CTRL_WAKEUPMIX_QOS_CTL_0_ar_qos_default_ma6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QOS_CTL_0_ar_qos_default_ma6_SHIFT)) & BLK_CTRL_WAKEUPMIX_QOS_CTL_0_ar_qos_default_ma6_MASK)

#define BLK_CTRL_WAKEUPMIX_QOS_CTL_0_aw_qos_default_ma6_MASK (0x7000U)
#define BLK_CTRL_WAKEUPMIX_QOS_CTL_0_aw_qos_default_ma6_SHIFT (12U)
/*! aw_qos_default_ma6 - Write-channel QOS default value */
#define BLK_CTRL_WAKEUPMIX_QOS_CTL_0_aw_qos_default_ma6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QOS_CTL_0_aw_qos_default_ma6_SHIFT)) & BLK_CTRL_WAKEUPMIX_QOS_CTL_0_aw_qos_default_ma6_MASK)

#define BLK_CTRL_WAKEUPMIX_QOS_CTL_0_ar_qos_default_ma8_MASK (0x70000U)
#define BLK_CTRL_WAKEUPMIX_QOS_CTL_0_ar_qos_default_ma8_SHIFT (16U)
/*! ar_qos_default_ma8 - Read-channel QOS default value */
#define BLK_CTRL_WAKEUPMIX_QOS_CTL_0_ar_qos_default_ma8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QOS_CTL_0_ar_qos_default_ma8_SHIFT)) & BLK_CTRL_WAKEUPMIX_QOS_CTL_0_ar_qos_default_ma8_MASK)

#define BLK_CTRL_WAKEUPMIX_QOS_CTL_0_aw_qos_default_ma8_MASK (0x700000U)
#define BLK_CTRL_WAKEUPMIX_QOS_CTL_0_aw_qos_default_ma8_SHIFT (20U)
/*! aw_qos_default_ma8 - Write-channel QOS default value */
#define BLK_CTRL_WAKEUPMIX_QOS_CTL_0_aw_qos_default_ma8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QOS_CTL_0_aw_qos_default_ma8_SHIFT)) & BLK_CTRL_WAKEUPMIX_QOS_CTL_0_aw_qos_default_ma8_MASK)
/*! @} */

/*! @name QOS_CTL_1 - QoS control for wakeupmix inititators into NOC MEGA */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_QOS_CTL_1_ar_qos_default_md0_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_QOS_CTL_1_ar_qos_default_md0_SHIFT (0U)
/*! ar_qos_default_md0 - Read-channel QOS default value */
#define BLK_CTRL_WAKEUPMIX_QOS_CTL_1_ar_qos_default_md0(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QOS_CTL_1_ar_qos_default_md0_SHIFT)) & BLK_CTRL_WAKEUPMIX_QOS_CTL_1_ar_qos_default_md0_MASK)

#define BLK_CTRL_WAKEUPMIX_QOS_CTL_1_aw_qos_default_md0_MASK (0x70U)
#define BLK_CTRL_WAKEUPMIX_QOS_CTL_1_aw_qos_default_md0_SHIFT (4U)
/*! aw_qos_default_md0 - Write-channel QOS default value */
#define BLK_CTRL_WAKEUPMIX_QOS_CTL_1_aw_qos_default_md0(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QOS_CTL_1_aw_qos_default_md0_SHIFT)) & BLK_CTRL_WAKEUPMIX_QOS_CTL_1_aw_qos_default_md0_MASK)

#define BLK_CTRL_WAKEUPMIX_QOS_CTL_1_ar_qos_default_md1_MASK (0x700U)
#define BLK_CTRL_WAKEUPMIX_QOS_CTL_1_ar_qos_default_md1_SHIFT (8U)
/*! ar_qos_default_md1 - Read-channel QOS default value */
#define BLK_CTRL_WAKEUPMIX_QOS_CTL_1_ar_qos_default_md1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QOS_CTL_1_ar_qos_default_md1_SHIFT)) & BLK_CTRL_WAKEUPMIX_QOS_CTL_1_ar_qos_default_md1_MASK)

#define BLK_CTRL_WAKEUPMIX_QOS_CTL_1_aw_qos_default_md1_MASK (0x7000U)
#define BLK_CTRL_WAKEUPMIX_QOS_CTL_1_aw_qos_default_md1_SHIFT (12U)
/*! aw_qos_default_md1 - Write-channel QOS default value */
#define BLK_CTRL_WAKEUPMIX_QOS_CTL_1_aw_qos_default_md1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QOS_CTL_1_aw_qos_default_md1_SHIFT)) & BLK_CTRL_WAKEUPMIX_QOS_CTL_1_aw_qos_default_md1_MASK)

#define BLK_CTRL_WAKEUPMIX_QOS_CTL_1_ar_qos_default_md3_MASK (0x70000U)
#define BLK_CTRL_WAKEUPMIX_QOS_CTL_1_ar_qos_default_md3_SHIFT (16U)
/*! ar_qos_default_md3 - Read-channel QOS default value */
#define BLK_CTRL_WAKEUPMIX_QOS_CTL_1_ar_qos_default_md3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QOS_CTL_1_ar_qos_default_md3_SHIFT)) & BLK_CTRL_WAKEUPMIX_QOS_CTL_1_ar_qos_default_md3_MASK)

#define BLK_CTRL_WAKEUPMIX_QOS_CTL_1_aw_qos_default_md3_MASK (0x700000U)
#define BLK_CTRL_WAKEUPMIX_QOS_CTL_1_aw_qos_default_md3_SHIFT (20U)
/*! aw_qos_default_md3 - Write-channel QOS default value */
#define BLK_CTRL_WAKEUPMIX_QOS_CTL_1_aw_qos_default_md3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QOS_CTL_1_aw_qos_default_md3_SHIFT)) & BLK_CTRL_WAKEUPMIX_QOS_CTL_1_aw_qos_default_md3_MASK)

#define BLK_CTRL_WAKEUPMIX_QOS_CTL_1_ar_qos_default_md4_MASK (0x7000000U)
#define BLK_CTRL_WAKEUPMIX_QOS_CTL_1_ar_qos_default_md4_SHIFT (24U)
/*! ar_qos_default_md4 - Read-channel QOS default value */
#define BLK_CTRL_WAKEUPMIX_QOS_CTL_1_ar_qos_default_md4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QOS_CTL_1_ar_qos_default_md4_SHIFT)) & BLK_CTRL_WAKEUPMIX_QOS_CTL_1_ar_qos_default_md4_MASK)

#define BLK_CTRL_WAKEUPMIX_QOS_CTL_1_aw_qos_default_md4_MASK (0x70000000U)
#define BLK_CTRL_WAKEUPMIX_QOS_CTL_1_aw_qos_default_md4_SHIFT (28U)
/*! aw_qos_default_md4 - Write-channel QOS default value */
#define BLK_CTRL_WAKEUPMIX_QOS_CTL_1_aw_qos_default_md4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QOS_CTL_1_aw_qos_default_md4_SHIFT)) & BLK_CTRL_WAKEUPMIX_QOS_CTL_1_aw_qos_default_md4_MASK)
/*! @} */

/*! @name QOS_CTL_2 - QoS control for wakeupmix inititators into NOC MEGA, continued */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_QOS_CTL_2_ar_qos_default_md6_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_QOS_CTL_2_ar_qos_default_md6_SHIFT (0U)
/*! ar_qos_default_md6 - Read-channel QOS default value */
#define BLK_CTRL_WAKEUPMIX_QOS_CTL_2_ar_qos_default_md6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QOS_CTL_2_ar_qos_default_md6_SHIFT)) & BLK_CTRL_WAKEUPMIX_QOS_CTL_2_ar_qos_default_md6_MASK)

#define BLK_CTRL_WAKEUPMIX_QOS_CTL_2_aw_qos_default_md6_MASK (0x70U)
#define BLK_CTRL_WAKEUPMIX_QOS_CTL_2_aw_qos_default_md6_SHIFT (4U)
/*! aw_qos_default_md6 - Write-channel QOS default value */
#define BLK_CTRL_WAKEUPMIX_QOS_CTL_2_aw_qos_default_md6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QOS_CTL_2_aw_qos_default_md6_SHIFT)) & BLK_CTRL_WAKEUPMIX_QOS_CTL_2_aw_qos_default_md6_MASK)
/*! @} */

/*! @name ATU_CONF - ATU configuration control */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_a_pm_en_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_a_pm_en_SHIFT (0U)
/*! atu_a_pm_en - ATU A PM enable */
#define BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_a_pm_en(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_a_pm_en_SHIFT)) & BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_a_pm_en_MASK)

#define BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_a_error_on_miss_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_a_error_on_miss_SHIFT (1U)
/*! atu_a_error_on_miss - ATU A Error-on-miss */
#define BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_a_error_on_miss(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_a_error_on_miss_SHIFT)) & BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_a_error_on_miss_MASK)

#define BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_m7_0_pm_en_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_m7_0_pm_en_SHIFT (4U)
/*! atu_m7_0_pm_en - ATU M7 #0 PM enable */
#define BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_m7_0_pm_en(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_m7_0_pm_en_SHIFT)) & BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_m7_0_pm_en_MASK)

#define BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_m7_0_error_on_miss_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_m7_0_error_on_miss_SHIFT (5U)
/*! atu_m7_0_error_on_miss - ATU M7 #0 Error-on-miss */
#define BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_m7_0_error_on_miss(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_m7_0_error_on_miss_SHIFT)) & BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_m7_0_error_on_miss_MASK)

#define BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_m7_1_pm_en_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_m7_1_pm_en_SHIFT (8U)
/*! atu_m7_1_pm_en - ATU M7 #1 PM enable */
#define BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_m7_1_pm_en(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_m7_1_pm_en_SHIFT)) & BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_m7_1_pm_en_MASK)

#define BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_m7_1_error_on_miss_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_m7_1_error_on_miss_SHIFT (9U)
/*! atu_m7_1_error_on_miss - ATU M7 #1 Error-on-miss */
#define BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_m7_1_error_on_miss(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_m7_1_error_on_miss_SHIFT)) & BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_m7_1_error_on_miss_MASK)

#define BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_m_pm_en_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_m_pm_en_SHIFT (12U)
/*! atu_m_pm_en - ATU MEGA PM enable */
#define BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_m_pm_en(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_m_pm_en_SHIFT)) & BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_m_pm_en_MASK)

#define BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_m_error_on_miss_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_m_error_on_miss_SHIFT (13U)
/*! atu_m_error_on_miss - ATU MEGA Error-on-miss */
#define BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_m_error_on_miss(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_m_error_on_miss_SHIFT)) & BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_m_error_on_miss_MASK)

#define BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_m33sync_pm_en_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_m33sync_pm_en_SHIFT (16U)
/*! atu_m33sync_pm_en - ATU M33SYNC PM enable */
#define BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_m33sync_pm_en(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_m33sync_pm_en_SHIFT)) & BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_m33sync_pm_en_MASK)

#define BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_m33sync_error_on_miss_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_m33sync_error_on_miss_SHIFT (17U)
/*! atu_m33sync_error_on_miss - ATU M33SYNC Error-on-miss */
#define BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_m33sync_error_on_miss(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_m33sync_error_on_miss_SHIFT)) & BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_m33sync_error_on_miss_MASK)

#define BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_v2x_pm_en_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_v2x_pm_en_SHIFT (20U)
/*! atu_v2x_pm_en - ATU V2X PM enable */
#define BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_v2x_pm_en(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_v2x_pm_en_SHIFT)) & BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_v2x_pm_en_MASK)

#define BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_v2x_error_on_miss_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_v2x_error_on_miss_SHIFT (21U)
/*! atu_v2x_error_on_miss - ATU V2X Error-on-miss */
#define BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_v2x_error_on_miss(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_v2x_error_on_miss_SHIFT)) & BLK_CTRL_WAKEUPMIX_ATU_CONF_atu_v2x_error_on_miss_MASK)
/*! @} */

/*! @name HIPERFACE1_SYNC_CTL1 - Hiperface #1 sync source configuration register #1/2 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_sync_div_MASK (0xFFFFU)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_sync_div_SHIFT (0U)
/*! sync_div - Hiperface sync divider ratio */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_sync_div(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_sync_div_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_sync_div_MASK)

#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_sync_div_load_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_sync_div_load_SHIFT (16U)
/*! sync_div_load - Hiperface sync divider ratio load/reload */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_sync_div_load(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_sync_div_load_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_sync_div_load_MASK)

#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_sync_div_enable_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_sync_div_enable_SHIFT (17U)
/*! sync_div_enable - Hiperface sync clock divider enable */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_sync_div_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_sync_div_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_sync_div_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_sync_enable_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_sync_enable_SHIFT (18U)
/*! sync_enable - Hiperface sync enable */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_sync_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_sync_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_sync_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_sync_source_sel_MASK (0x180000U)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_sync_source_sel_SHIFT (19U)
/*! sync_source_sel - Hiperface sync source select */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_sync_source_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_sync_source_sel_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_sync_source_sel_MASK)

#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_cdc_bypass_b_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_cdc_bypass_b_SHIFT (21U)
/*! cdc_bypass_b - Hiperface sync CDC resynchronizer bypass control */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_cdc_bypass_b(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_cdc_bypass_b_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_cdc_bypass_b_MASK)

#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_stretch_bypass_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_stretch_bypass_SHIFT (22U)
/*! stretch_bypass - Hiperface sync stretcher bypass control */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_stretch_bypass(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_stretch_bypass_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_stretch_bypass_MASK)

#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_divider_bypass_b_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_divider_bypass_b_SHIFT (23U)
/*! divider_bypass_b - Hiperface sync divider bypass control */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_divider_bypass_b(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_divider_bypass_b_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_divider_bypass_b_MASK)

#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_sync_start_sel_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_sync_start_sel_SHIFT (24U)
/*! sync_start_sel - Hiperface (CCM) sync start/stop control mode selection */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_sync_start_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_sync_start_sel_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_sync_start_sel_MASK)

#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_sync_start_stop_b_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_sync_start_stop_b_SHIFT (25U)
/*! sync_start_stop_b - Hiperface (CCM) sync source start/stop control */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_sync_start_stop_b(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_sync_start_stop_b_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_sync_start_stop_b_MASK)

#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_sync_clk_enable_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_sync_clk_enable_SHIFT (26U)
/*! sync_clk_enable - Hiperface sync's RESYNC clock enable */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_sync_clk_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_sync_clk_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_sync_clk_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_clk_source_sel_MASK (0x18000000U)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_clk_source_sel_SHIFT (27U)
/*! clk_source_sel - Hiperface sync's RESYNC clock selection */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_clk_source_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_clk_source_sel_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL1_clk_source_sel_MASK)
/*! @} */

/*! @name HIPERFACE1_SYNC_CTL2 - Hiperface #1 sync source configuration register #2/2 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL2_stretch_width_MASK (0x1FFU)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL2_stretch_width_SHIFT (0U)
/*! stretch_width - Hiperface sync source pulse stretcher width */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL2_stretch_width(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL2_stretch_width_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE1_SYNC_CTL2_stretch_width_MASK)
/*! @} */

/*! @name HIPERFACE2_SYNC_CTL1 - Hiperface #2 sync source configuration register #1/2 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_sync_div_MASK (0xFFFFU)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_sync_div_SHIFT (0U)
/*! sync_div - Hiperface sync divider ratio */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_sync_div(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_sync_div_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_sync_div_MASK)

#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_sync_div_load_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_sync_div_load_SHIFT (16U)
/*! sync_div_load - Hiperface sync divider ratio load/reload */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_sync_div_load(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_sync_div_load_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_sync_div_load_MASK)

#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_sync_div_enable_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_sync_div_enable_SHIFT (17U)
/*! sync_div_enable - Hiperface sync clock divider enable */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_sync_div_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_sync_div_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_sync_div_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_sync_enable_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_sync_enable_SHIFT (18U)
/*! sync_enable - Hiperface sync enable */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_sync_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_sync_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_sync_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_sync_source_sel_MASK (0x180000U)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_sync_source_sel_SHIFT (19U)
/*! sync_source_sel - Hiperface sync source select */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_sync_source_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_sync_source_sel_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_sync_source_sel_MASK)

#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_cdc_bypass_b_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_cdc_bypass_b_SHIFT (21U)
/*! cdc_bypass_b - Hiperface sync CDC resynchronizer bypass control */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_cdc_bypass_b(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_cdc_bypass_b_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_cdc_bypass_b_MASK)

#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_stretch_bypass_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_stretch_bypass_SHIFT (22U)
/*! stretch_bypass - Hiperface sync stretcher bypass control */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_stretch_bypass(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_stretch_bypass_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_stretch_bypass_MASK)

#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_divider_bypass_b_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_divider_bypass_b_SHIFT (23U)
/*! divider_bypass_b - Hiperface sync divider bypass control */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_divider_bypass_b(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_divider_bypass_b_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_divider_bypass_b_MASK)

#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_sync_start_sel_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_sync_start_sel_SHIFT (24U)
/*! sync_start_sel - Hiperface (CCM) sync start/stop control mode selection */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_sync_start_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_sync_start_sel_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_sync_start_sel_MASK)

#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_sync_start_stop_b_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_sync_start_stop_b_SHIFT (25U)
/*! sync_start_stop_b - Hiperface (CCM) sync source start/stop control */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_sync_start_stop_b(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_sync_start_stop_b_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_sync_start_stop_b_MASK)

#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_sync_clk_enable_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_sync_clk_enable_SHIFT (26U)
/*! sync_clk_enable - Hiperface sync's RESYNC clock enable */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_sync_clk_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_sync_clk_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_sync_clk_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_clk_source_sel_MASK (0x18000000U)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_clk_source_sel_SHIFT (27U)
/*! clk_source_sel - Hiperface sync's RESYNC clock selection */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_clk_source_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_clk_source_sel_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL1_clk_source_sel_MASK)
/*! @} */

/*! @name HIPERFACE2_SYNC_CTL2 - Hiperface #2 interrupt control register #2/2 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL2_stretch_width_MASK (0x1FFU)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL2_stretch_width_SHIFT (0U)
/*! stretch_width - Hiperface sync source pulse stretcher width */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL2_stretch_width(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL2_stretch_width_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE2_SYNC_CTL2_stretch_width_MASK)
/*! @} */

/*! @name HIPERFACE1_INT_CTL - Hiperface #1 interrupt control */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_INT_CTL_hf1_safe_pos1_int_clear_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_INT_CTL_hf1_safe_pos1_int_clear_SHIFT (0U)
/*! hf1_safe_pos1_int_clear - Hiperface safe pos1 event write to 1 clear */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_INT_CTL_hf1_safe_pos1_int_clear(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE1_INT_CTL_hf1_safe_pos1_int_clear_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE1_INT_CTL_hf1_safe_pos1_int_clear_MASK)

#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_INT_CTL_hf1_fast_pos_int_clear_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_INT_CTL_hf1_fast_pos_int_clear_SHIFT (1U)
/*! hf1_fast_pos_int_clear - Hiperface fast pos event write to 1 clear */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_INT_CTL_hf1_fast_pos_int_clear(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE1_INT_CTL_hf1_fast_pos_int_clear_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE1_INT_CTL_hf1_fast_pos_int_clear_MASK)

#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_INT_CTL_hf1_safe_pos2_int_clear_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_INT_CTL_hf1_safe_pos2_int_clear_SHIFT (2U)
/*! hf1_safe_pos2_int_clear - Hiperface safe pos2 event write to 1 clear */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_INT_CTL_hf1_safe_pos2_int_clear(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE1_INT_CTL_hf1_safe_pos2_int_clear_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE1_INT_CTL_hf1_safe_pos2_int_clear_MASK)

#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_INT_CTL_hf1_sync_locked_int_clear_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_INT_CTL_hf1_sync_locked_int_clear_SHIFT (3U)
/*! hf1_sync_locked_int_clear - Hiperface sync locked event write to 1 clear */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_INT_CTL_hf1_sync_locked_int_clear(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE1_INT_CTL_hf1_sync_locked_int_clear_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE1_INT_CTL_hf1_sync_locked_int_clear_MASK)

#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_INT_CTL_hf1_safe_pos1_int_mask_n_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_INT_CTL_hf1_safe_pos1_int_mask_n_SHIFT (4U)
/*! hf1_safe_pos1_int_mask_n - Hiperface safe pos1 interrupt mask */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_INT_CTL_hf1_safe_pos1_int_mask_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE1_INT_CTL_hf1_safe_pos1_int_mask_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE1_INT_CTL_hf1_safe_pos1_int_mask_n_MASK)

#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_INT_CTL_hf1_fast_pos_int_mask_n_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_INT_CTL_hf1_fast_pos_int_mask_n_SHIFT (5U)
/*! hf1_fast_pos_int_mask_n - Hiperface fast pos interrupt mask */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_INT_CTL_hf1_fast_pos_int_mask_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE1_INT_CTL_hf1_fast_pos_int_mask_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE1_INT_CTL_hf1_fast_pos_int_mask_n_MASK)

#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_INT_CTL_hf1_safe_pos2_int_mask_n_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_INT_CTL_hf1_safe_pos2_int_mask_n_SHIFT (6U)
/*! hf1_safe_pos2_int_mask_n - Hiperface safe pos2 interrupt mask */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_INT_CTL_hf1_safe_pos2_int_mask_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE1_INT_CTL_hf1_safe_pos2_int_mask_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE1_INT_CTL_hf1_safe_pos2_int_mask_n_MASK)

#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_INT_CTL_hf1_sync_locked_int_mask_n_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_INT_CTL_hf1_sync_locked_int_mask_n_SHIFT (7U)
/*! hf1_sync_locked_int_mask_n - Hiperface sync locked interrupt mask */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_INT_CTL_hf1_sync_locked_int_mask_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE1_INT_CTL_hf1_sync_locked_int_mask_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE1_INT_CTL_hf1_sync_locked_int_mask_n_MASK)

#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_INT_CTL_hf1_evt_mask_n_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_INT_CTL_hf1_evt_mask_n_SHIFT (8U)
/*! hf1_evt_mask_n - Hiperface evt mask */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE1_INT_CTL_hf1_evt_mask_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE1_INT_CTL_hf1_evt_mask_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE1_INT_CTL_hf1_evt_mask_n_MASK)
/*! @} */

/*! @name HIPERFACE2_INT_CTL - Hiperface #2 interrupt control */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_INT_CTL_hf2_safe_pos1_int_clear_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_INT_CTL_hf2_safe_pos1_int_clear_SHIFT (0U)
/*! hf2_safe_pos1_int_clear - Hiperface safe pos1 interrupt write to 1 clear */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_INT_CTL_hf2_safe_pos1_int_clear(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE2_INT_CTL_hf2_safe_pos1_int_clear_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE2_INT_CTL_hf2_safe_pos1_int_clear_MASK)

#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_INT_CTL_hf2_fast_pos_int_clear_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_INT_CTL_hf2_fast_pos_int_clear_SHIFT (1U)
/*! hf2_fast_pos_int_clear - Hiperface fast pos interrupt write to 1 clear */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_INT_CTL_hf2_fast_pos_int_clear(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE2_INT_CTL_hf2_fast_pos_int_clear_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE2_INT_CTL_hf2_fast_pos_int_clear_MASK)

#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_INT_CTL_hf2_safe_pos2_int_clear_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_INT_CTL_hf2_safe_pos2_int_clear_SHIFT (2U)
/*! hf2_safe_pos2_int_clear - Hiperface safe pos2 interrupt write to 1 clear */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_INT_CTL_hf2_safe_pos2_int_clear(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE2_INT_CTL_hf2_safe_pos2_int_clear_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE2_INT_CTL_hf2_safe_pos2_int_clear_MASK)

#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_INT_CTL_hf2_sync_locked_int_clear_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_INT_CTL_hf2_sync_locked_int_clear_SHIFT (3U)
/*! hf2_sync_locked_int_clear - Hiperface sync locked interrupt write to 1 clear */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_INT_CTL_hf2_sync_locked_int_clear(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE2_INT_CTL_hf2_sync_locked_int_clear_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE2_INT_CTL_hf2_sync_locked_int_clear_MASK)

#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_INT_CTL_hf2_safe_pos1_int_mask_n_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_INT_CTL_hf2_safe_pos1_int_mask_n_SHIFT (4U)
/*! hf2_safe_pos1_int_mask_n - Hiperface safe pos1 interrupt mask */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_INT_CTL_hf2_safe_pos1_int_mask_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE2_INT_CTL_hf2_safe_pos1_int_mask_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE2_INT_CTL_hf2_safe_pos1_int_mask_n_MASK)

#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_INT_CTL_hf2_fast_pos_int_mask_n_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_INT_CTL_hf2_fast_pos_int_mask_n_SHIFT (5U)
/*! hf2_fast_pos_int_mask_n - Hiperface fast pos interrupt mask */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_INT_CTL_hf2_fast_pos_int_mask_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE2_INT_CTL_hf2_fast_pos_int_mask_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE2_INT_CTL_hf2_fast_pos_int_mask_n_MASK)

#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_INT_CTL_hf2_safe_pos2_int_mask_n_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_INT_CTL_hf2_safe_pos2_int_mask_n_SHIFT (6U)
/*! hf2_safe_pos2_int_mask_n - Hiperface safe pos2 interrupt mask */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_INT_CTL_hf2_safe_pos2_int_mask_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE2_INT_CTL_hf2_safe_pos2_int_mask_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE2_INT_CTL_hf2_safe_pos2_int_mask_n_MASK)

#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_INT_CTL_hf2_sync_locked_int_mask_n_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_INT_CTL_hf2_sync_locked_int_mask_n_SHIFT (7U)
/*! hf2_sync_locked_int_mask_n - Hiperface sync locked interrupt mask */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_INT_CTL_hf2_sync_locked_int_mask_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE2_INT_CTL_hf2_sync_locked_int_mask_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE2_INT_CTL_hf2_sync_locked_int_mask_n_MASK)

#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_INT_CTL_hf2_evt_mask_n_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_INT_CTL_hf2_evt_mask_n_SHIFT (8U)
/*! hf2_evt_mask_n - Hiperface evt mask */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE2_INT_CTL_hf2_evt_mask_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE2_INT_CTL_hf2_evt_mask_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE2_INT_CTL_hf2_evt_mask_n_MASK)
/*! @} */

/*! @name ENDAT3_STATUS - EnDat 3.0 status register */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_ENDAT3_STATUS_short_status_MASK (0xFFU)
#define BLK_CTRL_WAKEUPMIX_ENDAT3_STATUS_short_status_SHIFT (0U)
/*! short_status - EnDAT3.0 short_status[7:0] */
#define BLK_CTRL_WAKEUPMIX_ENDAT3_STATUS_short_status(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_ENDAT3_STATUS_short_status_SHIFT)) & BLK_CTRL_WAKEUPMIX_ENDAT3_STATUS_short_status_MASK)
/*! @} */

/*! @name FLEXIO1_3_MUX0_SEL - FLEXIO_1_3_1 mux selection */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_FLEXIO1_3_MUX0_SEL_output_sel_MASK (0xFFFFU)
#define BLK_CTRL_WAKEUPMIX_FLEXIO1_3_MUX0_SEL_output_sel_SHIFT (0U)
/*! output_sel - Output mux selection */
#define BLK_CTRL_WAKEUPMIX_FLEXIO1_3_MUX0_SEL_output_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FLEXIO1_3_MUX0_SEL_output_sel_SHIFT)) & BLK_CTRL_WAKEUPMIX_FLEXIO1_3_MUX0_SEL_output_sel_MASK)

#define BLK_CTRL_WAKEUPMIX_FLEXIO1_3_MUX0_SEL_input_sel_MASK (0xFFFF0000U)
#define BLK_CTRL_WAKEUPMIX_FLEXIO1_3_MUX0_SEL_input_sel_SHIFT (16U)
/*! input_sel - Input mux selection */
#define BLK_CTRL_WAKEUPMIX_FLEXIO1_3_MUX0_SEL_input_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FLEXIO1_3_MUX0_SEL_input_sel_SHIFT)) & BLK_CTRL_WAKEUPMIX_FLEXIO1_3_MUX0_SEL_input_sel_MASK)
/*! @} */

/*! @name FLEXIO1_3_MUX1_SEL - FLEXIO_1_3_2 mux selection */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_FLEXIO1_3_MUX1_SEL_output_sel_MASK (0x3FFFU)
#define BLK_CTRL_WAKEUPMIX_FLEXIO1_3_MUX1_SEL_output_sel_SHIFT (0U)
/*! output_sel - Output mux selection */
#define BLK_CTRL_WAKEUPMIX_FLEXIO1_3_MUX1_SEL_output_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FLEXIO1_3_MUX1_SEL_output_sel_SHIFT)) & BLK_CTRL_WAKEUPMIX_FLEXIO1_3_MUX1_SEL_output_sel_MASK)

#define BLK_CTRL_WAKEUPMIX_FLEXIO1_3_MUX1_SEL_input_sel_MASK (0x3FFF0000U)
#define BLK_CTRL_WAKEUPMIX_FLEXIO1_3_MUX1_SEL_input_sel_SHIFT (16U)
/*! input_sel - Input mux selection */
#define BLK_CTRL_WAKEUPMIX_FLEXIO1_3_MUX1_SEL_input_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FLEXIO1_3_MUX1_SEL_input_sel_SHIFT)) & BLK_CTRL_WAKEUPMIX_FLEXIO1_3_MUX1_SEL_input_sel_MASK)
/*! @} */

/*! @name FLEXIO1_3_MUX2_SEL - FLEXIO_1_3_3 mux selection */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_FLEXIO1_3_MUX2_SEL_output_sel_MASK (0xFFFU)
#define BLK_CTRL_WAKEUPMIX_FLEXIO1_3_MUX2_SEL_output_sel_SHIFT (0U)
/*! output_sel - Output mux selection */
#define BLK_CTRL_WAKEUPMIX_FLEXIO1_3_MUX2_SEL_output_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FLEXIO1_3_MUX2_SEL_output_sel_SHIFT)) & BLK_CTRL_WAKEUPMIX_FLEXIO1_3_MUX2_SEL_output_sel_MASK)

#define BLK_CTRL_WAKEUPMIX_FLEXIO1_3_MUX2_SEL_input_sel_MASK (0xFFF0000U)
#define BLK_CTRL_WAKEUPMIX_FLEXIO1_3_MUX2_SEL_input_sel_SHIFT (16U)
/*! input_sel - Input mux selection */
#define BLK_CTRL_WAKEUPMIX_FLEXIO1_3_MUX2_SEL_input_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FLEXIO1_3_MUX2_SEL_input_sel_SHIFT)) & BLK_CTRL_WAKEUPMIX_FLEXIO1_3_MUX2_SEL_input_sel_MASK)
/*! @} */

/*! @name FLEXIO2_4_MUX0_SEL - FLEXIO_2_4_1 mux selection */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_FLEXIO2_4_MUX0_SEL_output_sel_MASK (0xFFFFU)
#define BLK_CTRL_WAKEUPMIX_FLEXIO2_4_MUX0_SEL_output_sel_SHIFT (0U)
/*! output_sel - Output mux selection */
#define BLK_CTRL_WAKEUPMIX_FLEXIO2_4_MUX0_SEL_output_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FLEXIO2_4_MUX0_SEL_output_sel_SHIFT)) & BLK_CTRL_WAKEUPMIX_FLEXIO2_4_MUX0_SEL_output_sel_MASK)

#define BLK_CTRL_WAKEUPMIX_FLEXIO2_4_MUX0_SEL_input_sel_MASK (0xFFFF0000U)
#define BLK_CTRL_WAKEUPMIX_FLEXIO2_4_MUX0_SEL_input_sel_SHIFT (16U)
/*! input_sel - Input mux selection */
#define BLK_CTRL_WAKEUPMIX_FLEXIO2_4_MUX0_SEL_input_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FLEXIO2_4_MUX0_SEL_input_sel_SHIFT)) & BLK_CTRL_WAKEUPMIX_FLEXIO2_4_MUX0_SEL_input_sel_MASK)
/*! @} */

/*! @name FLEXIO2_4_MUX1_SEL - FLEXIO_2_4_2 mux selection */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_FLEXIO2_4_MUX1_SEL_output_sel_MASK (0xFFFU)
#define BLK_CTRL_WAKEUPMIX_FLEXIO2_4_MUX1_SEL_output_sel_SHIFT (0U)
/*! output_sel - Output mux selection */
#define BLK_CTRL_WAKEUPMIX_FLEXIO2_4_MUX1_SEL_output_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FLEXIO2_4_MUX1_SEL_output_sel_SHIFT)) & BLK_CTRL_WAKEUPMIX_FLEXIO2_4_MUX1_SEL_output_sel_MASK)

#define BLK_CTRL_WAKEUPMIX_FLEXIO2_4_MUX1_SEL_input_sel_MASK (0xFFF0000U)
#define BLK_CTRL_WAKEUPMIX_FLEXIO2_4_MUX1_SEL_input_sel_SHIFT (16U)
/*! input_sel - Input mux selection */
#define BLK_CTRL_WAKEUPMIX_FLEXIO2_4_MUX1_SEL_input_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FLEXIO2_4_MUX1_SEL_input_sel_SHIFT)) & BLK_CTRL_WAKEUPMIX_FLEXIO2_4_MUX1_SEL_input_sel_MASK)
/*! @} */

/*! @name DIAG_ENCODER_MUX_SEL - Encoder diagnostic bus mux selection */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_DIAG_ENCODER_MUX_SEL_diag_enc1_sel_MASK (0x3U)
#define BLK_CTRL_WAKEUPMIX_DIAG_ENCODER_MUX_SEL_diag_enc1_sel_SHIFT (0U)
/*! diag_enc1_sel - diag_enc1_sel */
#define BLK_CTRL_WAKEUPMIX_DIAG_ENCODER_MUX_SEL_diag_enc1_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_DIAG_ENCODER_MUX_SEL_diag_enc1_sel_SHIFT)) & BLK_CTRL_WAKEUPMIX_DIAG_ENCODER_MUX_SEL_diag_enc1_sel_MASK)

#define BLK_CTRL_WAKEUPMIX_DIAG_ENCODER_MUX_SEL_diag_enc2_sel_MASK (0x30U)
#define BLK_CTRL_WAKEUPMIX_DIAG_ENCODER_MUX_SEL_diag_enc2_sel_SHIFT (4U)
/*! diag_enc2_sel - diag_enc2_sel */
#define BLK_CTRL_WAKEUPMIX_DIAG_ENCODER_MUX_SEL_diag_enc2_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_DIAG_ENCODER_MUX_SEL_diag_enc2_sel_SHIFT)) & BLK_CTRL_WAKEUPMIX_DIAG_ENCODER_MUX_SEL_diag_enc2_sel_MASK)
/*! @} */

/*! @name IO_MUXING_SELECT_CTRL - IO muxing control of select signal */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IO_MUXING_SELECT_CTRL_io_muxing_ctrl_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_IO_MUXING_SELECT_CTRL_io_muxing_ctrl_SHIFT (0U)
/*! io_muxing_ctrl - IO muxing control of select signal */
#define BLK_CTRL_WAKEUPMIX_IO_MUXING_SELECT_CTRL_io_muxing_ctrl(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IO_MUXING_SELECT_CTRL_io_muxing_ctrl_SHIFT)) & BLK_CTRL_WAKEUPMIX_IO_MUXING_SELECT_CTRL_io_muxing_ctrl_MASK)
/*! @} */

/*! @name XBAR_AOI_WE - XBAR and AOI write protect register */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_XBAR_AOI_WE_WE_MASK   (0x1U)
#define BLK_CTRL_WAKEUPMIX_XBAR_AOI_WE_WE_SHIFT  (0U)
/*! WE - Register write enable bit of XBAR and AOI */
#define BLK_CTRL_WAKEUPMIX_XBAR_AOI_WE_WE(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_AOI_WE_WE_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_AOI_WE_WE_MASK)
/*! @} */

/*! @name XBAR_TRIG_SYNC_CTRL1 - XBAR trigger synchronizer control register1 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL1_POL_SEL_MASK (0xFFFFU)
#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL1_POL_SEL_SHIFT (0U)
/*! POL_SEL - Trigger out polarity select */
#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL1_POL_SEL(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL1_POL_SEL_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL1_POL_SEL_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL1_ASYNC_EN_MASK (0xFFFF0000U)
#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL1_ASYNC_EN_SHIFT (16U)
/*! ASYNC_EN - Asynchronous trigger in enable */
#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL1_ASYNC_EN(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL1_ASYNC_EN_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL1_ASYNC_EN_MASK)
/*! @} */

/*! @name XBAR_TRIG_SYNC_CTRL2 - XBAR trigger synchronizer control register2 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL2_SYNC_ENABLE_MASK (0xFFFFU)
#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL2_SYNC_ENABLE_SHIFT (0U)
/*! SYNC_ENABLE - Trigger out synchronizer enable */
#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL2_SYNC_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL2_SYNC_ENABLE_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL2_SYNC_ENABLE_MASK)
/*! @} */

/*! @name XBAR_TRIG_SYNC_CTRL3 - XBAR trigger synchronizer control register2 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL3_PULSE_WIDTH0_MASK (0xFU)
#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL3_PULSE_WIDTH0_SHIFT (0U)
/*! PULSE_WIDTH0 - Pulse width control register of channel0 */
#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL3_PULSE_WIDTH0(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL3_PULSE_WIDTH0_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL3_PULSE_WIDTH0_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL3_PULSE_WIDTH1_MASK (0xF0U)
#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL3_PULSE_WIDTH1_SHIFT (4U)
/*! PULSE_WIDTH1 - Pulse width control register of channel1 */
#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL3_PULSE_WIDTH1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL3_PULSE_WIDTH1_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL3_PULSE_WIDTH1_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL3_PULSE_WIDTH2_MASK (0xF00U)
#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL3_PULSE_WIDTH2_SHIFT (8U)
/*! PULSE_WIDTH2 - Pulse width control register of channel2 */
#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL3_PULSE_WIDTH2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL3_PULSE_WIDTH2_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL3_PULSE_WIDTH2_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL3_PULSE_WIDTH3_MASK (0xF000U)
#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL3_PULSE_WIDTH3_SHIFT (12U)
/*! PULSE_WIDTH3 - Pulse width control register of channel3 */
#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL3_PULSE_WIDTH3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL3_PULSE_WIDTH3_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL3_PULSE_WIDTH3_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL3_PULSE_WIDTH4_MASK (0xF0000U)
#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL3_PULSE_WIDTH4_SHIFT (16U)
/*! PULSE_WIDTH4 - Pulse width control register of channel4 */
#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL3_PULSE_WIDTH4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL3_PULSE_WIDTH4_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL3_PULSE_WIDTH4_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL3_PULSE_WIDTH5_MASK (0xF00000U)
#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL3_PULSE_WIDTH5_SHIFT (20U)
/*! PULSE_WIDTH5 - Pulse width control register of channel5 */
#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL3_PULSE_WIDTH5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL3_PULSE_WIDTH5_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL3_PULSE_WIDTH5_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL3_PULSE_WIDTH6_MASK (0xF000000U)
#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL3_PULSE_WIDTH6_SHIFT (24U)
/*! PULSE_WIDTH6 - Pulse width control register of channel6 */
#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL3_PULSE_WIDTH6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL3_PULSE_WIDTH6_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL3_PULSE_WIDTH6_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL3_PULSE_WIDTH7_MASK (0xF0000000U)
#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL3_PULSE_WIDTH7_SHIFT (28U)
/*! PULSE_WIDTH7 - Pulse width control register of channel7 */
#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL3_PULSE_WIDTH7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL3_PULSE_WIDTH7_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL3_PULSE_WIDTH7_MASK)
/*! @} */

/*! @name XBAR_TRIG_SYNC_CTRL4 - XBAR trigger synchronizer control register2 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL4_PULSE_WIDTH8_MASK (0xFU)
#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL4_PULSE_WIDTH8_SHIFT (0U)
/*! PULSE_WIDTH8 - Pulse width control register of channel8 */
#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL4_PULSE_WIDTH8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL4_PULSE_WIDTH8_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL4_PULSE_WIDTH8_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL4_PULSE_WIDTH9_MASK (0xF0U)
#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL4_PULSE_WIDTH9_SHIFT (4U)
/*! PULSE_WIDTH9 - Pulse width control register of channel9 */
#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL4_PULSE_WIDTH9(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL4_PULSE_WIDTH9_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL4_PULSE_WIDTH9_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL4_PULSE_WIDTH10_MASK (0xF00U)
#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL4_PULSE_WIDTH10_SHIFT (8U)
/*! PULSE_WIDTH10 - Pulse width control register of channel10 */
#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL4_PULSE_WIDTH10(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL4_PULSE_WIDTH10_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL4_PULSE_WIDTH10_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL4_PULSE_WIDTH11_MASK (0xF000U)
#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL4_PULSE_WIDTH11_SHIFT (12U)
/*! PULSE_WIDTH11 - Pulse width control register of channel11 */
#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL4_PULSE_WIDTH11(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL4_PULSE_WIDTH11_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL4_PULSE_WIDTH11_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL4_PULSE_WIDTH12_MASK (0xF0000U)
#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL4_PULSE_WIDTH12_SHIFT (16U)
/*! PULSE_WIDTH12 - Pulse width control register of channel12 */
#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL4_PULSE_WIDTH12(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL4_PULSE_WIDTH12_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL4_PULSE_WIDTH12_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL4_PULSE_WIDTH13_MASK (0xF00000U)
#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL4_PULSE_WIDTH13_SHIFT (20U)
/*! PULSE_WIDTH13 - Pulse width control register of channel13 */
#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL4_PULSE_WIDTH13(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL4_PULSE_WIDTH13_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL4_PULSE_WIDTH13_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL4_PULSE_WIDTH14_MASK (0xF000000U)
#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL4_PULSE_WIDTH14_SHIFT (24U)
/*! PULSE_WIDTH14 - Pulse width control register of channel14 */
#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL4_PULSE_WIDTH14(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL4_PULSE_WIDTH14_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL4_PULSE_WIDTH14_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL4_PULSE_WIDTH15_MASK (0xF0000000U)
#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL4_PULSE_WIDTH15_SHIFT (28U)
/*! PULSE_WIDTH15 - Pulse width control register of channel15 */
#define BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL4_PULSE_WIDTH15(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL4_PULSE_WIDTH15_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_TRIG_SYNC_CTRL4_PULSE_WIDTH15_MASK)
/*! @} */

/*! @name QTIMER_CTRL1 - Qtimer miscellaneous control register 1 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_QTIMER_CTRL1_QTIMER1_TMR_CNTS_FREEZE_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_QTIMER_CTRL1_QTIMER1_TMR_CNTS_FREEZE_SHIFT (0U)
/*! QTIMER1_TMR_CNTS_FREEZE - QTIMER1 timer counter freeze */
#define BLK_CTRL_WAKEUPMIX_QTIMER_CTRL1_QTIMER1_TMR_CNTS_FREEZE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QTIMER_CTRL1_QTIMER1_TMR_CNTS_FREEZE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QTIMER_CTRL1_QTIMER1_TMR_CNTS_FREEZE_MASK)

#define BLK_CTRL_WAKEUPMIX_QTIMER_CTRL1_QTIMER2_TMR_CNTS_FREEZE_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_QTIMER_CTRL1_QTIMER2_TMR_CNTS_FREEZE_SHIFT (8U)
/*! QTIMER2_TMR_CNTS_FREEZE - QTIMER2 timer counter freeze */
#define BLK_CTRL_WAKEUPMIX_QTIMER_CTRL1_QTIMER2_TMR_CNTS_FREEZE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QTIMER_CTRL1_QTIMER2_TMR_CNTS_FREEZE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QTIMER_CTRL1_QTIMER2_TMR_CNTS_FREEZE_MASK)

#define BLK_CTRL_WAKEUPMIX_QTIMER_CTRL1_QTIMER3_TMR_CNTS_FREEZE_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_QTIMER_CTRL1_QTIMER3_TMR_CNTS_FREEZE_SHIFT (16U)
/*! QTIMER3_TMR_CNTS_FREEZE - QTIMER3 timer counter freeze */
#define BLK_CTRL_WAKEUPMIX_QTIMER_CTRL1_QTIMER3_TMR_CNTS_FREEZE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QTIMER_CTRL1_QTIMER3_TMR_CNTS_FREEZE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QTIMER_CTRL1_QTIMER3_TMR_CNTS_FREEZE_MASK)

#define BLK_CTRL_WAKEUPMIX_QTIMER_CTRL1_QTIMER4_TMR_CNTS_FREEZE_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_QTIMER_CTRL1_QTIMER4_TMR_CNTS_FREEZE_SHIFT (24U)
/*! QTIMER4_TMR_CNTS_FREEZE - QTIMER4 timer counter freeze */
#define BLK_CTRL_WAKEUPMIX_QTIMER_CTRL1_QTIMER4_TMR_CNTS_FREEZE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QTIMER_CTRL1_QTIMER4_TMR_CNTS_FREEZE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QTIMER_CTRL1_QTIMER4_TMR_CNTS_FREEZE_MASK)
/*! @} */

/*! @name QTIMER_CTRL2 - Qtimer miscellaneous control register 2 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_QTIMER_CTRL2_QTIMER5_TMR_CNTS_FREEZE_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_QTIMER_CTRL2_QTIMER5_TMR_CNTS_FREEZE_SHIFT (0U)
/*! QTIMER5_TMR_CNTS_FREEZE - QTIMER5 timer counter freeze */
#define BLK_CTRL_WAKEUPMIX_QTIMER_CTRL2_QTIMER5_TMR_CNTS_FREEZE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QTIMER_CTRL2_QTIMER5_TMR_CNTS_FREEZE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QTIMER_CTRL2_QTIMER5_TMR_CNTS_FREEZE_MASK)

#define BLK_CTRL_WAKEUPMIX_QTIMER_CTRL2_QTIMER6_TMR_CNTS_FREEZE_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_QTIMER_CTRL2_QTIMER6_TMR_CNTS_FREEZE_SHIFT (8U)
/*! QTIMER6_TMR_CNTS_FREEZE - QTIMER6 timer counter freeze */
#define BLK_CTRL_WAKEUPMIX_QTIMER_CTRL2_QTIMER6_TMR_CNTS_FREEZE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QTIMER_CTRL2_QTIMER6_TMR_CNTS_FREEZE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QTIMER_CTRL2_QTIMER6_TMR_CNTS_FREEZE_MASK)

#define BLK_CTRL_WAKEUPMIX_QTIMER_CTRL2_QTIMER7_TMR_CNTS_FREEZE_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_QTIMER_CTRL2_QTIMER7_TMR_CNTS_FREEZE_SHIFT (16U)
/*! QTIMER7_TMR_CNTS_FREEZE - QTIMER7 timer counter freeze */
#define BLK_CTRL_WAKEUPMIX_QTIMER_CTRL2_QTIMER7_TMR_CNTS_FREEZE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QTIMER_CTRL2_QTIMER7_TMR_CNTS_FREEZE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QTIMER_CTRL2_QTIMER7_TMR_CNTS_FREEZE_MASK)

#define BLK_CTRL_WAKEUPMIX_QTIMER_CTRL2_QTIMER8_TMR_CNTS_FREEZE_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_QTIMER_CTRL2_QTIMER8_TMR_CNTS_FREEZE_SHIFT (24U)
/*! QTIMER8_TMR_CNTS_FREEZE - QTIMER8 timer counter freeze */
#define BLK_CTRL_WAKEUPMIX_QTIMER_CTRL2_QTIMER8_TMR_CNTS_FREEZE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QTIMER_CTRL2_QTIMER8_TMR_CNTS_FREEZE_SHIFT)) & BLK_CTRL_WAKEUPMIX_QTIMER_CTRL2_QTIMER8_TMR_CNTS_FREEZE_MASK)
/*! @} */

/*! @name XBAR_DIR_CTRL1 - XBAR IO direction control register #1 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_4_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_4_SHIFT (4U)
/*! IOMUXC_XBAR_DIR_SEL_4 - IOMUXC XBAR_INOUT4 function direction select */
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_4_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_4_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_5_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_5_SHIFT (5U)
/*! IOMUXC_XBAR_DIR_SEL_5 - IOMUXC XBAR_INOUT5 function direction select */
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_5_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_5_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_6_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_6_SHIFT (6U)
/*! IOMUXC_XBAR_DIR_SEL_6 - IOMUXC XBAR_INOUT6 function direction select */
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_6_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_6_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_7_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_7_SHIFT (7U)
/*! IOMUXC_XBAR_DIR_SEL_7 - IOMUXC XBAR_INOUT7 function direction select */
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_7_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_7_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_8_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_8_SHIFT (8U)
/*! IOMUXC_XBAR_DIR_SEL_8 - IOMUXC XBAR_INOUT8 function direction select */
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_8_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_8_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_9_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_9_SHIFT (9U)
/*! IOMUXC_XBAR_DIR_SEL_9 - IOMUXC XBAR_INOUT9 function direction select */
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_9(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_9_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_9_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_10_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_10_SHIFT (10U)
/*! IOMUXC_XBAR_DIR_SEL_10 - IOMUXC XBAR_INOUT10 function direction select */
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_10(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_10_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_10_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_11_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_11_SHIFT (11U)
/*! IOMUXC_XBAR_DIR_SEL_11 - IOMUXC XBAR_INOUT11 function direction select */
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_11(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_11_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_11_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_12_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_12_SHIFT (12U)
/*! IOMUXC_XBAR_DIR_SEL_12 - IOMUXC XBAR_INOUT12 function direction select */
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_12(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_12_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_12_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_13_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_13_SHIFT (13U)
/*! IOMUXC_XBAR_DIR_SEL_13 - IOMUXC XBAR_INOUT13 function direction select */
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_13(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_13_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_13_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_14_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_14_SHIFT (14U)
/*! IOMUXC_XBAR_DIR_SEL_14 - IOMUXC XBAR_INOUT14 function direction select */
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_14(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_14_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_14_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_15_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_15_SHIFT (15U)
/*! IOMUXC_XBAR_DIR_SEL_15 - IOMUXC XBAR_INOUT15 function direction select */
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_15(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_15_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_15_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_16_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_16_SHIFT (16U)
/*! IOMUXC_XBAR_DIR_SEL_16 - IOMUXC XBAR_INOUT16 function direction select */
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_16(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_16_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_16_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_17_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_17_SHIFT (17U)
/*! IOMUXC_XBAR_DIR_SEL_17 - IOMUXC XBAR_INOUT17 function direction select */
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_17(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_17_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_17_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_18_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_18_SHIFT (18U)
/*! IOMUXC_XBAR_DIR_SEL_18 - IOMUXC XBAR_INOUT18 function direction select */
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_18(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_18_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_18_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_19_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_19_SHIFT (19U)
/*! IOMUXC_XBAR_DIR_SEL_19 - IOMUXC XBAR_INOUT19 function direction select */
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_19(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_19_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_19_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_20_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_20_SHIFT (20U)
/*! IOMUXC_XBAR_DIR_SEL_20 - IOMUXC XBAR_INOUT20 function direction select */
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_20(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_20_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_20_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_21_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_21_SHIFT (21U)
/*! IOMUXC_XBAR_DIR_SEL_21 - IOMUXC XBAR_INOUT21 function direction select */
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_21(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_21_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_21_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_22_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_22_SHIFT (22U)
/*! IOMUXC_XBAR_DIR_SEL_22 - IOMUXC XBAR_INOUT22 function direction select */
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_22(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_22_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_22_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_23_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_23_SHIFT (23U)
/*! IOMUXC_XBAR_DIR_SEL_23 - IOMUXC XBAR_INOUT23 function direction select */
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_23(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_23_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_23_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_24_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_24_SHIFT (24U)
/*! IOMUXC_XBAR_DIR_SEL_24 - IOMUXC XBAR_INOUT24 function direction select */
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_24(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_24_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_24_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_25_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_25_SHIFT (25U)
/*! IOMUXC_XBAR_DIR_SEL_25 - IOMUXC XBAR_INOUT25 function direction select */
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_25(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_25_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_25_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_26_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_26_SHIFT (26U)
/*! IOMUXC_XBAR_DIR_SEL_26 - IOMUXC XBAR_INOUT26 function direction select */
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_26(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_26_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_26_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_27_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_27_SHIFT (27U)
/*! IOMUXC_XBAR_DIR_SEL_27 - IOMUXC XBAR_INOUT27 function direction select */
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_27(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_27_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_27_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_28_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_28_SHIFT (28U)
/*! IOMUXC_XBAR_DIR_SEL_28 - IOMUXC XBAR_INOUT28 function direction select */
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_28(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_28_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_28_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_29_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_29_SHIFT (29U)
/*! IOMUXC_XBAR_DIR_SEL_29 - IOMUXC XBAR_INOUT29 function direction select */
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_29(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_29_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_29_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_30_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_30_SHIFT (30U)
/*! IOMUXC_XBAR_DIR_SEL_30 - IOMUXC XBAR_INOUT30 function direction select */
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_30(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_30_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_30_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_31_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_31_SHIFT (31U)
/*! IOMUXC_XBAR_DIR_SEL_31 - IOMUXC XBAR_INOUT31 function direction select */
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_31(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_31_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL1_IOMUXC_XBAR_DIR_SEL_31_MASK)
/*! @} */

/*! @name XBAR_DIR_CTRL2 - XBAR IO direction control register #2 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_32_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_32_SHIFT (0U)
/*! IOMUXC_XBAR_DIR_SEL_32 - IOMUXC XBAR_INOUT32 function direction select */
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_32(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_32_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_32_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_33_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_33_SHIFT (1U)
/*! IOMUXC_XBAR_DIR_SEL_33 - IOMUXC XBAR_INOUT33 function direction select */
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_33(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_33_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_33_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_34_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_34_SHIFT (2U)
/*! IOMUXC_XBAR_DIR_SEL_34 - IOMUXC XBAR_INOUT34 function direction select */
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_34(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_34_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_34_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_35_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_35_SHIFT (3U)
/*! IOMUXC_XBAR_DIR_SEL_35 - IOMUXC XBAR_INOUT35 function direction select */
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_35(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_35_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_35_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_36_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_36_SHIFT (4U)
/*! IOMUXC_XBAR_DIR_SEL_36 - IOMUXC XBAR_INOUT36 function direction select */
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_36(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_36_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_36_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_37_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_37_SHIFT (5U)
/*! IOMUXC_XBAR_DIR_SEL_37 - IOMUXC XBAR_INOUT37 function direction select */
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_37(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_37_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_37_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_38_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_38_SHIFT (6U)
/*! IOMUXC_XBAR_DIR_SEL_38 - IOMUXC XBAR_INOUT38 function direction select */
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_38(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_38_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_38_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_39_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_39_SHIFT (7U)
/*! IOMUXC_XBAR_DIR_SEL_39 - IOMUXC XBAR_INOUT39 function direction select */
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_39(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_39_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_39_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_40_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_40_SHIFT (8U)
/*! IOMUXC_XBAR_DIR_SEL_40 - IOMUXC XBAR_INOUT40 function direction select */
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_40(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_40_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_40_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_41_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_41_SHIFT (9U)
/*! IOMUXC_XBAR_DIR_SEL_41 - IOMUXC XBAR_INOUT41 function direction select */
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_41(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_41_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_41_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_42_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_42_SHIFT (10U)
/*! IOMUXC_XBAR_DIR_SEL_42 - IOMUXC XBAR_INOUT42 function direction select */
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_42(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_42_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_42_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_43_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_43_SHIFT (11U)
/*! IOMUXC_XBAR_DIR_SEL_43 - IOMUXC XBAR_INOUT43 function direction select */
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_43(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_43_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_43_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_44_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_44_SHIFT (12U)
/*! IOMUXC_XBAR_DIR_SEL_44 - IOMUXC XBAR_INOUT44 function direction select */
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_44(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_44_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_44_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_45_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_45_SHIFT (13U)
/*! IOMUXC_XBAR_DIR_SEL_45 - IOMUXC XBAR_INOUT45 function direction select */
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_45(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_45_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_45_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_46_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_46_SHIFT (14U)
/*! IOMUXC_XBAR_DIR_SEL_46 - IOMUXC XBAR_INOUT46 function direction select */
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_46(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_46_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_46_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_47_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_47_SHIFT (15U)
/*! IOMUXC_XBAR_DIR_SEL_47 - IOMUXC XBAR_INOUT47 function direction select */
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_47(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_47_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_47_MASK)

#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_48_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_48_SHIFT (16U)
/*! IOMUXC_XBAR_DIR_SEL_48 - IOMUXC XBAR_INOUT48 function direction select */
#define BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_48(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_48_SHIFT)) & BLK_CTRL_WAKEUPMIX_XBAR_DIR_CTRL2_IOMUXC_XBAR_DIR_SEL_48_MASK)
/*! @} */

/*! @name LPIT_TRIG_SEL - LPIT trigger input select register */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT1_TRIG0_INPUT_SEL_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT1_TRIG0_INPUT_SEL_SHIFT (0U)
/*! LPIT1_TRIG0_INPUT_SEL - LPIT1 TRIG0 input select */
#define BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT1_TRIG0_INPUT_SEL(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT1_TRIG0_INPUT_SEL_SHIFT)) & BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT1_TRIG0_INPUT_SEL_MASK)

#define BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT1_TRIG1_INPUT_SEL_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT1_TRIG1_INPUT_SEL_SHIFT (1U)
/*! LPIT1_TRIG1_INPUT_SEL - LPIT1 TRIG1 input select */
#define BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT1_TRIG1_INPUT_SEL(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT1_TRIG1_INPUT_SEL_SHIFT)) & BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT1_TRIG1_INPUT_SEL_MASK)

#define BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT1_TRIG2_INPUT_SEL_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT1_TRIG2_INPUT_SEL_SHIFT (2U)
/*! LPIT1_TRIG2_INPUT_SEL - LPIT1 TRIG2 input select */
#define BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT1_TRIG2_INPUT_SEL(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT1_TRIG2_INPUT_SEL_SHIFT)) & BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT1_TRIG2_INPUT_SEL_MASK)

#define BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT1_TRIG3_INPUT_SEL_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT1_TRIG3_INPUT_SEL_SHIFT (3U)
/*! LPIT1_TRIG3_INPUT_SEL - LPIT1 TRIG3 input select */
#define BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT1_TRIG3_INPUT_SEL(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT1_TRIG3_INPUT_SEL_SHIFT)) & BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT1_TRIG3_INPUT_SEL_MASK)

#define BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT2_TRIG0_INPUT_SEL_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT2_TRIG0_INPUT_SEL_SHIFT (8U)
/*! LPIT2_TRIG0_INPUT_SEL - LPIT2 TRIG0 input select */
#define BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT2_TRIG0_INPUT_SEL(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT2_TRIG0_INPUT_SEL_SHIFT)) & BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT2_TRIG0_INPUT_SEL_MASK)

#define BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT2_TRIG1_INPUT_SEL_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT2_TRIG1_INPUT_SEL_SHIFT (9U)
/*! LPIT2_TRIG1_INPUT_SEL - LPIT2 TRIG1 input select */
#define BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT2_TRIG1_INPUT_SEL(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT2_TRIG1_INPUT_SEL_SHIFT)) & BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT2_TRIG1_INPUT_SEL_MASK)

#define BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT2_TRIG2_INPUT_SEL_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT2_TRIG2_INPUT_SEL_SHIFT (10U)
/*! LPIT2_TRIG2_INPUT_SEL - LPIT2 TRIG2 input select */
#define BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT2_TRIG2_INPUT_SEL(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT2_TRIG2_INPUT_SEL_SHIFT)) & BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT2_TRIG2_INPUT_SEL_MASK)

#define BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT2_TRIG3_INPUT_SEL_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT2_TRIG3_INPUT_SEL_SHIFT (11U)
/*! LPIT2_TRIG3_INPUT_SEL - LPIT2 TRIG3 input select */
#define BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT2_TRIG3_INPUT_SEL(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT2_TRIG3_INPUT_SEL_SHIFT)) & BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT2_TRIG3_INPUT_SEL_MASK)

#define BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT3_TRIG0_INPUT_SEL_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT3_TRIG0_INPUT_SEL_SHIFT (16U)
/*! LPIT3_TRIG0_INPUT_SEL - LPIT3 TRIG0 input select */
#define BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT3_TRIG0_INPUT_SEL(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT3_TRIG0_INPUT_SEL_SHIFT)) & BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT3_TRIG0_INPUT_SEL_MASK)

#define BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT3_TRIG1_INPUT_SEL_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT3_TRIG1_INPUT_SEL_SHIFT (17U)
/*! LPIT3_TRIG1_INPUT_SEL - LPIT3 TRIG1 input select */
#define BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT3_TRIG1_INPUT_SEL(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT3_TRIG1_INPUT_SEL_SHIFT)) & BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT3_TRIG1_INPUT_SEL_MASK)

#define BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT3_TRIG2_INPUT_SEL_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT3_TRIG2_INPUT_SEL_SHIFT (18U)
/*! LPIT3_TRIG2_INPUT_SEL - LPIT3 TRIG2 input select */
#define BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT3_TRIG2_INPUT_SEL(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT3_TRIG2_INPUT_SEL_SHIFT)) & BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT3_TRIG2_INPUT_SEL_MASK)

#define BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT3_TRIG3_INPUT_SEL_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT3_TRIG3_INPUT_SEL_SHIFT (19U)
/*! LPIT3_TRIG3_INPUT_SEL - LPIT3 TRIG3 input select */
#define BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT3_TRIG3_INPUT_SEL(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT3_TRIG3_INPUT_SEL_SHIFT)) & BLK_CTRL_WAKEUPMIX_LPIT_TRIG_SEL_LPIT3_TRIG3_INPUT_SEL_MASK)
/*! @} */

/*! @name BISS1_EOT_CTL - BISS #1 EOT interrupt ctrl register */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_BISS1_EOT_CTL_biss_eot_rise_ctrl_int_b_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_BISS1_EOT_CTL_biss_eot_rise_ctrl_int_b_SHIFT (0U)
/*! biss_eot_rise_ctrl_int_b - biss_eot_rise_ctrl_int_b control interrupt signal from BISS */
#define BLK_CTRL_WAKEUPMIX_BISS1_EOT_CTL_biss_eot_rise_ctrl_int_b(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_BISS1_EOT_CTL_biss_eot_rise_ctrl_int_b_SHIFT)) & BLK_CTRL_WAKEUPMIX_BISS1_EOT_CTL_biss_eot_rise_ctrl_int_b_MASK)

#define BLK_CTRL_WAKEUPMIX_BISS1_EOT_CTL_biss_eot_fall_ctrl_int_b_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_BISS1_EOT_CTL_biss_eot_fall_ctrl_int_b_SHIFT (1U)
/*! biss_eot_fall_ctrl_int_b - biss_eot_fall_ctrl_int_b control interrupt signal from BISS */
#define BLK_CTRL_WAKEUPMIX_BISS1_EOT_CTL_biss_eot_fall_ctrl_int_b(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_BISS1_EOT_CTL_biss_eot_fall_ctrl_int_b_SHIFT)) & BLK_CTRL_WAKEUPMIX_BISS1_EOT_CTL_biss_eot_fall_ctrl_int_b_MASK)

#define BLK_CTRL_WAKEUPMIX_BISS1_EOT_CTL_biss_eot_rise_clr_int_b_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_BISS1_EOT_CTL_biss_eot_rise_clr_int_b_SHIFT (2U)
/*! biss_eot_rise_clr_int_b - biss_eot_rise_clr_int_b clear interrupt signal from BISS */
#define BLK_CTRL_WAKEUPMIX_BISS1_EOT_CTL_biss_eot_rise_clr_int_b(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_BISS1_EOT_CTL_biss_eot_rise_clr_int_b_SHIFT)) & BLK_CTRL_WAKEUPMIX_BISS1_EOT_CTL_biss_eot_rise_clr_int_b_MASK)

#define BLK_CTRL_WAKEUPMIX_BISS1_EOT_CTL_biss_eot_fall_clr_int_b_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_BISS1_EOT_CTL_biss_eot_fall_clr_int_b_SHIFT (3U)
/*! biss_eot_fall_clr_int_b - biss_eot_fall_clr_int_b clear interrupt signal from BISS */
#define BLK_CTRL_WAKEUPMIX_BISS1_EOT_CTL_biss_eot_fall_clr_int_b(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_BISS1_EOT_CTL_biss_eot_fall_clr_int_b_SHIFT)) & BLK_CTRL_WAKEUPMIX_BISS1_EOT_CTL_biss_eot_fall_clr_int_b_MASK)
/*! @} */

/*! @name BISS1_EOT_STATUS - BISS #1 EOT interrupt status register */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_BISS1_EOT_STATUS_biss_eot_rise_int_b_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_BISS1_EOT_STATUS_biss_eot_rise_int_b_SHIFT (0U)
/*! biss_eot_rise_int_b - biss_eot_rise_int_b level interrupt signal from BISS */
#define BLK_CTRL_WAKEUPMIX_BISS1_EOT_STATUS_biss_eot_rise_int_b(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_BISS1_EOT_STATUS_biss_eot_rise_int_b_SHIFT)) & BLK_CTRL_WAKEUPMIX_BISS1_EOT_STATUS_biss_eot_rise_int_b_MASK)

#define BLK_CTRL_WAKEUPMIX_BISS1_EOT_STATUS_biss_eot_fall_int_b_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_BISS1_EOT_STATUS_biss_eot_fall_int_b_SHIFT (1U)
/*! biss_eot_fall_int_b - biss_eot_fall_int_b level interrupt signal from BISS */
#define BLK_CTRL_WAKEUPMIX_BISS1_EOT_STATUS_biss_eot_fall_int_b(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_BISS1_EOT_STATUS_biss_eot_fall_int_b_SHIFT)) & BLK_CTRL_WAKEUPMIX_BISS1_EOT_STATUS_biss_eot_fall_int_b_MASK)
/*! @} */

/*! @name IOMUX_GPIO_CTRL_0 - IOMUX GPIO selection / override control register #0 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_sel0_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_sel0_SHIFT (0U)
/*! sel0 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_sel0(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_sel0_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_sel0_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_ovr0_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_ovr0_SHIFT (3U)
/*! ovr0 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_ovr0(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_ovr0_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_ovr0_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_sel1_MASK (0x70U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_sel1_SHIFT (4U)
/*! sel1 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_sel1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_sel1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_sel1_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_ovr1_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_ovr1_SHIFT (7U)
/*! ovr1 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_ovr1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_ovr1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_ovr1_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_sel2_MASK (0x700U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_sel2_SHIFT (8U)
/*! sel2 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_sel2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_sel2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_sel2_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_ovr2_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_ovr2_SHIFT (11U)
/*! ovr2 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_ovr2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_ovr2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_ovr2_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_sel3_MASK (0x7000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_sel3_SHIFT (12U)
/*! sel3 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_sel3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_sel3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_sel3_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_ovr3_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_ovr3_SHIFT (15U)
/*! ovr3 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_ovr3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_ovr3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_ovr3_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_sel4_MASK (0x70000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_sel4_SHIFT (16U)
/*! sel4 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_sel4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_sel4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_sel4_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_ovr4_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_ovr4_SHIFT (19U)
/*! ovr4 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_ovr4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_ovr4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_ovr4_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_sel5_MASK (0x700000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_sel5_SHIFT (20U)
/*! sel5 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_sel5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_sel5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_sel5_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_ovr5_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_ovr5_SHIFT (23U)
/*! ovr5 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_ovr5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_ovr5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_ovr5_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_sel6_MASK (0x7000000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_sel6_SHIFT (24U)
/*! sel6 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_sel6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_sel6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_sel6_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_ovr6_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_ovr6_SHIFT (27U)
/*! ovr6 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_ovr6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_ovr6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_ovr6_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_sel7_MASK (0x70000000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_sel7_SHIFT (28U)
/*! sel7 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_sel7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_sel7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_sel7_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_ovr7_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_ovr7_SHIFT (31U)
/*! ovr7 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_ovr7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_ovr7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_0_ovr7_MASK)
/*! @} */

/*! @name IOMUX_GPIO_CTRL_1 - IOMUX GPIO selection / override control register #1 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_sel0_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_sel0_SHIFT (0U)
/*! sel0 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_sel0(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_sel0_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_sel0_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_ovr0_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_ovr0_SHIFT (3U)
/*! ovr0 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_ovr0(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_ovr0_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_ovr0_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_sel1_MASK (0x70U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_sel1_SHIFT (4U)
/*! sel1 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_sel1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_sel1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_sel1_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_ovr1_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_ovr1_SHIFT (7U)
/*! ovr1 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_ovr1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_ovr1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_ovr1_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_sel2_MASK (0x700U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_sel2_SHIFT (8U)
/*! sel2 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_sel2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_sel2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_sel2_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_ovr2_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_ovr2_SHIFT (11U)
/*! ovr2 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_ovr2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_ovr2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_ovr2_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_sel3_MASK (0x7000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_sel3_SHIFT (12U)
/*! sel3 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_sel3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_sel3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_sel3_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_ovr3_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_ovr3_SHIFT (15U)
/*! ovr3 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_ovr3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_ovr3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_ovr3_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_sel4_MASK (0x70000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_sel4_SHIFT (16U)
/*! sel4 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_sel4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_sel4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_sel4_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_ovr4_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_ovr4_SHIFT (19U)
/*! ovr4 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_ovr4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_ovr4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_ovr4_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_sel5_MASK (0x700000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_sel5_SHIFT (20U)
/*! sel5 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_sel5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_sel5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_sel5_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_ovr5_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_ovr5_SHIFT (23U)
/*! ovr5 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_ovr5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_ovr5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_ovr5_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_sel6_MASK (0x7000000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_sel6_SHIFT (24U)
/*! sel6 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_sel6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_sel6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_sel6_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_ovr6_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_ovr6_SHIFT (27U)
/*! ovr6 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_ovr6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_ovr6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_ovr6_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_sel7_MASK (0x70000000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_sel7_SHIFT (28U)
/*! sel7 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_sel7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_sel7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_sel7_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_ovr7_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_ovr7_SHIFT (31U)
/*! ovr7 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_ovr7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_ovr7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_1_ovr7_MASK)
/*! @} */

/*! @name IOMUX_GPIO_CTRL_2 - IOMUX GPIO selection / override control register #2 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_sel0_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_sel0_SHIFT (0U)
/*! sel0 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_sel0(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_sel0_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_sel0_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_ovr0_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_ovr0_SHIFT (3U)
/*! ovr0 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_ovr0(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_ovr0_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_ovr0_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_sel1_MASK (0x70U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_sel1_SHIFT (4U)
/*! sel1 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_sel1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_sel1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_sel1_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_ovr1_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_ovr1_SHIFT (7U)
/*! ovr1 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_ovr1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_ovr1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_ovr1_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_sel2_MASK (0x700U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_sel2_SHIFT (8U)
/*! sel2 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_sel2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_sel2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_sel2_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_ovr2_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_ovr2_SHIFT (11U)
/*! ovr2 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_ovr2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_ovr2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_ovr2_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_sel3_MASK (0x7000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_sel3_SHIFT (12U)
/*! sel3 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_sel3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_sel3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_sel3_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_ovr3_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_ovr3_SHIFT (15U)
/*! ovr3 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_ovr3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_ovr3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_ovr3_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_sel4_MASK (0x70000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_sel4_SHIFT (16U)
/*! sel4 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_sel4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_sel4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_sel4_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_ovr4_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_ovr4_SHIFT (19U)
/*! ovr4 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_ovr4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_ovr4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_ovr4_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_sel5_MASK (0x700000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_sel5_SHIFT (20U)
/*! sel5 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_sel5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_sel5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_sel5_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_ovr5_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_ovr5_SHIFT (23U)
/*! ovr5 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_ovr5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_ovr5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_ovr5_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_sel6_MASK (0x7000000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_sel6_SHIFT (24U)
/*! sel6 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_sel6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_sel6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_sel6_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_ovr6_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_ovr6_SHIFT (27U)
/*! ovr6 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_ovr6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_ovr6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_ovr6_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_sel7_MASK (0x70000000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_sel7_SHIFT (28U)
/*! sel7 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_sel7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_sel7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_sel7_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_ovr7_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_ovr7_SHIFT (31U)
/*! ovr7 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_ovr7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_ovr7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_2_ovr7_MASK)
/*! @} */

/*! @name IOMUX_GPIO_CTRL_3 - IOMUX GPIO selection / override control register #3 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_sel0_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_sel0_SHIFT (0U)
/*! sel0 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_sel0(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_sel0_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_sel0_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_ovr0_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_ovr0_SHIFT (3U)
/*! ovr0 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_ovr0(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_ovr0_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_ovr0_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_sel1_MASK (0x70U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_sel1_SHIFT (4U)
/*! sel1 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_sel1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_sel1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_sel1_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_ovr1_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_ovr1_SHIFT (7U)
/*! ovr1 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_ovr1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_ovr1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_ovr1_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_sel2_MASK (0x700U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_sel2_SHIFT (8U)
/*! sel2 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_sel2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_sel2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_sel2_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_ovr2_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_ovr2_SHIFT (11U)
/*! ovr2 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_ovr2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_ovr2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_ovr2_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_sel3_MASK (0x7000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_sel3_SHIFT (12U)
/*! sel3 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_sel3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_sel3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_sel3_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_ovr3_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_ovr3_SHIFT (15U)
/*! ovr3 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_ovr3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_ovr3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_ovr3_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_sel4_MASK (0x70000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_sel4_SHIFT (16U)
/*! sel4 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_sel4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_sel4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_sel4_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_ovr4_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_ovr4_SHIFT (19U)
/*! ovr4 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_ovr4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_ovr4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_ovr4_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_sel5_MASK (0x700000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_sel5_SHIFT (20U)
/*! sel5 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_sel5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_sel5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_sel5_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_ovr5_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_ovr5_SHIFT (23U)
/*! ovr5 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_ovr5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_ovr5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_ovr5_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_sel6_MASK (0x7000000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_sel6_SHIFT (24U)
/*! sel6 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_sel6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_sel6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_sel6_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_ovr6_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_ovr6_SHIFT (27U)
/*! ovr6 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_ovr6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_ovr6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_ovr6_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_sel7_MASK (0x70000000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_sel7_SHIFT (28U)
/*! sel7 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_sel7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_sel7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_sel7_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_ovr7_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_ovr7_SHIFT (31U)
/*! ovr7 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_ovr7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_ovr7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_3_ovr7_MASK)
/*! @} */

/*! @name IOMUX_GPIO_CTRL_4 - IOMUX GPIO selection / override control register #4 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_sel0_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_sel0_SHIFT (0U)
/*! sel0 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_sel0(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_sel0_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_sel0_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_ovr0_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_ovr0_SHIFT (3U)
/*! ovr0 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_ovr0(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_ovr0_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_ovr0_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_sel1_MASK (0x70U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_sel1_SHIFT (4U)
/*! sel1 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_sel1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_sel1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_sel1_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_ovr1_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_ovr1_SHIFT (7U)
/*! ovr1 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_ovr1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_ovr1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_ovr1_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_sel2_MASK (0x700U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_sel2_SHIFT (8U)
/*! sel2 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_sel2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_sel2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_sel2_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_ovr2_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_ovr2_SHIFT (11U)
/*! ovr2 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_ovr2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_ovr2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_ovr2_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_sel3_MASK (0x7000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_sel3_SHIFT (12U)
/*! sel3 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_sel3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_sel3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_sel3_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_ovr3_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_ovr3_SHIFT (15U)
/*! ovr3 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_ovr3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_ovr3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_ovr3_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_sel4_MASK (0x70000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_sel4_SHIFT (16U)
/*! sel4 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_sel4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_sel4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_sel4_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_ovr4_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_ovr4_SHIFT (19U)
/*! ovr4 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_ovr4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_ovr4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_ovr4_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_sel5_MASK (0x700000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_sel5_SHIFT (20U)
/*! sel5 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_sel5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_sel5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_sel5_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_ovr5_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_ovr5_SHIFT (23U)
/*! ovr5 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_ovr5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_ovr5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_ovr5_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_sel6_MASK (0x7000000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_sel6_SHIFT (24U)
/*! sel6 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_sel6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_sel6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_sel6_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_ovr6_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_ovr6_SHIFT (27U)
/*! ovr6 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_ovr6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_ovr6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_ovr6_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_sel7_MASK (0x70000000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_sel7_SHIFT (28U)
/*! sel7 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_sel7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_sel7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_sel7_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_ovr7_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_ovr7_SHIFT (31U)
/*! ovr7 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_ovr7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_ovr7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_4_ovr7_MASK)
/*! @} */

/*! @name IOMUX_GPIO_CTRL_5 - IOMUX GPIO selection / override control register #5 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_sel0_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_sel0_SHIFT (0U)
/*! sel0 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_sel0(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_sel0_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_sel0_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_ovr0_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_ovr0_SHIFT (3U)
/*! ovr0 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_ovr0(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_ovr0_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_ovr0_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_sel1_MASK (0x70U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_sel1_SHIFT (4U)
/*! sel1 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_sel1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_sel1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_sel1_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_ovr1_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_ovr1_SHIFT (7U)
/*! ovr1 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_ovr1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_ovr1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_ovr1_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_sel2_MASK (0x700U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_sel2_SHIFT (8U)
/*! sel2 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_sel2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_sel2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_sel2_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_ovr2_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_ovr2_SHIFT (11U)
/*! ovr2 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_ovr2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_ovr2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_ovr2_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_sel3_MASK (0x7000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_sel3_SHIFT (12U)
/*! sel3 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_sel3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_sel3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_sel3_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_ovr3_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_ovr3_SHIFT (15U)
/*! ovr3 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_ovr3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_ovr3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_ovr3_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_sel4_MASK (0x70000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_sel4_SHIFT (16U)
/*! sel4 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_sel4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_sel4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_sel4_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_ovr4_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_ovr4_SHIFT (19U)
/*! ovr4 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_ovr4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_ovr4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_ovr4_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_sel5_MASK (0x700000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_sel5_SHIFT (20U)
/*! sel5 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_sel5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_sel5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_sel5_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_ovr5_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_ovr5_SHIFT (23U)
/*! ovr5 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_ovr5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_ovr5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_ovr5_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_sel6_MASK (0x7000000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_sel6_SHIFT (24U)
/*! sel6 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_sel6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_sel6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_sel6_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_ovr6_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_ovr6_SHIFT (27U)
/*! ovr6 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_ovr6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_ovr6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_ovr6_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_sel7_MASK (0x70000000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_sel7_SHIFT (28U)
/*! sel7 - GPIO IOMUX selection */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_sel7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_sel7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_sel7_MASK)

#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_ovr7_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_ovr7_SHIFT (31U)
/*! ovr7 - GPIO IOMUX selection override */
#define BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_ovr7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_ovr7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IOMUX_GPIO_CTRL_5_ovr7_MASK)
/*! @} */

/*! @name HIPERFACE_EXT_SYNC_OUT_CTL - HIPERFACE #1 #2 control signal over sync_clk_div going to iomux */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_HIPERFACE_EXT_SYNC_OUT_CTL_hf1_ext_sync_out_ctl_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE_EXT_SYNC_OUT_CTL_hf1_ext_sync_out_ctl_SHIFT (0U)
/*! hf1_ext_sync_out_ctl - control signal over hiperface1 sync_clk_div going to iomux */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE_EXT_SYNC_OUT_CTL_hf1_ext_sync_out_ctl(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE_EXT_SYNC_OUT_CTL_hf1_ext_sync_out_ctl_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE_EXT_SYNC_OUT_CTL_hf1_ext_sync_out_ctl_MASK)

#define BLK_CTRL_WAKEUPMIX_HIPERFACE_EXT_SYNC_OUT_CTL_hf2_ext_sync_out_ctl_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_HIPERFACE_EXT_SYNC_OUT_CTL_hf2_ext_sync_out_ctl_SHIFT (1U)
/*! hf2_ext_sync_out_ctl - control signal over hiperface2 sync_clk_div going to iomux */
#define BLK_CTRL_WAKEUPMIX_HIPERFACE_EXT_SYNC_OUT_CTL_hf2_ext_sync_out_ctl(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_HIPERFACE_EXT_SYNC_OUT_CTL_hf2_ext_sync_out_ctl_SHIFT)) & BLK_CTRL_WAKEUPMIX_HIPERFACE_EXT_SYNC_OUT_CTL_hf2_ext_sync_out_ctl_MASK)
/*! @} */

/*! @name FORCE_ON_OFF_1 - ipc_clk clock gating override controls force_on_off + force_on_off_sel */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_SHIFT (0U)
/*! ipc_axi_nogate_clk - clock gating override enable of ipc_axi_nogate_clk */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_SHIFT (1U)
/*! sel_ipc_axi_nogate_clk - clock gating override select of ipc_axi_nogate_clk */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_jtag_n3_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_jtag_n3_SHIFT (2U)
/*! ipc_axi_nogate_clk_jtag_n3 - clock gating override enable of ipc_axi_nogate_clk_jtag_n3 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_jtag_n3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_jtag_n3_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_jtag_n3_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_jtag_n3_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_jtag_n3_SHIFT (3U)
/*! sel_ipc_axi_nogate_clk_jtag_n3 - clock gating override select of ipc_axi_nogate_clk_jtag_n3 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_jtag_n3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_jtag_n3_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_jtag_n3_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_cortexamix_n2_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_cortexamix_n2_SHIFT (4U)
/*! ipc_axi_nogate_clk_cortexamix_n2 - clock gating override enable of ipc_axi_nogate_clk_cortexamix_n2 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_cortexamix_n2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_cortexamix_n2_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_cortexamix_n2_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_cortexamix_n2_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_cortexamix_n2_SHIFT (5U)
/*! sel_ipc_axi_nogate_clk_cortexamix_n2 - clock gating override select of ipc_axi_nogate_clk_cortexamix_n2 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_cortexamix_n2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_cortexamix_n2_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_cortexamix_n2_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_cm33_n1_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_cm33_n1_SHIFT (6U)
/*! ipc_axi_nogate_clk_cm33_n1 - clock gating override enable of ipc_axi_nogate_clk_cm33_n1 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_cm33_n1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_cm33_n1_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_cm33_n1_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_cm33_n1_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_cm33_n1_SHIFT (7U)
/*! sel_ipc_axi_nogate_clk_cm33_n1 - clock gating override select of ipc_axi_nogate_clk_cm33_n1 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_cm33_n1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_cm33_n1_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_cm33_n1_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_m70_n5_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_m70_n5_SHIFT (8U)
/*! ipc_axi_nogate_clk_m70_n5 - clock gating override enable of ipc_axi_nogate_clk_m70_n5 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_m70_n5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_m70_n5_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_m70_n5_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_m70_n5_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_m70_n5_SHIFT (9U)
/*! sel_ipc_axi_nogate_clk_m70_n5 - clock gating override select of ipc_axi_nogate_clk_m70_n5 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_m70_n5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_m70_n5_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_m70_n5_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_m71_n6_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_m71_n6_SHIFT (10U)
/*! ipc_axi_nogate_clk_m71_n6 - clock gating override enable of ipc_axi_nogate_clk_m71_n6 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_m71_n6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_m71_n6_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_m71_n6_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_m71_n6_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_m71_n6_SHIFT (11U)
/*! sel_ipc_axi_nogate_clk_m71_n6 - clock gating override select of ipc_axi_nogate_clk_m71_n6 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_m71_n6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_m71_n6_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_m71_n6_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_jtag_n4_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_jtag_n4_SHIFT (12U)
/*! ipc_axi_nogate_clk_jtag_n4 - clock gating override enable of ipc_axi_nogate_clk_jtag_n4 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_jtag_n4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_jtag_n4_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_jtag_n4_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_jtag_n4_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_jtag_n4_SHIFT (13U)
/*! sel_ipc_axi_nogate_clk_jtag_n4 - clock gating override select of ipc_axi_nogate_clk_jtag_n4 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_jtag_n4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_jtag_n4_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_jtag_n4_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_n77_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_n77_SHIFT (14U)
/*! ipc_axi_nogate_clk_n77 - clock gating override enable of ipc_axi_nogate_clk_n77 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_n77(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_n77_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_n77_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_n77_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_n77_SHIFT (15U)
/*! sel_ipc_axi_nogate_clk_n77 - clock gating override select of ipc_axi_nogate_clk_n77 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_n77(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_n77_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_n77_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_n78_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_n78_SHIFT (16U)
/*! ipc_axi_nogate_clk_n78 - clock gating override enable of ipc_axi_nogate_clk_n78 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_n78(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_n78_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_n78_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_n78_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_n78_SHIFT (17U)
/*! sel_ipc_axi_nogate_clk_n78 - clock gating override select of ipc_axi_nogate_clk_n78 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_n78(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_n78_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_n78_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_n79_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_n79_SHIFT (18U)
/*! ipc_axi_nogate_clk_n79 - clock gating override enable of ipc_axi_nogate_clk_n79 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_n79(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_n79_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_n79_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_n79_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_n79_SHIFT (19U)
/*! sel_ipc_axi_nogate_clk_n79 - clock gating override select of ipc_axi_nogate_clk_n79 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_n79(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_n79_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_n79_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_n115_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_n115_SHIFT (20U)
/*! ipc_axi_nogate_clk_n115 - clock gating override enable of ipc_axi_nogate_clk_n115 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_n115(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_n115_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_n115_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_n115_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_n115_SHIFT (21U)
/*! sel_ipc_axi_nogate_clk_n115 - clock gating override select of ipc_axi_nogate_clk_n115 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_n115(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_n115_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_n115_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_n116_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_n116_SHIFT (22U)
/*! ipc_axi_nogate_clk_n116 - clock gating override enable of ipc_axi_nogate_clk_n116 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_n116(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_n116_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_n116_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_n116_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_n116_SHIFT (23U)
/*! sel_ipc_axi_nogate_clk_n116 - clock gating override select of ipc_axi_nogate_clk_n116 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_n116(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_n116_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_n116_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_n61_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_n61_SHIFT (24U)
/*! ipc_axi_nogate_clk_n61 - clock gating override enable of ipc_axi_nogate_clk_n61 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_n61(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_n61_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_n61_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_n61_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_n61_SHIFT (25U)
/*! sel_ipc_axi_nogate_clk_n61 - clock gating override select of ipc_axi_nogate_clk_n61 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_n61(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_n61_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_n61_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_n7_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_n7_SHIFT (26U)
/*! ipc_axi_nogate_clk_n7 - clock gating override enable of ipc_axi_nogate_clk_n7 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_n7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_n7_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_n7_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_n7_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_n7_SHIFT (27U)
/*! sel_ipc_axi_nogate_clk_n7 - clock gating override select of ipc_axi_nogate_clk_n7 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_n7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_n7_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_n7_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_n8_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_n8_SHIFT (28U)
/*! ipc_axi_nogate_clk_n8 - clock gating override enable of ipc_axi_nogate_clk_n8 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_n8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_n8_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_n8_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_n8_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_n8_SHIFT (29U)
/*! sel_ipc_axi_nogate_clk_n8 - clock gating override select of ipc_axi_nogate_clk_n8 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_n8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_n8_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_n8_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_n9_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_n9_SHIFT (30U)
/*! ipc_axi_nogate_clk_n9 - clock gating override enable of ipc_axi_nogate_clk_n9 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_n9(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_n9_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_ipc_axi_nogate_clk_n9_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_n9_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_n9_SHIFT (31U)
/*! sel_ipc_axi_nogate_clk_n9 - clock gating override select of ipc_axi_nogate_clk_n9 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_n9(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_n9_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_1_sel_ipc_axi_nogate_clk_n9_MASK)
/*! @} */

/*! @name FORCE_ON_OFF_2 - ipc_clk clock gating override controls force_on_off + force_on_off_sel */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n10_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n10_SHIFT (0U)
/*! ipc_axi_nogate_clk_n10 - clock gating override enable of ipc_axi_nogate_clk_n10 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n10(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n10_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n10_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n10_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n10_SHIFT (1U)
/*! sel_ipc_axi_nogate_clk_n10 - clock gating override select of ipc_axi_nogate_clk_n10 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n10(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n10_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n10_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n11_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n11_SHIFT (2U)
/*! ipc_axi_nogate_clk_n11 - clock gating override enable of ipc_axi_nogate_clk_n11 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n11(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n11_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n11_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n11_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n11_SHIFT (3U)
/*! sel_ipc_axi_nogate_clk_n11 - clock gating override select of ipc_axi_nogate_clk_n11 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n11(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n11_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n11_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n12_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n12_SHIFT (4U)
/*! ipc_axi_nogate_clk_n12 - clock gating override enable of ipc_axi_nogate_clk_n12 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n12(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n12_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n12_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n12_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n12_SHIFT (5U)
/*! sel_ipc_axi_nogate_clk_n12 - clock gating override select of ipc_axi_nogate_clk_n12 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n12(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n12_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n12_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n13_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n13_SHIFT (6U)
/*! ipc_axi_nogate_clk_n13 - clock gating override enable of ipc_axi_nogate_clk_n13 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n13(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n13_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n13_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n13_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n13_SHIFT (7U)
/*! sel_ipc_axi_nogate_clk_n13 - clock gating override select of ipc_axi_nogate_clk_n13 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n13(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n13_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n13_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n14_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n14_SHIFT (8U)
/*! ipc_axi_nogate_clk_n14 - clock gating override enable of ipc_axi_nogate_clk_n14 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n14(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n14_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n14_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n14_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n14_SHIFT (9U)
/*! sel_ipc_axi_nogate_clk_n14 - clock gating override select of ipc_axi_nogate_clk_n14 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n14(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n14_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n14_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n114_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n114_SHIFT (10U)
/*! ipc_axi_nogate_clk_n114 - clock gating override enable of ipc_axi_nogate_clk_n114 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n114(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n114_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n114_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n114_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n114_SHIFT (11U)
/*! sel_ipc_axi_nogate_clk_n114 - clock gating override select of ipc_axi_nogate_clk_n114 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n114(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n114_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n114_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n80_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n80_SHIFT (12U)
/*! ipc_axi_nogate_clk_n80 - clock gating override enable of ipc_axi_nogate_clk_n80 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n80(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n80_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n80_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n80_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n80_SHIFT (13U)
/*! sel_ipc_axi_nogate_clk_n80 - clock gating override select of ipc_axi_nogate_clk_n80 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n80(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n80_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n80_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n81_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n81_SHIFT (14U)
/*! ipc_axi_nogate_clk_n81 - clock gating override enable of ipc_axi_nogate_clk_n81 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n81(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n81_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n81_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n81_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n81_SHIFT (15U)
/*! sel_ipc_axi_nogate_clk_n81 - clock gating override select of ipc_axi_nogate_clk_n81 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n81(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n81_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n81_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n82_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n82_SHIFT (16U)
/*! ipc_axi_nogate_clk_n82 - clock gating override enable of ipc_axi_nogate_clk_n82 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n82(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n82_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n82_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n82_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n82_SHIFT (17U)
/*! sel_ipc_axi_nogate_clk_n82 - clock gating override select of ipc_axi_nogate_clk_n82 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n82(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n82_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n82_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n91_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n91_SHIFT (18U)
/*! ipc_axi_nogate_clk_n91 - clock gating override enable of ipc_axi_nogate_clk_n91 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n91(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n91_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n91_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n91_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n91_SHIFT (19U)
/*! sel_ipc_axi_nogate_clk_n91 - clock gating override enable of ipc_axi_nogate_clk_n91 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n91(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n91_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n91_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n89_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n89_SHIFT (20U)
/*! ipc_axi_nogate_clk_n89 - clock gating override enable of ipc_axi_nogate_clk_n89 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n89(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n89_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n89_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n89_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n89_SHIFT (21U)
/*! sel_ipc_axi_nogate_clk_n89 - clock gating override select of ipc_axi_nogate_clk_n89 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n89(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n89_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n89_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n90_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n90_SHIFT (22U)
/*! ipc_axi_nogate_clk_n90 - clock gating override enable of ipc_axi_nogate_clk_n90 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n90(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n90_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_axi_nogate_clk_n90_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n90_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n90_SHIFT (23U)
/*! sel_ipc_axi_nogate_clk_n90 - clock gating override select of ipc_axi_nogate_clk_n90 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n90(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n90_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_axi_nogate_clk_n90_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_bus_nogate_clk_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_bus_nogate_clk_SHIFT (24U)
/*! ipc_bus_nogate_clk - clock gating override enable of ipc_bus_nogate_clk */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_bus_nogate_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_bus_nogate_clk_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_bus_nogate_clk_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_bus_nogate_clk_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_bus_nogate_clk_SHIFT (25U)
/*! sel_ipc_bus_nogate_clk - clock gating override select of ipc_bus_nogate_clk */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_bus_nogate_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_bus_nogate_clk_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_bus_nogate_clk_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_bus_nogate_clk_n74_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_bus_nogate_clk_n74_SHIFT (26U)
/*! ipc_bus_nogate_clk_n74 - clock gating override enable of ipc_bus_nogate_clk_n74 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_bus_nogate_clk_n74(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_bus_nogate_clk_n74_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_bus_nogate_clk_n74_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_bus_nogate_clk_n74_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_bus_nogate_clk_n74_SHIFT (27U)
/*! sel_ipc_bus_nogate_clk_n74 - clock gating override select of ipc_bus_nogate_clk_n74 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_bus_nogate_clk_n74(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_bus_nogate_clk_n74_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_bus_nogate_clk_n74_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_bus_nogate_clk_n62_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_bus_nogate_clk_n62_SHIFT (28U)
/*! ipc_bus_nogate_clk_n62 - clock gating override enable of ipc_bus_nogate_clk_n62 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_bus_nogate_clk_n62(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_bus_nogate_clk_n62_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_bus_nogate_clk_n62_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_bus_nogate_clk_n62_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_bus_nogate_clk_n62_SHIFT (29U)
/*! sel_ipc_bus_nogate_clk_n62 - clock gating override select of ipc_bus_nogate_clk_n62 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_bus_nogate_clk_n62(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_bus_nogate_clk_n62_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_bus_nogate_clk_n62_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_bus_nogate_clk_jtag_n17_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_bus_nogate_clk_jtag_n17_SHIFT (30U)
/*! ipc_bus_nogate_clk_jtag_n17 - clock gating override enable of ipc_bus_nogate_clk_jtag_n17 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_bus_nogate_clk_jtag_n17(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_bus_nogate_clk_jtag_n17_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_ipc_bus_nogate_clk_jtag_n17_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_bus_nogate_clk_jtag_n17_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_bus_nogate_clk_jtag_n17_SHIFT (31U)
/*! sel_ipc_bus_nogate_clk_jtag_n17 - clock gating override select of ipc_bus_nogate_clk_jtag_n17 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_bus_nogate_clk_jtag_n17(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_bus_nogate_clk_jtag_n17_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_2_sel_ipc_bus_nogate_clk_jtag_n17_MASK)
/*! @} */

/*! @name FORCE_ON_OFF_3 - ipc_clk clock gating override controls force_on_off + force_on_off_sel */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_jtag_n28_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_jtag_n28_SHIFT (0U)
/*! ipc_bus_nogate_clk_jtag_n28 - clock gating override enable of ipc_bus_nogate_clk_jtag_n28 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_jtag_n28(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_jtag_n28_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_jtag_n28_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_jtag_n28_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_jtag_n28_SHIFT (1U)
/*! sel_ipc_bus_nogate_clk_jtag_n28 - clock gating override select of ipc_bus_nogate_clk_jtag_n28 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_jtag_n28(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_jtag_n28_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_jtag_n28_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n63_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n63_SHIFT (2U)
/*! ipc_bus_nogate_clk_n63 - clock gating override enable of ipc_bus_nogate_clk_n63 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n63(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n63_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n63_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n63_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n63_SHIFT (3U)
/*! sel_ipc_bus_nogate_clk_n63 - clock gating override select of ipc_bus_nogate_clk_n63 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n63(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n63_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n63_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n64_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n64_SHIFT (4U)
/*! ipc_bus_nogate_clk_n64 - clock gating override enable of ipc_bus_nogate_clk_n64 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n64(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n64_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n64_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n64_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n64_SHIFT (5U)
/*! sel_ipc_bus_nogate_clk_n64 - clock gating override select of ipc_bus_nogate_clk_n64 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n64(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n64_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n64_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n65_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n65_SHIFT (6U)
/*! ipc_bus_nogate_clk_n65 - clock gating override enable of ipc_bus_nogate_clk_n65 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n65(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n65_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n65_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n65_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n65_SHIFT (7U)
/*! sel_ipc_bus_nogate_clk_n65 - clock gating override select of ipc_bus_nogate_clk_n65 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n65(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n65_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n65_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n29_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n29_SHIFT (8U)
/*! ipc_bus_nogate_clk_n29 - clock gating override enable of ipc_bus_nogate_clk_n29 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n29(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n29_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n29_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n29_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n29_SHIFT (9U)
/*! sel_ipc_bus_nogate_clk_n29 - clock gating override select of ipc_bus_nogate_clk_n29 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n29(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n29_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n29_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n30_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n30_SHIFT (10U)
/*! ipc_bus_nogate_clk_n30 - clock gating override enable of ipc_bus_nogate_clk_n30 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n30(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n30_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n30_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n30_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n30_SHIFT (11U)
/*! sel_ipc_bus_nogate_clk_n30 - clock gating override select of ipc_bus_nogate_clk_n30 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n30(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n30_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n30_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n31_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n31_SHIFT (12U)
/*! ipc_bus_nogate_clk_n31 - clock gating override enable of ipc_bus_nogate_clk_n31 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n31(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n31_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n31_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n31_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n31_SHIFT (13U)
/*! sel_ipc_bus_nogate_clk_n31 - clock gating override select of ipc_bus_nogate_clk_n31 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n31(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n31_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n31_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n32_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n32_SHIFT (14U)
/*! ipc_bus_nogate_clk_n32 - clock gating override enable of ipc_bus_nogate_clk_n32 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n32(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n32_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n32_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n32_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n32_SHIFT (15U)
/*! sel_ipc_bus_nogate_clk_n32 - clock gating override select of ipc_bus_nogate_clk_n32 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n32(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n32_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n32_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n33_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n33_SHIFT (16U)
/*! ipc_bus_nogate_clk_n33 - clock gating override enable of ipc_bus_nogate_clk_n33 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n33(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n33_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n33_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n33_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n33_SHIFT (17U)
/*! sel_ipc_bus_nogate_clk_n33 - clock gating override select of ipc_bus_nogate_clk_n33 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n33(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n33_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n33_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n34_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n34_SHIFT (18U)
/*! ipc_bus_nogate_clk_n34 - clock gating override enable of ipc_bus_nogate_clk_n34 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n34(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n34_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n34_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n34_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n34_SHIFT (19U)
/*! sel_ipc_bus_nogate_clk_n34 - clock gating override select of ipc_bus_nogate_clk_n34 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n34(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n34_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n34_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n35_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n35_SHIFT (20U)
/*! ipc_bus_nogate_clk_n35 - clock gating override enable of ipc_bus_nogate_clk_n35 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n35(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n35_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n35_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n35_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n35_SHIFT (21U)
/*! sel_ipc_bus_nogate_clk_n35 - clock gating override select of ipc_bus_nogate_clk_n35 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n35(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n35_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n35_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n92_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n92_SHIFT (22U)
/*! ipc_bus_nogate_clk_n92 - clock gating override enable of ipc_bus_nogate_clk_n92 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n92(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n92_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n92_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n92_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n92_SHIFT (23U)
/*! sel_ipc_bus_nogate_clk_n92 - clock gating override select of ipc_bus_nogate_clk_n92 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n92(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n92_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n92_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n95_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n95_SHIFT (24U)
/*! ipc_bus_nogate_clk_n95 - clock gating override enable of ipc_bus_nogate_clk_n95 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n95(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n95_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n95_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n95_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n95_SHIFT (25U)
/*! sel_ipc_bus_nogate_clk_n95 - clock gating override select of ipc_bus_nogate_clk_n95 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n95(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n95_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n95_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n98_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n98_SHIFT (26U)
/*! ipc_bus_nogate_clk_n98 - clock gating override enable of ipc_bus_nogate_clk_n98 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n98(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n98_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n98_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n98_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n98_SHIFT (27U)
/*! sel_ipc_bus_nogate_clk_n98 - clock gating override select of ipc_bus_nogate_clk_n98 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n98(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n98_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n98_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n75_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n75_SHIFT (28U)
/*! ipc_bus_nogate_clk_n75 - clock gating override enable of ipc_bus_nogate_clk_n75 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n75(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n75_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n75_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n75_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n75_SHIFT (29U)
/*! sel_ipc_bus_nogate_clk_n75 - clock gating override select of ipc_bus_nogate_clk_n75 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n75(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n75_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n75_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n76_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n76_SHIFT (30U)
/*! ipc_bus_nogate_clk_n76 - clock gating override enable of ipc_bus_nogate_clk_n76 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n76(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n76_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_ipc_bus_nogate_clk_n76_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n76_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n76_SHIFT (31U)
/*! sel_ipc_bus_nogate_clk_n76 - clock gating override select of ipc_bus_nogate_clk_n76 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n76(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n76_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_3_sel_ipc_bus_nogate_clk_n76_MASK)
/*! @} */

/*! @name FORCE_ON_OFF_4 - ipc_clk clock gating override controls force_on_off + force_on_off_sel */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n101_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n101_SHIFT (0U)
/*! ipc_bus_nogate_clk_n101 - clock gating override enable of ipc_bus_nogate_clk_n101 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n101(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n101_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n101_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n101_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n101_SHIFT (1U)
/*! sel_ipc_bus_nogate_clk_n101 - clock gating override select of ipc_bus_nogate_clk_n101 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n101(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n101_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n101_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n36_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n36_SHIFT (2U)
/*! ipc_bus_nogate_clk_n36 - clock gating override enable of ipc_bus_nogate_clk_n36 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n36(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n36_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n36_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n36_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n36_SHIFT (3U)
/*! sel_ipc_bus_nogate_clk_n36 - clock gating override select of ipc_bus_nogate_clk_n36 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n36(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n36_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n36_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n37_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n37_SHIFT (4U)
/*! ipc_bus_nogate_clk_n37 - clock gating override enable of ipc_bus_nogate_clk_n37 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n37(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n37_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n37_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n37_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n37_SHIFT (5U)
/*! sel_ipc_bus_nogate_clk_n37 - clock gating override select of ipc_bus_nogate_clk_n37 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n37(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n37_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n37_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n38_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n38_SHIFT (6U)
/*! ipc_bus_nogate_clk_n38 - clock gating override enable of ipc_bus_nogate_clk_n38 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n38(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n38_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n38_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n38_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n38_SHIFT (7U)
/*! sel_ipc_bus_nogate_clk_n38 - clock gating override select of ipc_bus_nogate_clk_n38 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n38(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n38_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n38_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n39_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n39_SHIFT (8U)
/*! ipc_bus_nogate_clk_n39 - clock gating override enable of ipc_bus_nogate_clk_n39 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n39(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n39_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n39_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n39_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n39_SHIFT (9U)
/*! sel_ipc_bus_nogate_clk_n39 - clock gating override select of ipc_bus_nogate_clk_n39 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n39(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n39_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n39_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n40_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n40_SHIFT (10U)
/*! ipc_bus_nogate_clk_n40 - clock gating override enable of ipc_bus_nogate_clk_n40 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n40(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n40_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n40_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n40_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n40_SHIFT (11U)
/*! sel_ipc_bus_nogate_clk_n40 - clock gating override select of ipc_bus_nogate_clk_n40 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n40(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n40_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n40_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n41_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n41_SHIFT (12U)
/*! ipc_bus_nogate_clk_n41 - clock gating override enable of ipc_bus_nogate_clk_n41 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n41(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n41_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n41_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n41_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n41_SHIFT (13U)
/*! sel_ipc_bus_nogate_clk_n41 - clock gating override select of ipc_bus_nogate_clk_n41 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n41(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n41_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n41_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n42_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n42_SHIFT (14U)
/*! ipc_bus_nogate_clk_n42 - clock gating override enable of ipc_bus_nogate_clk_n42 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n42(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n42_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n42_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n42_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n42_SHIFT (15U)
/*! sel_ipc_bus_nogate_clk_n42 - clock gating override select of ipc_bus_nogate_clk_n42 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n42(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n42_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n42_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n43_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n43_SHIFT (16U)
/*! ipc_bus_nogate_clk_n43 - clock gating override enable of ipc_bus_nogate_clk_n43 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n43(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n43_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n43_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n43_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n43_SHIFT (17U)
/*! sel_ipc_bus_nogate_clk_n43 - clock gating override select of ipc_bus_nogate_clk_n43 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n43(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n43_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n43_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n44_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n44_SHIFT (18U)
/*! ipc_bus_nogate_clk_n44 - clock gating override enable of ipc_bus_nogate_clk_n44 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n44(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n44_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n44_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n44_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n44_SHIFT (19U)
/*! sel_ipc_bus_nogate_clk_n44 - clock gating override select of ipc_bus_nogate_clk_n44 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n44(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n44_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n44_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n45_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n45_SHIFT (20U)
/*! ipc_bus_nogate_clk_n45 - clock gating override enable of ipc_bus_nogate_clk_n45 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n45(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n45_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n45_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n45_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n45_SHIFT (21U)
/*! sel_ipc_bus_nogate_clk_n45 - clock gating override select of ipc_bus_nogate_clk_n45 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n45(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n45_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n45_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n46_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n46_SHIFT (22U)
/*! ipc_bus_nogate_clk_n46 - clock gating override enable of ipc_bus_nogate_clk_n46 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n46(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n46_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n46_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n46_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n46_SHIFT (23U)
/*! sel_ipc_bus_nogate_clk_n46 - clock gating override select of ipc_bus_nogate_clk_n46 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n46(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n46_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n46_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n47_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n47_SHIFT (24U)
/*! ipc_bus_nogate_clk_n47 - clock gating override enable of ipc_bus_nogate_clk_n47 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n47(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n47_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n47_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n47_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n47_SHIFT (25U)
/*! sel_ipc_bus_nogate_clk_n47 - clock gating override select of ipc_bus_nogate_clk_n47 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n47(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n47_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n47_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n102_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n102_SHIFT (26U)
/*! ipc_bus_nogate_clk_n102 - clock gating override enable of ipc_bus_nogate_clk_n102 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n102(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n102_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n102_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n102_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n102_SHIFT (27U)
/*! sel_ipc_bus_nogate_clk_n102 - clock gating override select of ipc_bus_nogate_clk_n102 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n102(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n102_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n102_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n48_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n48_SHIFT (28U)
/*! ipc_bus_nogate_clk_n48 - clock gating override enable of ipc_bus_nogate_clk_n48 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n48(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n48_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n48_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n48_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n48_SHIFT (29U)
/*! sel_ipc_bus_nogate_clk_n48 - clock gating override select of ipc_bus_nogate_clk_n48 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n48(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n48_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n48_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n49_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n49_SHIFT (30U)
/*! ipc_bus_nogate_clk_n49 - clock gating override enable of ipc_bus_nogate_clk_n49 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n49(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n49_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_ipc_bus_nogate_clk_n49_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n49_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n49_SHIFT (31U)
/*! sel_ipc_bus_nogate_clk_n49 - clock gating override select of ipc_bus_nogate_clk_n49 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n49(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n49_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_4_sel_ipc_bus_nogate_clk_n49_MASK)
/*! @} */

/*! @name FORCE_ON_OFF_5 - ipc_clk clock gating override controls force_on_off + force_on_off_sel */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n50_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n50_SHIFT (0U)
/*! ipc_bus_nogate_clk_n50 - clock gating override enable of ipc_bus_nogate_clk_n50 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n50(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n50_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n50_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n50_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n50_SHIFT (1U)
/*! sel_ipc_bus_nogate_clk_n50 - clock gating override select of ipc_bus_nogate_clk_n50 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n50(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n50_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n50_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n51_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n51_SHIFT (2U)
/*! ipc_bus_nogate_clk_n51 - clock gating override enable of ipc_bus_nogate_clk_n51 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n51(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n51_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n51_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n51_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n51_SHIFT (3U)
/*! sel_ipc_bus_nogate_clk_n51 - clock gating override select of ipc_bus_nogate_clk_n51 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n51(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n51_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n51_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n52_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n52_SHIFT (4U)
/*! ipc_bus_nogate_clk_n52 - clock gating override enable of ipc_bus_nogate_clk_n52 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n52(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n52_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n52_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n52_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n52_SHIFT (5U)
/*! sel_ipc_bus_nogate_clk_n52 - clock gating override select of ipc_bus_nogate_clk_n52 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n52(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n52_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n52_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n53_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n53_SHIFT (6U)
/*! ipc_bus_nogate_clk_n53 - clock gating override enable of ipc_bus_nogate_clk_n53 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n53(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n53_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n53_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n53_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n53_SHIFT (7U)
/*! sel_ipc_bus_nogate_clk_n53 - clock gating override select of ipc_bus_nogate_clk_n53 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n53(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n53_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n53_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n54_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n54_SHIFT (8U)
/*! ipc_bus_nogate_clk_n54 - clock gating override enable of ipc_bus_nogate_clk_n54 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n54(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n54_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n54_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n54_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n54_SHIFT (9U)
/*! sel_ipc_bus_nogate_clk_n54 - clock gating override select of ipc_bus_nogate_clk_n54 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n54(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n54_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n54_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n55_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n55_SHIFT (10U)
/*! ipc_bus_nogate_clk_n55 - clock gating override enable of ipc_bus_nogate_clk_n55 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n55(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n55_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n55_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n55_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n55_SHIFT (11U)
/*! sel_ipc_bus_nogate_clk_n55 - clock gating override select of ipc_bus_nogate_clk_n55 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n55(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n55_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n55_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n56_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n56_SHIFT (12U)
/*! ipc_bus_nogate_clk_n56 - clock gating override enable of ipc_bus_nogate_clk_n56 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n56(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n56_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n56_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n56_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n56_SHIFT (13U)
/*! sel_ipc_bus_nogate_clk_n56 - clock gating override select of ipc_bus_nogate_clk_n56 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n56(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n56_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n56_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n57_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n57_SHIFT (14U)
/*! ipc_bus_nogate_clk_n57 - clock gating override enable of ipc_bus_nogate_clk_n57 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n57(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n57_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n57_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n57_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n57_SHIFT (15U)
/*! sel_ipc_bus_nogate_clk_n57 - clock gating override select of ipc_bus_nogate_clk_n57 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n57(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n57_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n57_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n58_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n58_SHIFT (16U)
/*! ipc_bus_nogate_clk_n58 - clock gating override enable of ipc_bus_nogate_clk_n58 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n58(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n58_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n58_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n58_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n58_SHIFT (17U)
/*! sel_ipc_bus_nogate_clk_n58 - clock gating override select of ipc_bus_nogate_clk_n58 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n58(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n58_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n58_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n59_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n59_SHIFT (18U)
/*! ipc_bus_nogate_clk_n59 - clock gating override enable of ipc_bus_nogate_clk_n59 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n59(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n59_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n59_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n59_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n59_SHIFT (19U)
/*! sel_ipc_bus_nogate_clk_n59 - clock gating override select of ipc_bus_nogate_clk_n59 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n59(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n59_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n59_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n60_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n60_SHIFT (20U)
/*! ipc_bus_nogate_clk_n60 - clock gating override enable of ipc_bus_nogate_clk_n60 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n60(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n60_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n60_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n60_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n60_SHIFT (21U)
/*! sel_ipc_bus_nogate_clk_n60 - clock gating override select of ipc_bus_nogate_clk_n60 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n60(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n60_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n60_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n66_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n66_SHIFT (22U)
/*! ipc_bus_nogate_clk_n66 - clock gating override enable of ipc_bus_nogate_clk_n66 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n66(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n66_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n66_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n66_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n66_SHIFT (23U)
/*! sel_ipc_bus_nogate_clk_n66 - clock gating override select of ipc_bus_nogate_clk_n66 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n66(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n66_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n66_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n67_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n67_SHIFT (24U)
/*! ipc_bus_nogate_clk_n67 - clock gating override enable of ipc_bus_nogate_clk_n67 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n67(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n67_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n67_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n67_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n67_SHIFT (25U)
/*! sel_ipc_bus_nogate_clk_n67 - clock gating override select of ipc_bus_nogate_clk_n67 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n67(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n67_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n67_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n68_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n68_SHIFT (26U)
/*! ipc_bus_nogate_clk_n68 - clock gating override enable of ipc_bus_nogate_clk_n68 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n68(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n68_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n68_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n68_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n68_SHIFT (27U)
/*! sel_ipc_bus_nogate_clk_n68 - clock gating override select of ipc_bus_nogate_clk_n68 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n68(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n68_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n68_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n105_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n105_SHIFT (28U)
/*! ipc_bus_nogate_clk_n105 - clock gating override enable of ipc_bus_nogate_clk_n105 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n105(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n105_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n105_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n105_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n105_SHIFT (29U)
/*! sel_ipc_bus_nogate_clk_n105 - clock gating override select of ipc_bus_nogate_clk_n105 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n105(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n105_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n105_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n106_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n106_SHIFT (30U)
/*! ipc_bus_nogate_clk_n106 - clock gating override enable of ipc_bus_nogate_clk_n106 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n106(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n106_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_ipc_bus_nogate_clk_n106_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n106_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n106_SHIFT (31U)
/*! sel_ipc_bus_nogate_clk_n106 - clock gating override select of ipc_bus_nogate_clk_n106 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n106(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n106_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_5_sel_ipc_bus_nogate_clk_n106_MASK)
/*! @} */

/*! @name FORCE_ON_OFF_6 - ipc_clk clock gating override controls force_on_off + force_on_off_sel */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_bus_nogate_clk_n107_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_bus_nogate_clk_n107_SHIFT (0U)
/*! ipc_bus_nogate_clk_n107 - clock gating override enable of ipc_bus_nogate_clk_n107 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_bus_nogate_clk_n107(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_bus_nogate_clk_n107_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_bus_nogate_clk_n107_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_bus_nogate_clk_n107_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_bus_nogate_clk_n107_SHIFT (1U)
/*! sel_ipc_bus_nogate_clk_n107 - clock gating override select of ipc_bus_nogate_clk_n107 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_bus_nogate_clk_n107(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_bus_nogate_clk_n107_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_bus_nogate_clk_n107_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_bus_nogate_clk_n108_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_bus_nogate_clk_n108_SHIFT (2U)
/*! ipc_bus_nogate_clk_n108 - clock gating override enable of ipc_bus_nogate_clk_n108 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_bus_nogate_clk_n108(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_bus_nogate_clk_n108_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_bus_nogate_clk_n108_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_bus_nogate_clk_n108_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_bus_nogate_clk_n108_SHIFT (3U)
/*! sel_ipc_bus_nogate_clk_n108 - clock gating override select of ipc_bus_nogate_clk_n108 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_bus_nogate_clk_n108(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_bus_nogate_clk_n108_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_bus_nogate_clk_n108_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_bus_nogate_clk_n83_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_bus_nogate_clk_n83_SHIFT (4U)
/*! ipc_bus_nogate_clk_n83 - clock gating override enable of ipc_bus_nogate_clk_n83 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_bus_nogate_clk_n83(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_bus_nogate_clk_n83_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_bus_nogate_clk_n83_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_bus_nogate_clk_n83_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_bus_nogate_clk_n83_SHIFT (5U)
/*! sel_ipc_bus_nogate_clk_n83 - clock gating override select of ipc_bus_nogate_clk_n83 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_bus_nogate_clk_n83(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_bus_nogate_clk_n83_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_bus_nogate_clk_n83_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_bus_nogate_clk_n84_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_bus_nogate_clk_n84_SHIFT (6U)
/*! ipc_bus_nogate_clk_n84 - clock gating override enable of ipc_bus_nogate_clk_n84 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_bus_nogate_clk_n84(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_bus_nogate_clk_n84_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_bus_nogate_clk_n84_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_bus_nogate_clk_n84_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_bus_nogate_clk_n84_SHIFT (7U)
/*! sel_ipc_bus_nogate_clk_n84 - clock gating override select of ipc_bus_nogate_clk_n84 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_bus_nogate_clk_n84(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_bus_nogate_clk_n84_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_bus_nogate_clk_n84_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_bus_nogate_clk_n85_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_bus_nogate_clk_n85_SHIFT (8U)
/*! ipc_bus_nogate_clk_n85 - clock gating override enable of ipc_bus_nogate_clk_n85 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_bus_nogate_clk_n85(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_bus_nogate_clk_n85_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_bus_nogate_clk_n85_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_bus_nogate_clk_n85_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_bus_nogate_clk_n85_SHIFT (9U)
/*! sel_ipc_bus_nogate_clk_n85 - clock gating override select of ipc_bus_nogate_clk_n85 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_bus_nogate_clk_n85(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_bus_nogate_clk_n85_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_bus_nogate_clk_n85_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_bus_nogate_clk_wdg5_n18_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_bus_nogate_clk_wdg5_n18_SHIFT (10U)
/*! ipc_bus_nogate_clk_wdg5_n18 - clock gating override enable of ipc_bus_nogate_clk_wdg5_n18 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_bus_nogate_clk_wdg5_n18(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_bus_nogate_clk_wdg5_n18_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_bus_nogate_clk_wdg5_n18_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_bus_nogate_clk_wdg5_n18_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_bus_nogate_clk_wdg5_n18_SHIFT (11U)
/*! sel_ipc_bus_nogate_clk_wdg5_n18 - clock gating override select of ipc_bus_nogate_clk_wdg5_n18 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_bus_nogate_clk_wdg5_n18(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_bus_nogate_clk_wdg5_n18_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_bus_nogate_clk_wdg5_n18_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_bus_nogate_clk_wdg5_n26_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_bus_nogate_clk_wdg5_n26_SHIFT (12U)
/*! ipc_bus_nogate_clk_wdg5_n26 - clock gating override enable of ipc_bus_nogate_clk_wdg5_n26 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_bus_nogate_clk_wdg5_n26(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_bus_nogate_clk_wdg5_n26_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_bus_nogate_clk_wdg5_n26_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_bus_nogate_clk_wdg5_n26_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_bus_nogate_clk_wdg5_n26_SHIFT (13U)
/*! sel_ipc_bus_nogate_clk_wdg5_n26 - clock gating override select of ipc_bus_nogate_clk_wdg5_n26 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_bus_nogate_clk_wdg5_n26(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_bus_nogate_clk_wdg5_n26_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_bus_nogate_clk_wdg5_n26_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_bus_nogate_clk_wdg6_n19_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_bus_nogate_clk_wdg6_n19_SHIFT (14U)
/*! ipc_bus_nogate_clk_wdg6_n19 - clock gating override enable of ipc_bus_nogate_clk_wdg6_n19 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_bus_nogate_clk_wdg6_n19(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_bus_nogate_clk_wdg6_n19_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_bus_nogate_clk_wdg6_n19_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_bus_nogate_clk_wdg6_n19_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_bus_nogate_clk_wdg6_n19_SHIFT (15U)
/*! sel_ipc_bus_nogate_clk_wdg6_n19 - clock gating override select of ipc_bus_nogate_clk_wdg6_n19 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_bus_nogate_clk_wdg6_n19(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_bus_nogate_clk_wdg6_n19_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_bus_nogate_clk_wdg6_n19_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_bus_nogate_clk_wdg6_n27_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_bus_nogate_clk_wdg6_n27_SHIFT (16U)
/*! ipc_bus_nogate_clk_wdg6_n27 - clock gating override enable of ipc_bus_nogate_clk_wdg6_n27 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_bus_nogate_clk_wdg6_n27(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_bus_nogate_clk_wdg6_n27_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_bus_nogate_clk_wdg6_n27_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_bus_nogate_clk_wdg6_n27_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_bus_nogate_clk_wdg6_n27_SHIFT (17U)
/*! sel_ipc_bus_nogate_clk_wdg6_n27 - clock gating override select of ipc_bus_nogate_clk_wdg6_n27 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_bus_nogate_clk_wdg6_n27(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_bus_nogate_clk_wdg6_n27_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_bus_nogate_clk_wdg6_n27_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_can2_ipg_clk_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_can2_ipg_clk_SHIFT (18U)
/*! ipc_can2_ipg_clk - clock gating override enable of ipc_can2_ipg_clk */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_can2_ipg_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_can2_ipg_clk_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_can2_ipg_clk_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_can2_ipg_clk_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_can2_ipg_clk_SHIFT (19U)
/*! sel_ipc_can2_ipg_clk - clock gating override select of ipc_can2_ipg_clk */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_can2_ipg_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_can2_ipg_clk_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_can2_ipg_clk_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_can2_ipg_clk_pe_nogate_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_can2_ipg_clk_pe_nogate_SHIFT (20U)
/*! ipc_can2_ipg_clk_pe_nogate - clock gating override enable of ipc_can2_ipg_clk_pe_nogate */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_can2_ipg_clk_pe_nogate(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_can2_ipg_clk_pe_nogate_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_can2_ipg_clk_pe_nogate_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_can2_ipg_clk_pe_nogate_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_can2_ipg_clk_pe_nogate_SHIFT (21U)
/*! sel_ipc_can2_ipg_clk_pe_nogate - clock gating override select of ipc_can2_ipg_clk_pe_nogate */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_can2_ipg_clk_pe_nogate(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_can2_ipg_clk_pe_nogate_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_can2_ipg_clk_pe_nogate_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_can2_ipg_clk_pe_nogate_n69_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_can2_ipg_clk_pe_nogate_n69_SHIFT (22U)
/*! ipc_can2_ipg_clk_pe_nogate_n69 - clock gating override enable of ipc_can2_ipg_clk_pe_nogate_n69 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_can2_ipg_clk_pe_nogate_n69(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_can2_ipg_clk_pe_nogate_n69_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_can2_ipg_clk_pe_nogate_n69_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_can2_ipg_clk_pe_nogate_n69_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_can2_ipg_clk_pe_nogate_n69_SHIFT (23U)
/*! sel_ipc_can2_ipg_clk_pe_nogate_n69 - clock gating override select of ipc_can2_ipg_clk_pe_nogate_n69 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_can2_ipg_clk_pe_nogate_n69(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_can2_ipg_clk_pe_nogate_n69_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_can2_ipg_clk_pe_nogate_n69_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_can2_osc_clk_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_can2_osc_clk_SHIFT (24U)
/*! ipc_can2_osc_clk - clock gating override enable of ipc_can2_osc_clk. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_can2_osc_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_can2_osc_clk_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_can2_osc_clk_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_can2_osc_clk_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_can2_osc_clk_SHIFT (25U)
/*! sel_ipc_can2_osc_clk - clock gating override select of ipc_can2_osc_clk. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_can2_osc_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_can2_osc_clk_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_can2_osc_clk_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_can3_ipg_clk_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_can3_ipg_clk_SHIFT (26U)
/*! ipc_can3_ipg_clk - clock gating override enable of ipc_can3_ipg_clk */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_can3_ipg_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_can3_ipg_clk_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_can3_ipg_clk_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_can3_ipg_clk_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_can3_ipg_clk_SHIFT (27U)
/*! sel_ipc_can3_ipg_clk - clock gating override select of ipc_can3_ipg_clk */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_can3_ipg_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_can3_ipg_clk_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_can3_ipg_clk_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_can3_ipg_clk_pe_nogate_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_can3_ipg_clk_pe_nogate_SHIFT (28U)
/*! ipc_can3_ipg_clk_pe_nogate - clock gating override enable of ipc_can3_ipg_clk_pe_nogate */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_can3_ipg_clk_pe_nogate(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_can3_ipg_clk_pe_nogate_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_can3_ipg_clk_pe_nogate_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_can3_ipg_clk_pe_nogate_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_can3_ipg_clk_pe_nogate_SHIFT (29U)
/*! sel_ipc_can3_ipg_clk_pe_nogate - clock gating override select of ipc_can3_ipg_clk_pe_nogate */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_can3_ipg_clk_pe_nogate(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_can3_ipg_clk_pe_nogate_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_can3_ipg_clk_pe_nogate_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_can3_osc_clk_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_can3_osc_clk_SHIFT (30U)
/*! ipc_can3_osc_clk - clock gating override enable of ipc_can3_osc_clk. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_can3_osc_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_can3_osc_clk_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_ipc_can3_osc_clk_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_can3_osc_clk_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_can3_osc_clk_SHIFT (31U)
/*! sel_ipc_can3_osc_clk - clock gating override select of ipc_can3_osc_clk. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_can3_osc_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_can3_osc_clk_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_6_sel_ipc_can3_osc_clk_MASK)
/*! @} */

/*! @name FORCE_ON_OFF_7 - ipc_clk clock gating override controls force_on_off + force_on_off_sel */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_can4_ipg_clk_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_can4_ipg_clk_SHIFT (0U)
/*! ipc_can4_ipg_clk - clock gating override enable of ipc_can4_ipg_clk */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_can4_ipg_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_can4_ipg_clk_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_can4_ipg_clk_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_can4_ipg_clk_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_can4_ipg_clk_SHIFT (1U)
/*! sel_ipc_can4_ipg_clk - clock gating override select of ipc_can4_ipg_clk */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_can4_ipg_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_can4_ipg_clk_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_can4_ipg_clk_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_can4_ipg_clk_pe_nogate_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_can4_ipg_clk_pe_nogate_SHIFT (2U)
/*! ipc_can4_ipg_clk_pe_nogate - clock gating override enable of ipc_can4_ipg_clk_pe_nogate */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_can4_ipg_clk_pe_nogate(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_can4_ipg_clk_pe_nogate_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_can4_ipg_clk_pe_nogate_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_can4_ipg_clk_pe_nogate_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_can4_ipg_clk_pe_nogate_SHIFT (3U)
/*! sel_ipc_can4_ipg_clk_pe_nogate - clock gating override select of ipc_can4_ipg_clk_pe_nogate */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_can4_ipg_clk_pe_nogate(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_can4_ipg_clk_pe_nogate_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_can4_ipg_clk_pe_nogate_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_can4_osc_clk_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_can4_osc_clk_SHIFT (4U)
/*! ipc_can4_osc_clk - clock gating override enable of ipc_can4_osc_clk. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_can4_osc_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_can4_osc_clk_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_can4_osc_clk_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_can4_osc_clk_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_can4_osc_clk_SHIFT (5U)
/*! sel_ipc_can4_osc_clk - clock gating override select of ipc_can4_osc_clk. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_can4_osc_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_can4_osc_clk_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_can4_osc_clk_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_can5_ipg_clk_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_can5_ipg_clk_SHIFT (6U)
/*! ipc_can5_ipg_clk - clock gating override enable of ipc_can5_ipg_clk */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_can5_ipg_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_can5_ipg_clk_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_can5_ipg_clk_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_can5_ipg_clk_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_can5_ipg_clk_SHIFT (7U)
/*! sel_ipc_can5_ipg_clk - clock gating override select of ipc_can5_ipg_clk */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_can5_ipg_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_can5_ipg_clk_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_can5_ipg_clk_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_can5_ipg_clk_pe_nogate_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_can5_ipg_clk_pe_nogate_SHIFT (8U)
/*! ipc_can5_ipg_clk_pe_nogate - clock gating override enable of ipc_can5_ipg_clk_pe_nogate */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_can5_ipg_clk_pe_nogate(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_can5_ipg_clk_pe_nogate_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_can5_ipg_clk_pe_nogate_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_can5_ipg_clk_pe_nogate_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_can5_ipg_clk_pe_nogate_SHIFT (9U)
/*! sel_ipc_can5_ipg_clk_pe_nogate - clock gating override select of ipc_can5_ipg_clk_pe_nogate */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_can5_ipg_clk_pe_nogate(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_can5_ipg_clk_pe_nogate_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_can5_ipg_clk_pe_nogate_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_can5_osc_clk_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_can5_osc_clk_SHIFT (10U)
/*! ipc_can5_osc_clk - clock gating override enable of ipc_can5_osc_clk. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_can5_osc_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_can5_osc_clk_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_can5_osc_clk_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_can5_osc_clk_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_can5_osc_clk_SHIFT (11U)
/*! sel_ipc_can5_osc_clk - clock gating override select of ipc_can5_osc_clk. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_can5_osc_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_can5_osc_clk_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_can5_osc_clk_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_hiperface1_sync_resync_clk_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_hiperface1_sync_resync_clk_SHIFT (12U)
/*! ipc_hiperface1_sync_resync_clk - clock gating override enable of ipc_hiperface1_sync_resync_clk */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_hiperface1_sync_resync_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_hiperface1_sync_resync_clk_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_hiperface1_sync_resync_clk_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_hiperface1_sync_resync_clk_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_hiperface1_sync_resync_clk_SHIFT (13U)
/*! sel_ipc_hiperface1_sync_resync_clk - clock gating override select of ipc_hiperface1_sync_resync_clk */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_hiperface1_sync_resync_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_hiperface1_sync_resync_clk_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_hiperface1_sync_resync_clk_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_hiperface2_sync_resync_clk_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_hiperface2_sync_resync_clk_SHIFT (14U)
/*! ipc_hiperface2_sync_resync_clk - clock gating override enable of ipc_hiperface2_sync_resync_clk */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_hiperface2_sync_resync_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_hiperface2_sync_resync_clk_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_hiperface2_sync_resync_clk_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_hiperface2_sync_resync_clk_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_hiperface2_sync_resync_clk_SHIFT (15U)
/*! sel_ipc_hiperface2_sync_resync_clk - clock gating override select of ipc_hiperface2_sync_resync_clk */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_hiperface2_sync_resync_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_hiperface2_sync_resync_clk_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_hiperface2_sync_resync_clk_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_ipc_clkroot_24m_wakeupmix_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_ipc_clkroot_24m_wakeupmix_SHIFT (16U)
/*! ipc_ipc_clkroot_24m_wakeupmix - clock gating override enable of ipc_ipc_clkroot_24m_wakeupmix. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_ipc_clkroot_24m_wakeupmix(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_ipc_clkroot_24m_wakeupmix_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_ipc_clkroot_24m_wakeupmix_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_ipc_clkroot_24m_wakeupmix_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_ipc_clkroot_24m_wakeupmix_SHIFT (17U)
/*! sel_ipc_ipc_clkroot_24m_wakeupmix - clock gating override select of ipc_ipc_clkroot_24m_wakeupmix. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_ipc_clkroot_24m_wakeupmix(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_ipc_clkroot_24m_wakeupmix_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_ipc_clkroot_24m_wakeupmix_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_clkroot_24m_wakeupmix_n93_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_clkroot_24m_wakeupmix_n93_SHIFT (18U)
/*! clkroot_24m_wakeupmix_n93 - clock gating override enable of ipc_ipc_clkroot_24m_wakeupmix_n93. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_clkroot_24m_wakeupmix_n93(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_clkroot_24m_wakeupmix_n93_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_clkroot_24m_wakeupmix_n93_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_clkroot_24m_wakeupmix_n93_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_clkroot_24m_wakeupmix_n93_SHIFT (19U)
/*! sel_ipc_clkroot_24m_wakeupmix_n93 - clock gating override select of ipc_ipc_clkroot_24m_wakeupmix_n93. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_clkroot_24m_wakeupmix_n93(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_clkroot_24m_wakeupmix_n93_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_clkroot_24m_wakeupmix_n93_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_clkroot_24m_wakeupmix_n96_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_clkroot_24m_wakeupmix_n96_SHIFT (20U)
/*! ipc_clkroot_24m_wakeupmix_n96 - clock gating override enable of ipc_ipc_clkroot_24m_wakeupmix_n96. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_clkroot_24m_wakeupmix_n96(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_clkroot_24m_wakeupmix_n96_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_clkroot_24m_wakeupmix_n96_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_clkroot_24m_wakeupmix_n96_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_clkroot_24m_wakeupmix_n96_SHIFT (21U)
/*! sel_ipc_clkroot_24m_wakeupmix_n96 - clock gating override select of ipc_ipc_clkroot_24m_wakeupmix_n96. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_clkroot_24m_wakeupmix_n96(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_clkroot_24m_wakeupmix_n96_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_clkroot_24m_wakeupmix_n96_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_clkroot_24m_wakeupmix_n98_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_clkroot_24m_wakeupmix_n98_SHIFT (22U)
/*! ipc_clkroot_24m_wakeupmix_n98 - clock gating override enable of ipc_ipc_clkroot_24m_wakeupmix_n98. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_clkroot_24m_wakeupmix_n98(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_clkroot_24m_wakeupmix_n98_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_clkroot_24m_wakeupmix_n98_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_clkroot_24m_wakeupmix_n98_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_clkroot_24m_wakeupmix_n98_SHIFT (23U)
/*! sel_ipc_clkroot_24m_wakeupmix_n98 - clock gating override select of ipc_ipc_clkroot_24m_wakeupmix_n98. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_clkroot_24m_wakeupmix_n98(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_clkroot_24m_wakeupmix_n98_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_clkroot_24m_wakeupmix_n98_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_clkroot_24m_wakeupmix_n117_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_clkroot_24m_wakeupmix_n117_SHIFT (24U)
/*! ipc_clkroot_24m_wakeupmix_n117 - clock gating override enable of ipc_ipc_clkroot_24m_wakeupmix_n117. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_clkroot_24m_wakeupmix_n117(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_clkroot_24m_wakeupmix_n117_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_clkroot_24m_wakeupmix_n117_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_clkroot_24m_wakeupmix_n117_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_clkroot_24m_wakeupmix_n117_SHIFT (25U)
/*! sel_ipc_clkroot_24m_wakeupmix_n117 - clock gating override select of ipc_ipc_clkroot_24m_wakeupmix_n117. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_clkroot_24m_wakeupmix_n117(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_clkroot_24m_wakeupmix_n117_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_clkroot_24m_wakeupmix_n117_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_clkroot_24m_wakeupmix_n111_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_clkroot_24m_wakeupmix_n111_SHIFT (26U)
/*! ipc_clkroot_24m_wakeupmix_n111 - clock gating override enable of ipc_ipc_clkroot_24m_wakeupmix_n111. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_clkroot_24m_wakeupmix_n111(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_clkroot_24m_wakeupmix_n111_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_clkroot_24m_wakeupmix_n111_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_clkroot_24m_wakeupmix_n111_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_clkroot_24m_wakeupmix_n111_SHIFT (27U)
/*! sel_ipc_clkroot_24m_wakeupmix_n111 - clock gating override select of ipc_ipc_clkroot_24m_wakeupmix_n111. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_clkroot_24m_wakeupmix_n111(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_clkroot_24m_wakeupmix_n111_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_sel_ipc_clkroot_24m_wakeupmix_n111_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_24m_wakeupmix_wdg6_n23_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_24m_wakeupmix_wdg6_n23_SHIFT (28U)
/*! ipc_24m_wakeupmix_wdg6_n23 - clock gating override enable of ipc_ipc_clkroot_24m_wakeupmix_wdg6_n23. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_24m_wakeupmix_wdg6_n23(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_24m_wakeupmix_wdg6_n23_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_24m_wakeupmix_wdg6_n23_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_sel_24m_wakeupmix_wdg6_n23_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_sel_24m_wakeupmix_wdg6_n23_SHIFT (29U)
/*! ipc_sel_24m_wakeupmix_wdg6_n23 - clock gating override select of ipc_ipc_clkroot_24m_wakeupmix_wdg6_n23. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_sel_24m_wakeupmix_wdg6_n23(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_sel_24m_wakeupmix_wdg6_n23_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_sel_24m_wakeupmix_wdg6_n23_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_24m_wakeupmix_wdg5_n22_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_24m_wakeupmix_wdg5_n22_SHIFT (30U)
/*! ipc_24m_wakeupmix_wdg5_n22 - clock gating override enable of ipc_ipc_clkroot_24m_wakeupmix_wdg5_n22. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_24m_wakeupmix_wdg5_n22(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_24m_wakeupmix_wdg5_n22_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_24m_wakeupmix_wdg5_n22_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_sel_24m_wakeupmix_wdg5_n22_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_sel_24m_wakeupmix_wdg5_n22_SHIFT (31U)
/*! ipc_sel_24m_wakeupmix_wdg5_n22 - clock gating override select of ipc_ipc_clkroot_24m_wakeupmix_wdg5_n22. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_sel_24m_wakeupmix_wdg5_n22(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_sel_24m_wakeupmix_wdg5_n22_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_7_ipc_sel_24m_wakeupmix_wdg5_n22_MASK)
/*! @} */

/*! @name FORCE_ON_OFF_8 - ipc_clk clock gating override controls force_on_off + force_on_off_sel */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_biss1_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_biss1_SHIFT (0U)
/*! ipc_ipc_clkroot_biss1 - clock gating override enable of ipc_ipc_clkroot_biss1 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_biss1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_biss1_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_biss1_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_biss1_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_biss1_SHIFT (1U)
/*! sel_ipc_ipc_clkroot_biss1 - clock gating override select of ipc_ipc_clkroot_biss1 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_biss1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_biss1_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_biss1_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_endat2p2_1_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_endat2p2_1_SHIFT (2U)
/*! ipc_ipc_clkroot_endat2p2_1 - clock gating override enable of ipc_ipc_clkroot_endat2p2_1 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_endat2p2_1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_endat2p2_1_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_endat2p2_1_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_endat2p2_1_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_endat2p2_1_SHIFT (3U)
/*! sel_ipc_ipc_clkroot_endat2p2_1 - clock gating override select of ipc_ipc_clkroot_endat2p2_1 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_endat2p2_1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_endat2p2_1_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_endat2p2_1_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_endat2p2_2_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_endat2p2_2_SHIFT (4U)
/*! ipc_ipc_clkroot_endat2p2_2 - clock gating override enable of ipc_ipc_clkroot_endat2p2_2 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_endat2p2_2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_endat2p2_2_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_endat2p2_2_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_endat2p2_2_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_endat2p2_2_SHIFT (5U)
/*! sel_ipc_ipc_clkroot_endat2p2_2 - clock gating override select of ipc_ipc_clkroot_endat2p2_2 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_endat2p2_2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_endat2p2_2_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_endat2p2_2_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_endat3p0_fast_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_endat3p0_fast_SHIFT (6U)
/*! ipc_ipc_clkroot_endat3p0_fast - clock gating override enable of ipc_ipc_clkroot_endat3p0_fast */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_endat3p0_fast(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_endat3p0_fast_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_endat3p0_fast_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_endat3p0_fast_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_endat3p0_fast_SHIFT (7U)
/*! sel_ipc_ipc_clkroot_endat3p0_fast - clock gating override select of ipc_ipc_clkroot_endat3p0_fast */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_endat3p0_fast(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_endat3p0_fast_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_endat3p0_fast_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_clkroot_endat3p0_slow_m70_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_clkroot_endat3p0_slow_m70_SHIFT (8U)
/*! ipc_clkroot_endat3p0_slow_m70 - clock gating override enable of ipc_ipc_clkroot_endat3p0_slow_m70 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_clkroot_endat3p0_slow_m70(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_clkroot_endat3p0_slow_m70_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_clkroot_endat3p0_slow_m70_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_clkroot_endat3p0_slow_m70_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_clkroot_endat3p0_slow_m70_SHIFT (9U)
/*! sel_ipc_clkroot_endat3p0_slow_m70 - clock gating override select of ipc_ipc_clkroot_endat3p0_slow_m70 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_clkroot_endat3p0_slow_m70(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_clkroot_endat3p0_slow_m70_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_clkroot_endat3p0_slow_m70_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_endat3p0_slow_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_endat3p0_slow_SHIFT (10U)
/*! ipc_ipc_clkroot_endat3p0_slow - clock gating override enable of ipc_ipc_clkroot_endat3p0_slow */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_endat3p0_slow(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_endat3p0_slow_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_endat3p0_slow_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_endat3p0_slow_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_endat3p0_slow_SHIFT (11U)
/*! sel_ipc_ipc_clkroot_endat3p0_slow - clock gating override select of ipc_ipc_clkroot_endat3p0_slow */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_endat3p0_slow(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_endat3p0_slow_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_endat3p0_slow_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_flexio1_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_flexio1_SHIFT (12U)
/*! ipc_ipc_clkroot_flexio1 - clock gating override enable of ipc_ipc_clkroot_flexio1 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_flexio1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_flexio1_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_flexio1_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_flexio1_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_flexio1_SHIFT (13U)
/*! sel_ipc_ipc_clkroot_flexio1 - clock gating override select of ipc_ipc_clkroot_flexio1 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_flexio1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_flexio1_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_flexio1_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_flexio2_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_flexio2_SHIFT (14U)
/*! ipc_ipc_clkroot_flexio2 - clock gating override enable of ipc_ipc_clkroot_flexio2 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_flexio2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_flexio2_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_flexio2_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_flexio2_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_flexio2_SHIFT (15U)
/*! sel_ipc_ipc_clkroot_flexio2 - clock gating override select of ipc_ipc_clkroot_flexio2 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_flexio2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_flexio2_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_flexio2_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_gpt2_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_gpt2_SHIFT (16U)
/*! ipc_ipc_clkroot_gpt2 - clock gating override enable of ipc_ipc_clkroot_gpt2 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_gpt2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_gpt2_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_gpt2_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_gpt2_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_gpt2_SHIFT (17U)
/*! sel_ipc_ipc_clkroot_gpt2 - clock gating override select of ipc_ipc_clkroot_gpt2 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_gpt2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_gpt2_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_gpt2_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_gpt3_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_gpt3_SHIFT (18U)
/*! ipc_ipc_clkroot_gpt3 - clock gating override enable of ipc_ipc_clkroot_gpt3 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_gpt3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_gpt3_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_gpt3_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_gpt3_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_gpt3_SHIFT (19U)
/*! sel_ipc_ipc_clkroot_gpt3 - clock gating override select of ipc_ipc_clkroot_gpt3 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_gpt3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_gpt3_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_gpt3_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_gpt4_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_gpt4_SHIFT (20U)
/*! ipc_ipc_clkroot_gpt4 - clock gating override enable of ipc_ipc_clkroot_gpt4 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_gpt4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_gpt4_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_gpt4_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_gpt4_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_gpt4_SHIFT (21U)
/*! sel_ipc_ipc_clkroot_gpt4 - clock gating override select of ipc_ipc_clkroot_gpt4 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_gpt4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_gpt4_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_gpt4_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_hiperface1_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_hiperface1_SHIFT (22U)
/*! ipc_ipc_clkroot_hiperface1 - clock gating override enable of ipc_ipc_clkroot_hiperface1 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_hiperface1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_hiperface1_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_hiperface1_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_hiperface1_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_hiperface1_SHIFT (23U)
/*! sel_ipc_ipc_clkroot_hiperface1 - clock gating override select of ipc_ipc_clkroot_hiperface1 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_hiperface1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_hiperface1_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_hiperface1_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_hiperface1_sync_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_hiperface1_sync_SHIFT (24U)
/*! ipc_ipc_clkroot_hiperface1_sync - clock gating override enable of ipc_ipc_clkroot_hiperface1_sync */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_hiperface1_sync(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_hiperface1_sync_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_hiperface1_sync_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_hiperface1_sync_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_hiperface1_sync_SHIFT (25U)
/*! sel_ipc_ipc_clkroot_hiperface1_sync - clock gating override select of ipc_ipc_clkroot_hiperface1_sync */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_hiperface1_sync(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_hiperface1_sync_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_hiperface1_sync_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_hiperface2_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_hiperface2_SHIFT (26U)
/*! ipc_ipc_clkroot_hiperface2 - clock gating override enable of ipc_ipc_clkroot_hiperface2 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_hiperface2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_hiperface2_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_hiperface2_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_hiperface2_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_hiperface2_SHIFT (27U)
/*! sel_ipc_ipc_clkroot_hiperface2 - clock gating override select of ipc_ipc_clkroot_hiperface2 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_hiperface2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_hiperface2_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_hiperface2_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_hiperface2_sync_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_hiperface2_sync_SHIFT (28U)
/*! ipc_ipc_clkroot_hiperface2_sync - clock gating override enable of ipc_ipc_clkroot_hiperface2_sync */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_hiperface2_sync(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_hiperface2_sync_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_ipc_ipc_clkroot_hiperface2_sync_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_hiperface2_sync_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_hiperface2_sync_SHIFT (29U)
/*! sel_ipc_ipc_clkroot_hiperface2_sync - clock gating override select of ipc_ipc_clkroot_hiperface2_sync */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_hiperface2_sync(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_hiperface2_sync_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_8_sel_ipc_ipc_clkroot_hiperface2_sync_MASK)
/*! @} */

/*! @name FORCE_ON_OFF_9 - ipc_clk clock gating override controls force_on_off + force_on_off_sel */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_i3c2_slow_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_i3c2_slow_SHIFT (0U)
/*! ipc_ipc_clkroot_i3c2_slow - clock gating override enable of ipc_ipc_clkroot_i3c2_slow */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_i3c2_slow(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_i3c2_slow_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_i3c2_slow_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_i3c2_slow_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_i3c2_slow_SHIFT (1U)
/*! sel_ipc_ipc_clkroot_i3c2_slow - clock gating override select of ipc_ipc_clkroot_i3c2_slow */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_i3c2_slow(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_i3c2_slow_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_i3c2_slow_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpi2c3_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpi2c3_SHIFT (2U)
/*! ipc_ipc_clkroot_lpi2c3 - clock gating override enable of ipc_ipc_clkroot_lpi2c3 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpi2c3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpi2c3_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpi2c3_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpi2c3_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpi2c3_SHIFT (3U)
/*! sel_ipc_ipc_clkroot_lpi2c3 - clock gating override select of ipc_ipc_clkroot_lpi2c3 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpi2c3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpi2c3_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpi2c3_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpi2c4_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpi2c4_SHIFT (4U)
/*! ipc_ipc_clkroot_lpi2c4 - clock gating override enable of ipc_ipc_clkroot_lpi2c4 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpi2c4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpi2c4_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpi2c4_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpi2c4_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpi2c4_SHIFT (5U)
/*! sel_ipc_ipc_clkroot_lpi2c4 - clock gating override select of ipc_ipc_clkroot_lpi2c4 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpi2c4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpi2c4_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpi2c4_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpi2c5_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpi2c5_SHIFT (6U)
/*! ipc_ipc_clkroot_lpi2c5 - clock gating override enable of ipc_ipc_clkroot_lpi2c5 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpi2c5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpi2c5_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpi2c5_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpi2c5_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpi2c5_SHIFT (7U)
/*! sel_ipc_ipc_clkroot_lpi2c5 - clock gating override select of ipc_ipc_clkroot_lpi2c5 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpi2c5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpi2c5_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpi2c5_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpi2c6_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpi2c6_SHIFT (8U)
/*! ipc_ipc_clkroot_lpi2c6 - clock gating override enable of ipc_ipc_clkroot_lpi2c6 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpi2c6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpi2c6_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpi2c6_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpi2c6_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpi2c6_SHIFT (9U)
/*! sel_ipc_ipc_clkroot_lpi2c6 - clock gating override select of ipc_ipc_clkroot_lpi2c6 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpi2c6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpi2c6_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpi2c6_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpi2c7_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpi2c7_SHIFT (10U)
/*! ipc_ipc_clkroot_lpi2c7 - clock gating override enable of ipc_ipc_clkroot_lpi2c7 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpi2c7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpi2c7_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpi2c7_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpi2c7_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpi2c7_SHIFT (11U)
/*! sel_ipc_ipc_clkroot_lpi2c7 - clock gating override select of ipc_ipc_clkroot_lpi2c7 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpi2c7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpi2c7_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpi2c7_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpi2c8_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpi2c8_SHIFT (12U)
/*! ipc_ipc_clkroot_lpi2c8 - clock gating override enable of ipc_ipc_clkroot_lpi2c8 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpi2c8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpi2c8_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpi2c8_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpi2c8_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpi2c8_SHIFT (13U)
/*! sel_ipc_ipc_clkroot_lpi2c8 - clock gating override select of ipc_ipc_clkroot_lpi2c8 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpi2c8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpi2c8_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpi2c8_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpspi3_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpspi3_SHIFT (14U)
/*! ipc_ipc_clkroot_lpspi3 - clock gating override enable of ipc_ipc_clkroot_lpspi3 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpspi3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpspi3_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpspi3_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpspi3_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpspi3_SHIFT (15U)
/*! sel_ipc_ipc_clkroot_lpspi3 - clock gating override select of ipc_ipc_clkroot_lpspi3 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpspi3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpspi3_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpspi3_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpspi4_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpspi4_SHIFT (16U)
/*! ipc_ipc_clkroot_lpspi4 - clock gating override enable of ipc_ipc_clkroot_lpspi4 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpspi4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpspi4_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpspi4_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpspi4_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpspi4_SHIFT (17U)
/*! sel_ipc_ipc_clkroot_lpspi4 - clock gating override select of ipc_ipc_clkroot_lpspi4 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpspi4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpspi4_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpspi4_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpspi5_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpspi5_SHIFT (18U)
/*! ipc_ipc_clkroot_lpspi5 - clock gating override enable of ipc_ipc_clkroot_lpspi5 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpspi5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpspi5_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpspi5_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpspi5_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpspi5_SHIFT (19U)
/*! sel_ipc_ipc_clkroot_lpspi5 - clock gating override select of ipc_ipc_clkroot_lpspi5 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpspi5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpspi5_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpspi5_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpspi6_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpspi6_SHIFT (20U)
/*! ipc_ipc_clkroot_lpspi6 - clock gating override enable of ipc_ipc_clkroot_lpspi6 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpspi6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpspi6_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpspi6_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpspi6_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpspi6_SHIFT (21U)
/*! sel_ipc_ipc_clkroot_lpspi6 - clock gating override select of ipc_ipc_clkroot_lpspi6 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpspi6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpspi6_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpspi6_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpspi7_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpspi7_SHIFT (22U)
/*! ipc_ipc_clkroot_lpspi7 - clock gating override enable of ipc_ipc_clkroot_lpspi7 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpspi7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpspi7_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpspi7_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpspi7_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpspi7_SHIFT (23U)
/*! sel_ipc_ipc_clkroot_lpspi7 - clock gating override select of ipc_ipc_clkroot_lpspi7 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpspi7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpspi7_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpspi7_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpspi8_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpspi8_SHIFT (24U)
/*! ipc_ipc_clkroot_lpspi8 - clock gating override enable of ipc_ipc_clkroot_lpspi8 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpspi8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpspi8_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpspi8_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpspi8_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpspi8_SHIFT (25U)
/*! sel_ipc_ipc_clkroot_lpspi8 - clock gating override select of ipc_ipc_clkroot_lpspi8 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpspi8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpspi8_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpspi8_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lptmr2_n104_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lptmr2_n104_SHIFT (26U)
/*! ipc_ipc_clkroot_lptmr2_n104 - clock gating override enable of ipc_ipc_clkroot_lptmr2_n104 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lptmr2_n104(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lptmr2_n104_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lptmr2_n104_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lptmr2_n104_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lptmr2_n104_SHIFT (27U)
/*! sel_ipc_ipc_clkroot_lptmr2_n104 - clock gating override select of ipc_ipc_clkroot_lptmr2_n104 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lptmr2_n104(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lptmr2_n104_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lptmr2_n104_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpuart10_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpuart10_SHIFT (28U)
/*! ipc_ipc_clkroot_lpuart10 - clock gating override enable of ipc_ipc_clkroot_lpuart10 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpuart10(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpuart10_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpuart10_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpuart10_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpuart10_SHIFT (29U)
/*! sel_ipc_ipc_clkroot_lpuart10 - clock gating override select of ipc_ipc_clkroot_lpuart10 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpuart10(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpuart10_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpuart10_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpuart11_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpuart11_SHIFT (30U)
/*! ipc_ipc_clkroot_lpuart11 - clock gating override enable of ipc_ipc_clkroot_lpuart11 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpuart11(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpuart11_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_ipc_ipc_clkroot_lpuart11_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpuart11_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpuart11_SHIFT (31U)
/*! sel_ipc_ipc_clkroot_lpuart11 - clock gating override select of ipc_ipc_clkroot_lpuart11 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpuart11(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpuart11_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_9_sel_ipc_ipc_clkroot_lpuart11_MASK)
/*! @} */

/*! @name FORCE_ON_OFF_10 - ipc_clk clock gating override controls force_on_off + force_on_off_sel */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_lpuart12_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_lpuart12_SHIFT (0U)
/*! ipc_ipc_clkroot_lpuart12 - clock gating override enable of ipc_ipc_clkroot_lpuart12 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_lpuart12(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_lpuart12_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_lpuart12_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_lpuart12_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_lpuart12_SHIFT (1U)
/*! sel_ipc_ipc_clkroot_lpuart12 - clock gating override select of ipc_ipc_clkroot_lpuart12 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_lpuart12(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_lpuart12_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_lpuart12_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_lpuart3_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_lpuart3_SHIFT (2U)
/*! ipc_ipc_clkroot_lpuart3 - clock gating override enable of ipc_ipc_clkroot_lpuart3 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_lpuart3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_lpuart3_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_lpuart3_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_lpuart3_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_lpuart3_SHIFT (3U)
/*! sel_ipc_ipc_clkroot_lpuart3 - clock gating override select of ipc_ipc_clkroot_lpuart3 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_lpuart3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_lpuart3_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_lpuart3_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_lpuart4_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_lpuart4_SHIFT (4U)
/*! ipc_ipc_clkroot_lpuart4 - clock gating override enable of ipc_ipc_clkroot_lpuart4 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_lpuart4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_lpuart4_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_lpuart4_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_lpuart4_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_lpuart4_SHIFT (5U)
/*! sel_ipc_ipc_clkroot_lpuart4 - clock gating override select of ipc_ipc_clkroot_lpuart4 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_lpuart4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_lpuart4_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_lpuart4_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_lpuart5_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_lpuart5_SHIFT (6U)
/*! ipc_ipc_clkroot_lpuart5 - clock gating override enable of ipc_ipc_clkroot_lpuart5 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_lpuart5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_lpuart5_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_lpuart5_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_lpuart5_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_lpuart5_SHIFT (7U)
/*! sel_ipc_ipc_clkroot_lpuart5 - clock gating override select of ipc_ipc_clkroot_lpuart5 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_lpuart5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_lpuart5_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_lpuart5_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_lpuart6_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_lpuart6_SHIFT (8U)
/*! ipc_ipc_clkroot_lpuart6 - clock gating override enable of ipc_ipc_clkroot_lpuart6 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_lpuart6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_lpuart6_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_lpuart6_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_lpuart6_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_lpuart6_SHIFT (9U)
/*! sel_ipc_ipc_clkroot_lpuart6 - clock gating override select of ipc_ipc_clkroot_lpuart6 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_lpuart6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_lpuart6_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_lpuart6_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_lpuart7_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_lpuart7_SHIFT (10U)
/*! ipc_ipc_clkroot_lpuart7 - clock gating override enable of ipc_ipc_clkroot_lpuart7 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_lpuart7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_lpuart7_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_lpuart7_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_lpuart7_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_lpuart7_SHIFT (11U)
/*! sel_ipc_ipc_clkroot_lpuart7 - clock gating override select of ipc_ipc_clkroot_lpuart7 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_lpuart7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_lpuart7_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_lpuart7_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_lpuart8_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_lpuart8_SHIFT (12U)
/*! ipc_ipc_clkroot_lpuart8 - clock gating override enable of ipc_ipc_clkroot_lpuart8 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_lpuart8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_lpuart8_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_lpuart8_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_lpuart8_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_lpuart8_SHIFT (13U)
/*! sel_ipc_ipc_clkroot_lpuart8 - clock gating override select of ipc_ipc_clkroot_lpuart8 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_lpuart8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_lpuart8_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_lpuart8_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_lpuart9_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_lpuart9_SHIFT (14U)
/*! ipc_ipc_clkroot_lpuart9 - clock gating override enable of ipc_ipc_clkroot_lpuart9 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_lpuart9(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_lpuart9_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_lpuart9_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_lpuart9_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_lpuart9_SHIFT (15U)
/*! sel_ipc_ipc_clkroot_lpuart9 - clock gating override select of ipc_ipc_clkroot_lpuart9 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_lpuart9(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_lpuart9_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_lpuart9_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_mipi_test_byte_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_mipi_test_byte_SHIFT (16U)
/*! ipc_ipc_clkroot_mipi_test_byte - clock gating override enable of ipc_ipc_clkroot_mipi_test_byte */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_mipi_test_byte(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_mipi_test_byte_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_mipi_test_byte_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_mipi_test_byte_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_mipi_test_byte_SHIFT (17U)
/*! sel_ipc_ipc_clkroot_mipi_test_byte - clock gating override select of ipc_ipc_clkroot_mipi_test_byte */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_mipi_test_byte(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_mipi_test_byte_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_mipi_test_byte_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_swo_trace_n21_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_swo_trace_n21_SHIFT (18U)
/*! ipc_ipc_clkroot_swo_trace_n21 - clock gating override enable of ipc_ipc_clkroot_swo_trace_n21 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_swo_trace_n21(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_swo_trace_n21_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_swo_trace_n21_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_swo_trace_n21_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_swo_trace_n21_SHIFT (19U)
/*! sel_ipc_ipc_clkroot_swo_trace_n21 - clock gating override select of ipc_ipc_clkroot_swo_trace_n21 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_swo_trace_n21(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_swo_trace_n21_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_swo_trace_n21_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_tpm4_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_tpm4_SHIFT (20U)
/*! ipc_ipc_clkroot_tpm4 - clock gating override enable of ipc_ipc_clkroot_tpm4 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_tpm4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_tpm4_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_tpm4_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_tpm4_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_tpm4_SHIFT (21U)
/*! sel_ipc_ipc_clkroot_tpm4 - clock gating override select of ipc_ipc_clkroot_tpm4 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_tpm4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_tpm4_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_tpm4_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_tpm5_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_tpm5_SHIFT (22U)
/*! ipc_ipc_clkroot_tpm5 - clock gating override enable of ipc_ipc_clkroot_tpm5 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_tpm5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_tpm5_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_tpm5_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_tpm5_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_tpm5_SHIFT (23U)
/*! sel_ipc_ipc_clkroot_tpm5 - clock gating override select of ipc_ipc_clkroot_tpm5 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_tpm5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_tpm5_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_tpm5_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_tpm6_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_tpm6_SHIFT (24U)
/*! ipc_ipc_clkroot_tpm6 - clock gating override enable of ipc_ipc_clkroot_tpm6 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_tpm6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_tpm6_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_tpm6_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_tpm6_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_tpm6_SHIFT (25U)
/*! sel_ipc_ipc_clkroot_tpm6 - clock gating override select of ipc_ipc_clkroot_tpm6 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_tpm6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_tpm6_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_tpm6_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_usdhc1_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_usdhc1_SHIFT (26U)
/*! ipc_ipc_clkroot_usdhc1 - clock gating override enable of ipc_ipc_clkroot_usdhc1 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_usdhc1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_usdhc1_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_usdhc1_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_usdhc1_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_usdhc1_SHIFT (27U)
/*! sel_ipc_ipc_clkroot_usdhc1 - clock gating override select of ipc_ipc_clkroot_usdhc1 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_usdhc1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_usdhc1_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_usdhc1_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_usdhc2_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_usdhc2_SHIFT (28U)
/*! ipc_ipc_clkroot_usdhc2 - clock gating override enable of ipc_ipc_clkroot_usdhc2 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_usdhc2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_usdhc2_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_usdhc2_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_usdhc2_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_usdhc2_SHIFT (29U)
/*! sel_ipc_ipc_clkroot_usdhc2 - clock gating override select of ipc_ipc_clkroot_usdhc2 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_usdhc2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_usdhc2_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_usdhc2_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_usdhc3_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_usdhc3_SHIFT (30U)
/*! ipc_ipc_clkroot_usdhc3 - clock gating override enable of ipc_ipc_clkroot_usdhc3 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_usdhc3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_usdhc3_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_ipc_ipc_clkroot_usdhc3_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_usdhc3_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_usdhc3_SHIFT (31U)
/*! sel_ipc_ipc_clkroot_usdhc3 - clock gating override select of ipc_ipc_clkroot_usdhc3 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_usdhc3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_usdhc3_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_10_sel_ipc_ipc_clkroot_usdhc3_MASK)
/*! @} */

/*! @name FORCE_ON_OFF_11 - ipc_clk clock gating override controls force_on_off + force_on_off_sel */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_ipc_clkroot_v2x_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_ipc_clkroot_v2x_SHIFT (0U)
/*! ipc_ipc_clkroot_v2x - clock gating override enable of ipc_ipc_clkroot_v2x */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_ipc_clkroot_v2x(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_ipc_clkroot_v2x_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_ipc_clkroot_v2x_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_ipc_clkroot_v2x_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_ipc_clkroot_v2x_SHIFT (1U)
/*! sel_ipc_ipc_clkroot_v2x - clock gating override select of ipc_ipc_clkroot_v2x */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_ipc_clkroot_v2x(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_ipc_clkroot_v2x_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_ipc_clkroot_v2x_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_ipc_clkroot_v2x_n73_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_ipc_clkroot_v2x_n73_SHIFT (2U)
/*! ipc_ipc_clkroot_v2x_n73 - clock gating override enable of ipc_ipc_clkroot_v2x_n73 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_ipc_clkroot_v2x_n73(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_ipc_clkroot_v2x_n73_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_ipc_clkroot_v2x_n73_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_ipc_clkroot_v2x_n73_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_ipc_clkroot_v2x_n73_SHIFT (3U)
/*! sel_ipc_ipc_clkroot_v2x_n73 - clock gating override select of ipc_ipc_clkroot_v2x_n73 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_ipc_clkroot_v2x_n73(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_ipc_clkroot_v2x_n73_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_ipc_clkroot_v2x_n73_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_ipc_clkroot_v2x_n109_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_ipc_clkroot_v2x_n109_SHIFT (4U)
/*! ipc_ipc_clkroot_v2x_n109 - clock gating override enable of ipc_ipc_clkroot_v2x_n109 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_ipc_clkroot_v2x_n109(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_ipc_clkroot_v2x_n109_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_ipc_clkroot_v2x_n109_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_ipc_clkroot_v2x_n109_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_ipc_clkroot_v2x_n109_SHIFT (5U)
/*! sel_ipc_ipc_clkroot_v2x_n109 - clock gating override select of ipc_ipc_clkroot_v2x_n109 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_ipc_clkroot_v2x_n109(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_ipc_clkroot_v2x_n109_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_ipc_clkroot_v2x_n109_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_ipc_clkroot_xspi_slv_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_ipc_clkroot_xspi_slv_SHIFT (6U)
/*! ipc_ipc_clkroot_xspi_slv - clock gating override enable of ipc_ipc_clkroot_xspi_slv */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_ipc_clkroot_xspi_slv(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_ipc_clkroot_xspi_slv_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_ipc_clkroot_xspi_slv_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_ipc_clkroot_xspi_slv_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_ipc_clkroot_xspi_slv_SHIFT (7U)
/*! sel_ipc_ipc_clkroot_xspi_slv - clock gating override select of ipc_ipc_clkroot_xspi_slv */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_ipc_clkroot_xspi_slv(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_ipc_clkroot_xspi_slv_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_ipc_clkroot_xspi_slv_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_ipc_clkroot_xspi1_n70_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_ipc_clkroot_xspi1_n70_SHIFT (8U)
/*! ipc_ipc_clkroot_xspi1_n70 - clock gating override enable of ipc_ipc_clkroot_xspi1_n70 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_ipc_clkroot_xspi1_n70(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_ipc_clkroot_xspi1_n70_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_ipc_clkroot_xspi1_n70_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_ipc_clkroot_xspi1_n70_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_ipc_clkroot_xspi1_n70_SHIFT (9U)
/*! sel_ipc_ipc_clkroot_xspi1_n70 - clock gating override select of ipc_ipc_clkroot_xspi1_n70 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_ipc_clkroot_xspi1_n70(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_ipc_clkroot_xspi1_n70_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_ipc_clkroot_xspi1_n70_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_ipc_clkroot_xspi1_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_ipc_clkroot_xspi1_SHIFT (10U)
/*! ipc_ipc_clkroot_xspi1 - clock gating override enable of ipc_ipc_clkroot_xspi1 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_ipc_clkroot_xspi1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_ipc_clkroot_xspi1_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_ipc_clkroot_xspi1_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_ipc_clkroot_xspi1_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_ipc_clkroot_xspi1_SHIFT (11U)
/*! sel_ipc_ipc_clkroot_xspi1 - clock gating override select of ipc_ipc_clkroot_xspi1 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_ipc_clkroot_xspi1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_ipc_clkroot_xspi1_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_ipc_clkroot_xspi1_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_ipc_clkroot_xspi2_n71_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_ipc_clkroot_xspi2_n71_SHIFT (12U)
/*! ipc_ipc_clkroot_xspi2_n71 - clock gating override enable of ipc_ipc_clkroot_xspi2_n71 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_ipc_clkroot_xspi2_n71(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_ipc_clkroot_xspi2_n71_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_ipc_clkroot_xspi2_n71_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_ipc_clkroot_xspi2_n71_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_ipc_clkroot_xspi2_n71_SHIFT (13U)
/*! sel_ipc_ipc_clkroot_xspi2_n71 - clock gating override select of ipc_ipc_clkroot_xspi2_n71 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_ipc_clkroot_xspi2_n71(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_ipc_clkroot_xspi2_n71_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_ipc_clkroot_xspi2_n71_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_ipc_clkroot_xspi2_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_ipc_clkroot_xspi2_SHIFT (14U)
/*! ipc_ipc_clkroot_xspi2 - clock gating override enable of ipc_ipc_clkroot_xspi2 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_ipc_clkroot_xspi2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_ipc_clkroot_xspi2_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_ipc_clkroot_xspi2_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_ipc_clkroot_xspi2_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_ipc_clkroot_xspi2_SHIFT (15U)
/*! sel_ipc_ipc_clkroot_xspi2 - clock gating override select of ipc_ipc_clkroot_xspi2 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_ipc_clkroot_xspi2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_ipc_clkroot_xspi2_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_ipc_clkroot_xspi2_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_ipt_dft_tp_clk_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_ipt_dft_tp_clk_SHIFT (16U)
/*! ipc_ipt_dft_tp_clk - clock gating override enable of ipc_ipt_dft_tp_clk. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_ipt_dft_tp_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_ipt_dft_tp_clk_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_ipt_dft_tp_clk_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_ipt_dft_tp_clk_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_ipt_dft_tp_clk_SHIFT (17U)
/*! sel_ipc_ipt_dft_tp_clk - clock gating override select of ipc_ipt_dft_tp_clk. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_ipt_dft_tp_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_ipt_dft_tp_clk_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_ipt_dft_tp_clk_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_sai2_mclk_1_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_sai2_mclk_1_SHIFT (18U)
/*! ipc_sai2_mclk_1 - clock gating override enable of ipc_sai2_mclk_1 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_sai2_mclk_1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_sai2_mclk_1_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_sai2_mclk_1_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_sai2_mclk_1_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_sai2_mclk_1_SHIFT (19U)
/*! sel_ipc_sai2_mclk_1 - clock gating override select of ipc_sai2_mclk_1 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_sai2_mclk_1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_sai2_mclk_1_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_sai2_mclk_1_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_sai2_mclk_2_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_sai2_mclk_2_SHIFT (20U)
/*! ipc_sai2_mclk_2 - clock gating override enable of ipc_sai2_mclk_2 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_sai2_mclk_2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_sai2_mclk_2_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_sai2_mclk_2_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_sai2_mclk_2_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_sai2_mclk_2_SHIFT (21U)
/*! sel_ipc_sai2_mclk_2 - clock gating override select of ipc_sai2_mclk_2 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_sai2_mclk_2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_sai2_mclk_2_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_sai2_mclk_2_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_sai2_mclk_3_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_sai2_mclk_3_SHIFT (22U)
/*! ipc_sai2_mclk_3 - clock gating override enable of ipc_sai2_mclk_3 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_sai2_mclk_3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_sai2_mclk_3_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_sai2_mclk_3_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_sai2_mclk_3_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_sai2_mclk_3_SHIFT (23U)
/*! sel_ipc_sai2_mclk_3 - clock gating override select of ipc_sai2_mclk_3 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_sai2_mclk_3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_sai2_mclk_3_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_sai2_mclk_3_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_sai3_mclk_1_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_sai3_mclk_1_SHIFT (24U)
/*! ipc_sai3_mclk_1 - clock gating override enable of ipc_sai3_mclk_1 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_sai3_mclk_1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_sai3_mclk_1_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_sai3_mclk_1_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_sai3_mclk_1_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_sai3_mclk_1_SHIFT (25U)
/*! sel_ipc_sai3_mclk_1 - clock gating override select of ipc_sai3_mclk_1 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_sai3_mclk_1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_sai3_mclk_1_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_sai3_mclk_1_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_sai3_mclk_2_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_sai3_mclk_2_SHIFT (26U)
/*! ipc_sai3_mclk_2 - clock gating override enable of ipc_sai3_mclk_2 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_sai3_mclk_2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_sai3_mclk_2_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_sai3_mclk_2_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_sai3_mclk_2_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_sai3_mclk_2_SHIFT (27U)
/*! sel_ipc_sai3_mclk_2 - clock gating override select of ipc_sai3_mclk_2 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_sai3_mclk_2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_sai3_mclk_2_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_sai3_mclk_2_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_sai3_mclk_3_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_sai3_mclk_3_SHIFT (28U)
/*! ipc_sai3_mclk_3 - clock gating override enable of ipc_sai3_mclk_3 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_sai3_mclk_3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_sai3_mclk_3_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_sai3_mclk_3_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_sai3_mclk_3_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_sai3_mclk_3_SHIFT (29U)
/*! sel_ipc_sai3_mclk_3 - clock gating override select of ipc_sai3_mclk_3 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_sai3_mclk_3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_sai3_mclk_3_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_sai3_mclk_3_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_sai4_mclk_1_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_sai4_mclk_1_SHIFT (30U)
/*! ipc_sai4_mclk_1 - clock gating override enable of ipc_sai4_mclk_1 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_sai4_mclk_1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_sai4_mclk_1_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_ipc_sai4_mclk_1_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_sai4_mclk_1_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_sai4_mclk_1_SHIFT (31U)
/*! sel_ipc_sai4_mclk_1 - clock gating override select of ipc_sai4_mclk_1 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_sai4_mclk_1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_sai4_mclk_1_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_11_sel_ipc_sai4_mclk_1_MASK)
/*! @} */

/*! @name FORCE_ON_OFF_12 - ipc_clk clock gating override controls force_on_off + force_on_off_sel */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_sai4_mclk_2_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_sai4_mclk_2_SHIFT (0U)
/*! ipc_sai4_mclk_2 - clock gating override enable of ipc_sai4_mclk_2 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_sai4_mclk_2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_sai4_mclk_2_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_sai4_mclk_2_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_sai4_mclk_2_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_sai4_mclk_2_SHIFT (1U)
/*! sel_ipc_sai4_mclk_2 - clock gating override select of ipc_sai4_mclk_2 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_sai4_mclk_2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_sai4_mclk_2_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_sai4_mclk_2_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_sai4_mclk_3_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_sai4_mclk_3_SHIFT (2U)
/*! ipc_sai4_mclk_3 - clock gating override enable of ipc_sai4_mclk_3 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_sai4_mclk_3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_sai4_mclk_3_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_sai4_mclk_3_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_sai4_mclk_3_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_sai4_mclk_3_SHIFT (3U)
/*! sel_ipc_sai4_mclk_3 - clock gating override select of ipc_sai4_mclk_3 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_sai4_mclk_3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_sai4_mclk_3_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_sai4_mclk_3_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_ssi_mst_wkup2aon_clk_n112_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_ssi_mst_wkup2aon_clk_n112_SHIFT (4U)
/*! ipc_ssi_mst_wkup2aon_clk_n112 - clock gating override enable of ipc_ssi_mst_wkup2aon_clk_n112 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_ssi_mst_wkup2aon_clk_n112(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_ssi_mst_wkup2aon_clk_n112_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_ssi_mst_wkup2aon_clk_n112_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_ssi_mst_wkup2aon_clk_n112_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_ssi_mst_wkup2aon_clk_n112_SHIFT (5U)
/*! sel_ipc_ssi_mst_wkup2aon_clk_n112 - clock gating override select of ipc_ssi_mst_wkup2aon_clk_n112 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_ssi_mst_wkup2aon_clk_n112(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_ssi_mst_wkup2aon_clk_n112_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_ssi_mst_wkup2aon_clk_n112_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_ssi_mst_wkup2aon_clk_n15_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_ssi_mst_wkup2aon_clk_n15_SHIFT (6U)
/*! ipc_ssi_mst_wkup2aon_clk_n15 - clock gating override enable of ipc_ssi_mst_wkup2aon_clk_n15 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_ssi_mst_wkup2aon_clk_n15(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_ssi_mst_wkup2aon_clk_n15_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_ssi_mst_wkup2aon_clk_n15_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_ssi_mst_wkup2aon_clk_n15_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_ssi_mst_wkup2aon_clk_n15_SHIFT (7U)
/*! sel_ipc_ssi_mst_wkup2aon_clk_n15 - clock gating override select of ipc_ssi_mst_wkup2aon_clk_n15 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_ssi_mst_wkup2aon_clk_n15(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_ssi_mst_wkup2aon_clk_n15_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_ssi_mst_wkup2aon_clk_n15_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_ssi_slv_aon2wkup_clk_n113_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_ssi_slv_aon2wkup_clk_n113_SHIFT (8U)
/*! ipc_ssi_slv_aon2wkup_clk_n113 - clock gating override enable of ipc_ssi_slv_aon2wkup_clk_n113 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_ssi_slv_aon2wkup_clk_n113(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_ssi_slv_aon2wkup_clk_n113_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_ssi_slv_aon2wkup_clk_n113_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_ssi_slv_aon2wkup_clk_n113_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_ssi_slv_aon2wkup_clk_n113_SHIFT (9U)
/*! sel_ipc_ssi_slv_aon2wkup_clk_n113 - clock gating override select of ipc_ssi_slv_aon2wkup_clk_n113 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_ssi_slv_aon2wkup_clk_n113(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_ssi_slv_aon2wkup_clk_n113_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_ssi_slv_aon2wkup_clk_n113_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_ssi_slv_aon2wkup_clk_n16_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_ssi_slv_aon2wkup_clk_n16_SHIFT (10U)
/*! ipc_ssi_slv_aon2wkup_clk_n16 - clock gating override enable of ipc_ssi_slv_aon2wkup_clk_n16 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_ssi_slv_aon2wkup_clk_n16(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_ssi_slv_aon2wkup_clk_n16_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_ssi_slv_aon2wkup_clk_n16_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_ssi_slv_aon2wkup_clk_n16_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_ssi_slv_aon2wkup_clk_n16_SHIFT (11U)
/*! sel_ipc_ssi_slv_aon2wkup_clk_n16 - clock gating override select of ipc_ssi_slv_aon2wkup_clk_n16 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_ssi_slv_aon2wkup_clk_n16(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_ssi_slv_aon2wkup_clk_n16_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_ssi_slv_aon2wkup_clk_n16_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_tcu_wakeupmix_ijtag_tck_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_tcu_wakeupmix_ijtag_tck_SHIFT (12U)
/*! ipc_tcu_wakeupmix_ijtag_tck - clock gating override enable of ipc_tcu_wakeupmix_ijtag_tck. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_tcu_wakeupmix_ijtag_tck(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_tcu_wakeupmix_ijtag_tck_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_tcu_wakeupmix_ijtag_tck_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_tcu_wakeupmix_ijtag_tck_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_tcu_wakeupmix_ijtag_tck_SHIFT (13U)
/*! sel_ipc_tcu_wakeupmix_ijtag_tck - clock gating override select of ipc_tcu_wakeupmix_ijtag_tck. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_tcu_wakeupmix_ijtag_tck(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_tcu_wakeupmix_ijtag_tck_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_tcu_wakeupmix_ijtag_tck_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_test_50m_scan_clk_n20_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_test_50m_scan_clk_n20_SHIFT (14U)
/*! ipc_test_50m_scan_clk_n20 - clock gating override enable of ipc_test_50m_scan_clk_n20 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_test_50m_scan_clk_n20(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_test_50m_scan_clk_n20_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_test_50m_scan_clk_n20_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_test_50m_scan_clk_n20_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_test_50m_scan_clk_n20_SHIFT (15U)
/*! sel_ipc_test_50m_scan_clk_n20 - clock gating override select of ipc_test_50m_scan_clk_n20 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_test_50m_scan_clk_n20(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_test_50m_scan_clk_n20_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_test_50m_scan_clk_n20_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_test_ssi_333M_ssi_clk_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_test_ssi_333M_ssi_clk_SHIFT (16U)
/*! ipc_test_ssi_333M_ssi_clk - clock gating override enable of ipc_test_ssi_333M_ssi_clk */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_test_ssi_333M_ssi_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_test_ssi_333M_ssi_clk_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_test_ssi_333M_ssi_clk_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_test_ssi_333M_ssi_clk_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_test_ssi_333M_ssi_clk_SHIFT (17U)
/*! sel_ipc_test_ssi_333M_ssi_clk - clock gating override select of ipc_test_ssi_333M_ssi_clk */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_test_ssi_333M_ssi_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_test_ssi_333M_ssi_clk_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_test_ssi_333M_ssi_clk_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_test_ssi_500M_ssi_clk_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_test_ssi_500M_ssi_clk_SHIFT (18U)
/*! ipc_test_ssi_500M_ssi_clk - clock gating override enable of ipc_test_ssi_500M_ssi_clk */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_test_ssi_500M_ssi_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_test_ssi_500M_ssi_clk_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_test_ssi_500M_ssi_clk_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_test_ssi_500M_ssi_clk_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_test_ssi_500M_ssi_clk_SHIFT (19U)
/*! sel_ipc_test_ssi_500M_ssi_clk - clock gating override select of ipc_test_ssi_500M_ssi_clk */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_test_ssi_500M_ssi_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_test_ssi_500M_ssi_clk_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_test_ssi_500M_ssi_clk_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_test_ssi_axi_ssi_clk_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_test_ssi_axi_ssi_clk_SHIFT (20U)
/*! ipc_test_ssi_axi_ssi_clk - clock gating override enable of ipc_test_ssi_axi_ssi_clk */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_test_ssi_axi_ssi_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_test_ssi_axi_ssi_clk_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_test_ssi_axi_ssi_clk_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_test_ssi_axi_ssi_clk_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_test_ssi_axi_ssi_clk_SHIFT (21U)
/*! sel_ipc_test_ssi_axi_ssi_clk - clock gating override select of ipc_test_ssi_axi_ssi_clk */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_test_ssi_axi_ssi_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_test_ssi_axi_ssi_clk_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_test_ssi_axi_ssi_clk_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_test_ssi_acp_ssi_clk_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_test_ssi_acp_ssi_clk_SHIFT (22U)
/*! ipc_test_ssi_acp_ssi_clk - clock gating override enable of ipc_test_ssi_acp_ssi_clk */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_test_ssi_acp_ssi_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_test_ssi_acp_ssi_clk_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_test_ssi_acp_ssi_clk_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_test_ssi_acp_ssi_clk_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_test_ssi_acp_ssi_clk_SHIFT (23U)
/*! sel_ipc_test_ssi_acp_ssi_clk - clock gating override select of ipc_test_ssi_acp_ssi_clk */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_test_ssi_acp_ssi_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_test_ssi_acp_ssi_clk_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_test_ssi_acp_ssi_clk_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_test_ssi_333M_netc_ssi_clk_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_test_ssi_333M_netc_ssi_clk_SHIFT (24U)
/*! ipc_test_ssi_333M_netc_ssi_clk - clock gating override enable of ipc_test_ssi_333M_netc_ssi_clk */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_test_ssi_333M_netc_ssi_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_test_ssi_333M_netc_ssi_clk_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_ipc_test_ssi_333M_netc_ssi_clk_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_test_ssi_333M_netc_ssi_clk_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_test_ssi_333M_netc_ssi_clk_SHIFT (25U)
/*! sel_ipc_test_ssi_333M_netc_ssi_clk - clock gating override select of ipc_test_ssi_333M_netc_ssi_clk */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_test_ssi_333M_netc_ssi_clk(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_test_ssi_333M_netc_ssi_clk_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_12_sel_ipc_test_ssi_333M_netc_ssi_clk_MASK)
/*! @} */

/*! @name FORCE_ON_OFF_13 - ipc_clk clock gating override controls force_on_off + force_on_off_sel */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_axi_nogate_clk_safety_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_axi_nogate_clk_safety_SHIFT (0U)
/*! ipc_axi_nogate_clk_safety - clock gating override enable of ipc_axi_nogate_clk_safety */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_axi_nogate_clk_safety(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_axi_nogate_clk_safety_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_axi_nogate_clk_safety_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_axi_nogate_clk_safety_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_axi_nogate_clk_safety_SHIFT (1U)
/*! sel_ipc_axi_nogate_clk_safety - clock gating override select of ipc_axi_nogate_clk_safety */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_axi_nogate_clk_safety(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_axi_nogate_clk_safety_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_axi_nogate_clk_safety_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_axi_nogate_clk_xspi_slv_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_axi_nogate_clk_xspi_slv_SHIFT (2U)
/*! ipc_axi_nogate_clk_xspi_slv - clock gating override enable of ipc_axi_nogate_clk_xspi_slv */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_axi_nogate_clk_xspi_slv(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_axi_nogate_clk_xspi_slv_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_axi_nogate_clk_xspi_slv_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_axi_nogate_clk_xspi_slv_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_axi_nogate_clk_xspi_slv_SHIFT (3U)
/*! sel_ipc_axi_nogate_clk_xspi_slv - clock gating override select of ipc_axi_nogate_clk_xspi_slv */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_axi_nogate_clk_xspi_slv(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_axi_nogate_clk_xspi_slv_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_axi_nogate_clk_xspi_slv_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_dbg_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_dbg_SHIFT (4U)
/*! ipc_bus_nogate_clk_dbg - clock gating override enable of ipc_bus_nogate_clk_dbg */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_dbg(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_dbg_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_dbg_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_dbg_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_dbg_SHIFT (5U)
/*! sel_ipc_bus_nogate_clk_dbg - clock gating override select of ipc_bus_nogate_clk_dbg */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_dbg(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_dbg_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_dbg_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_aoi1_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_aoi1_SHIFT (6U)
/*! ipc_bus_nogate_clk_aoi1 - clock gating override enable of ipc_bus_nogate_clk_aoi1 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_aoi1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_aoi1_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_aoi1_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_aoi1_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_aoi1_SHIFT (7U)
/*! sel_ipc_bus_nogate_clk_aoi1 - clock gating override select of ipc_bus_nogate_clk_aoi1 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_aoi1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_aoi1_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_aoi1_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_aoi2_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_aoi2_SHIFT (8U)
/*! ipc_bus_nogate_clk_aoi2 - clock gating override enable of ipc_bus_nogate_clk_aoi2 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_aoi2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_aoi2_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_aoi2_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_aoi2_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_aoi2_SHIFT (9U)
/*! sel_ipc_bus_nogate_clk_aoi2 - clock gating override select of ipc_bus_nogate_clk_aoi2 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_aoi2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_aoi2_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_aoi2_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_aoi3_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_aoi3_SHIFT (10U)
/*! ipc_bus_nogate_clk_aoi3 - clock gating override enable of ipc_bus_nogate_clk_aoi3 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_aoi3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_aoi3_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_aoi3_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_aoi3_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_aoi3_SHIFT (11U)
/*! sel_ipc_bus_nogate_clk_aoi3 - clock gating override select of ipc_bus_nogate_clk_aoi3 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_aoi3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_aoi3_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_aoi3_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_aoi4_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_aoi4_SHIFT (12U)
/*! ipc_bus_nogate_clk_aoi4 - clock gating override enable of ipc_bus_nogate_clk_aoi4 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_aoi4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_aoi4_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_aoi4_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_aoi4_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_aoi4_SHIFT (13U)
/*! sel_ipc_bus_nogate_clk_aoi4 - clock gating override select of ipc_bus_nogate_clk_aoi4 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_aoi4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_aoi4_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_aoi4_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_safety_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_safety_SHIFT (14U)
/*! ipc_bus_nogate_clk_safety - clock gating override enable of ipc_bus_nogate_clk_safety */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_safety(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_safety_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_safety_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_safety_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_safety_SHIFT (15U)
/*! sel_ipc_bus_nogate_clk_safety - clock gating override select of ipc_bus_nogate_clk_safety */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_safety(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_safety_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_safety_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_enc1_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_enc1_SHIFT (16U)
/*! ipc_bus_nogate_clk_enc1 - clock gating override enable of ipc_bus_nogate_clk_enc1 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_enc1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_enc1_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_enc1_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_enc1_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_enc1_SHIFT (17U)
/*! sel_ipc_bus_nogate_clk_enc1 - clock gating override select of ipc_bus_nogate_clk_enc1 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_enc1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_enc1_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_enc1_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_enc2_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_enc2_SHIFT (18U)
/*! ipc_bus_nogate_clk_enc2 - clock gating override enable of ipc_bus_nogate_clk_enc2 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_enc2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_enc2_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_enc2_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_enc2_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_enc2_SHIFT (19U)
/*! sel_ipc_bus_nogate_clk_enc2 - clock gating override select of ipc_bus_nogate_clk_enc2 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_enc2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_enc2_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_enc2_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_enc3_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_enc3_SHIFT (20U)
/*! ipc_bus_nogate_clk_enc3 - clock gating override enable of ipc_bus_nogate_clk_enc3 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_enc3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_enc3_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_enc3_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_enc3_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_enc3_SHIFT (21U)
/*! sel_ipc_bus_nogate_clk_enc3 - clock gating override select of ipc_bus_nogate_clk_enc3 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_enc3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_enc3_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_enc3_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_enc4_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_enc4_SHIFT (22U)
/*! ipc_bus_nogate_clk_enc4 - clock gating override enable of ipc_bus_nogate_clk_enc4 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_enc4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_enc4_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_enc4_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_enc4_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_enc4_SHIFT (23U)
/*! sel_ipc_bus_nogate_clk_enc4 - clock gating override select of ipc_bus_nogate_clk_enc4 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_enc4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_enc4_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_enc4_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_ewm_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_ewm_SHIFT (24U)
/*! ipc_bus_nogate_clk_ewm - clock gating override enable of ipc_bus_nogate_clk_ewm */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_ewm(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_ewm_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_ewm_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_ewm_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_ewm_SHIFT (25U)
/*! sel_ipc_bus_nogate_clk_ewm - clock gating override select of ipc_bus_nogate_clk_ewm */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_ewm(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_ewm_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_ewm_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_n121_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_n121_SHIFT (26U)
/*! ipc_bus_nogate_clk_n121 - clock gating override enable of ipc_bus_nogate_clk_n121 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_n121(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_n121_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_n121_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_n121_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_n121_SHIFT (27U)
/*! sel_ipc_bus_nogate_clk_n121 - clock gating override select of ipc_bus_nogate_clk_n121 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_n121(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_n121_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_n121_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_lpit2_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_lpit2_SHIFT (28U)
/*! ipc_bus_nogate_clk_lpit2 - clock gating override enable of ipc_bus_nogate_clk_lpit2 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_lpit2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_lpit2_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_lpit2_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_lpit2_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_lpit2_SHIFT (29U)
/*! sel_ipc_bus_nogate_clk_lpit2 - clock gating override select of ipc_bus_nogate_clk_lpit2 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_lpit2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_lpit2_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_lpit2_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_lpit3_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_lpit3_SHIFT (30U)
/*! ipc_bus_nogate_clk_lpit3 - clock gating override enable of ipc_bus_nogate_clk_lpit3 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_lpit3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_lpit3_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_ipc_bus_nogate_clk_lpit3_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_lpit3_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_lpit3_SHIFT (31U)
/*! sel_ipc_bus_nogate_clk_lpit3 - clock gating override select of ipc_bus_nogate_clk_lpit3 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_lpit3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_lpit3_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_13_sel_ipc_bus_nogate_clk_lpit3_MASK)
/*! @} */

/*! @name FORCE_ON_OFF_14 - ipc_clk clock gating override controls force_on_off + force_on_off_sel */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_mu_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_mu_SHIFT (0U)
/*! ipc_bus_nogate_clk_mu - clock gating override enable of ipc_bus_nogate_clk_mu */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_mu(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_mu_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_mu_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_mu_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_mu_SHIFT (1U)
/*! sel_ipc_bus_nogate_clk_mu - clock gating override select of ipc_bus_nogate_clk_mu */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_mu(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_mu_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_mu_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_pwm1_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_pwm1_SHIFT (2U)
/*! ipc_bus_nogate_clk_pwm1 - clock gating override enable of ipc_bus_nogate_clk_pwm1 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_pwm1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_pwm1_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_pwm1_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_pwm1_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_pwm1_SHIFT (3U)
/*! sel_ipc_bus_nogate_clk_pwm1 - clock gating override select of ipc_bus_nogate_clk_pwm1 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_pwm1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_pwm1_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_pwm1_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_pwm2_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_pwm2_SHIFT (4U)
/*! ipc_bus_nogate_clk_pwm2 - clock gating override enable of ipc_bus_nogate_clk_pwm2 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_pwm2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_pwm2_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_pwm2_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_pwm2_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_pwm2_SHIFT (5U)
/*! sel_ipc_bus_nogate_clk_pwm2 - clock gating override select of ipc_bus_nogate_clk_pwm2 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_pwm2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_pwm2_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_pwm2_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_pwm3_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_pwm3_SHIFT (6U)
/*! ipc_bus_nogate_clk_pwm3 - clock gating override enable of ipc_bus_nogate_clk_pwm3 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_pwm3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_pwm3_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_pwm3_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_pwm3_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_pwm3_SHIFT (7U)
/*! sel_ipc_bus_nogate_clk_pwm3 - clock gating override select of ipc_bus_nogate_clk_pwm3 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_pwm3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_pwm3_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_pwm3_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_pwm4_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_pwm4_SHIFT (8U)
/*! ipc_bus_nogate_clk_pwm4 - clock gating override enable of ipc_bus_nogate_clk_pwm4 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_pwm4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_pwm4_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_pwm4_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_pwm4_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_pwm4_SHIFT (9U)
/*! sel_ipc_bus_nogate_clk_pwm4 - clock gating override select of ipc_bus_nogate_clk_pwm4 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_pwm4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_pwm4_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_pwm4_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_qtimer1_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_qtimer1_SHIFT (10U)
/*! ipc_bus_nogate_clk_qtimer1 - clock gating override enable of ipc_bus_nogate_clk_qtimer1 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_qtimer1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_qtimer1_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_qtimer1_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_qtimer1_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_qtimer1_SHIFT (11U)
/*! sel_ipc_bus_nogate_clk_qtimer1 - clock gating override select of ipc_bus_nogate_clk_qtimer1 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_qtimer1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_qtimer1_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_qtimer1_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_qtimer2_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_qtimer2_SHIFT (12U)
/*! ipc_bus_nogate_clk_qtimer2 - clock gating override enable of ipc_bus_nogate_clk_qtimer2 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_qtimer2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_qtimer2_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_qtimer2_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_qtimer2_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_qtimer2_SHIFT (13U)
/*! sel_ipc_bus_nogate_clk_qtimer2 - clock gating override select of ipc_bus_nogate_clk_qtimer2 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_qtimer2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_qtimer2_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_qtimer2_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_qtimer3_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_qtimer3_SHIFT (14U)
/*! ipc_bus_nogate_clk_qtimer3 - clock gating override enable of ipc_bus_nogate_clk_qtimer3 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_qtimer3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_qtimer3_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_qtimer3_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_qtimer3_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_qtimer3_SHIFT (15U)
/*! sel_ipc_bus_nogate_clk_qtimer3 - clock gating override select of ipc_bus_nogate_clk_qtimer3 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_qtimer3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_qtimer3_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_qtimer3_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_qtimer4_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_qtimer4_SHIFT (16U)
/*! ipc_bus_nogate_clk_qtimer4 - clock gating override enable of ipc_bus_nogate_clk_qtimer4 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_qtimer4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_qtimer4_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_qtimer4_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_qtimer4_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_qtimer4_SHIFT (17U)
/*! sel_ipc_bus_nogate_clk_qtimer4 - clock gating override select of ipc_bus_nogate_clk_qtimer4 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_qtimer4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_qtimer4_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_qtimer4_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_qtimer5_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_qtimer5_SHIFT (18U)
/*! ipc_bus_nogate_clk_qtimer5 - clock gating override enable of ipc_bus_nogate_clk_qtimer5 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_qtimer5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_qtimer5_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_qtimer5_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_qtimer5_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_qtimer5_SHIFT (19U)
/*! sel_ipc_bus_nogate_clk_qtimer5 - clock gating override select of ipc_bus_nogate_clk_qtimer5 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_qtimer5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_qtimer5_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_qtimer5_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_qtimer6_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_qtimer6_SHIFT (20U)
/*! ipc_bus_nogate_clk_qtimer6 - clock gating override enable of ipc_bus_nogate_clk_qtimer6 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_qtimer6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_qtimer6_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_qtimer6_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_qtimer6_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_qtimer6_SHIFT (21U)
/*! sel_ipc_bus_nogate_clk_qtimer6 - clock gating override select of ipc_bus_nogate_clk_qtimer6 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_qtimer6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_qtimer6_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_qtimer6_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_qtimer7_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_qtimer7_SHIFT (22U)
/*! ipc_bus_nogate_clk_qtimer7 - clock gating override enable of ipc_bus_nogate_clk_qtimer7 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_qtimer7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_qtimer7_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_qtimer7_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_qtimer7_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_qtimer7_SHIFT (23U)
/*! sel_ipc_bus_nogate_clk_qtimer7 - clock gating override select of ipc_bus_nogate_clk_qtimer7 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_qtimer7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_qtimer7_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_qtimer7_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_qtimer8_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_qtimer8_SHIFT (24U)
/*! ipc_bus_nogate_clk_qtimer8 - clock gating override enable of ipc_bus_nogate_clk_qtimer8 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_qtimer8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_qtimer8_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_qtimer8_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_qtimer8_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_qtimer8_SHIFT (25U)
/*! sel_ipc_bus_nogate_clk_qtimer8 - clock gating override select of ipc_bus_nogate_clk_qtimer8 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_qtimer8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_qtimer8_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_qtimer8_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_romcp_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_romcp_SHIFT (26U)
/*! ipc_bus_nogate_clk_romcp - clock gating override enable of ipc_bus_nogate_clk_romcp */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_romcp(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_romcp_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_romcp_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_romcp_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_romcp_SHIFT (27U)
/*! sel_ipc_bus_nogate_clk_romcp - clock gating override select of ipc_bus_nogate_clk_romcp */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_romcp(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_romcp_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_romcp_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_sema2_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_sema2_SHIFT (28U)
/*! ipc_bus_nogate_clk_sema2 - clock gating override enable of ipc_bus_nogate_clk_sema2 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_sema2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_sema2_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_sema2_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_sema2_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_sema2_SHIFT (29U)
/*! sel_ipc_bus_nogate_clk_sema2 - clock gating override select of ipc_bus_nogate_clk_sema2 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_sema2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_sema2_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_sema2_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_n122_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_n122_SHIFT (30U)
/*! ipc_bus_nogate_clk_n122 - clock gating override enable of ipc_bus_nogate_clk_n122 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_n122(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_n122_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_ipc_bus_nogate_clk_n122_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_n122_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_n122_SHIFT (31U)
/*! sel_ipc_bus_nogate_clk_n122 - clock gating override select of ipc_bus_nogate_clk_n122 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_n122(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_n122_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_14_sel_ipc_bus_nogate_clk_n122_MASK)
/*! @} */

/*! @name FORCE_ON_OFF_15 - ipc_clk clock gating override controls force_on_off + force_on_off_sel */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_ipc_bus_nogate_clk_tstmr2_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_ipc_bus_nogate_clk_tstmr2_SHIFT (0U)
/*! ipc_bus_nogate_clk_tstmr2 - clock gating override enable of ipc_bus_nogate_clk_tstmr2 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_ipc_bus_nogate_clk_tstmr2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_ipc_bus_nogate_clk_tstmr2_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_ipc_bus_nogate_clk_tstmr2_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_ipc_bus_nogate_clk_tstmr2_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_ipc_bus_nogate_clk_tstmr2_SHIFT (1U)
/*! sel_ipc_bus_nogate_clk_tstmr2 - clock gating override select of ipc_bus_nogate_clk_tstmr2 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_ipc_bus_nogate_clk_tstmr2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_ipc_bus_nogate_clk_tstmr2_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_ipc_bus_nogate_clk_tstmr2_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_ipc_bus_nogate_clk_xbar1_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_ipc_bus_nogate_clk_xbar1_SHIFT (2U)
/*! ipc_bus_nogate_clk_xbar1 - clock gating override enable of ipc_bus_nogate_clk_xbar1 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_ipc_bus_nogate_clk_xbar1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_ipc_bus_nogate_clk_xbar1_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_ipc_bus_nogate_clk_xbar1_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_ipc_bus_nogate_clk_xbar1_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_ipc_bus_nogate_clk_xbar1_SHIFT (3U)
/*! sel_ipc_bus_nogate_clk_xbar1 - clock gating override select of ipc_bus_nogate_clk_xbar1 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_ipc_bus_nogate_clk_xbar1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_ipc_bus_nogate_clk_xbar1_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_ipc_bus_nogate_clk_xbar1_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_ipc_bus_nogate_clk_xbar2_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_ipc_bus_nogate_clk_xbar2_SHIFT (4U)
/*! ipc_bus_nogate_clk_xbar2 - clock gating override enable of ipc_bus_nogate_clk_xbar2 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_ipc_bus_nogate_clk_xbar2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_ipc_bus_nogate_clk_xbar2_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_ipc_bus_nogate_clk_xbar2_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_ipc_bus_nogate_clk_xbar2_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_ipc_bus_nogate_clk_xbar2_SHIFT (5U)
/*! sel_ipc_bus_nogate_clk_xbar2 - clock gating override select of ipc_bus_nogate_clk_xbar2 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_ipc_bus_nogate_clk_xbar2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_ipc_bus_nogate_clk_xbar2_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_ipc_bus_nogate_clk_xbar2_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_ipc_bus_nogate_clk_xbar3_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_ipc_bus_nogate_clk_xbar3_SHIFT (6U)
/*! ipc_bus_nogate_clk_xbar3 - clock gating override enable of ipc_bus_nogate_clk_xbar3 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_ipc_bus_nogate_clk_xbar3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_ipc_bus_nogate_clk_xbar3_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_ipc_bus_nogate_clk_xbar3_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_ipc_bus_nogate_clk_xbar3_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_ipc_bus_nogate_clk_xbar3_SHIFT (7U)
/*! sel_ipc_bus_nogate_clk_xbar3 - clock gating override select of ipc_bus_nogate_clk_xbar3 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_ipc_bus_nogate_clk_xbar3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_ipc_bus_nogate_clk_xbar3_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_ipc_bus_nogate_clk_xbar3_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_ipc_bus_nogate_clk_xspi_slv_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_ipc_bus_nogate_clk_xspi_slv_SHIFT (8U)
/*! ipc_bus_nogate_clk_xspi_slv - clock gating override enable of ipc_bus_nogate_clk_xspi_slv */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_ipc_bus_nogate_clk_xspi_slv(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_ipc_bus_nogate_clk_xspi_slv_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_ipc_bus_nogate_clk_xspi_slv_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_ipc_bus_nogate_clk_xspi_slv_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_ipc_bus_nogate_clk_xspi_slv_SHIFT (9U)
/*! sel_ipc_bus_nogate_clk_xspi_slv - clock gating override select of ipc_bus_nogate_clk_xspi_slv */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_ipc_bus_nogate_clk_xspi_slv(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_ipc_bus_nogate_clk_xspi_slv_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_ipc_bus_nogate_clk_xspi_slv_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_24m_wakeupmix_safety_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_24m_wakeupmix_safety_SHIFT (10U)
/*! clkroot_24m_wakeupmix_safety - clock gating override enable of ipc_ipc_clkroot_24m_wakeupmix_safety. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_24m_wakeupmix_safety(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_24m_wakeupmix_safety_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_24m_wakeupmix_safety_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_24m_wakeupmix_safety_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_24m_wakeupmix_safety_SHIFT (11U)
/*! sel_clkroot_24m_wakeupmix_safety - clock gating override select of ipc_ipc_clkroot_24m_wakeupmix_safety. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_24m_wakeupmix_safety(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_24m_wakeupmix_safety_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_24m_wakeupmix_safety_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_gpt2_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_gpt2_SHIFT (12U)
/*! clkroot_32k_wakeupmix_gpt2 - clock gating override enable of ipc_ipc_clkroot_32k_wakeupmix_gpt2. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_gpt2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_gpt2_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_gpt2_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_gpt2_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_gpt2_SHIFT (13U)
/*! sel_clkroot_32k_wakeupmix_gpt2 - clock gating override select of ipc_ipc_clkroot_32k_wakeupmix_gpt2. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_gpt2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_gpt2_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_gpt2_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_gpt3_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_gpt3_SHIFT (14U)
/*! clkroot_32k_wakeupmix_gpt3 - clock gating override enable of ipc_ipc_clkroot_32k_wakeupmix_gpt3. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_gpt3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_gpt3_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_gpt3_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_gpt3_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_gpt3_SHIFT (15U)
/*! sel_clkroot_32k_wakeupmix_gpt3 - clock gating override select of ipc_ipc_clkroot_32k_wakeupmix_gpt3. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_gpt3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_gpt3_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_gpt3_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_gpt4_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_gpt4_SHIFT (16U)
/*! clkroot_32k_wakeupmix_gpt4 - clock gating override enable of ipc_ipc_clkroot_32k_wakeupmix_gpt4. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_gpt4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_gpt4_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_gpt4_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_gpt4_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_gpt4_SHIFT (17U)
/*! sel_clkroot_32k_wakeupmix_gpt4 - clock gating override select of ipc_ipc_clkroot_32k_wakeupmix_gpt4. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_gpt4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_gpt4_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_gpt4_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_lptmr2_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_lptmr2_SHIFT (18U)
/*! clkroot_32k_wakeupmix_lptmr2 - clock gating override enable of ipc_ipc_clkroot_32k_wakeupmix_lptmr2. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_lptmr2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_lptmr2_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_lptmr2_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_lptmr2_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_lptmr2_SHIFT (19U)
/*! sel_clkroot_32k_wakeupmix_lptmr2 - clock gating override select of ipc_ipc_clkroot_32k_wakeupmix_lptmr2. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_lptmr2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_lptmr2_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_lptmr2_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_usdhc1_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_usdhc1_SHIFT (20U)
/*! clkroot_32k_wakeupmix_usdhc1 - clock gating override enable of ipc_ipc_clkroot_32k_wakeupmix_usdhc1. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_usdhc1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_usdhc1_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_usdhc1_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_usdhc1_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_usdhc1_SHIFT (21U)
/*! sel_clkroot_32k_wakeupmix_usdhc1 - clock gating override select of ipc_ipc_clkroot_32k_wakeupmix_usdhc1. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_usdhc1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_usdhc1_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_usdhc1_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_usdhc2_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_usdhc2_SHIFT (22U)
/*! clkroot_32k_wakeupmix_usdhc2 - clock gating override enable of ipc_ipc_clkroot_32k_wakeupmix_usdhc2. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_usdhc2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_usdhc2_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_usdhc2_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_usdhc2_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_usdhc2_SHIFT (23U)
/*! sel_clkroot_32k_wakeupmix_usdhc2 - clock gating override select of ipc_ipc_clkroot_32k_wakeupmix_usdhc2. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_usdhc2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_usdhc2_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_usdhc2_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_usdhc3_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_usdhc3_SHIFT (24U)
/*! clkroot_32k_wakeupmix_usdhc3 - clock gating override enable of ipc_ipc_clkroot_32k_wakeupmix_usdhc3. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_usdhc3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_usdhc3_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_usdhc3_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_usdhc3_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_usdhc3_SHIFT (25U)
/*! sel_clkroot_32k_wakeupmix_usdhc3 - clock gating override select of ipc_ipc_clkroot_32k_wakeupmix_usdhc3. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_usdhc3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_usdhc3_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_usdhc3_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_v2x_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_v2x_SHIFT (26U)
/*! clkroot_32k_wakeupmix_v2x - clock gating override enable of ipc_ipc_clkroot_32k_wakeupmix_v2x. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_v2x(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_v2x_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_v2x_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_v2x_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_v2x_SHIFT (27U)
/*! sel_clkroot_32k_wakeupmix_v2x - clock gating override select of ipc_ipc_clkroot_32k_wakeupmix_v2x. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_v2x(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_v2x_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_v2x_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_wdg5_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_wdg5_SHIFT (28U)
/*! clkroot_32k_wakeupmix_wdg5 - clock gating override enable of ipc_ipc_clkroot_32k_wakeupmix_wdg5. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_wdg5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_wdg5_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_wdg5_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_wdg5_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_wdg5_SHIFT (29U)
/*! sel_clkroot_32k_wakeupmix_wdg5 - clock gating override select of ipc_ipc_clkroot_32k_wakeupmix_wdg5. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_wdg5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_wdg5_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_wdg5_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_wdg6_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_wdg6_SHIFT (30U)
/*! clkroot_32k_wakeupmix_wdg6 - clock gating override enable of ipc_ipc_clkroot_32k_wakeupmix_wdg6. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_wdg6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_wdg6_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_clkroot_32k_wakeupmix_wdg6_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_wdg6_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_wdg6_SHIFT (31U)
/*! sel_clkroot_32k_wakeupmix_wdg6 - clock gating override select of ipc_ipc_clkroot_32k_wakeupmix_wdg6. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_wdg6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_wdg6_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_15_sel_clkroot_32k_wakeupmix_wdg6_MASK)
/*! @} */

/*! @name FORCE_ON_OFF_16 - ipc_clk clock gating override controls force_on_off + force_on_off_sel */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_clkroot_24m_wakeupmix_ewm_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_clkroot_24m_wakeupmix_ewm_SHIFT (0U)
/*! clkroot_24m_wakeupmix_ewm - clock gating override enable of ipc_ipc_clkroot_24m_wakeupmix_ewm. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_clkroot_24m_wakeupmix_ewm(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_clkroot_24m_wakeupmix_ewm_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_clkroot_24m_wakeupmix_ewm_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_sel_clkroot_24m_wakeupmix_ewm_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_sel_clkroot_24m_wakeupmix_ewm_SHIFT (1U)
/*! sel_clkroot_24m_wakeupmix_ewm - clock gating override select of ipc_ipc_clkroot_24m_wakeupmix_ewm. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_sel_clkroot_24m_wakeupmix_ewm(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_sel_clkroot_24m_wakeupmix_ewm_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_sel_clkroot_24m_wakeupmix_ewm_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_clkroot_32k_wakeupmix_ewm_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_clkroot_32k_wakeupmix_ewm_SHIFT (2U)
/*! clkroot_32k_wakeupmix_ewm - clock gating override enable of ipc_ipc_clkroot_32k_wakeupmix_ewm. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_clkroot_32k_wakeupmix_ewm(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_clkroot_32k_wakeupmix_ewm_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_clkroot_32k_wakeupmix_ewm_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_sel_clkroot_32k_wakeupmix_ewm_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_sel_clkroot_32k_wakeupmix_ewm_SHIFT (3U)
/*! sel_clkroot_32k_wakeupmix_ewm - clock gating override select of ipc_ipc_clkroot_32k_wakeupmix_ewm. FUNCTION DISABLED */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_sel_clkroot_32k_wakeupmix_ewm(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_sel_clkroot_32k_wakeupmix_ewm_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_sel_clkroot_32k_wakeupmix_ewm_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_ipc_axi_nogate_clk_noc_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_ipc_axi_nogate_clk_noc_SHIFT (4U)
/*! ipc_axi_nogate_clk_noc - clock gating override enable of ipc_axi_nogate_clk_noc */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_ipc_axi_nogate_clk_noc(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_ipc_axi_nogate_clk_noc_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_ipc_axi_nogate_clk_noc_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_sel_ipc_axi_nogate_clk_noc_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_sel_ipc_axi_nogate_clk_noc_SHIFT (5U)
/*! sel_ipc_axi_nogate_clk_noc - clock gating override select of ipc_axi_nogate_clk_noc */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_sel_ipc_axi_nogate_clk_noc(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_sel_ipc_axi_nogate_clk_noc_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_sel_ipc_axi_nogate_clk_noc_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_ipc_bus_nogate_clk_noc_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_ipc_bus_nogate_clk_noc_SHIFT (6U)
/*! ipc_bus_nogate_clk_noc - clock gating override enable of ipc_bus_nogate_clk_noc */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_ipc_bus_nogate_clk_noc(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_ipc_bus_nogate_clk_noc_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_ipc_bus_nogate_clk_noc_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_sel_ipc_bus_nogate_clk_noc_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_sel_ipc_bus_nogate_clk_noc_SHIFT (7U)
/*! sel_ipc_bus_nogate_clk_noc - clock gating override select of ipc_bus_nogate_clk_noc */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_sel_ipc_bus_nogate_clk_noc(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_sel_ipc_bus_nogate_clk_noc_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_sel_ipc_bus_nogate_clk_noc_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_ipc_ipc_clkroot_v2x_noc_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_ipc_ipc_clkroot_v2x_noc_SHIFT (8U)
/*! ipc_ipc_clkroot_v2x_noc - clock gating override enable of ipc_ipc_clkroot_v2x_noc */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_ipc_ipc_clkroot_v2x_noc(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_ipc_ipc_clkroot_v2x_noc_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_ipc_ipc_clkroot_v2x_noc_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_sel_ipc_ipc_clkroot_v2x_noc_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_sel_ipc_ipc_clkroot_v2x_noc_SHIFT (9U)
/*! sel_ipc_ipc_clkroot_v2x_noc - clock gating override select of ipc_ipc_clkroot_v2x_noc */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_sel_ipc_ipc_clkroot_v2x_noc(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_sel_ipc_ipc_clkroot_v2x_noc_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_sel_ipc_ipc_clkroot_v2x_noc_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_ipc_ipp_clk_gpt2_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_ipc_ipp_clk_gpt2_SHIFT (10U)
/*! ipc_ipp_clk_gpt2 - clock gating override enable of ipc_ipp_clk_gpt2 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_ipc_ipp_clk_gpt2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_ipc_ipp_clk_gpt2_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_ipc_ipp_clk_gpt2_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_sel_ipc_ipp_clk_gpt2_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_sel_ipc_ipp_clk_gpt2_SHIFT (11U)
/*! sel_ipc_ipp_clk_gpt2 - clock gating override select of ipc_ipp_clk_gpt2 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_sel_ipc_ipp_clk_gpt2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_sel_ipc_ipp_clk_gpt2_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_sel_ipc_ipp_clk_gpt2_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_ipc_ipp_clk_gpt3_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_ipc_ipp_clk_gpt3_SHIFT (12U)
/*! ipc_ipp_clk_gpt3 - clock gating override enable of ipc_ipp_clk_gpt3 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_ipc_ipp_clk_gpt3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_ipc_ipp_clk_gpt3_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_ipc_ipp_clk_gpt3_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_sel_ipc_ipp_clk_gpt3_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_sel_ipc_ipp_clk_gpt3_SHIFT (13U)
/*! sel_ipc_ipp_clk_gpt3 - clock gating override select of ipc_ipp_clk_gpt3 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_sel_ipc_ipp_clk_gpt3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_sel_ipc_ipp_clk_gpt3_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_sel_ipc_ipp_clk_gpt3_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_ipc_ipp_clk_gpt4_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_ipc_ipp_clk_gpt4_SHIFT (14U)
/*! ipc_ipp_clk_gpt4 - clock gating override enable of ipc_ipp_clk_gpt4 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_ipc_ipp_clk_gpt4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_ipc_ipp_clk_gpt4_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_ipc_ipp_clk_gpt4_MASK)

#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_sel_ipc_ipp_clk_gpt4_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_sel_ipc_ipp_clk_gpt4_SHIFT (15U)
/*! sel_ipc_ipp_clk_gpt4 - clock gating override select of ipc_ipp_clk_gpt4 */
#define BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_sel_ipc_ipp_clk_gpt4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_sel_ipc_ipp_clk_gpt4_SHIFT)) & BLK_CTRL_WAKEUPMIX_FORCE_ON_OFF_16_sel_ipc_ipp_clk_gpt4_MASK)
/*! @} */

/*! @name ENDAT_STRETCHER_CTRL - ENDAT INTERUPT STRETCHER CTRL */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat3p0_hw_strobe_value_MASK (0xFU)
#define BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat3p0_hw_strobe_value_SHIFT (0U)
/*! endat3p0_hw_strobe_value - defines the number of cycle for the trigger signal coming from xbar */
#define BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat3p0_hw_strobe_value(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat3p0_hw_strobe_value_SHIFT)) & BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat3p0_hw_strobe_value_MASK)

#define BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat2p1_nstr_value_MASK (0xF0U)
#define BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat2p1_nstr_value_SHIFT (4U)
/*! endat2p1_nstr_value - defines the number of cycle for the trigger signal coming from xbar */
#define BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat2p1_nstr_value(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat2p1_nstr_value_SHIFT)) & BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat2p1_nstr_value_MASK)

#define BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat2p2_nstr_value_MASK (0xF00U)
#define BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat2p2_nstr_value_SHIFT (8U)
/*! endat2p2_nstr_value - defines the number of cycle for the trigger signal coming from xbar */
#define BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat2p2_nstr_value(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat2p2_nstr_value_SHIFT)) & BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat2p2_nstr_value_MASK)

#define BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat3p0_hw_strobe_ctrl_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat3p0_hw_strobe_ctrl_SHIFT (12U)
/*! endat3p0_hw_strobe_ctrl - enable the counter */
#define BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat3p0_hw_strobe_ctrl(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat3p0_hw_strobe_ctrl_SHIFT)) & BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat3p0_hw_strobe_ctrl_MASK)

#define BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat2p1_nstr_ctrl_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat2p1_nstr_ctrl_SHIFT (13U)
/*! endat2p1_nstr_ctrl - enable the counter */
#define BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat2p1_nstr_ctrl(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat2p1_nstr_ctrl_SHIFT)) & BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat2p1_nstr_ctrl_MASK)

#define BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat2p2_nstr_ctrl_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat2p2_nstr_ctrl_SHIFT (14U)
/*! endat2p2_nstr_ctrl - enable the counter */
#define BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat2p2_nstr_ctrl(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat2p2_nstr_ctrl_SHIFT)) & BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat2p2_nstr_ctrl_MASK)

#define BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat3p0_pol_sel_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat3p0_pol_sel_SHIFT (15U)
/*! endat3p0_pol_sel - defines polarity of the trigger in */
#define BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat3p0_pol_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat3p0_pol_sel_SHIFT)) & BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat3p0_pol_sel_MASK)

#define BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat3p0_async_en_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat3p0_async_en_SHIFT (16U)
/*! endat3p0_async_en - enable the resync layer inside trigger sinc glue */
#define BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat3p0_async_en(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat3p0_async_en_SHIFT)) & BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat3p0_async_en_MASK)

#define BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat2p1_pol_sel_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat2p1_pol_sel_SHIFT (17U)
/*! endat2p1_pol_sel - defines polarity of the trigger in */
#define BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat2p1_pol_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat2p1_pol_sel_SHIFT)) & BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat2p1_pol_sel_MASK)

#define BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat2p1_async_en_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat2p1_async_en_SHIFT (18U)
/*! endat2p1_async_en - enable the resync layer inside trigger sinc glue */
#define BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat2p1_async_en(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat2p1_async_en_SHIFT)) & BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat2p1_async_en_MASK)

#define BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat2p2_pol_sel_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat2p2_pol_sel_SHIFT (19U)
/*! endat2p2_pol_sel - defines polarity of the trigger in */
#define BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat2p2_pol_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat2p2_pol_sel_SHIFT)) & BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat2p2_pol_sel_MASK)

#define BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat2p2_async_en_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat2p2_async_en_SHIFT (20U)
/*! endat2p2_async_en - enable the resync layer inside trigger sinc glue */
#define BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat2p2_async_en(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat2p2_async_en_SHIFT)) & BLK_CTRL_WAKEUPMIX_ENDAT_STRETCHER_CTRL_endat2p2_async_en_MASK)
/*! @} */

/*! @name GPT_IPP_IND_CAPIN1_MUX_CTRL - GPT IPP_IND_CAPIN1 MUX CTRL */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_GPT_IPP_IND_CAPIN1_MUX_CTRL_gpt2_MASK (0xFU)
#define BLK_CTRL_WAKEUPMIX_GPT_IPP_IND_CAPIN1_MUX_CTRL_gpt2_SHIFT (0U)
/*! gpt2 - defines the output of the mux */
#define BLK_CTRL_WAKEUPMIX_GPT_IPP_IND_CAPIN1_MUX_CTRL_gpt2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_GPT_IPP_IND_CAPIN1_MUX_CTRL_gpt2_SHIFT)) & BLK_CTRL_WAKEUPMIX_GPT_IPP_IND_CAPIN1_MUX_CTRL_gpt2_MASK)

#define BLK_CTRL_WAKEUPMIX_GPT_IPP_IND_CAPIN1_MUX_CTRL_gpt3_MASK (0xF0U)
#define BLK_CTRL_WAKEUPMIX_GPT_IPP_IND_CAPIN1_MUX_CTRL_gpt3_SHIFT (4U)
/*! gpt3 - defines the output of the mux */
#define BLK_CTRL_WAKEUPMIX_GPT_IPP_IND_CAPIN1_MUX_CTRL_gpt3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_GPT_IPP_IND_CAPIN1_MUX_CTRL_gpt3_SHIFT)) & BLK_CTRL_WAKEUPMIX_GPT_IPP_IND_CAPIN1_MUX_CTRL_gpt3_MASK)

#define BLK_CTRL_WAKEUPMIX_GPT_IPP_IND_CAPIN1_MUX_CTRL_gpt4_MASK (0xF00U)
#define BLK_CTRL_WAKEUPMIX_GPT_IPP_IND_CAPIN1_MUX_CTRL_gpt4_SHIFT (8U)
/*! gpt4 - defines the output of the mux */
#define BLK_CTRL_WAKEUPMIX_GPT_IPP_IND_CAPIN1_MUX_CTRL_gpt4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_GPT_IPP_IND_CAPIN1_MUX_CTRL_gpt4_SHIFT)) & BLK_CTRL_WAKEUPMIX_GPT_IPP_IND_CAPIN1_MUX_CTRL_gpt4_MASK)
/*! @} */

/*! @name GPT_IPP_IND_CAPIN2_MUX_CTRL - GPT IPP_IND_CAPIN2 MUX CTRL */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_GPT_IPP_IND_CAPIN2_MUX_CTRL_gpt2_MASK (0x3U)
#define BLK_CTRL_WAKEUPMIX_GPT_IPP_IND_CAPIN2_MUX_CTRL_gpt2_SHIFT (0U)
/*! gpt2 - defines the output of the mux */
#define BLK_CTRL_WAKEUPMIX_GPT_IPP_IND_CAPIN2_MUX_CTRL_gpt2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_GPT_IPP_IND_CAPIN2_MUX_CTRL_gpt2_SHIFT)) & BLK_CTRL_WAKEUPMIX_GPT_IPP_IND_CAPIN2_MUX_CTRL_gpt2_MASK)

#define BLK_CTRL_WAKEUPMIX_GPT_IPP_IND_CAPIN2_MUX_CTRL_gpt3_MASK (0xCU)
#define BLK_CTRL_WAKEUPMIX_GPT_IPP_IND_CAPIN2_MUX_CTRL_gpt3_SHIFT (2U)
/*! gpt3 - defines the output of the mux */
#define BLK_CTRL_WAKEUPMIX_GPT_IPP_IND_CAPIN2_MUX_CTRL_gpt3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_GPT_IPP_IND_CAPIN2_MUX_CTRL_gpt3_SHIFT)) & BLK_CTRL_WAKEUPMIX_GPT_IPP_IND_CAPIN2_MUX_CTRL_gpt3_MASK)

#define BLK_CTRL_WAKEUPMIX_GPT_IPP_IND_CAPIN2_MUX_CTRL_gpt4_MASK (0x30U)
#define BLK_CTRL_WAKEUPMIX_GPT_IPP_IND_CAPIN2_MUX_CTRL_gpt4_SHIFT (4U)
/*! gpt4 - defines the output of the mux */
#define BLK_CTRL_WAKEUPMIX_GPT_IPP_IND_CAPIN2_MUX_CTRL_gpt4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_GPT_IPP_IND_CAPIN2_MUX_CTRL_gpt4_SHIFT)) & BLK_CTRL_WAKEUPMIX_GPT_IPP_IND_CAPIN2_MUX_CTRL_gpt4_MASK)
/*! @} */

/*! @name GPT2_IPP_IND_CLKIN_CLK - GPT2 IPP IND CLKIN CLK */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_GPT2_IPP_IND_CLKIN_CLK_mux_ctrl_MASK (0x1FU)
#define BLK_CTRL_WAKEUPMIX_GPT2_IPP_IND_CLKIN_CLK_mux_ctrl_SHIFT (0U)
/*! mux_ctrl - defines the output of the mux */
#define BLK_CTRL_WAKEUPMIX_GPT2_IPP_IND_CLKIN_CLK_mux_ctrl(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_GPT2_IPP_IND_CLKIN_CLK_mux_ctrl_SHIFT)) & BLK_CTRL_WAKEUPMIX_GPT2_IPP_IND_CLKIN_CLK_mux_ctrl_MASK)
/*! @} */

/*! @name GPT3_IPP_IND_CLKIN_CLK - GPT2 IPP IND CLKIN CLK */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_GPT3_IPP_IND_CLKIN_CLK_mux_ctrl_MASK (0x1FU)
#define BLK_CTRL_WAKEUPMIX_GPT3_IPP_IND_CLKIN_CLK_mux_ctrl_SHIFT (0U)
/*! mux_ctrl - defines the output of the mux */
#define BLK_CTRL_WAKEUPMIX_GPT3_IPP_IND_CLKIN_CLK_mux_ctrl(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_GPT3_IPP_IND_CLKIN_CLK_mux_ctrl_SHIFT)) & BLK_CTRL_WAKEUPMIX_GPT3_IPP_IND_CLKIN_CLK_mux_ctrl_MASK)
/*! @} */

/*! @name GPT4_IPP_IND_CLKIN_CLK - GPT2 IPP IND CLKIN CLK */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_GPT4_IPP_IND_CLKIN_CLK_mux_ctrl_MASK (0x1FU)
#define BLK_CTRL_WAKEUPMIX_GPT4_IPP_IND_CLKIN_CLK_mux_ctrl_SHIFT (0U)
/*! mux_ctrl - defines the output of the mux */
#define BLK_CTRL_WAKEUPMIX_GPT4_IPP_IND_CLKIN_CLK_mux_ctrl(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_GPT4_IPP_IND_CLKIN_CLK_mux_ctrl_SHIFT)) & BLK_CTRL_WAKEUPMIX_GPT4_IPP_IND_CLKIN_CLK_mux_ctrl_MASK)
/*! @} */

/*! @name BISS1_GETSENS_PULSE_STRETCHER_CTL - BISS #1 getsens pulse stretcher ctrl register */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_BISS1_GETSENS_PULSE_STRETCHER_CTL_value_MASK (0xFU)
#define BLK_CTRL_WAKEUPMIX_BISS1_GETSENS_PULSE_STRETCHER_CTL_value_SHIFT (0U)
/*! value - BISS #1 getsens pulse stretcher ctrl value from 1 to 16 */
#define BLK_CTRL_WAKEUPMIX_BISS1_GETSENS_PULSE_STRETCHER_CTL_value(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_BISS1_GETSENS_PULSE_STRETCHER_CTL_value_SHIFT)) & BLK_CTRL_WAKEUPMIX_BISS1_GETSENS_PULSE_STRETCHER_CTL_value_MASK)

#define BLK_CTRL_WAKEUPMIX_BISS1_GETSENS_PULSE_STRETCHER_CTL_stretcher_en_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_BISS1_GETSENS_PULSE_STRETCHER_CTL_stretcher_en_SHIFT (4U)
/*! stretcher_en - enable the counter */
#define BLK_CTRL_WAKEUPMIX_BISS1_GETSENS_PULSE_STRETCHER_CTL_stretcher_en(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_BISS1_GETSENS_PULSE_STRETCHER_CTL_stretcher_en_SHIFT)) & BLK_CTRL_WAKEUPMIX_BISS1_GETSENS_PULSE_STRETCHER_CTL_stretcher_en_MASK)

#define BLK_CTRL_WAKEUPMIX_BISS1_GETSENS_PULSE_STRETCHER_CTL_pol_sel_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_BISS1_GETSENS_PULSE_STRETCHER_CTL_pol_sel_SHIFT (5U)
/*! pol_sel - defines polarity of the trigger in */
#define BLK_CTRL_WAKEUPMIX_BISS1_GETSENS_PULSE_STRETCHER_CTL_pol_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_BISS1_GETSENS_PULSE_STRETCHER_CTL_pol_sel_SHIFT)) & BLK_CTRL_WAKEUPMIX_BISS1_GETSENS_PULSE_STRETCHER_CTL_pol_sel_MASK)

#define BLK_CTRL_WAKEUPMIX_BISS1_GETSENS_PULSE_STRETCHER_CTL_async_en_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_BISS1_GETSENS_PULSE_STRETCHER_CTL_async_en_SHIFT (6U)
/*! async_en - enable the resync layer inside trigger sinc glue */
#define BLK_CTRL_WAKEUPMIX_BISS1_GETSENS_PULSE_STRETCHER_CTL_async_en(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_BISS1_GETSENS_PULSE_STRETCHER_CTL_async_en_SHIFT)) & BLK_CTRL_WAKEUPMIX_BISS1_GETSENS_PULSE_STRETCHER_CTL_async_en_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group BLK_CTRL_WAKEUPMIX_Register_Masks */


/*!
 * @}
 */ /* end of group BLK_CTRL_WAKEUPMIX_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* BLK_CTRL_WAKEUPMIX_H_ */

