// Seed: 1606408045
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
  always if ("") $display((1'b0), -1, id_2, id_2, (id_2), -1);
endmodule
module module_1 ();
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input supply1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input wand id_3,
    output supply1 id_4,
    output supply0 id_5,
    output wor id_6,
    input wire id_7,
    input tri id_8
);
  assign id_4 = -1'h0;
  assign module_3.type_1 = 0;
endmodule
program module_3 (
    input wire id_0,
    input tri0 id_1,
    input supply0 id_2,
    input wor id_3,
    output logic id_4,
    output wand id_5,
    input tri id_6,
    input wor id_7,
    output uwire id_8,
    input wire id_9,
    input uwire id_10,
    output wor id_11,
    output supply1 id_12,
    input tri0 id_13,
    input wire id_14,
    output uwire id_15,
    input uwire id_16,
    input wor id_17,
    input uwire id_18,
    input logic id_19,
    input tri id_20,
    output uwire id_21,
    input tri0 id_22
);
  wire id_24, id_25;
  always id_4 <= id_19;
  module_2 modCall_1 (
      id_20,
      id_9,
      id_3,
      id_9,
      id_21,
      id_12,
      id_8,
      id_17,
      id_16
  );
endmodule
