FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) 2016 MediaTek Inc.
 * Author: Daniel Hsiao <daniel.hsiao@mediatek.com>
 *	Jungchang Tsao <jungchang.tsao@mediatek.com>
 *	Tiffany Lin <tiffany.lin@mediatek.com>
 */

/* bench 26743.0.0 96b9e56cf749 */
/* bench 26743.0.1 93cc2e445455 */
/* bench 26743.0.2 ff801b81c7a7 */
/* bench 26743.0.3 6ee87af1f8f9 */
/* bench 26743.0.4 c3dce2db92b5 */
/* bench 26743.0.5 3aaf97f98ec7 */
/* bench 26743.0.6 dcbf87b088fe */
/* bench 26743.0.7 439eeb72c78b */
/* bench 26743.0.8 d22fd3c3269a */
/* bench 26743.0.9 83a0d0f28f72 */
/* bench 26743.0.10 70811ba9c9da */
/* bench 26743.0.11 43539968f203 */
#include <linux/interrupt.h>
#include <linux/kernel.h>
#include <linux/slab.h>

#include "venc_drv_base.h"
#include "venc_drv_if.h"

#include "mtk_vcodec_enc.h"
#include "mtk_vcodec_enc_pm.h"

int venc_if_init(struct mtk_vcodec_ctx *ctx, unsigned int fourcc)
{
	int ret = 0;

	switch (fourcc) {
	case V4L2_PIX_FMT_VP8:
		ctx->enc_if = &venc_vp8_if;
		break;
	case V4L2_PIX_FMT_H264:
		ctx->enc_if = &venc_h264_if;
		break;
	default:
		return -EINVAL;
	}

	mtk_venc_lock(ctx);
	mtk_vcodec_enc_clock_on(&ctx->dev->pm);
	ret = ctx->enc_if->init(ctx);
	mtk_vcodec_enc_clock_off(&ctx->dev->pm);
	mtk_venc_unlock(ctx);

	return ret;
}

int venc_if_set_param(struct mtk_vcodec_ctx *ctx,
		enum venc_set_param_type type, struct venc_enc_param *in)
{
	int ret = 0;

	mtk_venc_lock(ctx);
	mtk_vcodec_enc_clock_on(&ctx->dev->pm);
	ret = ctx->enc_if->set_param(ctx->drv_handle, type, in);
	mtk_vcodec_enc_clock_off(&ctx->dev->pm);
/* bench 29420.2.0 61cd8dbca6d1 */
/* bench 29420.2.1 aba97233331f */
/* bench 29420.2.2 545b2f7e70fc */
/* bench 29420.2.3 a119a8aed420 */
/* bench 29420.2.4 dcfae1566968 */
/* bench 29420.2.5 272c393ad8a6 */
/* bench 29420.2.6 b6b7addf8b14 */
/* bench 29420.2.7 226e9787fcd7 */
/* bench 29420.2.8 ec31ba2e29ca */
	mtk_venc_unlock(ctx);

	return ret;
}

int venc_if_encode(struct mtk_vcodec_ctx *ctx,
		   enum venc_start_opt opt, struct venc_frm_buf *frm_buf,
		   struct mtk_vcodec_mem *bs_buf,
		   struct venc_done_result *result)
{
	int ret = 0;
	unsigned long flags;

	mtk_venc_lock(ctx);

	spin_lock_irqsave(&ctx->dev->irqlock, flags);
	ctx->dev->curr_ctx = ctx;
	spin_unlock_irqrestore(&ctx->dev->irqlock, flags);

	mtk_vcodec_enc_clock_on(&ctx->dev->pm);
	ret = ctx->enc_if->encode(ctx->drv_handle, opt, frm_buf,
				  bs_buf, result);
	mtk_vcodec_enc_clock_off(&ctx->dev->pm);

	spin_lock_irqsave(&ctx->dev->irqlock, flags);
	ctx->dev->curr_ctx = NULL;
	spin_unlock_irqrestore(&ctx->dev->irqlock, flags);

	mtk_venc_unlock(ctx);
	return ret;
}

/* bench 1446.1.0 2f0f093abafb */
/* bench 1446.1.1 22efc93817fd */
/* bench 1446.1.2 ad38fbe75e1f */
	int ret = 0;

	if (!ctx->drv_handle)
		return 0;

/* bench 2218.1.0 b119a646544d */
/* bench 2218.1.1 3ade7ca79670 */
/* bench 2218.1.2 bf57400fb4f3 */
/* bench 2218.1.3 ac772e7d0810 */
/* bench 2218.1.4 0acd97307ac3 */
/* bench 2218.1.5 92633bea65e9 */
/* bench 2218.1.6 d8fc0f0dc2b0 */
	ret = ctx->enc_if->deinit(ctx->drv_handle);
	mtk_vcodec_enc_clock_off(&ctx->dev->pm);
	mtk_venc_unlock(ctx);

	ctx->drv_handle = NULL;

	return ret;
}
