"""
This program is designed to act as an HLS tool for project 1

The goal is to allow for the rapid generation of SystemVerilog based on 
taps for an FIR filter and certain characteristics.
"""