

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-1c1adf09f9d1bccf70ff97255c2b46b40ff0e800_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                      8.86364MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        5 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    5 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             0 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     0 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
fd0e239e19bce071704461e9b41cb476  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_hqPyTm
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_cLSyS9"
Running: cat _ptx_cLSyS9 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_ZEHzRW
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_ZEHzRW --output-file  /dev/null 2> _ptx_cLSyS9info"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_cLSyS9 _ptx2_ZEHzRW _ptx_cLSyS9info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 184798
gpu_sim_insn = 4970238
gpu_ipc =      26.8955
gpu_tot_sim_cycle = 409484
gpu_tot_sim_insn = 4970238
gpu_tot_ipc =      12.1378
gpu_tot_issued_cta = 511
max_total_param_size = 0
gpu_stall_dramfull = 87
gpu_stall_icnt2sh    = 5713
partiton_reqs_in_parallel = 4065469
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9995
partiton_level_parallism_total  =       9.9283
partiton_reqs_in_parallel_util = 4065469
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 184798
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9995
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8336
partiton_replys_in_parallel_total    = 0
L2_BW  =       4.2756 GB/Sec
L2_BW_total  =       1.9295 GB/Sec
gpu_total_sim_rate=29409

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 90013
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.0309
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 57232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0313
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 55440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87235
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 90013
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
115, 115, 114, 115, 114, 115, 114, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 
gpgpu_n_tot_thrd_icount = 5237440
gpgpu_n_tot_w_icount = 163670
gpgpu_n_stall_shd_mem = 5731
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8208
gpgpu_n_mem_write_global = 15
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 261481
gpgpu_n_store_insn = 15
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1831424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 845
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:33925	W0_Idle:7738305	W0_Scoreboard:2430278	W1:180	W2:0	W3:0	W4:6	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:163484
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65664 {8:8208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 600 {40:15,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 328320 {40:8208,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120 {8:15,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 83 
maxdqlatency = 0 
maxmflatency = 32067 
averagemflatency = 7389 
max_icnt2mem_latency = 31815 
max_icnt2sh_latency = 367098 
mrq_lat_table:983 	145 	158 	258 	208 	283 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1042 	2426 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1116 	29 	24 	0 	2384 	0 	0 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3274 	3543 	1400 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	3 	0 	0 	5 	2 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0        10         0         0         2         0         0         0 
dram[1]:         0         0         0         0         0         1         0         0         0         0        11         0         0         0         0         2 
dram[2]:         0         0         1         0         0         0         0         0         0        10         0         0         0         0         0         0 
dram[3]:         0         0         1         0         0         0         0         0         0         0         0        10         0         0         0         0 
dram[4]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         2         0         0         0 
dram[7]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        11         0         0         0         2         0         0         0 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659         0         0      4581    137814     11447     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670         0      4580      4581    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714         0         0      4580     76138     11447     11452    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714         0         0      4580      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670         0         0      4580      4584     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652         0         0      4580      4584     11455     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972         0      4580      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730         0         0      4580      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    102622    184728     65672         0      4580      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735         0         0      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683         0         0    125355      4582     11468     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  6.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000  3.000000  2.000000  2.000000      -nan 10.000000 10.000000  4.500000 16.000000 16.000000 16.000000 16.000000  9.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  5.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000  5.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000  6.000000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[5]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[6]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000  3.000000  2.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[9]: 16.000000 16.000000  8.500000 16.000000  2.000000  2.000000      -nan      -nan 11.000000 11.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  4.000000  2.000000      -nan      -nan  6.500000 11.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
average row locality = 2084/181 = 11.513812
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16         3         3         0         0        10        11        16        16        17        16        16        16 
dram[1]:        16        16        16        16         3         4         1         0        10        10        18        16        16        16        16        17 
dram[2]:        16        16        17        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[3]:        16        16        17        16         4         3         0         0        10        10        16        17        16        16        16        16 
dram[4]:        17        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[5]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[6]:        16        16        16        16         3         3         1         0        10        10        16        16        17        16        16        16 
dram[7]:        16        16        17        16         3         2         0         0        10        10        16        16        16        16        16        16 
dram[8]:        16        16        16        16         3         2         1         0        10        10        16        16        16        16        16        16 
dram[9]:        16        16        17        16         2         2         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16        16        16        16         3         2         0         0        12        11        16        16        17        16        16        16 
total reads: 2071
min_bank_accesses = 0!
chip skew: 191/186 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 13
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21825     23414      1185      1153      1202      1160    none      none       25935     23921     31411     31468     45104     49521     38979     38966
dram[1]:      23443     23395      1171      1119      1169      8885      9089    none       25930     26005     29729     32077     49363     49476     38959     35730
dram[2]:      23415     23382      1099      1100      1258      1255    none      none       25928     26534     29428     29483     49335     49438     38862     38851
dram[3]:      23432     23388      1776      1107       802      1217    none      none       25939     25987     29441     26833     49324     49425     42670     42702
dram[4]:      22059     23396      1156      1124      1242      1183    none      none       25920     25971     29420     29464     49324     49402     40833     40830
dram[5]:      23410     23371      1156      1136      1191      1133    none      none       25917     25979     29420     29475     49268     49398     40787     40806
dram[6]:      23430     23380      1159      1141      1213      1178       170    none       25901     25970     30053     30098     42576     46207     43364     43361
dram[7]:      23434     23413      1144      1156      1135      1217    none      none       28645     28708     30075     30127     46107     46193     43349     43339
dram[8]:      18981     18983      1106      1081       731      1200      8662    none       28665     28754     30088     30126     46088     46189     43399     43378
dram[9]:      19004     18969      1082      1086      1275      1247    none      none       27488     27531     30085     30126     46079     46175     43375     43364
dram[10]:      18984     18934      1165      1136      3297      1162    none      none       24364     27509     30080     30130     41016     46287     43386     43381
maximum mf latency per bank:
dram[0]:      18192     18205       356       368       353       354         0         0     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163       360       364       352     31869     18179         0     10616     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363       359       372         0         0     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       360       362         0         0     10612     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       352       355         0         0     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360       353       352         0         0     10607     10623     10640     10678     13300     13310     18268     18300
dram[6]:      18170     18183       360       373       352       350       341         0     10601     10618     10644     10682     27745     13322     18274     18306
dram[7]:      18158     18197       363       367       352       353         0         0     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       362       352     17325         0     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       363       366         0         0     10643     10643     10680     10705     13300     13316     18328     18353
dram[10]:      18175     18207       357       364     10795       367         0         0     14952     10662     10672     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342357 n_act=18 n_pre=4 n_req=192 n_rd=760 n_write=2 bw_util=0.004441
n_activity=2182 dram_eff=0.6984
bk0: 72a 342892i bk1: 64a 342893i bk2: 64a 343009i bk3: 64a 342961i bk4: 12a 343105i bk5: 12a 343103i bk6: 0a 343142i bk7: 0a 343146i bk8: 40a 343048i bk9: 44a 342946i bk10: 64a 342950i bk11: 64a 342854i bk12: 68a 342962i bk13: 64a 342881i bk14: 64a 342994i bk15: 64a 342886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0145684
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342350 n_act=20 n_pre=5 n_req=193 n_rd=764 n_write=2 bw_util=0.004465
n_activity=2195 dram_eff=0.6979
bk0: 64a 342959i bk1: 64a 342912i bk2: 64a 343000i bk3: 64a 342974i bk4: 12a 343107i bk5: 16a 343073i bk6: 4a 343115i bk7: 0a 343142i bk8: 40a 343052i bk9: 40a 342980i bk10: 72a 342887i bk11: 64a 342858i bk12: 64a 342997i bk13: 64a 342889i bk14: 64a 342997i bk15: 68a 342862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0124905
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342371 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.004383
n_activity=2034 dram_eff=0.7394
bk0: 64a 342962i bk1: 64a 342913i bk2: 68a 342935i bk3: 64a 342966i bk4: 12a 343106i bk5: 12a 343090i bk6: 0a 343141i bk7: 0a 343143i bk8: 40a 343052i bk9: 44a 342950i bk10: 64a 342952i bk11: 64a 342860i bk12: 64a 342997i bk13: 64a 342889i bk14: 64a 343005i bk15: 64a 342914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0113831
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342363 n_act=17 n_pre=3 n_req=191 n_rd=756 n_write=2 bw_util=0.004418
n_activity=2083 dram_eff=0.7278
bk0: 64a 342927i bk1: 64a 342888i bk2: 68a 342974i bk3: 64a 342969i bk4: 16a 343094i bk5: 12a 343099i bk6: 0a 343142i bk7: 0a 343143i bk8: 40a 343053i bk9: 40a 342984i bk10: 64a 342975i bk11: 68a 342820i bk12: 64a 342992i bk13: 64a 342885i bk14: 64a 342985i bk15: 64a 342905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0127236
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342365 n_act=17 n_pre=3 n_req=189 n_rd=756 n_write=0 bw_util=0.004406
n_activity=2098 dram_eff=0.7207
bk0: 68a 342916i bk1: 64a 342892i bk2: 64a 343010i bk3: 64a 342959i bk4: 12a 343107i bk5: 12a 343104i bk6: 0a 343142i bk7: 0a 343142i bk8: 40a 343051i bk9: 40a 342985i bk10: 64a 342956i bk11: 64a 342853i bk12: 64a 342995i bk13: 64a 342889i bk14: 68a 342952i bk15: 68a 342862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0126916
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342371 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.004383
n_activity=2054 dram_eff=0.7322
bk0: 64a 342942i bk1: 64a 342893i bk2: 64a 343007i bk3: 64a 342970i bk4: 12a 343106i bk5: 12a 343108i bk6: 0a 343142i bk7: 0a 343142i bk8: 40a 343050i bk9: 40a 342981i bk10: 64a 342964i bk11: 64a 342870i bk12: 64a 343005i bk13: 64a 342890i bk14: 68a 342961i bk15: 68a 342872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0118785
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342370 n_act=16 n_pre=1 n_req=190 n_rd=752 n_write=2 bw_util=0.004395
n_activity=2036 dram_eff=0.7407
bk0: 64a 342925i bk1: 64a 342877i bk2: 64a 342986i bk3: 64a 342938i bk4: 12a 343105i bk5: 12a 343105i bk6: 4a 343117i bk7: 0a 343142i bk8: 40a 343053i bk9: 40a 342988i bk10: 64a 342950i bk11: 64a 342854i bk12: 68a 342962i bk13: 64a 342887i bk14: 64a 342990i bk15: 64a 342858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0134435
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342381 n_act=15 n_pre=1 n_req=186 n_rd=744 n_write=0 bw_util=0.004336
n_activity=1962 dram_eff=0.7584
bk0: 64a 342936i bk1: 64a 342884i bk2: 68a 342976i bk3: 64a 342942i bk4: 12a 343106i bk5: 8a 343112i bk6: 0a 343138i bk7: 0a 343139i bk8: 40a 343050i bk9: 40a 342979i bk10: 64a 342951i bk11: 64a 342856i bk12: 64a 343006i bk13: 64a 342898i bk14: 64a 342996i bk15: 64a 342898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0131753
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342378 n_act=16 n_pre=1 n_req=188 n_rd=744 n_write=2 bw_util=0.004348
n_activity=1998 dram_eff=0.7467
bk0: 64a 342927i bk1: 64a 342877i bk2: 64a 343001i bk3: 64a 342962i bk4: 12a 343071i bk5: 8a 343106i bk6: 4a 343114i bk7: 0a 343140i bk8: 40a 343050i bk9: 40a 342981i bk10: 64a 342994i bk11: 64a 342890i bk12: 64a 342996i bk13: 64a 342900i bk14: 64a 342990i bk15: 64a 342888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0128402
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342377 n_act=15 n_pre=1 n_req=187 n_rd=748 n_write=0 bw_util=0.00436
n_activity=2001 dram_eff=0.7476
bk0: 64a 342942i bk1: 64a 342890i bk2: 68a 342983i bk3: 64a 342969i bk4: 8a 343113i bk5: 8a 343105i bk6: 0a 343140i bk7: 0a 343141i bk8: 44a 343035i bk9: 44a 342967i bk10: 64a 342980i bk11: 64a 342882i bk12: 64a 343006i bk13: 64a 342898i bk14: 64a 343004i bk15: 64a 342909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0116133
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342364 n_act=16 n_pre=2 n_req=192 n_rd=756 n_write=3 bw_util=0.004424
n_activity=2063 dram_eff=0.7358
bk0: 64a 342944i bk1: 64a 342919i bk2: 64a 343011i bk3: 64a 342969i bk4: 12a 343102i bk5: 8a 343102i bk6: 0a 343139i bk7: 0a 343142i bk8: 48a 343000i bk9: 44a 342965i bk10: 64a 342981i bk11: 64a 342877i bk12: 68a 342961i bk13: 64a 342890i bk14: 64a 342989i bk15: 64a 342899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0125021

========= L2 cache stats =========
L2_cache_bank[0]: Access = 402, Miss = 96, Miss_rate = 0.239, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[1]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[2]: Access = 396, Miss = 96, Miss_rate = 0.242, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[3]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[4]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[5]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[6]: Access = 381, Miss = 95, Miss_rate = 0.249, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[7]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[8]: Access = 401, Miss = 95, Miss_rate = 0.237, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[9]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[10]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[11]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[12]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[13]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[14]: Access = 372, Miss = 94, Miss_rate = 0.253, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[15]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[16]: Access = 370, Miss = 94, Miss_rate = 0.254, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[17]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[18]: Access = 374, Miss = 94, Miss_rate = 0.251, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[19]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[20]: Access = 375, Miss = 96, Miss_rate = 0.256, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[21]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 276, Reservation_fails = 0
L2_total_cache_accesses = 8336
L2_total_cache_misses = 2071
L2_total_cache_miss_rate = 0.2484
L2_total_cache_pending_hits = 6164
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8208
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=16940
icnt_total_pkts_simt_to_mem=8351
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.511
	minimum = 6
	maximum = 96
Network latency average = 15.5411
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 14.4738
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000902179
	minimum = 0.000746765 (at node 10)
	maximum = 0.00108768 (at node 28)
Accepted packet rate average = 0.000902179
	minimum = 0.000746765 (at node 10)
	maximum = 0.00108768 (at node 28)
Injected flit rate average = 0.00136858
	minimum = 0.000746765 (at node 10)
	maximum = 0.00239723 (at node 36)
Accepted flit rate average= 0.00136858
	minimum = 0.000995687 (at node 43)
	maximum = 0.00194808 (at node 1)
Injected packet length average = 1.51697
Accepted packet length average = 1.51697
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.511 (1 samples)
	minimum = 6 (1 samples)
	maximum = 96 (1 samples)
Network latency average = 15.5411 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 14.4738 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000902179 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00108768 (1 samples)
Accepted packet rate average = 0.000902179 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00108768 (1 samples)
Injected flit rate average = 0.00136858 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00239723 (1 samples)
Accepted flit rate average = 0.00136858 (1 samples)
	minimum = 0.000995687 (1 samples)
	maximum = 0.00194808 (1 samples)
Injected packet size average = 1.51697 (1 samples)
Accepted packet size average = 1.51697 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 49 sec (169 sec)
gpgpu_simulation_rate = 29409 (inst/sec)
gpgpu_simulation_rate = 2422 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 4197
gpu_sim_insn = 4446874
gpu_ipc =    1059.5364
gpu_tot_sim_cycle = 635831
gpu_tot_sim_insn = 9417112
gpu_tot_ipc =      14.8107
gpu_tot_issued_cta = 1022
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14384
partiton_reqs_in_parallel = 92222
partiton_reqs_in_parallel_total    = 4065469
partiton_level_parallism =      21.9733
partiton_level_parallism_total  =       6.5390
partiton_reqs_in_parallel_util = 92222
partiton_reqs_in_parallel_util_total    = 4065469
gpu_sim_cycle_parition_util = 4197
gpu_tot_sim_cycle_parition_util    = 184798
partiton_level_parallism_util =      21.9733
partiton_level_parallism_util_total  =      21.9989
partiton_replys_in_parallel = 8255
partiton_replys_in_parallel_total    = 8336
L2_BW  =     186.4289 GB/Sec
L2_BW_total  =       2.4732 GB/Sec
gpu_total_sim_rate=51742

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 171793
	L1I_total_cache_misses = 5466
	L1I_total_cache_miss_rate = 0.0318
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0183
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 166327
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5466
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 171793
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
220, 220, 219, 220, 219, 220, 219, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 191, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 
gpgpu_n_tot_thrd_icount = 9948320
gpgpu_n_tot_w_icount = 310885
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16379
gpgpu_n_mem_write_global = 43
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 522925
gpgpu_n_store_insn = 43
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3139584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:51482	W0_Idle:7762351	W0_Scoreboard:2492463	W1:257	W2:0	W3:0	W4:12	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:310616
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131032 {8:16379,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1720 {40:43,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 655160 {40:16379,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 344 {8:43,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 32067 
averagemflatency = 3673 
max_icnt2mem_latency = 31815 
max_icnt2sh_latency = 635602 
mrq_lat_table:2437 	267 	270 	377 	299 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2585 	9046 	36 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3028 	229 	109 	3 	8388 	51 	0 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6136 	6218 	3692 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	10 	0 	0 	5 	2 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[1]:         0         0         0         0         0         1         0         0        10        10        11        16        16        16        16        16 
dram[2]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[3]:         0         0         1         0         0         0         0         0        10        10        16        10        16        16        16        16 
dram[4]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[5]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[6]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[7]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[8]:         0         0         0         0         2         0         0         0        10        10        16        16        16        16        16        16 
dram[9]:         0         0         1         0         0         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:         0         0         0         0         0         0         0         0        11        11        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971       975      4581    137814     11447     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018      4580      4581    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024      4580     76138     11447     11452    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714      1019      1021      4580      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670      1021      1028      4580      4584     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652      1022      1024      4580      4584     11455     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972       987      4580      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995      4580      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    102622    184728     65672       984      4580      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683       903       966    125355      4582     11468     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.500000 16.000000 16.000000 11.333333 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000 16.000000  8.500000 17.000000 16.000000 13.000000 13.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000 17.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[6]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 11.333333 16.000000 11.000000 11.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000 16.000000 15.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  8.500000 15.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 12.333333 16.000000 16.000000 15.500000 
dram[9]: 16.000000 16.000000  8.500000 16.000000 15.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 16.000000 16.000000 15.500000 15.500000 
dram[10]: 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 16.000000 16.000000  9.666667 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4127/290 = 14.231034
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16        16        16        16        16        26        26        32        32        33        32        32        32 
dram[1]:        16        16        16        16        16        17        16        16        26        26        34        32        32        32        32        32 
dram[2]:        16        16        17        16        16        16        16        16        26        27        32        32        32        32        32        32 
dram[3]:        16        16        17        16        16        16        16        16        26        26        32        33        32        32        32        32 
dram[4]:        17        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[5]:        16        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[6]:        16        16        16        16        16        16        16        16        26        26        32        32        33        32        33        33 
dram[7]:        16        16        17        16        16        15        16        16        26        26        32        32        32        32        32        32 
dram[8]:        16        16        16        16        16        15        16        16        26        26        32        32        33        32        32        31 
dram[9]:        16        16        17        16        15        15        16        16        27        27        32        32        32        32        31        31 
dram[10]:        16        16        16        16        16        16        16        16        28        27        32        32        33        32        31        31 
total reads: 4110
bank skew: 34/15 = 2.27
chip skew: 375/371 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         4         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 17
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21838     23414      1185      1168      1326      1322      1350      1378     10741     11352     16359     16380     24458     25345     20130     20120
dram[1]:      23443     23395      1171      1119      1325      3168      2293      1404     10683     10719     16356     16709     25291     25325     20115     20088
dram[2]:      23415     23382      1113      1100      1435      1331      1412      1378     10717     11519     15398     15408     25277     25302     20057     20035
dram[3]:      23432     23388      1776      1107      1365      1467      1295      1419     10707     10731     15372     14816     25274     25315     21976     21980
dram[4]:      22072     23396      1156      1124      1450      1405      1427      1467     10751     10736     15371     15390     25293     25311     21682     21666
dram[5]:      23410     23371      1156      1136      1332      1405      1372      1408     10691     10726     15365     15385     25259     25309     21651     21641
dram[6]:      23430     23380      1159      1141      1313      1407      1202      1294     10674     10709     15678     15710     23119     23701     21643     21643
dram[7]:      23434     23413      1158      1156      1281      1389      1273      1253     11745     11785     15704     15721     23662     23669     22317     22307
dram[8]:      18981     18983      1106      1081      1249      1368      2282      1329     11740     11777     15697     15713     20494     23696     22321     22980
dram[9]:      19004     18969      1096      1086      1321      1330      1298      1334     11943     11910     15707     15714     23656     23689     22999     22973
dram[10]:      18984     18934      1165      1136      1848      1338      1220      1283     11601     11932     15692     15711     22308     23754     23026     23016
maximum mf latency per bank:
dram[0]:      18192     18205       356       368       412       423       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163       360       364       407     31869     18179       492     10616     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363       458       410       496       474     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     10612     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       497       463       548       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360       411       441       480       518     10607     10623     10640     10678     13300     13310     18268     18300
dram[6]:      18170     18183       360       373       412       444       463       512     10601     10618     10644     10682     27745     13322     18274     18306
dram[7]:      18158     18197       363       367       405       413       473       437     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     18353
dram[10]:      18175     18207       357       364     10795       430       472       489     14952     10662     10672     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349393 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4275 dram_eff=0.7027
bk0: 72a 350682i bk1: 64a 350685i bk2: 64a 350801i bk3: 64a 350754i bk4: 64a 350781i bk5: 64a 350669i bk6: 64a 350606i bk7: 64a 350522i bk8: 104a 350679i bk9: 104a 350547i bk10: 128a 350599i bk11: 128a 350442i bk12: 132a 350611i bk13: 128a 350510i bk14: 128a 350648i bk15: 128a 350506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0206564
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349389 n_act=29 n_pre=13 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4320 dram_eff=0.6954
bk0: 64a 350748i bk1: 64a 350704i bk2: 64a 350792i bk3: 64a 350767i bk4: 64a 350779i bk5: 68a 350665i bk6: 64a 350620i bk7: 64a 350553i bk8: 104a 350660i bk9: 104a 350540i bk10: 136a 350523i bk11: 128a 350435i bk12: 128a 350650i bk13: 128a 350516i bk14: 128a 350648i bk15: 128a 350474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0194425
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349401 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.008526
n_activity=4129 dram_eff=0.7246
bk0: 64a 350752i bk1: 64a 350706i bk2: 68a 350728i bk3: 64a 350760i bk4: 64a 350778i bk5: 64a 350681i bk6: 64a 350637i bk7: 64a 350553i bk8: 104a 350646i bk9: 108a 350475i bk10: 128a 350592i bk11: 128a 350464i bk12: 128a 350648i bk13: 128a 350500i bk14: 128a 350655i bk15: 128a 350517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0184822
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349397 n_act=27 n_pre=11 n_req=376 n_rd=1496 n_write=2 bw_util=0.008537
n_activity=4230 dram_eff=0.7083
bk0: 64a 350717i bk1: 64a 350680i bk2: 68a 350766i bk3: 64a 350761i bk4: 64a 350780i bk5: 64a 350730i bk6: 64a 350682i bk7: 64a 350577i bk8: 104a 350694i bk9: 104a 350518i bk10: 128a 350627i bk11: 132a 350438i bk12: 128a 350633i bk13: 128a 350497i bk14: 128a 350619i bk15: 128a 350526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0171115
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349395 n_act=27 n_pre=11 n_req=375 n_rd=1500 n_write=0 bw_util=0.008549
n_activity=4208 dram_eff=0.7129
bk0: 68a 350705i bk1: 64a 350684i bk2: 64a 350802i bk3: 64a 350754i bk4: 64a 350775i bk5: 64a 350714i bk6: 64a 350622i bk7: 64a 350541i bk8: 104a 350621i bk9: 104a 350502i bk10: 128a 350594i bk11: 128a 350442i bk12: 128a 350646i bk13: 128a 350504i bk14: 132a 350600i bk15: 132a 350452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0191176
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349401 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.008526
n_activity=4149 dram_eff=0.7211
bk0: 64a 350730i bk1: 64a 350684i bk2: 64a 350799i bk3: 64a 350763i bk4: 64a 350781i bk5: 64a 350682i bk6: 64a 350590i bk7: 64a 350530i bk8: 104a 350681i bk9: 104a 350546i bk10: 128a 350613i bk11: 128a 350468i bk12: 128a 350656i bk13: 128a 350501i bk14: 132a 350608i bk15: 132a 350483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0204426
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349393 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4268 dram_eff=0.7038
bk0: 64a 350711i bk1: 64a 350667i bk2: 64a 350776i bk3: 64a 350730i bk4: 64a 350778i bk5: 64a 350689i bk6: 64a 350638i bk7: 64a 350577i bk8: 104a 350688i bk9: 104a 350525i bk10: 128a 350602i bk11: 128a 350438i bk12: 132a 350610i bk13: 128a 350506i bk14: 132a 350608i bk15: 132a 350375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.01928
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349411 n_act=25 n_pre=9 n_req=372 n_rd=1488 n_write=0 bw_util=0.00848
n_activity=4041 dram_eff=0.7365
bk0: 64a 350724i bk1: 64a 350676i bk2: 68a 350768i bk3: 64a 350734i bk4: 64a 350790i bk5: 60a 350688i bk6: 64a 350605i bk7: 64a 350640i bk8: 104a 350682i bk9: 104a 350528i bk10: 128a 350600i bk11: 128a 350437i bk12: 128a 350649i bk13: 128a 350496i bk14: 128a 350645i bk15: 128a 350508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0179778
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349407 n_act=26 n_pre=10 n_req=377 n_rd=1484 n_write=6 bw_util=0.008492
n_activity=4183 dram_eff=0.7124
bk0: 64a 350716i bk1: 64a 350668i bk2: 64a 350793i bk3: 64a 350754i bk4: 64a 350740i bk5: 60a 350668i bk6: 64a 350579i bk7: 64a 350539i bk8: 104a 350664i bk9: 104a 350540i bk10: 128a 350635i bk11: 128a 350485i bk12: 132a 350598i bk13: 128a 350515i bk14: 128a 350637i bk15: 124a 350505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0185933
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349415 n_act=25 n_pre=9 n_req=371 n_rd=1484 n_write=0 bw_util=0.008457
n_activity=4093 dram_eff=0.7251
bk0: 64a 350732i bk1: 64a 350682i bk2: 68a 350775i bk3: 64a 350762i bk4: 60a 350807i bk5: 60a 350707i bk6: 64a 350615i bk7: 64a 350519i bk8: 108a 350629i bk9: 108a 350524i bk10: 128a 350628i bk11: 128a 350467i bk12: 128a 350656i bk13: 128a 350516i bk14: 124a 350662i bk15: 124a 350550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0156953
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349398 n_act=26 n_pre=10 n_req=377 n_rd=1496 n_write=3 bw_util=0.008543
n_activity=4230 dram_eff=0.7087
bk0: 64a 350734i bk1: 64a 350710i bk2: 64a 350804i bk3: 64a 350763i bk4: 64a 350785i bk5: 64a 350674i bk6: 64a 350599i bk7: 64a 350540i bk8: 112a 350635i bk9: 108a 350552i bk10: 128a 350631i bk11: 128a 350448i bk12: 132a 350614i bk13: 128a 350510i bk14: 124a 350635i bk15: 124a 350497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0164932

========= L2 cache stats =========
L2_cache_bank[0]: Access = 776, Miss = 189, Miss_rate = 0.244, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 747, Miss = 186, Miss_rate = 0.249, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 769, Miss = 188, Miss_rate = 0.244, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 748, Miss = 187, Miss_rate = 0.250, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 747, Miss = 187, Miss_rate = 0.250, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 754, Miss = 187, Miss_rate = 0.248, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 745, Miss = 187, Miss_rate = 0.251, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 774, Miss = 188, Miss_rate = 0.243, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 775, Miss = 188, Miss_rate = 0.243, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 749, Miss = 187, Miss_rate = 0.250, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 736, Miss = 184, Miss_rate = 0.250, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 744, Miss = 186, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 748, Miss = 188, Miss_rate = 0.251, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 745, Miss = 186, Miss_rate = 0.250, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 16591
L2_total_cache_misses = 4110
L2_total_cache_miss_rate = 0.2477
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4089
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16379
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=33590
icnt_total_pkts_simt_to_mem=16634
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.7335
	minimum = 6
	maximum = 113
Network latency average = 13.295
	minimum = 6
	maximum = 80
Slowest packet = 16689
Flit latency average = 14.2378
	minimum = 6
	maximum = 79
Slowest flit = 30257
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.039347
	minimum = 0.0326501 (at node 9)
	maximum = 0.0477836 (at node 40)
Accepted packet rate average = 0.039347
	minimum = 0.0326501 (at node 9)
	maximum = 0.0477836 (at node 40)
Injected flit rate average = 0.0594209
	minimum = 0.0326501 (at node 9)
	maximum = 0.105458 (at node 40)
Accepted flit rate average= 0.0594209
	minimum = 0.0438513 (at node 45)
	maximum = 0.0774547 (at node 1)
Injected packet length average = 1.51018
Accepted packet length average = 1.51018
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.1222 (2 samples)
	minimum = 6 (2 samples)
	maximum = 104.5 (2 samples)
Network latency average = 14.418 (2 samples)
	minimum = 6 (2 samples)
	maximum = 70 (2 samples)
Flit latency average = 14.3558 (2 samples)
	minimum = 6 (2 samples)
	maximum = 69.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0201246 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0244356 (2 samples)
Accepted packet rate average = 0.0201246 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0244356 (2 samples)
Injected flit rate average = 0.0303947 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0539274 (2 samples)
Accepted flit rate average = 0.0303947 (2 samples)
	minimum = 0.0224235 (2 samples)
	maximum = 0.0397014 (2 samples)
Injected packet size average = 1.51033 (2 samples)
Accepted packet size average = 1.51033 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 2 sec (182 sec)
gpgpu_simulation_rate = 51742 (inst/sec)
gpgpu_simulation_rate = 3493 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 221982
gpu_sim_insn = 4971019
gpu_ipc =      22.3938
gpu_tot_sim_cycle = 1085035
gpu_tot_sim_insn = 14388131
gpu_tot_ipc =      13.2605
gpu_tot_issued_cta = 1533
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14384
partiton_reqs_in_parallel = 4883604
partiton_reqs_in_parallel_total    = 4157691
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.3327
partiton_reqs_in_parallel_util = 4883604
partiton_reqs_in_parallel_util_total    = 4157691
gpu_sim_cycle_parition_util = 221982
gpu_tot_sim_cycle_parition_util    = 188995
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8451
partiton_replys_in_parallel_total    = 16591
L2_BW  =       3.6085 GB/Sec
L2_BW_total  =       2.1876 GB/Sec
gpu_total_sim_rate=39856

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 262234
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0209
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 155344
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0115
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 153552
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 256761
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 155344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 262234
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
358, 358, 357, 358, 357, 358, 357, 358, 358, 358, 358, 358, 358, 358, 358, 358, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 457, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 
gpgpu_n_tot_thrd_icount = 15212192
gpgpu_n_tot_w_icount = 475381
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24748
gpgpu_n_mem_write_global = 118
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 784567
gpgpu_n_store_insn = 118
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4971008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:74464	W0_Idle:19530948	W0_Scoreboard:2933263	W1:1263	W2:0	W3:0	W4:18	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:474100
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 197984 {8:24748,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4720 {40:118,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 989920 {40:24748,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 944 {8:118,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 128582 
averagemflatency = 2509 
max_icnt2mem_latency = 128341 
max_icnt2sh_latency = 1085034 
mrq_lat_table:2514 	267 	270 	410 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10951 	9095 	36 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8049 	237 	109 	3 	11781 	51 	0 	0 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	14100 	6622 	3693 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	17 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	70 	21 	1 	3 	5 	3 	15 	9 	3 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        10        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971    198350      4581    137814    217900     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018    127965    109967    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024    105242     76138    201991     89399    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     92204    220942    127933      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    181522      1028      4580     92129     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652    115552      1024     47801      4584     31553     11459    196814    175486    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972    110085     98670      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995     49625      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    171335    184728     65672       984    198246      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     96221       966    125355     89487    175851     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21363     24071      1837      4080      1482      5978      1350      1318     11051      9858     16216     16726     24806     25681     19972     20439
dram[1]:      24152     24085      8762      1764      1461      3141      2293      1404     11597     10613     16797     17073     25630     25654     20444     20401
dram[2]:      24143     22678      1736      1764     10251      1455      1412      1378      9918     11812     15433     14839     25613     27301     20409     20386
dram[3]:      24175     21434      2452      1764      1361      1532      1240      1280     11462     10627     15745     15164     25600     25642     22309     22314
dram[4]:      21514     22955      1847      1813      1579      1543      1630      1467     11062     10635     15748     15751     25626     25627     21993     21977
dram[5]:      24126     22668      1806      1780      5672      1542      5030      1408     10602     11015     15699     15735     24110     26637     21982     21964
dram[6]:      24147     23458      9079      1792      5116      1545      1209      1127      9873     11007     15574     16068     23241     24032     21516     21948
dram[7]:      24115     22684      1851      5134      1409      1488      1273      1253     11210     12072     15586     15134     23997     23993     22619     22624
dram[8]:      19672     18518      1814      1756      1197      1451      2282      1343     11624     12072     16052     16058     20784     22618     22646     23310
dram[9]:      18599     19672      1738      1648      1222      1413      1298      1334     12281     12231     16058     16056     22586     24017     23329     24010
dram[10]:      18532     19612      1828      1787      1953      1366      5609      1283     11929     11814     17623     16054     22646     24095     23366     23351
maximum mf latency per bank:
dram[0]:      18192     18205       356     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     31713     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     25583       365       371       497       463      3445       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721       373     69001       444       463       512     10601     10618     10644     10682     27745     13322     28241     18306
dram[7]:      18158     18197       363     67274       405       413       473       437     10616     10646     10643     10679     13300     13316     20756     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     69677
dram[10]:      18175     18207       357       364     10795       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761515 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.004054
n_activity=4795 dram_eff=0.6453
bk0: 76a 762840i bk1: 64a 762873i bk2: 64a 762990i bk3: 72a 762867i bk4: 64a 762967i bk5: 68a 762817i bk6: 64a 762793i bk7: 68a 762677i bk8: 104a 762866i bk9: 116a 762628i bk10: 132a 762750i bk11: 128a 762624i bk12: 132a 762797i bk13: 128a 762697i bk14: 132a 762805i bk15: 128a 762694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00961841
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761550 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.003984
n_activity=4528 dram_eff=0.6714
bk0: 64a 762937i bk1: 64a 762893i bk2: 68a 762943i bk3: 64a 762954i bk4: 64a 762966i bk5: 72a 762820i bk6: 64a 762805i bk7: 64a 762740i bk8: 108a 762809i bk9: 108a 762693i bk10: 136a 762706i bk11: 128a 762621i bk12: 128a 762836i bk13: 128a 762703i bk14: 128a 762837i bk15: 128a 762663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0089881
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761532 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.004026
n_activity=4570 dram_eff=0.6722
bk0: 64a 762940i bk1: 68a 762862i bk2: 68a 762915i bk3: 64a 762949i bk4: 76a 762868i bk5: 64a 762866i bk6: 64a 762823i bk7: 64a 762740i bk8: 112a 762764i bk9: 108a 762660i bk10: 132a 762748i bk11: 132a 762614i bk12: 128a 762834i bk13: 132a 762655i bk14: 128a 762841i bk15: 128a 762705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0086736
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc08d6080, atomic=0 1 entries : 0x7efd34a61540 :  mf: uid=463971, sid23:w63, part=3, addr=0xc08d60e0, load , size=32, unknown  status = IN_PARTITION_DRAM (1085034), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761533 n_act=35 n_pre=19 n_req=388 n_rd=1527 n_write=6 bw_util=0.004018
n_activity=4629 dram_eff=0.6623
bk0: 64a 762904i bk1: 68a 762831i bk2: 68a 762954i bk3: 64a 762951i bk4: 68a 762933i bk5: 68a 762887i bk6: 68a 762837i bk7: 67a 762728i bk8: 112a 762810i bk9: 108a 762668i bk10: 128a 762809i bk11: 132a 762624i bk12: 128a 762820i bk13: 128a 762684i bk14: 128a 762806i bk15: 128a 762713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00796336
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761552 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.003984
n_activity=4468 dram_eff=0.6804
bk0: 72a 762861i bk1: 72a 762808i bk2: 64a 762986i bk3: 64a 762942i bk4: 64a 762963i bk5: 64a 762902i bk6: 68a 762778i bk7: 64a 762727i bk8: 104a 762808i bk9: 108a 762657i bk10: 128a 762779i bk11: 128a 762628i bk12: 128a 762833i bk13: 128a 762691i bk14: 132a 762787i bk15: 132a 762640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00879154
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761541 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.004007
n_activity=4471 dram_eff=0.684
bk0: 64a 762917i bk1: 68a 762839i bk2: 64a 762985i bk3: 64a 762951i bk4: 68a 762918i bk5: 64a 762868i bk6: 68a 762738i bk7: 64a 762715i bk8: 108a 762836i bk9: 104a 762732i bk10: 132a 762763i bk11: 128a 762656i bk12: 132a 762807i bk13: 132a 762644i bk14: 132a 762794i bk15: 132a 762670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00952668
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761503 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.004075
n_activity=4850 dram_eff=0.6412
bk0: 64a 762900i bk1: 68a 762826i bk2: 76a 762856i bk3: 64a 762913i bk4: 68a 762916i bk5: 64a 762874i bk6: 64a 762824i bk7: 72a 762695i bk8: 112a 762805i bk9: 104a 762709i bk10: 132a 762756i bk11: 128a 762622i bk12: 136a 762766i bk13: 128a 762693i bk14: 136a 762760i bk15: 132a 762564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00898679
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761553 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.003981
n_activity=4405 dram_eff=0.6897
bk0: 64a 762911i bk1: 68a 762832i bk2: 68a 762956i bk3: 72a 762853i bk4: 64a 762975i bk5: 60a 762875i bk6: 64a 762792i bk7: 64a 762827i bk8: 108a 762831i bk9: 104a 762715i bk10: 132a 762756i bk11: 132a 762586i bk12: 128a 762835i bk13: 128a 762682i bk14: 132a 762800i bk15: 128a 762694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00833945
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761562 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.003963
n_activity=4443 dram_eff=0.6806
bk0: 64a 762905i bk1: 68a 762825i bk2: 64a 762980i bk3: 64a 762942i bk4: 72a 762859i bk5: 60a 762853i bk6: 64a 762765i bk7: 64a 762726i bk8: 108a 762819i bk9: 104a 762725i bk10: 128a 762821i bk11: 128a 762671i bk12: 132a 762785i bk13: 132a 762665i bk14: 128a 762824i bk15: 124a 762692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0085976
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761563 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.00396
n_activity=4405 dram_eff=0.686
bk0: 68a 762888i bk1: 64a 762868i bk2: 68a 762962i bk3: 68a 762917i bk4: 68a 762922i bk5: 60a 762890i bk6: 64a 762799i bk7: 64a 762704i bk8: 108a 762815i bk9: 108a 762710i bk10: 128a 762815i bk11: 128a 762657i bk12: 132a 762808i bk13: 128a 762705i bk14: 124a 762851i bk15: 128a 762702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0072885
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761554 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.003984
n_activity=4490 dram_eff=0.6771
bk0: 68a 762889i bk1: 64a 762895i bk2: 64a 762991i bk3: 64a 762951i bk4: 64a 762975i bk5: 68a 762832i bk6: 68a 762755i bk7: 64a 762727i bk8: 112a 762823i bk9: 112a 762708i bk10: 132a 762779i bk11: 128a 762633i bk12: 132a 762799i bk13: 128a 762695i bk14: 124a 762821i bk15: 124a 762684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00760824

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1174, Miss = 192, Miss_rate = 0.164, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1130, Miss = 193, Miss_rate = 0.171, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1165, Miss = 190, Miss_rate = 0.163, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1123, Miss = 189, Miss_rate = 0.168, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1138, Miss = 193, Miss_rate = 0.170, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1129, Miss = 190, Miss_rate = 0.168, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1126, Miss = 191, Miss_rate = 0.170, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1160, Miss = 190, Miss_rate = 0.164, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1161, Miss = 190, Miss_rate = 0.164, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1134, Miss = 192, Miss_rate = 0.169, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1147, Miss = 189, Miss_rate = 0.165, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1181, Miss = 197, Miss_rate = 0.167, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1154, Miss = 190, Miss_rate = 0.165, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1133, Miss = 190, Miss_rate = 0.168, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1113, Miss = 189, Miss_rate = 0.170, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1126, Miss = 190, Miss_rate = 0.169, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1107, Miss = 186, Miss_rate = 0.168, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1122, Miss = 190, Miss_rate = 0.169, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1116, Miss = 187, Miss_rate = 0.168, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1123, Miss = 188, Miss_rate = 0.167, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 25042
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1672
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8486
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24748
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 118
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=50438
icnt_total_pkts_simt_to_mem=25160
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.4419
	minimum = 6
	maximum = 30
Network latency average = 7.42918
	minimum = 6
	maximum = 26
Slowest packet = 42240
Flit latency average = 7.08867
	minimum = 6
	maximum = 25
Slowest flit = 63700
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000761417
	minimum = 0.000648704 (at node 1)
	maximum = 0.000914493 (at node 40)
Accepted packet rate average = 0.000761417
	minimum = 0.000648704 (at node 1)
	maximum = 0.000914493 (at node 40)
Injected flit rate average = 0.00114307
	minimum = 0.000648704 (at node 1)
	maximum = 0.00181547 (at node 40)
Accepted flit rate average= 0.00114307
	minimum = 0.000840162 (at node 45)
	maximum = 0.00149112 (at node 0)
Injected packet length average = 1.50124
Accepted packet length average = 1.50124
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.2288 (3 samples)
	minimum = 6 (3 samples)
	maximum = 79.6667 (3 samples)
Network latency average = 12.0884 (3 samples)
	minimum = 6 (3 samples)
	maximum = 55.3333 (3 samples)
Flit latency average = 11.9334 (3 samples)
	minimum = 6 (3 samples)
	maximum = 54.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0136702 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0165953 (3 samples)
Accepted packet rate average = 0.0136702 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0165953 (3 samples)
Injected flit rate average = 0.0206442 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0365568 (3 samples)
Accepted flit rate average = 0.0206442 (3 samples)
	minimum = 0.015229 (3 samples)
	maximum = 0.0269646 (3 samples)
Injected packet size average = 1.51016 (3 samples)
Accepted packet size average = 1.51016 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 1 sec (361 sec)
gpgpu_simulation_rate = 39856 (inst/sec)
gpgpu_simulation_rate = 3005 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 3406
gpu_sim_insn = 4447144
gpu_ipc =    1305.6794
gpu_tot_sim_cycle = 1310591
gpu_tot_sim_insn = 18835275
gpu_tot_ipc =      14.3716
gpu_tot_issued_cta = 2044
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14446
partiton_reqs_in_parallel = 74932
partiton_reqs_in_parallel_total    = 9041295
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.9558
partiton_reqs_in_parallel_util = 74932
partiton_reqs_in_parallel_util_total    = 9041295
gpu_sim_cycle_parition_util = 3406
gpu_tot_sim_cycle_parition_util    = 410977
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8307
partiton_replys_in_parallel_total    = 25042
L2_BW  =     231.1717 GB/Sec
L2_BW_total  =       2.4119 GB/Sec
gpu_total_sim_rate=50496

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 344149
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0159
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196224
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194432
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 338676
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196224
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 344149
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
463, 463, 462, 463, 462, 463, 462, 463, 463, 463, 463, 463, 463, 463, 463, 463, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 541, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 
gpgpu_n_tot_thrd_icount = 19932576
gpgpu_n_tot_w_icount = 622893
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32919
gpgpu_n_mem_write_global = 254
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1046011
gpgpu_n_store_insn = 254
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6279168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:90937	W0_Idle:19534447	W0_Scoreboard:2966224	W1:1637	W2:0	W3:0	W4:24	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:621232
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 263352 {8:32919,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10160 {40:254,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1316760 {40:32919,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2032 {8:254,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 128582 
averagemflatency = 1952 
max_icnt2mem_latency = 128341 
max_icnt2sh_latency = 1310590 
mrq_lat_table:2514 	267 	270 	410 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19249 	9104 	36 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11926 	352 	109 	3 	16096 	51 	0 	0 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	20992 	7804 	3788 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	153 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	21 	1 	3 	5 	3 	15 	9 	3 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        10        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971    198350      4581    137814    217900     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018    127965    109967    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024    105242     76138    201991     89399    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     92204    220942    127933      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    181522      1028      4580     92129     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652    115552      1024     47801      4584     31553     11459    196814    175486    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972    110085     98670      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995     49625      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    171335    184728     65672       984    198246      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     96221       966    125355     89487    175851     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21375     24071      1852      4080      2047      6466      2094      1988     11508     10241     16609     17123     25146     26032     20372     20842
dram[1]:      24152     24085      8762      1778      2028      3652      2919      2025     12025     11058     17189     17480     25992     26014     20870     20796
dram[2]:      24143     22700      1736      1764     10673      1995      2123      2069     10353     12265     15833     15210     26013     27676     20809     20788
dram[3]:      24183     21434      2452      1764      1844      2088      1950      1901     11873     11057     16122     15509     26004     26036     22680     22681
dram[4]:      21534     22975      1862      1813      2126      2090      2368      2235     11495     11060     16150     16138     26007     25986     22354     22325
dram[5]:      24126     22676      1814      1780      6160      2089      5710      2127     11011     11428     16086     16139     24463     26985     22358     22321
dram[6]:      24147     23458      9102      1792      5615      2096      1898      1728     10263     11431     15950     16435     23593     24386     21868     22301
dram[7]:      24115     22698      1864      5141      1945      2062      2035      1991     11657     12529     15943     15470     24407     24381     22982     22978
dram[8]:      19672     18532      1814      1771      1658      2037      3000      2063     12109     12542     16443     16436     21270     23009     23019     23669
dram[9]:      18613     19689      1738      1662      1753      2009      2065      2083     12747     12685     16450     16432     22934     24358     23742     24392
dram[10]:      18540     19626      1828      1787      2511      1927      6360      2047     12371     12255     17981     16424     22987     24463     23771     23747
maximum mf latency per bank:
dram[0]:      18192     18205       356     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     31713     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     25583       365       371       497       463      3445       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721       373     69001       444       463       512     10601     10618     10644     10682     27745     13322     28241     18306
dram[7]:      18158     18197       363     67274       405       413       473       437     10616     10646     10643     10679     13300     13316     20756     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     69677
dram[10]:      18175     18207       357       364     10795       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767838 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.004021
n_activity=4795 dram_eff=0.6453
bk0: 76a 769163i bk1: 64a 769196i bk2: 64a 769313i bk3: 72a 769190i bk4: 64a 769290i bk5: 68a 769140i bk6: 64a 769116i bk7: 68a 769000i bk8: 104a 769189i bk9: 116a 768951i bk10: 132a 769073i bk11: 128a 768947i bk12: 132a 769120i bk13: 128a 769020i bk14: 132a 769128i bk15: 128a 769017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00953937
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767873 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.003951
n_activity=4528 dram_eff=0.6714
bk0: 64a 769260i bk1: 64a 769216i bk2: 68a 769266i bk3: 64a 769277i bk4: 64a 769289i bk5: 72a 769143i bk6: 64a 769128i bk7: 64a 769063i bk8: 108a 769132i bk9: 108a 769016i bk10: 136a 769029i bk11: 128a 768944i bk12: 128a 769159i bk13: 128a 769026i bk14: 128a 769160i bk15: 128a 768986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00891424
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767855 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.003992
n_activity=4570 dram_eff=0.6722
bk0: 64a 769263i bk1: 68a 769185i bk2: 68a 769238i bk3: 64a 769272i bk4: 76a 769191i bk5: 64a 769189i bk6: 64a 769146i bk7: 64a 769063i bk8: 112a 769087i bk9: 108a 768983i bk10: 132a 769071i bk11: 132a 768937i bk12: 128a 769157i bk13: 132a 768978i bk14: 128a 769164i bk15: 128a 769028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00860233
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767855 n_act=35 n_pre=19 n_req=388 n_rd=1528 n_write=6 bw_util=0.003987
n_activity=4646 dram_eff=0.6604
bk0: 64a 769227i bk1: 68a 769154i bk2: 68a 769277i bk3: 64a 769274i bk4: 68a 769256i bk5: 68a 769210i bk6: 68a 769160i bk7: 68a 769049i bk8: 112a 769133i bk9: 108a 768991i bk10: 128a 769132i bk11: 132a 768947i bk12: 128a 769143i bk13: 128a 769007i bk14: 128a 769129i bk15: 128a 769036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00789792
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767875 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.003951
n_activity=4468 dram_eff=0.6804
bk0: 72a 769184i bk1: 72a 769131i bk2: 64a 769309i bk3: 64a 769265i bk4: 64a 769286i bk5: 64a 769225i bk6: 68a 769101i bk7: 64a 769050i bk8: 104a 769131i bk9: 108a 768980i bk10: 128a 769102i bk11: 128a 768951i bk12: 128a 769156i bk13: 128a 769014i bk14: 132a 769110i bk15: 132a 768963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00871929
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767864 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.003974
n_activity=4471 dram_eff=0.684
bk0: 64a 769240i bk1: 68a 769162i bk2: 64a 769308i bk3: 64a 769274i bk4: 68a 769241i bk5: 64a 769191i bk6: 68a 769061i bk7: 64a 769038i bk8: 108a 769159i bk9: 104a 769055i bk10: 132a 769086i bk11: 128a 768979i bk12: 132a 769130i bk13: 132a 768967i bk14: 132a 769117i bk15: 132a 768993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00944839
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767826 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.004042
n_activity=4850 dram_eff=0.6412
bk0: 64a 769223i bk1: 68a 769149i bk2: 76a 769179i bk3: 64a 769236i bk4: 68a 769239i bk5: 64a 769197i bk6: 64a 769147i bk7: 72a 769018i bk8: 112a 769128i bk9: 104a 769032i bk10: 132a 769079i bk11: 128a 768945i bk12: 136a 769089i bk13: 128a 769016i bk14: 136a 769083i bk15: 132a 768887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00891294
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767876 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.003948
n_activity=4405 dram_eff=0.6897
bk0: 64a 769234i bk1: 68a 769155i bk2: 68a 769279i bk3: 72a 769176i bk4: 64a 769298i bk5: 60a 769198i bk6: 64a 769115i bk7: 64a 769150i bk8: 108a 769154i bk9: 104a 769038i bk10: 132a 769079i bk11: 132a 768909i bk12: 128a 769158i bk13: 128a 769005i bk14: 132a 769123i bk15: 128a 769017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00827092
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767885 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.00393
n_activity=4443 dram_eff=0.6806
bk0: 64a 769228i bk1: 68a 769148i bk2: 64a 769303i bk3: 64a 769265i bk4: 72a 769182i bk5: 60a 769176i bk6: 64a 769088i bk7: 64a 769049i bk8: 108a 769142i bk9: 104a 769048i bk10: 128a 769144i bk11: 128a 768994i bk12: 132a 769108i bk13: 132a 768988i bk14: 128a 769147i bk15: 124a 769015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00852695
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767886 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.003928
n_activity=4405 dram_eff=0.686
bk0: 68a 769211i bk1: 64a 769191i bk2: 68a 769285i bk3: 68a 769240i bk4: 68a 769245i bk5: 60a 769213i bk6: 64a 769122i bk7: 64a 769027i bk8: 108a 769138i bk9: 108a 769033i bk10: 128a 769138i bk11: 128a 768980i bk12: 132a 769131i bk13: 128a 769028i bk14: 124a 769174i bk15: 128a 769025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00722861
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767877 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.003951
n_activity=4490 dram_eff=0.6771
bk0: 68a 769212i bk1: 64a 769218i bk2: 64a 769314i bk3: 64a 769274i bk4: 64a 769298i bk5: 68a 769155i bk6: 68a 769078i bk7: 64a 769050i bk8: 112a 769146i bk9: 112a 769031i bk10: 132a 769102i bk11: 128a 768956i bk12: 132a 769122i bk13: 128a 769018i bk14: 124a 769144i bk15: 124a 769007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00754572

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1549, Miss = 192, Miss_rate = 0.124, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1508, Miss = 193, Miss_rate = 0.128, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1539, Miss = 190, Miss_rate = 0.123, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1500, Miss = 189, Miss_rate = 0.126, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1513, Miss = 193, Miss_rate = 0.128, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1506, Miss = 190, Miss_rate = 0.126, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1503, Miss = 191, Miss_rate = 0.127, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1512, Miss = 192, Miss_rate = 0.127, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1523, Miss = 189, Miss_rate = 0.124, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1560, Miss = 197, Miss_rate = 0.126, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1530, Miss = 190, Miss_rate = 0.124, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1511, Miss = 190, Miss_rate = 0.126, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1489, Miss = 189, Miss_rate = 0.127, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1536, Miss = 190, Miss_rate = 0.124, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1479, Miss = 186, Miss_rate = 0.126, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1495, Miss = 190, Miss_rate = 0.127, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1490, Miss = 187, Miss_rate = 0.126, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1502, Miss = 188, Miss_rate = 0.125, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 33349
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1256
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32919
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 254
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=66916
icnt_total_pkts_simt_to_mem=33603
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.45793
	minimum = 6
	maximum = 66
Network latency average = 8.32888
	minimum = 6
	maximum = 50
Slowest packet = 51514
Flit latency average = 8.18603
	minimum = 6
	maximum = 49
Slowest flit = 85037
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.048793
	minimum = 0.0422907 (at node 0)
	maximum = 0.0602056 (at node 44)
Accepted packet rate average = 0.048793
	minimum = 0.0422907 (at node 0)
	maximum = 0.0602056 (at node 44)
Injected flit rate average = 0.0731894
	minimum = 0.0422907 (at node 0)
	maximum = 0.114684 (at node 44)
Accepted flit rate average= 0.0731894
	minimum = 0.0552129 (at node 30)
	maximum = 0.09163 (at node 11)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.5361 (4 samples)
	minimum = 6 (4 samples)
	maximum = 76.25 (4 samples)
Network latency average = 11.1485 (4 samples)
	minimum = 6 (4 samples)
	maximum = 54 (4 samples)
Flit latency average = 10.9966 (4 samples)
	minimum = 6 (4 samples)
	maximum = 53.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0224509 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0274978 (4 samples)
Accepted packet rate average = 0.0224509 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0274978 (4 samples)
Injected flit rate average = 0.0337805 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0560886 (4 samples)
Accepted flit rate average = 0.0337805 (4 samples)
	minimum = 0.025225 (4 samples)
	maximum = 0.043131 (4 samples)
Injected packet size average = 1.50464 (4 samples)
Accepted packet size average = 1.50464 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 13 sec (373 sec)
gpgpu_simulation_rate = 50496 (inst/sec)
gpgpu_simulation_rate = 3513 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 754207
gpu_sim_insn = 4974794
gpu_ipc =       6.5961
gpu_tot_sim_cycle = 2292020
gpu_tot_sim_insn = 23810069
gpu_tot_ipc =      10.3882
gpu_tot_issued_cta = 2555
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14446
partiton_reqs_in_parallel = 16592554
partiton_reqs_in_parallel_total    = 9116227
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.2166
partiton_reqs_in_parallel_util = 16592554
partiton_reqs_in_parallel_util_total    = 9116227
gpu_sim_cycle_parition_util = 754207
gpu_tot_sim_cycle_parition_util    = 414383
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 9545
partiton_replys_in_parallel_total    = 33349
L2_BW  =       1.1996 GB/Sec
L2_BW_total  =       1.7738 GB/Sec
gpu_total_sim_rate=26136

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 436654
	L1I_total_cache_misses = 5487
	L1I_total_cache_miss_rate = 0.0126
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 253456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 251664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 431167
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5487
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 436654
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
601, 601, 600, 601, 600, 601, 849, 601, 601, 601, 601, 601, 601, 601, 601, 601, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 465, 465, 465, 465, 465, 465, 714, 465, 465, 465, 465, 465, 465, 465, 465, 465, 633, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 
gpgpu_n_tot_thrd_icount = 25324192
gpgpu_n_tot_w_icount = 791381
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42076
gpgpu_n_mem_write_global = 628
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1308441
gpgpu_n_store_insn = 628
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8110592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:113885	W0_Idle:53145591	W0_Scoreboard:7901050	W1:6635	W2:0	W3:0	W4:30	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:784716
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 336608 {8:42076,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25120 {40:628,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1683040 {40:42076,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5024 {8:628,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1658 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 2292019 
mrq_lat_table:2933 	267 	270 	562 	302 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28389 	9458 	36 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18792 	365 	109 	3 	18725 	51 	0 	0 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	29959 	7994 	3788 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	62 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	301 	64 	1 	3 	6 	4 	15 	13 	7 	11 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748     96084    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296      4511    127965    181665    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    105242    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    184670    181522    293141    349571     92129    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    115552    387904    402845    267494    184045    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833     11447    251938    421221    363717    165056    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    183496    211781    184123    171335    267354     65672    217263    198246    579987    584718    248614    164840    250109    278163    165044 
dram[9]:    183500    210163    135990    184165    335491    471074    291452       990    516484    496384     11470    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505     82958    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.555555  9.000000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  4.600000  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  4.600000  7.000000  9.000000  6.000000  4.571429 11.333333  6.166667  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.000000  5.857143  7.400000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  5.428571  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  6.333333  5.250000  4.166667  7.250000  9.333333  6.166667  5.000000  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  4.400000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  4.857143  4.857143  8.750000  7.600000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/690 = 6.972464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      26028     23302      2159      4456      1963      5985      1838      2025      9903      9087     15954     15127     25436     23433     19003     19919
dram[1]:      19113     19887      8892      1983      2058      3189      2553      1847     12277     12326     20615     15858     26320     25566     19961     18840
dram[2]:      17441     22057     10268      3258     10395      1875      1632      1793      9925     10259     14813     14272     26328     24975     19895     26688
dram[3]:      29871     14786      2925      2287     11038      3170      1640      1983     11699     14924     15452     14527     27051     30090     21650     20459
dram[4]:      16050     18501     12355      2156      2295      2150      1629      1944     10195     10894     20021     15942     23412     26311     18286     20226
dram[5]:      20937     18146      2186      2014      5485      2009      5779      1841      9510      8717     13643     14261     23420     25135     20841     22645
dram[6]:      19941     21556      9234     14873      6972      2051      4556      1507      8057     10143     16256     15333     27229     26141     21011     22029
dram[7]:      19875     19855      2085      5717      2090      1767     12084      4119     11491     11856     18307     24708     19860     22620     20300     29571
dram[8]:      19248     17150      1611      1791      1611      2006      4757      1572     12324     11875     16247     15762     21531     20408     28460     24002
dram[9]:      18206     17168      2263      2044      1833      1643      3567      2098     12558     20023     15784     16255     23246     23233     22651     26262
dram[10]:      15630     17349      1777     16580      3889      1681      4983      1768     10838     10375     17834     14103     23296     20892     22005     22632
maximum mf latency per bank:
dram[0]:     230680     18205       358     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497       463      3445       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     18189      6771       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     61562       512     10601     10618     10644     10682    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274       405       413    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366       460       441     32701       489     10633     10673     10670     10703     13300     13301    248288     18242
dram[9]:      18177     18204       359       359       402       418     32618       501     10643    230458     10680     10705     13300     13316     18328    180433
dram[10]:      18175     18207       359    258751     32574       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168104 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.001552
n_activity=6169 dram_eff=0.546
bk0: 92a 2169472i bk1: 68a 2169610i bk2: 76a 2169689i bk3: 76a 2169608i bk4: 68a 2169703i bk5: 76a 2169554i bk6: 76a 2169521i bk7: 68a 2169455i bk8: 120a 2169561i bk9: 128a 2169297i bk10: 136a 2169486i bk11: 140a 2169294i bk12: 132a 2169570i bk13: 136a 2169396i bk14: 140a 2169533i bk15: 132a 2169428i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00349049
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168105 n_act=65 n_pre=49 n_req=433 n_rd=1656 n_write=19 bw_util=0.001544
n_activity=6242 dram_eff=0.5367
bk0: 80a 2169578i bk1: 76a 2169561i bk2: 72a 2169682i bk3: 76a 2169628i bk4: 68a 2169708i bk5: 84a 2169519i bk6: 72a 2169512i bk7: 68a 2169478i bk8: 108a 2169587i bk9: 132a 2169271i bk10: 152a 2169332i bk11: 140a 2169314i bk12: 128a 2169605i bk13: 132a 2169444i bk14: 132a 2169573i bk15: 136a 2169383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00327804
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168050 n_act=68 n_pre=52 n_req=446 n_rd=1704 n_write=20 bw_util=0.001589
n_activity=6522 dram_eff=0.5287
bk0: 84a 2169546i bk1: 72a 2169627i bk2: 92a 2169488i bk3: 88a 2169571i bk4: 80a 2169604i bk5: 72a 2169569i bk6: 84a 2169453i bk7: 76a 2169464i bk8: 120a 2169497i bk9: 120a 2169340i bk10: 140a 2169453i bk11: 140a 2169317i bk12: 128a 2169608i bk13: 140a 2169377i bk14: 132a 2169582i bk15: 136a 2169420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00316744
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168083 n_act=64 n_pre=48 n_req=442 n_rd=1676 n_write=23 bw_util=0.001566
n_activity=6342 dram_eff=0.5358
bk0: 80a 2169541i bk1: 92a 2169464i bk2: 72a 2169692i bk3: 68a 2169692i bk4: 76a 2169641i bk5: 84a 2169540i bk6: 80a 2169557i bk7: 68a 2169501i bk8: 116a 2169557i bk9: 124a 2169312i bk10: 132a 2169544i bk11: 140a 2169329i bk12: 140a 2169507i bk13: 136a 2169388i bk14: 132a 2169542i bk15: 136a 2169434i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0029089
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168092 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.001558
n_activity=6229 dram_eff=0.5426
bk0: 88a 2169488i bk1: 84a 2169472i bk2: 84a 2169606i bk3: 72a 2169638i bk4: 64a 2169734i bk5: 68a 2169646i bk6: 88a 2169391i bk7: 76a 2169451i bk8: 112a 2169504i bk9: 112a 2169425i bk10: 136a 2169492i bk11: 132a 2169372i bk12: 136a 2169536i bk13: 128a 2169468i bk14: 148a 2169412i bk15: 140a 2169340i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00325822
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168060 n_act=67 n_pre=51 n_req=447 n_rd=1692 n_write=24 bw_util=0.001582
n_activity=6394 dram_eff=0.5368
bk0: 72a 2169628i bk1: 84a 2169508i bk2: 84a 2169589i bk3: 76a 2169645i bk4: 76a 2169621i bk5: 68a 2169604i bk6: 68a 2169513i bk7: 76a 2169446i bk8: 120a 2169532i bk9: 128a 2169323i bk10: 148a 2169385i bk11: 144a 2169315i bk12: 136a 2169557i bk13: 140a 2169347i bk14: 140a 2169498i bk15: 132a 2169446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00350063
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168072 n_act=63 n_pre=47 n_req=443 n_rd=1692 n_write=20 bw_util=0.001578
n_activity=6369 dram_eff=0.5376
bk0: 80a 2169616i bk1: 72a 2169562i bk2: 80a 2169597i bk3: 68a 2169654i bk4: 80a 2169604i bk5: 72a 2169587i bk6: 80a 2169522i bk7: 80a 2169416i bk8: 136a 2169439i bk9: 116a 2169405i bk10: 132a 2169527i bk11: 136a 2169330i bk12: 140a 2169509i bk13: 136a 2169397i bk14: 140a 2169514i bk15: 144a 2169236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00322735
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168060 n_act=69 n_pre=53 n_req=443 n_rd=1692 n_write=20 bw_util=0.001578
n_activity=6437 dram_eff=0.5319
bk0: 76a 2169603i bk1: 80a 2169586i bk2: 76a 2169658i bk3: 72a 2169629i bk4: 68a 2169720i bk5: 72a 2169577i bk6: 76a 2169465i bk7: 88a 2169420i bk8: 112a 2169570i bk9: 108a 2169451i bk10: 148a 2169429i bk11: 152a 2169197i bk12: 148a 2169429i bk13: 136a 2169379i bk14: 144a 2169459i bk15: 136a 2169399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00308771
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168149 n_act=52 n_pre=36 n_req=427 n_rd=1640 n_write=17 bw_util=0.001527
n_activity=5769 dram_eff=0.5744
bk0: 68a 2169648i bk1: 76a 2169586i bk2: 92a 2169590i bk3: 92a 2169637i bk4: 76a 2169592i bk5: 64a 2169593i bk6: 68a 2169507i bk7: 80a 2169363i bk8: 108a 2169589i bk9: 112a 2169460i bk10: 132a 2169565i bk11: 136a 2169410i bk12: 132a 2169562i bk13: 144a 2169335i bk14: 136a 2169526i bk15: 124a 2169464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00309831
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168197 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.001485
n_activity=5499 dram_eff=0.5859
bk0: 72a 2169651i bk1: 72a 2169571i bk2: 72a 2169705i bk3: 76a 2169678i bk4: 72a 2169667i bk5: 72a 2169559i bk6: 76a 2169475i bk7: 64a 2169472i bk8: 112a 2169556i bk9: 116a 2169421i bk10: 132a 2169549i bk11: 132a 2169399i bk12: 132a 2169583i bk13: 132a 2169445i bk14: 128a 2169589i bk15: 140a 2169369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00262962
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents
MSHR: tag=0xc08dbf00, atomic=0 1 entries : 0x7efd344193b0 :  mf: uid=754509, sid09:w17, part=10, addr=0xc08dbf20, load , size=32, unknown  status = IN_PARTITION_DRAM (2292019), 

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168070 n_act=67 n_pre=51 n_req=444 n_rd=1683 n_write=23 bw_util=0.001572
n_activity=6457 dram_eff=0.5284
bk0: 88a 2169577i bk1: 76a 2169599i bk2: 80a 2169621i bk3: 72a 2169660i bk4: 72a 2169677i bk5: 80a 2169529i bk6: 79a 2169444i bk7: 72a 2169433i bk8: 128a 2169466i bk9: 128a 2169343i bk10: 136a 2169518i bk11: 140a 2169295i bk12: 132a 2169573i bk13: 140a 2169357i bk14: 132a 2169525i bk15: 128a 2169417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00282548

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1967, Miss = 210, Miss_rate = 0.107, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1934, Miss = 206, Miss_rate = 0.107, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1966, Miss = 203, Miss_rate = 0.103, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1935, Miss = 211, Miss_rate = 0.109, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1968, Miss = 215, Miss_rate = 0.109, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1942, Miss = 211, Miss_rate = 0.109, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1925, Miss = 207, Miss_rate = 0.108, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1947, Miss = 212, Miss_rate = 0.109, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1978, Miss = 214, Miss_rate = 0.108, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1936, Miss = 203, Miss_rate = 0.105, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1972, Miss = 211, Miss_rate = 0.107, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1952, Miss = 212, Miss_rate = 0.109, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1995, Miss = 217, Miss_rate = 0.109, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1953, Miss = 206, Miss_rate = 0.105, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1992, Miss = 212, Miss_rate = 0.106, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1966, Miss = 211, Miss_rate = 0.107, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1958, Miss = 203, Miss_rate = 0.104, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1895, Miss = 207, Miss_rate = 0.109, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1909, Miss = 199, Miss_rate = 0.104, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1898, Miss = 201, Miss_rate = 0.106, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1961, Miss = 212, Miss_rate = 0.108, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1945, Miss = 209, Miss_rate = 0.107, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 42894
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.1071
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25578
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 409
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42076
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 628
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 162
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=85674
icnt_total_pkts_simt_to_mem=43522
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.11414
	minimum = 6
	maximum = 29
Network latency average = 7.11016
	minimum = 6
	maximum = 29
Slowest packet = 81016
Flit latency average = 6.70876
	minimum = 6
	maximum = 28
Slowest flit = 121795
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000253114
	minimum = 0.000190929 (at node 18)
	maximum = 0.000318878 (at node 42)
Accepted packet rate average = 0.000253114
	minimum = 0.000190929 (at node 18)
	maximum = 0.000318878 (at node 42)
Injected flit rate average = 0.000380228
	minimum = 0.000190929 (at node 18)
	maximum = 0.000625824 (at node 42)
Accepted flit rate average= 0.000380228
	minimum = 0.000277113 (at node 37)
	maximum = 0.000546933 (at node 21)
Injected packet length average = 1.5022
Accepted packet length average = 1.5022
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.2517 (5 samples)
	minimum = 6 (5 samples)
	maximum = 66.8 (5 samples)
Network latency average = 10.3409 (5 samples)
	minimum = 6 (5 samples)
	maximum = 49 (5 samples)
Flit latency average = 10.139 (5 samples)
	minimum = 6 (5 samples)
	maximum = 48.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0180113 (5 samples)
	minimum = 0.0153055 (5 samples)
	maximum = 0.022062 (5 samples)
Accepted packet rate average = 0.0180113 (5 samples)
	minimum = 0.0153055 (5 samples)
	maximum = 0.022062 (5 samples)
Injected flit rate average = 0.0271004 (5 samples)
	minimum = 0.0153055 (5 samples)
	maximum = 0.0449961 (5 samples)
Accepted flit rate average = 0.0271004 (5 samples)
	minimum = 0.0202354 (5 samples)
	maximum = 0.0346142 (5 samples)
Injected packet size average = 1.50463 (5 samples)
Accepted packet size average = 1.50463 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 11 sec (911 sec)
gpgpu_simulation_rate = 26136 (inst/sec)
gpgpu_simulation_rate = 2515 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 3560
gpu_sim_insn = 4448504
gpu_ipc =    1249.5798
gpu_tot_sim_cycle = 2517730
gpu_tot_sim_insn = 28258573
gpu_tot_ipc =      11.2238
gpu_tot_issued_cta = 3066
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14463
partiton_reqs_in_parallel = 78320
partiton_reqs_in_parallel_total    = 25708781
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.2422
partiton_reqs_in_parallel_util = 78320
partiton_reqs_in_parallel_util_total    = 25708781
gpu_sim_cycle_parition_util = 3560
gpu_tot_sim_cycle_parition_util    = 1168590
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 8843
partiton_replys_in_parallel_total    = 42894
L2_BW  =     235.4424 GB/Sec
L2_BW_total  =       1.9477 GB/Sec
gpu_total_sim_rate=30582

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 519239
	L1I_total_cache_misses = 5487
	L1I_total_cache_miss_rate = 0.0106
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 294336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0061
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 292544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 513752
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5487
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 294336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 519239
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
706, 706, 705, 706, 705, 706, 954, 706, 706, 721, 706, 706, 706, 706, 706, 721, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 570, 570, 570, 570, 570, 570, 819, 570, 570, 570, 570, 570, 570, 570, 570, 570, 717, 505, 505, 505, 505, 505, 520, 505, 505, 505, 505, 505, 505, 505, 505, 505, 
gpgpu_n_tot_thrd_icount = 30091744
gpgpu_n_tot_w_icount = 940367
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50247
gpgpu_n_mem_write_global = 1300
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1569885
gpgpu_n_store_insn = 1308
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9418752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:130440	W0_Idle:53152913	W0_Scoreboard:7936318	W1:8461	W2:22	W3:0	W4:36	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:931848
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 401976 {8:50247,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52000 {40:1300,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2009880 {40:50247,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10400 {8:1300,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1403 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 2517729 
mrq_lat_table:2933 	267 	270 	562 	302 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37229 	9461 	36 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24242 	423 	109 	3 	22060 	51 	0 	0 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	37165 	8933 	3814 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	734 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	309 	64 	1 	3 	6 	4 	15 	13 	7 	11 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748     96084    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296      4511    127965    181665    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    105242    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    184670    181522    293141    349571     92129    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    115552    387904    402845    267494    184045    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833     11447    251938    421221    363717    165056    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    183496    211781    184123    171335    267354     65672    217263    198246    579987    584718    248614    164840    250109    278163    165044 
dram[9]:    183500    210163    135990    184165    335491    471074    291452       990    516484    496384     11470    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505     82958    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.555555  9.000000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  4.600000  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  4.600000  7.000000  9.000000  6.000000  4.571429 11.333333  6.166667  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.000000  5.857143  7.400000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  5.428571  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  6.333333  5.250000  4.166667  7.250000  9.333333  6.166667  5.000000  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  4.400000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  4.857143  4.857143  8.750000  7.600000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/690 = 6.972464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      26057     23323      2203      4467      2440      6440      2430      2649     10284      9389     16260     15423     25735     23721     19341     20281
dram[1]:      19142     19934      8905      2007      2568      3595      3134      2461     12706     12685     20911     16205     26695     25922     20312     19156
dram[2]:      17451     22083     10296      3295     10770      2320      2148      2395     10329     10608     15166     14591     26694     25275     20236     27038
dram[3]:      29887     14839      2951      2336     11442      3533      2215      2600     12113     15298     15782     14839     27351     30405     21986     20774
dram[4]:      16070     18517     12397      2187      2811      2654      2100      2576     10620     11329     20383     16305     23731     26672     18575     20546
dram[5]:      20956     18162      2212      2038      5920      2463      6453      2477      9887      9062     13935     14585     23740     25429     21157     22985
dram[6]:      19989     21568      9257     14896      7331      2521      5173      2018      8400     10582     16573     15645     27546     26466     21300     22331
dram[7]:      19899     19891      2085      5724      2594      2231     12659      4602     11954     12313     18619     25008     20126     22919     20582     29879
dram[8]:      19256     17174      1661      1863      1996      2550      5420      2128     12787     12304     16623     16103     22409     20682     28765     24342
dram[9]:      18259     17180      2270      2076      2302      2067      4148      2748     12974     20431     16141     16624     23549     23536     22962     26514
dram[10]:      15672     17375      1787     16613      4337      2130      5463      2308     11197     10710     18161     14391     23589     21155     22321     22951
maximum mf latency per bank:
dram[0]:     230680     18205       358     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497       463      3445       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     18189      6771       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     61562       512     10601     10618     10644     10682    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274       405       413    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366       460       441     32701       489     10633     10673     10670     10703     13300     13301    248288     18242
dram[9]:      18177     18204       359       359       402       418     32618       501     10643    230458     10680     10705     13300     13316     18328    180433
dram[10]:      18175     18207       359    258751     32574       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174713 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.001547
n_activity=6169 dram_eff=0.546
bk0: 92a 2176081i bk1: 68a 2176219i bk2: 76a 2176298i bk3: 76a 2176217i bk4: 68a 2176312i bk5: 76a 2176163i bk6: 76a 2176130i bk7: 68a 2176064i bk8: 120a 2176170i bk9: 128a 2175906i bk10: 136a 2176095i bk11: 140a 2175903i bk12: 132a 2176179i bk13: 136a 2176005i bk14: 140a 2176142i bk15: 132a 2176037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00347989
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174714 n_act=65 n_pre=49 n_req=433 n_rd=1656 n_write=19 bw_util=0.001539
n_activity=6242 dram_eff=0.5367
bk0: 80a 2176187i bk1: 76a 2176170i bk2: 72a 2176291i bk3: 76a 2176237i bk4: 68a 2176317i bk5: 84a 2176128i bk6: 72a 2176121i bk7: 68a 2176087i bk8: 108a 2176196i bk9: 132a 2175880i bk10: 152a 2175941i bk11: 140a 2175923i bk12: 128a 2176214i bk13: 132a 2176053i bk14: 132a 2176182i bk15: 136a 2175992i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00326809
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174659 n_act=68 n_pre=52 n_req=446 n_rd=1704 n_write=20 bw_util=0.001584
n_activity=6522 dram_eff=0.5287
bk0: 84a 2176155i bk1: 72a 2176236i bk2: 92a 2176097i bk3: 88a 2176180i bk4: 80a 2176213i bk5: 72a 2176178i bk6: 84a 2176062i bk7: 76a 2176073i bk8: 120a 2176106i bk9: 120a 2175949i bk10: 140a 2176062i bk11: 140a 2175926i bk12: 128a 2176217i bk13: 140a 2175986i bk14: 132a 2176191i bk15: 136a 2176029i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00315782
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174692 n_act=64 n_pre=48 n_req=442 n_rd=1676 n_write=23 bw_util=0.001561
n_activity=6342 dram_eff=0.5358
bk0: 80a 2176150i bk1: 92a 2176073i bk2: 72a 2176301i bk3: 68a 2176301i bk4: 76a 2176250i bk5: 84a 2176149i bk6: 80a 2176166i bk7: 68a 2176110i bk8: 116a 2176166i bk9: 124a 2175921i bk10: 132a 2176153i bk11: 140a 2175938i bk12: 140a 2176116i bk13: 136a 2175997i bk14: 132a 2176151i bk15: 136a 2176043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00290006
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174701 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.001553
n_activity=6229 dram_eff=0.5426
bk0: 88a 2176097i bk1: 84a 2176081i bk2: 84a 2176215i bk3: 72a 2176247i bk4: 64a 2176343i bk5: 68a 2176255i bk6: 88a 2176000i bk7: 76a 2176060i bk8: 112a 2176113i bk9: 112a 2176034i bk10: 136a 2176101i bk11: 132a 2175981i bk12: 136a 2176145i bk13: 128a 2176077i bk14: 148a 2176021i bk15: 140a 2175949i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00324833
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174669 n_act=67 n_pre=51 n_req=447 n_rd=1692 n_write=24 bw_util=0.001577
n_activity=6394 dram_eff=0.5368
bk0: 72a 2176237i bk1: 84a 2176117i bk2: 84a 2176198i bk3: 76a 2176254i bk4: 76a 2176230i bk5: 68a 2176213i bk6: 68a 2176122i bk7: 76a 2176055i bk8: 120a 2176141i bk9: 128a 2175932i bk10: 148a 2175994i bk11: 144a 2175924i bk12: 136a 2176166i bk13: 140a 2175956i bk14: 140a 2176107i bk15: 132a 2176055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00349
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174681 n_act=63 n_pre=47 n_req=443 n_rd=1692 n_write=20 bw_util=0.001573
n_activity=6369 dram_eff=0.5376
bk0: 80a 2176225i bk1: 72a 2176171i bk2: 80a 2176206i bk3: 68a 2176263i bk4: 80a 2176213i bk5: 72a 2176196i bk6: 80a 2176131i bk7: 80a 2176025i bk8: 136a 2176048i bk9: 116a 2176014i bk10: 132a 2176136i bk11: 136a 2175939i bk12: 140a 2176118i bk13: 136a 2176006i bk14: 140a 2176123i bk15: 144a 2175845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00321755
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174669 n_act=69 n_pre=53 n_req=443 n_rd=1692 n_write=20 bw_util=0.001573
n_activity=6437 dram_eff=0.5319
bk0: 76a 2176212i bk1: 80a 2176195i bk2: 76a 2176267i bk3: 72a 2176238i bk4: 68a 2176329i bk5: 72a 2176186i bk6: 76a 2176074i bk7: 88a 2176029i bk8: 112a 2176179i bk9: 108a 2176060i bk10: 148a 2176038i bk11: 152a 2175806i bk12: 148a 2176038i bk13: 136a 2175988i bk14: 144a 2176068i bk15: 136a 2176008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00307833
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174758 n_act=52 n_pre=36 n_req=427 n_rd=1640 n_write=17 bw_util=0.001523
n_activity=5769 dram_eff=0.5744
bk0: 68a 2176257i bk1: 76a 2176195i bk2: 92a 2176199i bk3: 92a 2176246i bk4: 76a 2176201i bk5: 64a 2176202i bk6: 68a 2176116i bk7: 80a 2175972i bk8: 108a 2176198i bk9: 112a 2176069i bk10: 132a 2176174i bk11: 136a 2176019i bk12: 132a 2176171i bk13: 144a 2175944i bk14: 136a 2176135i bk15: 124a 2176073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0030889
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174806 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.00148
n_activity=5499 dram_eff=0.5859
bk0: 72a 2176260i bk1: 72a 2176180i bk2: 72a 2176314i bk3: 76a 2176287i bk4: 72a 2176276i bk5: 72a 2176168i bk6: 76a 2176084i bk7: 64a 2176081i bk8: 112a 2176165i bk9: 116a 2176030i bk10: 132a 2176158i bk11: 132a 2176008i bk12: 132a 2176192i bk13: 132a 2176054i bk14: 128a 2176198i bk15: 140a 2175978i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00262164
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174678 n_act=67 n_pre=51 n_req=444 n_rd=1684 n_write=23 bw_util=0.001569
n_activity=6470 dram_eff=0.5277
bk0: 88a 2176186i bk1: 76a 2176208i bk2: 80a 2176230i bk3: 72a 2176269i bk4: 72a 2176286i bk5: 80a 2176138i bk6: 80a 2176051i bk7: 72a 2176042i bk8: 128a 2176075i bk9: 128a 2175952i bk10: 136a 2176127i bk11: 140a 2175904i bk12: 132a 2176182i bk13: 140a 2175966i bk14: 132a 2176134i bk15: 128a 2176026i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0028169

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2363, Miss = 210, Miss_rate = 0.089, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 2330, Miss = 206, Miss_rate = 0.088, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 2359, Miss = 203, Miss_rate = 0.086, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 2334, Miss = 211, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 2360, Miss = 215, Miss_rate = 0.091, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 2339, Miss = 211, Miss_rate = 0.090, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 2313, Miss = 207, Miss_rate = 0.089, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 2373, Miss = 214, Miss_rate = 0.090, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 2333, Miss = 203, Miss_rate = 0.087, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 2368, Miss = 211, Miss_rate = 0.089, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 2391, Miss = 217, Miss_rate = 0.091, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 2352, Miss = 206, Miss_rate = 0.088, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 2379, Miss = 212, Miss_rate = 0.089, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 2367, Miss = 211, Miss_rate = 0.089, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 2515, Miss = 203, Miss_rate = 0.081, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 2291, Miss = 207, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 2298, Miss = 199, Miss_rate = 0.087, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 2283, Miss = 201, Miss_rate = 0.088, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 2355, Miss = 212, Miss_rate = 0.090, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 2338, Miss = 209, Miss_rate = 0.089, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 51737
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.0888
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33749
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1081
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 50247
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 162
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=102688
icnt_total_pkts_simt_to_mem=53037
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.97863
	minimum = 6
	maximum = 46
Network latency average = 7.93243
	minimum = 6
	maximum = 39
Slowest packet = 87629
Flit latency average = 7.70643
	minimum = 6
	maximum = 38
Slowest flit = 154042
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0496937
	minimum = 0.0410228 (at node 25)
	maximum = 0.0782523 (at node 44)
Accepted packet rate average = 0.0496937
	minimum = 0.0410228 (at node 25)
	maximum = 0.0782523 (at node 44)
Injected flit rate average = 0.0745406
	minimum = 0.0415847 (at node 25)
	maximum = 0.130374 (at node 44)
Accepted flit rate average= 0.0745406
	minimum = 0.0564765 (at node 42)
	maximum = 0.104383 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.5395 (6 samples)
	minimum = 6 (6 samples)
	maximum = 63.3333 (6 samples)
Network latency average = 9.93945 (6 samples)
	minimum = 6 (6 samples)
	maximum = 47.3333 (6 samples)
Flit latency average = 9.73358 (6 samples)
	minimum = 6 (6 samples)
	maximum = 46.5 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0232917 (6 samples)
	minimum = 0.0195917 (6 samples)
	maximum = 0.0314271 (6 samples)
Accepted packet rate average = 0.0232917 (6 samples)
	minimum = 0.0195917 (6 samples)
	maximum = 0.0314271 (6 samples)
Injected flit rate average = 0.0350071 (6 samples)
	minimum = 0.0196853 (6 samples)
	maximum = 0.0592257 (6 samples)
Accepted flit rate average = 0.0350071 (6 samples)
	minimum = 0.0262756 (6 samples)
	maximum = 0.0462423 (6 samples)
Injected packet size average = 1.50299 (6 samples)
Accepted packet size average = 1.50299 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 24 sec (924 sec)
gpgpu_simulation_rate = 30582 (inst/sec)
gpgpu_simulation_rate = 2724 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 947772
gpu_sim_insn = 4995458
gpu_ipc =       5.2707
gpu_tot_sim_cycle = 3692724
gpu_tot_sim_insn = 33254031
gpu_tot_ipc =       9.0053
gpu_tot_issued_cta = 3577
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14463
partiton_reqs_in_parallel = 20850984
partiton_reqs_in_parallel_total    = 25787101
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.6297
partiton_reqs_in_parallel_util = 20850984
partiton_reqs_in_parallel_util_total    = 25787101
gpu_sim_cycle_parition_util = 947772
gpu_tot_sim_cycle_parition_util    = 1172150
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 15509
partiton_replys_in_parallel_total    = 51737
L2_BW  =       1.5510 GB/Sec
L2_BW_total  =       1.7261 GB/Sec
gpu_total_sim_rate=20264

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 622936
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0088
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 351568
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0051
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 349776
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 617440
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 351568
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 622936
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
844, 844, 843, 844, 843, 844, 1092, 844, 844, 859, 844, 844, 1133, 844, 844, 859, 1053, 752, 752, 752, 752, 752, 752, 752, 752, 752, 752, 752, 752, 752, 752, 752, 639, 639, 639, 639, 639, 639, 888, 639, 639, 861, 639, 809, 639, 639, 639, 639, 1003, 620, 620, 620, 620, 620, 635, 620, 620, 620, 620, 620, 620, 620, 620, 620, 
gpgpu_n_tot_thrd_icount = 36175520
gpgpu_n_tot_w_icount = 1130485
gpgpu_n_stall_shd_mem = 5762
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 63722
gpgpu_n_mem_write_global = 3328
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1836659
gpgpu_n_store_insn = 3338
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11250176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 28
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:153857	W0_Idle:103743633	W0_Scoreboard:9994393	W1:34887	W2:224	W3:0	W4:42	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1095332
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 509776 {8:63722,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 133120 {40:3328,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2549808 {40:63709,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 26624 {8:3328,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 463917 
averagemflatency = 1151 
max_icnt2mem_latency = 463686 
max_icnt2sh_latency = 3692723 
mrq_lat_table:4959 	270 	278 	1274 	338 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	51031 	11123 	36 	0 	902 	136 	2579 	1213 	7 	24 	26 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	35378 	443 	109 	3 	26372 	51 	0 	0 	0 	902 	136 	2579 	1213 	7 	24 	26 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	50329 	9244 	3814 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	2762 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	463 	73 	2 	7 	10 	7 	17 	17 	8 	12 	10 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    886763    888135    888709    890420    921332    689654    692502    691535    278201    882843    880054    817632    688575    886727    884796    925104 
dram[1]:    890477    692900    896896    888734    816104    884183    890141    922736    799072    891440    924762    496733    887937    885215    883794    880427 
dram[2]:    812510    885571    881654    816943    693105    813829    802529    799367    822978    814102    874065    730750    164840    466819    485654    886890 
dram[3]:    884523    859268    886364    889708    884827    887892    886438    888397    908434    813138    888862    813348    883611    867269    831484    889921 
dram[4]:    881674    901646    924270    730712    188331    885187    812437    906955    691013    892880    812588    920424    884679    190424    252585    891726 
dram[5]:    816972    872106    850230    921836    803646    880864    888856    886023    926020    885039    919576    907994    883928    692297    902785    815144 
dram[6]:    815166    901363    884467    890098    815085    799160    815407    848620    817480    813350    894108    815985    696908    875795    885656    899140 
dram[7]:    698184    691540    206112    893095    882439    708246    887785    894196    730224    815226    885985    919536    923633    495403    887158    884032 
dram[8]:    889033    886074    873062    888854    886239    693905    812147    882912    884725    886524    885335    882807    696923    902454    814246    887645 
dram[9]:    891462    210163    800741    811355    797090    692946    916805    197815    691213    889157    693941    691519    886290    833326    691534    889606 
dram[10]:    890676    689042    693967    879240    696002    881645    800783    815112    883198    886271    890745    886031    870037    882972    884974    889019 
average row accesses per activate:
dram[0]:  2.529412  2.583333  3.500000  3.400000  3.727273  2.722222  2.238095  2.727273  3.642857  2.789474  3.388889  4.000000  4.800000  4.666667  4.700000  8.800000 
dram[1]:  2.500000  2.642857  3.083333  3.100000  3.181818  3.363636  2.666667  3.000000  3.400000  2.823529  3.916667  5.000000  7.333333  5.571429  4.416667  5.200000 
dram[2]:  2.086957  3.777778  2.437500  2.933333  3.166667  2.642857  2.714286  2.916667  3.235294  3.294118  3.866667  3.500000  6.666667  5.875000  7.400000  5.375000 
dram[3]:  2.631579  3.000000  2.916667  3.083333  2.500000  2.800000  2.692308  2.368421  3.846154  2.736842  5.111111  4.250000  4.700000  5.875000  5.714286  4.818182 
dram[4]:  2.866667  3.000000  3.363636  3.333333  3.333333  3.200000  2.928571  3.066667  3.125000  4.090909  4.153846  4.166667  5.200000  7.000000  5.222222  4.888889 
dram[5]:  2.866667  2.625000  2.444444  4.444445  2.785714  3.444444  3.714286  3.222222  3.615385  3.352941  3.588235  3.769231  6.142857  3.450000  4.083333  4.166667 
dram[6]:  3.142857  3.444444  2.846154  3.222222  3.454545  2.818182  2.900000  2.533333  3.470588  2.700000  3.916667  3.250000  3.437500  4.900000  4.900000  4.500000 
dram[7]:  3.545455  3.076923  3.714286  3.200000  2.500000  3.444444  2.600000  3.416667  4.200000  4.888889  3.687500  3.375000  4.636364  7.800000  4.250000  4.666667 
dram[8]:  3.375000  3.300000  3.000000  4.333333  2.916667  3.500000  3.000000  2.466667  4.181818  3.727273  3.642857  3.666667  4.000000  4.363636  4.333333  5.125000 
dram[9]:  3.222222  3.125000  2.375000  3.083333  2.411765  3.500000  3.090909  3.875000  3.538461  4.000000  3.714286  4.363636  5.222222  4.900000  4.636364  3.846154 
dram[10]:  4.714286  3.230769  2.687500  3.625000  3.727273  3.230769  3.133333  2.304348  2.700000  3.111111  4.600000  4.000000  6.250000  5.000000  3.923077  8.200000 
average row locality = 7596/2155 = 3.524826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         3         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1089
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:      15547     13337      1574      3155      1361      2828      1268      4209      6864      7087      9668     12796     22704     20964     15204     16019
dram[1]:      10539     11178      5520      1770      2796      2468      1748      1370      7279      9622     18596     13351     19727     22303     13392     13982
dram[2]:       8783     12155      7068      2078      6415      1506      1520      4063      6099      6569      9743     15422     21797     20249     18991     21808
dram[3]:      13529     10738      2341      1527      5706      2283      1639      1300      7564      9721     11992     11099     21939     22989     19028     14465
dram[4]:       9739     11453      8201      1907      1821      1777      1566      1234      6702      7392     13175     11062     25753     20663     16537     17610
dram[5]:       9676     10824      1663      1376      3437      1648      4717      1883      7105      6317      9853     11376     20313     14069     15925     15633
dram[6]:      10141     13731      5672      9267      4751      1701      6609      1832      6032      6228     11992     12397     18379     19219     16398     18684
dram[7]:      10668     10380      2167      3856      1308      4053      7047      3046      8537      8152     12300     19219     16143     20899     15676     24681
dram[8]:      12624     11074      1531      1566      1517      4905      2983      1547      7860      8754     11133     10271     20665     17109     19675     18765
dram[9]:      11820     13658      1554      1598      1407      1469      2875      1572      8248     15200     14657     11799     17398     16691     15198     20499
dram[10]:      10855      8230      1548     10772      2360      1321      2741      1053      7415      6847     14136     10869     16352     18222     15414     18808
maximum mf latency per bank:
dram[0]:     230680     18205       358     52123       412     84262       502     73682     17027     27397     10680     73384    195098     13337     18334     18365
dram[1]:      18152     18163    128582       364     42733     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410       496     89547     10607     32067     10648    195109     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497       463      3445       526     10603     10616    151099     10691    463917     13301     18277     18308
dram[5]:      18169     19090      6771       360     78590       441     68354       518     10607     24278     30159     10678     13300     85125     18268     18300
dram[6]:      26395     18183     77721    213540     69001       444     73658     12843     21438     10618     10644     73470    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274       405     73585    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     21091       365       366       460     89441     32701       489     10633     10673     10670     10703    195129     13301    248288     18242
dram[9]:      18177     18204       360       359       402       418     32618       501     10643    230458    195115     10705     13300     13316     18328    180433
dram[10]:      18175     18207       362    258751     32574       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0xc09b8b80, atomic=0 1 entries : 0x7efd2a8d44e0 :  mf: uid=1064119, sid04:w17, part=0, addr=0xc09b8ba0, load , size=32, unknown  status = IN_PARTITION_DRAM (3692723), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3936375 n_nop=3933470 n_act=209 n_pre=193 n_req=708 n_rd=2394 n_write=109 bw_util=0.001272
n_activity=13781 dram_eff=0.3633
bk0: 136a 3935604i bk1: 110a 3935757i bk2: 116a 3935872i bk3: 116a 3935866i bk4: 132a 3935806i bk5: 144a 3935478i bk6: 156a 3935335i bk7: 108a 3935601i bk8: 172a 3935633i bk9: 172a 3935367i bk10: 200a 3935428i bk11: 188a 3935434i bk12: 168a 3935758i bk13: 156a 3935705i bk14: 168a 3935747i bk15: 152a 3935771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.002295
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3936375 n_nop=3933593 n_act=190 n_pre=174 n_req=675 n_rd=2324 n_write=94 bw_util=0.001229
n_activity=13048 dram_eff=0.3706
bk0: 136a 3935656i bk1: 124a 3935666i bk2: 116a 3935807i bk3: 112a 3935865i bk4: 116a 3935799i bk5: 132a 3935747i bk6: 124a 3935538i bk7: 128a 3935522i bk8: 168a 3935599i bk9: 180a 3935445i bk10: 176a 3935687i bk11: 172a 3935606i bk12: 152a 3935898i bk13: 148a 3935799i bk14: 172a 3935703i bk15: 168a 3935617i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00214156
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3936375 n_nop=3933462 n_act=205 n_pre=189 n_req=698 n_rd=2428 n_write=91 bw_util=0.00128
n_activity=14027 dram_eff=0.3592
bk0: 156a 3935437i bk1: 124a 3935792i bk2: 132a 3935673i bk3: 144a 3935642i bk4: 124a 3935777i bk5: 128a 3935654i bk6: 128a 3935601i bk7: 124a 3935584i bk8: 188a 3935515i bk9: 192a 3935340i bk10: 200a 3935510i bk11: 176a 3935485i bk12: 148a 3935921i bk13: 164a 3935688i bk14: 140a 3935996i bk15: 160a 3935754i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00204173
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3936375 n_nop=3933445 n_act=210 n_pre=194 n_req=714 n_rd=2416 n_write=110 bw_util=0.001283
n_activity=14122 dram_eff=0.3577
bk0: 152a 3935487i bk1: 128a 3935644i bk2: 128a 3935821i bk3: 120a 3935774i bk4: 148a 3935621i bk5: 132a 3935623i bk6: 128a 3935692i bk7: 140a 3935375i bk8: 172a 3935664i bk9: 176a 3935327i bk10: 164a 3935782i bk11: 180a 3935566i bk12: 164a 3935775i bk13: 160a 3935684i bk14: 148a 3935887i bk15: 176a 3935591i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00198253
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3936375 n_nop=3933599 n_act=182 n_pre=166 n_req=682 n_rd=2328 n_write=100 bw_util=0.001234
n_activity=12817 dram_eff=0.3789
bk0: 128a 3935657i bk1: 136a 3935659i bk2: 132a 3935845i bk3: 104a 3935901i bk4: 104a 3935933i bk5: 120a 3935824i bk6: 132a 3935569i bk7: 140a 3935413i bk8: 168a 3935535i bk9: 164a 3935546i bk10: 184a 3935569i bk11: 180a 3935495i bk12: 172a 3935727i bk13: 148a 3935764i bk14: 160a 3935781i bk15: 156a 3935683i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00211895
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3936375 n_nop=3933426 n_act=208 n_pre=192 n_req=719 n_rd=2440 n_write=109 bw_util=0.001295
n_activity=14170 dram_eff=0.3598
bk0: 140a 3935634i bk1: 136a 3935558i bk2: 140a 3935608i bk3: 128a 3935810i bk4: 124a 3935718i bk5: 104a 3935805i bk6: 96a 3935811i bk7: 108a 3935693i bk8: 164a 3935720i bk9: 188a 3935407i bk10: 212a 3935483i bk11: 180a 3935507i bk12: 156a 3935892i bk13: 216a 3935240i bk14: 172a 3935702i bk15: 176a 3935575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00224343
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3936375 n_nop=3933507 n_act=203 n_pre=187 n_req=687 n_rd=2388 n_write=90 bw_util=0.001259
n_activity=13869 dram_eff=0.3573
bk0: 144a 3935641i bk1: 112a 3935813i bk2: 128a 3935774i bk3: 108a 3935879i bk4: 128a 3935796i bk5: 112a 3935788i bk6: 112a 3935778i bk7: 128a 3935531i bk8: 192a 3935519i bk9: 180a 3935321i bk10: 172a 3935681i bk11: 188a 3935372i bk12: 188a 3935570i bk13: 164a 3935617i bk14: 168a 3935756i bk15: 164a 3935566i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00206408
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3936375 n_nop=3933607 n_act=183 n_pre=167 n_req=675 n_rd=2324 n_write=94 bw_util=0.001229
n_activity=12720 dram_eff=0.3802
bk0: 136a 3935764i bk1: 136a 3935656i bk2: 92a 3936032i bk3: 104a 3935843i bk4: 144a 3935598i bk5: 108a 3935799i bk6: 132a 3935501i bk7: 136a 3935613i bk8: 148a 3935796i bk9: 148a 3935656i bk10: 204a 3935485i bk11: 192a 3935343i bk12: 172a 3935714i bk13: 144a 3935807i bk14: 172a 3935692i bk15: 156a 3935709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00202471
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3936375 n_nop=3933642 n_act=182 n_pre=166 n_req=660 n_rd=2300 n_write=85 bw_util=0.001212
n_activity=12609 dram_eff=0.3783
bk0: 100a 3935919i bk1: 124a 3935784i bk2: 128a 3935792i bk3: 140a 3935822i bk4: 116a 3935809i bk5: 96a 3935847i bk6: 124a 3935615i bk7: 124a 3935496i bk8: 164a 3935735i bk9: 152a 3935642i bk10: 188a 3935619i bk11: 188a 3935419i bk12: 172a 3935672i bk13: 164a 3935615i bk14: 172a 3935685i bk15: 148a 3935734i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00200083
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3936375 n_nop=3933673 n_act=182 n_pre=166 n_req=653 n_rd=2268 n_write=86 bw_util=0.001196
n_activity=12535 dram_eff=0.3756
bk0: 104a 3935888i bk1: 96a 3935888i bk2: 132a 3935735i bk3: 128a 3935782i bk4: 136a 3935653i bk5: 120a 3935773i bk6: 112a 3935674i bk7: 108a 3935660i bk8: 164a 3935667i bk9: 148a 3935666i bk10: 184a 3935637i bk11: 176a 3935553i bk12: 160a 3935822i bk13: 164a 3935656i bk14: 168a 3935749i bk15: 168a 3935601i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00177066
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3936375 n_nop=3933450 n_act=202 n_pre=186 n_req=725 n_rd=2416 n_write=121 bw_util=0.001289
n_activity=13762 dram_eff=0.3687
bk0: 116a 3935915i bk1: 132a 3935649i bk2: 148a 3935701i bk3: 104a 3935930i bk4: 128a 3935807i bk5: 132a 3935618i bk6: 140a 3935451i bk7: 160a 3935176i bk8: 188a 3935462i bk9: 192a 3935325i bk10: 164a 3935742i bk11: 176a 3935434i bk12: 164a 3935798i bk13: 156a 3935668i bk14: 172a 3935664i bk15: 144a 3935783i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0019523

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3090, Miss = 312, Miss_rate = 0.101, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 3052, Miss = 287, Miss_rate = 0.094, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[2]: Access = 3024, Miss = 290, Miss_rate = 0.096, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 3040, Miss = 291, Miss_rate = 0.096, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 3040, Miss = 304, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 3058, Miss = 303, Miss_rate = 0.099, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3044, Miss = 301, Miss_rate = 0.099, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[7]: Access = 3104, Miss = 303, Miss_rate = 0.098, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 3109, Miss = 295, Miss_rate = 0.095, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 3007, Miss = 287, Miss_rate = 0.095, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 3164, Miss = 301, Miss_rate = 0.095, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 3093, Miss = 309, Miss_rate = 0.100, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 3101, Miss = 308, Miss_rate = 0.099, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 3048, Miss = 289, Miss_rate = 0.095, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 3072, Miss = 300, Miss_rate = 0.098, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3030, Miss = 281, Miss_rate = 0.093, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 3196, Miss = 291, Miss_rate = 0.091, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 2957, Miss = 284, Miss_rate = 0.096, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 2977, Miss = 290, Miss_rate = 0.097, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 2961, Miss = 277, Miss_rate = 0.094, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 3069, Miss = 305, Miss_rate = 0.099, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[21]: Access = 3010, Miss = 299, Miss_rate = 0.099, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 67246
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0968
L2_total_cache_pending_hits = 12283
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46176
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12131
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2239
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 63722
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3328
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=131725
icnt_total_pkts_simt_to_mem=70574
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.03488
	minimum = 6
	maximum = 28
Network latency average = 7.02718
	minimum = 6
	maximum = 24
Slowest packet = 103721
Flit latency average = 6.58835
	minimum = 6
	maximum = 24
Slowest flit = 155972
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000327273
	minimum = 0.000202053 (at node 2)
	maximum = 0.000419933 (at node 38)
Accepted packet rate average = 0.000327273
	minimum = 0.000202053 (at node 2)
	maximum = 0.000419933 (at node 38)
Injected flit rate average = 0.000491406
	minimum = 0.000208911 (at node 2)
	maximum = 0.000805574 (at node 38)
Accepted flit rate average= 0.000491406
	minimum = 0.000394083 (at node 43)
	maximum = 0.000691095 (at node 26)
Injected packet length average = 1.50152
Accepted packet length average = 1.50152
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.896 (7 samples)
	minimum = 6 (7 samples)
	maximum = 58.2857 (7 samples)
Network latency average = 9.52341 (7 samples)
	minimum = 6 (7 samples)
	maximum = 44 (7 samples)
Flit latency average = 9.28426 (7 samples)
	minimum = 6 (7 samples)
	maximum = 43.2857 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0200111 (7 samples)
	minimum = 0.0168217 (7 samples)
	maximum = 0.0269975 (7 samples)
Accepted packet rate average = 0.0200111 (7 samples)
	minimum = 0.0168217 (7 samples)
	maximum = 0.0269975 (7 samples)
Injected flit rate average = 0.0300763 (7 samples)
	minimum = 0.016903 (7 samples)
	maximum = 0.05088 (7 samples)
Accepted flit rate average = 0.0300763 (7 samples)
	minimum = 0.0225783 (7 samples)
	maximum = 0.039735 (7 samples)
Injected packet size average = 1.50298 (7 samples)
Accepted packet size average = 1.50298 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 27 min, 21 sec (1641 sec)
gpgpu_simulation_rate = 20264 (inst/sec)
gpgpu_simulation_rate = 2250 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3884
gpu_sim_insn = 4456084
gpu_ipc =    1147.2925
gpu_tot_sim_cycle = 3918758
gpu_tot_sim_insn = 37710115
gpu_tot_ipc =       9.6230
gpu_tot_issued_cta = 4088
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14489
partiton_reqs_in_parallel = 85448
partiton_reqs_in_parallel_total    = 46638085
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.9230
partiton_reqs_in_parallel_util = 85448
partiton_reqs_in_parallel_util_total    = 46638085
gpu_sim_cycle_parition_util = 3884
gpu_tot_sim_cycle_parition_util    = 2119922
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 11731
partiton_replys_in_parallel_total    = 67246
L2_BW  =     286.2799 GB/Sec
L2_BW_total  =       1.9102 GB/Sec
gpu_total_sim_rate=22785

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 709131
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0078
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 392448
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0046
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 390656
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 703635
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 392448
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 709131
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
949, 949, 948, 964, 948, 949, 1197, 964, 949, 979, 949, 949, 1238, 964, 964, 964, 1173, 857, 857, 872, 857, 857, 857, 887, 872, 872, 857, 872, 857, 857, 857, 857, 738, 738, 738, 723, 723, 723, 972, 723, 723, 960, 723, 893, 738, 723, 738, 723, 1102, 719, 704, 704, 704, 704, 719, 704, 704, 704, 719, 719, 704, 719, 704, 704, 
gpgpu_n_tot_thrd_icount = 41197216
gpgpu_n_tot_w_icount = 1287413
gpgpu_n_stall_shd_mem = 7289
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 71893
gpgpu_n_mem_write_global = 6888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2098103
gpgpu_n_store_insn = 7050
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12558336
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1291
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1112
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:171347	W0_Idle:103758589	W0_Scoreboard:10036022	W1:44259	W2:642	W3:0	W4:48	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1242464
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 575144 {8:71893,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 275520 {40:6888,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2876648 {40:71880,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 55104 {8:6888,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 463917 
averagemflatency = 1006 
max_icnt2mem_latency = 463686 
max_icnt2sh_latency = 3918757 
mrq_lat_table:4959 	270 	278 	1274 	338 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62658 	11227 	36 	0 	902 	136 	2579 	1213 	7 	24 	26 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	43705 	1088 	338 	230 	28571 	144 	11 	0 	0 	902 	136 	2579 	1213 	7 	24 	26 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	57662 	10041 	3855 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	6322 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	471 	73 	2 	7 	10 	7 	17 	17 	8 	12 	10 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    886763    888135    888709    890420    921332    689654    692502    691535    278201    882843    880054    817632    688575    886727    884796    925104 
dram[1]:    890477    692900    896896    888734    816104    884183    890141    922736    799072    891440    924762    496733    887937    885215    883794    880427 
dram[2]:    812510    885571    881654    816943    693105    813829    802529    799367    822978    814102    874065    730750    164840    466819    485654    886890 
dram[3]:    884523    859268    886364    889708    884827    887892    886438    888397    908434    813138    888862    813348    883611    867269    831484    889921 
dram[4]:    881674    901646    924270    730712    188331    885187    812437    906955    691013    892880    812588    920424    884679    190424    252585    891726 
dram[5]:    816972    872106    850230    921836    803646    880864    888856    886023    926020    885039    919576    907994    883928    692297    902785    815144 
dram[6]:    815166    901363    884467    890098    815085    799160    815407    848620    817480    813350    894108    815985    696908    875795    885656    899140 
dram[7]:    698184    691540    206112    893095    882439    708246    887785    894196    730224    815226    885985    919536    923633    495403    887158    884032 
dram[8]:    889033    886074    873062    888854    886239    693905    812147    882912    884725    886524    885335    882807    696923    902454    814246    887645 
dram[9]:    891462    210163    800741    811355    797090    692946    916805    197815    691213    889157    693941    691519    886290    833326    691534    889606 
dram[10]:    890676    689042    693967    879240    696002    881645    800783    815112    883198    886271    890745    886031    870037    882972    884974    889019 
average row accesses per activate:
dram[0]:  2.529412  2.583333  3.500000  3.400000  3.727273  2.722222  2.238095  2.727273  3.642857  2.789474  3.388889  4.000000  4.800000  4.666667  4.700000  8.800000 
dram[1]:  2.500000  2.642857  3.083333  3.100000  3.181818  3.363636  2.666667  3.000000  3.400000  2.823529  3.916667  5.000000  7.333333  5.571429  4.416667  5.200000 
dram[2]:  2.086957  3.777778  2.437500  2.933333  3.166667  2.642857  2.714286  2.916667  3.235294  3.294118  3.866667  3.500000  6.666667  5.875000  7.400000  5.375000 
dram[3]:  2.631579  3.000000  2.916667  3.083333  2.500000  2.800000  2.692308  2.368421  3.846154  2.736842  5.111111  4.250000  4.700000  5.875000  5.714286  4.818182 
dram[4]:  2.866667  3.000000  3.363636  3.333333  3.333333  3.200000  2.928571  3.066667  3.125000  4.090909  4.153846  4.166667  5.200000  7.000000  5.222222  4.888889 
dram[5]:  2.866667  2.625000  2.444444  4.444445  2.785714  3.444444  3.714286  3.222222  3.615385  3.352941  3.588235  3.769231  6.142857  3.450000  4.083333  4.166667 
dram[6]:  3.142857  3.444444  2.846154  3.222222  3.454545  2.818182  2.900000  2.533333  3.470588  2.700000  3.916667  3.250000  3.437500  4.900000  4.900000  4.500000 
dram[7]:  3.545455  3.076923  3.714286  3.200000  2.500000  3.444444  2.600000  3.416667  4.200000  4.888889  3.687500  3.375000  4.636364  7.800000  4.250000  4.666667 
dram[8]:  3.375000  3.300000  3.000000  4.333333  2.916667  3.500000  3.000000  2.466667  4.181818  3.727273  3.642857  3.666667  4.000000  4.363636  4.333333  5.125000 
dram[9]:  3.222222  3.125000  2.375000  3.083333  2.411765  3.500000  3.090909  3.875000  3.538461  4.000000  3.714286  4.363636  5.222222  4.900000  4.636364  3.846154 
dram[10]:  4.714286  3.230769  2.687500  3.625000  3.727273  3.230769  3.133333  2.304348  2.700000  3.111111  4.600000  4.000000  6.250000  5.000000  3.923077  8.200000 
average row locality = 7596/2155 = 3.524826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         3         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1089
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:      15593     13417      1629      3218      1651      3041      1540      4608      7098      7321      9873     13049     22947     21261     15443     16307
dram[1]:      10642     11221      5561      1861      3067      2800      2064      1692      7499      9864     18866     13645     20005     22584     13645     14220
dram[2]:       8833     12262      7122      2147      6661      1769      1840      4389      6325      6794      9970     15655     22118     20503     19319     22105
dram[3]:      13571     10787      2420      1556      5956      2527      2003      1574      7834      9957     12233     11347     22169     23230     19315     14686
dram[4]:       9778     11530      8271      1954      2189      2116      1858      1500      6942      7669     13387     11330     25968     20913     16810     17882
dram[5]:       9736     10862      1702      1437      3726      1985      5182      2300      7367      6515     10056     11618     20580     14240     16185     15864
dram[6]:      10213     13816      5747      9343      5076      2065      7016      2146      6219      6456     12253     12637     18580     19447     16663     18936
dram[7]:      10764     10471      2229      3906      1526      4391      7372      3351      8835      8413     12525     19444     16396     21211     15902     24956
dram[8]:      12726     11194      1570      1627      1785      5227      3338      1893      8188      9071     11394     10501     23292     17338     19885     19030
dram[9]:      11906     13722      1619      1667      1659      1759      3224      1955      8529     15495     14895     12075     17668     16943     15410     20689
dram[10]:      10917      8283      1620     10860      2625      1570      2990      1301      7673      7072     14419     11088     16594     18505     15636     19089
maximum mf latency per bank:
dram[0]:     230680     18205       358     52123       412     84262       502     73682     17027     27397     10680     73384    195098     13337     18334     18365
dram[1]:      18152     18163    128582       364     42733     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410       496     89547     10607     32067     10648    195109     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497       463      3445       526     10603     10616    151099     10691    463917     13301     18277     18308
dram[5]:      18169     19090      6771       360     78590       441     68354       518     10607     24278     30159     10678     13300     85125     18268     18300
dram[6]:      26395     18183     77721    213540     69001       444     73658     12843     21438     10618     10644     73470    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274       405     73585    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     21091       365       366       460     89441     32701       489     10633     10673     10670     10703    195129     13301    248288     18242
dram[9]:      18177     18204       360       359       402       418     32618       501     10643    230458    195115     10705     13300     13316     18328    180433
dram[10]:      18175     18207       362    258751     32574       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3943586 n_nop=3940679 n_act=209 n_pre=193 n_req=708 n_rd=2396 n_write=109 bw_util=0.00127
n_activity=13799 dram_eff=0.3631
bk0: 136a 3942815i bk1: 112a 3942965i bk2: 116a 3943083i bk3: 116a 3943077i bk4: 132a 3943017i bk5: 144a 3942689i bk6: 156a 3942546i bk7: 108a 3942812i bk8: 172a 3942844i bk9: 172a 3942578i bk10: 200a 3942639i bk11: 188a 3942645i bk12: 168a 3942969i bk13: 156a 3942916i bk14: 168a 3942958i bk15: 152a 3942982i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00229081
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3943586 n_nop=3940804 n_act=190 n_pre=174 n_req=675 n_rd=2324 n_write=94 bw_util=0.001226
n_activity=13048 dram_eff=0.3706
bk0: 136a 3942867i bk1: 124a 3942877i bk2: 116a 3943018i bk3: 112a 3943076i bk4: 116a 3943010i bk5: 132a 3942958i bk6: 124a 3942749i bk7: 128a 3942733i bk8: 168a 3942810i bk9: 180a 3942656i bk10: 176a 3942898i bk11: 172a 3942817i bk12: 152a 3943109i bk13: 148a 3943010i bk14: 172a 3942914i bk15: 168a 3942828i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00213765
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3943586 n_nop=3940673 n_act=205 n_pre=189 n_req=698 n_rd=2428 n_write=91 bw_util=0.001278
n_activity=14027 dram_eff=0.3592
bk0: 156a 3942648i bk1: 124a 3943003i bk2: 132a 3942884i bk3: 144a 3942853i bk4: 124a 3942988i bk5: 128a 3942865i bk6: 128a 3942812i bk7: 124a 3942795i bk8: 188a 3942726i bk9: 192a 3942551i bk10: 200a 3942721i bk11: 176a 3942696i bk12: 148a 3943132i bk13: 164a 3942899i bk14: 140a 3943207i bk15: 160a 3942965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00203799
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3943586 n_nop=3940656 n_act=210 n_pre=194 n_req=714 n_rd=2416 n_write=110 bw_util=0.001281
n_activity=14122 dram_eff=0.3577
bk0: 152a 3942698i bk1: 128a 3942855i bk2: 128a 3943032i bk3: 120a 3942985i bk4: 148a 3942832i bk5: 132a 3942834i bk6: 128a 3942903i bk7: 140a 3942586i bk8: 172a 3942875i bk9: 176a 3942538i bk10: 164a 3942993i bk11: 180a 3942777i bk12: 164a 3942986i bk13: 160a 3942895i bk14: 148a 3943098i bk15: 176a 3942802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00197891
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3943586 n_nop=3940810 n_act=182 n_pre=166 n_req=682 n_rd=2328 n_write=100 bw_util=0.001231
n_activity=12817 dram_eff=0.3789
bk0: 128a 3942868i bk1: 136a 3942870i bk2: 132a 3943056i bk3: 104a 3943112i bk4: 104a 3943144i bk5: 120a 3943035i bk6: 132a 3942780i bk7: 140a 3942624i bk8: 168a 3942746i bk9: 164a 3942757i bk10: 184a 3942780i bk11: 180a 3942706i bk12: 172a 3942938i bk13: 148a 3942975i bk14: 160a 3942992i bk15: 156a 3942894i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00211508
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3943586 n_nop=3940637 n_act=208 n_pre=192 n_req=719 n_rd=2440 n_write=109 bw_util=0.001293
n_activity=14170 dram_eff=0.3598
bk0: 140a 3942845i bk1: 136a 3942769i bk2: 140a 3942819i bk3: 128a 3943021i bk4: 124a 3942929i bk5: 104a 3943016i bk6: 96a 3943022i bk7: 108a 3942904i bk8: 164a 3942931i bk9: 188a 3942618i bk10: 212a 3942694i bk11: 180a 3942718i bk12: 156a 3943103i bk13: 216a 3942451i bk14: 172a 3942913i bk15: 176a 3942786i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00223933
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3943586 n_nop=3940718 n_act=203 n_pre=187 n_req=687 n_rd=2388 n_write=90 bw_util=0.001257
n_activity=13869 dram_eff=0.3573
bk0: 144a 3942852i bk1: 112a 3943024i bk2: 128a 3942985i bk3: 108a 3943090i bk4: 128a 3943007i bk5: 112a 3942999i bk6: 112a 3942989i bk7: 128a 3942742i bk8: 192a 3942730i bk9: 180a 3942532i bk10: 172a 3942892i bk11: 188a 3942583i bk12: 188a 3942781i bk13: 164a 3942828i bk14: 168a 3942967i bk15: 164a 3942777i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00206031
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3943586 n_nop=3940818 n_act=183 n_pre=167 n_req=675 n_rd=2324 n_write=94 bw_util=0.001226
n_activity=12720 dram_eff=0.3802
bk0: 136a 3942975i bk1: 136a 3942867i bk2: 92a 3943243i bk3: 104a 3943054i bk4: 144a 3942809i bk5: 108a 3943010i bk6: 132a 3942712i bk7: 136a 3942824i bk8: 148a 3943007i bk9: 148a 3942867i bk10: 204a 3942696i bk11: 192a 3942554i bk12: 172a 3942925i bk13: 144a 3943018i bk14: 172a 3942903i bk15: 156a 3942920i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.002021
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3943586 n_nop=3940853 n_act=182 n_pre=166 n_req=660 n_rd=2300 n_write=85 bw_util=0.00121
n_activity=12609 dram_eff=0.3783
bk0: 100a 3943130i bk1: 124a 3942995i bk2: 128a 3943003i bk3: 140a 3943033i bk4: 116a 3943020i bk5: 96a 3943058i bk6: 124a 3942826i bk7: 124a 3942707i bk8: 164a 3942946i bk9: 152a 3942853i bk10: 188a 3942830i bk11: 188a 3942630i bk12: 172a 3942883i bk13: 164a 3942826i bk14: 172a 3942896i bk15: 148a 3942945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00199717
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3943586 n_nop=3940884 n_act=182 n_pre=166 n_req=653 n_rd=2268 n_write=86 bw_util=0.001194
n_activity=12535 dram_eff=0.3756
bk0: 104a 3943099i bk1: 96a 3943099i bk2: 132a 3942946i bk3: 128a 3942993i bk4: 136a 3942864i bk5: 120a 3942984i bk6: 112a 3942885i bk7: 108a 3942871i bk8: 164a 3942878i bk9: 148a 3942877i bk10: 184a 3942848i bk11: 176a 3942764i bk12: 160a 3943033i bk13: 164a 3942867i bk14: 168a 3942960i bk15: 168a 3942812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176743
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3943586 n_nop=3940661 n_act=202 n_pre=186 n_req=725 n_rd=2416 n_write=121 bw_util=0.001287
n_activity=13762 dram_eff=0.3687
bk0: 116a 3943126i bk1: 132a 3942860i bk2: 148a 3942912i bk3: 104a 3943141i bk4: 128a 3943018i bk5: 132a 3942829i bk6: 140a 3942662i bk7: 160a 3942387i bk8: 188a 3942673i bk9: 192a 3942536i bk10: 164a 3942953i bk11: 176a 3942645i bk12: 164a 3943009i bk13: 156a 3942879i bk14: 172a 3942875i bk15: 144a 3942994i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00194873

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3578, Miss = 312, Miss_rate = 0.087, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 3559, Miss = 287, Miss_rate = 0.081, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[2]: Access = 3524, Miss = 290, Miss_rate = 0.082, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 3548, Miss = 291, Miss_rate = 0.082, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 3540, Miss = 304, Miss_rate = 0.086, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 3566, Miss = 303, Miss_rate = 0.085, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3539, Miss = 301, Miss_rate = 0.085, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[7]: Access = 3590, Miss = 303, Miss_rate = 0.084, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 3590, Miss = 295, Miss_rate = 0.082, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 3498, Miss = 287, Miss_rate = 0.082, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 3653, Miss = 301, Miss_rate = 0.082, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 3573, Miss = 309, Miss_rate = 0.086, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 3600, Miss = 308, Miss_rate = 0.086, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 3538, Miss = 289, Miss_rate = 0.082, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 3571, Miss = 300, Miss_rate = 0.084, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3518, Miss = 281, Miss_rate = 0.080, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 4586, Miss = 291, Miss_rate = 0.063, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 3440, Miss = 284, Miss_rate = 0.083, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 3466, Miss = 290, Miss_rate = 0.084, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 3437, Miss = 277, Miss_rate = 0.081, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 3560, Miss = 305, Miss_rate = 0.086, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[21]: Access = 3503, Miss = 299, Miss_rate = 0.085, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 78977
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0824
L2_total_cache_pending_hits = 12283
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54347
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12131
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5799
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 71893
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6888
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=151627
icnt_total_pkts_simt_to_mem=85865
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.6247
	minimum = 6
	maximum = 346
Network latency average = 9.5904
	minimum = 6
	maximum = 254
Slowest packet = 137865
Flit latency average = 9.446
	minimum = 6
	maximum = 253
Slowest flit = 207366
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0604224
	minimum = 0.046871 (at node 26)
	maximum = 0.178985 (at node 44)
Accepted packet rate average = 0.0604224
	minimum = 0.046871 (at node 26)
	maximum = 0.178985 (at node 44)
Injected flit rate average = 0.0906335
	minimum = 0.0607777 (at node 0)
	maximum = 0.226758 (at node 44)
Accepted flit rate average= 0.0906335
	minimum = 0.0751996 (at node 47)
	maximum = 0.310198 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.8621 (8 samples)
	minimum = 6 (8 samples)
	maximum = 94.25 (8 samples)
Network latency average = 9.53179 (8 samples)
	minimum = 6 (8 samples)
	maximum = 70.25 (8 samples)
Flit latency average = 9.30448 (8 samples)
	minimum = 6 (8 samples)
	maximum = 69.5 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0250625 (8 samples)
	minimum = 0.0205779 (8 samples)
	maximum = 0.045996 (8 samples)
Accepted packet rate average = 0.0250625 (8 samples)
	minimum = 0.0205779 (8 samples)
	maximum = 0.045996 (8 samples)
Injected flit rate average = 0.037646 (8 samples)
	minimum = 0.0223873 (8 samples)
	maximum = 0.0728647 (8 samples)
Accepted flit rate average = 0.037646 (8 samples)
	minimum = 0.0291559 (8 samples)
	maximum = 0.0735429 (8 samples)
Injected packet size average = 1.50208 (8 samples)
Accepted packet size average = 1.50208 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 27 min, 35 sec (1655 sec)
gpgpu_simulation_rate = 22785 (inst/sec)
gpgpu_simulation_rate = 2367 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 878240
gpu_sim_insn = 5111858
gpu_ipc =       5.8206
gpu_tot_sim_cycle = 5024220
gpu_tot_sim_insn = 42821973
gpu_tot_ipc =       8.5231
gpu_tot_issued_cta = 4599
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14489
partiton_reqs_in_parallel = 19321280
partiton_reqs_in_parallel_total    = 46723533
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.1453
partiton_reqs_in_parallel_util = 19321280
partiton_reqs_in_parallel_util_total    = 46723533
gpu_sim_cycle_parition_util = 878240
gpu_tot_sim_cycle_parition_util    = 2123806
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 48888
partiton_replys_in_parallel_total    = 78977
L2_BW  =       5.2762 GB/Sec
L2_BW_total  =       2.4122 GB/Sec
gpu_total_sim_rate=18175

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 874044
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 449680
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 447888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 868548
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 449680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 874044
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1064, 1064, 1234, 1250, 1063, 1064, 1706, 1079, 1064, 1762, 1261, 1509, 1576, 1250, 1224, 1079, 1381, 1221, 1195, 987, 972, 1169, 1366, 1002, 1158, 987, 972, 987, 1314, 1392, 1116, 972, 1076, 853, 853, 1009, 838, 1061, 1087, 838, 1190, 1168, 1154, 1008, 1169, 1257, 1117, 838, 1194, 811, 1019, 796, 796, 796, 811, 1137, 796, 796, 1008, 811, 796, 1033, 796, 796, 
gpgpu_n_tot_thrd_icount = 51067424
gpgpu_n_tot_w_icount = 1595857
gpgpu_n_stall_shd_mem = 8080
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 109457
gpgpu_n_mem_write_global = 18212
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2389360
gpgpu_n_store_insn = 18412
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14389760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2082
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1112
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:196804	W0_Idle:125634913	W0_Scoreboard:36754373	W1:184376	W2:5479	W3:0	W4:54	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1405948
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 875656 {8:109457,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 728480 {40:18212,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4400648 {40:109138,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 145696 {8:18212,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 463917 
averagemflatency = 1091 
max_icnt2mem_latency = 463686 
max_icnt2sh_latency = 5024219 
mrq_lat_table:11914 	279 	286 	4016 	398 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	106683 	15427 	36 	0 	912 	157 	2618 	1276 	163 	277 	147 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	85897 	1161 	338 	230 	34531 	144 	11 	0 	0 	912 	157 	2618 	1276 	163 	277 	147 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	94998 	10269 	3855 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	7777 	9869 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1870 	94 	7 	29 	48 	79 	98 	94 	34 	12 	10 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    886763    888135    888709    890420    921332    689654    692502    691535    278201    882843    880054    817632    688575    886727    884796    925104 
dram[1]:    890477    692900    896896    888734    816104    884183    890141    922736    799072    891440    924762    496733    887937    885215    883794    880427 
dram[2]:    812510    885571    881654    816943    693105    813829    802529    799367    822978    814102    874065    730750    164840    466819    485654    886890 
dram[3]:    884523    859268    886364    889708    884827    887892    886438    888397    908434    813138    888862    813348    883611    867269    831484    889921 
dram[4]:    881674    901646    924270    730712    188331    885187    812437    906955    691013    892880    812588    920424    884679    190424    252585    891726 
dram[5]:    816972    872106    850230    921836    803646    880864    888856    886023    926020    885039    919576    907994    883928    692297    902785    815144 
dram[6]:    815166    901363    884467    890098    815085    799160    815407    848620    817480    813350    894108    815985    696908    875795    885656    899140 
dram[7]:    698184    691540    206112    893095    882439    708246    887785    894196    730224    815226    885985    919536    923633    495403    887158    884032 
dram[8]:    889033    886074    873062    888854    886239    693905    812147    882912    884725    886524    885335    882807    696923    902454    814246    887645 
dram[9]:    891462    210163    800741    811355    797090    692946    916805    197815    691213    889157    693941    691519    886290    833326    691534    889606 
dram[10]:    890676    689042    693967    879240    696002    881645    800783    815112    883198    886271    890745    886031    870037    882972    884974    889019 
average row accesses per activate:
dram[0]:  1.942308  2.289474  2.152174  2.277778  2.605263  2.104167  2.040816  2.190476  2.255319  2.017544  2.296296  2.510638  2.828571  2.465116  2.705882  2.969697 
dram[1]:  2.046512  1.914894  2.146342  2.071429  2.045455  2.150000  2.357143  2.400000  2.270833  2.431818  2.404255  2.967742  3.031250  2.526316  2.916667  3.310345 
dram[2]:  1.854545  2.484848  1.955556  1.978723  2.166667  2.250000  2.039216  1.956522  2.476191  2.265306  2.456522  2.333333  2.800000  2.848485  2.580645  2.714286 
dram[3]:  1.980769  2.162162  2.051282  2.000000  1.870370  2.536585  2.066667  2.230769  2.700000  2.120690  2.444444  2.380952  2.500000  2.604651  2.769231  2.621622 
dram[4]:  2.086957  2.400000  2.085106  1.888889  2.257143  2.238095  2.292683  2.166667  2.309524  2.309524  2.428571  2.312500  3.142857  2.939394  2.783784  2.628572 
dram[5]:  2.139535  2.081633  1.960000  2.696970  2.170213  2.395349  2.122449  2.075000  2.148148  2.350000  2.408163  2.404762  2.794118  2.547619  2.600000  2.717949 
dram[6]:  2.300000  2.045455  2.348837  2.200000  2.292683  2.208333  2.139535  1.965517  2.300000  2.086207  2.100000  2.291667  2.456522  2.540540  2.622222  2.722222 
dram[7]:  2.264706  2.425000  2.285714  2.022222  1.861538  2.216216  2.205128  2.648649  2.472222  2.386364  2.346939  2.361702  2.810811  3.225806  2.488372  2.410256 
dram[8]:  1.882353  2.238095  2.022727  2.733333  1.933333  2.173913  2.000000  1.938776  2.272727  2.109091  2.571429  2.769231  2.852941  2.702703  2.756757  3.433333 
dram[9]:  2.256410  1.979167  1.918367  1.920000  2.102041  2.285714  2.270270  2.324324  2.142857  2.272727  2.404762  2.916667  2.967742  2.861111  2.717949  2.560976 
dram[10]:  2.750000  2.090909  1.975000  2.000000  2.414634  2.536585  2.265306  2.125000  2.120000  2.333333  2.575000  2.604651  2.909091  3.032258  2.727273  2.939394 
average row locality = 17370/7442 = 2.334050
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        27        24        27        21        29        29        28        25        26        32        34        30        26        28        23        26 
dram[1]:        24        22        24        23        22        21        27        26        28        26        28        20        27        24        32        28 
dram[2]:        26        20        21        20        24        24        29        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        16        18        26        27        24        24        29        30        28        21        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        28        25        23        26        34        29        19        28        21        28        22        25        28        33        29 
dram[6]:        23        22        29        16        25        30        23        31        30        32        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        19        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        28        23        24        29        27        29        26        27        29        30 
dram[9]:        22        24        24        24        30        27        23        23        23        24        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        29        30        24        30        25        28        26        26        23        27 
total reads: 4459
bank skew: 34/16 = 2.12
chip skew: 435/370 = 1.18
average mf latency per bank:
dram[0]:      10830      7837      3811      7078      1667      5090      2655      4018      5048      4388      6040     10655     13572      9653     10673     10644
dram[1]:       6235      7657      9821      3531      2897      1914      6214      1048      5947      7570     12020      9434     12671     13143      9938     10162
dram[2]:       6320      8105      9237     10520      4946      8414      4294      5746      6702      4416      9160     12139     13754     12953     15234     14673
dram[3]:      12423      8066      3022      7142      5962      2331      4308      1574      5412      8240      8275      9746     14737     13193      9083     13959
dram[4]:      10167      7579      7284     11482      4211      6932      6194      2091      6972      6404      9555      6608     20677     12590     14075     10681
dram[5]:       7281      6586      5734      6824      5575      1379      4504      6267      6135      6986      8403      7379     12771     12666     13173     10143
dram[6]:       9343      9110      6559      6302      9205      3034      4433      4082      6373      5495      9567     11530     11463     15031     13693     11064
dram[7]:       6673     11860      1172      1843      3003      8006      6086      5829      7308      5475      8817     12849     14680     10873     12193     12940
dram[8]:       7120      8451      3232      7495      5954      3505      2314      5781      8615      5118      5761      6406     18504     12711     13042      9298
dram[9]:       5472      8209      6623      4912      3868      6461      3148      3512      6241      7538      8841      8209     10888     11517     14248     13877
dram[10]:       5675      6074      3989      7953      7891      1481      6146      5234      6086      5510      8258      8352     16064     11143      9588     11163
maximum mf latency per bank:
dram[0]:     230680     98984    138012    114650     39319    156297     86001     88700     57460     73127     96465    158748    195098     49642    135473    114433
dram[1]:      86111     96541    158748    137905    117258     31869     93864       492    151045    161368    248804    143120    148418    130159    124919    109554
dram[2]:      98974     96383    213550    158790    156241    158358    153693    158719     99021     54867    124690    195109    101665    150907    161389    230279
dram[3]:     257915    106853    117086    148492    193082     88672    150894     23587    150960    171042    138050    156083    157904    208804    109447    156115
dram[4]:     119963     99161    240381    150973    145895    158718    161427     80916    161388    122456    151099    114578    463917    101520    153571    156203
dram[5]:      63654    161328    158684    156202    158370     46946    143301    153696    119851    163419    158803     70511    140488    140642    153508    132853
dram[6]:     119964    104339    114579    213540    145736    153512     73658     99074    161371     57410    122330    153561    143804    153512    151017    135518
dram[7]:      57371    150907       363     67274    158848    166628    219375    130357    122335    122380    137045    248157    150997    150175    163978    257910
dram[8]:     104213     98807    119800    138086    166636    130256     36743    101577    161388     99026     10670     70418    195129    153508    248288    135394
dram[9]:      96456    112048    140699    117250    166589    163966    122557     99044    135376    230458    195115    114645     73147    158159    161328    180433
dram[10]:      99125    145812    119853    258751    158359     49614    122480    143290    122418     88386     85985    138000    158571    117263     23777    101675
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5574348 n_nop=5567793 n_act=700 n_pre=684 n_req=1619 n_rd=4736 n_write=435 bw_util=0.001855
n_activity=40638 dram_eff=0.2545
bk0: 296a 5572286i bk1: 252a 5572683i bk2: 288a 5572479i bk3: 244a 5572849i bk4: 280a 5572696i bk5: 288a 5572353i bk6: 288a 5572251i bk7: 268a 5572359i bk8: 320a 5572422i bk9: 332a 5571956i bk10: 360a 5572040i bk11: 352a 5572086i bk12: 292a 5572711i bk13: 312a 5572370i bk14: 276a 5572783i bk15: 288a 5572659i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00254218
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5574348 n_nop=5568126 n_act=644 n_pre=628 n_req=1539 n_rd=4548 n_write=402 bw_util=0.001776
n_activity=37861 dram_eff=0.2615
bk0: 256a 5572621i bk1: 272a 5572464i bk2: 256a 5572675i bk3: 256a 5572663i bk4: 272a 5572532i bk5: 260a 5572601i bk6: 288a 5572406i bk7: 280a 5572393i bk8: 324a 5572321i bk9: 324a 5572280i bk10: 340a 5572330i bk11: 288a 5572676i bk12: 280a 5572844i bk13: 288a 5572608i bk14: 292a 5572707i bk15: 272a 5572810i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00235454
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc09a9b80, atomic=0 1 entries : 0x7efd2cf8e6e0 :  mf: uid=1477328, sid01:w37, part=2, addr=0xc09a9bc0, load , size=32, unknown  status = IN_PARTITION_DRAM (5024219), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5574348 n_nop=5567955 n_act=676 n_pre=660 n_req=1542 n_rd=4687 n_write=370 bw_util=0.001814
n_activity=39683 dram_eff=0.2549
bk0: 304a 5572243i bk1: 248a 5572837i bk2: 268a 5572602i bk3: 292a 5572497i bk4: 268a 5572611i bk5: 300a 5572430i bk6: 300a 5572190i bk7: 272a 5572319i bk8: 324a 5572500i bk9: 336a 5572099i bk10: 344a 5572313i bk11: 308a 5572403i bk12: 292a 5572754i bk13: 283a 5572681i bk14: 256a 5573033i bk15: 292a 5572705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00224188
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5574348 n_nop=5567818 n_act=693 n_pre=677 n_req=1590 n_rd=4760 n_write=400 bw_util=0.001851
n_activity=40568 dram_eff=0.2544
bk0: 304a 5572266i bk1: 244a 5572723i bk2: 256a 5572798i bk3: 264a 5572659i bk4: 300a 5572286i bk5: 308a 5572479i bk6: 276a 5572461i bk7: 252a 5572523i bk8: 316a 5572555i bk9: 372a 5571842i bk10: 328a 5572403i bk11: 316a 5572431i bk12: 300a 5572641i bk13: 320a 5572336i bk14: 308a 5572575i bk15: 296a 5572611i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00216994
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5574348 n_nop=5568055 n_act=653 n_pre=637 n_req=1538 n_rd=4620 n_write=383 bw_util=0.001795
n_activity=38260 dram_eff=0.2615
bk0: 288a 5572499i bk1: 256a 5572758i bk2: 300a 5572518i bk3: 272a 5572609i bk4: 236a 5572911i bk5: 292a 5572539i bk6: 272a 5572467i bk7: 288a 5572157i bk8: 292a 5572521i bk9: 300a 5572390i bk10: 368a 5572178i bk11: 340a 5572104i bk12: 260a 5572962i bk13: 280a 5572652i bk14: 304a 5572621i bk15: 272a 5572656i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00225354
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5574348 n_nop=5567727 n_act=699 n_pre=683 n_req=1627 n_rd=4816 n_write=423 bw_util=0.00188
n_activity=40963 dram_eff=0.2558
bk0: 268a 5572571i bk1: 296a 5572301i bk2: 292a 5572411i bk3: 264a 5572858i bk4: 304a 5572452i bk5: 276a 5572434i bk6: 300a 5572191i bk7: 256a 5572506i bk8: 352a 5572146i bk9: 292a 5572515i bk10: 360a 5572246i bk11: 316a 5572356i bk12: 280a 5572798i bk13: 316a 5572392i bk14: 336a 5572358i bk15: 308a 5572478i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00247114
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5574348 n_nop=5567626 n_act=722 n_pre=706 n_req=1640 n_rd=4872 n_write=422 bw_util=0.001899
n_activity=41806 dram_eff=0.2533
bk0: 276a 5572613i bk1: 272a 5572519i bk2: 288a 5572535i bk3: 244a 5572851i bk4: 276a 5572652i bk5: 304a 5572256i bk6: 276a 5572458i bk7: 332a 5571868i bk8: 340a 5572273i bk9: 356a 5571886i bk10: 332a 5572292i bk11: 344a 5572137i bk12: 328a 5572374i bk13: 276a 5572589i bk14: 340a 5572382i bk15: 288a 5572506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00240961
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5574348 n_nop=5567993 n_act=658 n_pre=642 n_req=1557 n_rd=4664 n_write=391 bw_util=0.001814
n_activity=38434 dram_eff=0.263
bk0: 232a 5572884i bk1: 284a 5572533i bk2: 244a 5572934i bk3: 268a 5572537i bk4: 352a 5571853i bk5: 252a 5572659i bk6: 264a 5572515i bk7: 284a 5572538i bk8: 276a 5572760i bk9: 316a 5572359i bk10: 356a 5572224i bk11: 340a 5572144i bk12: 300a 5572659i bk13: 288a 5572704i bk14: 312a 5572504i bk15: 296a 5572570i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00225569
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5574348 n_nop=5567923 n_act=676 n_pre=660 n_req=1579 n_rd=4680 n_write=409 bw_util=0.001826
n_activity=39578 dram_eff=0.2572
bk0: 292a 5572370i bk1: 284a 5572512i bk2: 268a 5572632i bk3: 248a 5572968i bk4: 268a 5572618i bk5: 284a 5572367i bk6: 296a 5572138i bk7: 288a 5572178i bk8: 304a 5572500i bk9: 348a 5571984i bk10: 324a 5572471i bk11: 316a 5572395i bk12: 284a 5572798i bk13: 292a 5572562i bk14: 292a 5572670i bk15: 292a 5572697i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00227058
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5574348 n_nop=5568017 n_act=669 n_pre=653 n_req=1559 n_rd=4600 n_write=409 bw_util=0.001797
n_activity=38866 dram_eff=0.2578
bk0: 264a 5572697i bk1: 284a 5572362i bk2: 280a 5572485i bk3: 288a 5572368i bk4: 292a 5572363i bk5: 276a 5572471i bk6: 244a 5572627i bk7: 252a 5572519i bk8: 328a 5572316i bk9: 304a 5572348i bk10: 312a 5572541i bk11: 312a 5572475i bk12: 272a 5572934i bk13: 296a 5572614i bk14: 300a 5572641i bk15: 296a 5572497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00218537
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5574348 n_nop=5567983 n_act=653 n_pre=637 n_req=1580 n_rd=4660 n_write=415 bw_util=0.001821
n_activity=38470 dram_eff=0.2638
bk0: 248a 5572884i bk1: 276a 5572464i bk2: 252a 5572839i bk3: 268a 5572629i bk4: 280a 5572590i bk5: 288a 5572461i bk6: 328a 5572129i bk7: 288a 5572163i bk8: 328a 5572321i bk9: 356a 5572019i bk10: 312a 5572531i bk11: 336a 5572206i bk12: 280a 5572806i bk13: 272a 5572722i bk14: 268a 5572851i bk15: 280a 5572665i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00219918

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5846, Miss = 600, Miss_rate = 0.103, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 5673, Miss = 584, Miss_rate = 0.103, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[2]: Access = 5765, Miss = 577, Miss_rate = 0.100, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[3]: Access = 5544, Miss = 560, Miss_rate = 0.101, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[4]: Access = 5883, Miss = 589, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 5849, Miss = 583, Miss_rate = 0.100, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 5696, Miss = 597, Miss_rate = 0.105, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[7]: Access = 5939, Miss = 593, Miss_rate = 0.100, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 5845, Miss = 580, Miss_rate = 0.099, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 5747, Miss = 575, Miss_rate = 0.100, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 5990, Miss = 623, Miss_rate = 0.104, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[11]: Access = 5749, Miss = 581, Miss_rate = 0.101, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[12]: Access = 5978, Miss = 614, Miss_rate = 0.103, Pending_hits = 578, Reservation_fails = 0
L2_cache_bank[13]: Access = 5799, Miss = 604, Miss_rate = 0.104, Pending_hits = 566, Reservation_fails = 0
L2_cache_bank[14]: Access = 5720, Miss = 584, Miss_rate = 0.102, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 5671, Miss = 582, Miss_rate = 0.103, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 6874, Miss = 582, Miss_rate = 0.085, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[17]: Access = 5655, Miss = 588, Miss_rate = 0.104, Pending_hits = 546, Reservation_fails = 0
L2_cache_bank[18]: Access = 5582, Miss = 573, Miss_rate = 0.103, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[19]: Access = 5517, Miss = 577, Miss_rate = 0.105, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 5761, Miss = 574, Miss_rate = 0.100, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[21]: Access = 5782, Miss = 591, Miss_rate = 0.102, Pending_hits = 557, Reservation_fails = 0
L2_total_cache_accesses = 127865
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.1010
L2_total_cache_pending_hits = 12295
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 88865
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12138
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13753
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109457
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18212
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=238749
icnt_total_pkts_simt_to_mem=146077
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.85386
	minimum = 6
	maximum = 28
Network latency average = 6.85231
	minimum = 6
	maximum = 26
Slowest packet = 243761
Flit latency average = 6.34689
	minimum = 6
	maximum = 25
Slowest flit = 366572
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00111332
	minimum = 0.000687171 (at node 24)
	maximum = 0.00135385 (at node 40)
Accepted packet rate average = 0.00111332
	minimum = 0.000687171 (at node 24)
	maximum = 0.00135385 (at node 40)
Injected flit rate average = 0.00167761
	minimum = 0.000835194 (at node 24)
	maximum = 0.00244296 (at node 35)
Accepted flit rate average= 0.00167761
	minimum = 0.00125535 (at node 24)
	maximum = 0.00239286 (at node 8)
Injected packet length average = 1.50685
Accepted packet length average = 1.50685
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.4167 (9 samples)
	minimum = 6 (9 samples)
	maximum = 86.8889 (9 samples)
Network latency average = 9.23407 (9 samples)
	minimum = 6 (9 samples)
	maximum = 65.3333 (9 samples)
Flit latency average = 8.97586 (9 samples)
	minimum = 6 (9 samples)
	maximum = 64.5556 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0224015 (9 samples)
	minimum = 0.0183678 (9 samples)
	maximum = 0.0410357 (9 samples)
Accepted packet rate average = 0.0224015 (9 samples)
	minimum = 0.0183678 (9 samples)
	maximum = 0.0410357 (9 samples)
Injected flit rate average = 0.0336495 (9 samples)
	minimum = 0.0199927 (9 samples)
	maximum = 0.06504 (9 samples)
Accepted flit rate average = 0.0336495 (9 samples)
	minimum = 0.0260559 (9 samples)
	maximum = 0.0656374 (9 samples)
Injected packet size average = 1.50211 (9 samples)
Accepted packet size average = 1.50211 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 39 min, 16 sec (2356 sec)
gpgpu_simulation_rate = 18175 (inst/sec)
gpgpu_simulation_rate = 2132 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 7772
gpu_sim_insn = 4498644
gpu_ipc =     578.8271
gpu_tot_sim_cycle = 5254142
gpu_tot_sim_insn = 47320617
gpu_tot_ipc =       9.0063
gpu_tot_issued_cta = 5110
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14496
partiton_reqs_in_parallel = 170984
partiton_reqs_in_parallel_total    = 66044813
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.6026
partiton_reqs_in_parallel_util = 170984
partiton_reqs_in_parallel_util_total    = 66044813
gpu_sim_cycle_parition_util = 7772
gpu_tot_sim_cycle_parition_util    = 3002046
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 23703
partiton_replys_in_parallel_total    = 127865
L2_BW  =     289.0717 GB/Sec
L2_BW_total  =       2.7343 GB/Sec
gpu_total_sim_rate=19832

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 975204
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 490560
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 488768
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 969708
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 490560
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 975204
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1199, 1214, 1384, 1415, 1168, 1244, 1856, 1229, 1184, 1912, 1396, 1659, 1696, 1415, 1359, 1214, 1480, 1350, 1309, 1101, 1071, 1313, 1480, 1101, 1302, 1086, 1116, 1131, 1428, 1521, 1215, 1101, 1190, 952, 937, 1123, 937, 1175, 1201, 952, 1304, 1282, 1283, 1137, 1283, 1386, 1216, 967, 1323, 940, 1118, 880, 880, 880, 925, 1236, 925, 910, 1137, 895, 925, 1162, 910, 895, 
gpgpu_n_tot_thrd_icount = 57142656
gpgpu_n_tot_w_icount = 1785708
gpgpu_n_stall_shd_mem = 125625
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 117628
gpgpu_n_mem_write_global = 33744
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2650804
gpgpu_n_store_insn = 39148
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15697920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 118957
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1782
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:384242	W0_Idle:125669222	W0_Scoreboard:36801044	W1:215187	W2:15236	W3:1881	W4:324	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1553080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 941024 {8:117628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1349760 {40:33744,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4727488 {40:117309,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 269952 {8:33744,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 463917 
averagemflatency = 951 
max_icnt2mem_latency = 463686 
max_icnt2sh_latency = 5254141 
mrq_lat_table:11914 	279 	286 	4016 	398 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	128642 	17083 	115 	9 	912 	157 	2618 	1276 	163 	277 	147 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	90216 	2099 	1746 	5644 	44272 	1881 	119 	33 	5 	912 	157 	2618 	1276 	163 	277 	147 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	102127 	11288 	3878 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	7777 	25401 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1886 	94 	7 	29 	48 	79 	98 	94 	34 	12 	10 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    886763    888135    888709    890420    921332    689654    692502    691535    278201    882843    880054    817632    688575    886727    884796    925104 
dram[1]:    890477    692900    896896    888734    816104    884183    890141    922736    799072    891440    924762    496733    887937    885215    883794    880427 
dram[2]:    812510    885571    881654    816943    693105    813829    802529    799367    822978    814102    874065    730750    164840    466819    485654    886890 
dram[3]:    884523    859268    886364    889708    884827    887892    886438    888397    908434    813138    888862    813348    883611    867269    831484    889921 
dram[4]:    881674    901646    924270    730712    188331    885187    812437    906955    691013    892880    812588    920424    884679    190424    252585    891726 
dram[5]:    816972    872106    850230    921836    803646    880864    888856    886023    926020    885039    919576    907994    883928    692297    902785    815144 
dram[6]:    815166    901363    884467    890098    815085    799160    815407    848620    817480    813350    894108    815985    696908    875795    885656    899140 
dram[7]:    698184    691540    206112    893095    882439    708246    887785    894196    730224    815226    885985    919536    923633    495403    887158    884032 
dram[8]:    889033    886074    873062    888854    886239    693905    812147    882912    884725    886524    885335    882807    696923    902454    814246    887645 
dram[9]:    891462    210163    800741    811355    797090    692946    916805    197815    691213    889157    693941    691519    886290    833326    691534    889606 
dram[10]:    890676    689042    693967    879240    696002    881645    800783    815112    883198    886271    890745    886031    870037    882972    884974    889019 
average row accesses per activate:
dram[0]:  1.942308  2.289474  2.152174  2.277778  2.605263  2.104167  2.040816  2.190476  2.255319  2.017544  2.296296  2.510638  2.828571  2.465116  2.705882  2.969697 
dram[1]:  2.046512  1.914894  2.146342  2.071429  2.045455  2.150000  2.357143  2.400000  2.270833  2.431818  2.404255  2.967742  3.031250  2.526316  2.916667  3.310345 
dram[2]:  1.854545  2.484848  1.955556  1.978723  2.166667  2.250000  2.039216  1.956522  2.476191  2.265306  2.456522  2.333333  2.800000  2.848485  2.580645  2.714286 
dram[3]:  1.980769  2.162162  2.051282  2.000000  1.870370  2.536585  2.066667  2.230769  2.700000  2.120690  2.444444  2.380952  2.500000  2.604651  2.769231  2.621622 
dram[4]:  2.086957  2.400000  2.085106  1.888889  2.257143  2.238095  2.292683  2.166667  2.309524  2.309524  2.428571  2.312500  3.142857  2.939394  2.783784  2.628572 
dram[5]:  2.139535  2.081633  1.960000  2.696970  2.170213  2.395349  2.122449  2.075000  2.148148  2.350000  2.408163  2.404762  2.794118  2.547619  2.600000  2.717949 
dram[6]:  2.300000  2.045455  2.348837  2.200000  2.292683  2.208333  2.139535  1.965517  2.300000  2.086207  2.100000  2.291667  2.456522  2.540540  2.622222  2.722222 
dram[7]:  2.264706  2.425000  2.285714  2.022222  1.861538  2.216216  2.205128  2.648649  2.472222  2.386364  2.346939  2.361702  2.810811  3.225806  2.488372  2.410256 
dram[8]:  1.882353  2.238095  2.022727  2.733333  1.933333  2.173913  2.000000  1.938776  2.272727  2.109091  2.571429  2.769231  2.852941  2.702703  2.756757  3.433333 
dram[9]:  2.256410  1.979167  1.918367  1.920000  2.102041  2.285714  2.270270  2.324324  2.142857  2.272727  2.404762  2.916667  2.967742  2.861111  2.717949  2.560976 
dram[10]:  2.750000  2.090909  1.975000  2.000000  2.414634  2.536585  2.265306  2.125000  2.120000  2.333333  2.575000  2.604651  2.909091  3.032258  2.727273  2.939394 
average row locality = 17370/7442 = 2.334050
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        27        24        27        21        29        29        28        25        26        32        34        30        26        28        23        26 
dram[1]:        24        22        24        23        22        21        27        26        28        26        28        20        27        24        32        28 
dram[2]:        26        20        21        20        24        24        29        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        16        18        26        27        24        24        29        30        28        21        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        28        25        23        26        34        29        19        28        21        28        22        25        28        33        29 
dram[6]:        23        22        29        16        25        30        23        31        30        32        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        19        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        28        23        24        29        27        29        26        27        29        30 
dram[9]:        22        24        24        24        30        27        23        23        23        24        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        29        30        24        30        25        28        26        26        23        27 
total reads: 4459
bank skew: 34/16 = 2.12
chip skew: 435/370 = 1.18
average mf latency per bank:
dram[0]:      10943      7980      3919      7221      1862      5288      2879      4251      5274      4597      6274     10883     13810      9864     10910     10884
dram[1]:       6358      7804      9955      3679      3092      2107      6437      1268      6186      7837     12255      9743     12918     13394     10150     10397
dram[2]:       6439      8227      9350     10637      5149      8619      4501      5993      6957      4656      9406     12412     13998     13192     15510     14915
dram[3]:      12540      8217      3151      7293      6135      2501      4547      1804      5646      8455      8510     10031     14978     13402      9291     14207
dram[4]:      10300      7693      7387     11603      4448      7139      6401      2310      7250      6694      9782      6862     20937     12820     14286     10932
dram[5]:       7405      6708      5844      6969      5770      1555      4706      6519      6351      7246      8643      7669     13041     12856     13333     10352
dram[6]:       9478      9245      6665      6443      9402      3209      4666      4299      6609      5694      9826     11778     11667     15282     13872     11291
dram[7]:       6822     11984      1333      1963      3161      8226      6342      6052      7611      5718      9062     13111     14929     11113     12446     13209
dram[8]:       7269      8575      3382      7661      6181      3702      2557      6039      8927      5391      6100      6717     27318     13004     13314      9541
dram[9]:       5600      8355      6768      5027      4063      6671      3450      3797      6512      7819      9147      8473     11171     11786     14472     14107
dram[10]:       5840      6224      4155      8110      8099      1677      6342      5455      6341      5750      8535      8611     16292     11412      9847     11378
maximum mf latency per bank:
dram[0]:     230680     98984    138012    114650     39319    156297     86001     88700     57460     73127     96465    158748    195098     49642    135473    114433
dram[1]:      86111     96541    158748    137905    117258     31869     93864       492    151045    161368    248804    143120    148418    130159    124919    109554
dram[2]:      98974     96383    213550    158790    156241    158358    153693    158719     99021     54867    124690    195109    101665    150907    161389    230279
dram[3]:     257915    106853    117086    148492    193082     88672    150894     23587    150960    171042    138050    156083    157904    208804    109447    156115
dram[4]:     119963     99161    240381    150973    145895    158718    161427     80916    161388    122456    151099    114578    463917    101520    153571    156203
dram[5]:      63654    161328    158684    156202    158370     46946    143301    153696    119851    163419    158803     70511    140488    140642    153508    132853
dram[6]:     119964    104339    114579    213540    145736    153512     73658     99074    161371     57410    122330    153561    143804    153512    151017    135518
dram[7]:      57371    150907       363     67274    158848    166628    219375    130357    122335    122380    137045    248157    150997    150175    163978    257910
dram[8]:     104213     98807    119800    138086    166636    130256     36743    101577    161388     99026     10670     70418    195129    153508    248288    135394
dram[9]:      96456    112048    140699    117250    166589    163966    122557     99044    135376    230458    195115    114645     73147    158159    161328    180433
dram[10]:      99125    145812    119853    258751    158359     49614    122480    143290    122418     88386     85985    138000    158571    117263     23777    101675
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5588778 n_nop=5582223 n_act=700 n_pre=684 n_req=1619 n_rd=4736 n_write=435 bw_util=0.00185
n_activity=40638 dram_eff=0.2545
bk0: 296a 5586716i bk1: 252a 5587113i bk2: 288a 5586909i bk3: 244a 5587279i bk4: 280a 5587126i bk5: 288a 5586783i bk6: 288a 5586681i bk7: 268a 5586789i bk8: 320a 5586852i bk9: 332a 5586386i bk10: 360a 5586470i bk11: 352a 5586516i bk12: 292a 5587141i bk13: 312a 5586800i bk14: 276a 5587213i bk15: 288a 5587089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00253562
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5588778 n_nop=5582556 n_act=644 n_pre=628 n_req=1539 n_rd=4548 n_write=402 bw_util=0.001771
n_activity=37861 dram_eff=0.2615
bk0: 256a 5587051i bk1: 272a 5586894i bk2: 256a 5587105i bk3: 256a 5587093i bk4: 272a 5586962i bk5: 260a 5587031i bk6: 288a 5586836i bk7: 280a 5586823i bk8: 324a 5586751i bk9: 324a 5586710i bk10: 340a 5586760i bk11: 288a 5587106i bk12: 280a 5587274i bk13: 288a 5587038i bk14: 292a 5587137i bk15: 272a 5587240i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00234846
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5588778 n_nop=5582384 n_act=676 n_pre=660 n_req=1542 n_rd=4688 n_write=370 bw_util=0.00181
n_activity=39699 dram_eff=0.2548
bk0: 304a 5586673i bk1: 248a 5587267i bk2: 268a 5587032i bk3: 292a 5586927i bk4: 268a 5587041i bk5: 300a 5586860i bk6: 300a 5586620i bk7: 272a 5586749i bk8: 324a 5586930i bk9: 336a 5586529i bk10: 344a 5586743i bk11: 308a 5586833i bk12: 292a 5587184i bk13: 284a 5587110i bk14: 256a 5587463i bk15: 292a 5587135i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00223609
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5588778 n_nop=5582248 n_act=693 n_pre=677 n_req=1590 n_rd=4760 n_write=400 bw_util=0.001847
n_activity=40568 dram_eff=0.2544
bk0: 304a 5586696i bk1: 244a 5587153i bk2: 256a 5587228i bk3: 264a 5587089i bk4: 300a 5586716i bk5: 308a 5586909i bk6: 276a 5586891i bk7: 252a 5586953i bk8: 316a 5586985i bk9: 372a 5586272i bk10: 328a 5586833i bk11: 316a 5586861i bk12: 300a 5587071i bk13: 320a 5586766i bk14: 308a 5587005i bk15: 296a 5587041i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00216434
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5588778 n_nop=5582485 n_act=653 n_pre=637 n_req=1538 n_rd=4620 n_write=383 bw_util=0.00179
n_activity=38260 dram_eff=0.2615
bk0: 288a 5586929i bk1: 256a 5587188i bk2: 300a 5586948i bk3: 272a 5587039i bk4: 236a 5587341i bk5: 292a 5586969i bk6: 272a 5586897i bk7: 288a 5586587i bk8: 292a 5586951i bk9: 300a 5586820i bk10: 368a 5586608i bk11: 340a 5586534i bk12: 260a 5587392i bk13: 280a 5587082i bk14: 304a 5587051i bk15: 272a 5587086i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00224772
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5588778 n_nop=5582157 n_act=699 n_pre=683 n_req=1627 n_rd=4816 n_write=423 bw_util=0.001875
n_activity=40963 dram_eff=0.2558
bk0: 268a 5587001i bk1: 296a 5586731i bk2: 292a 5586841i bk3: 264a 5587288i bk4: 304a 5586882i bk5: 276a 5586864i bk6: 300a 5586621i bk7: 256a 5586936i bk8: 352a 5586576i bk9: 292a 5586945i bk10: 360a 5586676i bk11: 316a 5586786i bk12: 280a 5587228i bk13: 316a 5586822i bk14: 336a 5586788i bk15: 308a 5586908i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00246476
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5588778 n_nop=5582056 n_act=722 n_pre=706 n_req=1640 n_rd=4872 n_write=422 bw_util=0.001895
n_activity=41806 dram_eff=0.2533
bk0: 276a 5587043i bk1: 272a 5586949i bk2: 288a 5586965i bk3: 244a 5587281i bk4: 276a 5587082i bk5: 304a 5586686i bk6: 276a 5586888i bk7: 332a 5586298i bk8: 340a 5586703i bk9: 356a 5586316i bk10: 332a 5586722i bk11: 344a 5586567i bk12: 328a 5586804i bk13: 276a 5587019i bk14: 340a 5586812i bk15: 288a 5586936i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00240339
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5588778 n_nop=5582423 n_act=658 n_pre=642 n_req=1557 n_rd=4664 n_write=391 bw_util=0.001809
n_activity=38434 dram_eff=0.263
bk0: 232a 5587314i bk1: 284a 5586963i bk2: 244a 5587364i bk3: 268a 5586967i bk4: 352a 5586283i bk5: 252a 5587089i bk6: 264a 5586945i bk7: 284a 5586968i bk8: 276a 5587190i bk9: 316a 5586789i bk10: 356a 5586654i bk11: 340a 5586574i bk12: 300a 5587089i bk13: 288a 5587134i bk14: 312a 5586934i bk15: 296a 5587000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00224987
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5588778 n_nop=5582353 n_act=676 n_pre=660 n_req=1579 n_rd=4680 n_write=409 bw_util=0.001821
n_activity=39578 dram_eff=0.2572
bk0: 292a 5586800i bk1: 284a 5586942i bk2: 268a 5587062i bk3: 248a 5587398i bk4: 268a 5587048i bk5: 284a 5586797i bk6: 296a 5586568i bk7: 288a 5586608i bk8: 304a 5586930i bk9: 348a 5586414i bk10: 324a 5586901i bk11: 316a 5586825i bk12: 284a 5587228i bk13: 292a 5586992i bk14: 292a 5587100i bk15: 292a 5587127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00226472
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5588778 n_nop=5582447 n_act=669 n_pre=653 n_req=1559 n_rd=4600 n_write=409 bw_util=0.001793
n_activity=38866 dram_eff=0.2578
bk0: 264a 5587127i bk1: 284a 5586792i bk2: 280a 5586915i bk3: 288a 5586798i bk4: 292a 5586793i bk5: 276a 5586901i bk6: 244a 5587057i bk7: 252a 5586949i bk8: 328a 5586746i bk9: 304a 5586778i bk10: 312a 5586971i bk11: 312a 5586905i bk12: 272a 5587364i bk13: 296a 5587044i bk14: 300a 5587071i bk15: 296a 5586927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00217973
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5588778 n_nop=5582413 n_act=653 n_pre=637 n_req=1580 n_rd=4660 n_write=415 bw_util=0.001816
n_activity=38470 dram_eff=0.2638
bk0: 248a 5587314i bk1: 276a 5586894i bk2: 252a 5587269i bk3: 268a 5587059i bk4: 280a 5587020i bk5: 288a 5586891i bk6: 328a 5586559i bk7: 288a 5586593i bk8: 328a 5586751i bk9: 356a 5586449i bk10: 312a 5586961i bk11: 336a 5586636i bk12: 280a 5587236i bk13: 272a 5587152i bk14: 268a 5587281i bk15: 280a 5587095i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0021935

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6746, Miss = 600, Miss_rate = 0.089, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 6582, Miss = 584, Miss_rate = 0.089, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[2]: Access = 6669, Miss = 577, Miss_rate = 0.087, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[3]: Access = 6461, Miss = 560, Miss_rate = 0.087, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[4]: Access = 6773, Miss = 589, Miss_rate = 0.087, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 6745, Miss = 583, Miss_rate = 0.086, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 6578, Miss = 597, Miss_rate = 0.091, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[7]: Access = 6858, Miss = 593, Miss_rate = 0.086, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 6733, Miss = 580, Miss_rate = 0.086, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 6644, Miss = 575, Miss_rate = 0.087, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 6886, Miss = 623, Miss_rate = 0.090, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[11]: Access = 6654, Miss = 581, Miss_rate = 0.087, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[12]: Access = 6861, Miss = 614, Miss_rate = 0.089, Pending_hits = 578, Reservation_fails = 0
L2_cache_bank[13]: Access = 6689, Miss = 604, Miss_rate = 0.090, Pending_hits = 566, Reservation_fails = 0
L2_cache_bank[14]: Access = 6618, Miss = 584, Miss_rate = 0.088, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 6563, Miss = 582, Miss_rate = 0.089, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 11663, Miss = 582, Miss_rate = 0.050, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[17]: Access = 6549, Miss = 588, Miss_rate = 0.090, Pending_hits = 546, Reservation_fails = 0
L2_cache_bank[18]: Access = 6485, Miss = 573, Miss_rate = 0.088, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[19]: Access = 6429, Miss = 577, Miss_rate = 0.090, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 6664, Miss = 574, Miss_rate = 0.086, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[21]: Access = 6718, Miss = 591, Miss_rate = 0.088, Pending_hits = 557, Reservation_fails = 0
L2_total_cache_accesses = 151568
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.0852
L2_total_cache_pending_hits = 12295
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 97036
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12138
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29285
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 117628
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33744
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=270623
icnt_total_pkts_simt_to_mem=185312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.4866
	minimum = 6
	maximum = 588
Network latency average = 36.0393
	minimum = 6
	maximum = 338
Slowest packet = 258497
Flit latency average = 40.808
	minimum = 6
	maximum = 337
Slowest flit = 393392
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0609998
	minimum = 0.0468378 (at node 2)
	maximum = 0.308113 (at node 44)
Accepted packet rate average = 0.0609998
	minimum = 0.0468378 (at node 2)
	maximum = 0.308113 (at node 44)
Injected flit rate average = 0.0914997
	minimum = 0.0782346 (at node 2)
	maximum = 0.331982 (at node 44)
Accepted flit rate average= 0.0914997
	minimum = 0.0622788 (at node 2)
	maximum = 0.592357 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.8237 (10 samples)
	minimum = 6 (10 samples)
	maximum = 137 (10 samples)
Network latency average = 11.9146 (10 samples)
	minimum = 6 (10 samples)
	maximum = 92.6 (10 samples)
Flit latency average = 12.1591 (10 samples)
	minimum = 6 (10 samples)
	maximum = 91.8 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0262613 (10 samples)
	minimum = 0.0212148 (10 samples)
	maximum = 0.0677435 (10 samples)
Accepted packet rate average = 0.0262613 (10 samples)
	minimum = 0.0212148 (10 samples)
	maximum = 0.0677435 (10 samples)
Injected flit rate average = 0.0394345 (10 samples)
	minimum = 0.0258168 (10 samples)
	maximum = 0.0917343 (10 samples)
Accepted flit rate average = 0.0394345 (10 samples)
	minimum = 0.0296782 (10 samples)
	maximum = 0.118309 (10 samples)
Injected packet size average = 1.50162 (10 samples)
Accepted packet size average = 1.50162 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 39 min, 46 sec (2386 sec)
gpgpu_simulation_rate = 19832 (inst/sec)
gpgpu_simulation_rate = 2202 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 2067210
gpu_sim_insn = 5750033
gpu_ipc =       2.7815
gpu_tot_sim_cycle = 7548574
gpu_tot_sim_insn = 53070650
gpu_tot_ipc =       7.0306
gpu_tot_issued_cta = 5621
max_total_param_size = 0
gpu_stall_dramfull = 248
gpu_stall_icnt2sh    = 17683
partiton_reqs_in_parallel = 45478571
partiton_reqs_in_parallel_total    = 66215797
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      14.7968
partiton_reqs_in_parallel_util = 45478571
partiton_reqs_in_parallel_util_total    = 66215797
gpu_sim_cycle_parition_util = 2067210
gpu_tot_sim_cycle_parition_util    = 3009818
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 218704
partiton_replys_in_parallel_total    = 151568
L2_BW  =      10.0278 GB/Sec
L2_BW_total  =       4.6493 GB/Sec
gpu_total_sim_rate=12313

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1401869
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 547792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 546000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1396373
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 547792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1401869
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1667, 1578, 1733, 2370, 1543, 1989, 2443, 1945, 2202, 2172, 2258, 2114, 2335, 2095, 2079, 1577, 2041, 2288, 1424, 1804, 1528, 1977, 1766, 1914, 1693, 1565, 1636, 2030, 2044, 2216, 1947, 1804, 1791, 1450, 1029, 1618, 1868, 1437, 1438, 1723, 1566, 1742, 1743, 1578, 1519, 1621, 1490, 1924, 1675, 1397, 1511, 1091, 1392, 1433, 1199, 1644, 1411, 1173, 1783, 1304, 1017, 1529, 1240, 1637, 
gpgpu_n_tot_thrd_icount = 83218880
gpgpu_n_tot_w_icount = 2600590
gpgpu_n_stall_shd_mem = 155789
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 275821
gpgpu_n_mem_write_global = 94255
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3075588
gpgpu_n_store_insn = 100960
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17529344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 149120
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1783
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:415101	W0_Idle:153031339	W0_Scoreboard:124247907	W1:720464	W2:137593	W3:23073	W4:2896	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1716564
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2206568 {8:275821,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3770200 {40:94255,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11798888 {40:265690,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 754040 {8:94255,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 211 
maxdqlatency = 0 
maxmflatency = 507777 
averagemflatency = 2123 
max_icnt2mem_latency = 507537 
max_icnt2sh_latency = 7548536 
mrq_lat_table:26065 	520 	557 	7359 	1360 	631 	168 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	336153 	23973 	117 	9 	1072 	496 	3106 	1748 	508 	918 	1086 	918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	288091 	10101 	2681 	5649 	51843 	1892 	119 	33 	6 	1071 	496 	3106 	1748 	508 	918 	1086 	918 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	246077 	23805 	5589 	378 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	7777 	85912 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4872 	95 	11 	42 	67 	146 	246 	305 	259 	116 	27 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        18        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    886763    888135    888709    890420    921332    689654    692502    691535    318029    882843    880054    817632    688575    886727    884796    925104 
dram[1]:    890477    692900    896896    888734    816104    884183    890141    922736    799072    891440    924762    496733    887937    885215    883794    880427 
dram[2]:    812510    885571    881654    816943    693105    813829    802529    799367    822978    814102    874065    730750    261383    466819    485654    886890 
dram[3]:    884523    859268    886364    889708    884827    887892    886438    888397    908434    813138    888862    813348    883611    867269    831484    889921 
dram[4]:    881674    901646    924270    730712    332581    885187    812437    906955    691013    892880    812588    920424    884679    363002    359712    891726 
dram[5]:    816972    872106    850230    921836    803646    880864    888856    886023    926020    885039    919576    907994    883928    692297    902785    815144 
dram[6]:    815166    901363    884467    890098    815085    799160    815407    848620    817480    813350    894108    815985    696908    875795    885656    899140 
dram[7]:    698184    691540    206112    893095    882439    708246    887785    894196    730224    815226    885985    919536    923633    495403    887158    884032 
dram[8]:    889033    886074    873062    888854    886239    693905    812147    882912    884725    886524    885335    882807    696923    902454    814246    887645 
dram[9]:    891462    281561    800741    811355    797090    692946    916805    220890    691213    889157    693941    691519    886290    833326    691534    889606 
dram[10]:    890676    689042    693967    879240    696002    881645    800783    815112    883198    886271    890745    886031    870037    882972    884974    889019 
average row accesses per activate:
dram[0]:  1.882353  2.009901  2.020618  2.186813  2.224719  1.935185  2.000000  2.112245  2.058824  1.929204  2.058252  1.991228  2.216495  2.138614  2.206522  2.582278 
dram[1]:  1.961538  1.929825  1.968421  2.052632  2.235955  2.173469  2.181818  2.274725  1.990826  2.157408  2.047170  2.400000  2.292683  2.191489  2.518072  2.524390 
dram[2]:  1.830508  2.050505  2.022222  2.087379  2.050000  2.130000  2.028846  2.134021  2.123711  2.000000  2.049020  2.084112  2.294118  2.336957  2.288889  2.392857 
dram[3]:  1.878049  1.989247  2.086539  2.000000  1.963964  2.247059  2.089109  2.095745  2.196262  2.104762  2.000000  2.084112  2.313953  2.227273  2.461539  2.500000 
dram[4]:  1.951923  2.164557  2.075269  2.042105  2.120879  2.110000  2.090909  2.204545  2.041237  2.145833  1.990196  2.120000  2.301075  2.222222  2.488372  2.380435 
dram[5]:  2.000000  2.173913  2.106383  2.542169  2.311828  2.180851  2.053191  2.148936  2.017544  2.239583  2.237113  2.057143  2.252632  2.255102  2.531646  2.423913 
dram[6]:  2.095238  2.035714  2.068627  2.218750  2.183908  2.010526  2.134615  2.088235  2.130841  1.974790  1.933333  2.113208  2.269663  2.206186  2.114583  2.340659 
dram[7]:  1.938776  2.083333  2.043011  2.102041  1.962963  2.018868  2.161290  2.402299  2.123810  2.125000  2.175258  2.099099  2.178947  2.200000  2.250000  2.341177 
dram[8]:  1.941176  2.138298  2.009259  2.317073  2.076190  1.980769  2.089109  1.918182  2.073395  1.915254  2.142857  2.300000  2.278351  2.315217  2.363636  2.594594 
dram[9]:  2.043011  1.950495  2.000000  1.934783  2.048077  2.137255  2.247423  2.059406  2.000000  1.972222  2.116505  2.168421  2.397850  2.163461  2.307692  2.455555 
dram[10]:  2.229885  1.928571  1.958763  2.061856  2.266667  2.223529  2.029412  2.126214  1.904348  2.057692  2.200000  2.131313  2.264368  2.244681  2.344445  2.310345 
average row locality = 36676/17191 = 2.133442
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       143       151       144       149       149       153       148       154       154       155       157       166       158       158       146       153 
dram[1]:       153       165       141       147       149       161       140       155       158       166       159       158       138       152       156       149 
dram[2]:       163       154       140       159       153       164       158       158       150       174       156       166       143       159       155       152 
dram[3]:       174       139       166       151       167       142       161       141       168       165       170       161       148       145       141       158 
dram[4]:       152       129       147       150       141       159       155       145       144       150       150       154       160       148       160       166 
dram[5]:       149       153       149       159       162       151       143       153       169       157       160       154       155       166       150       168 
dram[6]:       170       170       159       160       138       139       169       163       166       168       170       164       151       158       149       158 
dram[7]:       143       149       141       156       160       159       152       157       163       165       158       169       152       164       159       149 
dram[8]:       151       155       166       144       167       155       156       158       169       164       162       151       160       156       155       142 
dram[9]:       147       149       147       133       160       164       161       154       146       156       161       153       162       164       159       161 
dram[10]:       147       144       142       151       149       139       157       163       162       159       152       156       146       155       156       148 
total reads: 27256
bank skew: 174/129 = 1.35
chip skew: 2552/2410 = 1.06
number of total write accesses:
dram[0]:        49        52        52        50        49        56        52        53        56        63        55        61        57        58        57        51 
dram[1]:        51        55        46        48        50        52        52        52        59        67        58        58        50        54        53        58 
dram[2]:        53        49        42        56        52        49        53        49        56        68        53        57        52        56        51        49 
dram[3]:        57        46        51        51        51        49        50        56        67        56        60        62        51        51        51        52 
dram[4]:        51        42        46        44        52        52        52        49        54        56        53        58        54        52        54        53 
dram[5]:        47        47        49        52        53        54        50        49        61        58        57        62        59        55        50        55 
dram[6]:        50        58        52        53        52        52        53        50        62        67        62        60        51        56        54        55 
dram[7]:        47        51        49        50        52        55        49        52        60        56        53        64        55        56        57        50 
dram[8]:        47        46        51        46        51        51        55        53        57        62        63        56        61        57        53        50 
dram[9]:        43        48        47        45        53        54        57        54        58        57        57        53        61        61        51        60 
dram[10]:        47        45        48        49        55        50        50        56        57        55        57        55        51        56        55        53 
total reads: 9420
bank skew: 68/42 = 1.62
chip skew: 887/822 = 1.08
average mf latency per bank:
dram[0]:      25201     32138     17295     21971     17771     24717     20114     17093     22088     11007     16895     22863     18831     22702     26595     26688
dram[1]:      18600     19966     26855     24419     13651     19330     17358     22686     18325     12082     21860     33198     19014     15211     19974     21400
dram[2]:      26164     20494     27217     26903     24821     23100     27019     24422     18830     17151     18290     26981     18248     22530     21498     22467
dram[3]:      21011     21441     16315     16201     18793     13930     25922     22460     14951     23794     24765     23423     17445     18493     22364     30135
dram[4]:      28560     25496     20978     23940     22465     18643     20546     21627     21954     15657     18013     24753     38890     15886     25301     29767
dram[5]:      23393     20644     28748     18291     14911     22868     17290     18960     17738     17907     19471     15525     17453     21588     20476     21359
dram[6]:      30006     23632     28119     23052     20172     18610     22295     18217     19244     10738     16708     14830     18590     28309     22383     15848
dram[7]:      31926     25116     12302     28742     19339     19187     20431     21023     12469     26124     21285     12438     21553     24094     15899     20003
dram[8]:      17823     24427     27835     14434     24248     19640     18073     21609     20978     17810     18603     20637     33818     20222     25780     17511
dram[9]:      30114     18929     24577     26980     25542     18359     16863     26254     17391     23602     22433     27181     23523     27150     29634     24370
dram[10]:      35023     19340     17577     18914     12236     18868     26193     25991     15188     18386     21042     17408     21416     27037     21776     16592
maximum mf latency per bank:
dram[0]:     466097    468705    424445    367101    364522    372300    382724    390562    408777    403561    419215    406174    450472    471327    484350    502577
dram[1]:     484343    489536    497384    367102    322475    351077    382725    390552    408792    398395    406174    442655    445273    421817    499971    502579
dram[2]:     492139    466105    398370    356669    372309    429635    395776    393150    403548    403577    421801    442656    450471    473941    497379    458292
dram[3]:     466099    466087    354099    367110    333262    369709    393158    395749    393295    398374    440058    440062    419200    468716    502575    502563
dram[4]:     497347    408779    354094    497383    369733    367115    398361    398377    408794    408808    406173    445249    476514    281160    497376    507777
dram[5]:     481740    492144    380111    364513    338443    374934    395750    382745    408794    398354    440046    406209    434841    471325    455704    432235
dram[6]:     505177    463497    364499    398371    341057    427032    380146    380149    406185    296455    440047    314687    419206    473926    458292    458295
dram[7]:     505178    492151    309398    427021    429634    369732    390567    343279    361884    408805    408786    408790    437461    445257    403576    489538
dram[8]:     453099    497367    427012    322833    372296    372308    393174    398371    406187    403599    424415    440062    476537    447869    502571    429650
dram[9]:     481748    466090    398372    380111    374922    369723    382728    380133    395781    403562    424412    442648    447882    447869    489524    479121
dram[10]:     466091    492155    398381    380112    260012    372305    395762    382743    406190    403560    387928    408786    416602    450459    479132    330294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9427283 n_nop=9413209 n_act=1588 n_pre=1572 n_req=3309 n_rd=9752 n_write=1162 bw_util=0.002315
n_activity=78792 dram_eff=0.277
bk0: 572a 9422857i bk1: 604a 9422766i bk2: 576a 9422976i bk3: 596a 9422969i bk4: 596a 9423328i bk5: 612a 9422544i bk6: 592a 9422806i bk7: 616a 9422715i bk8: 616a 9422806i bk9: 620a 9422250i bk10: 628a 9422736i bk11: 664a 9421879i bk12: 632a 9422614i bk13: 632a 9422621i bk14: 584a 9423182i bk15: 612a 9423237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00263342
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9427283 n_nop=9413286 n_act=1528 n_pre=1512 n_req=3310 n_rd=9788 n_write=1169 bw_util=0.002325
n_activity=75688 dram_eff=0.2895
bk0: 612a 9422905i bk1: 660a 9422318i bk2: 564a 9422699i bk3: 588a 9422701i bk4: 596a 9423241i bk5: 644a 9422507i bk6: 560a 9423293i bk7: 620a 9422835i bk8: 632a 9422266i bk9: 664a 9421760i bk10: 636a 9421826i bk11: 632a 9422589i bk12: 552a 9423390i bk13: 608a 9422786i bk14: 624a 9423235i bk15: 596a 9423072i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00282722
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9427283 n_nop=9413002 n_act=1589 n_pre=1573 n_req=3349 n_rd=10016 n_write=1103 bw_util=0.002359
n_activity=80406 dram_eff=0.2766
bk0: 652a 9422521i bk1: 616a 9422631i bk2: 560a 9423507i bk3: 636a 9422576i bk4: 612a 9422871i bk5: 656a 9422580i bk6: 632a 9422786i bk7: 632a 9422697i bk8: 600a 9422948i bk9: 696a 9421612i bk10: 624a 9422649i bk11: 664a 9422126i bk12: 572a 9423366i bk13: 636a 9422799i bk14: 620a 9423273i bk15: 608a 9423351i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00250114
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9427283 n_nop=9413007 n_act=1582 n_pre=1566 n_req=3358 n_rd=9988 n_write=1140 bw_util=0.002361
n_activity=78947 dram_eff=0.2819
bk0: 696a 9421975i bk1: 556a 9423211i bk2: 664a 9422322i bk3: 604a 9422522i bk4: 668a 9422475i bk5: 568a 9423271i bk6: 644a 9422683i bk7: 564a 9422735i bk8: 672a 9421976i bk9: 660a 9422333i bk10: 680a 9422152i bk11: 644a 9422204i bk12: 592a 9423011i bk13: 580a 9423243i bk14: 564a 9423553i bk15: 632a 9423079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00263098
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9427283 n_nop=9413623 n_act=1505 n_pre=1489 n_req=3232 n_rd=9640 n_write=1026 bw_util=0.002263
n_activity=76532 dram_eff=0.2787
bk0: 608a 9422703i bk1: 516a 9423617i bk2: 588a 9423317i bk3: 600a 9423103i bk4: 564a 9423491i bk5: 636a 9422851i bk6: 620a 9422774i bk7: 580a 9423201i bk8: 576a 9422982i bk9: 600a 9422915i bk10: 600a 9422829i bk11: 616a 9422686i bk12: 640a 9423024i bk13: 592a 9423073i bk14: 640a 9423146i bk15: 664a 9422748i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00235826
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9427283 n_nop=9413143 n_act=1518 n_pre=1502 n_req=3356 n_rd=9992 n_write=1128 bw_util=0.002359
n_activity=77316 dram_eff=0.2877
bk0: 596a 9422936i bk1: 612a 9422840i bk2: 596a 9422998i bk3: 636a 9422735i bk4: 648a 9422810i bk5: 604a 9422837i bk6: 572a 9422939i bk7: 612a 9422348i bk8: 676a 9422262i bk9: 628a 9422669i bk10: 640a 9422755i bk11: 616a 9422257i bk12: 620a 9422707i bk13: 664a 9422466i bk14: 600a 9423289i bk15: 672a 9422686i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00281492
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9427283 n_nop=9412642 n_act=1628 n_pre=1612 n_req=3439 n_rd=10208 n_write=1193 bw_util=0.002419
n_activity=80474 dram_eff=0.2833
bk0: 680a 9422407i bk1: 680a 9421566i bk2: 636a 9422203i bk3: 640a 9422115i bk4: 552a 9423355i bk5: 556a 9423047i bk6: 676a 9422414i bk7: 652a 9422318i bk8: 664a 9422133i bk9: 672a 9421453i bk10: 680a 9422122i bk11: 656a 9422152i bk12: 604a 9423073i bk13: 632a 9422741i bk14: 596a 9422763i bk15: 632a 9422469i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00322521
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9427283 n_nop=9413042 n_act=1572 n_pre=1556 n_req=3352 n_rd=9984 n_write=1129 bw_util=0.002358
n_activity=77410 dram_eff=0.2871
bk0: 572a 9422588i bk1: 596a 9422599i bk2: 564a 9423059i bk3: 624a 9422542i bk4: 640a 9422728i bk5: 636a 9422283i bk6: 608a 9422915i bk7: 628a 9422806i bk8: 652a 9422215i bk9: 660a 9422253i bk10: 632a 9422421i bk11: 676a 9421397i bk12: 608a 9422836i bk13: 656a 9422134i bk14: 636a 9422417i bk15: 596a 9422805i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00291622
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9427283 n_nop=9412980 n_act=1579 n_pre=1563 n_req=3370 n_rd=10044 n_write=1117 bw_util=0.002368
n_activity=79252 dram_eff=0.2817
bk0: 604a 9422735i bk1: 620a 9422921i bk2: 664a 9422187i bk3: 576a 9422797i bk4: 668a 9422501i bk5: 620a 9422595i bk6: 624a 9422609i bk7: 632a 9422361i bk8: 676a 9422560i bk9: 656a 9422191i bk10: 648a 9422281i bk11: 604a 9422725i bk12: 640a 9422507i bk13: 624a 9422579i bk14: 620a 9422962i bk15: 568a 9422775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00260192
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9427283 n_nop=9413131 n_act=1573 n_pre=1557 n_req=3336 n_rd=9908 n_write=1114 bw_util=0.002338
n_activity=78111 dram_eff=0.2822
bk0: 588a 9423018i bk1: 596a 9422748i bk2: 588a 9422975i bk3: 532a 9423212i bk4: 640a 9422780i bk5: 656a 9422492i bk6: 644a 9422648i bk7: 616a 9422328i bk8: 584a 9422731i bk9: 624a 9422256i bk10: 644a 9422379i bk11: 612a 9422581i bk12: 648a 9422744i bk13: 656a 9422258i bk14: 636a 9423122i bk15: 644a 9422882i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00262377
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9427283 n_nop=9413459 n_act=1530 n_pre=1514 n_req=3265 n_rd=9704 n_write=1076 bw_util=0.002287
n_activity=76062 dram_eff=0.2835
bk0: 588a 9423336i bk1: 576a 9422947i bk2: 568a 9423246i bk3: 604a 9422845i bk4: 596a 9422935i bk5: 556a 9423362i bk6: 628a 9422864i bk7: 652a 9422303i bk8: 648a 9422312i bk9: 636a 9422407i bk10: 608a 9422835i bk11: 624a 9422494i bk12: 584a 9422969i bk13: 620a 9422803i bk14: 624a 9422710i bk15: 592a 9422812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00254188

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16317, Miss = 1199, Miss_rate = 0.073, Pending_hits = 618, Reservation_fails = 0
L2_cache_bank[1]: Access = 16506, Miss = 1239, Miss_rate = 0.075, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[2]: Access = 16389, Miss = 1194, Miss_rate = 0.073, Pending_hits = 575, Reservation_fails = 0
L2_cache_bank[3]: Access = 16534, Miss = 1253, Miss_rate = 0.076, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[4]: Access = 16391, Miss = 1218, Miss_rate = 0.074, Pending_hits = 576, Reservation_fails = 0
L2_cache_bank[5]: Access = 16844, Miss = 1286, Miss_rate = 0.076, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[6]: Access = 17014, Miss = 1295, Miss_rate = 0.076, Pending_hits = 596, Reservation_fails = 0
L2_cache_bank[7]: Access = 16424, Miss = 1202, Miss_rate = 0.073, Pending_hits = 575, Reservation_fails = 0
L2_cache_bank[8]: Access = 16401, Miss = 1209, Miss_rate = 0.074, Pending_hits = 600, Reservation_fails = 0
L2_cache_bank[9]: Access = 16510, Miss = 1201, Miss_rate = 0.073, Pending_hits = 599, Reservation_fails = 0
L2_cache_bank[10]: Access = 16697, Miss = 1237, Miss_rate = 0.074, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[11]: Access = 16975, Miss = 1261, Miss_rate = 0.074, Pending_hits = 617, Reservation_fails = 0
L2_cache_bank[12]: Access = 16863, Miss = 1272, Miss_rate = 0.075, Pending_hits = 609, Reservation_fails = 0
L2_cache_bank[13]: Access = 16931, Miss = 1280, Miss_rate = 0.076, Pending_hits = 600, Reservation_fails = 0
L2_cache_bank[14]: Access = 16578, Miss = 1228, Miss_rate = 0.074, Pending_hits = 580, Reservation_fails = 0
L2_cache_bank[15]: Access = 16670, Miss = 1268, Miss_rate = 0.076, Pending_hits = 580, Reservation_fails = 0
L2_cache_bank[16]: Access = 22051, Miss = 1286, Miss_rate = 0.058, Pending_hits = 587, Reservation_fails = 0
L2_cache_bank[17]: Access = 16380, Miss = 1225, Miss_rate = 0.075, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[18]: Access = 16627, Miss = 1243, Miss_rate = 0.075, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[19]: Access = 16195, Miss = 1234, Miss_rate = 0.076, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[20]: Access = 16350, Miss = 1211, Miss_rate = 0.074, Pending_hits = 567, Reservation_fails = 0
L2_cache_bank[21]: Access = 16625, Miss = 1215, Miss_rate = 0.073, Pending_hits = 584, Reservation_fails = 0
L2_total_cache_accesses = 370272
L2_total_cache_misses = 27256
L2_total_cache_miss_rate = 0.0736
L2_total_cache_pending_hits = 12907
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 244254
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12710
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18857
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85814
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8392
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 275821
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 94255
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=670760
icnt_total_pkts_simt_to_mem=464527
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.19484
	minimum = 6
	maximum = 71
Network latency average = 8.03765
	minimum = 6
	maximum = 60
Slowest packet = 420103
Flit latency average = 7.52629
	minimum = 6
	maximum = 60
Slowest flit = 637138
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00211594
	minimum = 0.00167206 (at node 3)
	maximum = 0.00252418 (at node 34)
Accepted packet rate average = 0.00211594
	minimum = 0.00167206 (at node 3)
	maximum = 0.00252418 (at node 34)
Injected flit rate average = 0.00328632
	minimum = 0.00213089 (at node 3)
	maximum = 0.00469764 (at node 34)
Accepted flit rate average= 0.00328632
	minimum = 0.0029789 (at node 28)
	maximum = 0.00393598 (at node 22)
Injected packet length average = 1.55313
Accepted packet length average = 1.55313
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.1302 (11 samples)
	minimum = 6 (11 samples)
	maximum = 131 (11 samples)
Network latency average = 11.5621 (11 samples)
	minimum = 6 (11 samples)
	maximum = 89.6364 (11 samples)
Flit latency average = 11.7379 (11 samples)
	minimum = 6 (11 samples)
	maximum = 88.9091 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.0240663 (11 samples)
	minimum = 0.0194382 (11 samples)
	maximum = 0.0618144 (11 samples)
Accepted packet rate average = 0.0240663 (11 samples)
	minimum = 0.0194382 (11 samples)
	maximum = 0.0618144 (11 samples)
Injected flit rate average = 0.0361483 (11 samples)
	minimum = 0.0236636 (11 samples)
	maximum = 0.0838218 (11 samples)
Accepted flit rate average = 0.0361483 (11 samples)
	minimum = 0.027251 (11 samples)
	maximum = 0.107912 (11 samples)
Injected packet size average = 1.50203 (11 samples)
Accepted packet size average = 1.50203 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 11 min, 50 sec (4310 sec)
gpgpu_simulation_rate = 12313 (inst/sec)
gpgpu_simulation_rate = 1751 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 48587
gpu_sim_insn = 4715414
gpu_ipc =      97.0509
gpu_tot_sim_cycle = 7819311
gpu_tot_sim_insn = 57786064
gpu_tot_ipc =       7.3902
gpu_tot_issued_cta = 6132
max_total_param_size = 0
gpu_stall_dramfull = 322
gpu_stall_icnt2sh    = 17848
partiton_reqs_in_parallel = 1068840
partiton_reqs_in_parallel_total    = 111694368
partiton_level_parallism =      21.9985
partiton_level_parallism_total  =      14.4211
partiton_reqs_in_parallel_util = 1068840
partiton_reqs_in_parallel_util_total    = 111694368
gpu_sim_cycle_parition_util = 48587
gpu_tot_sim_cycle_parition_util    = 5077028
partiton_level_parallism_util =      21.9985
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 39739
partiton_replys_in_parallel_total    = 370272
L2_BW  =      77.5232 GB/Sec
L2_BW_total  =       4.9701 GB/Sec
gpu_total_sim_rate=13130

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1523074
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 588672
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 586880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1517578
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 588672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1523074
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1847, 1758, 1913, 2550, 1723, 2169, 2623, 2125, 2352, 2352, 2438, 2294, 2515, 2275, 2259, 1757, 2170, 2432, 1568, 1948, 1672, 2121, 1910, 2058, 1822, 1709, 1765, 2174, 2188, 2360, 2091, 1948, 1935, 1594, 1173, 1747, 2012, 1581, 1552, 1867, 1710, 1871, 1887, 1722, 1663, 1765, 1634, 2068, 1819, 1541, 1640, 1235, 1536, 1577, 1343, 1788, 1555, 1302, 1927, 1448, 1161, 1673, 1384, 1781, 
gpgpu_n_tot_thrd_icount = 90705280
gpgpu_n_tot_w_icount = 2834540
gpgpu_n_stall_shd_mem = 447848
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 283992
gpgpu_n_mem_write_global = 125823
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3337032
gpgpu_n_store_insn = 208404
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18837504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 439670
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 3292
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:885734	W0_Idle:155030535	W0_Scoreboard:124306055	W1:730221	W2:156150	W3:44314	W4:19336	W5:11264	W6:5808	W7:2431	W8:1034	W9:209	W10:44	W11:33	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1863696
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2271936 {8:283992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5032920 {40:125823,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12125728 {40:273861,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1006584 {8:125823,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 211 
maxdqlatency = 0 
maxmflatency = 507777 
averagemflatency = 2016 
max_icnt2mem_latency = 507537 
max_icnt2sh_latency = 7819310 
mrq_lat_table:26764 	548 	698 	7840 	1759 	767 	174 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	369535 	28406 	261 	115 	1161 	728 	3484 	2526 	705 	918 	1086 	918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	292547 	11462 	3785 	12111 	71662 	6430 	232 	176 	79 	1167 	717 	3497 	2513 	705 	918 	1086 	918 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	253311 	24728 	5603 	378 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	7777 	117480 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4901 	96 	12 	42 	67 	149 	251 	313 	260 	116 	27 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        18        16        28        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        28        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        25        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        23        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        20        16        16        28        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        29        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        19        16        50        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        34        16        16        16        16        16 
maximum service time to same row:
dram[0]:    886763    888135    888709    890420    921332    689654    692502    691535    318029    882843    880054    817632    688575    886727    884796    925104 
dram[1]:    890477    692900    896896    888734    816104    884183    890141    922736    799072    891440    924762    496733    887937    885215    883794    880427 
dram[2]:    812510    885571    881654    816943    693105    813829    802529    799367    822978    814102    874065    730750    261383    466819    485654    886890 
dram[3]:    884523    859268    886364    889708    884827    887892    886438    888397    908434    813138    888862    813348    883611    867269    831484    889921 
dram[4]:    881674    901646    924270    730712    332581    885187    812437    906955    691013    892880    812588    920424    884679    363002    359712    891726 
dram[5]:    816972    872106    850230    921836    803646    880864    888856    886023    926020    885039    919576    907994    883928    692297    902785    815144 
dram[6]:    815166    901363    884467    890098    815085    799160    815407    848620    817480    813350    894108    815985    696908    875795    885656    899140 
dram[7]:    698184    691540    206112    893095    882439    708246    887785    894196    730224    815226    885985    919536    923633    495403    887158    884032 
dram[8]:    889033    886074    873062    888854    886239    693905    812147    882912    884725    886524    885335    882807    696923    902454    814246    887645 
dram[9]:    891462    281561    800741    811355    797090    692946    916805    220890    691213    889157    693941    691519    886290    833326    691534    889606 
dram[10]:    890676    689042    693967    879240    696002    881645    800783    815112    883198    886271    890745    886031    870037    882972    884974    889019 
average row accesses per activate:
dram[0]:  1.882353  2.019608  2.020618  2.186813  2.224719  1.935185  2.000000  2.112245  2.254902  2.141593  2.259615  2.290598  2.275510  2.230769  2.225806  2.587500 
dram[1]:  1.961538  1.929825  1.968421  2.052632  2.235955  2.161616  2.168539  2.260870  2.363636  2.527778  2.327103  2.769231  2.301205  2.291667  2.523809  2.554217 
dram[2]:  1.830508  2.040000  2.022222  2.087379  2.050000  2.130000  2.019048  2.134021  2.448980  2.298387  2.310680  2.363636  2.435294  2.462366  2.296703  2.392857 
dram[3]:  1.878049  1.989247  2.086539  2.009901  1.963964  2.247059  2.089109  2.095745  2.600000  2.264151  2.322034  2.407408  2.390805  2.285714  2.468354  2.500000 
dram[4]:  1.951923  2.164557  2.075269  2.042105  2.131868  2.110000  2.090909  2.191011  2.257426  2.406250  2.161905  2.435644  2.408602  2.307692  2.482759  2.419355 
dram[5]:  2.000000  2.173913  2.106383  2.542169  2.311828  2.168421  2.053191  2.136842  2.368421  2.414141  2.546392  2.444444  2.395833  2.333333  2.506173  2.430108 
dram[6]:  2.103774  2.044248  2.068627  2.218750  2.183908  2.000000  2.134615  2.088235  2.378378  2.233333  2.297521  2.449541  2.300000  2.310000  2.113402  2.358696 
dram[7]:  1.938776  2.072165  2.043011  2.102041  1.962963  2.018868  2.161290  2.386364  2.330189  2.367924  2.402062  2.421053  2.281250  2.346535  2.247423  2.348837 
dram[8]:  1.941176  2.135417  2.009259  2.317073  2.075472  1.980769  2.089109  1.918182  2.318182  2.134454  2.463636  2.611111  3.158416  2.430108  2.404494  2.594594 
dram[9]:  2.043011  1.951456  1.989796  1.934783  2.048077  2.137255  2.234694  2.059406  2.333333  2.220183  2.307692  2.343750  2.479167  2.238095  2.315217  2.461539 
dram[10]:  2.227273  1.928571  1.958763  2.061856  2.252747  2.223529  2.029412  2.126214  2.189655  2.336539  2.515464  2.430000  2.318182  2.315789  2.351648  2.329545 
average row locality = 38566/17332 = 2.225133
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       143       152       144       149       149       153       148       154       158       160       162       175       161       163       147       154 
dram[1]:       153       165       141       147       149       161       140       155       167       174       166       166       139       156       157       151 
dram[2]:       163       154       140       159       153       164       158       158       157       183       163       175       147       164       156       152 
dram[3]:       174       139       166       151       167       142       161       141       178       169       181       170       151       149       142       158 
dram[4]:       152       129       147       150       141       159       155       145       150       155       155       162       164       152       161       168 
dram[5]:       149       153       149       159       162       151       143       153       177       162       167       165       161       170       151       169 
dram[6]:       171       171       159       160       138       139       169       163       173       175       180       174       153       164       150       160 
dram[7]:       143       149       141       156       160       159       152       157       168       171       163       179       156       170       160       150 
dram[8]:       151       156       166       144       167       155       156       158       175       170       172       157       167       161       157       142 
dram[9]:       147       150       147       133       160       164       161       154       153       162       167       158       167       168       160       162 
dram[10]:       147       144       142       151       149       139       157       163       169       165       159       163       149       158       157       149 
total reads: 27691
bank skew: 183/129 = 1.42
chip skew: 2599/2445 = 1.06
number of total write accesses:
dram[0]:        49        54        52        50        49        56        52        53        72        82        73        93        62        69        60        53 
dram[1]:        51        55        46        48        50        53        53        53        93        99        83        86        52        64        55        61 
dram[2]:        53        50        42        56        52        49        54        49        83       102        75        85        60        65        53        49 
dram[3]:        57        46        51        52        51        49        50        56       108        71        93        90        57        59        53        52 
dram[4]:        51        42        46        44        53        52        52        50        78        76        72        84        60        58        55        57 
dram[5]:        47        47        49        52        53        55        50        50        93        77        80        99        69        61        52        57 
dram[6]:        52        60        52        53        52        53        53        50        91        93        98        93        54        67        55        57 
dram[7]:        47        52        49        50        52        55        49        53        79        80        70        97        63        67        58        52 
dram[8]:        47        49        51        46        53        51        55        53        80        84        99        78       152        65        57        50 
dram[9]:        43        51        48        45        53        54        58        54        85        80        73        67        71        67        53        62 
dram[10]:        49        45        48        49        56        50        50        56        85        78        85        80        55        62        57        56 
total reads: 10875
bank skew: 152/42 = 3.62
chip skew: 1070/930 = 1.15
average mf latency per bank:
dram[0]:      25333     31797     17442     22110     17942     24877     20280     17258     22037     11518     20621     23909     18319     21301     26261     26486
dram[1]:      18727     20084     27004     24550     13823     19393     17447     22742     16915     11901     23799     33447     18906     14414     19875     21076
dram[2]:      26282     20519     27370     27033     24985     23264     27056     24592     17826     15892     20678     27321     17370     21318     21369     22657
dram[3]:      21120     21584     16454     16270     18948     14105     26084     22639     13748     23585     24672     24065     16868     17608     22214     30317
dram[4]:      28682     25648     21129     24099     22519     18802     20716     21691     20679     15669     20883     25578     37325     15321     25236     29140
dram[5]:      23531     20776     28889     18428     15064     22921     17470     19037     16642     17688     21298     16754     16402     20815     20364     21248
dram[6]:      29720     23444     28271     23204     20351     18693     22449     18375     18089     10872     17954     16394     18323     26394     22346     15735
dram[7]:      32066     25128     12479     28890     19500     19339     20614     21088     13056     24689     23939     14495     20558     22538     15938     19899
dram[8]:      17990     24102     28004     14609     24209     19823     18264     21795     20300     17609     19596     23051     29351     19253     25260     17721
dram[9]:      30255     18686     24620     27173     25707     18528     16946     26431     16995     22822     25070     29900     22212     26162     29393     24204
dram[10]:      34801     19474     17738     19051     12355     19060     26369     26143     15020     18170     22568     19551     20875     26107     21636     16441
maximum mf latency per bank:
dram[0]:     466097    468705    424445    367101    364522    372300    382724    390562    408777    403561    419215    406174    450472    471327    484350    502577
dram[1]:     484343    489536    497384    367102    322475    351077    382725    390552    408792    398395    406174    442655    445273    421817    499971    502579
dram[2]:     492139    466105    398370    356669    372309    429635    395776    393150    403548    403577    421801    442656    450471    473941    497379    458292
dram[3]:     466099    466087    354099    367110    333262    369709    393158    395749    393295    398374    440058    440062    419200    468716    502575    502563
dram[4]:     497347    408779    354094    497383    369733    367115    398361    398377    408794    408808    406173    445249    476514    281160    497376    507777
dram[5]:     481740    492144    380111    364513    338443    374934    395750    382745    408794    398354    440046    406209    434841    471325    455704    432235
dram[6]:     505177    463497    364499    398371    341057    427032    380146    380149    406185    296455    440047    314687    419206    473926    458292    458295
dram[7]:     505178    492151    309398    427021    429634    369732    390567    343279    361884    408805    408786    408790    437461    445257    403576    489538
dram[8]:     453099    497367    427012    322833    372296    372308    393174    398371    406187    403599    424415    440062    476537    447869    502571    429650
dram[9]:     481748    466090    398372    380111    374922    369723    382728    380133    395781    403562    424412    442648    447882    447869    489524    479121
dram[10]:     466091    492155    398381    380112    260012    372305    395762    382743    406190    403560    387928    408786    416602    450459    479132    330294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9517501 n_nop=9503155 n_act=1599 n_pre=1583 n_req=3451 n_rd=9888 n_write=1276 bw_util=0.002346
n_activity=80218 dram_eff=0.2783
bk0: 572a 9513070i bk1: 608a 9512930i bk2: 576a 9513189i bk3: 596a 9513185i bk4: 596a 9513544i bk5: 612a 9512760i bk6: 592a 9513025i bk7: 616a 9512936i bk8: 632a 9512869i bk9: 640a 9512258i bk10: 648a 9512712i bk11: 700a 9511640i bk12: 644a 9512722i bk13: 652a 9512635i bk14: 588a 9513345i bk15: 616a 9513400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00286514
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9517501 n_nop=9503171 n_act=1539 n_pre=1523 n_req=3489 n_rd=9948 n_write=1320 bw_util=0.002368
n_activity=77193 dram_eff=0.2919
bk0: 612a 9513121i bk1: 660a 9512535i bk2: 564a 9512917i bk3: 588a 9512920i bk4: 596a 9513461i bk5: 644a 9512692i bk6: 560a 9513483i bk7: 620a 9513025i bk8: 668a 9512069i bk9: 696a 9511598i bk10: 664a 9511705i bk11: 664a 9512426i bk12: 556a 9513570i bk13: 624a 9512819i bk14: 628a 9513389i bk15: 604a 9513209i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00319643
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9517501 n_nop=9502884 n_act=1601 n_pre=1585 n_req=3523 n_rd=10184 n_write=1247 bw_util=0.002402
n_activity=81927 dram_eff=0.2791
bk0: 652a 9512742i bk1: 616a 9512821i bk2: 560a 9513725i bk3: 636a 9512795i bk4: 612a 9513092i bk5: 656a 9512801i bk6: 632a 9512978i bk7: 632a 9512916i bk8: 628a 9512821i bk9: 732a 9511353i bk10: 652a 9512558i bk11: 700a 9511838i bk12: 588a 9513425i bk13: 656a 9512807i bk14: 624a 9513425i bk15: 608a 9513567i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00298587
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9517501 n_nop=9502885 n_act=1595 n_pre=1579 n_req=3534 n_rd=10156 n_write=1286 bw_util=0.002404
n_activity=80629 dram_eff=0.2838
bk0: 696a 9512189i bk1: 556a 9513426i bk2: 664a 9512537i bk3: 604a 9512717i bk4: 668a 9512695i bk5: 568a 9513491i bk6: 644a 9512904i bk7: 564a 9512957i bk8: 712a 9511720i bk9: 676a 9512348i bk10: 724a 9511835i bk11: 680a 9511984i bk12: 604a 9513065i bk13: 596a 9513280i bk14: 568a 9513714i bk15: 632a 9513290i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00300541
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9517501 n_nop=9503554 n_act=1517 n_pre=1501 n_req=3375 n_rd=9780 n_write=1149 bw_util=0.002297
n_activity=78033 dram_eff=0.2801
bk0: 608a 9512918i bk1: 516a 9513835i bk2: 588a 9513536i bk3: 600a 9513322i bk4: 564a 9513704i bk5: 636a 9513072i bk6: 620a 9512998i bk7: 580a 9513395i bk8: 600a 9512836i bk9: 620a 9512893i bk10: 620a 9512720i bk11: 648a 9512570i bk12: 656a 9513136i bk13: 608a 9513174i bk14: 644a 9513324i bk15: 672a 9512883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0025554
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9517501 n_nop=9503015 n_act=1531 n_pre=1515 n_req=3532 n_rd=10164 n_write=1276 bw_util=0.002404
n_activity=78961 dram_eff=0.2898
bk0: 596a 9513149i bk1: 612a 9513056i bk2: 596a 9513215i bk3: 636a 9512953i bk4: 648a 9513029i bk5: 604a 9513024i bk6: 572a 9513159i bk7: 612a 9512544i bk8: 708a 9512188i bk9: 648a 9512598i bk10: 668a 9512648i bk11: 660a 9511925i bk12: 644a 9512687i bk13: 680a 9512524i bk14: 604a 9513432i bk15: 676a 9512836i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00317773
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9517501 n_nop=9502475 n_act=1646 n_pre=1630 n_req=3632 n_rd=10396 n_write=1354 bw_util=0.002469
n_activity=82388 dram_eff=0.2852
bk0: 684a 9512572i bk1: 684a 9511743i bk2: 636a 9512419i bk3: 640a 9512334i bk4: 552a 9513576i bk5: 556a 9513221i bk6: 676a 9512634i bk7: 652a 9512540i bk8: 692a 9511957i bk9: 700a 9511365i bk10: 720a 9511904i bk11: 696a 9511828i bk12: 612a 9513209i bk13: 656a 9512708i bk14: 600a 9512937i bk15: 640a 9512629i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00356963
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9517501 n_nop=9502955 n_act=1584 n_pre=1568 n_req=3507 n_rd=10136 n_write=1258 bw_util=0.002394
n_activity=78930 dram_eff=0.2887
bk0: 572a 9512802i bk1: 596a 9512762i bk2: 564a 9513274i bk3: 624a 9512758i bk4: 640a 9512945i bk5: 636a 9512503i bk6: 608a 9513136i bk7: 628a 9513001i bk8: 672a 9512214i bk9: 684a 9512157i bk10: 652a 9512419i bk11: 716a 9511095i bk12: 624a 9512887i bk13: 680a 9512148i bk14: 640a 9512591i bk15: 600a 9512968i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00312351
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9517501 n_nop=9502765 n_act=1595 n_pre=1579 n_req=3624 n_rd=10216 n_write=1346 bw_util=0.00243
n_activity=81356 dram_eff=0.2842
bk0: 604a 9512953i bk1: 624a 9513044i bk2: 664a 9512401i bk3: 576a 9513012i bk4: 668a 9512680i bk5: 620a 9512812i bk6: 624a 9512830i bk7: 632a 9512582i bk8: 700a 9512564i bk9: 680a 9512136i bk10: 688a 9511975i bk11: 628a 9512678i bk12: 668a 9512269i bk13: 644a 9512647i bk14: 628a 9513120i bk15: 568a 9512991i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.00311899
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9517501 n_nop=9503062 n_act=1586 n_pre=1570 n_req=3477 n_rd=10052 n_write=1231 bw_util=0.002371
n_activity=79534 dram_eff=0.2837
bk0: 588a 9513235i bk1: 600a 9512878i bk2: 588a 9513161i bk3: 532a 9513424i bk4: 640a 9512994i bk5: 656a 9512710i bk6: 644a 9512840i bk7: 616a 9512547i bk8: 612a 9512671i bk9: 648a 9512202i bk10: 668a 9512301i bk11: 632a 9512578i bk12: 668a 9512694i bk13: 672a 9512314i bk14: 640a 9513274i bk15: 648a 9513045i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00287628
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9517501 n_nop=9503380 n_act=1540 n_pre=1524 n_req=3422 n_rd=9844 n_write=1213 bw_util=0.002324
n_activity=77424 dram_eff=0.2856
bk0: 588a 9513492i bk1: 576a 9513160i bk2: 568a 9513461i bk3: 604a 9513064i bk4: 596a 9513124i bk5: 556a 9513580i bk6: 628a 9513083i bk7: 652a 9512524i bk8: 676a 9512202i bk9: 660a 9512336i bk10: 636a 9512730i bk11: 652a 9512388i bk12: 596a 9513086i bk13: 632a 9512933i bk14: 628a 9512859i bk15: 596a 9512954i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00286829

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17761, Miss = 1212, Miss_rate = 0.068, Pending_hits = 647, Reservation_fails = 0
L2_cache_bank[1]: Access = 17956, Miss = 1260, Miss_rate = 0.070, Pending_hits = 628, Reservation_fails = 0
L2_cache_bank[2]: Access = 17835, Miss = 1212, Miss_rate = 0.068, Pending_hits = 620, Reservation_fails = 0
L2_cache_bank[3]: Access = 17995, Miss = 1275, Miss_rate = 0.071, Pending_hits = 635, Reservation_fails = 2
L2_cache_bank[4]: Access = 17836, Miss = 1237, Miss_rate = 0.069, Pending_hits = 616, Reservation_fails = 1
L2_cache_bank[5]: Access = 18302, Miss = 1309, Miss_rate = 0.072, Pending_hits = 623, Reservation_fails = 1
L2_cache_bank[6]: Access = 18466, Miss = 1320, Miss_rate = 0.071, Pending_hits = 651, Reservation_fails = 0
L2_cache_bank[7]: Access = 17880, Miss = 1219, Miss_rate = 0.068, Pending_hits = 608, Reservation_fails = 1
L2_cache_bank[8]: Access = 17847, Miss = 1225, Miss_rate = 0.069, Pending_hits = 631, Reservation_fails = 1
L2_cache_bank[9]: Access = 17963, Miss = 1220, Miss_rate = 0.068, Pending_hits = 636, Reservation_fails = 0
L2_cache_bank[10]: Access = 18144, Miss = 1259, Miss_rate = 0.069, Pending_hits = 621, Reservation_fails = 0
L2_cache_bank[11]: Access = 18430, Miss = 1282, Miss_rate = 0.070, Pending_hits = 658, Reservation_fails = 2
L2_cache_bank[12]: Access = 18308, Miss = 1293, Miss_rate = 0.071, Pending_hits = 657, Reservation_fails = 0
L2_cache_bank[13]: Access = 18389, Miss = 1306, Miss_rate = 0.071, Pending_hits = 646, Reservation_fails = 0
L2_cache_bank[14]: Access = 18022, Miss = 1243, Miss_rate = 0.069, Pending_hits = 610, Reservation_fails = 0
L2_cache_bank[15]: Access = 18115, Miss = 1291, Miss_rate = 0.071, Pending_hits = 625, Reservation_fails = 0
L2_cache_bank[16]: Access = 31380, Miss = 1311, Miss_rate = 0.042, Pending_hits = 713, Reservation_fails = 0
L2_cache_bank[17]: Access = 17821, Miss = 1243, Miss_rate = 0.070, Pending_hits = 605, Reservation_fails = 1
L2_cache_bank[18]: Access = 18062, Miss = 1262, Miss_rate = 0.070, Pending_hits = 617, Reservation_fails = 0
L2_cache_bank[19]: Access = 17630, Miss = 1251, Miss_rate = 0.071, Pending_hits = 599, Reservation_fails = 0
L2_cache_bank[20]: Access = 17795, Miss = 1229, Miss_rate = 0.069, Pending_hits = 610, Reservation_fails = 0
L2_cache_bank[21]: Access = 18074, Miss = 1232, Miss_rate = 0.068, Pending_hits = 623, Reservation_fails = 0
L2_total_cache_accesses = 410011
L2_total_cache_misses = 27691
L2_total_cache_miss_rate = 0.0675
L2_total_cache_pending_hits = 13879
L2_total_cache_reservation_fails = 9
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 252425
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12710
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18857
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 115975
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1021
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8827
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 283992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 125823
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=718670
icnt_total_pkts_simt_to_mem=535834
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 78.5847
	minimum = 6
	maximum = 677
Network latency average = 42.4373
	minimum = 6
	maximum = 421
Slowest packet = 743111
Flit latency average = 51.1928
	minimum = 6
	maximum = 420
Slowest flit = 1140845
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.016358
	minimum = 0.0135429 (at node 0)
	maximum = 0.096004 (at node 44)
Accepted packet rate average = 0.016358
	minimum = 0.0135429 (at node 0)
	maximum = 0.096004 (at node 44)
Injected flit rate average = 0.0245371
	minimum = 0.0185545 (at node 46)
	maximum = 0.099822 (at node 44)
Accepted flit rate average= 0.0245371
	minimum = 0.016342 (at node 0)
	maximum = 0.18819 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.418 (12 samples)
	minimum = 6 (12 samples)
	maximum = 176.5 (12 samples)
Network latency average = 14.1351 (12 samples)
	minimum = 6 (12 samples)
	maximum = 117.25 (12 samples)
Flit latency average = 15.0258 (12 samples)
	minimum = 6 (12 samples)
	maximum = 116.5 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.0234239 (12 samples)
	minimum = 0.0189469 (12 samples)
	maximum = 0.0646636 (12 samples)
Accepted packet rate average = 0.0234239 (12 samples)
	minimum = 0.0189469 (12 samples)
	maximum = 0.0646636 (12 samples)
Injected flit rate average = 0.0351807 (12 samples)
	minimum = 0.0232378 (12 samples)
	maximum = 0.0851552 (12 samples)
Accepted flit rate average = 0.0351807 (12 samples)
	minimum = 0.0263419 (12 samples)
	maximum = 0.114602 (12 samples)
Injected packet size average = 1.50191 (12 samples)
Accepted packet size average = 1.50191 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 13 min, 21 sec (4401 sec)
gpgpu_simulation_rate = 13130 (inst/sec)
gpgpu_simulation_rate = 1776 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 3955122
gpu_sim_insn = 8878634
gpu_ipc =       2.2448
gpu_tot_sim_cycle = 12001655
gpu_tot_sim_insn = 66664698
gpu_tot_ipc =       5.5546
gpu_tot_issued_cta = 6643
max_total_param_size = 0
gpu_stall_dramfull = 29514
gpu_stall_icnt2sh    = 306455
partiton_reqs_in_parallel = 86983492
partiton_reqs_in_parallel_total    = 112763208
partiton_level_parallism =      21.9926
partiton_level_parallism_total  =      16.6433
partiton_reqs_in_parallel_util = 86983492
partiton_reqs_in_parallel_util_total    = 112763208
gpu_sim_cycle_parition_util = 3955122
gpu_tot_sim_cycle_parition_util    = 5125615
partiton_level_parallism_util =      21.9926
partiton_level_parallism_util_total  =      21.9967
partiton_replys_in_parallel = 863039
partiton_replys_in_parallel_total    = 410011
L2_BW  =      20.6826 GB/Sec
L2_BW_total  =      10.0540 GB/Sec
gpu_total_sim_rate=6827

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2428815
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 645904
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 644112
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2423319
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 645904
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2428815
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2901, 3099, 3242, 3883, 3049, 3443, 3895, 3282, 3676, 3643, 3726, 3643, 3932, 3512, 3536, 2915, 2849, 3721, 2838, 3103, 2811, 3338, 3190, 3549, 2967, 2761, 2714, 3368, 3455, 3657, 3330, 3223, 2889, 2313, 2309, 2523, 2950, 2558, 2142, 2873, 2627, 2564, 2971, 2803, 2616, 2728, 2860, 3083, 2706, 2421, 2386, 2170, 2605, 2583, 2379, 2787, 2717, 2043, 2920, 2634, 2300, 2586, 2499, 2847, 
gpgpu_n_tot_thrd_icount = 146538752
gpgpu_n_tot_w_icount = 4579336
gpgpu_n_stall_shd_mem = 938107
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 873325
gpgpu_n_mem_write_global = 399529
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4402136
gpgpu_n_store_insn = 501133
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 20668928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 929856
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 3365
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:991054	W0_Idle:188744436	W0_Scoreboard:310165805	W1:1194393	W2:561744	W3:361284	W4:219292	W5:124758	W6:57488	W7:22291	W8:8621	W9:1678	W10:348	W11:259	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2027180
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6986600 {8:873325,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15982664 {40:399508,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 45942184 {40:734240,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3196232 {8:399529,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 853 
maxdqlatency = 0 
maxmflatency = 661496 
averagemflatency = 6755 
max_icnt2mem_latency = 661229 
max_icnt2sh_latency = 12001617 
mrq_lat_table:64649 	1960 	1746 	12449 	4098 	2040 	1813 	1708 	1142 	193 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1189760 	43301 	1994 	146 	1395 	1192 	4187 	3503 	2496 	4502 	5670 	10637 	4099 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	979999 	92161 	46901 	20784 	86193 	8831 	238 	177 	85 	1399 	1181 	4200 	3490 	2496 	4502 	5677 	10630 	4099 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	688036 	115527 	59289 	10305 	196 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	7777 	148931 	242255 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10173 	108 	13 	47 	77 	177 	317 	583 	962 	610 	59 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        22        25        23        26        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        43        41        32        36        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        18        34        28        29        26        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        40        19        28        37        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        25        26        18        34        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        41        16        31        24        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        20        33        46        28        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        24        29        23        27        16        17        16        16 
dram[8]:        16        16        16        16        15        15        17        16        29        28        19        29        50        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        35        29        22        19        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        35        30        34        32        16        16        16        16 
maximum service time to same row:
dram[0]:    886763    888135    888709    890420    921332    689654    692502    691535    318029    882843    880054    817632    688575    886727    884796    925104 
dram[1]:    890477    692900    896896    888734    816104    884183    890141    922736    799072    891440    924762    496733    887937    885215    883794    880427 
dram[2]:    812510    885571    881654    816943    693105    813829    802529    799367    822978    814102    874065    730750    261383    466819    485654    886890 
dram[3]:    884523    859268    886364    889708    884827    887892    886438    888397    908434    813138    888862    813348    883611    867269    831484    889921 
dram[4]:    881674    901646    924270    730712    332581    885187    812437    906955    691013    892880    812588    920424    884679    363002    359712    891726 
dram[5]:    816972    872106    850230    921836    803646    880864    888856    886023    926020    885039    919576    907994    883928    692297    902785    815144 
dram[6]:    815166    901363    884467    890098    815085    799160    815407    848620    817480    813350    894108    815985    696908    875795    885656    899140 
dram[7]:    698184    691540    294753    893095    882439    708246    887785    894196    730224    815226    885985    919536    923633    495403    887158    884032 
dram[8]:    889033    886074    873062    888854    886239    693905    812147    882912    884725    886524    885335    882807    696923    902454    814246    887645 
dram[9]:    891462    281561    800741    811355    797090    692946    916805    220890    691213    889157    693941    691519    886290    833326    691534    889606 
dram[10]:    890676    689042    693967    879240    696002    881645    800783    815112    883198    886271    890745    886031    870037    882972    884974    889019 
average row accesses per activate:
dram[0]:  2.309735  2.285088  2.425743  2.553299  2.356784  2.224066  2.395122  2.548913  2.432161  2.466981  2.463054  2.315789  2.310924  2.286274  2.395745  2.551111 
dram[1]:  2.156489  2.209677  2.333333  2.387851  2.473404  2.378788  2.433673  2.484848  2.422222  2.488263  2.467980  2.661836  2.221239  2.478049  2.537037  2.495575 
dram[2]:  2.086466  2.186147  2.346154  2.641414  2.299065  2.333333  2.376238  2.309091  2.426540  2.360169  2.385714  2.309804  2.422535  2.320312  2.588785  2.341463 
dram[3]:  2.134615  2.228699  2.446009  2.303738  2.345133  2.487180  2.420290  2.375000  2.577982  2.515790  2.502242  2.462222  2.378855  2.359649  2.529954  2.484716 
dram[4]:  2.234818  2.403846  2.477612  2.470588  2.406091  2.361502  2.316832  2.457895  2.454545  2.614973  2.314655  2.507177  2.402715  2.258475  2.467249  2.287402 
dram[5]:  2.242553  2.330233  2.393365  2.557789  2.427885  2.421320  2.486631  2.396313  2.340336  2.394231  2.512315  2.418502  2.370044  2.440367  2.612440  2.644860 
dram[6]:  2.164122  2.371428  2.514286  2.558824  2.382653  2.381443  2.225532  2.358079  2.447005  2.354701  2.440171  2.611374  2.314410  2.314286  2.324786  2.443478 
dram[7]:  2.223214  2.318965  2.466667  2.417910  2.224771  2.355856  2.342995  2.557292  2.398104  2.443946  2.410377  2.354167  2.486486  2.459460  2.452174  2.483568 
dram[8]:  2.292793  2.292373  2.333333  2.531707  2.320930  2.275862  2.463917  2.389423  2.379630  2.360000  2.418502  2.439024  2.699152  2.323652  2.445415  2.408257 
dram[9]:  2.366197  2.318584  2.373737  2.383784  2.367150  2.381643  2.448113  2.399061  2.395122  2.290043  2.243697  2.321101  2.414097  2.162055  2.410714  2.424779 
dram[10]:  2.360360  2.248945  2.393035  2.625000  2.564516  2.459184  2.396039  2.469484  2.275109  2.523585  2.514286  2.400966  2.460784  2.360000  2.340336  2.500000 
average row locality = 91798/38346 = 2.393939
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       401       398       387       402       375       420       392       386       373       399       380       385       418       433       412       425 
dram[1]:       425       424       387       399       381       379       375       391       399       383       374       401       380       391       416       416 
dram[2]:       423       391       383       414       395       417       391       404       379       404       382       425       393       440       415       427 
dram[3]:       428       387       418       390       420       388       396       395       404       365       409       404       410       406       412       425 
dram[4]:       424       388       392       405       380       402       371       373       379       373       397       391       403       399       429       430 
dram[5]:       412       398       401       402       405       381       380       403       408       374       379       392       407       411       410       432 
dram[6]:       439       448       413       405       370       372       415       429       393       402       416       411       408       424       409       422 
dram[7]:       382       409       412       386       398       419       386       395       386       405       384       408       416       410       431       401 
dram[8]:       400       422       415       410       395       373       380       402       393       387       398       371       419       419       421       401 
dram[9]:       403       409       381       358       394       401       409       404       358       386       400       382       413       409       418       407 
dram[10]:       406       412       383       408       388       379       393       413       378       406       390       363       382       403       408       411 
total reads: 70443
bank skew: 448/358 = 1.25
chip skew: 6576/6321 = 1.04
number of total write accesses:
dram[0]:       121       123       103       101        94       116        99        83       111       124       120       143       132       150       151       149 
dram[1]:       140       124        96       112        84        92       102       101       146       147       127       150       122       117       132       148 
dram[2]:       132       114       105       109        97       115        89       104       133       153       119       164       123       154       139       149 
dram[3]:       127       110       103       103       110        97       105       118       158       113       149       150       130       132       137       144 
dram[4]:       128       112       106        99        94       101        97        94       134       116       140       133       128       134       136       151 
dram[5]:       115       103       104       107       100        96        85       117       149       124       131       157       131       121       136       134 
dram[6]:       128       133       115       117        97        90       108       111       138       149       155       140       122       143       135       140 
dram[7]:       116       129       106       100        87       104        99        96       120       140       127       157       136       136       133       128 
dram[8]:       109       119       110       109       104        89        98        95       121       144       151       129       218       141       139       124 
dram[9]:       101       115        89        83        96        92       110       107       133       143       134       124       135       138       122       141 
dram[10]:       118       121        98        96        89       103        91       113       143       129       138       134       120       128       149       129 
total reads: 21355
bank skew: 218/83 = 2.63
chip skew: 2021/1863 = 1.08
average mf latency per bank:
dram[0]:      94303    107038    110596    107344     95731    104811     97159     99637     88518     92566     88775     80816     93981     86858     94272     98452
dram[1]:      96865     95901    105233    104693    111669     93491     95438     97262     84253     60603     89259     86791     86140     93435     92948     98496
dram[2]:      81294     90799     97022    107787    115403     89294     93065     91835     84663     73554     91575     86795     91665     95152     99231     89007
dram[3]:      89298     95981     90685     98551     95613     98490     93840    106362     72878     76944     73474     88736     89772     89237     93280     99220
dram[4]:     110789    104259    103836    106941    103366     96095     95689     91306     84444     83594     88740     85283     98014     88222     89638     80548
dram[5]:     100626    101835    103049    107429    103634    104407    102109     88109     78740     85431     74766     78196     91909     94253     90489     91998
dram[6]:      91377     97812     98320     99873     96544    102400     98009     96348     74371     73857     73874     82716     94559     98133    101801    100189
dram[7]:      99723    101149    115093    104153    102451    107398     96674     99246     78664     85246     82186     78985     97143     88090     98343     86694
dram[8]:     104059    100182     99668    104064     94615    103529     91139     98285     79119     74549     88852     81426     92004     82661     94373     88795
dram[9]:     110698     98446    102589    116623    108099    101053     95185     96200     89738     76509     90376     92681     89152     79547    106329     98329
dram[10]:     109690     94685    109958    110313    110347     94678     98137     89996     77375     89210     82840     69828     90702     97681     94375    101115
maximum mf latency per bank:
dram[0]:     632817    632820    650999    632820    617197    645835    645828    648447    658839    658849    651012    651040    643210    645834    635392    622398
dram[1]:     632819    632813    648444    648462    648438    648428    645832    648449    661434    661445    651040    651016    645834    645841    632800    632802
dram[2]:     630220    627619    651055    648445    648450    611947    627578    648405    661446    661496    653605    653608    645834    645840    632790    630196
dram[3]:     630207    630221    635418    648447    648451    617183    645832    648433    661470    630211    627559    653642    645808    645822    635422    632806
dram[4]:     630216    630226    651043    648405    648466    617194    648428    648451    661471    658839    643213    653618    643207    645807    622389    632788
dram[5]:     630226    632806    648416    651000    648451    648438    645820    648452    661445    661469    653656    651054    645808    643245    635384    632798
dram[6]:     630208    632810    651002    651002    617128    645802    648452    648468    661447    661471    653656    653631    645834    645845    632799    635396
dram[7]:     630209    630217    651025    651036    645843    648434    648425    648416    658874    661448    653621    653607    645837    645845    635410    632800
dram[8]:     632807    632810    651030    651043    648425    648440    648434    648416    658863    658890    653621    643220    645846    637988    632815    630203
dram[9]:     632807    632812    651029    632827    648426    617147    645818    643198    661464    658872    653621    651065    645796    637995    635411    635418
dram[10]:     632802    632830    648414    650998    648427    619771    643199    645811    661466    658838    651044    651028    645823    643221    635381    635379
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16861582 n_nop=16825069 n_act=3478 n_pre=3462 n_req=8306 n_rd=25544 n_write=4029 bw_util=0.003508
n_activity=175197 dram_eff=0.3376
bk0: 1604a 16848029i bk1: 1592a 16846228i bk2: 1548a 16848430i bk3: 1608a 16847445i bk4: 1500a 16848272i bk5: 1680a 16846905i bk6: 1568a 16848124i bk7: 1544a 16849186i bk8: 1492a 16848281i bk9: 1596a 16848073i bk10: 1520a 16848047i bk11: 1540a 16846627i bk12: 1672a 16845447i bk13: 1732a 16845536i bk14: 1648a 16846251i bk15: 1700a 16846623i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0160674
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16861582 n_nop=16825404 n_act=3432 n_pre=3416 n_req=8261 n_rd=25284 n_write=4046 bw_util=0.003479
n_activity=171855 dram_eff=0.3413
bk0: 1700a 16845149i bk1: 1696a 16845891i bk2: 1548a 16848749i bk3: 1596a 16847538i bk4: 1524a 16849897i bk5: 1516a 16848973i bk6: 1500a 16850811i bk7: 1564a 16848949i bk8: 1596a 16846950i bk9: 1532a 16847035i bk10: 1496a 16847625i bk11: 1604a 16845983i bk12: 1520a 16848301i bk13: 1564a 16848537i bk14: 1664a 16846709i bk15: 1664a 16845582i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0133845
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16861582 n_nop=16824267 n_act=3608 n_pre=3592 n_req=8482 n_rd=25932 n_write=4183 bw_util=0.003572
n_activity=180500 dram_eff=0.3337
bk0: 1692a 16845960i bk1: 1564a 16846882i bk2: 1532a 16849260i bk3: 1656a 16848099i bk4: 1580a 16848767i bk5: 1668a 16845866i bk6: 1564a 16849981i bk7: 1616a 16848281i bk8: 1516a 16847509i bk9: 1616a 16846960i bk10: 1528a 16848661i bk11: 1700a 16845309i bk12: 1572a 16848012i bk13: 1760a 16845326i bk14: 1660a 16847693i bk15: 1708a 16846086i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0105832
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16861582 n_nop=16824611 n_act=3511 n_pre=3495 n_req=8443 n_rd=25828 n_write=4137 bw_util=0.003554
n_activity=177620 dram_eff=0.3374
bk0: 1712a 16845141i bk1: 1548a 16846416i bk2: 1672a 16847667i bk3: 1560a 16848185i bk4: 1680a 16846804i bk5: 1552a 16848054i bk6: 1584a 16847770i bk7: 1580a 16846478i bk8: 1616a 16846066i bk9: 1460a 16848635i bk10: 1636a 16847208i bk11: 1616a 16846577i bk12: 1640a 16847442i bk13: 1624a 16846746i bk14: 1648a 16846862i bk15: 1700a 16846148i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0156424
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16861582 n_nop=16825421 n_act=3439 n_pre=3423 n_req=8239 n_rd=25344 n_write=3955 bw_util=0.003475
n_activity=174495 dram_eff=0.3358
bk0: 1696a 16846829i bk1: 1552a 16847925i bk2: 1568a 16848300i bk3: 1620a 16848271i bk4: 1520a 16849329i bk5: 1608a 16847748i bk6: 1484a 16848617i bk7: 1492a 16848627i bk8: 1516a 16848272i bk9: 1492a 16848374i bk10: 1588a 16846975i bk11: 1564a 16847137i bk12: 1612a 16846727i bk13: 1596a 16847310i bk14: 1716a 16846721i bk15: 1720a 16845923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0149296
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16861582 n_nop=16825236 n_act=3413 n_pre=3397 n_req=8305 n_rd=25580 n_write=3956 bw_util=0.003503
n_activity=173353 dram_eff=0.3408
bk0: 1648a 16847723i bk1: 1592a 16846878i bk2: 1604a 16848115i bk3: 1608a 16847451i bk4: 1620a 16848244i bk5: 1524a 16850170i bk6: 1520a 16849470i bk7: 1612a 16846024i bk8: 1632a 16847131i bk9: 1496a 16847361i bk10: 1516a 16848405i bk11: 1568a 16845503i bk12: 1628a 16847680i bk13: 1644a 16846866i bk14: 1640a 16847696i bk15: 1728a 16845416i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.011902
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16861582 n_nop=16823829 n_act=3609 n_pre=3593 n_req=8597 n_rd=26304 n_write=4247 bw_util=0.003624
n_activity=179050 dram_eff=0.3413
bk0: 1756a 16845593i bk1: 1792a 16844567i bk2: 1652a 16846404i bk3: 1620a 16846187i bk4: 1480a 16847971i bk5: 1488a 16847223i bk6: 1660a 16847523i bk7: 1716a 16846172i bk8: 1572a 16846823i bk9: 1608a 16845212i bk10: 1664a 16846606i bk11: 1644a 16846272i bk12: 1632a 16847859i bk13: 1696a 16846614i bk14: 1636a 16846991i bk15: 1688a 16846473i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0156278
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16861582 n_nop=16824932 n_act=3479 n_pre=3463 n_req=8342 n_rd=25712 n_write=3996 bw_util=0.003524
n_activity=173603 dram_eff=0.3423
bk0: 1528a 16848091i bk1: 1636a 16846376i bk2: 1648a 16849044i bk3: 1544a 16849199i bk4: 1592a 16849621i bk5: 1676a 16847589i bk6: 1544a 16848206i bk7: 1580a 16847707i bk8: 1544a 16847183i bk9: 1620a 16846520i bk10: 1536a 16847468i bk11: 1632a 16845210i bk12: 1664a 16847396i bk13: 1640a 16846444i bk14: 1724a 16846133i bk15: 1604a 16846694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.012208
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16861582 n_nop=16824903 n_act=3505 n_pre=3489 n_req=8406 n_rd=25624 n_write=4061 bw_util=0.003521
n_activity=176603 dram_eff=0.3362
bk0: 1600a 16847201i bk1: 1688a 16847073i bk2: 1660a 16848592i bk3: 1640a 16847607i bk4: 1580a 16847805i bk5: 1492a 16848436i bk6: 1520a 16849550i bk7: 1608a 16847766i bk8: 1572a 16847385i bk9: 1548a 16846100i bk10: 1592a 16846921i bk11: 1484a 16846890i bk12: 1676a 16847091i bk13: 1676a 16846647i bk14: 1684a 16847543i bk15: 1604a 16846212i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.0121391
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16861582 n_nop=16825431 n_act=3483 n_pre=3467 n_req=8195 n_rd=25328 n_write=3873 bw_util=0.003464
n_activity=173756 dram_eff=0.3361
bk0: 1612a 16848548i bk1: 1636a 16846614i bk2: 1524a 16849828i bk3: 1432a 16850202i bk4: 1576a 16849432i bk5: 1604a 16849478i bk6: 1636a 16849107i bk7: 1616a 16848033i bk8: 1432a 16848771i bk9: 1544a 16846586i bk10: 1600a 16847839i bk11: 1528a 16847036i bk12: 1652a 16847710i bk13: 1636a 16846877i bk14: 1672a 16848197i bk15: 1628a 16847159i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.0094621
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16861582 n_nop=16825596 n_act=3390 n_pre=3374 n_req=8222 n_rd=25292 n_write=3930 bw_util=0.003466
n_activity=172730 dram_eff=0.3384
bk0: 1624a 16847294i bk1: 1648a 16847081i bk2: 1532a 16849075i bk3: 1632a 16848286i bk4: 1552a 16850265i bk5: 1516a 16848931i bk6: 1572a 16851049i bk7: 1652a 16848129i bk8: 1512a 16847567i bk9: 1624a 16847806i bk10: 1560a 16848180i bk11: 1452a 16847899i bk12: 1528a 16848616i bk13: 1612a 16847350i bk14: 1632a 16846328i bk15: 1644a 16846554i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0120437

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56962, Miss = 3138, Miss_rate = 0.055, Pending_hits = 768, Reservation_fails = 0
L2_cache_bank[1]: Access = 57563, Miss = 3248, Miss_rate = 0.056, Pending_hits = 763, Reservation_fails = 0
L2_cache_bank[2]: Access = 56961, Miss = 3137, Miss_rate = 0.055, Pending_hits = 744, Reservation_fails = 0
L2_cache_bank[3]: Access = 57114, Miss = 3184, Miss_rate = 0.056, Pending_hits = 751, Reservation_fails = 2
L2_cache_bank[4]: Access = 56785, Miss = 3161, Miss_rate = 0.056, Pending_hits = 734, Reservation_fails = 2
L2_cache_bank[5]: Access = 57687, Miss = 3322, Miss_rate = 0.058, Pending_hits = 757, Reservation_fails = 1
L2_cache_bank[6]: Access = 57935, Miss = 3297, Miss_rate = 0.057, Pending_hits = 779, Reservation_fails = 0
L2_cache_bank[7]: Access = 57130, Miss = 3160, Miss_rate = 0.055, Pending_hits = 755, Reservation_fails = 1
L2_cache_bank[8]: Access = 57418, Miss = 3175, Miss_rate = 0.055, Pending_hits = 757, Reservation_fails = 1
L2_cache_bank[9]: Access = 57604, Miss = 3161, Miss_rate = 0.055, Pending_hits = 765, Reservation_fails = 0
L2_cache_bank[10]: Access = 57578, Miss = 3202, Miss_rate = 0.056, Pending_hits = 749, Reservation_fails = 0
L2_cache_bank[11]: Access = 57727, Miss = 3193, Miss_rate = 0.055, Pending_hits = 789, Reservation_fails = 2
L2_cache_bank[12]: Access = 57590, Miss = 3263, Miss_rate = 0.057, Pending_hits = 785, Reservation_fails = 0
L2_cache_bank[13]: Access = 58054, Miss = 3313, Miss_rate = 0.057, Pending_hits = 779, Reservation_fails = 0
L2_cache_bank[14]: Access = 57323, Miss = 3195, Miss_rate = 0.056, Pending_hits = 734, Reservation_fails = 0
L2_cache_bank[15]: Access = 57214, Miss = 3233, Miss_rate = 0.057, Pending_hits = 759, Reservation_fails = 0
L2_cache_bank[16]: Access = 70240, Miss = 3221, Miss_rate = 0.046, Pending_hits = 834, Reservation_fails = 0
L2_cache_bank[17]: Access = 56879, Miss = 3185, Miss_rate = 0.056, Pending_hits = 733, Reservation_fails = 1
L2_cache_bank[18]: Access = 56869, Miss = 3176, Miss_rate = 0.056, Pending_hits = 738, Reservation_fails = 1
L2_cache_bank[19]: Access = 56598, Miss = 3156, Miss_rate = 0.056, Pending_hits = 721, Reservation_fails = 0
L2_cache_bank[20]: Access = 56661, Miss = 3128, Miss_rate = 0.055, Pending_hits = 732, Reservation_fails = 1
L2_cache_bank[21]: Access = 57158, Miss = 3195, Miss_rate = 0.056, Pending_hits = 741, Reservation_fails = 0
L2_total_cache_accesses = 1273050
L2_total_cache_misses = 70443
L2_total_cache_miss_rate = 0.0553
L2_total_cache_pending_hits = 16667
L2_total_cache_reservation_fails = 12
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 800040
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15464
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 57821
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 385859
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1055
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12615
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 873325
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 399529
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2491140
icnt_total_pkts_simt_to_mem=1672626
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.3528
	minimum = 6
	maximum = 454
Network latency average = 11.1591
	minimum = 6
	maximum = 444
Slowest packet = 841507
Flit latency average = 10.6286
	minimum = 6
	maximum = 442
Slowest flit = 1960955
Fragmentation average = 0.00438161
	minimum = 0
	maximum = 277
Injected packet rate average = 0.00436416
	minimum = 0.00349724 (at node 2)
	maximum = 0.00501439 (at node 41)
Accepted packet rate average = 0.00436416
	minimum = 0.00349724 (at node 2)
	maximum = 0.00501439 (at node 41)
Injected flit rate average = 0.00735568
	minimum = 0.00459227 (at node 2)
	maximum = 0.0104059 (at node 37)
Accepted flit rate average= 0.00735568
	minimum = 0.00645846 (at node 46)
	maximum = 0.00848963 (at node 14)
Injected packet length average = 1.68548
Accepted packet length average = 1.68548
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.8746 (13 samples)
	minimum = 6 (13 samples)
	maximum = 197.846 (13 samples)
Network latency average = 13.9061 (13 samples)
	minimum = 6 (13 samples)
	maximum = 142.385 (13 samples)
Flit latency average = 14.6876 (13 samples)
	minimum = 6 (13 samples)
	maximum = 141.538 (13 samples)
Fragmentation average = 0.000337047 (13 samples)
	minimum = 0 (13 samples)
	maximum = 21.3077 (13 samples)
Injected packet rate average = 0.0219578 (13 samples)
	minimum = 0.0177585 (13 samples)
	maximum = 0.0600752 (13 samples)
Accepted packet rate average = 0.0219578 (13 samples)
	minimum = 0.0177585 (13 samples)
	maximum = 0.0600752 (13 samples)
Injected flit rate average = 0.0330403 (13 samples)
	minimum = 0.0218035 (13 samples)
	maximum = 0.0794052 (13 samples)
Accepted flit rate average = 0.0330403 (13 samples)
	minimum = 0.0248124 (13 samples)
	maximum = 0.106439 (13 samples)
Injected packet size average = 1.50472 (13 samples)
Accepted packet size average = 1.50472 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 42 min, 44 sec (9764 sec)
gpgpu_simulation_rate = 6827 (inst/sec)
gpgpu_simulation_rate = 1229 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 49146
gpu_sim_insn = 5472444
gpu_ipc =     111.3508
gpu_tot_sim_cycle = 12272951
gpu_tot_sim_insn = 72137142
gpu_tot_ipc =       5.8777
gpu_tot_issued_cta = 7154
max_total_param_size = 0
gpu_stall_dramfull = 29639
gpu_stall_icnt2sh    = 306652
partiton_reqs_in_parallel = 1081087
partiton_reqs_in_parallel_total    = 199746700
partiton_level_parallism =      21.9975
partiton_level_parallism_total  =      16.3634
partiton_reqs_in_parallel_util = 1081087
partiton_reqs_in_parallel_util_total    = 199746700
gpu_sim_cycle_parition_util = 49146
gpu_tot_sim_cycle_parition_util    = 9080737
partiton_level_parallism_util =      21.9975
partiton_level_parallism_util_total  =      21.9968
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 1273050
L2_BW  =      78.7938 GB/Sec
L2_BW_total  =      10.1473 GB/Sec
gpu_total_sim_rate=7311

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2551415
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 686784
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0026
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 684992
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2545919
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 686784
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2551415
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3081, 3279, 3422, 4063, 3229, 3623, 4075, 3462, 3856, 3823, 3906, 3823, 4112, 3692, 3716, 3095, 3029, 3901, 3018, 3283, 2991, 3518, 3370, 3729, 3147, 2941, 2894, 3548, 3635, 3837, 3510, 3403, 3033, 2457, 2453, 2667, 3094, 2702, 2286, 3017, 2771, 2708, 3115, 2947, 2760, 2872, 3004, 3227, 2850, 2565, 2530, 2314, 2749, 2727, 2523, 2931, 2861, 2187, 3064, 2778, 2444, 2730, 2643, 2991, 
gpgpu_n_tot_thrd_icount = 154123360
gpgpu_n_tot_w_icount = 4816355
gpgpu_n_stall_shd_mem = 1242935
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 881496
gpgpu_n_mem_write_global = 432213
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4663580
gpgpu_n_store_insn = 911389
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 21977088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1232997
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 5052
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1486114	W0_Idle:190733980	W0_Scoreboard:310224773	W1:1194393	W2:561755	W3:361284	W4:219353	W5:124978	W6:58203	W7:24007	W8:12163	W9:7068	W10:9247	W11:11094	W12:13211	W13:13244	W14:11165	W15:8140	W16:5720	W17:3630	W18:1991	W19:891	W20:308	W21:110	W22:66	W23:22	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2174312
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7051968 {8:881496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17290024 {40:432192,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46269024 {40:742411,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3457704 {8:432213,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 853 
maxdqlatency = 0 
maxmflatency = 661496 
averagemflatency = 6577 
max_icnt2mem_latency = 661229 
max_icnt2sh_latency = 12272950 
mrq_lat_table:67767 	2000 	1943 	13587 	4834 	2750 	1962 	1709 	1142 	193 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1222097 	49803 	2126 	278 	1515 	1414 	4586 	4347 	2663 	4502 	5670 	10637 	4099 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8 	984417 	93575 	48172 	27669 	106084 	13554 	518 	294 	193 	1520 	1399 	4620 	4332 	2642 	4502 	5677 	10630 	4099 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	695204 	116514 	59305 	10305 	196 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	7777 	148931 	274939 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10202 	110 	14 	47 	77 	179 	321 	590 	962 	610 	59 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        22        50        23        26        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        50        41        32        36        43        33        16        16 
dram[2]:        16        16        16        16        16        16        16        18        34        50        29        68        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        40        19        28        37        32        16        16        16 
dram[4]:        41        16        16        16        16        16        16        16        45        35        32        34        16        19        16        16 
dram[5]:        16        25        16        16        16        16        16        16        41        50        40        24        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        20        50        46        28        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        35        35        23        27        32        17        30        16 
dram[8]:        16        16        16        16        15        15        17        16        50        28        19        29        82        16        16        16 
dram[9]:        38        22        16        16        15        15        16        16        35        29        25        66        45        16        16        16 
dram[10]:        27        29        16        16        17        16        16        16        35        30        35        53        16        16        16        16 
maximum service time to same row:
dram[0]:    886763    888135    888709    890420    921332    689654    692502    691535    318029    882843    880054    817632    688575    886727    884796    925104 
dram[1]:    890477    692900    896896    888734    816104    884183    890141    922736    799072    891440    924762    496733    887937    885215    883794    880427 
dram[2]:    812510    885571    881654    816943    693105    813829    802529    799367    822978    814102    874065    730750    261383    466819    485654    886890 
dram[3]:    884523    859268    886364    889708    884827    887892    886438    888397    908434    813138    888862    813348    883611    867269    831484    889921 
dram[4]:    881674    901646    924270    730712    332581    885187    812437    906955    691013    892880    812588    920424    884679    363002    359712    891726 
dram[5]:    816972    872106    850230    921836    803646    880864    888856    886023    926020    885039    919576    907994    883928    692297    902785    815144 
dram[6]:    815166    901363    884467    890098    815085    799160    815407    848620    817480    813350    894108    815985    696908    875795    885656    899140 
dram[7]:    698184    691540    294753    893095    882439    708246    887785    894196    730224    815226    885985    919536    923633    495403    887158    884032 
dram[8]:    889033    886074    873062    888854    886239    693905    812147    882912    884725    886524    885335    882807    696923    902454    814246    887645 
dram[9]:    891462    281561    800741    811355    797090    692946    916805    220890    691213    889157    693941    691519    886290    833326    691534    889606 
dram[10]:    890676    689042    693967    879240    696002    881645    800783    815112    883198    886271    890745    886031    870037    882972    884974    889019 
average row accesses per activate:
dram[0]:  2.506608  2.454149  2.504902  2.613065  2.356784  2.219008  2.395122  2.548913  2.670000  2.666667  2.794118  2.611354  2.489540  2.449219  2.580508  2.738938 
dram[1]:  2.326996  2.393574  2.398104  2.472222  2.473404  2.378788  2.433673  2.484848  2.625551  2.682028  2.799020  2.985577  2.397380  2.642857  2.723502  2.674009 
dram[2]:  2.250936  2.350427  2.435407  2.723618  2.297674  2.327511  2.376238  2.291480  2.599078  2.554622  2.696682  2.560311  2.592592  2.478599  2.795349  2.506073 
dram[3]:  2.287356  2.419643  2.518692  2.364055  2.339207  2.487180  2.420290  2.368664  2.794521  2.764398  2.794643  2.752212  2.543478  2.545851  2.711009  2.673913 
dram[4]:  2.404000  2.588517  2.534314  2.526570  2.398990  2.361502  2.316832  2.450262  2.644860  2.842105  2.561182  2.819048  2.585586  2.418410  2.647826  2.454902 
dram[5]:  2.400844  2.504587  2.471698  2.603961  2.421053  2.414141  2.478723  2.396313  2.539749  2.619048  2.810680  2.706140  2.561404  2.625571  2.809524  2.846512 
dram[6]:  2.314394  2.528455  2.558686  2.624390  2.382653  2.374359  2.224576  2.358079  2.645455  2.555085  2.719149  2.915094  2.500000  2.483740  2.506383  2.606061 
dram[7]:  2.413333  2.493562  2.518868  2.495049  2.229358  2.349776  2.352657  2.557292  2.595349  2.637168  2.718310  2.626556  2.653333  2.641256  2.592275  2.658879 
dram[8]:  2.450893  2.459916  2.384956  2.606796  2.314815  2.275862  2.448980  2.389423  2.591743  2.570796  2.701754  2.752427  3.179167  2.500000  2.634783  2.593607 
dram[9]:  2.555556  2.484848  2.412060  2.467742  2.367150  2.375000  2.448113  2.397196  2.650486  2.517241  2.506224  2.604545  2.593886  2.334646  2.591111  2.612335 
dram[10]:  2.504464  2.408333  2.470297  2.661538  2.556150  2.459184  2.389163  2.467290  2.504348  2.740741  2.773148  2.695238  2.663415  2.557522  2.523013  2.695853 
average row locality = 97887/38608 = 2.535407
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       417       412       394       408       375       420       392       386       383       409       396       401       434       449       428       441 
dram[1]:       441       440       394       406       381       379       375       391       409       393       390       417       396       407       432       432 
dram[2]:       439       406       390       421       395       417       391       404       389       414       398       441       409       456       431       443 
dram[3]:       443       403       424       397       420       388       396       395       414       375       425       420       426       422       428       441 
dram[4]:       440       403       398       411       380       402       371       373       389       383       413       407       419       415       445       446 
dram[5]:       427       414       407       408       405       381       380       403       418       384       395       408       423       427       426       448 
dram[6]:       455       464       419       411       370       372       415       429       403       412       432       427       424       440       425       438 
dram[7]:       398       425       418       392       398       419       386       395       396       415       400       424       432       426       447       417 
dram[8]:       415       437       420       416       395       373       380       402       403       397       414       387       436       435       437       417 
dram[9]:       419       425       384       364       394       401       409       404       369       397       416       398       429       425       434       423 
dram[10]:       419       428       389       413       388       379       393       413       389       417       406       379       398       419       424       427 
total reads: 72198
bank skew: 464/364 = 1.27
chip skew: 6736/6481 = 1.04
number of total write accesses:
dram[0]:       152       150       117       112        94       117        99        83       151       167       174       197       161       178       181       178 
dram[1]:       171       156       112       128        84        92       102       101       187       189       181       204       153       148       159       175 
dram[2]:       162       144       119       121        99       116        89       107       175       194       171       217       151       181       170       176 
dram[3]:       154       139       115       116       111        97       105       119       198       153       201       202       159       161       163       174 
dram[4]:       161       138       119       112        95       101        97        95       177       157       194       185       155       163       164       180 
dram[5]:       142       132       117       118       101        97        86       117       189       166       184       209       161       148       164       164 
dram[6]:       156       158       126       127        97        91       110       111       179       191       207       191       151       171       164       164 
dram[7]:       145       156       116       112        88       105       101        96       162       181       179       209       165       163       157       152 
dram[8]:       134       146       119       121       105        89       100        95       162       184       202       180       327       170       169       151 
dram[9]:       133       149        96        95        96        93       110       109       177       187       188       175       165       168       149       170 
dram[10]:       142       150       110       106        90       103        92       115       187       175       193       187       148       159       179       158 
total reads: 25689
bank skew: 327/83 = 3.94
chip skew: 2454/2260 = 1.09
average mf latency per bank:
dram[0]:      86566     99282    106113    103891     95805    104680     97231     99711     80993     84747     80114     73482     86942     80828     87218     91358
dram[1]:      89475     88229    100513    100241    111747     93569     95511     97336     77747     55899     80551     79054     78842     85597     86252     91583
dram[2]:      75122     83426     93082    104067    115015     89197     93141     91366     77620     68083     82651     79428     84536     88793     91537     82887
dram[3]:      83067     88071     87718     94774     95507     98567     93910    106224     67640     70477     67377     80926     82936     82419     86718     91863
dram[4]:     101809     96413    100083    103116    103224     96166     95764     91187     77308     76491     80399     77415     90742     81424     83229     74820
dram[5]:      93252     93497     99371    104018    103501    104262    101966     88178     72968     78132     67762     71357     84740     87275     83809     85150
dram[6]:      84845     91414     95316     96964     96623    102259     97704     96413     68614     68210     67736     75518     87231     91136     94092     93601
dram[7]:      91517     93718    111705    100497    102319    107262     96352     99319     72150     78701     74434     72222     89897     81732     91900     80671
dram[8]:      96544     93022     97143    100637     94508    103611     90847     98364     72819     68935     81005     73763     79387     76594     87289     82152
dram[9]:     101129     89926    100516    112119    108171    100921     95258     95901     81584     70120     81774     83795     82324     73450     98556     90932
dram[10]:     102509     87365    106063    107187    110194     94751     98013     89722     70821     81419     74907     63308     83469     89809     87238     93402
maximum mf latency per bank:
dram[0]:     632817    632820    650999    632820    617197    645835    645828    648447    658839    658849    651012    651040    643210    645834    635392    622398
dram[1]:     632819    632813    648444    648462    648438    648428    645832    648449    661434    661445    651040    651016    645834    645841    632800    632802
dram[2]:     630220    627619    651055    648445    648450    611947    627578    648405    661446    661496    653605    653608    645834    645840    632790    630196
dram[3]:     630207    630221    635418    648447    648451    617183    645832    648433    661470    630211    627559    653642    645808    645822    635422    632806
dram[4]:     630216    630226    651043    648405    648466    617194    648428    648451    661471    658839    643213    653618    643207    645807    622389    632788
dram[5]:     630226    632806    648416    651000    648451    648438    645820    648452    661445    661469    653656    651054    645808    643245    635384    632798
dram[6]:     630208    632810    651002    651002    617128    645802    648452    648468    661447    661471    653656    653631    645834    645845    632799    635396
dram[7]:     630209    630217    651025    651036    645843    648434    648425    648416    658874    661448    653621    653607    645837    645845    635410    632800
dram[8]:     632807    632810    651030    651043    648425    648440    648434    648416    658863    658890    653621    643220    645846    637988    632815    630203
dram[9]:     632807    632812    651029    632827    648426    617147    645818    643198    661464    658872    653621    651065    645796    637995    635411    635418
dram[10]:     632802    632830    648414    650998    648427    619771    643199    645811    661466    658838    651044    651028    645823    643221    635381    635379
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16952838 n_nop=16915241 n_act=3496 n_pre=3480 n_req=8856 n_rd=26180 n_write=4441 bw_util=0.003612
n_activity=180234 dram_eff=0.3398
bk0: 1668a 16938766i bk1: 1648a 16937048i bk2: 1576a 16939411i bk3: 1632a 16938494i bk4: 1500a 16939526i bk5: 1680a 16938107i bk6: 1568a 16939380i bk7: 1544a 16940444i bk8: 1532a 16939034i bk9: 1636a 16938706i bk10: 1584a 16938484i bk11: 1604a 16937051i bk12: 1736a 16936050i bk13: 1796a 16936159i bk14: 1712a 16937071i bk15: 1764a 16937442i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.016684
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16952838 n_nop=16915516 n_act=3458 n_pre=3442 n_req=8825 n_rd=25932 n_write=4490 bw_util=0.003589
n_activity=177280 dram_eff=0.3432
bk0: 1764a 16935892i bk1: 1760a 16936636i bk2: 1576a 16939719i bk3: 1624a 16938515i bk4: 1524a 16941142i bk5: 1516a 16940225i bk6: 1500a 16942064i bk7: 1564a 16940206i bk8: 1636a 16937631i bk9: 1572a 16937661i bk10: 1560a 16938041i bk11: 1668a 16936334i bk12: 1584a 16938831i bk13: 1628a 16939100i bk14: 1728a 16937482i bk15: 1728a 16936425i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0141925
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16952838 n_nop=16914376 n_act=3636 n_pre=3620 n_req=9036 n_rd=26576 n_write=4630 bw_util=0.003682
n_activity=186144 dram_eff=0.3353
bk0: 1756a 16936800i bk1: 1624a 16937635i bk2: 1560a 16940242i bk3: 1684a 16939156i bk4: 1580a 16939976i bk5: 1668a 16937090i bk6: 1564a 16941240i bk7: 1616a 16939423i bk8: 1556a 16938102i bk9: 1656a 16937699i bk10: 1592a 16939105i bk11: 1764a 16935691i bk12: 1636a 16938593i bk13: 1824a 16936047i bk14: 1724a 16938436i bk15: 1772a 16936924i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0112031
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16952838 n_nop=16914789 n_act=3529 n_pre=3513 n_req=8984 n_rd=26468 n_write=4539 bw_util=0.003658
n_activity=182771 dram_eff=0.3393
bk0: 1772a 16935937i bk1: 1612a 16937152i bk2: 1696a 16938690i bk3: 1588a 16939158i bk4: 1680a 16937997i bk5: 1552a 16939304i bk6: 1584a 16939021i bk7: 1580a 16937701i bk8: 1656a 16936825i bk9: 1500a 16939383i bk10: 1700a 16937638i bk11: 1680a 16937000i bk12: 1704a 16938032i bk13: 1688a 16937385i bk14: 1712a 16937679i bk15: 1764a 16936919i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0162787
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16952838 n_nop=16915536 n_act=3471 n_pre=3455 n_req=8788 n_rd=25980 n_write=4396 bw_util=0.003584
n_activity=179966 dram_eff=0.3376
bk0: 1760a 16937476i bk1: 1612a 16938695i bk2: 1592a 16939296i bk3: 1644a 16939264i bk4: 1520a 16940542i bk5: 1608a 16938999i bk6: 1484a 16939870i bk7: 1492a 16939854i bk8: 1556a 16938903i bk9: 1532a 16939061i bk10: 1652a 16937267i bk11: 1628a 16937543i bk12: 1676a 16937389i bk13: 1660a 16937915i bk14: 1780a 16937461i bk15: 1784a 16936690i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0156314
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16952838 n_nop=16915386 n_act=3436 n_pre=3420 n_req=8849 n_rd=26216 n_write=4380 bw_util=0.00361
n_activity=178563 dram_eff=0.3427
bk0: 1708a 16938470i bk1: 1656a 16937610i bk2: 1628a 16939108i bk3: 1632a 16938427i bk4: 1620a 16939443i bk5: 1524a 16941386i bk6: 1520a 16940670i bk7: 1612a 16937275i bk8: 1672a 16937885i bk9: 1536a 16938057i bk10: 1580a 16938777i bk11: 1632a 16935928i bk12: 1692a 16938319i bk13: 1708a 16937518i bk14: 1704a 16938453i bk15: 1792a 16936190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0125462
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16952838 n_nop=16914008 n_act=3629 n_pre=3613 n_req=9130 n_rd=26944 n_write=4644 bw_util=0.003727
n_activity=184210 dram_eff=0.343
bk0: 1820a 16936319i bk1: 1856a 16935363i bk2: 1676a 16937437i bk3: 1644a 16937266i bk4: 1480a 16939224i bk5: 1488a 16938444i bk6: 1660a 16938740i bk7: 1716a 16937430i bk8: 1612a 16937502i bk9: 1648a 16935922i bk10: 1728a 16937138i bk11: 1708a 16936736i bk12: 1696a 16938476i bk13: 1760a 16937278i bk14: 1700a 16937763i bk15: 1752a 16937294i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0161971
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16952838 n_nop=16915090 n_act=3502 n_pre=3486 n_req=8875 n_rd=26352 n_write=4408 bw_util=0.003629
n_activity=178973 dram_eff=0.3437
bk0: 1592a 16938942i bk1: 1700a 16937212i bk2: 1672a 16940112i bk3: 1568a 16940240i bk4: 1592a 16940866i bk5: 1676a 16938817i bk6: 1544a 16939447i bk7: 1580a 16938966i bk8: 1584a 16937853i bk9: 1660a 16937213i bk10: 1600a 16937895i bk11: 1696a 16935637i bk12: 1728a 16938001i bk13: 1704a 16937155i bk14: 1788a 16936961i bk15: 1668a 16937508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.0129096
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16952838 n_nop=16915012 n_act=3525 n_pre=3509 n_req=9018 n_rd=26256 n_write=4536 bw_util=0.003633
n_activity=182137 dram_eff=0.3381
bk0: 1660a 16938076i bk1: 1748a 16937919i bk2: 1680a 16939729i bk3: 1664a 16938691i bk4: 1580a 16939027i bk5: 1492a 16939690i bk6: 1520a 16940744i bk7: 1608a 16939022i bk8: 1612a 16938119i bk9: 1588a 16936859i bk10: 1656a 16937493i bk11: 1548a 16937397i bk12: 1744a 16937637i bk13: 1740a 16937424i bk14: 1748a 16938392i bk15: 1668a 16937059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.0126693
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16952838 n_nop=16915567 n_act=3507 n_pre=3491 n_req=8751 n_rd=25964 n_write=4309 bw_util=0.003571
n_activity=179331 dram_eff=0.3376
bk0: 1676a 16939252i bk1: 1700a 16937247i bk2: 1536a 16940936i bk3: 1456a 16941265i bk4: 1576a 16940686i bk5: 1604a 16940700i bk6: 1636a 16940360i bk7: 1616a 16939246i bk8: 1476a 16939496i bk9: 1588a 16937295i bk10: 1664a 16938253i bk11: 1592a 16937482i bk12: 1716a 16938369i bk13: 1700a 16937570i bk14: 1736a 16939058i bk15: 1692a 16937947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.00996152
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16952838 n_nop=16915720 n_act=3420 n_pre=3404 n_req=8775 n_rd=25924 n_write=4370 bw_util=0.003574
n_activity=178292 dram_eff=0.3398
bk0: 1676a 16938160i bk1: 1712a 16937872i bk2: 1556a 16940143i bk3: 1652a 16939338i bk4: 1552a 16941467i bk5: 1516a 16940185i bk6: 1572a 16942270i bk7: 1652a 16939343i bk8: 1556a 16938288i bk9: 1668a 16938418i bk10: 1624a 16938479i bk11: 1516a 16938320i bk12: 1592a 16939204i bk13: 1676a 16937983i bk14: 1696a 16937140i bk15: 1708a 16937331i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0126894

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58450, Miss = 3219, Miss_rate = 0.055, Pending_hits = 883, Reservation_fails = 0
L2_cache_bank[1]: Access = 59051, Miss = 3326, Miss_rate = 0.056, Pending_hits = 873, Reservation_fails = 0
L2_cache_bank[2]: Access = 58449, Miss = 3218, Miss_rate = 0.055, Pending_hits = 857, Reservation_fails = 2
L2_cache_bank[3]: Access = 58602, Miss = 3265, Miss_rate = 0.056, Pending_hits = 864, Reservation_fails = 4
L2_cache_bank[4]: Access = 58273, Miss = 3242, Miss_rate = 0.056, Pending_hits = 842, Reservation_fails = 8
L2_cache_bank[5]: Access = 59175, Miss = 3402, Miss_rate = 0.057, Pending_hits = 863, Reservation_fails = 2
L2_cache_bank[6]: Access = 59423, Miss = 3376, Miss_rate = 0.057, Pending_hits = 884, Reservation_fails = 3
L2_cache_bank[7]: Access = 58618, Miss = 3241, Miss_rate = 0.055, Pending_hits = 864, Reservation_fails = 2
L2_cache_bank[8]: Access = 58906, Miss = 3255, Miss_rate = 0.055, Pending_hits = 865, Reservation_fails = 3
L2_cache_bank[9]: Access = 59092, Miss = 3240, Miss_rate = 0.055, Pending_hits = 871, Reservation_fails = 1
L2_cache_bank[10]: Access = 59066, Miss = 3281, Miss_rate = 0.056, Pending_hits = 857, Reservation_fails = 2
L2_cache_bank[11]: Access = 59215, Miss = 3273, Miss_rate = 0.055, Pending_hits = 894, Reservation_fails = 3
L2_cache_bank[12]: Access = 59078, Miss = 3343, Miss_rate = 0.057, Pending_hits = 892, Reservation_fails = 0
L2_cache_bank[13]: Access = 59542, Miss = 3393, Miss_rate = 0.057, Pending_hits = 877, Reservation_fails = 1
L2_cache_bank[14]: Access = 58810, Miss = 3275, Miss_rate = 0.056, Pending_hits = 834, Reservation_fails = 1
L2_cache_bank[15]: Access = 58698, Miss = 3313, Miss_rate = 0.056, Pending_hits = 859, Reservation_fails = 1
L2_cache_bank[16]: Access = 79893, Miss = 3300, Miss_rate = 0.041, Pending_hits = 1017, Reservation_fails = 0
L2_cache_bank[17]: Access = 58355, Miss = 3264, Miss_rate = 0.056, Pending_hits = 839, Reservation_fails = 2
L2_cache_bank[18]: Access = 58348, Miss = 3254, Miss_rate = 0.056, Pending_hits = 850, Reservation_fails = 3
L2_cache_bank[19]: Access = 58074, Miss = 3237, Miss_rate = 0.056, Pending_hits = 834, Reservation_fails = 0
L2_cache_bank[20]: Access = 58145, Miss = 3206, Miss_rate = 0.055, Pending_hits = 841, Reservation_fails = 3
L2_cache_bank[21]: Access = 58642, Miss = 3275, Miss_rate = 0.056, Pending_hits = 854, Reservation_fails = 1
L2_total_cache_accesses = 1313905
L2_total_cache_misses = 72198
L2_total_cache_miss_rate = 0.0549
L2_total_cache_pending_hits = 19114
L2_total_cache_reservation_fails = 42
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 808211
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15464
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 57821
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 414341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3502
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14370
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 42
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 881496
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 432213
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2540166
icnt_total_pkts_simt_to_mem=1746165
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 79.3709
	minimum = 6
	maximum = 809
Network latency average = 42.8375
	minimum = 6
	maximum = 558
Slowest packet = 2548817
Flit latency average = 51.721
	minimum = 6
	maximum = 557
Slowest flit = 4168729
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0166261
	minimum = 0.0138365 (at node 6)
	maximum = 0.0982084 (at node 44)
Accepted packet rate average = 0.0166261
	minimum = 0.0138365 (at node 6)
	maximum = 0.0982084 (at node 44)
Injected flit rate average = 0.0249392
	minimum = 0.0187606 (at node 45)
	maximum = 0.101983 (at node 44)
Accepted flit rate average= 0.0249392
	minimum = 0.0166038 (at node 6)
	maximum = 0.192642 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.1243 (14 samples)
	minimum = 6 (14 samples)
	maximum = 241.5 (14 samples)
Network latency average = 15.9727 (14 samples)
	minimum = 6 (14 samples)
	maximum = 172.071 (14 samples)
Flit latency average = 17.3328 (14 samples)
	minimum = 6 (14 samples)
	maximum = 171.214 (14 samples)
Fragmentation average = 0.000312972 (14 samples)
	minimum = 0 (14 samples)
	maximum = 19.7857 (14 samples)
Injected packet rate average = 0.021577 (14 samples)
	minimum = 0.0174783 (14 samples)
	maximum = 0.062799 (14 samples)
Accepted packet rate average = 0.021577 (14 samples)
	minimum = 0.0174783 (14 samples)
	maximum = 0.062799 (14 samples)
Injected flit rate average = 0.0324617 (14 samples)
	minimum = 0.0215862 (14 samples)
	maximum = 0.0810179 (14 samples)
Accepted flit rate average = 0.0324617 (14 samples)
	minimum = 0.024226 (14 samples)
	maximum = 0.112597 (14 samples)
Injected packet size average = 1.50446 (14 samples)
Accepted packet size average = 1.50446 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 44 min, 26 sec (9866 sec)
gpgpu_simulation_rate = 7311 (inst/sec)
gpgpu_simulation_rate = 1243 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 4241119
gpu_sim_insn = 17757560
gpu_ipc =       4.1870
gpu_tot_sim_cycle = 16741292
gpu_tot_sim_insn = 89894702
gpu_tot_ipc =       5.3696
gpu_tot_issued_cta = 7665
max_total_param_size = 0
gpu_stall_dramfull = 329184
gpu_stall_icnt2sh    = 1734075
partiton_reqs_in_parallel = 93005073
partiton_reqs_in_parallel_total    = 200827787
partiton_level_parallism =      21.9294
partiton_level_parallism_total  =      17.5514
partiton_reqs_in_parallel_util = 93005073
partiton_reqs_in_parallel_util_total    = 200827787
gpu_sim_cycle_parition_util = 4241108
gpu_tot_sim_cycle_parition_util    = 9129883
partiton_level_parallism_util =      21.9294
partiton_level_parallism_util_total  =      21.9754
partiton_replys_in_parallel = 1970440
partiton_replys_in_parallel_total    = 1313905
L2_BW  =      44.0370 GB/Sec
L2_BW_total  =      18.5949 GB/Sec
gpu_total_sim_rate=5636

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3624972
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 744016
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 742224
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3619476
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 744016
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3624972
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
4654, 4775, 4883, 5606, 4677, 5021, 5484, 4943, 5382, 5186, 5190, 5309, 5706, 5180, 5275, 4420, 4529, 5403, 4513, 4678, 4329, 5049, 4757, 5159, 4551, 4314, 4281, 4848, 5102, 5236, 4973, 5079, 4471, 3896, 3916, 4188, 4355, 4107, 3592, 4659, 4301, 4116, 4520, 4330, 4115, 4392, 4515, 4751, 3979, 3765, 3696, 3457, 3782, 3819, 3765, 4008, 4012, 3503, 4110, 3894, 3551, 3755, 3806, 4178, 
gpgpu_n_tot_thrd_icount = 220107936
gpgpu_n_tot_w_icount = 6878373
gpgpu_n_stall_shd_mem = 3314248
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2246519
gpgpu_n_mem_write_global = 1037630
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7327570
gpgpu_n_store_insn = 1611429
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 23808512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3303156
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 6206
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2301513	W0_Idle:222634347	W0_Scoreboard:512819681	W1:1436475	W2:730017	W3:514168	W4:369114	W5:266777	W6:185257	W7:134898	W8:110132	W9:99973	W10:108427	W11:112779	W12:118319	W13:110590	W14:87958	W15:63275	W16:42390	W17:26514	W18:13906	W19:6135	W20:2140	W21:755	W22:440	W23:138	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2337796
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17972152 {8:2246519,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41513712 {40:1037516,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 136691096 {40:1683569,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8301040 {8:1037630,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 896 
maxdqlatency = 0 
maxmflatency = 661496 
averagemflatency = 8134 
max_icnt2mem_latency = 661229 
max_icnt2sh_latency = 16740923 
mrq_lat_table:128726 	3696 	3877 	19258 	7713 	4151 	3649 	3958 	3222 	786 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3049501 	134686 	7765 	524 	1709 	1832 	5519 	5540 	4880 	8873 	14732 	34506 	14110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8 	2284366 	421805 	214697 	76253 	142199 	50812 	1990 	331 	196 	1723 	1827 	5533 	5525 	4859 	8873 	14771 	34467 	14110 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1226869 	553447 	339786 	108680 	17280 	485 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	7777 	148931 	880356 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15693 	161 	21 	58 	94 	224 	422 	894 	1852 	1061 	97 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        41        20        16        16        16        16        16        50        50        70        70        45        44        46        45 
dram[1]:        47        48        20        21        16        16        17        16        50        41        70        70        43        33        43        43 
dram[2]:        46        32        21        19        16        16        16        18        34        50        68        68        28        43        47        43 
dram[3]:        42        45        18        18        17        16        16        16        50        50        68        68        32        45        42        46 
dram[4]:        41        41        17        17        16        16        16        16        45        35        32        68        43        25        44        45 
dram[5]:        41        25        19        16        16        16        16        16        50        50        40        68        46        43        44        46 
dram[6]:        43        41        16        16        16        16        17        16        45        50        68        67        45        44        45        40 
dram[7]:        45        43        16        18        16        16        16        16        35        35        68        68        32        43        30        40 
dram[8]:        39        42        16        18        16        16        17        16        50        50        67        67        82        45        46        43 
dram[9]:        38        24        16        18        16        16        16        16        55        55        44        66        45        46        43        45 
dram[10]:        27        29        18        16        17        16        16        16        55        30        35        53        44        47        46        45 
maximum service time to same row:
dram[0]:    886763    888135    888709    890420    921332    689654    692502    691535    318029    882843    880054    817632    688575    886727    884796    925104 
dram[1]:    890477    692900    896896    888734    816104    884183    890141    922736    799072    891440    924762    496733    887937    885215    883794    880427 
dram[2]:    812510    885571    881654    816943    693105    813829    802529    799367    822978    814102    874065    730750    261383    466819    485654    886890 
dram[3]:    884523    859268    886364    889708    884827    887892    886438    888397    908434    813138    888862    813348    883611    867269    831484    889921 
dram[4]:    881674    901646    924270    730712    332581    885187    812437    906955    691013    892880    812588    920424    884679    363002    359712    891726 
dram[5]:    816972    872106    850230    921836    803646    880864    888856    886023    926020    885039    919576    907994    883928    692297    902785    815144 
dram[6]:    815166    901363    884467    890098    815085    799160    815407    848620    817480    813350    894108    815985    696908    875795    885656    899140 
dram[7]:    698184    691540    294753    893095    882439    708246    887785    894196    730224    815226    885985    919536    923633    495403    887158    884032 
dram[8]:    889033    886074    873062    888854    886239    693905    812147    882912    884725    886524    885335    882807    696923    902454    814246    887645 
dram[9]:    891462    281561    800741    811355    797090    692946    916805    284168    691213    889157    693941    691519    886290    833326    691534    889606 
dram[10]:    890676    689042    693967    879240    696002    881645    800783    815112    883198    886271    890745    886031    870037    882972    884974    889019 
average row accesses per activate:
dram[0]:  2.846561  2.939828  2.867647  3.049844  2.880503  2.733894  3.069079  3.180212  3.018349  3.209836  2.991071  2.894737  2.825641  2.845178  2.946950  3.062162 
dram[1]:  2.770618  2.784415  2.907692  2.936937  3.044068  2.924528  2.996764  2.981366  3.110430  3.157895  3.045455  3.189759  2.848901  3.020231  3.087324  3.043478 
dram[2]:  2.665842  2.789757  2.981191  3.130159  2.865443  2.770950  2.996711  2.990741  3.006006  3.136646  3.011976  2.851562  2.868132  2.789216  3.019022  2.881313 
dram[3]:  2.784210  2.879552  3.006079  2.734246  2.890578  2.977492  2.968153  2.950310  3.263492  3.268965  3.036415  3.008596  2.831202  2.879679  3.137026  2.937173 
dram[4]:  2.893443  3.072948  3.037267  3.023880  2.901274  2.887538  2.931818  3.179211  3.075000  3.180645  2.772021  2.878049  2.919355  2.678218  3.005391  2.833333 
dram[5]:  2.880886  2.832891  3.034810  2.957831  2.955128  2.980645  2.913846  3.130000  2.965116  3.037975  3.110430  3.054598  2.709360  3.025937  3.140845  3.167131 
dram[6]:  2.598131  2.975343  2.961078  3.024465  2.960784  2.883648  2.990625  2.907246  3.138801  3.035821  2.868074  3.048159  2.772610  2.739659  2.930108  3.092437 
dram[7]:  2.870786  2.983099  2.970414  2.923780  2.692529  2.807580  2.974359  3.114478  2.984894  3.121495  2.915254  2.919889  2.832474  2.854592  2.944882  3.013927 
dram[8]:  2.914286  2.873973  2.864162  3.036810  2.896875  2.913907  2.993590  3.105960  3.160656  3.116719  2.988701  3.015106  3.188442  2.793451  3.049180  3.063037 
dram[9]:  2.867036  2.832884  2.840361  2.909091  2.839879  2.933544  3.028571  2.890909  3.129032  3.023952  2.835616  2.906977  2.896277  2.585082  3.054286  2.972752 
dram[10]:  2.904762  2.954802  2.902735  2.984615  2.940063  3.073826  2.891975  3.009231  2.970326  3.093939  2.968571  2.952802  2.914365  2.822917  2.888889  3.005465 
average row locality = 179036/60700 = 2.949522
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       840       820       789       805       765       810       777       767       763       768       764       777       862       870       849       873 
dram[1]:       844       853       779       795       768       776       762       786       781       772       762       793       810       827       856       859 
dram[2]:       850       819       784       809       785       808       773       803       764       778       772       813       820       877       856       873 
dram[3]:       850       821       819       802       796       776       777       780       782       747       809       795       858       843       843       860 
dram[4]:       847       813       799       821       765       789       756       755       761       759       797       791       845       839       866       876 
dram[5]:       834       839       793       802       779       771       783       786       785       743       768       789       848       842       862       878 
dram[6]:       872       870       811       806       754       764       802       826       772       776       811       809       843       869       846       862 
dram[7]:       808       838       822       788       791       804       774       778       770       775       782       789       853       862       877       846 
dram[8]:       824       845       808       813       778       750       770       788       768       764       791       755       861       860       866       843 
dram[9]:       831       834       778       748       779       784       793       789       741       772       789       763       852       858       849       846 
dram[10]:       827       835       788       804       777       769       787       804       759       788       781       755       823       843       848       851 
total reads: 142024
bank skew: 878/741 = 1.18
chip skew: 13093/12806 = 1.02
number of total write accesses:
dram[0]:       236       206       186       174       151       166       156       133       224       211       241       268       240       251       262       260 
dram[1]:       231       219       166       183       130       154       164       174       233       248       243       266       227       218       240       261 
dram[2]:       227       216       167       177       152       184       138       166       237       232       234       282       224       261       255       268 
dram[3]:       208       207       170       196       155       150       155       170       246       201       275       255       249       234       233       262 
dram[4]:       212       198       179       192       146       161       147       132       223       227       273       271       241       243       249       263 
dram[5]:       206       229       166       180       143       153       164       153       235       217       246       274       252       208       253       259 
dram[6]:       240       216       178       183       152       153       155       177       223       241       276       267       230       257       244       242 
dram[7]:       214       221       182       171       146       159       154       147       218       227       250       268       246       257       245       236 
dram[8]:       196       204       183       177       149       130       164       150       196       224       267       243       408       249       250       226 
dram[9]:       204       217       165       148       161       143       161       165       229       238       246       237       237       251       220       245 
dram[10]:       210       211       167       166       155       147       150       174       242       233       258       246       232       241       270       249 
total reads: 37012
bank skew: 408/130 = 3.14
chip skew: 3434/3267 = 1.05
average mf latency per bank:
dram[0]:     145358    157857    154227    150694    154366    156883    159761    170931    149123    154590    137265    140628    139213    139090    147718    152422
dram[1]:     145322    146462    152286    152941    168118    153623    160946    156275    153233    135562    147508    137865    138386    142422    148895    149858
dram[2]:     139864    147007    150723    155324    165284    144842    160929    158795    146089    141871    146456    133134    138977    144431    152493    143289
dram[3]:     147393    150880    148469    144472    152210    153215    161864    167263    142147    148279    130340    144719    138814    142618    152481    151336
dram[4]:     160477    159679    154125    148843    164192    151235    167414    168684    151079    142091    138511    135969    141365    140441    147815    142921
dram[5]:     154338    146547    154397    151780    154670    158960    160434    164015    148972    150096    134827    133196    138424    149678    148590    146817
dram[6]:     137904    150833    152047    151630    156539    153783    163044    155401    145798    137675    130237    138740    140941    139865    150953    154126
dram[7]:     149530    151010    158405    152089    151106    155426    163578    162039    149684    148042    141042    137563    140891    136523    152747    148508
dram[8]:     158403    153631    145230    153487    154417    164238    155452    162451    153207    147008    137668    137299    131724    137086    151383    153763
dram[9]:     156619    148511    148693    165248    157347    155833    159143    160446    153798    145271    142749    138981    138481    134058    153888    152877
dram[10]:     154330    148999    154689    153535    161043    153705    168382    155702    144397    153298    138312    138403    142467    141465    146215    153062
maximum mf latency per bank:
dram[0]:     648414    648416    658858    658860    645854    645872    661420    661458    658839    658849    651012    651040    658817    658819    653650    653689
dram[1]:     648437    648477    658862    658864    648438    648428    661421    661423    661434    661445    651049    651099    658821    658841    653650    653652
dram[2]:     648479    648504    658896    658857    648450    645785    661469    661469    661446    661496    653605    653608    658842    658883    653654    653656
dram[3]:     648440    648442    658859    658861    648451    645786    661471    661473    661470    656280    651059    653642    658843    658885    653658    653660
dram[4]:     648443    648444    658863    658865    648466    645789    661474    661475    661471    658839    651061    653618    658844    658846    653652    653653
dram[5]:     648445    648446    658839    658839    648451    648438    661450    661452    661445    661469    653656    651054    658888    658889    653654    653648
dram[6]:     635410    648435    658840    658842    645818    645802    661454    661456    661447    661471    653656    653631    658889    658914    653654    653655
dram[7]:     635431    645810    658851    658853    645843    648434    661457    661471    658874    661448    653621    653607    658847    658888    653640    653642
dram[8]:     645811    648440    658855    658880    648425    648440    661472    661474    658863    658890    653621    648442    658846    658890    653622    653643
dram[9]:     648411    648413    656268    658909    648426    645839    658854    658826    661464    658872    653621    651065    658911    658913    653647    653621
dram[10]:     648448    648414    658855    658856    648427    645835    661476    658827    661466    658838    651044    651028    658879    658852    653648    653650
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24827973 n_nop=24757848 n_act=5511 n_pre=5495 n_req=16264 n_rd=51596 n_write=7523 bw_util=0.004762
n_activity=301612 dram_eff=0.392
bk0: 3360a 24801469i bk1: 3280a 24801022i bk2: 3156a 24804346i bk3: 3220a 24801319i bk4: 3060a 24803159i bk5: 3240a 24800975i bk6: 3108a 24804830i bk7: 3068a 24803400i bk8: 3052a 24803844i bk9: 3072a 24803284i bk10: 3056a 24802064i bk11: 3108a 24799648i bk12: 3448a 24799660i bk13: 3480a 24798688i bk14: 3396a 24800033i bk15: 3492a 24799810i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.023888
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24827973 n_nop=24758389 n_act=5419 n_pre=5403 n_req=16180 n_rd=51292 n_write=7470 bw_util=0.004734
n_activity=297437 dram_eff=0.3951
bk0: 3376a 24801917i bk1: 3412a 24799629i bk2: 3116a 24803539i bk3: 3180a 24801838i bk4: 3072a 24804912i bk5: 3104a 24802485i bk6: 3048a 24805132i bk7: 3144a 24800923i bk8: 3124a 24803203i bk9: 3088a 24800934i bk10: 3048a 24802295i bk11: 3172a 24798553i bk12: 3240a 24803291i bk13: 3308a 24801732i bk14: 3424a 24802032i bk15: 3436a 24798267i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0228871
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24827973 n_nop=24757156 n_act=5631 n_pre=5615 n_req=16404 n_rd=51936 n_write=7635 bw_util=0.004799
n_activity=306208 dram_eff=0.3891
bk0: 3400a 24801022i bk1: 3276a 24800334i bk2: 3136a 24804704i bk3: 3236a 24802465i bk4: 3140a 24804093i bk5: 3232a 24798332i bk6: 3092a 24804928i bk7: 3212a 24801280i bk8: 3056a 24802590i bk9: 3112a 24802389i bk10: 3088a 24803173i bk11: 3252a 24798249i bk12: 3280a 24802083i bk13: 3508a 24798499i bk14: 3424a 24802608i bk15: 3492a 24798719i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0211747
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24827973 n_nop=24757665 n_act=5508 n_pre=5492 n_req=16324 n_rd=51832 n_write=7476 bw_util=0.004778
n_activity=302723 dram_eff=0.3918
bk0: 3400a 24801758i bk1: 3284a 24799460i bk2: 3276a 24804209i bk3: 3208a 24799629i bk4: 3184a 24803614i bk5: 3104a 24802087i bk6: 3108a 24803522i bk7: 3120a 24799765i bk8: 3128a 24802607i bk9: 2988a 24803304i bk10: 3236a 24801167i bk11: 3180a 24798524i bk12: 3432a 24800906i bk13: 3372a 24798887i bk14: 3372a 24802289i bk15: 3440a 24799140i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.023556
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24827973 n_nop=24757941 n_act=5516 n_pre=5500 n_req=16236 n_rd=51516 n_write=7500 bw_util=0.004754
n_activity=303094 dram_eff=0.3894
bk0: 3388a 24803301i bk1: 3252a 24801062i bk2: 3196a 24804078i bk3: 3284a 24801742i bk4: 3060a 24804872i bk5: 3156a 24800654i bk6: 3024a 24803810i bk7: 3020a 24803463i bk8: 3044a 24804500i bk9: 3036a 24801956i bk10: 3188a 24800316i bk11: 3164a 24798395i bk12: 3380a 24800442i bk13: 3356a 24799531i bk14: 3464a 24801201i bk15: 3504a 24798480i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0242303
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24827973 n_nop=24758077 n_act=5434 n_pre=5418 n_req=16240 n_rd=51608 n_write=7436 bw_util=0.004756
n_activity=300800 dram_eff=0.3926
bk0: 3336a 24804431i bk1: 3356a 24798699i bk2: 3172a 24804769i bk3: 3208a 24802078i bk4: 3116a 24805298i bk5: 3084a 24804094i bk6: 3132a 24803319i bk7: 3144a 24800707i bk8: 3140a 24803793i bk9: 2972a 24802470i bk10: 3072a 24803099i bk11: 3156a 24798277i bk12: 3392a 24801605i bk13: 3368a 24800970i bk14: 3448a 24802829i bk15: 3512a 24797786i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0207525
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24827973 n_nop=24756612 n_act=5654 n_pre=5638 n_req=16527 n_rd=52372 n_write=7697 bw_util=0.004839
n_activity=305931 dram_eff=0.3927
bk0: 3488a 24800123i bk1: 3480a 24799281i bk2: 3244a 24802063i bk3: 3224a 24800903i bk4: 3016a 24802899i bk5: 3056a 24799854i bk6: 3208a 24802566i bk7: 3304a 24798682i bk8: 3088a 24802540i bk9: 3104a 24798551i bk10: 3244a 24800393i bk11: 3236a 24797804i bk12: 3372a 24800899i bk13: 3476a 24798599i bk14: 3384a 24802187i bk15: 3448a 24799928i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0239867
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24827973 n_nop=24757556 n_act=5565 n_pre=5549 n_req=16298 n_rd=51828 n_write=7475 bw_util=0.004777
n_activity=302478 dram_eff=0.3921
bk0: 3232a 24803526i bk1: 3352a 24800382i bk2: 3288a 24804698i bk3: 3152a 24803425i bk4: 3164a 24804323i bk5: 3216a 24801096i bk6: 3096a 24803539i bk7: 3112a 24801646i bk8: 3080a 24803233i bk9: 3100a 24801439i bk10: 3128a 24801344i bk11: 3156a 24799245i bk12: 3412a 24801155i bk13: 3448a 24798705i bk14: 3508a 24801131i bk15: 3384a 24799697i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0211022
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24827973 n_nop=24758176 n_act=5440 n_pre=5424 n_req=16300 n_rd=51536 n_write=7397 bw_util=0.004747
n_activity=299774 dram_eff=0.3932
bk0: 3296a 24803770i bk1: 3380a 24801285i bk2: 3232a 24804858i bk3: 3252a 24800771i bk4: 3112a 24802132i bk5: 3000a 24803211i bk6: 3080a 24804121i bk7: 3152a 24801560i bk8: 3072a 24804601i bk9: 3056a 24801679i bk10: 3164a 24801142i bk11: 3020a 24800085i bk12: 3444a 24801463i bk13: 3440a 24799170i bk14: 3464a 24801423i bk15: 3372a 24800421i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0211592
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24827973 n_nop=24758415 n_act=5539 n_pre=5523 n_req=16073 n_rd=51224 n_write=7272 bw_util=0.004712
n_activity=300080 dram_eff=0.3899
bk0: 3324a 24802359i bk1: 3336a 24799664i bk2: 3112a 24805235i bk3: 2992a 24804587i bk4: 3116a 24803870i bk5: 3136a 24803784i bk6: 3172a 24804787i bk7: 3156a 24801570i bk8: 2964a 24804529i bk9: 3088a 24800906i bk10: 3156a 24802969i bk11: 3052a 24800692i bk12: 3408a 24801805i bk13: 3432a 24799385i bk14: 3396a 24803389i bk15: 3384a 24800405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0193511
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24827973 n_nop=24758210 n_act=5484 n_pre=5468 n_req=16190 n_rd=51356 n_write=7455 bw_util=0.004737
n_activity=301511 dram_eff=0.3901
bk0: 3308a 24803491i bk1: 3340a 24802069i bk2: 3152a 24804700i bk3: 3216a 24802252i bk4: 3108a 24805115i bk5: 3076a 24802743i bk6: 3148a 24805991i bk7: 3216a 24801936i bk8: 3036a 24803328i bk9: 3152a 24802289i bk10: 3124a 24802384i bk11: 3020a 24801952i bk12: 3292a 24801617i bk13: 3372a 24799205i bk14: 3392a 24800669i bk15: 3404a 24799684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.021295

========= L2 cache stats =========
L2_cache_bank[0]: Access = 147498, Miss = 6409, Miss_rate = 0.043, Pending_hits = 1178, Reservation_fails = 0
L2_cache_bank[1]: Access = 148856, Miss = 6490, Miss_rate = 0.044, Pending_hits = 1175, Reservation_fails = 0
L2_cache_bank[2]: Access = 147823, Miss = 6362, Miss_rate = 0.043, Pending_hits = 1152, Reservation_fails = 2
L2_cache_bank[3]: Access = 148284, Miss = 6461, Miss_rate = 0.044, Pending_hits = 1169, Reservation_fails = 4
L2_cache_bank[4]: Access = 147672, Miss = 6404, Miss_rate = 0.043, Pending_hits = 1144, Reservation_fails = 8
L2_cache_bank[5]: Access = 148430, Miss = 6580, Miss_rate = 0.044, Pending_hits = 1149, Reservation_fails = 3
L2_cache_bank[6]: Access = 149351, Miss = 6534, Miss_rate = 0.044, Pending_hits = 1181, Reservation_fails = 3
L2_cache_bank[7]: Access = 148038, Miss = 6424, Miss_rate = 0.043, Pending_hits = 1157, Reservation_fails = 3
L2_cache_bank[8]: Access = 148602, Miss = 6436, Miss_rate = 0.043, Pending_hits = 1175, Reservation_fails = 3
L2_cache_bank[9]: Access = 148850, Miss = 6443, Miss_rate = 0.043, Pending_hits = 1170, Reservation_fails = 1
L2_cache_bank[10]: Access = 148576, Miss = 6452, Miss_rate = 0.043, Pending_hits = 1149, Reservation_fails = 2
L2_cache_bank[11]: Access = 148852, Miss = 6450, Miss_rate = 0.043, Pending_hits = 1201, Reservation_fails = 3
L2_cache_bank[12]: Access = 148563, Miss = 6511, Miss_rate = 0.044, Pending_hits = 1200, Reservation_fails = 0
L2_cache_bank[13]: Access = 149723, Miss = 6582, Miss_rate = 0.044, Pending_hits = 1174, Reservation_fails = 2
L2_cache_bank[14]: Access = 148753, Miss = 6477, Miss_rate = 0.044, Pending_hits = 1148, Reservation_fails = 1
L2_cache_bank[15]: Access = 148540, Miss = 6480, Miss_rate = 0.044, Pending_hits = 1152, Reservation_fails = 1
L2_cache_bank[16]: Access = 169949, Miss = 6466, Miss_rate = 0.038, Pending_hits = 1314, Reservation_fails = 2
L2_cache_bank[17]: Access = 148545, Miss = 6418, Miss_rate = 0.043, Pending_hits = 1128, Reservation_fails = 2
L2_cache_bank[18]: Access = 147151, Miss = 6412, Miss_rate = 0.044, Pending_hits = 1133, Reservation_fails = 3
L2_cache_bank[19]: Access = 147135, Miss = 6394, Miss_rate = 0.043, Pending_hits = 1110, Reservation_fails = 0
L2_cache_bank[20]: Access = 147085, Miss = 6390, Miss_rate = 0.043, Pending_hits = 1137, Reservation_fails = 3
L2_cache_bank[21]: Access = 148069, Miss = 6449, Miss_rate = 0.044, Pending_hits = 1154, Reservation_fails = 1
L2_total_cache_accesses = 3284345
L2_total_cache_misses = 142024
L2_total_cache_miss_rate = 0.0432
L2_total_cache_pending_hits = 25650
L2_total_cache_reservation_fails = 47
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2100905
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21972
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 123642
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1015725
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3530
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18375
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 47
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2246519
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1037630
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=6995040
icnt_total_pkts_simt_to_mem=4322241
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.3071
	minimum = 6
	maximum = 679
Network latency average = 18.1973
	minimum = 6
	maximum = 662
Slowest packet = 2705838
Flit latency average = 18.3249
	minimum = 6
	maximum = 661
Slowest flit = 4428579
Fragmentation average = 0.0127677
	minimum = 0
	maximum = 455
Injected packet rate average = 0.00929208
	minimum = 0.00772332 (at node 19)
	maximum = 0.0106328 (at node 45)
Accepted packet rate average = 0.00929208
	minimum = 0.00772332 (at node 19)
	maximum = 0.0106328 (at node 45)
Injected flit rate average = 0.0165781
	minimum = 0.0100808 (at node 19)
	maximum = 0.0241326 (at node 45)
Accepted flit rate average= 0.0165781
	minimum = 0.0136598 (at node 46)
	maximum = 0.0199313 (at node 27)
Injected packet length average = 1.78411
Accepted packet length average = 1.78411
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.0698 (15 samples)
	minimum = 6 (15 samples)
	maximum = 270.667 (15 samples)
Network latency average = 16.121 (15 samples)
	minimum = 6 (15 samples)
	maximum = 204.733 (15 samples)
Flit latency average = 17.399 (15 samples)
	minimum = 6 (15 samples)
	maximum = 203.867 (15 samples)
Fragmentation average = 0.00114329 (15 samples)
	minimum = 0 (15 samples)
	maximum = 48.8 (15 samples)
Injected packet rate average = 0.020758 (15 samples)
	minimum = 0.016828 (15 samples)
	maximum = 0.0593212 (15 samples)
Accepted packet rate average = 0.020758 (15 samples)
	minimum = 0.016828 (15 samples)
	maximum = 0.0593212 (15 samples)
Injected flit rate average = 0.0314028 (15 samples)
	minimum = 0.0208192 (15 samples)
	maximum = 0.0772256 (15 samples)
Accepted flit rate average = 0.0314028 (15 samples)
	minimum = 0.0235216 (15 samples)
	maximum = 0.106419 (15 samples)
Injected packet size average = 1.51281 (15 samples)
Accepted packet size average = 1.51281 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 25 min, 49 sec (15949 sec)
gpgpu_simulation_rate = 5636 (inst/sec)
gpgpu_simulation_rate = 1049 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 48954
gpu_sim_insn = 5617924
gpu_ipc =     114.7592
gpu_tot_sim_cycle = 17012396
gpu_tot_sim_insn = 95512626
gpu_tot_ipc =       5.6143
gpu_tot_issued_cta = 8176
max_total_param_size = 0
gpu_stall_dramfull = 329309
gpu_stall_icnt2sh    = 1734270
partiton_reqs_in_parallel = 1076863
partiton_reqs_in_parallel_total    = 293832860
partiton_level_parallism =      21.9974
partiton_level_parallism_total  =      17.3350
partiton_reqs_in_parallel_util = 1076863
partiton_reqs_in_parallel_util_total    = 293832860
gpu_sim_cycle_parition_util = 48954
gpu_tot_sim_cycle_parition_util    = 13370991
partiton_level_parallism_util =      21.9974
partiton_level_parallism_util_total  =      21.9755
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 3284345
L2_BW  =      79.1028 GB/Sec
L2_BW_total  =      18.5262 GB/Sec
gpu_total_sim_rate=5951

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3747572
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 784896
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 783104
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3742076
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 784896
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3747572
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
4834, 4955, 5063, 5786, 4857, 5201, 5664, 5123, 5562, 5366, 5370, 5489, 5886, 5360, 5455, 4600, 4709, 5583, 4693, 4858, 4509, 5229, 4937, 5339, 4731, 4494, 4461, 5028, 5282, 5416, 5153, 5259, 4651, 4076, 4096, 4368, 4535, 4287, 3772, 4839, 4481, 4296, 4700, 4510, 4295, 4572, 4695, 4931, 4123, 3909, 3840, 3601, 3926, 3963, 3909, 4152, 4156, 3647, 4254, 4038, 3695, 3899, 3950, 4322, 
gpgpu_n_tot_thrd_icount = 227692544
gpgpu_n_tot_w_icount = 7115392
gpgpu_n_stall_shd_mem = 3618605
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2254690
gpgpu_n_mem_write_global = 1070314
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7589014
gpgpu_n_store_insn = 2079877
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25116672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3605455
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 8264
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2794451	W0_Idle:224627010	W0_Scoreboard:512878670	W1:1436475	W2:730028	W3:514168	W4:369131	W5:266799	W6:185411	W7:135371	W8:111067	W9:102151	W10:112541	W11:119214	W12:127130	W13:122041	W14:100322	W15:76024	W16:52763	W17:34467	W18:19230	W19:9512	W20:4131	W21:1514	W22:671	W23:237	W24:44	W25:22	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2484928
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18037520 {8:2254690,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 42821072 {40:1070200,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 137017936 {40:1691740,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8562512 {8:1070314,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 896 
maxdqlatency = 0 
maxmflatency = 661496 
averagemflatency = 8049 
max_icnt2mem_latency = 661229 
max_icnt2sh_latency = 17012395 
mrq_lat_table:131817 	3742 	4074 	20450 	8533 	4767 	3732 	3958 	3222 	786 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3081780 	141127 	7912 	699 	1892 	2054 	5919 	6384 	5044 	8873 	14732 	34506 	14110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	2288870 	423409 	215965 	82890 	161940 	55550 	2285 	447 	348 	1903 	2041 	5947 	6370 	5005 	8873 	14771 	34467 	14110 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1234008 	554461 	339804 	108680 	17280 	485 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	7777 	148931 	880356 	
mf_lat_pw_table:32684 	0 	0 	0 	0 	0 	0 	15719 	165 	22 	58 	94 	226 	426 	901 	1852 	1061 	97 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        41        20        16        16        16        16        16        50        50        70        70        45        44        46        45 
dram[1]:        47        48        20        21        16        16        17        16        50        50        70        70        43        33        43        43 
dram[2]:        46        32        21        19        16        16        16        18        34        50        68        68        28        43        47        43 
dram[3]:        42        45        18        18        17        16        16        16        50        50        68        68        32        45        42        46 
dram[4]:        41        41        17        17        16        16        16        16        45        35        32        68        43        25        44        45 
dram[5]:        41        25        19        16        16        16        16        16        50        50        40        68        46        43        44        46 
dram[6]:        43        41        16        16        16        16        17        16        45        50        68        67        45        44        45        40 
dram[7]:        45        43        16        18        16        16        16        16        35        35        68        68        32        43        30        40 
dram[8]:        39        42        16        18        16        16        17        16        50        50        67        67        82        45        46        43 
dram[9]:        38        24        16        18        16        16        16        16        55        55        44        66        45        46        43        45 
dram[10]:        27        29        18        16        17        16        16        16        55        30        35        53        44        47        46        45 
maximum service time to same row:
dram[0]:    886763    888135    888709    890420    921332    689654    692502    691535    318029    882843    880054    817632    688575    886727    884796    925104 
dram[1]:    890477    692900    896896    888734    816104    884183    890141    922736    799072    891440    924762    496733    887937    885215    883794    880427 
dram[2]:    812510    885571    881654    816943    693105    813829    802529    799367    822978    814102    874065    730750    261383    466819    485654    886890 
dram[3]:    884523    859268    886364    889708    884827    887892    886438    888397    908434    813138    888862    813348    883611    867269    831484    889921 
dram[4]:    881674    901646    924270    730712    332581    885187    812437    906955    691013    892880    812588    920424    884679    363002    359712    891726 
dram[5]:    816972    872106    850230    921836    803646    880864    888856    886023    926020    885039    919576    907994    883928    692297    902785    815144 
dram[6]:    815166    901363    884467    890098    815085    799160    815407    848620    817480    813350    894108    815985    696908    875795    885656    899140 
dram[7]:    698184    691540    294753    893095    882439    708246    887785    894196    730224    815226    885985    919536    923633    495403    887158    884032 
dram[8]:    889033    886074    873062    888854    886239    693905    812147    882912    884725    886524    885335    882807    696923    902454    814246    887645 
dram[9]:    891462    281561    800741    811355    797090    692946    916805    284168    691213    889157    693941    691519    886290    833326    691534    889606 
dram[10]:    890676    689042    693967    879240    696002    881645    800783    815112    883198    886271    890745    886031    870037    882972    884974    889019 
average row accesses per activate:
dram[0]:  2.947507  3.057143  2.914956  3.102484  2.880503  2.733894  3.069079  3.180212  3.161585  3.362745  3.189911  3.080111  2.936061  2.956962  3.066138  3.169811 
dram[1]:  2.879177  2.888601  2.954129  2.994012  3.044068  2.924528  2.996764  2.981366  3.253823  3.298461  3.244713  3.396396  2.972603  3.141210  3.210674  3.154472 
dram[2]:  2.772840  2.905914  3.025000  3.174051  2.865443  2.770950  2.996711  2.984615  3.146707  3.281734  3.211940  3.025974  2.980822  2.894866  3.124661  2.987406 
dram[3]:  2.892388  2.975000  3.051515  2.775956  2.890578  2.977492  2.961905  2.950310  3.411392  3.429553  3.217877  3.188034  2.931123  2.986667  3.252907  3.046997 
dram[4]:  3.008174  3.193939  3.080495  3.071429  2.901274  2.887538  2.931818  3.171429  3.197531  3.331190  2.940568  3.054054  3.032171  2.782716  3.110215  2.937965 
dram[5]:  3.002762  2.941799  3.082019  2.996997  2.955128  2.980645  2.907975  3.115894  3.101449  3.186120  3.308868  3.240688  2.813268  3.143678  3.255618  3.294445 
dram[6]:  2.682135  3.092896  3.002985  3.067073  2.954397  2.883648  2.990625  2.907246  3.286164  3.175595  3.036842  3.231638  2.881443  2.826087  3.040215  3.203911 
dram[7]:  2.969188  3.098315  3.014749  2.954545  2.692529  2.807580  2.974359  3.114478  3.126506  3.267081  3.104225  3.099174  2.940874  2.956743  3.044503  3.090659 
dram[8]:  3.031339  2.986339  2.904899  3.079511  2.900000  2.913907  2.993590  3.105960  3.288026  3.264151  3.171831  3.210843  3.500000  2.899498  3.155313  3.171429 
dram[9]:  2.975138  2.946237  2.882883  2.954693  2.839879  2.933544  3.028571  2.890909  3.295820  3.179105  3.013661  3.095652  2.997348  2.683721  3.170940  3.064865 
dram[10]:  3.019553  3.056022  2.948485  3.027607  2.933962  3.073826  2.886154  3.009231  3.124260  3.250755  3.150997  3.141176  3.027548  2.924675  2.994845  3.125341 
average row locality = 185081/60868 = 3.040695
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       856       836       796       812       765       810       777       767       773       778       780       793       878       886       865       889 
dram[1]:       860       869       786       802       768       776       762       786       791       782       778       809       826       843       872       875 
dram[2]:       866       835       790       815       785       808       773       803       774       788       788       829       836       893       872       889 
dram[3]:       866       837       825       808       796       776       777       780       792       757       825       811       874       859       859       876 
dram[4]:       863       829       805       827       765       789       756       755       771       769       813       807       861       855       882       892 
dram[5]:       850       855       799       808       779       771       783       786       795       753       784       805       864       858       878       894 
dram[6]:       888       886       817       812       754       764       802       826       782       786       827       825       859       885       862       878 
dram[7]:       824       854       828       794       791       804       774       778       780       785       798       805       869       878       893       862 
dram[8]:       840       861       814       819       778       750       770       788       778       774       807       771       878       876       882       859 
dram[9]:       847       850       784       754       779       784       793       789       752       783       805       779       868       874       865       862 
dram[10]:       843       851       794       810       777       769       787       804       770       799       797       771       839       859       864       867 
total reads: 143793
bank skew: 894/750 = 1.19
chip skew: 13253/12968 = 1.02
number of total write accesses:
dram[0]:       267       234       198       187       151       166       156       133       264       251       295       322       270       282       294       287 
dram[1]:       260       246       180       198       130       154       164       174       273       290       296       322       259       247       271       289 
dram[2]:       257       246       178       188       152       184       138       167       277       272       288       336       252       291       281       297 
dram[3]:       236       234       182       208       155       150       156       170       286       241       327       308       275       261       260       291 
dram[4]:       241       225       190       205       146       161       147       133       265       267       325       323       270       272       275       292 
dram[5]:       237       257       178       190       143       153       165       155       275       257       298       326       281       236       281       292 
dram[6]:       268       246       189       194       153       153       155       177       263       281       327       319       259       285       272       269 
dram[7]:       236       249       194       181       146       159       154       147       258       267       304       320       275       284       270       263 
dram[8]:       224       232       194       188       150       130       164       150       238       264       319       295       522       278       276       251 
dram[9]:       230       246       176       159       161       143       161       165       273       282       298       289       262       280       248       272 
dram[10]:       238       240       179       177       156       147       151       174       286       277       309       297       260       267       298       280 
total reads: 41288
bank skew: 522/130 = 4.02
chip skew: 3875/3645 = 1.06
average mf latency per bank:
dram[0]:     139302    151394    151311    147709    154406    156918    159799    170971    142327    147468    129545    132971    133674    133531    141634    146882
dram[1]:     139510    140840    149008    149608    168157    153659    160984    156312    146425    129372    139253    130245    132310    136585    142808    144226
dram[2]:     134161    140779    148109    152721    165324    144879    160969    158668    139548    135580    138027    126145    133405    138865    146972    137886
dram[3]:     141535    144851    145848    141946    152250    153255    161729    167301    135961    141283    123631    136805    133786    137187    146661    145538
dram[4]:     153962    153194    151529    146138    164231    151273    167453    168534    143916    135646    131206    128759    135788    134881    142488    137526
dram[5]:     147692    140775    151588    149379    154709    158999    160303    163705    142413    143088    127348    126131    133024    143698    142983    140785
dram[6]:     132681    144732    149511    149100    156405    153822    163080    155437    139246    131632    123609    131430    135309    134646    145132    148384
dram[7]:     144200    145014    155647    149625    151146    155462    163618    162078    142912    141431    133060    130193    135396    131514    147399    142869
dram[8]:     151887    147479    142815    150927    154294    164282    155496    162494    145833    140375    130331    129564    120812    131787    145934    148122
dram[9]:     150540    142443    146093    162206    157384    155871    159181    160486    146017    138219    135004    131212    133496    128867    147840    147115
dram[10]:     148076    142880    151862    150923    160911    153745    168243    155738    137333    145902    131005    130828    136800    136225    140711    146824
maximum mf latency per bank:
dram[0]:     648414    648416    658858    658860    645854    645872    661420    661458    658839    658849    651012    651040    658817    658819    653650    653689
dram[1]:     648437    648477    658862    658864    648438    648428    661421    661423    661434    661445    651049    651099    658821    658841    653650    653652
dram[2]:     648479    648504    658896    658857    648450    645785    661469    661469    661446    661496    653605    653608    658842    658883    653654    653656
dram[3]:     648440    648442    658859    658861    648451    645786    661471    661473    661470    656280    651059    653642    658843    658885    653658    653660
dram[4]:     648443    648444    658863    658865    648466    645789    661474    661475    661471    658839    651061    653618    658844    658846    653652    653653
dram[5]:     648445    648446    658839    658839    648451    648438    661450    661452    661445    661469    653656    651054    658888    658889    653654    653648
dram[6]:     635410    648435    658840    658842    645818    645802    661454    661456    661447    661471    653656    653631    658889    658914    653654    653655
dram[7]:     635431    645810    658851    658853    645843    648434    661457    661471    658874    661448    653621    653607    658847    658888    653640    653642
dram[8]:     645811    648440    658855    658880    648425    648440    661472    661474    658863    658890    653621    648442    658846    658890    653622    653643
dram[9]:     648411    648413    656268    658909    648426    645839    658854    658826    661464    658872    653621    651065    658911    658913    653647    653621
dram[10]:     648448    648414    658855    658856    648427    645835    661476    658827    661466    658838    651044    651028    658879    658852    653648    653650
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24918872 n_nop=24847676 n_act=5525 n_pre=5509 n_req=16818 n_rd=52244 n_write=7918 bw_util=0.004829
n_activity=306764 dram_eff=0.3922
bk0: 3424a 24891880i bk1: 3344a 24891448i bk2: 3184a 24895068i bk3: 3248a 24891996i bk4: 3060a 24894053i bk5: 3240a 24891869i bk6: 3108a 24895726i bk7: 3068a 24894298i bk8: 3092a 24894249i bk9: 3112a 24893680i bk10: 3120a 24892180i bk11: 3172a 24889727i bk12: 3512a 24889952i bk13: 3544a 24888974i bk14: 3460a 24890372i bk15: 3556a 24890202i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0242057
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24918872 n_nop=24848204 n_act=5433 n_pre=5417 n_req=16738 n_rd=51940 n_write=7878 bw_util=0.004801
n_activity=302583 dram_eff=0.3954
bk0: 3440a 24892333i bk1: 3476a 24890061i bk2: 3144a 24894174i bk3: 3208a 24892453i bk4: 3072a 24895807i bk5: 3104a 24893383i bk6: 3048a 24896030i bk7: 3144a 24891822i bk8: 3164a 24893613i bk9: 3128a 24891284i bk10: 3112a 24892397i bk11: 3236a 24888598i bk12: 3304a 24893543i bk13: 3372a 24892074i bk14: 3488a 24892391i bk15: 3500a 24888696i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0232433
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24918872 n_nop=24847002 n_act=5644 n_pre=5628 n_req=16948 n_rd=52576 n_write=8022 bw_util=0.004864
n_activity=311340 dram_eff=0.3893
bk0: 3464a 24891428i bk1: 3340a 24890712i bk2: 3160a 24895396i bk3: 3260a 24893165i bk4: 3140a 24894988i bk5: 3232a 24889228i bk6: 3092a 24895826i bk7: 3212a 24892153i bk8: 3096a 24893002i bk9: 3152a 24892791i bk10: 3152a 24893302i bk11: 3316a 24888341i bk12: 3344a 24892386i bk13: 3572a 24888783i bk14: 3488a 24893057i bk15: 3556a 24889178i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0214565
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24918872 n_nop=24847509 n_act=5524 n_pre=5508 n_req=16858 n_rd=52472 n_write=7859 bw_util=0.004842
n_activity=307895 dram_eff=0.3919
bk0: 3464a 24892236i bk1: 3348a 24889885i bk2: 3300a 24894927i bk3: 3232a 24890323i bk4: 3184a 24894510i bk5: 3104a 24892985i bk6: 3108a 24894391i bk7: 3120a 24890666i bk8: 3168a 24893022i bk9: 3028a 24893704i bk10: 3300a 24891295i bk11: 3244a 24888585i bk12: 3496a 24891225i bk13: 3436a 24889269i bk14: 3436a 24892723i bk15: 3504a 24889586i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0238623
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24918872 n_nop=24847779 n_act=5532 n_pre=5516 n_req=16776 n_rd=52156 n_write=7889 bw_util=0.004819
n_activity=308441 dram_eff=0.3893
bk0: 3452a 24893738i bk1: 3316a 24891487i bk2: 3220a 24894758i bk3: 3308a 24892416i bk4: 3060a 24895768i bk5: 3156a 24891552i bk6: 3024a 24894710i bk7: 3020a 24894332i bk8: 3084a 24894805i bk9: 3076a 24892366i bk10: 3252a 24890513i bk11: 3228a 24888509i bk12: 3444a 24890885i bk13: 3420a 24889917i bk14: 3528a 24891662i bk15: 3568a 24888939i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0245438
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24918872 n_nop=24847911 n_act=5449 n_pre=5433 n_req=16786 n_rd=52248 n_write=7831 bw_util=0.004822
n_activity=306008 dram_eff=0.3927
bk0: 3400a 24894758i bk1: 3420a 24889108i bk2: 3196a 24895503i bk3: 3232a 24892795i bk4: 3116a 24896193i bk5: 3084a 24894991i bk6: 3132a 24894184i bk7: 3144a 24891525i bk8: 3180a 24894201i bk9: 3012a 24892867i bk10: 3136a 24893210i bk11: 3220a 24888369i bk12: 3456a 24891955i bk13: 3432a 24891253i bk14: 3512a 24893312i bk15: 3576a 24888193i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0211382
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24918872 n_nop=24846452 n_act=5671 n_pre=5655 n_req=17063 n_rd=53012 n_write=8082 bw_util=0.004903
n_activity=311196 dram_eff=0.3926
bk0: 3552a 24890497i bk1: 3544a 24889689i bk2: 3268a 24892788i bk3: 3248a 24891580i bk4: 3016a 24893735i bk5: 3056a 24890749i bk6: 3208a 24893462i bk7: 3304a 24889581i bk8: 3128a 24892954i bk9: 3144a 24888952i bk10: 3308a 24890554i bk11: 3300a 24887885i bk12: 3436a 24891195i bk13: 3540a 24888875i bk14: 3448a 24892599i bk15: 3512a 24890387i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0243552
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24918872 n_nop=24847406 n_act=5582 n_pre=5566 n_req=16824 n_rd=52468 n_write=7850 bw_util=0.004841
n_activity=307552 dram_eff=0.3922
bk0: 3296a 24894066i bk1: 3416a 24890855i bk2: 3312a 24895439i bk3: 3176a 24894114i bk4: 3164a 24895213i bk5: 3216a 24891989i bk6: 3096a 24894435i bk7: 3112a 24892544i bk8: 3120a 24893644i bk9: 3140a 24891839i bk10: 3192a 24891453i bk11: 3220a 24889363i bk12: 3476a 24891489i bk13: 3512a 24889066i bk14: 3572a 24891502i bk15: 3448a 24890031i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0214345
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24918872 n_nop=24847931 n_act=5456 n_pre=5440 n_req=16920 n_rd=52180 n_write=7865 bw_util=0.004819
n_activity=305426 dram_eff=0.3932
bk0: 3360a 24894312i bk1: 3444a 24891768i bk2: 3256a 24895610i bk3: 3276a 24891500i bk4: 3112a 24893026i bk5: 3000a 24894112i bk6: 3080a 24895023i bk7: 3152a 24892464i bk8: 3112a 24894925i bk9: 3096a 24892102i bk10: 3228a 24891250i bk11: 3084a 24890198i bk12: 3512a 24891703i bk13: 3504a 24889510i bk14: 3528a 24891945i bk15: 3436a 24890922i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0215326
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24918872 n_nop=24848257 n_act=5553 n_pre=5537 n_req=16613 n_rd=51872 n_write=7653 bw_util=0.004778
n_activity=305267 dram_eff=0.39
bk0: 3388a 24892800i bk1: 3400a 24890101i bk2: 3136a 24895976i bk3: 3016a 24895293i bk4: 3116a 24894766i bk5: 3136a 24894680i bk6: 3172a 24895686i bk7: 3156a 24892471i bk8: 3008a 24894898i bk9: 3132a 24891264i bk10: 3220a 24893101i bk11: 3116a 24890757i bk12: 3472a 24892153i bk13: 3496a 24889721i bk14: 3460a 24893812i bk15: 3448a 24890804i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0197472
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24918872 n_nop=24848035 n_act=5500 n_pre=5484 n_req=16737 n_rd=52004 n_write=7849 bw_util=0.004804
n_activity=306678 dram_eff=0.3903
bk0: 3372a 24893979i bk1: 3404a 24892475i bk2: 3176a 24895383i bk3: 3240a 24892926i bk4: 3108a 24895978i bk5: 3076a 24893642i bk6: 3148a 24896834i bk7: 3216a 24892833i bk8: 3080a 24893690i bk9: 3196a 24892635i bk10: 3188a 24892486i bk11: 3084a 24892064i bk12: 3356a 24891874i bk13: 3436a 24889503i bk14: 3456a 24891083i bk15: 3468a 24890122i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0216586

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148986, Miss = 6490, Miss_rate = 0.044, Pending_hits = 1295, Reservation_fails = 0
L2_cache_bank[1]: Access = 150344, Miss = 6571, Miss_rate = 0.044, Pending_hits = 1287, Reservation_fails = 0
L2_cache_bank[2]: Access = 149311, Miss = 6443, Miss_rate = 0.043, Pending_hits = 1269, Reservation_fails = 2
L2_cache_bank[3]: Access = 149772, Miss = 6542, Miss_rate = 0.044, Pending_hits = 1282, Reservation_fails = 4
L2_cache_bank[4]: Access = 149160, Miss = 6484, Miss_rate = 0.043, Pending_hits = 1253, Reservation_fails = 8
L2_cache_bank[5]: Access = 149918, Miss = 6660, Miss_rate = 0.044, Pending_hits = 1263, Reservation_fails = 3
L2_cache_bank[6]: Access = 150839, Miss = 6614, Miss_rate = 0.044, Pending_hits = 1286, Reservation_fails = 3
L2_cache_bank[7]: Access = 149526, Miss = 6504, Miss_rate = 0.043, Pending_hits = 1263, Reservation_fails = 3
L2_cache_bank[8]: Access = 150090, Miss = 6516, Miss_rate = 0.043, Pending_hits = 1282, Reservation_fails = 4
L2_cache_bank[9]: Access = 150338, Miss = 6523, Miss_rate = 0.043, Pending_hits = 1280, Reservation_fails = 1
L2_cache_bank[10]: Access = 150064, Miss = 6532, Miss_rate = 0.044, Pending_hits = 1261, Reservation_fails = 3
L2_cache_bank[11]: Access = 150340, Miss = 6530, Miss_rate = 0.043, Pending_hits = 1312, Reservation_fails = 5
L2_cache_bank[12]: Access = 150051, Miss = 6591, Miss_rate = 0.044, Pending_hits = 1306, Reservation_fails = 1
L2_cache_bank[13]: Access = 151211, Miss = 6662, Miss_rate = 0.044, Pending_hits = 1281, Reservation_fails = 2
L2_cache_bank[14]: Access = 150240, Miss = 6557, Miss_rate = 0.044, Pending_hits = 1250, Reservation_fails = 1
L2_cache_bank[15]: Access = 150024, Miss = 6560, Miss_rate = 0.044, Pending_hits = 1253, Reservation_fails = 4
L2_cache_bank[16]: Access = 179602, Miss = 6547, Miss_rate = 0.036, Pending_hits = 1504, Reservation_fails = 2
L2_cache_bank[17]: Access = 150021, Miss = 6498, Miss_rate = 0.043, Pending_hits = 1233, Reservation_fails = 2
L2_cache_bank[18]: Access = 148630, Miss = 6493, Miss_rate = 0.044, Pending_hits = 1238, Reservation_fails = 4
L2_cache_bank[19]: Access = 148611, Miss = 6475, Miss_rate = 0.044, Pending_hits = 1220, Reservation_fails = 0
L2_cache_bank[20]: Access = 148569, Miss = 6471, Miss_rate = 0.044, Pending_hits = 1247, Reservation_fails = 4
L2_cache_bank[21]: Access = 149553, Miss = 6530, Miss_rate = 0.044, Pending_hits = 1264, Reservation_fails = 1
L2_total_cache_accesses = 3325200
L2_total_cache_misses = 143793
L2_total_cache_miss_rate = 0.0432
L2_total_cache_pending_hits = 28129
L2_total_cache_reservation_fails = 57
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2109076
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21972
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 123642
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1044161
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6009
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 57
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2254690
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1070314
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=7044066
icnt_total_pkts_simt_to_mem=4395780
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 78.8032
	minimum = 6
	maximum = 889
Network latency average = 42.5094
	minimum = 6
	maximum = 558
Slowest packet = 6571295
Flit latency average = 51.451
	minimum = 6
	maximum = 557
Slowest flit = 11322232
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0166913
	minimum = 0.0138907 (at node 5)
	maximum = 0.0985936 (at node 44)
Accepted packet rate average = 0.0166913
	minimum = 0.0138907 (at node 5)
	maximum = 0.0985936 (at node 44)
Injected flit rate average = 0.025037
	minimum = 0.0188342 (at node 45)
	maximum = 0.102383 (at node 44)
Accepted flit rate average= 0.025037
	minimum = 0.0166689 (at node 5)
	maximum = 0.193398 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.4907 (16 samples)
	minimum = 6 (16 samples)
	maximum = 309.312 (16 samples)
Network latency average = 17.7703 (16 samples)
	minimum = 6 (16 samples)
	maximum = 226.812 (16 samples)
Flit latency average = 19.5272 (16 samples)
	minimum = 6 (16 samples)
	maximum = 225.938 (16 samples)
Fragmentation average = 0.00107183 (16 samples)
	minimum = 0 (16 samples)
	maximum = 45.75 (16 samples)
Injected packet rate average = 0.0205038 (16 samples)
	minimum = 0.0166444 (16 samples)
	maximum = 0.0617757 (16 samples)
Accepted packet rate average = 0.0205038 (16 samples)
	minimum = 0.0166444 (16 samples)
	maximum = 0.0617757 (16 samples)
Injected flit rate average = 0.0310049 (16 samples)
	minimum = 0.0206951 (16 samples)
	maximum = 0.0787979 (16 samples)
Accepted flit rate average = 0.0310049 (16 samples)
	minimum = 0.0230933 (16 samples)
	maximum = 0.111855 (16 samples)
Injected packet size average = 1.51215 (16 samples)
Accepted packet size average = 1.51215 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 27 min, 28 sec (16048 sec)
gpgpu_simulation_rate = 5951 (inst/sec)
gpgpu_simulation_rate = 1060 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 4222689
gpu_sim_insn = 15785486
gpu_ipc =       3.7383
gpu_tot_sim_cycle = 21462307
gpu_tot_sim_insn = 111298112
gpu_tot_ipc =       5.1857
gpu_tot_issued_cta = 8687
max_total_param_size = 0
gpu_stall_dramfull = 597647
gpu_stall_icnt2sh    = 2767171
partiton_reqs_in_parallel = 92630820
partiton_reqs_in_parallel_total    = 294909723
partiton_level_parallism =      21.9365
partiton_level_parallism_total  =      18.0568
partiton_reqs_in_parallel_util = 92630820
partiton_reqs_in_parallel_util_total    = 294909723
gpu_sim_cycle_parition_util = 4222223
gpu_tot_sim_cycle_parition_util    = 13419945
partiton_level_parallism_util =      21.9389
partiton_level_parallism_util_total  =      21.9667
partiton_replys_in_parallel = 1198721
partiton_replys_in_parallel_total    = 3325200
L2_BW  =      26.9069 GB/Sec
L2_BW_total  =      19.9790 GB/Sec
gpu_total_sim_rate=5257

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4593533
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 842128
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 840336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4588037
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 842128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4593533
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5932, 5982, 6131, 6845, 6000, 6265, 6815, 6284, 6662, 6357, 6399, 6513, 6977, 6474, 6450, 5632, 5812, 6643, 5681, 5921, 5496, 6249, 6065, 6423, 5853, 5649, 5486, 6100, 6294, 6549, 6282, 6354, 5606, 4951, 5032, 5214, 5476, 5135, 4536, 5705, 5349, 5163, 5536, 5307, 5170, 5458, 5548, 5814, 4980, 4755, 4642, 4533, 4795, 4796, 4757, 4996, 5047, 4483, 5173, 4932, 4559, 4766, 4871, 5118, 
gpgpu_n_tot_thrd_icount = 276623712
gpgpu_n_tot_w_icount = 8644491
gpgpu_n_stall_shd_mem = 4840173
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3379928
gpgpu_n_mem_write_global = 1143797
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9513072
gpgpu_n_store_insn = 2262305
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26948096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4826113
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 9174
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3061033	W0_Idle:256252721	W0_Scoreboard:715888015	W1:1745557	W2:848221	W3:574685	W4:412540	W5:306322	W6:222520	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2648412
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27039424 {8:3379928,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760488 {40:1143682,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 200902336 {40:2590974,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9150376 {8:1143797,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 934 
maxdqlatency = 0 
maxmflatency = 661496 
averagemflatency = 9944 
max_icnt2mem_latency = 661229 
max_icnt2sh_latency = 21462269 
mrq_lat_table:203851 	6339 	6741 	31061 	13330 	6334 	5630 	6826 	5449 	1459 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4128935 	231901 	14839 	1379 	2122 	2538 	6835 	7548 	7244 	13054 	24245 	59022 	24091 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	3243175 	433156 	301565 	113596 	193757 	85502 	5598 	493 	401 	2136 	2558 	6824 	7534 	7205 	13054 	24284 	58983 	24091 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1670596 	916347 	573729 	188057 	30242 	985 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	7777 	148931 	880356 	
mf_lat_pw_table:106167 	0 	0 	0 	0 	0 	0 	21022 	222 	28 	63 	108 	268 	506 	1056 	2424 	1904 	256 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        44        20        20        16        16        16        16        50        50        70        70        46        47        48        45 
dram[1]:        47        48        20        21        16        16        17        16        50        50        70        72        48        45        47        44 
dram[2]:        46        46        21        19        16        16        16        18        50        50        70        70        44        46        47        45 
dram[3]:        44        45        18        18        17        16        16        16        50        50        68        68        42        45        43        46 
dram[4]:        45        43        17        19        16        16        16        16        45        50        68        68        45        45        44        45 
dram[5]:        47        44        19        16        16        16        16        16        50        50        68        68        46        44        44        49 
dram[6]:        43        46        17        17        16        16        17        16        50        50        68        68        45        44        45        43 
dram[7]:        45        44        18        18        16        16        16        16        50        50        70        68        45        43        41        40 
dram[8]:        44        44        17        18        16        16        17        16        50        50        68        68        82        45        46        43 
dram[9]:        42        45        17        18        16        16        16        16        55        55        68        68        45        46        44        45 
dram[10]:        44        40        18        17        17        16        16        16        55        55        67        67        44        47        46        47 
maximum service time to same row:
dram[0]:    886763    888135    888709    890420    921332    689654    692502    691535    318029    882843    880054    817632    688575    886727    884796    925104 
dram[1]:    890477    692900    896896    888734    816104    884183    890141    922736    799072    891440    924762    496733    887937    885215    883794    880427 
dram[2]:    812510    885571    881654    816943    693105    813829    802529    799367    822978    814102    874065    730750    261383    466819    485654    886890 
dram[3]:    884523    859268    886364    889708    884827    887892    886438    888397    908434    813138    888862    813348    883611    867269    831484    889921 
dram[4]:    881674    901646    924270    730712    332581    885187    812437    906955    691013    892880    812588    920424    884679    363002    359712    891726 
dram[5]:    816972    872106    850230    921836    803646    880864    888856    886023    926020    885039    919576    907994    883928    692297    902785    815144 
dram[6]:    815166    901363    884467    890098    815085    799160    815407    848620    817480    813350    894108    815985    696908    875795    885656    899140 
dram[7]:    698184    691540    294753    893095    882439    708246    887785    894196    730224    815226    885985    919536    923633    495403    887158    884032 
dram[8]:    889033    886074    873062    888854    886239    693905    812147    882912    884725    886524    885335    882807    696923    902454    814246    887645 
dram[9]:    891462    281561    800741    811355    797090    692946    916805    284168    691213    889157    693941    691519    886290    833326    691534    889606 
dram[10]:    890676    689042    693967    879240    696002    881645    800783    815112    883198    886271    890745    886031    870037    882972    884974    889019 
average row accesses per activate:
dram[0]:  2.844221  2.869947  2.933586  3.021782  2.703571  2.689594  2.876660  3.020964  2.919266  3.045889  2.904085  2.871134  2.752308  2.842949  2.837283  2.877388 
dram[1]:  2.742448  2.727417  2.975952  2.988166  2.872510  2.808630  2.855491  2.755835  2.990637  3.054717  2.992593  3.069767  2.831650  2.910959  2.860390  2.864780 
dram[2]:  2.686212  2.831615  2.936634  2.990215  2.870229  2.668376  2.840996  2.802842  2.901434  3.162000  2.886207  2.846922  2.834460  2.702985  2.808777  2.748879 
dram[3]:  2.882250  2.910555  2.918406  2.766904  2.880539  2.779439  2.808630  2.794824  3.081439  3.049020  2.898819  2.849916  2.774295  2.775281  2.917923  2.775730 
dram[4]:  2.825938  2.976059  2.956947  2.908088  2.774859  2.736648  2.790170  2.818526  2.940959  3.067327  2.841845  2.913941  2.895868  2.706337  2.818326  2.703216 
dram[5]:  2.788333  2.846543  2.945946  2.934866  2.799618  2.850575  2.779817  2.908915  2.859375  2.874773  2.985455  2.991304  2.704615  2.881072  2.908213  2.900316 
dram[6]:  2.685583  2.907376  2.919925  3.052941  2.794231  2.725092  2.747780  2.821429  2.907308  2.900356  2.826230  2.940068  2.771654  2.736763  2.714715  2.845912 
dram[7]:  2.809122  2.908621  3.001901  2.859519  2.652557  2.728417  2.850000  2.947266  2.906934  2.876307  2.860068  2.790584  2.801917  2.857610  2.801242  2.834658 
dram[8]:  2.926786  2.886364  2.854512  2.979048  2.801498  2.840726  2.896154  2.841808  2.956044  2.900901  2.973730  2.964093  3.070677  2.864157  2.925325  2.898839 
dram[9]:  2.942549  2.773333  2.850485  2.981289  2.675347  2.824663  2.842592  2.810861  3.009416  2.895575  2.811321  2.847222  2.800955  2.640180  2.869067  2.826433 
dram[10]:  2.910053  2.902439  2.885277  3.027778  2.828897  2.845098  2.741348  2.805808  2.901961  2.969091  2.893543  2.860825  2.783171  2.738390  2.766313  2.901316 
average row locality = 287020/100397 = 2.858850
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1308      1281      1234      1238      1215      1241      1225      1199      1189      1204      1202      1212      1353      1350      1335      1359 
dram[1]:      1323      1328      1210      1222      1199      1215      1200      1222      1201      1201      1193      1241      1281      1309      1336      1360 
dram[2]:      1316      1281      1212      1233      1228      1249      1217      1256      1197      1202      1224      1249      1292      1360      1341      1371 
dram[3]:      1305      1279      1246      1237      1226      1210      1218      1215      1208      1181      1251      1234      1335      1315      1329      1346 
dram[4]:      1308      1276      1219      1260      1205      1214      1195      1206      1196      1183      1245      1229      1328      1319      1355      1376 
dram[5]:      1304      1305      1231      1237      1209      1209      1221      1224      1223      1183      1204      1232      1323      1324      1353      1374 
dram[6]:      1349      1329      1258      1249      1180      1199      1242      1263      1213      1217      1250      1255      1333      1359      1347      1360 
dram[7]:      1287      1310      1266      1237      1231      1237      1203      1227      1204      1220      1224      1239      1330      1331      1368      1342 
dram[8]:      1293      1304      1245      1254      1213      1172      1208      1226      1219      1203      1233      1203      1353      1335      1363      1332 
dram[9]:      1294      1294      1203      1177      1231      1209      1242      1219      1179      1211      1213      1206      1334      1336      1342      1338 
dram[10]:      1295      1300      1223      1241      1211      1195      1227      1247      1202      1219      1218      1206      1303      1334      1349      1337 
total reads: 221769
bank skew: 1376/1172 = 1.17
chip skew: 20403/20028 = 1.02
number of total write accesses:
dram[0]:       390       352       312       288       299       284       291       242       402       389       433       459       436       424       461       448 
dram[1]:       402       393       275       293       243       282       282       313       396       418       423       475       401       391       426       462 
dram[2]:       379       367       271       295       276       312       266       322       422       379       450       462       386       451       451       468 
dram[3]:       335       348       292       318       269       277       279       297       419       374       468       456       435       414       413       461 
dram[4]:       348       340       292       322       274       272       281       285       398       366       480       464       424       432       429       473 
dram[5]:       369       383       295       295       258       279       294       277       424       401       438       488       435       396       453       459 
dram[6]:       402       366       310       308       273       278       305       317       418       413       474       462       427       450       461       450 
dram[7]:       376       377       313       310       273       280       279       282       389       431       452       480       424       415       436       441 
dram[8]:       346       347       305       310       283       237       298       283       395       407       465       448       689       415       439       416 
dram[9]:       345       370       265       257       310       257       293       282       419       425       426       434       425       425       411       437 
dram[10]:       355       366       286       285       277       256       278       299       426       414       440       459       417       435       474       427 
total reads: 65251
bank skew: 689/237 = 2.91
chip skew: 6114/5781 = 1.06
average mf latency per bank:
dram[0]:     153101    162690    166418    164200    162560    167547    170907    183364    156541    161864    146644    147370    142280    144902    145889    151212
dram[1]:     152879    151414    168836    169185    176036    165869    176276    168795    165048    148794    153633    144075    144822    147979    150207    147213
dram[2]:     151220    156854    165707    168343    172805    159699    172460    166717    155575    157914    147300    145468    145828    144415    148554    146081
dram[3]:     159653    160445    163241    158733    166029    167833    173221    180791    153578    160576    140555    149163    142980    146503    151707    148642
dram[4]:     163170    165624    168766    164371    171304    164561    176463    173824    161714    158973    145430    144972    145782    143981    150942    141596
dram[5]:     160294    153851    167773    166788    165851    166838    172764    173707    153525    156138    142749    139333    143025    148989    148814    148627
dram[6]:     147639    157673    166160    163315    167053    165293    171627    166723    154508    150569    139940    144136    143034    140332    146555    149543
dram[7]:     157734    158133    169478    165662    164140    167669    175712    172988    157201    151737    147640    143243    142932    141742    149477    147252
dram[8]:     161625    160790    161636    165300    166165    174443    169290    172883    156272    156090    144292    144177    132061    142435    149717    152076
dram[9]:     163954    157564    165655    179591    164322    169713    172139    174618    161985    154363    150005    146639    138926    141831    153154    150425
dram[10]:     161607    153564    168461    168049    169869    169478    177397    169890    152406    159631    148523    143311    142624    140439    147610    153292
maximum mf latency per bank:
dram[0]:     651054    651070    658858    658860    651035    651069    661420    661458    658839    658849    651012    651040    658817    658819    653650    653689
dram[1]:     651042    651073    658862    658864    651035    651037    661421    661423    661434    661445    651049    651099    658821    658841    653660    653652
dram[2]:     651110    651110    658896    658857    651039    651041    661469    661469    661446    661496    653605    653608    658842    658883    653654    653656
dram[3]:     651019    651062    658859    658861    651041    651072    661471    661473    661470    656280    651059    653642    658843    658885    653658    653660
dram[4]:     651043    651065    658863    658865    651028    651068    661474    661475    661471    658839    651061    653618    658844    658846    653652    653656
dram[5]:     651067    651069    658839    658839    651029    651091    661450    661452    661445    661469    653656    651054    658888    658889    653657    653659
dram[6]:     651070    651072    658840    658842    651028    651070    661454    661456    661447    661471    653656    653631    658889    658914    653654    653655
dram[7]:     651074    651074    658851    658853    651029    648462    661457    661471    658874    661448    653621    653607    658847    658888    653663    653642
dram[8]:     651075    651039    658855    658880    651031    651032    661472    661474    658863    658890    653621    648442    658846    658890    653622    653643
dram[9]:     651123    651075    656268    658909    651069    651033    658854    658826    661464    658872    653621    651065    658911    658913    653647    653658
dram[10]:     648448    651069    658855    658856    648468    651035    661476    658827    661466    658838    651044    651028    658879    658852    653648    653667
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32759785 n_nop=32646854 n_act=9078 n_pre=9062 n_req=26055 n_rd=80580 n_write=14211 bw_util=0.005787
n_activity=481457 dram_eff=0.3938
bk0: 5232a 32716223i bk1: 5124a 32716463i bk2: 4936a 32721312i bk3: 4952a 32716917i bk4: 4860a 32717383i bk5: 4964a 32716550i bk6: 4900a 32722108i bk7: 4796a 32717577i bk8: 4756a 32718595i bk9: 4816a 32717113i bk10: 4808a 32715858i bk11: 4848a 32713040i bk12: 5412a 32712260i bk13: 5400a 32711694i bk14: 5340a 32712375i bk15: 5436a 32712119i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0314976
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32759785 n_nop=32647584 n_act=8970 n_pre=8954 n_req=25916 n_rd=80164 n_write=14113 bw_util=0.005756
n_activity=474813 dram_eff=0.3971
bk0: 5292a 32717492i bk1: 5312a 32713985i bk2: 4840a 32721437i bk3: 4888a 32718007i bk4: 4796a 32722143i bk5: 4860a 32718804i bk6: 4800a 32722348i bk7: 4888a 32717197i bk8: 4804a 32721053i bk9: 4804a 32717161i bk10: 4772a 32717816i bk11: 4964a 32712624i bk12: 5124a 32718025i bk13: 5236a 32714241i bk14: 5344a 32714932i bk15: 5440a 32711263i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0281144
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32759785 n_nop=32646136 n_act=9231 n_pre=9215 n_req=26185 n_rd=80912 n_write=14291 bw_util=0.005812
n_activity=485014 dram_eff=0.3926
bk0: 5264a 32716602i bk1: 5124a 32715570i bk2: 4848a 32722573i bk3: 4932a 32718698i bk4: 4912a 32719673i bk5: 4996a 32713340i bk6: 4868a 32721360i bk7: 5024a 32715232i bk8: 4788a 32717160i bk9: 4808a 32719577i bk10: 4896a 32716434i bk11: 4996a 32713212i bk12: 5168a 32717915i bk13: 5440a 32711016i bk14: 5364a 32715521i bk15: 5484a 32711826i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0272185
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32759785 n_nop=32647015 n_act=9078 n_pre=9062 n_req=25990 n_rd=80540 n_write=14090 bw_util=0.005777
n_activity=480220 dram_eff=0.3941
bk0: 5220a 32720224i bk1: 5116a 32715629i bk2: 4984a 32721439i bk3: 4948a 32714397i bk4: 4904a 32721560i bk5: 4840a 32717556i bk6: 4872a 32720249i bk7: 4860a 32716655i bk8: 4832a 32718499i bk9: 4724a 32717532i bk10: 5004a 32716229i bk11: 4936a 32711630i bk12: 5340a 32714006i bk13: 5260a 32710894i bk14: 5316a 32716668i bk15: 5384a 32710367i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0294327
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32759785 n_nop=32646962 n_act=9122 n_pre=9106 n_req=25994 n_rd=80456 n_write=14139 bw_util=0.005775
n_activity=481926 dram_eff=0.3926
bk0: 5232a 32720401i bk1: 5104a 32716922i bk2: 4876a 32721926i bk3: 5040a 32718105i bk4: 4820a 32722171i bk5: 4856a 32716725i bk6: 4780a 32719915i bk7: 4824a 32717823i bk8: 4784a 32719849i bk9: 4732a 32717945i bk10: 4980a 32714411i bk11: 4916a 32713510i bk12: 5312a 32714506i bk13: 5276a 32712739i bk14: 5420a 32716698i bk15: 5504a 32710191i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0294059
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32759785 n_nop=32646691 n_act=9092 n_pre=9076 n_req=26100 n_rd=80624 n_write=14302 bw_util=0.005795
n_activity=482534 dram_eff=0.3934
bk0: 5216a 32719726i bk1: 5220a 32713185i bk2: 4924a 32721304i bk3: 4948a 32717245i bk4: 4836a 32723366i bk5: 4836a 32718810i bk6: 4884a 32719920i bk7: 4896a 32715961i bk8: 4892a 32717755i bk9: 4732a 32717245i bk10: 4816a 32718707i bk11: 4928a 32710518i bk12: 5292a 32714277i bk13: 5296a 32714539i bk14: 5412a 32716559i bk15: 5496a 32709056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0285986
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32759785 n_nop=32644689 n_act=9382 n_pre=9366 n_req=26517 n_rd=81612 n_write=14736 bw_util=0.005882
n_activity=490199 dram_eff=0.3931
bk0: 5396a 32715978i bk1: 5316a 32713828i bk2: 5032a 32719012i bk3: 4996a 32716305i bk4: 4720a 32719451i bk5: 4796a 32715424i bk6: 4968a 32718269i bk7: 5052a 32715385i bk8: 4852a 32716992i bk9: 4868a 32713442i bk10: 5000a 32714738i bk11: 5020a 32711998i bk12: 5332a 32715590i bk13: 5436a 32711300i bk14: 5388a 32713975i bk15: 5440a 32711331i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.029893
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32759785 n_nop=32645972 n_act=9228 n_pre=9212 n_req=26214 n_rd=81024 n_write=14349 bw_util=0.005823
n_activity=484906 dram_eff=0.3934
bk0: 5148a 32719035i bk1: 5240a 32714231i bk2: 5064a 32720834i bk3: 4948a 32717785i bk4: 4924a 32720644i bk5: 4948a 32715848i bk6: 4812a 32720326i bk7: 4908a 32716832i bk8: 4816a 32717902i bk9: 4880a 32714296i bk10: 4896a 32715024i bk11: 4956a 32712041i bk12: 5320a 32714820i bk13: 5324a 32711953i bk14: 5472a 32714325i bk15: 5368a 32711810i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.027878
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32759785 n_nop=32646879 n_act=9005 n_pre=8989 n_req=26239 n_rd=80624 n_write=14288 bw_util=0.005794
n_activity=479656 dram_eff=0.3958
bk0: 5172a 32721010i bk1: 5216a 32716605i bk2: 4980a 32722644i bk3: 5016a 32715939i bk4: 4852a 32719156i bk5: 4688a 32720647i bk6: 4832a 32721365i bk7: 4904a 32717168i bk8: 4876a 32720290i bk9: 4812a 32716354i bk10: 4932a 32716405i bk11: 4812a 32714072i bk12: 5412a 32714887i bk13: 5340a 32711204i bk14: 5452a 32716827i bk15: 5328a 32713579i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0278306
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32759785 n_nop=32647577 n_act=9111 n_pre=9095 n_req=25809 n_rd=80112 n_write=13890 bw_util=0.005739
n_activity=477488 dram_eff=0.3937
bk0: 5176a 32720836i bk1: 5176a 32714931i bk2: 4812a 32723274i bk3: 4708a 32720908i bk4: 4924a 32719312i bk5: 4836a 32720005i bk6: 4968a 32723202i bk7: 4876a 32720850i bk8: 4716a 32720114i bk9: 4844a 32714104i bk10: 4852a 32718427i bk11: 4824a 32713605i bk12: 5336a 32716413i bk13: 5344a 32711216i bk14: 5368a 32717994i bk15: 5352a 32712036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0264428
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32759785 n_nop=32646991 n_act=9101 n_pre=9085 n_req=26001 n_rd=80428 n_write=14180 bw_util=0.005776
n_activity=482130 dram_eff=0.3925
bk0: 5180a 32720291i bk1: 5200a 32717582i bk2: 4892a 32721762i bk3: 4964a 32719523i bk4: 4844a 32721515i bk5: 4780a 32719263i bk6: 4908a 32722500i bk7: 4988a 32717195i bk8: 4808a 32719263i bk9: 4876a 32717082i bk10: 4872a 32717482i bk11: 4824a 32715662i bk12: 5212a 32714656i bk13: 5336a 32711248i bk14: 5396a 32713605i bk15: 5348a 32713443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0277557

========= L2 cache stats =========
L2_cache_bank[0]: Access = 203494, Miss = 10061, Miss_rate = 0.049, Pending_hits = 1585, Reservation_fails = 0
L2_cache_bank[1]: Access = 204825, Miss = 10084, Miss_rate = 0.049, Pending_hits = 1548, Reservation_fails = 0
L2_cache_bank[2]: Access = 203921, Miss = 9943, Miss_rate = 0.049, Pending_hits = 1534, Reservation_fails = 2
L2_cache_bank[3]: Access = 204543, Miss = 10098, Miss_rate = 0.049, Pending_hits = 1569, Reservation_fails = 4
L2_cache_bank[4]: Access = 203926, Miss = 10027, Miss_rate = 0.049, Pending_hits = 1525, Reservation_fails = 8
L2_cache_bank[5]: Access = 205028, Miss = 10201, Miss_rate = 0.050, Pending_hits = 1549, Reservation_fails = 3
L2_cache_bank[6]: Access = 205141, Miss = 10118, Miss_rate = 0.049, Pending_hits = 1541, Reservation_fails = 3
L2_cache_bank[7]: Access = 204015, Miss = 10017, Miss_rate = 0.049, Pending_hits = 1532, Reservation_fails = 3
L2_cache_bank[8]: Access = 204756, Miss = 10051, Miss_rate = 0.049, Pending_hits = 1562, Reservation_fails = 4
L2_cache_bank[9]: Access = 204618, Miss = 10063, Miss_rate = 0.049, Pending_hits = 1548, Reservation_fails = 1
L2_cache_bank[10]: Access = 204736, Miss = 10068, Miss_rate = 0.049, Pending_hits = 1517, Reservation_fails = 3
L2_cache_bank[11]: Access = 204819, Miss = 10088, Miss_rate = 0.049, Pending_hits = 1576, Reservation_fails = 5
L2_cache_bank[12]: Access = 204923, Miss = 10172, Miss_rate = 0.050, Pending_hits = 1590, Reservation_fails = 1
L2_cache_bank[13]: Access = 205297, Miss = 10231, Miss_rate = 0.050, Pending_hits = 1538, Reservation_fails = 2
L2_cache_bank[14]: Access = 204654, Miss = 10113, Miss_rate = 0.049, Pending_hits = 1520, Reservation_fails = 1
L2_cache_bank[15]: Access = 205078, Miss = 10143, Miss_rate = 0.049, Pending_hits = 1516, Reservation_fails = 4
L2_cache_bank[16]: Access = 233916, Miss = 10127, Miss_rate = 0.043, Pending_hits = 1764, Reservation_fails = 2
L2_cache_bank[17]: Access = 204248, Miss = 10029, Miss_rate = 0.049, Pending_hits = 1510, Reservation_fails = 2
L2_cache_bank[18]: Access = 203028, Miss = 10038, Miss_rate = 0.049, Pending_hits = 1518, Reservation_fails = 4
L2_cache_bank[19]: Access = 202820, Miss = 9990, Miss_rate = 0.049, Pending_hits = 1497, Reservation_fails = 0
L2_cache_bank[20]: Access = 202456, Miss = 10028, Miss_rate = 0.050, Pending_hits = 1535, Reservation_fails = 4
L2_cache_bank[21]: Access = 203679, Miss = 10079, Miss_rate = 0.049, Pending_hits = 1527, Reservation_fails = 1
L2_total_cache_accesses = 4523921
L2_total_cache_misses = 221769
L2_total_cache_miss_rate = 0.0490
L2_total_cache_pending_hits = 34101
L2_total_cache_reservation_fails = 57
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3159019
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27936
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 192973
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1108991
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6017
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 28789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 57
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3379928
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1143797
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=9957865
icnt_total_pkts_simt_to_mem=5667987
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.1989
	minimum = 6
	maximum = 844
Network latency average = 18.0641
	minimum = 6
	maximum = 703
Slowest packet = 7710016
Flit latency average = 18.9845
	minimum = 6
	maximum = 703
Slowest flit = 13298970
Fragmentation average = 0.00386287
	minimum = 0
	maximum = 384
Injected packet rate average = 0.00567753
	minimum = 0.00473265 (at node 3)
	maximum = 0.00652546 (at node 33)
Accepted packet rate average = 0.00567753
	minimum = 0.00473265 (at node 3)
	maximum = 0.00652546 (at node 33)
Injected flit rate average = 0.00991313
	minimum = 0.00502512 (at node 3)
	maximum = 0.015877 (at node 33)
Accepted flit rate average= 0.00991313
	minimum = 0.00675044 (at node 48)
	maximum = 0.0129077 (at node 14)
Injected packet length average = 1.74603
Accepted packet length average = 1.74603
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.2382 (17 samples)
	minimum = 6 (17 samples)
	maximum = 340.765 (17 samples)
Network latency average = 17.7875 (17 samples)
	minimum = 6 (17 samples)
	maximum = 254.824 (17 samples)
Flit latency average = 19.4953 (17 samples)
	minimum = 6 (17 samples)
	maximum = 254 (17 samples)
Fragmentation average = 0.00123601 (17 samples)
	minimum = 0 (17 samples)
	maximum = 65.6471 (17 samples)
Injected packet rate average = 0.0196317 (17 samples)
	minimum = 0.0159437 (17 samples)
	maximum = 0.0585257 (17 samples)
Accepted packet rate average = 0.0196317 (17 samples)
	minimum = 0.0159437 (17 samples)
	maximum = 0.0585257 (17 samples)
Injected flit rate average = 0.0297642 (17 samples)
	minimum = 0.0197733 (17 samples)
	maximum = 0.0750967 (17 samples)
Accepted flit rate average = 0.0297642 (17 samples)
	minimum = 0.022132 (17 samples)
	maximum = 0.106035 (17 samples)
Injected packet size average = 1.51613 (17 samples)
Accepted packet size average = 1.51613 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 5 hrs, 52 min, 49 sec (21169 sec)
gpgpu_simulation_rate = 5257 (inst/sec)
gpgpu_simulation_rate = 1013 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 45201
gpu_sim_insn = 4532584
gpu_ipc =     100.2762
gpu_tot_sim_cycle = 21729658
gpu_tot_sim_insn = 115830696
gpu_tot_ipc =       5.3305
gpu_tot_issued_cta = 9198
max_total_param_size = 0
gpu_stall_dramfull = 597772
gpu_stall_icnt2sh    = 2767360
partiton_reqs_in_parallel = 994297
partiton_reqs_in_parallel_total    = 387540543
partiton_level_parallism =      21.9972
partiton_level_parallism_total  =      17.8804
partiton_reqs_in_parallel_util = 994297
partiton_reqs_in_parallel_util_total    = 387540543
gpu_sim_cycle_parition_util = 45201
gpu_tot_sim_cycle_parition_util    = 17642168
partiton_level_parallism_util =      21.9972
partiton_level_parallism_util_total  =      21.9668
partiton_replys_in_parallel = 29483
partiton_replys_in_parallel_total    = 4523921
L2_BW  =      61.8242 GB/Sec
L2_BW_total  =      19.8618 GB/Sec
gpu_total_sim_rate=5452

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4701918
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 883008
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 881216
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4696422
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 883008
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4701918
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6082, 6132, 6281, 7025, 6165, 6400, 6980, 6419, 6797, 6492, 6579, 6648, 7112, 6639, 6585, 5767, 5962, 6808, 5846, 6071, 5631, 6399, 6215, 6588, 6018, 5799, 5621, 6235, 6459, 6669, 6447, 6489, 5741, 5101, 5182, 5364, 5641, 5285, 4671, 5855, 5499, 5313, 5716, 5487, 5335, 5593, 5698, 5979, 5109, 4884, 4741, 4677, 4909, 4940, 4886, 5095, 5191, 4597, 5302, 5031, 4673, 4880, 5000, 5232, 
gpgpu_n_tot_thrd_icount = 283207584
gpgpu_n_tot_w_icount = 8850237
gpgpu_n_stall_shd_mem = 5021297
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3388099
gpgpu_n_mem_write_global = 1165109
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9774516
gpgpu_n_store_insn = 2296617
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28256256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5006570
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 9841
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3356294	W0_Idle:258258424	W0_Scoreboard:715939121	W1:1778480	W2:866041	W3:580680	W4:414130	W5:306564	W6:222564	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2795544
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27104792 {8:3388099,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46612968 {40:1164994,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 201229176 {40:2599145,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9320872 {8:1165109,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 934 
maxdqlatency = 0 
maxmflatency = 661496 
averagemflatency = 9886 
max_icnt2mem_latency = 661229 
max_icnt2sh_latency = 21729657 
mrq_lat_table:206808 	6417 	6962 	31854 	13999 	6722 	5720 	6826 	5449 	1459 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4152556 	236508 	14930 	1397 	2183 	2700 	7096 	8068 	7386 	13054 	24245 	59022 	24091 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	3248285 	434328 	302897 	118725 	206169 	88384 	5833 	540 	428 	2189 	2719 	7085 	8064 	7337 	13054 	24284 	58983 	24091 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1677690 	917397 	573756 	188057 	30242 	985 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	7777 	148931 	880356 	
mf_lat_pw_table:127479 	0 	0 	0 	0 	0 	0 	21043 	223 	28 	63 	110 	271 	510 	1062 	2425 	1904 	256 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        44        20        20        16        16        16        16        50        50        70        70        46        47        48        45 
dram[1]:        47        48        20        21        16        16        17        16        50        50        70        72        48        45        47        44 
dram[2]:        46        46        21        19        16        16        16        18        50        50        70        70        44        46        47        45 
dram[3]:        44        45        18        18        17        16        16        16        50        50        68        68        42        45        43        46 
dram[4]:        45        43        17        19        16        16        16        16        45        50        68        68        45        45        44        45 
dram[5]:        47        44        19        16        16        16        16        16        50        50        68        68        46        44        44        49 
dram[6]:        43        46        17        17        16        16        17        16        50        50        68        68        45        44        45        43 
dram[7]:        45        44        18        18        16        16        16        16        50        50        70        68        45        43        41        40 
dram[8]:        44        44        17        18        16        16        17        16        50        50        68        68        82        45        46        43 
dram[9]:        42        45        17        18        16        16        16        16        55        55        68        68        45        46        44        45 
dram[10]:        44        40        18        17        17        16        16        16        55        55        67        67        44        47        46        47 
maximum service time to same row:
dram[0]:    886763    888135    888709    890420    921332    689654    692502    691535    318029    882843    880054    817632    688575    886727    884796    925104 
dram[1]:    890477    692900    896896    888734    816104    884183    890141    922736    799072    891440    924762    496733    887937    885215    883794    880427 
dram[2]:    812510    885571    881654    816943    693105    813829    802529    799367    822978    814102    874065    730750    261383    466819    485654    886890 
dram[3]:    884523    859268    886364    889708    884827    887892    886438    888397    908434    813138    888862    813348    883611    867269    831484    889921 
dram[4]:    881674    901646    924270    730712    332581    885187    812437    906955    691013    892880    812588    920424    884679    363002    359712    891726 
dram[5]:    816972    872106    850230    921836    803646    880864    888856    886023    926020    885039    919576    907994    883928    692297    902785    815144 
dram[6]:    815166    901363    884467    890098    815085    799160    815407    848620    817480    813350    894108    815985    696908    875795    885656    899140 
dram[7]:    698184    691540    294753    893095    882439    708246    887785    894196    730224    815226    885985    919536    923633    495403    887158    884032 
dram[8]:    889033    886074    873062    888854    886239    693905    812147    882912    884725    886524    885335    882807    696923    902454    814246    887645 
dram[9]:    891462    281561    800741    811355    797090    692946    916805    284168    691213    889157    693941    691519    886290    833326    691534    889606 
dram[10]:    890676    689042    693967    879240    696002    881645    800783    815112    883198    886271    890745    886031    870037    882972    884974    889019 
average row accesses per activate:
dram[0]:  2.883914  2.921329  2.954631  3.053360  2.699288  2.683656  2.873106  3.016737  2.972628  3.084906  2.980565  2.945299  2.809816  2.876387  2.886435  2.922468 
dram[1]:  2.794304  2.779180  3.008000  3.017717  2.868787  2.807116  2.851923  2.751342  3.048507  3.112570  3.062157  3.158929  2.884228  2.957483  2.912621  2.914062 
dram[2]:  2.735016  2.883761  2.954635  3.019531  2.870476  2.668376  2.837476  2.801419  2.955437  3.201980  2.936968  2.928808  2.888889  2.741071  2.857812  2.797920 
dram[3]:  2.935315  2.969643  2.946970  2.779541  2.882466  2.776119  2.803738  2.793358  3.114019  3.109162  2.964942  2.922689  2.832813  2.832000  2.969950  2.826952 
dram[4]:  2.882653  3.031136  2.984375  2.919708  2.776736  2.732110  2.786793  2.822306  3.000000  3.111984  2.918033  2.979522  2.957096  2.756549  2.875591  2.754745 
dram[5]:  2.850250  2.902684  2.969231  2.959924  2.799618  2.848948  2.775137  2.899807  2.891752  2.940325  3.067029  3.060449  2.750765  2.930116  2.958266  2.965300 
dram[6]:  2.735878  2.959114  2.935185  3.072266  2.787356  2.721915  2.745133  2.820285  2.966312  2.960993  2.889431  3.015332  2.821036  2.793364  2.764618  2.892356 
dram[7]:  2.853781  2.967298  3.030360  2.880295  2.643860  2.724014  2.846449  2.947266  2.967332  2.915663  2.925297  2.862237  2.846519  2.896104  2.846986  2.889065 
dram[8]:  2.987545  2.937391  2.871324  2.998102  2.803371  2.837022  2.896353  2.838346  3.003643  2.935943  3.066434  3.050089  3.231689  2.923203  2.983793  2.957025 
dram[9]:  3.010753  2.814876  2.872093  3.004141  2.677643  2.821154  2.839187  2.810861  3.069288  2.955986  2.890411  2.929310  2.850794  2.696562  2.909238  2.887302 
dram[10]:  2.966549  2.951641  2.895636  3.041502  2.823864  2.845098  2.741818  2.802536  2.957672  3.027076  2.973913  2.936860  2.827974  2.788580  2.816944  2.947712 
average row locality = 292216/100831 = 2.898077
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1323      1297      1241      1245      1216      1242      1225      1200      1200      1217      1217      1228      1371      1366      1349      1375 
dram[1]:      1339      1344      1217      1229      1200      1217      1201      1224      1211      1214      1213      1257      1298      1327      1353      1378 
dram[2]:      1331      1297      1218      1240      1229      1249      1218      1256      1209      1214      1241      1266      1309      1375      1358      1389 
dram[3]:      1321      1295      1253      1244      1226      1210      1220      1217      1218      1194      1269      1251      1355      1333      1346      1364 
dram[4]:      1324      1292      1226      1267      1205      1215      1196      1208      1206      1194      1262      1247      1344      1337      1373      1392 
dram[5]:      1320      1321      1238      1244      1209      1211      1223      1226      1234      1195      1220      1251      1342      1342      1370      1393 
dram[6]:      1364      1345      1264      1256      1181      1200      1245      1266      1225      1227      1268      1273      1349      1378      1363      1379 
dram[7]:      1303      1326      1273      1244      1232      1237      1204      1227      1215      1231      1240      1255      1350      1347      1384      1359 
dram[8]:      1309      1320      1251      1260      1214      1173      1211      1226      1229      1215      1249      1220      1370      1351      1379      1349 
dram[9]:      1310      1310      1209      1183      1234      1210      1243      1219      1191      1224      1229      1226      1350      1353      1360      1355 
dram[10]:      1311      1316      1229      1247      1212      1195      1230      1247      1216      1232      1236      1223      1320      1351      1366      1354 
total reads: 223703
bank skew: 1393/1173 = 1.19
chip skew: 20583/20206 = 1.02
number of total write accesses:
dram[0]:       416       374       322       300       301       285       292       242       429       418       470       495       461       449       481       472 
dram[1]:       427       418       287       304       243       282       282       314       423       445       462       512       421       412       447       487 
dram[2]:       403       390       280       306       278       312       266       324       449       403       483       503       407       467       471       494 
dram[3]:       358       368       303       332       270       278       280       297       448       401       507       488       458       437       433       482 
dram[4]:       371       363       302       333       275       274       281       285       423       390       518       499       448       452       453       495 
dram[5]:       393       409       306       307       258       279       295       279       449       431       473       521       457       419       473       487 
dram[6]:       428       392       321       317       274       278       306       319       448       443       509       497       448       474       481       475 
dram[7]:       395       398       324       320       275       283       279       282       420       463       483       511       449       437       458       464 
dram[8]:       370       369       311       320       283       237       298       284       420       435       505       485       792       438       462       440 
dram[9]:       370       393       273       268       311       257       293       282       448       455       459       473       446       451       435       464 
dram[10]:       374       393       297       292       279       256       278       300       461       445       474       498       439       456       496       450 
total reads: 68513
bank skew: 792/237 = 3.34
chip skew: 6449/6078 = 1.06
average mf latency per bank:
dram[0]:     149502    159001    164618    162195    162256    167343    170811    183254    153066    157896    142573    143403    138957    141646    143194    147953
dram[1]:     149342    147902    166716    167209    175932    165663    176175    168483    161487    145360    148697    140222    141721    144678    147053    143835
dram[2]:     147830    153238    164060    166395    172477    159715    172361    166522    152092    154561    143428    141208    142618    142000    145564    142683
dram[3]:     155956    156983    161365    156631    165934    167735    172892    180570    150146    156726    136450    145350    139606    143126    148568    145517
dram[4]:     159427    161732    166901    162534    171205    164246    176362    173608    158424    155618    141411    140992    142546    140939    147489    138761
dram[5]:     156562    150128    165831    164758    165868    166630    172440    173262    150393    152296    138865    135653    139783    145537    145843    144928
dram[6]:     144272    153871    164391    161666    166841    165199    171202    166213    150838    147140    136185    140230    140107    137092    143709    146011
dram[7]:     154495    154752    167581    163875    163830    167355    175612    173005    153390    148067    143953    139862    139375    138740    146411    144039
dram[8]:     157789    157186    160407    163639    166073    174340    168974    172788    153139    152505    140182    140110    125310    139350    146565    148610
dram[9]:     159965    153967    164104    177502    163912    169615    172046    174636    158132    150604    146049    142042    136080    138468    149587    146803
dram[10]:     158261    149712    166597    166642    169544    169496    177062    169797    148191    155650    144441    139113    139480    137502    144535    149909
maximum mf latency per bank:
dram[0]:     651054    651070    658858    658860    651035    651069    661420    661458    658839    658849    651012    651040    658817    658819    653650    653689
dram[1]:     651042    651073    658862    658864    651035    651037    661421    661423    661434    661445    651049    651099    658821    658841    653660    653652
dram[2]:     651110    651110    658896    658857    651039    651041    661469    661469    661446    661496    653605    653608    658842    658883    653654    653656
dram[3]:     651019    651062    658859    658861    651041    651072    661471    661473    661470    656280    651059    653642    658843    658885    653658    653660
dram[4]:     651043    651065    658863    658865    651028    651068    661474    661475    661471    658839    651061    653618    658844    658846    653652    653656
dram[5]:     651067    651069    658839    658839    651029    651091    661450    661452    661445    661469    653656    651054    658888    658889    653657    653659
dram[6]:     651070    651072    658840    658842    651028    651070    661454    661456    661447    661471    653656    653631    658889    658914    653654    653655
dram[7]:     651074    651074    658851    658853    651029    648462    661457    661471    658874    661448    653621    653607    658847    658888    653663    653642
dram[8]:     651075    651039    658855    658880    651031    651032    661472    661474    658863    658890    653621    648442    658846    658890    653622    653643
dram[9]:     651123    651075    656268    658909    651069    651033    658854    658826    661464    658872    653621    651065    658911    658913    653647    653658
dram[10]:     648448    651069    658855    658856    648468    651035    661476    658827    661466    658838    651044    651028    658879    658852    653648    653667
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32843715 n_nop=32729660 n_act=9126 n_pre=9110 n_req=26519 n_rd=81248 n_write=14571 bw_util=0.005835
n_activity=486998 dram_eff=0.3935
bk0: 5292a 32799561i bk1: 5188a 32799848i bk2: 4964a 32805010i bk3: 4980a 32800618i bk4: 4864a 32801237i bk5: 4968a 32800412i bk6: 4900a 32806001i bk7: 4800a 32801480i bk8: 4800a 32802081i bk9: 4868a 32800423i bk10: 4868a 32798962i bk11: 4912a 32796118i bk12: 5484a 32795508i bk13: 5464a 32794808i bk14: 5396a 32795903i bk15: 5500a 32795575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0316916
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32843715 n_nop=32730384 n_act=9008 n_pre=8992 n_req=26388 n_rd=80888 n_write=14443 bw_util=0.005805
n_activity=480241 dram_eff=0.397
bk0: 5356a 32800932i bk1: 5376a 32797372i bk2: 4868a 32805095i bk3: 4916a 32801649i bk4: 4800a 32806037i bk5: 4868a 32802696i bk6: 4804a 32806253i bk7: 4896a 32801051i bk8: 4844a 32804521i bk9: 4856a 32800573i bk10: 4852a 32800875i bk11: 5028a 32795770i bk12: 5192a 32801397i bk13: 5308a 32797567i bk14: 5412a 32798414i bk15: 5512a 32794631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0282788
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32843715 n_nop=32728978 n_act=9271 n_pre=9255 n_req=26635 n_rd=81596 n_write=14615 bw_util=0.005859
n_activity=490402 dram_eff=0.3924
bk0: 5324a 32800041i bk1: 5188a 32798996i bk2: 4872a 32806290i bk3: 4960a 32802381i bk4: 4916a 32803521i bk5: 4996a 32797272i bk6: 4872a 32805266i bk7: 5024a 32799130i bk8: 4836a 32800584i bk9: 4856a 32802916i bk10: 4964a 32799463i bk11: 5064a 32796428i bk12: 5236a 32801237i bk13: 5500a 32794471i bk14: 5432a 32798998i bk15: 5556a 32795180i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0273507
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32843715 n_nop=32729811 n_act=9118 n_pre=9102 n_req=26456 n_rd=81264 n_write=14420 bw_util=0.005827
n_activity=485718 dram_eff=0.394
bk0: 5284a 32803681i bk1: 5180a 32799125i bk2: 5012a 32805143i bk3: 4976a 32797953i bk4: 4904a 32805476i bk5: 4840a 32801459i bk6: 4880a 32804109i bk7: 4868a 32800549i bk8: 4872a 32801824i bk9: 4776a 32800939i bk10: 5076a 32799206i bk11: 5004a 32794742i bk12: 5420a 32797284i bk13: 5332a 32794244i bk14: 5384a 32800155i bk15: 5456a 32793808i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0296423
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32843715 n_nop=32729817 n_act=9154 n_pre=9138 n_req=26450 n_rd=81152 n_write=14454 bw_util=0.005822
n_activity=487178 dram_eff=0.3925
bk0: 5296a 32803873i bk1: 5168a 32800407i bk2: 4904a 32805629i bk3: 5068a 32801718i bk4: 4820a 32806088i bk5: 4860a 32800581i bk6: 4784a 32803812i bk7: 4832a 32801740i bk8: 4824a 32803354i bk9: 4776a 32801379i bk10: 5048a 32797528i bk11: 4988a 32796567i bk12: 5376a 32797887i bk13: 5348a 32796116i bk14: 5492a 32800092i bk15: 5568a 32793653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0295397
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32843715 n_nop=32729481 n_act=9132 n_pre=9116 n_req=26575 n_rd=81356 n_write=14630 bw_util=0.005845
n_activity=488291 dram_eff=0.3932
bk0: 5280a 32803248i bk1: 5284a 32796633i bk2: 4952a 32805019i bk3: 4976a 32800917i bk4: 4836a 32807292i bk5: 4844a 32802701i bk6: 4892a 32803774i bk7: 4904a 32799793i bk8: 4936a 32801054i bk9: 4780a 32800717i bk10: 4880a 32801923i bk11: 5004a 32793633i bk12: 5368a 32797568i bk13: 5368a 32797776i bk14: 5480a 32799959i bk15: 5572a 32792383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0288131
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32843715 n_nop=32727465 n_act=9424 n_pre=9408 n_req=26993 n_rd=82332 n_write=15086 bw_util=0.005932
n_activity=495811 dram_eff=0.393
bk0: 5456a 32799409i bk1: 5380a 32797128i bk2: 5056a 32802702i bk3: 5024a 32800019i bk4: 4724a 32803296i bk5: 4800a 32799314i bk6: 4980a 32802123i bk7: 5064a 32799211i bk8: 4900a 32800401i bk9: 4908a 32796877i bk10: 5072a 32797840i bk11: 5092a 32795159i bk12: 5396a 32798937i bk13: 5512a 32794625i bk14: 5452a 32797512i bk15: 5516a 32794641i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0300533
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32843715 n_nop=32728795 n_act=9271 n_pre=9255 n_req=26668 n_rd=81708 n_write=14686 bw_util=0.00587
n_activity=490391 dram_eff=0.3931
bk0: 5212a 32802503i bk1: 5304a 32797714i bk2: 5092a 32804582i bk3: 4976a 32801500i bk4: 4928a 32804482i bk5: 4948a 32799697i bk6: 4816a 32804223i bk7: 4908a 32800767i bk8: 4860a 32801337i bk9: 4924a 32797581i bk10: 4960a 32798194i bk11: 5020a 32795278i bk12: 5400a 32798050i bk13: 5388a 32795220i bk14: 5536a 32797842i bk15: 5436a 32795313i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0280682
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32843715 n_nop=32729669 n_act=9037 n_pre=9021 n_req=26775 n_rd=81304 n_write=14684 bw_util=0.005845
n_activity=485035 dram_eff=0.3958
bk0: 5236a 32804487i bk1: 5280a 32800063i bk2: 5004a 32806438i bk3: 5040a 32799654i bk4: 4856a 32803075i bk5: 4692a 32804547i bk6: 4844a 32805254i bk7: 4904a 32801065i bk8: 4916a 32803708i bk9: 4860a 32799617i bk10: 4996a 32799647i bk11: 4880a 32797270i bk12: 5480a 32798118i bk13: 5404a 32794706i bk14: 5516a 32800344i bk15: 5396a 32797031i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0279723
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32843715 n_nop=32730392 n_act=9146 n_pre=9130 n_req=26284 n_rd=80824 n_write=14223 bw_util=0.005788
n_activity=482957 dram_eff=0.3936
bk0: 5240a 32804298i bk1: 5240a 32798322i bk2: 4836a 32806999i bk3: 4732a 32804512i bk4: 4936a 32803176i bk5: 4840a 32803899i bk6: 4972a 32807096i bk7: 4876a 32804779i bk8: 4764a 32803503i bk9: 4896a 32797472i bk10: 4916a 32801666i bk11: 4904a 32796673i bk12: 5400a 32799876i bk13: 5412a 32794609i bk14: 5440a 32801382i bk15: 5420a 32795483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0266028
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32843715 n_nop=32729782 n_act=9145 n_pre=9129 n_req=26473 n_rd=81140 n_write=14519 bw_util=0.005825
n_activity=487898 dram_eff=0.3921
bk0: 5244a 32803873i bk1: 5264a 32800909i bk2: 4916a 32805441i bk3: 4988a 32803277i bk4: 4848a 32805333i bk5: 4780a 32803188i bk6: 4920a 32806387i bk7: 4988a 32801088i bk8: 4864a 32802548i bk9: 4928a 32800421i bk10: 4944a 32800625i bk11: 4892a 32798700i bk12: 5280a 32797931i bk13: 5404a 32794622i bk14: 5464a 32797101i bk15: 5416a 32796802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0279465

========= L2 cache stats =========
L2_cache_bank[0]: Access = 204589, Miss = 10142, Miss_rate = 0.050, Pending_hits = 1653, Reservation_fails = 4
L2_cache_bank[1]: Access = 205937, Miss = 10170, Miss_rate = 0.049, Pending_hits = 1617, Reservation_fails = 1
L2_cache_bank[2]: Access = 205029, Miss = 10032, Miss_rate = 0.049, Pending_hits = 1602, Reservation_fails = 3
L2_cache_bank[3]: Access = 205636, Miss = 10190, Miss_rate = 0.050, Pending_hits = 1643, Reservation_fails = 5
L2_cache_bank[4]: Access = 205010, Miss = 10113, Miss_rate = 0.049, Pending_hits = 1581, Reservation_fails = 11
L2_cache_bank[5]: Access = 206107, Miss = 10286, Miss_rate = 0.050, Pending_hits = 1613, Reservation_fails = 3
L2_cache_bank[6]: Access = 206240, Miss = 10208, Miss_rate = 0.049, Pending_hits = 1606, Reservation_fails = 6
L2_cache_bank[7]: Access = 205089, Miss = 10108, Miss_rate = 0.049, Pending_hits = 1595, Reservation_fails = 3
L2_cache_bank[8]: Access = 205876, Miss = 10136, Miss_rate = 0.049, Pending_hits = 1627, Reservation_fails = 5
L2_cache_bank[9]: Access = 205691, Miss = 10152, Miss_rate = 0.049, Pending_hits = 1608, Reservation_fails = 3
L2_cache_bank[10]: Access = 205863, Miss = 10156, Miss_rate = 0.049, Pending_hits = 1581, Reservation_fails = 6
L2_cache_bank[11]: Access = 205901, Miss = 10183, Miss_rate = 0.049, Pending_hits = 1657, Reservation_fails = 6
L2_cache_bank[12]: Access = 206031, Miss = 10259, Miss_rate = 0.050, Pending_hits = 1657, Reservation_fails = 4
L2_cache_bank[13]: Access = 206398, Miss = 10324, Miss_rate = 0.050, Pending_hits = 1611, Reservation_fails = 3
L2_cache_bank[14]: Access = 205748, Miss = 10201, Miss_rate = 0.050, Pending_hits = 1577, Reservation_fails = 3
L2_cache_bank[15]: Access = 206195, Miss = 10226, Miss_rate = 0.050, Pending_hits = 1574, Reservation_fails = 6
L2_cache_bank[16]: Access = 240327, Miss = 10212, Miss_rate = 0.042, Pending_hits = 1904, Reservation_fails = 3
L2_cache_bank[17]: Access = 205364, Miss = 10114, Miss_rate = 0.049, Pending_hits = 1578, Reservation_fails = 2
L2_cache_bank[18]: Access = 204106, Miss = 10126, Miss_rate = 0.050, Pending_hits = 1587, Reservation_fails = 5
L2_cache_bank[19]: Access = 203935, Miss = 10080, Miss_rate = 0.049, Pending_hits = 1578, Reservation_fails = 1
L2_cache_bank[20]: Access = 203542, Miss = 10120, Miss_rate = 0.050, Pending_hits = 1606, Reservation_fails = 5
L2_cache_bank[21]: Access = 204790, Miss = 10165, Miss_rate = 0.050, Pending_hits = 1593, Reservation_fails = 1
L2_total_cache_accesses = 4553404
L2_total_cache_misses = 223703
L2_total_cache_miss_rate = 0.0491
L2_total_cache_pending_hits = 35648
L2_total_cache_reservation_fails = 89
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3166811
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28139
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 193149
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1127201
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7361
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30547
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 89
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3388099
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1165109
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=9995519
icnt_total_pkts_simt_to_mem=5718782
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 70.2171
	minimum = 6
	maximum = 804
Network latency average = 38.5411
	minimum = 6
	maximum = 557
Slowest packet = 9050463
Flit latency average = 45.416
	minimum = 6
	maximum = 556
Slowest flit = 15630813
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0130456
	minimum = 0.0106195 (at node 5)
	maximum = 0.0709181 (at node 44)
Accepted packet rate average = 0.0130456
	minimum = 0.0106195 (at node 5)
	maximum = 0.0709181 (at node 44)
Injected flit rate average = 0.0195684
	minimum = 0.0159845 (at node 37)
	maximum = 0.0750221 (at node 44)
Accepted flit rate average= 0.0195684
	minimum = 0.0136283 (at node 5)
	maximum = 0.137732 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.6259 (18 samples)
	minimum = 6 (18 samples)
	maximum = 366.5 (18 samples)
Network latency average = 18.9405 (18 samples)
	minimum = 6 (18 samples)
	maximum = 271.611 (18 samples)
Flit latency average = 20.9353 (18 samples)
	minimum = 6 (18 samples)
	maximum = 270.778 (18 samples)
Fragmentation average = 0.00116734 (18 samples)
	minimum = 0 (18 samples)
	maximum = 62 (18 samples)
Injected packet rate average = 0.0192658 (18 samples)
	minimum = 0.0156479 (18 samples)
	maximum = 0.0592142 (18 samples)
Accepted packet rate average = 0.0192658 (18 samples)
	minimum = 0.0156479 (18 samples)
	maximum = 0.0592142 (18 samples)
Injected flit rate average = 0.0291978 (18 samples)
	minimum = 0.0195629 (18 samples)
	maximum = 0.0750925 (18 samples)
Accepted flit rate average = 0.0291978 (18 samples)
	minimum = 0.0216596 (18 samples)
	maximum = 0.107796 (18 samples)
Injected packet size average = 1.51553 (18 samples)
Accepted packet size average = 1.51553 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 5 hrs, 54 min, 5 sec (21245 sec)
gpgpu_simulation_rate = 5452 (inst/sec)
gpgpu_simulation_rate = 1022 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 4173497
gpu_sim_insn = 5569050
gpu_ipc =       1.3344
gpu_tot_sim_cycle = 26130377
gpu_tot_sim_insn = 121399746
gpu_tot_ipc =       4.6459
gpu_tot_issued_cta = 9709
max_total_param_size = 0
gpu_stall_dramfull = 597772
gpu_stall_icnt2sh    = 2767360
partiton_reqs_in_parallel = 91816934
partiton_reqs_in_parallel_total    = 388534840
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      18.3829
partiton_reqs_in_parallel_util = 91816934
partiton_reqs_in_parallel_util_total    = 388534840
gpu_sim_cycle_parition_util = 4173497
gpu_tot_sim_cycle_parition_util    = 17687369
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9731
partiton_replys_in_parallel = 95938
partiton_replys_in_parallel_total    = 4553404
L2_BW  =       2.1788 GB/Sec
L2_BW_total  =      16.8648 GB/Sec
gpu_total_sim_rate=4752

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5028619
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 940240
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0019
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 938448
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5023123
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 940240
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5028619
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6382, 6516, 6751, 7509, 6565, 6669, 7435, 6989, 7342, 6807, 7064, 7162, 7557, 7137, 7080, 6137, 6392, 7208, 6371, 6511, 6172, 6854, 6510, 6888, 6518, 5999, 5976, 6520, 6974, 7184, 6887, 6929, 6158, 5348, 5529, 5571, 5733, 5647, 4933, 6262, 5661, 5505, 5938, 5749, 5512, 5910, 6090, 6356, 5501, 5191, 5103, 4999, 5241, 5417, 5048, 5517, 5498, 4919, 5464, 5438, 5135, 5242, 5392, 5709, 
gpgpu_n_tot_thrd_icount = 301776256
gpgpu_n_tot_w_icount = 9430508
gpgpu_n_stall_shd_mem = 5044489
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3478683
gpgpu_n_mem_write_global = 1170463
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10124173
gpgpu_n_store_insn = 2305221
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30087680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5029762
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 9841
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3382888	W0_Idle:290318051	W0_Scoreboard:916924760	W1:2041774	W2:976277	W3:614292	W4:422397	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2959028
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27829464 {8:3478683,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827128 {40:1170348,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205172664 {40:2685497,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363704 {8:1170463,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 934 
maxdqlatency = 0 
maxmflatency = 671897 
averagemflatency = 10369 
max_icnt2mem_latency = 671657 
max_icnt2sh_latency = 26127679 
mrq_lat_table:221838 	7198 	7291 	32347 	14881 	6974 	5855 	6845 	5449 	1459 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4233810 	239644 	14936 	1403 	2252 	2837 	7296 	8472 	8217 	14786 	26978 	62905 	25638 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	3328349 	434938 	302901 	118725 	209886 	88384 	5833 	541 	434 	2258 	2856 	7285 	8468 	8168 	14786 	27017 	62866 	25638 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1765039 	920458 	573930 	188057 	30242 	985 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	7777 	148931 	880356 	
mf_lat_pw_table:132833 	0 	0 	0 	0 	0 	0 	25484 	227 	29 	64 	118 	285 	545 	1130 	2573 	2316 	837 	329 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        44        20        20        16        16        16        16        50        50        70        70        46        47        48        45 
dram[1]:        47        48        20        21        16        16        17        16        50        50        70        72        48        45        47        44 
dram[2]:        46        46        21        19        16        16        16        18        50        50        70        70        44        46        47        45 
dram[3]:        44        45        18        18        17        16        16        16        50        50        68        68        42        45        43        46 
dram[4]:        45        43        17        19        16        16        16        16        45        50        68        68        45        45        44        45 
dram[5]:        47        44        19        17        16        16        16        16        50        50        68        68        46        44        44        49 
dram[6]:        43        46        17        17        16        16        17        16        50        50        68        68        45        44        45        43 
dram[7]:        45        44        18        18        16        16        16        16        50        50        70        68        45        43        41        40 
dram[8]:        44        44        17        18        16        16        17        16        50        50        68        68        82        45        46        43 
dram[9]:        42        45        17        18        16        16        16        16        55        55        68        68        45        46        44        45 
dram[10]:        44        40        18        17        17        16        16        16        55        55        67        67        44        47        46        47 
maximum service time to same row:
dram[0]:    886763    888135    888709    890420    921332    689654    692502    691535    399097    882843    880054    817632    688575    886727    884796    925104 
dram[1]:    890477    692900    896896    888734    816104    884183    890141    922736    799072    891440    924762    496733    887937    885215    883794    880427 
dram[2]:    812510    885571    881654    816943    693105    813829    802529    799367    822978    814102    874065    730750    276134    466819    485654    886890 
dram[3]:    884523    859268    886364    889708    884827    887892    886438    888397    908434    813138    888862    813348    883611    867269    831484    889921 
dram[4]:    881674    901646    924270    730712    440638    885187    812437    906955    691013    892880    812588    920424    884679    363002    359712    891726 
dram[5]:    816972    872106    850230    921836    803646    880864    888856    886023    926020    885039    919576    907994    883928    692297    902785    815144 
dram[6]:    815166    901363    884467    890098    815085    799160    815407    848620    817480    813350    894108    815985    696908    875795    885656    899140 
dram[7]:    698184    691540    352396    893095    882439    708246    887785    894196    730224    815226    885985    919536    923633    495403    887158    884032 
dram[8]:    889033    886074    873062    888854    886239    693905    812147    882912    884725    886524    885335    882807    696923    902454    814246    887645 
dram[9]:    891462    306252    800741    811355    797090    692946    916805    324475    691213    889157    693941    691519    886290    833326    691534    889606 
dram[10]:    890676    689042    693967    879240    696002    881645    800783    815112    883198    886271    890745    886031    870037    882972    884974    889019 
average row accesses per activate:
dram[0]:  2.840246  2.909539  2.900350  3.003656  2.651961  2.610493  2.780069  2.906191  2.873754  2.957045  2.883495  2.834109  2.776824  2.800000  2.850370  2.856934 
dram[1]:  2.780416  2.712828  2.937956  2.963370  2.786738  2.738014  2.774476  2.687908  2.924115  2.988095  2.942339  3.055646  2.827640  2.920255  2.845113  2.840058 
dram[2]:  2.699854  2.857827  2.874101  2.953068  2.745763  2.616242  2.757315  2.727273  2.861338  3.066547  2.842767  2.830816  2.851163  2.712692  2.770538  2.747911 
dram[3]:  2.910424  2.891447  2.896672  2.717990  2.774869  2.713799  2.723260  2.688852  2.996639  3.001779  2.896285  2.813272  2.781159  2.770149  2.879939  2.791130 
dram[4]:  2.858954  2.982877  2.893048  2.871622  2.702564  2.705281  2.726963  2.731369  2.896321  2.985841  2.803863  2.864907  2.856502  2.710414  2.793353  2.723521 
dram[5]:  2.809006  2.838811  2.898576  2.921005  2.737391  2.777202  2.683168  2.812609  2.793750  2.845258  2.957377  2.968254  2.712465  2.875767  2.883136  2.932053 
dram[6]:  2.674648  2.938193  2.866779  3.001786  2.737762  2.675127  2.662921  2.774878  2.829921  2.845787  2.763081  2.914596  2.750000  2.743338  2.692414  2.808908 
dram[7]:  2.793157  2.909091  2.941799  2.837564  2.601958  2.693709  2.730903  2.893239  2.873147  2.794436  2.848200  2.742313  2.810730  2.831307  2.800289  2.826023 
dram[8]:  2.911620  2.893204  2.812715  2.943662  2.759099  2.771218  2.840070  2.755102  2.916944  2.857610  2.996727  2.955810  3.158485  2.859729  2.916667  2.938272 
dram[9]:  2.961983  2.787832  2.821109  2.978723  2.617089  2.778761  2.748333  2.740614  2.966102  2.872786  2.773498  2.824176  2.804445  2.656077  2.853513  2.842963 
dram[10]:  2.877023  2.901431  2.849123  2.965265  2.773684  2.780576  2.670492  2.718333  2.864217  2.912972  2.885350  2.857820  2.771049  2.756522  2.751043  2.903522 
average row locality = 310137/109678 = 2.827705
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1420      1388      1321      1334      1303      1338      1308      1289      1279      1283      1295      1311      1465      1454      1435      1467 
dram[1]:      1439      1427      1310      1303      1292      1298      1284      1310      1289      1289      1299      1337      1384      1408      1433      1472 
dram[2]:      1430      1391      1304      1318      1314      1318      1312      1337      1282      1281      1309      1352      1417      1464      1462      1466 
dram[3]:      1419      1376      1342      1332      1303      1297      1305      1295      1310      1269      1349      1319      1442      1407      1442      1456 
dram[4]:      1423      1370      1308      1356      1288      1300      1296      1276      1283      1274      1345      1324      1438      1430      1461      1476 
dram[5]:      1407      1393      1313      1312      1300      1305      1311      1307      1316      1263      1311      1330      1439      1436      1459      1486 
dram[6]:      1456      1453      1364      1348      1273      1284      1330      1366      1317      1319      1358      1359      1434      1467      1449      1465 
dram[7]:      1388      1413      1334      1344      1307      1328      1275      1324      1302      1315      1321      1334      1428      1415      1464      1450 
dram[8]:      1397      1410      1318      1341      1295      1252      1305      1310      1316      1291      1314      1300      1448      1441      1449      1449 
dram[9]:      1409      1388      1294      1265      1323      1296      1334      1305      1279      1307      1313      1305      1432      1451      1455      1441 
dram[10]:      1388      1419      1317      1320      1290      1275      1326      1315      1310      1309      1320      1292      1418      1433      1462      1435 
total reads: 238666
bank skew: 1486/1252 = 1.19
chip skew: 22042/21574 = 1.02
number of total write accesses:
dram[0]:       429       381       338       309       320       304       310       260       451       438       487       517       476       464       489       490 
dram[1]:       435       434       300       315       263       301       303       335       445       468       487       530       437       423       459       499 
dram[2]:       414       398       294       318       306       325       290       343       472       424       499       522       422       481       494       507 
dram[3]:       368       382       312       345       287       296       299       321       473       418       522       504       477       449       453       495 
dram[4]:       381       372       315       344       293       288       302       300       449       413       542       521       473       470       472       504 
dram[5]:       402       421       316       315       274       303       315       299       472       447       493       540       476       439       490       499 
dram[6]:       443       401       336       333       293       297       329       335       480       471       543       518       469       489       503       490 
dram[7]:       408       411       334       333       288       299       298       302       442       493       499       539       458       448       471       483 
dram[8]:       382       378       319       331       297       250       311       310       440       455       517       506       804       455       476       455 
dram[9]:       383       399       283       275       331       274       315       301       471       477       487       494       461       472       454       478 
dram[10]:       390       406       307       302       291       271       303       316       483       465       492       517       458       469       516       461 
total reads: 71471
bank skew: 804/250 = 3.22
chip skew: 6730/6355 = 1.06
average mf latency per bank:
dram[0]:     151073    162500    165595    164722    162534    167176    172591    180917    153158    156650    144069    146659    141232    143742    145870    150125
dram[1]:     151806    150437    166794    169643    174814    164013    177670    169544    160638    147147    149422    142449    145792    148433    149981    147231
dram[2]:     150092    157313    164688    166200    168478    160079    173198    166119    151492    156304    144413    143617    146834    144351    148920    145312
dram[3]:     159787    159410    162805    157567    165223    167563    171839    178612    150420    156551    140230    146058    142945    145064    151625    146892
dram[4]:     159107    164720    168278    164191    170460    165006    176384    175198    158451    156147    142704    142005    145144    143067    147941    143610
dram[5]:     160102    150716    165161    165152    164811    166808    170295    173837    151247    151953    140966    137941    141148    147712    149922    146573
dram[6]:     146793    155143    165443    161742    167027    165264    172383    166595    151666    147929    138965    142704    141484    140276    145357    147269
dram[7]:     154662    157693    167348    164129    162195    166214    174658    172793    155002    148405    146111    141638    142475    140998    148806    144656
dram[8]:     161588    159281    161920    163237    167549    175817    170811    171307    155516    155912    141677    143793    128647    142435    149140    150454
dram[9]:     160854    156157    166436    176190    164189    167397    171274    173532    158210    151334    148283    144273    138426    140949    152459    149468
dram[10]:     159123    153729    166085    168216    168649    165707    175609    170025    149309    157224    147633    141056    145299    138712    147154    152318
maximum mf latency per bank:
dram[0]:     651065    653650    658858    658860    651035    651069    661420    661458    658839    658849    666680    671897    658817    658819    653661    653689
dram[1]:     653650    651073    658862    658864    651035    651037    661421    661423    661434    661445    651049    666700    661459    664079    656280    653652
dram[2]:     651110    653651    658896    658857    651039    658864    661469    661469    661446    661496    669287    653625    658842    658883    658837    653656
dram[3]:     651019    653652    658859    658861    661460    658863    661471    661473    661470    658854    669274    653642    661481    658885    658848    653660
dram[4]:     651043    651065    658863    658865    658866    661446    661474    661475    661471    658839    669275    653618    664082    658846    658838    656276
dram[5]:     651067    651069    658839    658839    658861    651091    661450    661452    661445    661469    653656    651054    658888    661481    653657    653659
dram[6]:     651070    651072    658840    658842    651028    651070    661454    661456    661447    661471    656270    666696    664069    664074    653654    658856
dram[7]:     651074    651074    658851    658853    651029    658876    661457    661471    658874    661448    669299    653607    666696    658888    658856    653642
dram[8]:     653650    651039    658855    658880    661479    651032    661472    661474    658863    658890    653621    648442    664069    658890    656237    653643
dram[9]:     653639    651075    656269    658909    651069    651033    658854    658826    661464    658872    669274    653668    664069    658913    656253    656257
dram[10]:     653643    653657    658855    658856    648468    651035    661476    658827    661466    658838    666695    669274    664070    658852    656274    653667
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40593286 n_nop=40471095 n_act=9926 n_pre=9910 n_req=28153 n_rd=86760 n_write=15595 bw_util=0.005043
n_activity=527460 dram_eff=0.3881
bk0: 5680a 40546737i bk1: 5552a 40547205i bk2: 5284a 40552613i bk3: 5336a 40548189i bk4: 5212a 40548324i bk5: 5352a 40547218i bk6: 5232a 40552987i bk7: 5156a 40547990i bk8: 5116a 40549162i bk9: 5132a 40547565i bk10: 5180a 40546172i bk11: 5244a 40542871i bk12: 5860a 40542932i bk13: 5816a 40541624i bk14: 5740a 40543493i bk15: 5868a 40542444i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0258311
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40593286 n_nop=40471873 n_act=9809 n_pre=9793 n_req=28008 n_rd=86296 n_write=15515 bw_util=0.005016
n_activity=520282 dram_eff=0.3914
bk0: 5756a 40548249i bk1: 5708a 40544199i bk2: 5240a 40552062i bk3: 5212a 40549138i bk4: 5168a 40552996i bk5: 5192a 40549752i bk6: 5136a 40553032i bk7: 5240a 40547749i bk8: 5156a 40551529i bk9: 5156a 40547354i bk10: 5196a 40547275i bk11: 5348a 40542826i bk12: 5536a 40548435i bk13: 5632a 40544864i bk14: 5732a 40545635i bk15: 5888a 40541592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0231077
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40593286 n_nop=40470396 n_act=10087 n_pre=10071 n_req=28266 n_rd=87028 n_write=15704 bw_util=0.005062
n_activity=530499 dram_eff=0.3873
bk0: 5720a 40547078i bk1: 5564a 40546225i bk2: 5216a 40553319i bk3: 5272a 40549873i bk4: 5256a 40550134i bk5: 5272a 40544498i bk6: 5248a 40551759i bk7: 5348a 40546213i bk8: 5128a 40547527i bk9: 5124a 40549942i bk10: 5236a 40546444i bk11: 5408a 40543179i bk12: 5668a 40548260i bk13: 5856a 40541411i bk14: 5848a 40545274i bk15: 5864a 40542252i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0223772
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40593286 n_nop=40471330 n_act=9928 n_pre=9912 n_req=28064 n_rd=86652 n_write=15464 bw_util=0.005031
n_activity=525535 dram_eff=0.3886
bk0: 5676a 40551359i bk1: 5504a 40546448i bk2: 5368a 40552706i bk3: 5328a 40544903i bk4: 5212a 40552669i bk5: 5188a 40548335i bk6: 5220a 40550996i bk7: 5180a 40546927i bk8: 5240a 40548580i bk9: 5076a 40547924i bk10: 5396a 40546392i bk11: 5276a 40541645i bk12: 5768a 40544334i bk13: 5628a 40541670i bk14: 5768a 40547040i bk15: 5824a 40540922i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0241853
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40593286 n_nop=40471204 n_act=9972 n_pre=9956 n_req=28087 n_rd=86592 n_write=15562 bw_util=0.005033
n_activity=527856 dram_eff=0.3871
bk0: 5692a 40551198i bk1: 5480a 40548056i bk2: 5232a 40552968i bk3: 5424a 40548974i bk4: 5152a 40553098i bk5: 5200a 40547837i bk6: 5184a 40550623i bk7: 5104a 40548935i bk8: 5132a 40550537i bk9: 5096a 40548137i bk10: 5380a 40544437i bk11: 5296a 40543290i bk12: 5752a 40544475i bk13: 5720a 40542986i bk14: 5844a 40547277i bk15: 5904a 40541229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0241087
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40593286 n_nop=40471010 n_act=9925 n_pre=9909 n_req=28189 n_rd=86752 n_write=15690 bw_util=0.005047
n_activity=528476 dram_eff=0.3877
bk0: 5628a 40550957i bk1: 5572a 40543951i bk2: 5252a 40552394i bk3: 5248a 40548295i bk4: 5200a 40554100i bk5: 5220a 40549191i bk6: 5244a 40550584i bk7: 5228a 40546330i bk8: 5264a 40547690i bk9: 5052a 40547487i bk10: 5244a 40548732i bk11: 5320a 40540511i bk12: 5756a 40544341i bk13: 5744a 40544186i bk14: 5836a 40547082i bk15: 5944a 40539501i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.023562
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40593286 n_nop=40468138 n_act=10315 n_pre=10299 n_req=28772 n_rd=88168 n_write=16366 bw_util=0.00515
n_activity=539797 dram_eff=0.3873
bk0: 5824a 40546385i bk1: 5812a 40544387i bk2: 5456a 40549393i bk3: 5392a 40547014i bk4: 5092a 40550409i bk5: 5136a 40546284i bk6: 5320a 40548990i bk7: 5464a 40546067i bk8: 5268a 40546626i bk9: 5276a 40543121i bk10: 5432a 40543903i bk11: 5436a 40542018i bk12: 5736a 40545697i bk13: 5868a 40541597i bk14: 5796a 40544410i bk15: 5860a 40541341i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0245554
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40593286 n_nop=40470462 n_act=10063 n_pre=10047 n_req=28248 n_rd=86968 n_write=15746 bw_util=0.005061
n_activity=529664 dram_eff=0.3878
bk0: 5552a 40549895i bk1: 5652a 40544769i bk2: 5336a 40552381i bk3: 5376a 40548378i bk4: 5228a 40552171i bk5: 5312a 40546912i bk6: 5100a 40551483i bk7: 5296a 40547268i bk8: 5208a 40548089i bk9: 5260a 40543873i bk10: 5284a 40545194i bk11: 5336a 40541977i bk12: 5712a 40545755i bk13: 5660a 40542662i bk14: 5856a 40545451i bk15: 5800a 40542257i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0229208
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40593286 n_nop=40471578 n_act=9774 n_pre=9758 n_req=28322 n_rd=86544 n_write=15632 bw_util=0.005034
n_activity=523248 dram_eff=0.3905
bk0: 5588a 40551935i bk1: 5640a 40547463i bk2: 5272a 40554327i bk3: 5364a 40547264i bk4: 5180a 40550584i bk5: 5008a 40552068i bk6: 5220a 40552539i bk7: 5240a 40547489i bk8: 5264a 40550886i bk9: 5164a 40546934i bk10: 5256a 40547471i bk11: 5200a 40544332i bk12: 5792a 40545628i bk13: 5764a 40541590i bk14: 5796a 40547842i bk15: 5796a 40544243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.022783
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40593286 n_nop=40471696 n_act=9945 n_pre=9929 n_req=27952 n_rd=86388 n_write=15328 bw_util=0.005011
n_activity=523208 dram_eff=0.3888
bk0: 5636a 40551425i bk1: 5552a 40545940i bk2: 5176a 40554204i bk3: 5060a 40552277i bk4: 5292a 40550209i bk5: 5184a 40550889i bk6: 5336a 40553457i bk7: 5220a 40551623i bk8: 5116a 40550465i bk9: 5228a 40544368i bk10: 5252a 40548314i bk11: 5220a 40543221i bk12: 5728a 40547286i bk13: 5804a 40541425i bk14: 5820a 40548432i bk15: 5764a 40542708i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0217535
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40593286 n_nop=40471364 n_act=9935 n_pre=9919 n_req=28076 n_rd=86516 n_write=15552 bw_util=0.005029
n_activity=527523 dram_eff=0.387
bk0: 5552a 40551363i bk1: 5676a 40547953i bk2: 5268a 40552967i bk3: 5280a 40550702i bk4: 5160a 40552891i bk5: 5100a 40550359i bk6: 5304a 40553031i bk7: 5260a 40548064i bk8: 5240a 40549331i bk9: 5236a 40547215i bk10: 5280a 40547246i bk11: 5168a 40545664i bk12: 5672a 40544892i bk13: 5732a 40541902i bk14: 5848a 40543799i bk15: 5740a 40544254i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.022795

========= L2 cache stats =========
L2_cache_bank[0]: Access = 208936, Miss = 10826, Miss_rate = 0.052, Pending_hits = 1663, Reservation_fails = 4
L2_cache_bank[1]: Access = 210322, Miss = 10864, Miss_rate = 0.052, Pending_hits = 1635, Reservation_fails = 1
L2_cache_bank[2]: Access = 209466, Miss = 10730, Miss_rate = 0.051, Pending_hits = 1609, Reservation_fails = 3
L2_cache_bank[3]: Access = 209934, Miss = 10844, Miss_rate = 0.052, Pending_hits = 1650, Reservation_fails = 5
L2_cache_bank[4]: Access = 209540, Miss = 10830, Miss_rate = 0.052, Pending_hits = 1590, Reservation_fails = 11
L2_cache_bank[5]: Access = 210392, Miss = 10927, Miss_rate = 0.052, Pending_hits = 1620, Reservation_fails = 3
L2_cache_bank[6]: Access = 210689, Miss = 10912, Miss_rate = 0.052, Pending_hits = 1615, Reservation_fails = 6
L2_cache_bank[7]: Access = 209302, Miss = 10751, Miss_rate = 0.051, Pending_hits = 1603, Reservation_fails = 3
L2_cache_bank[8]: Access = 210327, Miss = 10842, Miss_rate = 0.052, Pending_hits = 1631, Reservation_fails = 5
L2_cache_bank[9]: Access = 209957, Miss = 10806, Miss_rate = 0.051, Pending_hits = 1615, Reservation_fails = 3
L2_cache_bank[10]: Access = 210261, Miss = 10856, Miss_rate = 0.052, Pending_hits = 1586, Reservation_fails = 6
L2_cache_bank[11]: Access = 210055, Miss = 10832, Miss_rate = 0.052, Pending_hits = 1658, Reservation_fails = 6
L2_cache_bank[12]: Access = 210465, Miss = 10981, Miss_rate = 0.052, Pending_hits = 1672, Reservation_fails = 4
L2_cache_bank[13]: Access = 210869, Miss = 11061, Miss_rate = 0.052, Pending_hits = 1616, Reservation_fails = 3
L2_cache_bank[14]: Access = 209940, Miss = 10819, Miss_rate = 0.052, Pending_hits = 1581, Reservation_fails = 3
L2_cache_bank[15]: Access = 210618, Miss = 10923, Miss_rate = 0.052, Pending_hits = 1586, Reservation_fails = 6
L2_cache_bank[16]: Access = 244634, Miss = 10842, Miss_rate = 0.044, Pending_hits = 1905, Reservation_fails = 3
L2_cache_bank[17]: Access = 209736, Miss = 10794, Miss_rate = 0.051, Pending_hits = 1585, Reservation_fails = 2
L2_cache_bank[18]: Access = 208560, Miss = 10839, Miss_rate = 0.052, Pending_hits = 1606, Reservation_fails = 5
L2_cache_bank[19]: Access = 208272, Miss = 10758, Miss_rate = 0.052, Pending_hits = 1578, Reservation_fails = 1
L2_cache_bank[20]: Access = 208064, Miss = 10831, Miss_rate = 0.052, Pending_hits = 1615, Reservation_fails = 5
L2_cache_bank[21]: Access = 209003, Miss = 10798, Miss_rate = 0.052, Pending_hits = 1594, Reservation_fails = 1
L2_total_cache_accesses = 4649342
L2_total_cache_misses = 238666
L2_total_cache_miss_rate = 0.0513
L2_total_cache_pending_hits = 35813
L2_total_cache_reservation_fails = 89
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3242270
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28304
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 208109
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1132552
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7361
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30550
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 89
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3478683
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170463
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=10192045
icnt_total_pkts_simt_to_mem=5820074
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.20393
	minimum = 6
	maximum = 46
Network latency average = 7.2002
	minimum = 6
	maximum = 46
Slowest packet = 9165869
Flit latency average = 6.83974
	minimum = 6
	maximum = 45
Slowest flit = 15806469
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000459749
	minimum = 0.000367198 (at node 19)
	maximum = 0.00054271 (at node 32)
Accepted packet rate average = 0.000459749
	minimum = 0.000367198 (at node 19)
	maximum = 0.00054271 (at node 32)
Injected flit rate average = 0.000713594
	minimum = 0.000388164 (at node 19)
	maximum = 0.00111166 (at node 32)
Accepted flit rate average= 0.000713594
	minimum = 0.000526178 (at node 39)
	maximum = 0.000946209 (at node 5)
Injected packet length average = 1.55214
Accepted packet length average = 1.55214
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.4458 (19 samples)
	minimum = 6 (19 samples)
	maximum = 349.632 (19 samples)
Network latency average = 18.3226 (19 samples)
	minimum = 6 (19 samples)
	maximum = 259.737 (19 samples)
Flit latency average = 20.1935 (19 samples)
	minimum = 6 (19 samples)
	maximum = 258.895 (19 samples)
Fragmentation average = 0.0011059 (19 samples)
	minimum = 0 (19 samples)
	maximum = 58.7368 (19 samples)
Injected packet rate average = 0.018276 (19 samples)
	minimum = 0.0148437 (19 samples)
	maximum = 0.0561262 (19 samples)
Accepted packet rate average = 0.018276 (19 samples)
	minimum = 0.0148437 (19 samples)
	maximum = 0.0561262 (19 samples)
Injected flit rate average = 0.0276986 (19 samples)
	minimum = 0.0185537 (19 samples)
	maximum = 0.0711988 (19 samples)
Accepted flit rate average = 0.0276986 (19 samples)
	minimum = 0.0205473 (19 samples)
	maximum = 0.102172 (19 samples)
Injected packet size average = 1.51557 (19 samples)
Accepted packet size average = 1.51557 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 7 hrs, 5 min, 44 sec (25544 sec)
gpgpu_simulation_rate = 4752 (inst/sec)
gpgpu_simulation_rate = 1022 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 163242
gpu_sim_insn = 4446854
gpu_ipc =      27.2409
gpu_tot_sim_cycle = 26515769
gpu_tot_sim_insn = 125846600
gpu_tot_ipc =       4.7461
gpu_tot_issued_cta = 10220
max_total_param_size = 0
gpu_stall_dramfull = 597772
gpu_stall_icnt2sh    = 2767360
partiton_reqs_in_parallel = 3591324
partiton_reqs_in_parallel_total    = 480351774
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      18.2511
partiton_reqs_in_parallel_util = 3591324
partiton_reqs_in_parallel_util_total    = 480351774
gpu_sim_cycle_parition_util = 163242
gpu_tot_sim_cycle_parition_util    = 21860866
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9733
partiton_replys_in_parallel = 8191
partiton_replys_in_parallel_total    = 4649342
L2_BW  =       4.7560 GB/Sec
L2_BW_total  =      16.6489 GB/Sec
gpu_total_sim_rate=4893

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5110389
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 981120
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0018
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 979328
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5104893
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 981120
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5110389
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6487, 6621, 6856, 7614, 6670, 6774, 7540, 7094, 7447, 6912, 7169, 7267, 7662, 7242, 7185, 6242, 6497, 7313, 6476, 6616, 6277, 6959, 6615, 6993, 6623, 6104, 6081, 6625, 7079, 7289, 6992, 7034, 6263, 5453, 5634, 5676, 5838, 5752, 5038, 6367, 5766, 5610, 6043, 5854, 5617, 6015, 6195, 6461, 5585, 5275, 5187, 5083, 5325, 5501, 5132, 5601, 5582, 5003, 5548, 5522, 5219, 5326, 5476, 5793, 
gpgpu_n_tot_thrd_icount = 306486432
gpgpu_n_tot_w_icount = 9577701
gpgpu_n_stall_shd_mem = 5044489
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3486854
gpgpu_n_mem_write_global = 1170483
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10385617
gpgpu_n_store_insn = 2305241
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 31395840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5029762
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 9841
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3402337	W0_Idle:291790747	W0_Scoreboard:924440033	W1:2041829	W2:976277	W3:614292	W4:422403	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3106160
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27894832 {8:3486854,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827928 {40:1170368,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205499504 {40:2693668,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363864 {8:1170483,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 934 
maxdqlatency = 0 
maxmflatency = 671897 
averagemflatency = 10379 
max_icnt2mem_latency = 671657 
max_icnt2sh_latency = 26495055 
mrq_lat_table:222553 	7236 	7305 	32361 	14892 	6974 	5855 	6845 	5449 	1459 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4234374 	239669 	14936 	1403 	2892 	4117 	9216 	11800 	8651 	14786 	26978 	62905 	25638 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	3328883 	434938 	302901 	118725 	209941 	88384 	5833 	541 	434 	2898 	4136 	9205 	11796 	8602 	14786 	27017 	62866 	25638 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1771439 	922206 	573953 	188057 	30242 	985 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	7777 	148931 	880356 	
mf_lat_pw_table:132853 	0 	0 	0 	0 	0 	0 	25489 	227 	29 	64 	123 	300 	565 	1163 	2578 	2316 	837 	329 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        44        20        20        16        16        16        16        50        50        70        70        46        47        48        45 
dram[1]:        47        48        20        21        16        16        17        16        50        50        70        72        48        45        47        44 
dram[2]:        46        46        21        19        16        16        16        18        50        50        70        70        44        46        47        45 
dram[3]:        44        45        18        18        17        16        16        16        50        50        68        68        42        45        43        46 
dram[4]:        45        43        17        19        16        16        16        16        45        50        68        68        45        45        44        45 
dram[5]:        47        44        19        17        16        16        16        16        50        50        68        68        46        44        44        49 
dram[6]:        43        46        17        17        16        16        17        16        50        50        68        68        45        44        45        43 
dram[7]:        45        44        18        18        16        16        16        16        50        50        70        68        45        43        41        40 
dram[8]:        44        44        17        18        16        16        17        16        50        50        68        68        82        45        46        43 
dram[9]:        42        45        17        18        16        16        16        16        55        55        68        68        45        46        44        45 
dram[10]:        44        40        18        17        17        16        16        16        55        55        67        67        44        47        46        47 
maximum service time to same row:
dram[0]:    886763    888135    888709    890420    921332    689654    692502    691535    399097    882843    880054    817632    688575    886727    884796    925104 
dram[1]:    890477    692900    896896    888734    816104    884183    890141    922736    799072    891440    924762    496733    887937    885215    883794    880427 
dram[2]:    812510    885571    881654    816943    693105    813829    802529    799367    822978    814102    874065    730750    276134    466819    485654    886890 
dram[3]:    884523    859268    886364    889708    884827    887892    886438    888397    908434    813138    888862    813348    883611    867269    831484    889921 
dram[4]:    881674    901646    924270    730712    440638    885187    812437    906955    691013    892880    812588    920424    884679    363002    359712    891726 
dram[5]:    816972    872106    850230    921836    803646    880864    888856    886023    926020    885039    919576    907994    883928    692297    902785    815144 
dram[6]:    815166    901363    884467    890098    815085    799160    815407    848620    817480    813350    894108    815985    696908    875795    885656    899140 
dram[7]:    698184    691540    352396    893095    882439    708246    887785    894196    730224    815226    885985    919536    923633    495403    887158    884032 
dram[8]:    889033    886074    873062    888854    886239    693905    812147    882912    884725    886524    885335    882807    696923    902454    814246    887645 
dram[9]:    891462    306252    800741    811355    797090    692946    916805    324475    691213    889157    693941    691519    886290    833326    691534    889606 
dram[10]:    890676    689042    693967    879240    696002    881645    800783    815112    883198    886271    890745    886031    870037    882972    884974    889019 
average row accesses per activate:
dram[0]:  2.840246  2.909539  2.900350  3.003656  2.657423  2.614286  2.780446  2.910112  2.871074  2.948718  2.882258  2.826154  2.776353  2.809038  2.852071  2.864431 
dram[1]:  2.780416  2.712828  2.937956  2.963370  2.790698  2.741438  2.776614  2.696079  2.921141  2.988116  2.933116  3.045528  2.837209  2.920382  2.848348  2.846043 
dram[2]:  2.699854  2.857827  2.874101  2.953068  2.758037  2.616852  2.764605  2.735390  2.852512  3.051601  2.844584  2.831071  2.867079  2.715878  2.776520  2.755216 
dram[3]:  2.910424  2.891447  2.896672  2.717990  2.778359  2.714286  2.728814  2.689369  2.993322  2.998227  2.899536  2.806452  2.784370  2.766716  2.887709  2.794286 
dram[4]:  2.858954  2.982877  2.893048  2.871622  2.706485  2.712095  2.737201  2.736568  2.898333  2.984155  2.799114  2.865325  2.859910  2.716524  2.799423  2.729023 
dram[5]:  2.809006  2.838811  2.898576  2.921005  2.749565  2.791019  2.691419  2.821366  2.791602  2.842193  2.951140  2.965135  2.720733  2.880916  2.890694  2.936578 
dram[6]:  2.674648  2.938193  2.866779  3.001786  2.743455  2.681895  2.672552  2.778502  2.830721  2.845182  2.772134  2.907408  2.753957  2.749300  2.702069  2.805436 
dram[7]:  2.793157  2.909091  2.941799  2.837564  2.606852  2.701987  2.737847  2.902309  2.862745  2.792308  2.845313  2.747076  2.813988  2.837633  2.804913  2.839416 
dram[8]:  2.911620  2.893204  2.812715  2.943662  2.766031  2.771639  2.842105  2.764007  2.920530  2.851792  2.993464  2.949511  3.162465  2.865762  2.921331  2.953704 
dram[9]:  2.961983  2.787832  2.821109  2.978723  2.623418  2.785841  2.752080  2.739353  2.962900  2.865600  2.778461  2.822884  2.809172  2.666207  2.856716  2.841716 
dram[10]:  2.877023  2.901431  2.849123  2.965265  2.784210  2.779174  2.675941  2.718802  2.861685  2.911765  2.879747  2.856693  2.762811  2.755427  2.755556  2.903670 
average row locality = 310929/109882 = 2.829663
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1420      1388      1321      1334      1309      1343      1311      1294      1285      1286      1299      1318      1471      1460      1438      1472 
dram[1]:      1439      1427      1310      1303      1297      1300      1288      1315      1295      1292      1308      1341      1390      1410      1437      1477 
dram[2]:      1430      1391      1304      1318      1324      1321      1319      1342      1286      1288      1313      1355      1427      1468      1469      1471 
dram[3]:      1419      1376      1342      1332      1305      1300      1311      1298      1318      1272      1354      1322      1446      1410      1448      1459 
dram[4]:      1423      1370      1308      1356      1293      1304      1302      1279      1289      1280      1351      1329      1445      1435      1467      1479 
dram[5]:      1407      1393      1313      1312      1307      1313      1316      1312      1322      1264      1317      1331      1447      1444      1464      1491 
dram[6]:      1456      1453      1364      1348      1279      1288      1336      1371      1325      1328      1367      1364      1442      1472      1455      1470 
dram[7]:      1388      1413      1334      1344      1310      1333      1279      1332      1308      1321      1322      1340      1431      1420      1468      1458 
dram[8]:      1397      1410      1318      1341      1299      1255      1309      1318      1323      1295      1315      1304      1452      1445      1453      1457 
dram[9]:      1409      1388      1294      1265      1327      1300      1339      1307      1285      1312      1319      1307      1437      1458      1460      1443 
dram[10]:      1388      1419      1317      1320      1296      1277      1332      1318      1316      1316      1326      1296      1424      1435      1467      1438 
total reads: 239324
bank skew: 1491/1255 = 1.19
chip skew: 22118/21629 = 1.02
number of total write accesses:
dram[0]:       429       381       338       309       320       304       310       260       452       439       488       519       478       467       490       493 
dram[1]:       435       434       300       315       263       301       303       335       446       468       490       532       440       424       460       501 
dram[2]:       414       398       294       318       306       325       290       343       474       427       499       522       428       482       494       510 
dram[3]:       368       382       312       345       287       296       299       321       475       419       522       505       478       452       455       497 
dram[4]:       381       372       315       344       293       288       302       300       450       415       544       522       474       472       473       505 
dram[5]:       402       421       316       315       274       303       315       299       473       447       495       540       482       443       493       500 
dram[6]:       443       401       336       333       293       297       329       335       481       473       543       520       472       491       504       491 
dram[7]:       408       411       334       333       288       299       298       302       444       494       499       539       460       450       473       487 
dram[8]:       382       378       319       331       297       250       311       310       441       456       517       507       806       455       478       457 
dram[9]:       383       399       283       275       331       274       315       301       472       479       487       494       462       475       454       478 
dram[10]:       390       406       307       302       291       271       303       316       484       466       494       518       463       469       517       461 
total reads: 71605
bank skew: 806/250 = 3.22
chip skew: 6742/6362 = 1.06
average mf latency per bank:
dram[0]:     151073    162500    165595    164722    162184    166914    172963    181056    153378    157128    144362    146618    141158    143582    145993    149931
dram[1]:     151806    150437    166794    169643    174560    164105    177908    169691    160803    147697    149124    142662    145619    148732    150040    147146
dram[2]:     150092    157313    164688    166200    167745    160083    173142    166291    151784    156222    144793    144061    146112    144497    148807    145139
dram[3]:     159787    159410    162805    157567    165308    167540    171838    178915    150381    157027    140536    146435    143081    145119    151440    146956
dram[4]:     159107    164720    168278    164191    170231    164898    176372    175522    158643    156261    142780    142239    145064    143069    147830    143733
dram[5]:     160102    150717    165161    165152    164391    166285    170416    173948    151486    152712    141097    138576    140630    147290    149733    146548
dram[6]:     146793    155143    165443    161742    166654    165108    172417    166745    151709    147827    138936    142806    141187    140277    145219    147200
dram[7]:     154662    157693    167348    164129    162110    165921    174913    172621    155071    148582    146691    141826    142624    141002    148737    144154
dram[8]:     161588    159281    161920    163237    167370    175721    171056    171130    155588    156249    142261    144065    128765    142680    149074    150069
dram[9]:     160854    156157    166436    176190    164031    167222    171415    173993    158366    151513    148480    144803    138540    140762    152467    149717
dram[10]:     159123    153729    166085    168216    168267    165754    175638    170386    149501    157299    147651    141335    145013    139121    147127    152514
maximum mf latency per bank:
dram[0]:     651065    653650    658858    658860    651035    651069    661420    661458    658839    658849    666680    671897    658817    658819    653661    653689
dram[1]:     653650    651073    658862    658864    651035    651037    661421    661423    661434    661445    651049    666700    661459    664079    656280    653652
dram[2]:     651110    653651    658896    658857    651039    658864    661469    661469    661446    661496    669287    653625    658842    658883    658837    653656
dram[3]:     651019    653652    658859    658861    661460    658863    661471    661473    661470    658854    669274    653642    661481    658885    658848    653660
dram[4]:     651043    651065    658863    658865    658866    661446    661474    661475    661471    658839    669275    653618    664082    658846    658838    656276
dram[5]:     651067    651069    658839    658839    658861    651091    661450    661452    661445    661469    653656    651054    658888    661481    653657    653659
dram[6]:     651070    651072    658840    658842    651028    651070    661454    661456    661447    661471    656270    666696    664069    664074    653654    658856
dram[7]:     651074    651074    658851    658853    651029    658876    661457    661471    658874    661448    669299    653607    666696    658888    658856    653642
dram[8]:     653650    651039    658855    658880    661479    651032    661472    661474    658863    658890    653621    648442    664069    658890    656237    653643
dram[9]:     653639    651075    656269    658909    651069    651033    658854    658826    661464    658872    669274    653668    664069    658913    656253    656257
dram[10]:     653643    653657    658855    658856    648468    651035    661476    658827    661466    658838    666695    669274    664070    658852    656274    653667
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40896401 n_nop=40773872 n_act=9949 n_pre=9933 n_req=28226 n_rd=86996 n_write=15651 bw_util=0.00502
n_activity=529015 dram_eff=0.3881
bk0: 5680a 40849848i bk1: 5552a 40850317i bk2: 5284a 40855727i bk3: 5336a 40851303i bk4: 5236a 40851371i bk5: 5372a 40850261i bk6: 5244a 40856058i bk7: 5176a 40851045i bk8: 5140a 40852151i bk9: 5144a 40850580i bk10: 5196a 40849206i bk11: 5272a 40845792i bk12: 5884a 40845893i bk13: 5840a 40844569i bk14: 5752a 40846556i bk15: 5888a 40845420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0256415
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40896401 n_nop=40774676 n_act=9829 n_pre=9813 n_req=28076 n_rd=86516 n_write=15567 bw_util=0.004992
n_activity=521793 dram_eff=0.3913
bk0: 5756a 40851361i bk1: 5708a 40847312i bk2: 5240a 40855175i bk3: 5212a 40852252i bk4: 5188a 40856052i bk5: 5200a 40852853i bk6: 5152a 40856098i bk7: 5260a 40850824i bk8: 5180a 40854530i bk9: 5168a 40850423i bk10: 5232a 40850137i bk11: 5364a 40845801i bk12: 5560a 40851406i bk13: 5640a 40847937i bk14: 5748a 40848678i bk15: 5908a 40844604i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0229394
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40896401 n_nop=40773135 n_act=10107 n_pre=10091 n_req=28350 n_rd=87304 n_write=15764 bw_util=0.00504
n_activity=532265 dram_eff=0.3873
bk0: 5720a 40850191i bk1: 5564a 40849338i bk2: 5216a 40856432i bk3: 5272a 40852986i bk4: 5296a 40853154i bk5: 5284a 40847559i bk6: 5276a 40854799i bk7: 5368a 40849284i bk8: 5144a 40850507i bk9: 5152a 40852830i bk10: 5252a 40849501i bk11: 5420a 40846232i bk12: 5708a 40851108i bk13: 5872a 40844460i bk14: 5876a 40848315i bk15: 5884a 40845227i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0222144
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40896401 n_nop=40774163 n_act=9947 n_pre=9931 n_req=28125 n_rd=86848 n_write=15512 bw_util=0.005006
n_activity=526991 dram_eff=0.3885
bk0: 5676a 40854470i bk1: 5504a 40849561i bk2: 5368a 40855819i bk3: 5328a 40848018i bk4: 5220a 40855773i bk5: 5200a 40851409i bk6: 5244a 40854031i bk7: 5192a 40849995i bk8: 5272a 40851519i bk9: 5088a 40850961i bk10: 5416a 40849445i bk11: 5288a 40844654i bk12: 5784a 40847390i bk13: 5640a 40844639i bk14: 5792a 40850060i bk15: 5836a 40843934i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0240085
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40896401 n_nop=40773995 n_act=9988 n_pre=9972 n_req=28160 n_rd=86840 n_write=15606 bw_util=0.00501
n_activity=529330 dram_eff=0.3871
bk0: 5692a 40854311i bk1: 5480a 40851169i bk2: 5232a 40856082i bk3: 5424a 40852088i bk4: 5172a 40856153i bk5: 5216a 40850920i bk6: 5208a 40853695i bk7: 5116a 40852031i bk8: 5156a 40853552i bk9: 5120a 40851118i bk10: 5404a 40847406i bk11: 5316a 40846294i bk12: 5780a 40847464i bk13: 5740a 40846008i bk14: 5868a 40850322i bk15: 5916a 40844297i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0239315
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40896401 n_nop=40773763 n_act=9942 n_pre=9926 n_req=28271 n_rd=87012 n_write=15758 bw_util=0.005026
n_activity=530033 dram_eff=0.3878
bk0: 5628a 40854066i bk1: 5572a 40847061i bk2: 5252a 40855505i bk3: 5248a 40851408i bk4: 5228a 40857164i bk5: 5252a 40852220i bk6: 5264a 40853667i bk7: 5248a 40849412i bk8: 5288a 40850691i bk9: 5056a 40850572i bk10: 5268a 40851704i bk11: 5324a 40843592i bk12: 5788a 40847188i bk13: 5776a 40847059i bk14: 5856a 40850080i bk15: 5964a 40842541i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0233883
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40896401 n_nop=40770859 n_act=10336 n_pre=10320 n_req=28860 n_rd=88472 n_write=16414 bw_util=0.005129
n_activity=541681 dram_eff=0.3873
bk0: 5824a 40849494i bk1: 5812a 40847497i bk2: 5456a 40852508i bk3: 5392a 40850130i bk4: 5116a 40853452i bk5: 5152a 40849361i bk6: 5344a 40852066i bk7: 5484a 40849116i bk8: 5300a 40849612i bk9: 5312a 40846047i bk10: 5468a 40846929i bk11: 5456a 40844982i bk12: 5768a 40848623i bk13: 5888a 40844598i bk14: 5820a 40847454i bk15: 5880a 40844331i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0243758
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40896401 n_nop=40773259 n_act=10078 n_pre=10062 n_req=28320 n_rd=87204 n_write=15798 bw_util=0.005037
n_activity=531148 dram_eff=0.3878
bk0: 5552a 40853007i bk1: 5652a 40847882i bk2: 5336a 40855496i bk3: 5376a 40851494i bk4: 5240a 40855267i bk5: 5332a 40849985i bk6: 5116a 40854570i bk7: 5328a 40850296i bk8: 5232a 40850992i bk9: 5284a 40846860i bk10: 5288a 40848271i bk11: 5360a 40845022i bk12: 5724a 40848785i bk13: 5680a 40845683i bk14: 5872a 40848461i bk15: 5832a 40845191i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0227523
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40896401 n_nop=40774409 n_act=9788 n_pre=9772 n_req=28386 n_rd=86764 n_write=15668 bw_util=0.005009
n_activity=524622 dram_eff=0.3905
bk0: 5588a 40855048i bk1: 5640a 40850576i bk2: 5272a 40857442i bk3: 5364a 40850379i bk4: 5196a 40853673i bk5: 5020a 40855135i bk6: 5236a 40855603i bk7: 5272a 40850504i bk8: 5292a 40853903i bk9: 5180a 40849940i bk10: 5260a 40850553i bk11: 5216a 40847333i bk12: 5808a 40848653i bk13: 5780a 40844674i bk14: 5812a 40850832i bk15: 5828a 40847233i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0226152
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40896401 n_nop=40774541 n_act=9960 n_pre=9944 n_req=28012 n_rd=86600 n_write=15356 bw_util=0.004986
n_activity=524425 dram_eff=0.3888
bk0: 5636a 40854537i bk1: 5552a 40849053i bk2: 5176a 40857318i bk3: 5060a 40855392i bk4: 5308a 40853297i bk5: 5200a 40853967i bk6: 5356a 40856516i bk7: 5228a 40854702i bk8: 5140a 40853458i bk9: 5248a 40847332i bk10: 5276a 40851356i bk11: 5228a 40846288i bk12: 5748a 40850329i bk13: 5832a 40844385i bk14: 5840a 40851484i bk15: 5772a 40845778i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0215946
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40896401 n_nop=40774163 n_act=9959 n_pre=9943 n_req=28143 n_rd=86740 n_write=15596 bw_util=0.005005
n_activity=529146 dram_eff=0.3868
bk0: 5552a 40854476i bk1: 5676a 40851066i bk2: 5268a 40856083i bk3: 5280a 40853818i bk4: 5184a 40855966i bk5: 5108a 40853438i bk6: 5328a 40856081i bk7: 5272a 40851127i bk8: 5264a 40852328i bk9: 5264a 40850172i bk10: 5304a 40850205i bk11: 5184a 40848691i bk12: 5696a 40847759i bk13: 5740a 40844963i bk14: 5868a 40846841i bk15: 5752a 40847316i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0226299

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209308, Miss = 10854, Miss_rate = 0.052, Pending_hits = 1745, Reservation_fails = 4
L2_cache_bank[1]: Access = 210694, Miss = 10895, Miss_rate = 0.052, Pending_hits = 1722, Reservation_fails = 1
L2_cache_bank[2]: Access = 209838, Miss = 10764, Miss_rate = 0.051, Pending_hits = 1708, Reservation_fails = 3
L2_cache_bank[3]: Access = 210306, Miss = 10865, Miss_rate = 0.052, Pending_hits = 1711, Reservation_fails = 5
L2_cache_bank[4]: Access = 209912, Miss = 10872, Miss_rate = 0.052, Pending_hits = 1714, Reservation_fails = 11
L2_cache_bank[5]: Access = 210764, Miss = 10954, Miss_rate = 0.052, Pending_hits = 1699, Reservation_fails = 3
L2_cache_bank[6]: Access = 211062, Miss = 10943, Miss_rate = 0.052, Pending_hits = 1708, Reservation_fails = 6
L2_cache_bank[7]: Access = 209674, Miss = 10769, Miss_rate = 0.051, Pending_hits = 1657, Reservation_fails = 3
L2_cache_bank[8]: Access = 210700, Miss = 10878, Miss_rate = 0.052, Pending_hits = 1738, Reservation_fails = 5
L2_cache_bank[9]: Access = 210329, Miss = 10832, Miss_rate = 0.052, Pending_hits = 1693, Reservation_fails = 3
L2_cache_bank[10]: Access = 210637, Miss = 10893, Miss_rate = 0.052, Pending_hits = 1697, Reservation_fails = 6
L2_cache_bank[11]: Access = 210428, Miss = 10860, Miss_rate = 0.052, Pending_hits = 1742, Reservation_fails = 6
L2_cache_bank[12]: Access = 210840, Miss = 11024, Miss_rate = 0.052, Pending_hits = 1801, Reservation_fails = 4
L2_cache_bank[13]: Access = 211242, Miss = 11094, Miss_rate = 0.053, Pending_hits = 1714, Reservation_fails = 3
L2_cache_bank[14]: Access = 210315, Miss = 10840, Miss_rate = 0.052, Pending_hits = 1642, Reservation_fails = 3
L2_cache_bank[15]: Access = 210991, Miss = 10961, Miss_rate = 0.052, Pending_hits = 1700, Reservation_fails = 6
L2_cache_bank[16]: Access = 245010, Miss = 10866, Miss_rate = 0.044, Pending_hits = 1977, Reservation_fails = 3
L2_cache_bank[17]: Access = 210104, Miss = 10825, Miss_rate = 0.052, Pending_hits = 1676, Reservation_fails = 2
L2_cache_bank[18]: Access = 208928, Miss = 10870, Miss_rate = 0.052, Pending_hits = 1693, Reservation_fails = 5
L2_cache_bank[19]: Access = 208640, Miss = 10780, Miss_rate = 0.052, Pending_hits = 1640, Reservation_fails = 1
L2_cache_bank[20]: Access = 208436, Miss = 10866, Miss_rate = 0.052, Pending_hits = 1714, Reservation_fails = 5
L2_cache_bank[21]: Access = 209375, Miss = 10819, Miss_rate = 0.052, Pending_hits = 1655, Reservation_fails = 1
L2_total_cache_accesses = 4657533
L2_total_cache_misses = 239324
L2_total_cache_miss_rate = 0.0514
L2_total_cache_pending_hits = 37746
L2_total_cache_reservation_fails = 89
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3247850
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30237
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 208767
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1132572
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7361
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30550
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 89
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3486854
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170483
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=10208407
icnt_total_pkts_simt_to_mem=5828285
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54078
	minimum = 6
	maximum = 38
Network latency average = 8.52887
	minimum = 6
	maximum = 38
Slowest packet = 9314803
Flit latency average = 8.65804
	minimum = 6
	maximum = 37
Slowest flit = 16036294
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00100355
	minimum = 0.000833124 (at node 12)
	maximum = 0.00115167 (at node 38)
Accepted packet rate average = 0.00100355
	minimum = 0.000833124 (at node 12)
	maximum = 0.00115167 (at node 38)
Injected flit rate average = 0.00150532
	minimum = 0.000833124 (at node 12)
	maximum = 0.00229109 (at node 38)
Accepted flit rate average= 0.00150532
	minimum = 0.00112717 (at node 45)
	maximum = 0.00187453 (at node 24)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.4506 (20 samples)
	minimum = 6 (20 samples)
	maximum = 334.05 (20 samples)
Network latency average = 17.8329 (20 samples)
	minimum = 6 (20 samples)
	maximum = 248.65 (20 samples)
Flit latency average = 19.6167 (20 samples)
	minimum = 6 (20 samples)
	maximum = 247.8 (20 samples)
Fragmentation average = 0.00105061 (20 samples)
	minimum = 0 (20 samples)
	maximum = 55.8 (20 samples)
Injected packet rate average = 0.0174124 (20 samples)
	minimum = 0.0141432 (20 samples)
	maximum = 0.0533775 (20 samples)
Accepted packet rate average = 0.0174124 (20 samples)
	minimum = 0.0141432 (20 samples)
	maximum = 0.0533775 (20 samples)
Injected flit rate average = 0.0263889 (20 samples)
	minimum = 0.0176676 (20 samples)
	maximum = 0.0677534 (20 samples)
Accepted flit rate average = 0.0263889 (20 samples)
	minimum = 0.0195763 (20 samples)
	maximum = 0.097157 (20 samples)
Injected packet size average = 1.51553 (20 samples)
Accepted packet size average = 1.51553 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 7 hrs, 8 min, 37 sec (25717 sec)
gpgpu_simulation_rate = 4893 (inst/sec)
gpgpu_simulation_rate = 1031 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 21: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 21 
gpu_sim_cycle = 40916
gpu_sim_insn = 4970317
gpu_ipc =     121.4761
gpu_tot_sim_cycle = 26783907
gpu_tot_sim_insn = 130816917
gpu_tot_ipc =       4.8842
gpu_tot_issued_cta = 10731
max_total_param_size = 0
gpu_stall_dramfull = 597772
gpu_stall_icnt2sh    = 2767360
partiton_reqs_in_parallel = 900152
partiton_reqs_in_parallel_total    = 483943098
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      18.1020
partiton_reqs_in_parallel_util = 900152
partiton_reqs_in_parallel_util_total    = 483943098
gpu_sim_cycle_parition_util = 40916
gpu_tot_sim_cycle_parition_util    = 22024108
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9734
partiton_replys_in_parallel = 8212
partiton_replys_in_parallel_total    = 4657533
L2_BW  =      19.0235 GB/Sec
L2_BW_total  =      16.5113 GB/Sec
gpu_total_sim_rate=5076

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5200454
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1038352
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1036560
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5194958
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1038352
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5200454
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6625, 6759, 6994, 7752, 6808, 6912, 7678, 7232, 7585, 7050, 7307, 7405, 7800, 7380, 7323, 6380, 6589, 7405, 6568, 6708, 6369, 7051, 6707, 7085, 6715, 6196, 6173, 6717, 7171, 7381, 7084, 7126, 6355, 5545, 5726, 5768, 5930, 5844, 5130, 6459, 5858, 5702, 6135, 5946, 5709, 6107, 6287, 6553, 5677, 5367, 5279, 5175, 5417, 5593, 5224, 5693, 5674, 5095, 5640, 5614, 5311, 5418, 5568, 5885, 
gpgpu_n_tot_thrd_icount = 311726560
gpgpu_n_tot_w_icount = 9741455
gpgpu_n_stall_shd_mem = 5044489
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3495061
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10647097
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 33227264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5029762
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 9841
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3425451	W0_Idle:292230206	W0_Scoreboard:926037686	W1:2042093	W2:976277	W3:614292	W4:422409	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3269644
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27960488 {8:3495061,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205827784 {40:2701875,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 934 
maxdqlatency = 0 
maxmflatency = 671897 
averagemflatency = 10366 
max_icnt2mem_latency = 671657 
max_icnt2sh_latency = 26782262 
mrq_lat_table:222738 	7236 	7308 	32363 	14892 	6974 	5855 	6845 	5449 	1459 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4240986 	239731 	14936 	1403 	3021 	4373 	9600 	12568 	8652 	14786 	26978 	62905 	25638 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	3335206 	435018 	302901 	118725 	210212 	88384 	5833 	541 	434 	3027 	4392 	9589 	12564 	8603 	14786 	27017 	62866 	25638 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1779157 	922693 	573955 	188057 	30242 	985 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	7777 	148931 	880356 	
mf_lat_pw_table:132858 	0 	0 	0 	0 	0 	0 	25501 	228 	29 	64 	124 	302 	569 	1172 	2578 	2316 	837 	329 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        44        20        20        16        16        16        16        50        50        70        70        46        47        48        45 
dram[1]:        47        48        20        21        16        16        17        16        50        50        70        72        48        45        47        44 
dram[2]:        46        46        21        19        16        16        16        18        50        50        70        70        44        46        47        45 
dram[3]:        44        45        18        18        17        16        16        16        50        50        68        68        42        45        43        46 
dram[4]:        45        43        17        19        16        16        16        16        45        50        68        68        45        45        44        45 
dram[5]:        47        44        19        17        16        16        16        16        50        50        68        68        46        44        44        49 
dram[6]:        43        46        17        17        16        16        17        16        50        50        68        68        45        44        45        43 
dram[7]:        45        44        18        18        16        16        16        16        50        50        70        68        45        43        41        40 
dram[8]:        44        44        17        18        16        16        17        16        50        50        68        68        82        45        46        43 
dram[9]:        42        45        17        18        16        16        16        16        55        55        68        68        45        46        44        45 
dram[10]:        44        40        18        17        17        16        16        16        55        55        67        67        44        47        46        47 
maximum service time to same row:
dram[0]:    886763    888135    888709    890420    921332    689654    692502    691535    399097    882843    880054    817632    688575    886727    884796    925104 
dram[1]:    890477    692900    896896    888734    816104    884183    890141    922736    799072    891440    924762    496733    887937    885215    883794    880427 
dram[2]:    812510    885571    881654    816943    693105    813829    802529    799367    822978    814102    874065    730750    276134    466819    485654    886890 
dram[3]:    884523    859268    886364    889708    884827    887892    886438    888397    908434    813138    888862    813348    883611    867269    831484    889921 
dram[4]:    881674    901646    924270    730712    440638    885187    812437    906955    691013    892880    812588    920424    884679    363002    359712    891726 
dram[5]:    816972    872106    850230    921836    803646    880864    888856    886023    926020    885039    919576    907994    883928    692297    902785    815144 
dram[6]:    815166    901363    884467    890098    815085    799160    815407    848620    817480    813350    894108    815985    696908    875795    885656    899140 
dram[7]:    698184    691540    352396    893095    882439    708246    887785    894196    730224    815226    885985    919536    923633    495403    887158    884032 
dram[8]:    889033    886074    873062    888854    886239    693905    812147    882912    884725    886524    885335    882807    696923    902454    814246    887645 
dram[9]:    891462    306252    800741    811355    797090    692946    916805    324475    691213    889157    693941    691519    886290    833326    691534    889606 
dram[10]:    890676    689042    693967    879240    696002    881645    800783    815112    883198    886271    890745    886031    870037    882972    884974    889019 
average row accesses per activate:
dram[0]:  2.840246  2.909539  2.900350  3.003656  2.657423  2.614286  2.780446  2.910112  2.872937  2.947099  2.888710  2.827957  2.773826  2.806405  2.852071  2.864431 
dram[1]:  2.780416  2.712828  2.937956  2.963370  2.790698  2.741438  2.776614  2.696079  2.924623  2.988136  2.941368  3.045455  2.837209  2.920382  2.848348  2.846043 
dram[2]:  2.699854  2.857827  2.874101  2.953068  2.758037  2.616852  2.761578  2.735390  2.851373  3.060498  2.843260  2.829819  2.864197  2.713491  2.776520  2.755216 
dram[3]:  2.910424  2.891447  2.896672  2.717990  2.778359  2.714286  2.725888  2.689369  2.998333  3.000000  2.901235  2.803681  2.784370  2.764095  2.884849  2.794286 
dram[4]:  2.858954  2.982877  2.893048  2.871622  2.706485  2.712095  2.737201  2.736568  2.898503  2.991197  2.802360  2.868624  2.857143  2.716524  2.799423  2.729023 
dram[5]:  2.809006  2.838811  2.898576  2.921005  2.749565  2.787931  2.691419  2.821366  2.793478  2.842193  2.959283  2.962025  2.718310  2.878049  2.890694  2.936578 
dram[6]:  2.674648  2.938193  2.866779  3.001786  2.743455  2.681895  2.672552  2.778502  2.835681  2.854660  2.776812  2.915123  2.752874  2.749300  2.702069  2.800285 
dram[7]:  2.793157  2.909091  2.941799  2.837564  2.606852  2.701987  2.737847  2.902309  2.864600  2.797235  2.842434  2.750365  2.813988  2.837633  2.804913  2.839416 
dram[8]:  2.911620  2.893204  2.812715  2.943662  2.766031  2.771639  2.842105  2.764007  2.922314  2.852032  2.990212  2.951220  3.162465  2.865762  2.921331  2.953704 
dram[9]:  2.961983  2.787832  2.821109  2.978723  2.623418  2.785841  2.752080  2.739353  2.964647  2.872000  2.781874  2.821596  2.809172  2.666207  2.856716  2.841716 
dram[10]:  2.873990  2.901431  2.849123  2.965265  2.784210  2.779174  2.675941  2.718802  2.865079  2.912052  2.881517  2.855346  2.764620  2.755427  2.755556  2.903670 
average row locality = 311119/109936 = 2.830001
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1420      1388      1321      1334      1309      1343      1311      1294      1289      1288      1303      1322      1472      1461      1438      1472 
dram[1]:      1439      1427      1310      1303      1297      1300      1288      1315      1300      1295      1316      1344      1390      1410      1437      1477 
dram[2]:      1430      1391      1304      1318      1324      1321      1320      1342      1291      1293      1315      1357      1428      1469      1469      1471 
dram[3]:      1419      1376      1342      1332      1305      1300      1312      1298      1324      1273      1358      1323      1446      1411      1449      1459 
dram[4]:      1423      1370      1308      1356      1293      1304      1302      1279      1292      1284      1356      1334      1446      1435      1467      1479 
dram[5]:      1407      1393      1313      1312      1307      1314      1316      1312      1326      1264      1322      1332      1448      1445      1464      1491 
dram[6]:      1456      1453      1364      1348      1279      1288      1336      1371      1331      1334      1373      1369      1444      1472      1455      1472 
dram[7]:      1388      1413      1334      1344      1310      1333      1279      1332      1312      1327      1323      1345      1431      1420      1468      1458 
dram[8]:      1397      1410      1318      1341      1299      1255      1309      1318      1327      1298      1316      1308      1452      1445      1453      1457 
dram[9]:      1409      1388      1294      1265      1327      1300      1339      1307      1289      1316      1324      1309      1437      1458      1460      1443 
dram[10]:      1389      1419      1317      1320      1296      1277      1332      1318      1321      1322      1330      1298      1428      1435      1467      1438 
total reads: 239514
bank skew: 1491/1255 = 1.19
chip skew: 22145/21648 = 1.02
number of total write accesses:
dram[0]:       429       381       338       309       320       304       310       260       452       439       488       519       478       467       490       493 
dram[1]:       435       434       300       315       263       301       303       335       446       468       490       532       440       424       460       501 
dram[2]:       414       398       294       318       306       325       290       343       474       427       499       522       428       482       494       510 
dram[3]:       368       382       312       345       287       296       299       321       475       419       522       505       478       452       455       497 
dram[4]:       381       372       315       344       293       288       302       300       450       415       544       522       474       472       473       505 
dram[5]:       402       421       316       315       274       303       315       299       473       447       495       540       482       443       493       500 
dram[6]:       443       401       336       333       293       297       329       335       481       473       543       520       472       491       504       491 
dram[7]:       408       411       334       333       288       299       298       302       444       494       499       539       460       450       473       487 
dram[8]:       382       378       319       331       297       250       311       310       441       456       517       507       806       455       478       457 
dram[9]:       383       399       283       275       331       274       315       301       472       479       487       494       462       475       454       478 
dram[10]:       390       406       307       302       291       271       303       316       484       466       494       518       463       469       517       461 
total reads: 71605
bank skew: 806/250 = 3.22
chip skew: 6742/6362 = 1.06
average mf latency per bank:
dram[0]:     151078    162504    165600    164727    162185    166915    172963    181056    153209    157131    144588    146832    141090    143512    145997    149935
dram[1]:     151811    150442    166799    169648    174561    164106    177908    169691    160532    147633    149007    142956    145624    148736    150045    147150
dram[2]:     150096    157318    164694    166205    167746    160085    173035    166291    151547    155966    145105    144363    146038    144427    148811    145144
dram[3]:     159792    159415    162810    157572    165309    167541    171752    178915    150075    157140    140699    146829    143085    145046    151365    146960
dram[4]:     159111    164725    168284    164197    170232    164899    176372    175522    158572    156100    142867    142329    144993    143074    147834    143737
dram[5]:     160107    150721    165166    165157    164392    166184    170416    173948    151344    152916    141152    138931    140562    147217    149737    146552
dram[6]:     146797    155147    165448    161747    166655    165110    172417    166745    151367    147496    138922    142855    141044    140282    145224    147056
dram[7]:     154667    157698    167353    164134    162111    165921    174913    172621    154888    148257    147052    141878    142628    141006    148741    144158
dram[8]:     161593    159285    161925    163243    167370    175722    171056    171130    155412    156158    142628    144197    128768    142684    149079    150074
dram[9]:     160859    156161    166442    176196    164032    167223    171415    173993    158189    151354    148527    145101    138544    140766    152472    149721
dram[10]:     159038    153734    166090    168221    168268    165755    175638    170386    149265    156951    147825    141679    144711    139125    147131    152518
maximum mf latency per bank:
dram[0]:     651065    653650    658858    658860    651035    651069    661420    661458    658839    658849    666680    671897    658817    658819    653661    653689
dram[1]:     653650    651073    658862    658864    651035    651037    661421    661423    661434    661445    651049    666700    661459    664079    656280    653652
dram[2]:     651110    653651    658896    658857    651039    658864    661469    661469    661446    661496    669287    653625    658842    658883    658837    653656
dram[3]:     651019    653652    658859    658861    661460    658863    661471    661473    661470    658854    669274    653642    661481    658885    658848    653660
dram[4]:     651043    651065    658863    658865    658866    661446    661474    661475    661471    658839    669275    653618    664082    658846    658838    656276
dram[5]:     651067    651069    658839    658839    658861    651091    661450    661452    661445    661469    653656    651054    658888    661481    653657    653659
dram[6]:     651070    651072    658840    658842    651028    651070    661454    661456    661447    661471    656270    666696    664069    664074    653654    658856
dram[7]:     651074    651074    658851    658853    651029    658876    661457    661471    658874    661448    669299    653607    666696    658888    658856    653642
dram[8]:     653650    651039    658855    658880    661479    651032    661472    661474    658863    658890    653621    648442    664069    658890    656237    653643
dram[9]:     653639    651075    656269    658909    651069    651033    658854    658826    661464    658872    669274    653668    664069    658913    656253    656257
dram[10]:     653643    653657    658855    658856    648468    651035    661476    658827    661466    658838    666695    669274    664070    658852    656274    653667
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40972375 n_nop=40849772 n_act=9954 n_pre=9938 n_req=28242 n_rd=87060 n_write=15651 bw_util=0.005014
n_activity=529387 dram_eff=0.388
bk0: 5680a 40925820i bk1: 5552a 40926289i bk2: 5284a 40931700i bk3: 5336a 40927276i bk4: 5236a 40927345i bk5: 5372a 40926236i bk6: 5244a 40932035i bk7: 5176a 40927022i bk8: 5156a 40928075i bk9: 5152a 40926504i bk10: 5212a 40925152i bk11: 5288a 40921697i bk12: 5888a 40921834i bk13: 5844a 40920510i bk14: 5752a 40922528i bk15: 5888a 40921392i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0255939
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40972375 n_nop=40850566 n_act=9833 n_pre=9817 n_req=28095 n_rd=86592 n_write=15567 bw_util=0.004987
n_activity=522206 dram_eff=0.3913
bk0: 5756a 40927335i bk1: 5708a 40923286i bk2: 5240a 40931149i bk3: 5212a 40928227i bk4: 5188a 40932028i bk5: 5200a 40928829i bk6: 5152a 40932074i bk7: 5260a 40926800i bk8: 5200a 40930447i bk9: 5180a 40926348i bk10: 5264a 40926028i bk11: 5376a 40921714i bk12: 5560a 40927376i bk13: 5640a 40923907i bk14: 5748a 40924650i bk15: 5908a 40920577i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0228974
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40972375 n_nop=40849027 n_act=10114 n_pre=10098 n_req=28367 n_rd=87372 n_write=15764 bw_util=0.005034
n_activity=532742 dram_eff=0.3872
bk0: 5720a 40926166i bk1: 5564a 40925313i bk2: 5216a 40932407i bk3: 5272a 40928961i bk4: 5296a 40929129i bk5: 5284a 40923534i bk6: 5280a 40930742i bk7: 5368a 40925259i bk8: 5164a 40926396i bk9: 5172a 40928760i bk10: 5260a 40925435i bk11: 5428a 40922166i bk12: 5712a 40927048i bk13: 5876a 40920400i bk14: 5876a 40924286i bk15: 5884a 40921200i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0221732
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40972375 n_nop=40850065 n_act=9953 n_pre=9937 n_req=28140 n_rd=86908 n_write=15512 bw_util=0.004999
n_activity=527427 dram_eff=0.3884
bk0: 5676a 40930444i bk1: 5504a 40925535i bk2: 5368a 40931793i bk3: 5328a 40923992i bk4: 5220a 40931748i bk5: 5200a 40927384i bk6: 5248a 40929975i bk7: 5192a 40925969i bk8: 5296a 40927427i bk9: 5092a 40926925i bk10: 5432a 40925367i bk11: 5292a 40920596i bk12: 5784a 40923362i bk13: 5644a 40920579i bk14: 5796a 40926001i bk15: 5836a 40919906i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0239646
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40972375 n_nop=40849889 n_act=9992 n_pre=9976 n_req=28178 n_rd=86912 n_write=15606 bw_util=0.005004
n_activity=529679 dram_eff=0.3871
bk0: 5692a 40930284i bk1: 5480a 40927142i bk2: 5232a 40932055i bk3: 5424a 40928062i bk4: 5172a 40932127i bk5: 5216a 40926896i bk6: 5208a 40929671i bk7: 5116a 40928007i bk8: 5168a 40929483i bk9: 5136a 40927056i bk10: 5424a 40923321i bk11: 5336a 40922191i bk12: 5784a 40923404i bk13: 5740a 40921979i bk14: 5868a 40926294i bk15: 5916a 40920270i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0238871
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40972375 n_nop=40849675 n_act=9947 n_pre=9931 n_req=28284 n_rd=87064 n_write=15758 bw_util=0.005019
n_activity=530412 dram_eff=0.3877
bk0: 5628a 40930040i bk1: 5572a 40923036i bk2: 5252a 40931480i bk3: 5248a 40927383i bk4: 5228a 40933139i bk5: 5256a 40928163i bk6: 5264a 40929640i bk7: 5248a 40925386i bk8: 5304a 40926612i bk9: 5056a 40926545i bk10: 5288a 40927641i bk11: 5328a 40919536i bk12: 5792a 40923130i bk13: 5780a 40923000i bk14: 5856a 40926052i bk15: 5964a 40918514i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0233449
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40972375 n_nop=40846715 n_act=10341 n_pre=10325 n_req=28887 n_rd=88580 n_write=16414 bw_util=0.005125
n_activity=542280 dram_eff=0.3872
bk0: 5824a 40925466i bk1: 5812a 40923471i bk2: 5456a 40928483i bk3: 5392a 40926105i bk4: 5116a 40929427i bk5: 5152a 40925336i bk6: 5344a 40928041i bk7: 5484a 40925091i bk8: 5324a 40925520i bk9: 5336a 40921970i bk10: 5492a 40922836i bk11: 5476a 40920911i bk12: 5776a 40924557i bk13: 5888a 40920570i bk14: 5820a 40923427i bk15: 5888a 40920242i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0243308
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40972375 n_nop=40849161 n_act=10082 n_pre=10066 n_req=28336 n_rd=87268 n_write=15798 bw_util=0.005031
n_activity=531524 dram_eff=0.3878
bk0: 5552a 40928979i bk1: 5652a 40923855i bk2: 5336a 40931470i bk3: 5376a 40927469i bk4: 5240a 40931243i bk5: 5332a 40925962i bk6: 5116a 40930547i bk7: 5328a 40926273i bk8: 5248a 40926915i bk9: 5308a 40922754i bk10: 5292a 40924212i bk11: 5380a 40920934i bk12: 5724a 40924756i bk13: 5680a 40921655i bk14: 5872a 40924433i bk15: 5832a 40921163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0227104
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40972375 n_nop=40850327 n_act=9792 n_pre=9776 n_req=28398 n_rd=86812 n_write=15668 bw_util=0.005002
n_activity=524957 dram_eff=0.3904
bk0: 5588a 40931021i bk1: 5640a 40926551i bk2: 5272a 40933417i bk3: 5364a 40926354i bk4: 5196a 40929648i bk5: 5020a 40931110i bk6: 5236a 40931579i bk7: 5272a 40926480i bk8: 5308a 40929826i bk9: 5192a 40925864i bk10: 5264a 40926495i bk11: 5232a 40923253i bk12: 5808a 40924625i bk13: 5780a 40920646i bk14: 5812a 40926804i bk15: 5828a 40923205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0225733
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40972375 n_nop=40850449 n_act=9963 n_pre=9947 n_req=28027 n_rd=86660 n_write=15356 bw_util=0.00498
n_activity=524711 dram_eff=0.3888
bk0: 5636a 40930510i bk1: 5552a 40925027i bk2: 5176a 40933292i bk3: 5060a 40931366i bk4: 5308a 40929271i bk5: 5200a 40929943i bk6: 5356a 40932492i bk7: 5228a 40930678i bk8: 5156a 40929381i bk9: 5264a 40923264i bk10: 5296a 40927270i bk11: 5236a 40922213i bk12: 5748a 40926300i bk13: 5832a 40920358i bk14: 5840a 40927457i bk15: 5772a 40921751i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0215548
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40972375 n_nop=40850035 n_act=9966 n_pre=9950 n_req=28165 n_rd=86828 n_write=15596 bw_util=0.005
n_activity=529675 dram_eff=0.3867
bk0: 5556a 40930417i bk1: 5676a 40927039i bk2: 5268a 40932056i bk3: 5280a 40929792i bk4: 5184a 40931940i bk5: 5108a 40929412i bk6: 5328a 40932058i bk7: 5272a 40927105i bk8: 5284a 40928245i bk9: 5288a 40926050i bk10: 5320a 40926125i bk11: 5192a 40924621i bk12: 5712a 40923678i bk13: 5740a 40920934i bk14: 5868a 40922813i bk15: 5752a 40923288i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.022588

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209683, Miss = 10863, Miss_rate = 0.052, Pending_hits = 1770, Reservation_fails = 4
L2_cache_bank[1]: Access = 211067, Miss = 10902, Miss_rate = 0.052, Pending_hits = 1741, Reservation_fails = 1
L2_cache_bank[2]: Access = 210211, Miss = 10777, Miss_rate = 0.051, Pending_hits = 1747, Reservation_fails = 3
L2_cache_bank[3]: Access = 210680, Miss = 10871, Miss_rate = 0.052, Pending_hits = 1729, Reservation_fails = 5
L2_cache_bank[4]: Access = 210288, Miss = 10881, Miss_rate = 0.052, Pending_hits = 1733, Reservation_fails = 11
L2_cache_bank[5]: Access = 211136, Miss = 10962, Miss_rate = 0.052, Pending_hits = 1721, Reservation_fails = 3
L2_cache_bank[6]: Access = 211440, Miss = 10955, Miss_rate = 0.052, Pending_hits = 1738, Reservation_fails = 6
L2_cache_bank[7]: Access = 210047, Miss = 10772, Miss_rate = 0.051, Pending_hits = 1664, Reservation_fails = 3
L2_cache_bank[8]: Access = 211072, Miss = 10887, Miss_rate = 0.052, Pending_hits = 1763, Reservation_fails = 5
L2_cache_bank[9]: Access = 210701, Miss = 10841, Miss_rate = 0.051, Pending_hits = 1720, Reservation_fails = 3
L2_cache_bank[10]: Access = 211012, Miss = 10903, Miss_rate = 0.052, Pending_hits = 1724, Reservation_fails = 6
L2_cache_bank[11]: Access = 210803, Miss = 10863, Miss_rate = 0.052, Pending_hits = 1746, Reservation_fails = 6
L2_cache_bank[12]: Access = 211213, Miss = 11038, Miss_rate = 0.052, Pending_hits = 1837, Reservation_fails = 4
L2_cache_bank[13]: Access = 211616, Miss = 11107, Miss_rate = 0.052, Pending_hits = 1746, Reservation_fails = 3
L2_cache_bank[14]: Access = 210687, Miss = 10845, Miss_rate = 0.051, Pending_hits = 1657, Reservation_fails = 3
L2_cache_bank[15]: Access = 211362, Miss = 10972, Miss_rate = 0.052, Pending_hits = 1733, Reservation_fails = 6
L2_cache_bank[16]: Access = 245379, Miss = 10871, Miss_rate = 0.044, Pending_hits = 1992, Reservation_fails = 3
L2_cache_bank[17]: Access = 210474, Miss = 10832, Miss_rate = 0.051, Pending_hits = 1697, Reservation_fails = 2
L2_cache_bank[18]: Access = 209302, Miss = 10879, Miss_rate = 0.052, Pending_hits = 1720, Reservation_fails = 5
L2_cache_bank[19]: Access = 209012, Miss = 10786, Miss_rate = 0.052, Pending_hits = 1658, Reservation_fails = 1
L2_cache_bank[20]: Access = 208811, Miss = 10880, Miss_rate = 0.052, Pending_hits = 1745, Reservation_fails = 5
L2_cache_bank[21]: Access = 209749, Miss = 10827, Miss_rate = 0.052, Pending_hits = 1676, Reservation_fails = 1
L2_total_cache_accesses = 4665745
L2_total_cache_misses = 239514
L2_total_cache_miss_rate = 0.0513
L2_total_cache_pending_hits = 38257
L2_total_cache_reservation_fails = 89
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3255356
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30748
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 208957
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1132577
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7361
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30550
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 89
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3495061
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=10224826
icnt_total_pkts_simt_to_mem=5836502
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.61666
	minimum = 6
	maximum = 30
Network latency average = 7.60235
	minimum = 6
	maximum = 30
Slowest packet = 9318086
Flit latency average = 7.30342
	minimum = 6
	maximum = 29
Slowest flit = 16041188
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00401418
	minimum = 0.00340951 (at node 20)
	maximum = 0.00461933 (at node 34)
Accepted packet rate average = 0.00401418
	minimum = 0.00340951 (at node 20)
	maximum = 0.00461933 (at node 34)
Injected flit rate average = 0.00602126
	minimum = 0.00342173 (at node 20)
	maximum = 0.00922645 (at node 34)
Accepted flit rate average= 0.00602126
	minimum = 0.00450935 (at node 44)
	maximum = 0.00763779 (at node 3)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.5061 (21 samples)
	minimum = 6 (21 samples)
	maximum = 319.571 (21 samples)
Network latency average = 17.3457 (21 samples)
	minimum = 6 (21 samples)
	maximum = 238.238 (21 samples)
Flit latency average = 19.0303 (21 samples)
	minimum = 6 (21 samples)
	maximum = 237.381 (21 samples)
Fragmentation average = 0.00100058 (21 samples)
	minimum = 0 (21 samples)
	maximum = 53.1429 (21 samples)
Injected packet rate average = 0.0167744 (21 samples)
	minimum = 0.013632 (21 samples)
	maximum = 0.0510557 (21 samples)
Accepted packet rate average = 0.0167744 (21 samples)
	minimum = 0.013632 (21 samples)
	maximum = 0.0510557 (21 samples)
Injected flit rate average = 0.0254191 (21 samples)
	minimum = 0.0169893 (21 samples)
	maximum = 0.0649664 (21 samples)
Accepted flit rate average = 0.0254191 (21 samples)
	minimum = 0.0188588 (21 samples)
	maximum = 0.0928942 (21 samples)
Injected packet size average = 1.51535 (21 samples)
Accepted packet size average = 1.51535 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 7 hrs, 9 min, 27 sec (25767 sec)
gpgpu_simulation_rate = 5076 (inst/sec)
gpgpu_simulation_rate = 1039 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 22: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 22 
gpu_sim_cycle = 3191
gpu_sim_insn = 4446804
gpu_ipc =    1393.5457
gpu_tot_sim_cycle = 27009248
gpu_tot_sim_insn = 135263721
gpu_tot_ipc =       5.0081
gpu_tot_issued_cta = 11242
max_total_param_size = 0
gpu_stall_dramfull = 597772
gpu_stall_icnt2sh    = 2767370
partiton_reqs_in_parallel = 70202
partiton_reqs_in_parallel_total    = 484843250
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      17.9536
partiton_reqs_in_parallel_util = 70202
partiton_reqs_in_parallel_util_total    = 484843250
gpu_sim_cycle_parition_util = 3191
gpu_tot_sim_cycle_parition_util    = 22065024
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9734
partiton_replys_in_parallel = 8171
partiton_replys_in_parallel_total    = 4665745
L2_BW  =     242.7076 GB/Sec
L2_BW_total  =      16.4023 GB/Sec
gpu_total_sim_rate=5246

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5282199
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1079232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1077440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5276703
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1079232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5282199
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6730, 6864, 7099, 7857, 6913, 7017, 7783, 7337, 7690, 7155, 7412, 7510, 7905, 7485, 7428, 6485, 6694, 7510, 6673, 6813, 6474, 7156, 6812, 7190, 6820, 6301, 6278, 6822, 7276, 7486, 7189, 7231, 6439, 5629, 5810, 5852, 6014, 5928, 5214, 6543, 5942, 5786, 6219, 6030, 5793, 6191, 6371, 6637, 5761, 5451, 5363, 5259, 5501, 5677, 5308, 5777, 5758, 5179, 5724, 5698, 5395, 5502, 5652, 5969, 
gpgpu_n_tot_thrd_icount = 316434976
gpgpu_n_tot_w_icount = 9888593
gpgpu_n_stall_shd_mem = 5044489
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3503232
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10908541
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 34535424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5029762
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 9841
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3441320	W0_Idle:292232394	W0_Scoreboard:926070134	W1:2042093	W2:976277	W3:614292	W4:422415	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3416776
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28025856 {8:3503232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 206154624 {40:2710046,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 934 
maxdqlatency = 0 
maxmflatency = 671897 
averagemflatency = 10349 
max_icnt2mem_latency = 671657 
max_icnt2sh_latency = 26782262 
mrq_lat_table:222738 	7236 	7308 	32363 	14892 	6974 	5855 	6845 	5449 	1459 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4249155 	239733 	14936 	1403 	3021 	4373 	9600 	12568 	8652 	14786 	26978 	62905 	25638 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	3339736 	435162 	302901 	118725 	213709 	88384 	5833 	541 	434 	3027 	4392 	9589 	12564 	8603 	14786 	27017 	62866 	25638 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1786016 	923930 	574030 	188057 	30242 	985 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	7777 	148931 	880356 	
mf_lat_pw_table:132858 	0 	0 	0 	0 	0 	0 	25508 	228 	29 	64 	124 	302 	569 	1172 	2578 	2316 	837 	329 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        44        20        20        16        16        16        16        50        50        70        70        46        47        48        45 
dram[1]:        47        48        20        21        16        16        17        16        50        50        70        72        48        45        47        44 
dram[2]:        46        46        21        19        16        16        16        18        50        50        70        70        44        46        47        45 
dram[3]:        44        45        18        18        17        16        16        16        50        50        68        68        42        45        43        46 
dram[4]:        45        43        17        19        16        16        16        16        45        50        68        68        45        45        44        45 
dram[5]:        47        44        19        17        16        16        16        16        50        50        68        68        46        44        44        49 
dram[6]:        43        46        17        17        16        16        17        16        50        50        68        68        45        44        45        43 
dram[7]:        45        44        18        18        16        16        16        16        50        50        70        68        45        43        41        40 
dram[8]:        44        44        17        18        16        16        17        16        50        50        68        68        82        45        46        43 
dram[9]:        42        45        17        18        16        16        16        16        55        55        68        68        45        46        44        45 
dram[10]:        44        40        18        17        17        16        16        16        55        55        67        67        44        47        46        47 
maximum service time to same row:
dram[0]:    886763    888135    888709    890420    921332    689654    692502    691535    399097    882843    880054    817632    688575    886727    884796    925104 
dram[1]:    890477    692900    896896    888734    816104    884183    890141    922736    799072    891440    924762    496733    887937    885215    883794    880427 
dram[2]:    812510    885571    881654    816943    693105    813829    802529    799367    822978    814102    874065    730750    276134    466819    485654    886890 
dram[3]:    884523    859268    886364    889708    884827    887892    886438    888397    908434    813138    888862    813348    883611    867269    831484    889921 
dram[4]:    881674    901646    924270    730712    440638    885187    812437    906955    691013    892880    812588    920424    884679    363002    359712    891726 
dram[5]:    816972    872106    850230    921836    803646    880864    888856    886023    926020    885039    919576    907994    883928    692297    902785    815144 
dram[6]:    815166    901363    884467    890098    815085    799160    815407    848620    817480    813350    894108    815985    696908    875795    885656    899140 
dram[7]:    698184    691540    352396    893095    882439    708246    887785    894196    730224    815226    885985    919536    923633    495403    887158    884032 
dram[8]:    889033    886074    873062    888854    886239    693905    812147    882912    884725    886524    885335    882807    696923    902454    814246    887645 
dram[9]:    891462    306252    800741    811355    797090    692946    916805    324475    691213    889157    693941    691519    886290    833326    691534    889606 
dram[10]:    890676    689042    693967    879240    696002    881645    800783    815112    883198    886271    890745    886031    870037    882972    884974    889019 
average row accesses per activate:
dram[0]:  2.840246  2.909539  2.900350  3.003656  2.657423  2.614286  2.780446  2.910112  2.872937  2.947099  2.888710  2.827957  2.773826  2.806405  2.852071  2.864431 
dram[1]:  2.780416  2.712828  2.937956  2.963370  2.790698  2.741438  2.776614  2.696079  2.924623  2.988136  2.941368  3.045455  2.837209  2.920382  2.848348  2.846043 
dram[2]:  2.699854  2.857827  2.874101  2.953068  2.758037  2.616852  2.761578  2.735390  2.851373  3.060498  2.843260  2.829819  2.864197  2.713491  2.776520  2.755216 
dram[3]:  2.910424  2.891447  2.896672  2.717990  2.778359  2.714286  2.725888  2.689369  2.998333  3.000000  2.901235  2.803681  2.784370  2.764095  2.884849  2.794286 
dram[4]:  2.858954  2.982877  2.893048  2.871622  2.706485  2.712095  2.737201  2.736568  2.898503  2.991197  2.802360  2.868624  2.857143  2.716524  2.799423  2.729023 
dram[5]:  2.809006  2.838811  2.898576  2.921005  2.749565  2.787931  2.691419  2.821366  2.793478  2.842193  2.959283  2.962025  2.718310  2.878049  2.890694  2.936578 
dram[6]:  2.674648  2.938193  2.866779  3.001786  2.743455  2.681895  2.672552  2.778502  2.835681  2.854660  2.776812  2.915123  2.752874  2.749300  2.702069  2.800285 
dram[7]:  2.793157  2.909091  2.941799  2.837564  2.606852  2.701987  2.737847  2.902309  2.864600  2.797235  2.842434  2.750365  2.813988  2.837633  2.804913  2.839416 
dram[8]:  2.911620  2.893204  2.812715  2.943662  2.766031  2.771639  2.842105  2.764007  2.922314  2.852032  2.990212  2.951220  3.162465  2.865762  2.921331  2.953704 
dram[9]:  2.961983  2.787832  2.821109  2.978723  2.623418  2.785841  2.752080  2.739353  2.964647  2.872000  2.781874  2.821596  2.809172  2.666207  2.856716  2.841716 
dram[10]:  2.873990  2.901431  2.849123  2.965265  2.784210  2.779174  2.675941  2.718802  2.865079  2.912052  2.881517  2.855346  2.764620  2.755427  2.755556  2.903670 
average row locality = 311119/109936 = 2.830001
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1420      1388      1321      1334      1309      1343      1311      1294      1289      1288      1303      1322      1472      1461      1438      1472 
dram[1]:      1439      1427      1310      1303      1297      1300      1288      1315      1300      1295      1316      1344      1390      1410      1437      1477 
dram[2]:      1430      1391      1304      1318      1324      1321      1320      1342      1291      1293      1315      1357      1428      1469      1469      1471 
dram[3]:      1419      1376      1342      1332      1305      1300      1312      1298      1324      1273      1358      1323      1446      1411      1449      1459 
dram[4]:      1423      1370      1308      1356      1293      1304      1302      1279      1292      1284      1356      1334      1446      1435      1467      1479 
dram[5]:      1407      1393      1313      1312      1307      1314      1316      1312      1326      1264      1322      1332      1448      1445      1464      1491 
dram[6]:      1456      1453      1364      1348      1279      1288      1336      1371      1331      1334      1373      1369      1444      1472      1455      1472 
dram[7]:      1388      1413      1334      1344      1310      1333      1279      1332      1312      1327      1323      1345      1431      1420      1468      1458 
dram[8]:      1397      1410      1318      1341      1299      1255      1309      1318      1327      1298      1316      1308      1452      1445      1453      1457 
dram[9]:      1409      1388      1294      1265      1327      1300      1339      1307      1289      1316      1324      1309      1437      1458      1460      1443 
dram[10]:      1389      1419      1317      1320      1296      1277      1332      1318      1321      1322      1330      1298      1428      1435      1467      1438 
total reads: 239514
bank skew: 1491/1255 = 1.19
chip skew: 22145/21648 = 1.02
number of total write accesses:
dram[0]:       429       381       338       309       320       304       310       260       452       439       488       519       478       467       490       493 
dram[1]:       435       434       300       315       263       301       303       335       446       468       490       532       440       424       460       501 
dram[2]:       414       398       294       318       306       325       290       343       474       427       499       522       428       482       494       510 
dram[3]:       368       382       312       345       287       296       299       321       475       419       522       505       478       452       455       497 
dram[4]:       381       372       315       344       293       288       302       300       450       415       544       522       474       472       473       505 
dram[5]:       402       421       316       315       274       303       315       299       473       447       495       540       482       443       493       500 
dram[6]:       443       401       336       333       293       297       329       335       481       473       543       520       472       491       504       491 
dram[7]:       408       411       334       333       288       299       298       302       444       494       499       539       460       450       473       487 
dram[8]:       382       378       319       331       297       250       311       310       441       456       517       507       806       455       478       457 
dram[9]:       383       399       283       275       331       274       315       301       472       479       487       494       462       475       454       478 
dram[10]:       390       406       307       302       291       271       303       316       484       466       494       518       463       469       517       461 
total reads: 71605
bank skew: 806/250 = 3.22
chip skew: 6742/6362 = 1.06
average mf latency per bank:
dram[0]:     151078    162504    165600    164727    162190    166920    172969    181062    153216    157137    144596    146839    141097    143519    146003    149941
dram[1]:     151811    150442    166799    169648    174566    164111    177915    169697    160539    147639    149015    142963    145631    148743    150050    147156
dram[2]:     150096    157318    164694    166205    167751    160089    173042    166298    151554    155973    145112    144370    146044    144433    148817    145149
dram[3]:     159792    159415    162810    157572    165314    167546    171759    178923    150082    157147    140705    146835    143091    145052    151372    146966
dram[4]:     159111    164725    168284    164197    170237    164903    176379    175528    158578    156106    142873    142335    144999    143080    147841    143743
dram[5]:     160107    150721    165166    165157    164397    166189    170423    173955    151351    152923    141159    138937    140568    147223    149744    146558
dram[6]:     146797    155147    165448    161747    166660    165114    172423    166752    151373    147503    138928    142861    141050    140287    145230    147062
dram[7]:     154667    157698    167353    164134    162116    165926    174920    172628    154895    148263    147058    141884    142634    141012    148748    144164
dram[8]:     161593    159285    161925    163243    167375    175727    171063    171136    155418    156164    142635    144204    128774    142690    149085    150080
dram[9]:     160859    156161    166442    176196    164036    167227    171421    173999    158196    151361    148534    145107    138550    140772    152478    149727
dram[10]:     159038    153734    166090    168221    168272    165759    175644    170392    149273    156958    147833    141686    144717    139131    147137    152524
maximum mf latency per bank:
dram[0]:     651065    653650    658858    658860    651035    651069    661420    661458    658839    658849    666680    671897    658817    658819    653661    653689
dram[1]:     653650    651073    658862    658864    651035    651037    661421    661423    661434    661445    651049    666700    661459    664079    656280    653652
dram[2]:     651110    653651    658896    658857    651039    658864    661469    661469    661446    661496    669287    653625    658842    658883    658837    653656
dram[3]:     651019    653652    658859    658861    661460    658863    661471    661473    661470    658854    669274    653642    661481    658885    658848    653660
dram[4]:     651043    651065    658863    658865    658866    661446    661474    661475    661471    658839    669275    653618    664082    658846    658838    656276
dram[5]:     651067    651069    658839    658839    658861    651091    661450    661452    661445    661469    653656    651054    658888    661481    653657    653659
dram[6]:     651070    651072    658840    658842    651028    651070    661454    661456    661447    661471    656270    666696    664069    664074    653654    658856
dram[7]:     651074    651074    658851    658853    651029    658876    661457    661471    658874    661448    669299    653607    666696    658888    658856    653642
dram[8]:     653650    651039    658855    658880    661479    651032    661472    661474    658863    658890    653621    648442    664069    658890    656237    653643
dram[9]:     653639    651075    656269    658909    651069    651033    658854    658826    661464    658872    669274    653668    664069    658913    656253    656257
dram[10]:     653643    653657    658855    658856    648468    651035    661476    658827    661466    658838    666695    669274    664070    658852    656274    653667
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40978299 n_nop=40855696 n_act=9954 n_pre=9938 n_req=28242 n_rd=87060 n_write=15651 bw_util=0.005013
n_activity=529387 dram_eff=0.388
bk0: 5680a 40931744i bk1: 5552a 40932213i bk2: 5284a 40937624i bk3: 5336a 40933200i bk4: 5236a 40933269i bk5: 5372a 40932160i bk6: 5244a 40937959i bk7: 5176a 40932946i bk8: 5156a 40933999i bk9: 5152a 40932428i bk10: 5212a 40931076i bk11: 5288a 40927621i bk12: 5888a 40927758i bk13: 5844a 40926434i bk14: 5752a 40928452i bk15: 5888a 40927316i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0255902
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40978299 n_nop=40856490 n_act=9833 n_pre=9817 n_req=28095 n_rd=86592 n_write=15567 bw_util=0.004986
n_activity=522206 dram_eff=0.3913
bk0: 5756a 40933259i bk1: 5708a 40929210i bk2: 5240a 40937073i bk3: 5212a 40934151i bk4: 5188a 40937952i bk5: 5200a 40934753i bk6: 5152a 40937998i bk7: 5260a 40932724i bk8: 5200a 40936371i bk9: 5180a 40932272i bk10: 5264a 40931952i bk11: 5376a 40927638i bk12: 5560a 40933300i bk13: 5640a 40929831i bk14: 5748a 40930574i bk15: 5908a 40926501i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0228941
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40978299 n_nop=40854951 n_act=10114 n_pre=10098 n_req=28367 n_rd=87372 n_write=15764 bw_util=0.005034
n_activity=532742 dram_eff=0.3872
bk0: 5720a 40932090i bk1: 5564a 40931237i bk2: 5216a 40938331i bk3: 5272a 40934885i bk4: 5296a 40935053i bk5: 5284a 40929458i bk6: 5280a 40936666i bk7: 5368a 40931183i bk8: 5164a 40932320i bk9: 5172a 40934684i bk10: 5260a 40931359i bk11: 5428a 40928090i bk12: 5712a 40932972i bk13: 5876a 40926324i bk14: 5876a 40930210i bk15: 5884a 40927124i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.02217
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40978299 n_nop=40855989 n_act=9953 n_pre=9937 n_req=28140 n_rd=86908 n_write=15512 bw_util=0.004999
n_activity=527427 dram_eff=0.3884
bk0: 5676a 40936368i bk1: 5504a 40931459i bk2: 5368a 40937717i bk3: 5328a 40929916i bk4: 5220a 40937672i bk5: 5200a 40933308i bk6: 5248a 40935899i bk7: 5192a 40931893i bk8: 5296a 40933351i bk9: 5092a 40932849i bk10: 5432a 40931291i bk11: 5292a 40926520i bk12: 5784a 40929286i bk13: 5644a 40926503i bk14: 5796a 40931925i bk15: 5836a 40925830i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0239611
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40978299 n_nop=40855813 n_act=9992 n_pre=9976 n_req=28178 n_rd=86912 n_write=15606 bw_util=0.005004
n_activity=529679 dram_eff=0.3871
bk0: 5692a 40936208i bk1: 5480a 40933066i bk2: 5232a 40937979i bk3: 5424a 40933986i bk4: 5172a 40938051i bk5: 5216a 40932820i bk6: 5208a 40935595i bk7: 5116a 40933931i bk8: 5168a 40935407i bk9: 5136a 40932980i bk10: 5424a 40929245i bk11: 5336a 40928115i bk12: 5784a 40929328i bk13: 5740a 40927903i bk14: 5868a 40932218i bk15: 5916a 40926194i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0238837
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40978299 n_nop=40855599 n_act=9947 n_pre=9931 n_req=28284 n_rd=87064 n_write=15758 bw_util=0.005018
n_activity=530412 dram_eff=0.3877
bk0: 5628a 40935964i bk1: 5572a 40928960i bk2: 5252a 40937404i bk3: 5248a 40933307i bk4: 5228a 40939063i bk5: 5256a 40934087i bk6: 5264a 40935564i bk7: 5248a 40931310i bk8: 5304a 40932536i bk9: 5056a 40932469i bk10: 5288a 40933565i bk11: 5328a 40925460i bk12: 5792a 40929054i bk13: 5780a 40928924i bk14: 5856a 40931976i bk15: 5964a 40924438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0233415
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40978299 n_nop=40852639 n_act=10341 n_pre=10325 n_req=28887 n_rd=88580 n_write=16414 bw_util=0.005124
n_activity=542280 dram_eff=0.3872
bk0: 5824a 40931390i bk1: 5812a 40929395i bk2: 5456a 40934407i bk3: 5392a 40932029i bk4: 5116a 40935351i bk5: 5152a 40931260i bk6: 5344a 40933965i bk7: 5484a 40931015i bk8: 5324a 40931444i bk9: 5336a 40927894i bk10: 5492a 40928760i bk11: 5476a 40926835i bk12: 5776a 40930481i bk13: 5888a 40926494i bk14: 5820a 40929351i bk15: 5888a 40926166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0243273
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40978299 n_nop=40855085 n_act=10082 n_pre=10066 n_req=28336 n_rd=87268 n_write=15798 bw_util=0.00503
n_activity=531524 dram_eff=0.3878
bk0: 5552a 40934903i bk1: 5652a 40929779i bk2: 5336a 40937394i bk3: 5376a 40933393i bk4: 5240a 40937167i bk5: 5332a 40931886i bk6: 5116a 40936471i bk7: 5328a 40932197i bk8: 5248a 40932839i bk9: 5308a 40928678i bk10: 5292a 40930136i bk11: 5380a 40926858i bk12: 5724a 40930680i bk13: 5680a 40927579i bk14: 5872a 40930357i bk15: 5832a 40927087i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0227071
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40978299 n_nop=40856251 n_act=9792 n_pre=9776 n_req=28398 n_rd=86812 n_write=15668 bw_util=0.005002
n_activity=524957 dram_eff=0.3904
bk0: 5588a 40936945i bk1: 5640a 40932475i bk2: 5272a 40939341i bk3: 5364a 40932278i bk4: 5196a 40935572i bk5: 5020a 40937034i bk6: 5236a 40937503i bk7: 5272a 40932404i bk8: 5308a 40935750i bk9: 5192a 40931788i bk10: 5264a 40932419i bk11: 5232a 40929177i bk12: 5808a 40930549i bk13: 5780a 40926570i bk14: 5812a 40932728i bk15: 5828a 40929129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.02257
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40978299 n_nop=40856373 n_act=9963 n_pre=9947 n_req=28027 n_rd=86660 n_write=15356 bw_util=0.004979
n_activity=524711 dram_eff=0.3888
bk0: 5636a 40936434i bk1: 5552a 40930951i bk2: 5176a 40939216i bk3: 5060a 40937290i bk4: 5308a 40935195i bk5: 5200a 40935867i bk6: 5356a 40938416i bk7: 5228a 40936602i bk8: 5156a 40935305i bk9: 5264a 40929188i bk10: 5296a 40933194i bk11: 5236a 40928137i bk12: 5748a 40932224i bk13: 5832a 40926282i bk14: 5840a 40933381i bk15: 5772a 40927675i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0215517
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40978299 n_nop=40855959 n_act=9966 n_pre=9950 n_req=28165 n_rd=86828 n_write=15596 bw_util=0.004999
n_activity=529675 dram_eff=0.3867
bk0: 5556a 40936341i bk1: 5676a 40932963i bk2: 5268a 40937980i bk3: 5280a 40935716i bk4: 5184a 40937864i bk5: 5108a 40935336i bk6: 5328a 40937982i bk7: 5272a 40933029i bk8: 5284a 40934169i bk9: 5288a 40931974i bk10: 5320a 40932049i bk11: 5192a 40930545i bk12: 5712a 40929602i bk13: 5740a 40926858i bk14: 5868a 40928737i bk15: 5752a 40929212i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0225847

========= L2 cache stats =========
L2_cache_bank[0]: Access = 210055, Miss = 10863, Miss_rate = 0.052, Pending_hits = 1770, Reservation_fails = 4
L2_cache_bank[1]: Access = 211439, Miss = 10902, Miss_rate = 0.052, Pending_hits = 1741, Reservation_fails = 1
L2_cache_bank[2]: Access = 210583, Miss = 10777, Miss_rate = 0.051, Pending_hits = 1747, Reservation_fails = 3
L2_cache_bank[3]: Access = 211052, Miss = 10871, Miss_rate = 0.052, Pending_hits = 1729, Reservation_fails = 5
L2_cache_bank[4]: Access = 210660, Miss = 10881, Miss_rate = 0.052, Pending_hits = 1733, Reservation_fails = 11
L2_cache_bank[5]: Access = 211508, Miss = 10962, Miss_rate = 0.052, Pending_hits = 1721, Reservation_fails = 3
L2_cache_bank[6]: Access = 211812, Miss = 10955, Miss_rate = 0.052, Pending_hits = 1738, Reservation_fails = 6
L2_cache_bank[7]: Access = 210419, Miss = 10772, Miss_rate = 0.051, Pending_hits = 1664, Reservation_fails = 3
L2_cache_bank[8]: Access = 211444, Miss = 10887, Miss_rate = 0.051, Pending_hits = 1763, Reservation_fails = 5
L2_cache_bank[9]: Access = 211073, Miss = 10841, Miss_rate = 0.051, Pending_hits = 1720, Reservation_fails = 3
L2_cache_bank[10]: Access = 211384, Miss = 10903, Miss_rate = 0.052, Pending_hits = 1724, Reservation_fails = 6
L2_cache_bank[11]: Access = 211175, Miss = 10863, Miss_rate = 0.051, Pending_hits = 1746, Reservation_fails = 6
L2_cache_bank[12]: Access = 211585, Miss = 11038, Miss_rate = 0.052, Pending_hits = 1837, Reservation_fails = 4
L2_cache_bank[13]: Access = 211988, Miss = 11107, Miss_rate = 0.052, Pending_hits = 1746, Reservation_fails = 3
L2_cache_bank[14]: Access = 211059, Miss = 10845, Miss_rate = 0.051, Pending_hits = 1657, Reservation_fails = 3
L2_cache_bank[15]: Access = 211734, Miss = 10972, Miss_rate = 0.052, Pending_hits = 1733, Reservation_fails = 6
L2_cache_bank[16]: Access = 245750, Miss = 10871, Miss_rate = 0.044, Pending_hits = 1992, Reservation_fails = 3
L2_cache_bank[17]: Access = 210842, Miss = 10832, Miss_rate = 0.051, Pending_hits = 1697, Reservation_fails = 2
L2_cache_bank[18]: Access = 209670, Miss = 10879, Miss_rate = 0.052, Pending_hits = 1720, Reservation_fails = 5
L2_cache_bank[19]: Access = 209380, Miss = 10786, Miss_rate = 0.052, Pending_hits = 1658, Reservation_fails = 1
L2_cache_bank[20]: Access = 209183, Miss = 10880, Miss_rate = 0.052, Pending_hits = 1745, Reservation_fails = 5
L2_cache_bank[21]: Access = 210121, Miss = 10827, Miss_rate = 0.052, Pending_hits = 1676, Reservation_fails = 1
L2_total_cache_accesses = 4673916
L2_total_cache_misses = 239514
L2_total_cache_miss_rate = 0.0512
L2_total_cache_pending_hits = 38257
L2_total_cache_reservation_fails = 89
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3263527
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30748
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 208957
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1132577
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7361
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30550
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 89
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3503232
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=10241168
icnt_total_pkts_simt_to_mem=5844673
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.48378
	minimum = 6
	maximum = 49
Network latency average = 8.39836
	minimum = 6
	maximum = 47
Slowest packet = 9338180
Flit latency average = 8.26957
	minimum = 6
	maximum = 46
Slowest flit = 16071164
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0512288
	minimum = 0.0451411 (at node 0)
	maximum = 0.0583072 (at node 28)
Accepted packet rate average = 0.0512288
	minimum = 0.0451411 (at node 0)
	maximum = 0.0583072 (at node 28)
Injected flit rate average = 0.0768433
	minimum = 0.0451411 (at node 0)
	maximum = 0.116614 (at node 28)
Accepted flit rate average= 0.0768433
	minimum = 0.0576803 (at node 45)
	maximum = 0.0952978 (at node 5)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.6869 (22 samples)
	minimum = 6 (22 samples)
	maximum = 307.273 (22 samples)
Network latency average = 16.939 (22 samples)
	minimum = 6 (22 samples)
	maximum = 229.545 (22 samples)
Flit latency average = 18.5412 (22 samples)
	minimum = 6 (22 samples)
	maximum = 228.682 (22 samples)
Fragmentation average = 0.000955099 (22 samples)
	minimum = 0 (22 samples)
	maximum = 50.7273 (22 samples)
Injected packet rate average = 0.0183405 (22 samples)
	minimum = 0.0150643 (22 samples)
	maximum = 0.0513853 (22 samples)
Accepted packet rate average = 0.0183405 (22 samples)
	minimum = 0.0150643 (22 samples)
	maximum = 0.0513853 (22 samples)
Injected flit rate average = 0.0277565 (22 samples)
	minimum = 0.0182689 (22 samples)
	maximum = 0.067314 (22 samples)
Accepted flit rate average = 0.0277565 (22 samples)
	minimum = 0.0206234 (22 samples)
	maximum = 0.0930035 (22 samples)
Injected packet size average = 1.5134 (22 samples)
Accepted packet size average = 1.5134 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 7 hrs, 9 min, 43 sec (25783 sec)
gpgpu_simulation_rate = 5246 (inst/sec)
gpgpu_simulation_rate = 1047 (cycle/sec)
Kernel Executed 11 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 167525 Tlb_hit: 158638 Tlb_miss: 8887 Tlb_hit_rate: 0.946951
Shader1: Tlb_access: 167339 Tlb_hit: 158444 Tlb_miss: 8895 Tlb_hit_rate: 0.946844
Shader2: Tlb_access: 159605 Tlb_hit: 151001 Tlb_miss: 8604 Tlb_hit_rate: 0.946092
Shader3: Tlb_access: 163657 Tlb_hit: 155027 Tlb_miss: 8630 Tlb_hit_rate: 0.947268
Shader4: Tlb_access: 169379 Tlb_hit: 160523 Tlb_miss: 8856 Tlb_hit_rate: 0.947715
Shader5: Tlb_access: 166542 Tlb_hit: 157710 Tlb_miss: 8832 Tlb_hit_rate: 0.946968
Shader6: Tlb_access: 168847 Tlb_hit: 159928 Tlb_miss: 8919 Tlb_hit_rate: 0.947177
Shader7: Tlb_access: 165111 Tlb_hit: 156402 Tlb_miss: 8709 Tlb_hit_rate: 0.947254
Shader8: Tlb_access: 162283 Tlb_hit: 153587 Tlb_miss: 8696 Tlb_hit_rate: 0.946415
Shader9: Tlb_access: 163939 Tlb_hit: 155256 Tlb_miss: 8683 Tlb_hit_rate: 0.947035
Shader10: Tlb_access: 166239 Tlb_hit: 157571 Tlb_miss: 8668 Tlb_hit_rate: 0.947858
Shader11: Tlb_access: 162488 Tlb_hit: 153792 Tlb_miss: 8696 Tlb_hit_rate: 0.946482
Shader12: Tlb_access: 165426 Tlb_hit: 156580 Tlb_miss: 8846 Tlb_hit_rate: 0.946526
Shader13: Tlb_access: 166400 Tlb_hit: 157655 Tlb_miss: 8745 Tlb_hit_rate: 0.947446
Shader14: Tlb_access: 168643 Tlb_hit: 159598 Tlb_miss: 9045 Tlb_hit_rate: 0.946366
Shader15: Tlb_access: 163146 Tlb_hit: 154540 Tlb_miss: 8606 Tlb_hit_rate: 0.947250
Shader16: Tlb_access: 168702 Tlb_hit: 159985 Tlb_miss: 8717 Tlb_hit_rate: 0.948329
Shader17: Tlb_access: 162426 Tlb_hit: 153982 Tlb_miss: 8444 Tlb_hit_rate: 0.948013
Shader18: Tlb_access: 167030 Tlb_hit: 158149 Tlb_miss: 8881 Tlb_hit_rate: 0.946830
Shader19: Tlb_access: 161155 Tlb_hit: 152329 Tlb_miss: 8826 Tlb_hit_rate: 0.945233
Shader20: Tlb_access: 165960 Tlb_hit: 157193 Tlb_miss: 8767 Tlb_hit_rate: 0.947174
Shader21: Tlb_access: 163595 Tlb_hit: 154990 Tlb_miss: 8605 Tlb_hit_rate: 0.947401
Shader22: Tlb_access: 165430 Tlb_hit: 156771 Tlb_miss: 8659 Tlb_hit_rate: 0.947658
Shader23: Tlb_access: 163326 Tlb_hit: 154618 Tlb_miss: 8708 Tlb_hit_rate: 0.946683
Shader24: Tlb_access: 167502 Tlb_hit: 158535 Tlb_miss: 8967 Tlb_hit_rate: 0.946466
Shader25: Tlb_access: 169956 Tlb_hit: 160983 Tlb_miss: 8973 Tlb_hit_rate: 0.947204
Shader26: Tlb_access: 167823 Tlb_hit: 158915 Tlb_miss: 8908 Tlb_hit_rate: 0.946920
Shader27: Tlb_access: 169697 Tlb_hit: 160982 Tlb_miss: 8715 Tlb_hit_rate: 0.948644
Tlb_tot_access: 4639171 Tlb_tot_hit: 4393684, Tlb_tot_miss: 245487, Tlb_tot_hit_rate: 0.947084
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 1022 Tlb_invalidate: 915 Tlb_evict: 0 Tlb_page_evict: 915
Shader1: Tlb_validate: 1010 Tlb_invalidate: 902 Tlb_evict: 0 Tlb_page_evict: 902
Shader2: Tlb_validate: 993 Tlb_invalidate: 891 Tlb_evict: 0 Tlb_page_evict: 891
Shader3: Tlb_validate: 1018 Tlb_invalidate: 905 Tlb_evict: 0 Tlb_page_evict: 905
Shader4: Tlb_validate: 1032 Tlb_invalidate: 920 Tlb_evict: 0 Tlb_page_evict: 920
Shader5: Tlb_validate: 1026 Tlb_invalidate: 922 Tlb_evict: 0 Tlb_page_evict: 922
Shader6: Tlb_validate: 1018 Tlb_invalidate: 929 Tlb_evict: 0 Tlb_page_evict: 929
Shader7: Tlb_validate: 1008 Tlb_invalidate: 907 Tlb_evict: 0 Tlb_page_evict: 907
Shader8: Tlb_validate: 1024 Tlb_invalidate: 920 Tlb_evict: 0 Tlb_page_evict: 920
Shader9: Tlb_validate: 1010 Tlb_invalidate: 915 Tlb_evict: 0 Tlb_page_evict: 915
Shader10: Tlb_validate: 1004 Tlb_invalidate: 907 Tlb_evict: 0 Tlb_page_evict: 907
Shader11: Tlb_validate: 1015 Tlb_invalidate: 915 Tlb_evict: 0 Tlb_page_evict: 915
Shader12: Tlb_validate: 1011 Tlb_invalidate: 911 Tlb_evict: 0 Tlb_page_evict: 911
Shader13: Tlb_validate: 1010 Tlb_invalidate: 911 Tlb_evict: 0 Tlb_page_evict: 911
Shader14: Tlb_validate: 1015 Tlb_invalidate: 911 Tlb_evict: 0 Tlb_page_evict: 911
Shader15: Tlb_validate: 996 Tlb_invalidate: 899 Tlb_evict: 0 Tlb_page_evict: 899
Shader16: Tlb_validate: 1026 Tlb_invalidate: 912 Tlb_evict: 0 Tlb_page_evict: 912
Shader17: Tlb_validate: 1005 Tlb_invalidate: 906 Tlb_evict: 0 Tlb_page_evict: 906
Shader18: Tlb_validate: 1007 Tlb_invalidate: 911 Tlb_evict: 0 Tlb_page_evict: 911
Shader19: Tlb_validate: 1004 Tlb_invalidate: 902 Tlb_evict: 0 Tlb_page_evict: 902
Shader20: Tlb_validate: 1013 Tlb_invalidate: 918 Tlb_evict: 0 Tlb_page_evict: 918
Shader21: Tlb_validate: 1000 Tlb_invalidate: 914 Tlb_evict: 0 Tlb_page_evict: 914
Shader22: Tlb_validate: 1012 Tlb_invalidate: 914 Tlb_evict: 0 Tlb_page_evict: 914
Shader23: Tlb_validate: 1011 Tlb_invalidate: 920 Tlb_evict: 0 Tlb_page_evict: 920
Shader24: Tlb_validate: 1012 Tlb_invalidate: 918 Tlb_evict: 0 Tlb_page_evict: 918
Shader25: Tlb_validate: 1011 Tlb_invalidate: 919 Tlb_evict: 0 Tlb_page_evict: 919
Shader26: Tlb_validate: 1019 Tlb_invalidate: 922 Tlb_evict: 0 Tlb_page_evict: 922
Shader27: Tlb_validate: 1018 Tlb_invalidate: 924 Tlb_evict: 0 Tlb_page_evict: 924
Tlb_tot_valiate: 28350 Tlb_invalidate: 25560, Tlb_tot_evict: 0, Tlb_tot_evict page: 25560
========================================TLB statistics(thrashing)==============================
Shader0: Page: 786659 Trashed: 1 | Page: 786751 Trashed: 1 | Page: 786852 Trashed: 1 | Page: 786944 Trashed: 3 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 3 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 3 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 3 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 2 | Page: 787001 Trashed: 3 | Page: 787002 Trashed: 2 | Page: 787003 Trashed: 2 | Page: 787004 Trashed: 2 | Page: 787005 Trashed: 2 | Page: 787006 Trashed: 2 | Page: 787009 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787818 Trashed: 1 | Page: 787848 Trashed: 1 | Page: 787931 Trashed: 1 | Page: 788015 Trashed: 1 | Page: 788094 Trashed: 1 | Page: 788095 Trashed: 1 | Page: 788147 Trashed: 1 | Page: 788315 Trashed: 1 | Page: 788397 Trashed: 1 | Page: 788921 Trashed: 1 | Total 86
Shader1: Page: 786654 Trashed: 1 | Page: 786752 Trashed: 1 | Page: 786944 Trashed: 2 | Page: 786945 Trashed: 3 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 3 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 3 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 3 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 2 | Page: 787001 Trashed: 4 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 3 | Page: 787004 Trashed: 3 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 3 | Page: 787007 Trashed: 2 | Page: 787010 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787805 Trashed: 1 | Page: 787851 Trashed: 1 | Page: 788018 Trashed: 1 | Page: 788097 Trashed: 1 | Page: 788099 Trashed: 1 | Total 85
Shader2: Page: 786753 Trashed: 1 | Page: 786944 Trashed: 3 | Page: 786945 Trashed: 3 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 3 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 1 | Page: 786951 Trashed: 3 | Page: 786952 Trashed: 3 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 3 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 1 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 1 | Page: 787002 Trashed: 2 | Page: 787003 Trashed: 4 | Page: 787004 Trashed: 3 | Page: 787005 Trashed: 3 | Page: 787006 Trashed: 2 | Page: 787007 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787854 Trashed: 1 | Page: 788021 Trashed: 1 | Page: 788100 Trashed: 1 | Page: 788101 Trashed: 1 | Page: 788102 Trashed: 1 | Page: 788153 Trashed: 1 | Total 85
Shader3: Page: 786754 Trashed: 1 | Page: 786855 Trashed: 1 | Page: 786891 Trashed: 1 | Page: 786919 Trashed: 1 | Page: 786936 Trashed: 1 | Page: 786944 Trashed: 2 | Page: 786945 Trashed: 3 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 1 | Page: 786948 Trashed: 4 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 1 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 3 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 4 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 2 | Page: 787002 Trashed: 3 | Page: 787003 Trashed: 3 | Page: 787004 Trashed: 2 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 3 | Page: 787007 Trashed: 2 | Page: 787010 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787421 Trashed: 1 | Page: 788024 Trashed: 1 | Page: 788075 Trashed: 1 | Page: 788102 Trashed: 1 | Page: 788103 Trashed: 1 | Page: 788104 Trashed: 1 | Page: 788105 Trashed: 1 | Page: 788324 Trashed: 1 | Page: 788405 Trashed: 1 | Page: 788406 Trashed: 1 | Page: 788408 Trashed: 1 | Page: 788514 Trashed: 1 | Page: 788598 Trashed: 1 | Total 92
Shader4: Page: 786639 Trashed: 1 | Page: 786755 Trashed: 1 | Page: 786856 Trashed: 1 | Page: 786892 Trashed: 1 | Page: 786944 Trashed: 2 | Page: 786945 Trashed: 3 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 3 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 3 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 3 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 2 | Page: 787000 Trashed: 3 | Page: 787001 Trashed: 1 | Page: 787002 Trashed: 2 | Page: 787003 Trashed: 2 | Page: 787005 Trashed: 2 | Page: 787006 Trashed: 3 | Page: 787007 Trashed: 2 | Page: 787010 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787759 Trashed: 1 | Page: 788027 Trashed: 1 | Page: 788078 Trashed: 1 | Page: 788106 Trashed: 1 | Page: 788107 Trashed: 1 | Page: 788108 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788409 Trashed: 1 | Page: 788518 Trashed: 1 | Total 92
Shader5: Page: 786756 Trashed: 1 | Page: 786857 Trashed: 1 | Page: 786944 Trashed: 2 | Page: 786945 Trashed: 3 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 3 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 3 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 3 | Page: 786957 Trashed: 2 | Page: 787000 Trashed: 3 | Page: 787001 Trashed: 2 | Page: 787002 Trashed: 2 | Page: 787003 Trashed: 2 | Page: 787004 Trashed: 1 | Page: 787005 Trashed: 4 | Page: 787007 Trashed: 4 | Page: 787010 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787313 Trashed: 1 | Page: 787737 Trashed: 1 | Page: 787946 Trashed: 1 | Page: 788030 Trashed: 1 | Page: 788108 Trashed: 1 | Page: 788109 Trashed: 1 | Page: 788110 Trashed: 1 | Page: 788111 Trashed: 1 | Page: 788162 Trashed: 1 | Page: 788330 Trashed: 1 | Page: 788412 Trashed: 1 | Page: 788413 Trashed: 1 | Page: 788414 Trashed: 1 | Total 92
Shader6: Page: 786757 Trashed: 1 | Page: 786858 Trashed: 1 | Page: 786894 Trashed: 1 | Page: 786944 Trashed: 2 | Page: 786945 Trashed: 3 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 1 | Page: 786948 Trashed: 3 | Page: 786949 Trashed: 3 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 3 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 3 | Page: 786956 Trashed: 3 | Page: 786957 Trashed: 2 | Page: 787000 Trashed: 3 | Page: 787001 Trashed: 1 | Page: 787002 Trashed: 2 | Page: 787003 Trashed: 3 | Page: 787005 Trashed: 3 | Page: 787006 Trashed: 3 | Page: 787007 Trashed: 2 | Page: 787010 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787346 Trashed: 1 | Page: 787740 Trashed: 1 | Page: 787866 Trashed: 1 | Page: 788033 Trashed: 1 | Page: 788112 Trashed: 1 | Page: 788113 Trashed: 1 | Page: 788114 Trashed: 1 | Page: 788249 Trashed: 1 | Page: 788333 Trashed: 1 | Page: 788414 Trashed: 1 | Page: 788415 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788910 Trashed: 1 | Total 90
Shader7: Page: 786642 Trashed: 1 | Page: 786758 Trashed: 1 | Page: 786859 Trashed: 1 | Page: 786895 Trashed: 1 | Page: 786944 Trashed: 1 | Page: 786945 Trashed: 4 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 1 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 3 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 1 | Page: 786952 Trashed: 4 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 3 | Page: 786957 Trashed: 2 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 2 | Page: 787002 Trashed: 3 | Page: 787003 Trashed: 1 | Page: 787004 Trashed: 3 | Page: 787005 Trashed: 2 | Page: 787006 Trashed: 3 | Page: 787007 Trashed: 2 | Page: 787010 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787743 Trashed: 1 | Page: 787769 Trashed: 1 | Page: 787952 Trashed: 1 | Page: 788036 Trashed: 1 | Page: 788115 Trashed: 1 | Page: 788116 Trashed: 1 | Page: 788417 Trashed: 1 | Page: 788418 Trashed: 1 | Page: 788528 Trashed: 1 | Total 82
Shader8: Page: 786759 Trashed: 1 | Page: 786896 Trashed: 1 | Page: 786944 Trashed: 2 | Page: 786945 Trashed: 3 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 3 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 3 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 3 | Page: 786957 Trashed: 2 | Page: 787000 Trashed: 3 | Page: 787002 Trashed: 4 | Page: 787003 Trashed: 1 | Page: 787004 Trashed: 3 | Page: 787005 Trashed: 4 | Page: 787006 Trashed: 3 | Page: 787007 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787872 Trashed: 1 | Page: 787955 Trashed: 1 | Page: 788039 Trashed: 1 | Page: 788087 Trashed: 1 | Page: 788118 Trashed: 1 | Page: 788119 Trashed: 1 | Page: 788120 Trashed: 1 | Page: 788255 Trashed: 1 | Page: 788529 Trashed: 1 | Total 90
Shader9: Page: 786760 Trashed: 1 | Page: 786861 Trashed: 1 | Page: 786944 Trashed: 2 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 3 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 3 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 3 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 3 | Page: 786957 Trashed: 2 | Page: 787000 Trashed: 3 | Page: 787001 Trashed: 2 | Page: 787002 Trashed: 2 | Page: 787003 Trashed: 2 | Page: 787004 Trashed: 2 | Page: 787005 Trashed: 2 | Page: 787006 Trashed: 1 | Page: 787007 Trashed: 2 | Page: 787011 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787958 Trashed: 1 | Page: 788042 Trashed: 1 | Page: 788120 Trashed: 1 | Page: 788121 Trashed: 1 | Page: 788122 Trashed: 1 | Page: 788123 Trashed: 1 | Page: 788258 Trashed: 1 | Page: 788424 Trashed: 1 | Page: 788425 Trashed: 1 | Page: 788449 Trashed: 1 | Total 85
Shader10: Page: 786618 Trashed: 1 | Page: 786761 Trashed: 1 | Page: 786817 Trashed: 1 | Page: 786862 Trashed: 1 | Page: 786898 Trashed: 1 | Page: 786944 Trashed: 1 | Page: 786945 Trashed: 3 | Page: 786946 Trashed: 3 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 3 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 1 | Page: 786952 Trashed: 3 | Page: 786953 Trashed: 3 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 3 | Page: 786957 Trashed: 2 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 1 | Page: 787002 Trashed: 2 | Page: 787003 Trashed: 2 | Page: 787004 Trashed: 2 | Page: 787005 Trashed: 3 | Page: 787006 Trashed: 1 | Page: 787007 Trashed: 4 | Page: 787011 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787695 Trashed: 1 | Page: 787961 Trashed: 1 | Page: 788045 Trashed: 1 | Page: 788093 Trashed: 1 | Page: 788124 Trashed: 1 | Page: 788125 Trashed: 1 | Page: 788126 Trashed: 1 | Page: 788261 Trashed: 1 | Page: 788294 Trashed: 1 | Page: 788377 Trashed: 1 | Page: 788429 Trashed: 1 | Page: 788535 Trashed: 1 | Total 89
Shader11: Page: 786762 Trashed: 1 | Page: 786863 Trashed: 1 | Page: 786944 Trashed: 1 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 3 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 1 | Page: 786949 Trashed: 4 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 1 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 3 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 1 | Page: 786956 Trashed: 4 | Page: 786957 Trashed: 2 | Page: 787000 Trashed: 3 | Page: 787001 Trashed: 2 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 2 | Page: 787004 Trashed: 4 | Page: 787006 Trashed: 2 | Page: 787007 Trashed: 3 | Page: 787011 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787881 Trashed: 1 | Page: 787912 Trashed: 1 | Page: 787964 Trashed: 1 | Page: 788048 Trashed: 1 | Page: 788127 Trashed: 1 | Page: 788128 Trashed: 1 | Page: 788129 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788430 Trashed: 1 | Total 85
Shader12: Page: 786663 Trashed: 1 | Page: 786763 Trashed: 1 | Page: 786864 Trashed: 1 | Page: 786944 Trashed: 2 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 3 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 3 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 3 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 3 | Page: 786957 Trashed: 2 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 2 | Page: 787002 Trashed: 2 | Page: 787003 Trashed: 1 | Page: 787004 Trashed: 3 | Page: 787006 Trashed: 4 | Page: 787007 Trashed: 3 | Page: 787008 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787831 Trashed: 1 | Page: 787967 Trashed: 1 | Page: 788051 Trashed: 1 | Page: 788099 Trashed: 1 | Page: 788130 Trashed: 1 | Page: 788131 Trashed: 1 | Page: 788183 Trashed: 1 | Page: 788432 Trashed: 1 | Total 87
Shader13: Page: 786764 Trashed: 1 | Page: 786792 Trashed: 1 | Page: 786865 Trashed: 1 | Page: 786873 Trashed: 1 | Page: 786944 Trashed: 2 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 3 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 3 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 3 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 3 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 3 | Page: 787002 Trashed: 2 | Page: 787003 Trashed: 3 | Page: 787004 Trashed: 2 | Page: 787005 Trashed: 2 | Page: 787006 Trashed: 3 | Page: 787007 Trashed: 1 | Page: 787008 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787803 Trashed: 1 | Page: 787970 Trashed: 1 | Page: 788054 Trashed: 1 | Page: 788102 Trashed: 1 | Page: 788133 Trashed: 1 | Page: 788134 Trashed: 1 | Page: 788135 Trashed: 1 | Page: 788186 Trashed: 1 | Page: 788218 Trashed: 1 | Page: 788270 Trashed: 1 | Page: 788436 Trashed: 1 | Page: 788438 Trashed: 1 | Page: 788459 Trashed: 1 | Total 93
Shader14: Page: 786566 Trashed: 1 | Page: 786866 Trashed: 1 | Page: 786944 Trashed: 2 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 3 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 1 | Page: 786949 Trashed: 3 | Page: 786950 Trashed: 3 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 3 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 1 | Page: 786956 Trashed: 3 | Page: 786957 Trashed: 3 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 3 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787004 Trashed: 3 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 2 | Page: 787007 Trashed: 2 | Page: 787008 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787370 Trashed: 1 | Page: 787454 Trashed: 1 | Page: 787540 Trashed: 1 | Page: 787806 Trashed: 1 | Page: 787973 Trashed: 1 | Page: 788057 Trashed: 1 | Page: 788090 Trashed: 1 | Page: 788105 Trashed: 1 | Page: 788189 Trashed: 1 | Page: 788440 Trashed: 1 | Page: 788441 Trashed: 1 | Total 85
Shader15: Page: 786944 Trashed: 2 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 4 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 1 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 3 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 4 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 1 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 3 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 3 | Page: 787002 Trashed: 3 | Page: 787003 Trashed: 2 | Page: 787004 Trashed: 2 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 2 | Page: 787007 Trashed: 2 | Page: 787008 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787343 Trashed: 1 | Page: 787457 Trashed: 1 | Page: 787521 Trashed: 1 | Page: 787767 Trashed: 1 | Page: 787809 Trashed: 1 | Page: 787892 Trashed: 1 | Page: 788192 Trashed: 1 | Page: 788360 Trashed: 1 | Total 82
Shader16: Page: 786740 Trashed: 1 | Page: 786904 Trashed: 1 | Page: 786944 Trashed: 2 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 3 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 3 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 3 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 3 | Page: 787000 Trashed: 3 | Page: 787001 Trashed: 2 | Page: 787002 Trashed: 2 | Page: 787003 Trashed: 3 | Page: 787004 Trashed: 1 | Page: 787005 Trashed: 3 | Page: 787006 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787008 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787812 Trashed: 1 | Page: 788060 Trashed: 1 | Page: 788061 Trashed: 1 | Page: 788062 Trashed: 1 | Page: 788063 Trashed: 1 | Page: 788195 Trashed: 1 | Page: 788279 Trashed: 1 | Page: 788444 Trashed: 1 | Page: 788553 Trashed: 1 | Total 87
Shader17: Page: 786741 Trashed: 1 | Page: 786944 Trashed: 2 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 3 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 3 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 3 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 3 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 2 | Page: 787002 Trashed: 3 | Page: 787003 Trashed: 2 | Page: 787004 Trashed: 1 | Page: 787005 Trashed: 3 | Page: 787006 Trashed: 1 | Page: 787007 Trashed: 2 | Page: 787008 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787265 Trashed: 1 | Page: 787379 Trashed: 1 | Page: 787773 Trashed: 1 | Page: 787815 Trashed: 1 | Page: 787983 Trashed: 1 | Page: 788063 Trashed: 1 | Page: 788064 Trashed: 1 | Page: 788065 Trashed: 1 | Page: 788066 Trashed: 1 | Page: 788114 Trashed: 1 | Page: 788198 Trashed: 1 | Total 86
Shader18: Page: 786742 Trashed: 1 | Page: 786944 Trashed: 2 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 3 | Page: 786947 Trashed: 3 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 3 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 3 | Page: 786954 Trashed: 3 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 3 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 3 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 3 | Page: 787004 Trashed: 2 | Page: 787005 Trashed: 2 | Page: 787007 Trashed: 2 | Page: 787008 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787901 Trashed: 1 | Page: 788068 Trashed: 1 | Page: 788069 Trashed: 1 | Page: 788201 Trashed: 1 | Total 76
Shader19: Page: 786743 Trashed: 1 | Page: 786907 Trashed: 1 | Page: 786944 Trashed: 2 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 3 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 1 | Page: 786950 Trashed: 4 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 3 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 1 | Page: 786957 Trashed: 4 | Page: 787000 Trashed: 4 | Page: 787001 Trashed: 2 | Page: 787002 Trashed: 2 | Page: 787003 Trashed: 2 | Page: 787004 Trashed: 2 | Page: 787005 Trashed: 3 | Page: 787006 Trashed: 1 | Page: 787007 Trashed: 2 | Page: 787008 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787821 Trashed: 1 | Page: 787904 Trashed: 1 | Page: 787989 Trashed: 1 | Page: 788070 Trashed: 1 | Page: 788071 Trashed: 1 | Page: 788072 Trashed: 1 | Page: 788204 Trashed: 1 | Page: 788563 Trashed: 1 | Total 86
Shader20: Page: 786744 Trashed: 1 | Page: 786944 Trashed: 2 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 3 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 3 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 3 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 3 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 3 | Page: 787002 Trashed: 2 | Page: 787003 Trashed: 3 | Page: 787004 Trashed: 2 | Page: 787005 Trashed: 3 | Page: 787007 Trashed: 3 | Page: 787008 Trashed: 1 | Page: 787009 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787304 Trashed: 1 | Page: 787824 Trashed: 1 | Page: 787907 Trashed: 1 | Page: 788073 Trashed: 1 | Page: 788074 Trashed: 1 | Page: 788075 Trashed: 1 | Page: 788123 Trashed: 1 | Page: 788207 Trashed: 1 | Total 85
Shader21: Page: 786909 Trashed: 1 | Page: 786944 Trashed: 3 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 3 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 3 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 3 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 2 | Page: 787000 Trashed: 2 | Page: 787002 Trashed: 2 | Page: 787003 Trashed: 1 | Page: 787004 Trashed: 2 | Page: 787005 Trashed: 3 | Page: 787006 Trashed: 2 | Page: 787007 Trashed: 3 | Page: 787009 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787493 Trashed: 1 | Page: 787910 Trashed: 1 | Page: 788243 Trashed: 1 | Page: 788378 Trashed: 1 | Page: 788568 Trashed: 1 | Total 77
Shader22: Page: 786745 Trashed: 1 | Page: 786944 Trashed: 3 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 3 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 1 | Page: 786950 Trashed: 3 | Page: 786951 Trashed: 3 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 3 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 1 | Page: 786957 Trashed: 3 | Page: 787000 Trashed: 3 | Page: 787001 Trashed: 2 | Page: 787002 Trashed: 3 | Page: 787003 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787005 Trashed: 3 | Page: 787006 Trashed: 3 | Page: 787007 Trashed: 3 | Page: 787009 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787310 Trashed: 1 | Page: 787800 Trashed: 1 | Page: 787830 Trashed: 1 | Page: 787913 Trashed: 1 | Page: 788076 Trashed: 1 | Page: 788077 Trashed: 1 | Page: 788078 Trashed: 1 | Page: 788213 Trashed: 1 | Page: 788381 Trashed: 1 | Total 87
Shader23: Page: 786746 Trashed: 1 | Page: 786944 Trashed: 3 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 4 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 1 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 3 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 1 | Page: 786954 Trashed: 4 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 1 | Page: 786957 Trashed: 2 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 3 | Page: 787002 Trashed: 2 | Page: 787003 Trashed: 2 | Page: 787004 Trashed: 1 | Page: 787005 Trashed: 4 | Page: 787006 Trashed: 3 | Page: 787007 Trashed: 1 | Page: 787009 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787916 Trashed: 1 | Page: 788079 Trashed: 1 | Page: 788080 Trashed: 1 | Page: 788081 Trashed: 1 | Page: 788300 Trashed: 1 | Total 84
Shader24: Page: 786594 Trashed: 1 | Page: 786747 Trashed: 1 | Page: 786944 Trashed: 3 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 3 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 3 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 3 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 2 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 2 | Page: 787002 Trashed: 3 | Page: 787003 Trashed: 1 | Page: 787004 Trashed: 3 | Page: 787005 Trashed: 2 | Page: 787006 Trashed: 2 | Page: 787007 Trashed: 2 | Page: 787009 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787624 Trashed: 1 | Page: 787836 Trashed: 1 | Page: 787919 Trashed: 1 | Page: 788081 Trashed: 1 | Page: 788082 Trashed: 1 | Page: 788083 Trashed: 1 | Page: 788084 Trashed: 1 | Page: 788135 Trashed: 1 | Total 87
Shader25: Page: 786748 Trashed: 1 | Page: 786849 Trashed: 1 | Page: 786913 Trashed: 1 | Page: 786944 Trashed: 3 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 3 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 3 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 3 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 2 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787002 Trashed: 4 | Page: 787003 Trashed: 1 | Page: 787004 Trashed: 2 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 3 | Page: 787007 Trashed: 2 | Page: 787009 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 788007 Trashed: 1 | Page: 788085 Trashed: 1 | Page: 788086 Trashed: 1 | Page: 788087 Trashed: 1 | Page: 788222 Trashed: 1 | Page: 788389 Trashed: 1 | Page: 788581 Trashed: 1 | Total 82
Shader26: Page: 786695 Trashed: 1 | Page: 786749 Trashed: 1 | Page: 786850 Trashed: 1 | Page: 786914 Trashed: 1 | Page: 786944 Trashed: 3 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 3 | Page: 786948 Trashed: 3 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 3 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 1 | Page: 786954 Trashed: 3 | Page: 786955 Trashed: 3 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 2 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 3 | Page: 787002 Trashed: 2 | Page: 787003 Trashed: 1 | Page: 787004 Trashed: 3 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 3 | Page: 787007 Trashed: 1 | Page: 787009 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787842 Trashed: 1 | Page: 787926 Trashed: 1 | Page: 788088 Trashed: 1 | Page: 788089 Trashed: 1 | Page: 788090 Trashed: 1 | Page: 788309 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788583 Trashed: 1 | Total 88
Shader27: Page: 786750 Trashed: 1 | Page: 786851 Trashed: 1 | Page: 786944 Trashed: 4 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 3 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 1 | Page: 786951 Trashed: 4 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 1 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 3 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 1 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 1 | Page: 787002 Trashed: 3 | Page: 787003 Trashed: 1 | Page: 787004 Trashed: 2 | Page: 787005 Trashed: 4 | Page: 787006 Trashed: 3 | Page: 787009 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 788012 Trashed: 1 | Page: 788091 Trashed: 1 | Page: 788092 Trashed: 1 | Page: 788093 Trashed: 1 | Page: 788394 Trashed: 1 | Page: 788420 Trashed: 1 | Total 80
Tlb_tot_thrash: 2405
========================================Page fault statistics==============================
Shader0: Page_table_access:8887 Page_hit: 2934 Page_miss: 5953 Page_hit_rate: 0.330145
Shader1: Page_table_access:8895 Page_hit: 2572 Page_miss: 6323 Page_hit_rate: 0.289151
Shader2: Page_table_access:8604 Page_hit: 2689 Page_miss: 5915 Page_hit_rate: 0.312529
Shader3: Page_table_access:8630 Page_hit: 2466 Page_miss: 6164 Page_hit_rate: 0.285747
Shader4: Page_table_access:8856 Page_hit: 2864 Page_miss: 5992 Page_hit_rate: 0.323397
Shader5: Page_table_access:8832 Page_hit: 2820 Page_miss: 6012 Page_hit_rate: 0.319293
Shader6: Page_table_access:8919 Page_hit: 2674 Page_miss: 6245 Page_hit_rate: 0.299809
Shader7: Page_table_access:8709 Page_hit: 2604 Page_miss: 6105 Page_hit_rate: 0.299001
Shader8: Page_table_access:8696 Page_hit: 2858 Page_miss: 5838 Page_hit_rate: 0.328657
Shader9: Page_table_access:8683 Page_hit: 2802 Page_miss: 5881 Page_hit_rate: 0.322700
Shader10: Page_table_access:8668 Page_hit: 2684 Page_miss: 5984 Page_hit_rate: 0.309645
Shader11: Page_table_access:8696 Page_hit: 2718 Page_miss: 5978 Page_hit_rate: 0.312557
Shader12: Page_table_access:8846 Page_hit: 2770 Page_miss: 6076 Page_hit_rate: 0.313136
Shader13: Page_table_access:8745 Page_hit: 2708 Page_miss: 6037 Page_hit_rate: 0.309663
Shader14: Page_table_access:9045 Page_hit: 2533 Page_miss: 6512 Page_hit_rate: 0.280044
Shader15: Page_table_access:8606 Page_hit: 2628 Page_miss: 5978 Page_hit_rate: 0.305368
Shader16: Page_table_access:8717 Page_hit: 2589 Page_miss: 6128 Page_hit_rate: 0.297006
Shader17: Page_table_access:8444 Page_hit: 2685 Page_miss: 5759 Page_hit_rate: 0.317977
Shader18: Page_table_access:8881 Page_hit: 2836 Page_miss: 6045 Page_hit_rate: 0.319333
Shader19: Page_table_access:8826 Page_hit: 2724 Page_miss: 6102 Page_hit_rate: 0.308634
Shader20: Page_table_access:8767 Page_hit: 2816 Page_miss: 5951 Page_hit_rate: 0.321205
Shader21: Page_table_access:8605 Page_hit: 2946 Page_miss: 5659 Page_hit_rate: 0.342359
Shader22: Page_table_access:8659 Page_hit: 2769 Page_miss: 5890 Page_hit_rate: 0.319783
Shader23: Page_table_access:8708 Page_hit: 2501 Page_miss: 6207 Page_hit_rate: 0.287207
Shader24: Page_table_access:8967 Page_hit: 2852 Page_miss: 6115 Page_hit_rate: 0.318055
Shader25: Page_table_access:8973 Page_hit: 3054 Page_miss: 5919 Page_hit_rate: 0.340354
Shader26: Page_table_access:8908 Page_hit: 3071 Page_miss: 5837 Page_hit_rate: 0.344746
Shader27: Page_table_access:8715 Page_hit: 2783 Page_miss: 5932 Page_hit_rate: 0.319334
Page_table_tot_access: 245487 Page_tot_hit: 76950, Page_tot_miss 168537, Page_tot_hit_rate: 0.313459 Page_tot_fault: 7687 Page_tot_pending: 160850
Total_memory_access_page_fault: 7687, Average_latency: 15397342.000000
========================================Page thrashing statistics==============================
Page_validate: 10130 Page_evict_dirty: 1626 Page_evict_not_dirty: 6349
Page: 786432 Thrashed: 4
Page: 786433 Thrashed: 4
Page: 786434 Thrashed: 5
Page: 786435 Thrashed: 5
Page: 786436 Thrashed: 5
Page: 786437 Thrashed: 4
Page: 786438 Thrashed: 5
Page: 786439 Thrashed: 5
Page: 786440 Thrashed: 5
Page: 786441 Thrashed: 4
Page: 786442 Thrashed: 4
Page: 786443 Thrashed: 5
Page: 786444 Thrashed: 4
Page: 786445 Thrashed: 4
Page: 786446 Thrashed: 5
Page: 786447 Thrashed: 5
Page: 786448 Thrashed: 5
Page: 786449 Thrashed: 5
Page: 786450 Thrashed: 5
Page: 786451 Thrashed: 5
Page: 786452 Thrashed: 4
Page: 786453 Thrashed: 5
Page: 786454 Thrashed: 5
Page: 786455 Thrashed: 5
Page: 786456 Thrashed: 5
Page: 786457 Thrashed: 4
Page: 786458 Thrashed: 4
Page: 786459 Thrashed: 4
Page: 786460 Thrashed: 4
Page: 786461 Thrashed: 4
Page: 786462 Thrashed: 3
Page: 786463 Thrashed: 4
Page: 786464 Thrashed: 3
Page: 786465 Thrashed: 4
Page: 786466 Thrashed: 3
Page: 786467 Thrashed: 4
Page: 786468 Thrashed: 4
Page: 786469 Thrashed: 4
Page: 786470 Thrashed: 4
Page: 786471 Thrashed: 4
Page: 786472 Thrashed: 3
Page: 786473 Thrashed: 3
Page: 786474 Thrashed: 3
Page: 786475 Thrashed: 3
Page: 786476 Thrashed: 4
Page: 786477 Thrashed: 4
Page: 786478 Thrashed: 3
Page: 786479 Thrashed: 4
Page: 786480 Thrashed: 3
Page: 786481 Thrashed: 3
Page: 786482 Thrashed: 3
Page: 786483 Thrashed: 4
Page: 786484 Thrashed: 4
Page: 786485 Thrashed: 3
Page: 786486 Thrashed: 4
Page: 786487 Thrashed: 3
Page: 786488 Thrashed: 2
Page: 786489 Thrashed: 2
Page: 786490 Thrashed: 3
Page: 786491 Thrashed: 3
Page: 786492 Thrashed: 2
Page: 786493 Thrashed: 3
Page: 786494 Thrashed: 2
Page: 786495 Thrashed: 2
Page: 786496 Thrashed: 4
Page: 786497 Thrashed: 2
Page: 786498 Thrashed: 3
Page: 786499 Thrashed: 2
Page: 786500 Thrashed: 2
Page: 786501 Thrashed: 2
Page: 786502 Thrashed: 4
Page: 786503 Thrashed: 3
Page: 786504 Thrashed: 3
Page: 786505 Thrashed: 4
Page: 786506 Thrashed: 2
Page: 786507 Thrashed: 2
Page: 786508 Thrashed: 3
Page: 786509 Thrashed: 2
Page: 786510 Thrashed: 2
Page: 786511 Thrashed: 3
Page: 786512 Thrashed: 2
Page: 786513 Thrashed: 3
Page: 786514 Thrashed: 3
Page: 786515 Thrashed: 3
Page: 786516 Thrashed: 3
Page: 786517 Thrashed: 3
Page: 786518 Thrashed: 2
Page: 786519 Thrashed: 3
Page: 786520 Thrashed: 3
Page: 786521 Thrashed: 3
Page: 786522 Thrashed: 2
Page: 786523 Thrashed: 3
Page: 786524 Thrashed: 2
Page: 786525 Thrashed: 3
Page: 786526 Thrashed: 2
Page: 786527 Thrashed: 3
Page: 786528 Thrashed: 3
Page: 786529 Thrashed: 3
Page: 786530 Thrashed: 3
Page: 786531 Thrashed: 3
Page: 786532 Thrashed: 2
Page: 786533 Thrashed: 3
Page: 786534 Thrashed: 3
Page: 786535 Thrashed: 3
Page: 786536 Thrashed: 3
Page: 786537 Thrashed: 2
Page: 786538 Thrashed: 2
Page: 786539 Thrashed: 3
Page: 786540 Thrashed: 3
Page: 786541 Thrashed: 3
Page: 786542 Thrashed: 3
Page: 786543 Thrashed: 3
Page: 786544 Thrashed: 5
Page: 786545 Thrashed: 4
Page: 786546 Thrashed: 3
Page: 786547 Thrashed: 4
Page: 786548 Thrashed: 4
Page: 786549 Thrashed: 4
Page: 786550 Thrashed: 4
Page: 786551 Thrashed: 4
Page: 786552 Thrashed: 4
Page: 786553 Thrashed: 4
Page: 786554 Thrashed: 5
Page: 786555 Thrashed: 4
Page: 786556 Thrashed: 5
Page: 786557 Thrashed: 4
Page: 786558 Thrashed: 4
Page: 786559 Thrashed: 4
Page: 786560 Thrashed: 3
Page: 786561 Thrashed: 4
Page: 786562 Thrashed: 3
Page: 786563 Thrashed: 4
Page: 786564 Thrashed: 4
Page: 786565 Thrashed: 5
Page: 786566 Thrashed: 4
Page: 786567 Thrashed: 4
Page: 786568 Thrashed: 3
Page: 786569 Thrashed: 4
Page: 786570 Thrashed: 5
Page: 786571 Thrashed: 3
Page: 786572 Thrashed: 3
Page: 786573 Thrashed: 4
Page: 786574 Thrashed: 4
Page: 786575 Thrashed: 3
Page: 786576 Thrashed: 4
Page: 786577 Thrashed: 4
Page: 786578 Thrashed: 4
Page: 786579 Thrashed: 3
Page: 786580 Thrashed: 5
Page: 786581 Thrashed: 3
Page: 786582 Thrashed: 4
Page: 786583 Thrashed: 4
Page: 786584 Thrashed: 3
Page: 786585 Thrashed: 4
Page: 786586 Thrashed: 5
Page: 786587 Thrashed: 4
Page: 786588 Thrashed: 3
Page: 786589 Thrashed: 4
Page: 786590 Thrashed: 3
Page: 786591 Thrashed: 3
Page: 786592 Thrashed: 4
Page: 786593 Thrashed: 3
Page: 786594 Thrashed: 3
Page: 786595 Thrashed: 4
Page: 786596 Thrashed: 5
Page: 786597 Thrashed: 4
Page: 786598 Thrashed: 4
Page: 786599 Thrashed: 4
Page: 786600 Thrashed: 3
Page: 786601 Thrashed: 2
Page: 786602 Thrashed: 3
Page: 786603 Thrashed: 3
Page: 786604 Thrashed: 3
Page: 786605 Thrashed: 3
Page: 786606 Thrashed: 2
Page: 786607 Thrashed: 3
Page: 786608 Thrashed: 3
Page: 786609 Thrashed: 3
Page: 786610 Thrashed: 4
Page: 786611 Thrashed: 3
Page: 786612 Thrashed: 4
Page: 786613 Thrashed: 4
Page: 786614 Thrashed: 4
Page: 786615 Thrashed: 3
Page: 786616 Thrashed: 3
Page: 786617 Thrashed: 4
Page: 786618 Thrashed: 3
Page: 786619 Thrashed: 3
Page: 786620 Thrashed: 4
Page: 786621 Thrashed: 4
Page: 786622 Thrashed: 4
Page: 786623 Thrashed: 3
Page: 786624 Thrashed: 4
Page: 786625 Thrashed: 4
Page: 786626 Thrashed: 4
Page: 786627 Thrashed: 4
Page: 786628 Thrashed: 3
Page: 786629 Thrashed: 3
Page: 786630 Thrashed: 3
Page: 786631 Thrashed: 3
Page: 786632 Thrashed: 3
Page: 786633 Thrashed: 3
Page: 786634 Thrashed: 3
Page: 786635 Thrashed: 2
Page: 786636 Thrashed: 2
Page: 786637 Thrashed: 3
Page: 786638 Thrashed: 3
Page: 786639 Thrashed: 2
Page: 786640 Thrashed: 3
Page: 786641 Thrashed: 2
Page: 786642 Thrashed: 2
Page: 786643 Thrashed: 3
Page: 786644 Thrashed: 3
Page: 786645 Thrashed: 3
Page: 786646 Thrashed: 3
Page: 786647 Thrashed: 3
Page: 786648 Thrashed: 3
Page: 786649 Thrashed: 3
Page: 786650 Thrashed: 3
Page: 786651 Thrashed: 3
Page: 786652 Thrashed: 3
Page: 786653 Thrashed: 3
Page: 786654 Thrashed: 2
Page: 786655 Thrashed: 4
Page: 786656 Thrashed: 4
Page: 786657 Thrashed: 3
Page: 786658 Thrashed: 4
Page: 786659 Thrashed: 3
Page: 786660 Thrashed: 5
Page: 786661 Thrashed: 5
Page: 786662 Thrashed: 4
Page: 786663 Thrashed: 4
Page: 786664 Thrashed: 4
Page: 786665 Thrashed: 5
Page: 786666 Thrashed: 4
Page: 786667 Thrashed: 4
Page: 786668 Thrashed: 4
Page: 786669 Thrashed: 4
Page: 786670 Thrashed: 3
Page: 786671 Thrashed: 4
Page: 786672 Thrashed: 4
Page: 786673 Thrashed: 4
Page: 786674 Thrashed: 4
Page: 786675 Thrashed: 4
Page: 786676 Thrashed: 4
Page: 786677 Thrashed: 4
Page: 786678 Thrashed: 5
Page: 786679 Thrashed: 5
Page: 786680 Thrashed: 5
Page: 786681 Thrashed: 5
Page: 786682 Thrashed: 4
Page: 786683 Thrashed: 4
Page: 786684 Thrashed: 5
Page: 786685 Thrashed: 5
Page: 786686 Thrashed: 4
Page: 786687 Thrashed: 5
Page: 786688 Thrashed: 4
Page: 786689 Thrashed: 4
Page: 786690 Thrashed: 3
Page: 786691 Thrashed: 3
Page: 786692 Thrashed: 4
Page: 786693 Thrashed: 5
Page: 786694 Thrashed: 4
Page: 786695 Thrashed: 4
Page: 786696 Thrashed: 5
Page: 786697 Thrashed: 4
Page: 786698 Thrashed: 5
Page: 786699 Thrashed: 5
Page: 786700 Thrashed: 5
Page: 786701 Thrashed: 4
Page: 786702 Thrashed: 5
Page: 786703 Thrashed: 5
Page: 786704 Thrashed: 5
Page: 786705 Thrashed: 4
Page: 786706 Thrashed: 5
Page: 786707 Thrashed: 4
Page: 786708 Thrashed: 4
Page: 786709 Thrashed: 5
Page: 786710 Thrashed: 3
Page: 786711 Thrashed: 3
Page: 786712 Thrashed: 3
Page: 786713 Thrashed: 3
Page: 786714 Thrashed: 3
Page: 786715 Thrashed: 4
Page: 786716 Thrashed: 4
Page: 786717 Thrashed: 5
Page: 786718 Thrashed: 3
Page: 786719 Thrashed: 3
Page: 786720 Thrashed: 5
Page: 786721 Thrashed: 3
Page: 786722 Thrashed: 3
Page: 786723 Thrashed: 3
Page: 786724 Thrashed: 3
Page: 786725 Thrashed: 4
Page: 786726 Thrashed: 3
Page: 786727 Thrashed: 4
Page: 786728 Thrashed: 4
Page: 786729 Thrashed: 3
Page: 786730 Thrashed: 4
Page: 786731 Thrashed: 4
Page: 786732 Thrashed: 4
Page: 786733 Thrashed: 4
Page: 786734 Thrashed: 3
Page: 786735 Thrashed: 4
Page: 786736 Thrashed: 4
Page: 786737 Thrashed: 4
Page: 786738 Thrashed: 4
Page: 786739 Thrashed: 3
Page: 786740 Thrashed: 3
Page: 786741 Thrashed: 2
Page: 786742 Thrashed: 3
Page: 786743 Thrashed: 3
Page: 786744 Thrashed: 2
Page: 786745 Thrashed: 3
Page: 786746 Thrashed: 3
Page: 786747 Thrashed: 2
Page: 786748 Thrashed: 3
Page: 786749 Thrashed: 3
Page: 786750 Thrashed: 3
Page: 786751 Thrashed: 2
Page: 786752 Thrashed: 2
Page: 786753 Thrashed: 2
Page: 786754 Thrashed: 2
Page: 786755 Thrashed: 3
Page: 786756 Thrashed: 2
Page: 786757 Thrashed: 3
Page: 786758 Thrashed: 3
Page: 786759 Thrashed: 2
Page: 786760 Thrashed: 3
Page: 786761 Thrashed: 3
Page: 786762 Thrashed: 3
Page: 786763 Thrashed: 3
Page: 786764 Thrashed: 3
Page: 786765 Thrashed: 3
Page: 786766 Thrashed: 5
Page: 786767 Thrashed: 5
Page: 786768 Thrashed: 5
Page: 786769 Thrashed: 5
Page: 786770 Thrashed: 5
Page: 786771 Thrashed: 5
Page: 786772 Thrashed: 5
Page: 786773 Thrashed: 5
Page: 786774 Thrashed: 5
Page: 786775 Thrashed: 4
Page: 786776 Thrashed: 4
Page: 786777 Thrashed: 4
Page: 786778 Thrashed: 5
Page: 786779 Thrashed: 4
Page: 786780 Thrashed: 5
Page: 786781 Thrashed: 5
Page: 786782 Thrashed: 5
Page: 786783 Thrashed: 5
Page: 786784 Thrashed: 4
Page: 786785 Thrashed: 5
Page: 786786 Thrashed: 4
Page: 786787 Thrashed: 4
Page: 786788 Thrashed: 5
Page: 786789 Thrashed: 4
Page: 786790 Thrashed: 5
Page: 786791 Thrashed: 4
Page: 786792 Thrashed: 4
Page: 786793 Thrashed: 4
Page: 786794 Thrashed: 4
Page: 786795 Thrashed: 4
Page: 786796 Thrashed: 5
Page: 786797 Thrashed: 4
Page: 786798 Thrashed: 5
Page: 786799 Thrashed: 5
Page: 786800 Thrashed: 4
Page: 786801 Thrashed: 5
Page: 786802 Thrashed: 4
Page: 786803 Thrashed: 4
Page: 786804 Thrashed: 5
Page: 786805 Thrashed: 5
Page: 786806 Thrashed: 5
Page: 786807 Thrashed: 5
Page: 786808 Thrashed: 5
Page: 786809 Thrashed: 4
Page: 786810 Thrashed: 5
Page: 786811 Thrashed: 4
Page: 786812 Thrashed: 5
Page: 786813 Thrashed: 4
Page: 786814 Thrashed: 4
Page: 786815 Thrashed: 4
Page: 786816 Thrashed: 5
Page: 786817 Thrashed: 4
Page: 786818 Thrashed: 4
Page: 786819 Thrashed: 5
Page: 786820 Thrashed: 5
Page: 786821 Thrashed: 4
Page: 786822 Thrashed: 3
Page: 786823 Thrashed: 4
Page: 786824 Thrashed: 3
Page: 786825 Thrashed: 3
Page: 786826 Thrashed: 3
Page: 786827 Thrashed: 3
Page: 786828 Thrashed: 2
Page: 786829 Thrashed: 2
Page: 786830 Thrashed: 3
Page: 786831 Thrashed: 3
Page: 786832 Thrashed: 3
Page: 786833 Thrashed: 3
Page: 786834 Thrashed: 4
Page: 786835 Thrashed: 3
Page: 786836 Thrashed: 3
Page: 786837 Thrashed: 3
Page: 786838 Thrashed: 3
Page: 786839 Thrashed: 3
Page: 786840 Thrashed: 3
Page: 786841 Thrashed: 3
Page: 786842 Thrashed: 3
Page: 786843 Thrashed: 3
Page: 786844 Thrashed: 3
Page: 786845 Thrashed: 2
Page: 786846 Thrashed: 3
Page: 786847 Thrashed: 2
Page: 786848 Thrashed: 3
Page: 786849 Thrashed: 2
Page: 786850 Thrashed: 2
Page: 786851 Thrashed: 2
Page: 786852 Thrashed: 2
Page: 786853 Thrashed: 3
Page: 786854 Thrashed: 3
Page: 786855 Thrashed: 3
Page: 786856 Thrashed: 3
Page: 786857 Thrashed: 3
Page: 786858 Thrashed: 2
Page: 786859 Thrashed: 2
Page: 786860 Thrashed: 3
Page: 786861 Thrashed: 3
Page: 786862 Thrashed: 2
Page: 786863 Thrashed: 3
Page: 786864 Thrashed: 3
Page: 786865 Thrashed: 3
Page: 786866 Thrashed: 2
Page: 786867 Thrashed: 3
Page: 786868 Thrashed: 3
Page: 786869 Thrashed: 3
Page: 786870 Thrashed: 3
Page: 786871 Thrashed: 3
Page: 786872 Thrashed: 3
Page: 786873 Thrashed: 4
Page: 786874 Thrashed: 4
Page: 786875 Thrashed: 5
Page: 786876 Thrashed: 5
Page: 786877 Thrashed: 6
Page: 786878 Thrashed: 6
Page: 786879 Thrashed: 6
Page: 786880 Thrashed: 5
Page: 786881 Thrashed: 5
Page: 786882 Thrashed: 6
Page: 786883 Thrashed: 5
Page: 786884 Thrashed: 6
Page: 786885 Thrashed: 6
Page: 786886 Thrashed: 6
Page: 786887 Thrashed: 6
Page: 786888 Thrashed: 6
Page: 786889 Thrashed: 6
Page: 786890 Thrashed: 5
Page: 786891 Thrashed: 5
Page: 786892 Thrashed: 5
Page: 786893 Thrashed: 6
Page: 786894 Thrashed: 5
Page: 786895 Thrashed: 5
Page: 786896 Thrashed: 5
Page: 786897 Thrashed: 6
Page: 786898 Thrashed: 5
Page: 786899 Thrashed: 6
Page: 786900 Thrashed: 6
Page: 786901 Thrashed: 5
Page: 786902 Thrashed: 6
Page: 786903 Thrashed: 6
Page: 786904 Thrashed: 5
Page: 786905 Thrashed: 6
Page: 786906 Thrashed: 6
Page: 786907 Thrashed: 5
Page: 786908 Thrashed: 6
Page: 786909 Thrashed: 5
Page: 786910 Thrashed: 5
Page: 786911 Thrashed: 6
Page: 786912 Thrashed: 5
Page: 786913 Thrashed: 5
Page: 786914 Thrashed: 5
Page: 786915 Thrashed: 5
Page: 786916 Thrashed: 6
Page: 786917 Thrashed: 6
Page: 786918 Thrashed: 6
Page: 786919 Thrashed: 5
Page: 786920 Thrashed: 6
Page: 786921 Thrashed: 6
Page: 786922 Thrashed: 6
Page: 786923 Thrashed: 6
Page: 786924 Thrashed: 6
Page: 786925 Thrashed: 5
Page: 786926 Thrashed: 6
Page: 786927 Thrashed: 5
Page: 786928 Thrashed: 6
Page: 786929 Thrashed: 6
Page: 786930 Thrashed: 5
Page: 786931 Thrashed: 6
Page: 786932 Thrashed: 6
Page: 786933 Thrashed: 5
Page: 786934 Thrashed: 6
Page: 786935 Thrashed: 5
Page: 786936 Thrashed: 5
Page: 786937 Thrashed: 4
Page: 786938 Thrashed: 4
Page: 786939 Thrashed: 5
Page: 786940 Thrashed: 4
Page: 786941 Thrashed: 6
Page: 786942 Thrashed: 4
Page: 786944 Thrashed: 5
Page: 786945 Thrashed: 5
Page: 786946 Thrashed: 5
Page: 786947 Thrashed: 5
Page: 786948 Thrashed: 5
Page: 786949 Thrashed: 5
Page: 786950 Thrashed: 5
Page: 786951 Thrashed: 5
Page: 786952 Thrashed: 5
Page: 786953 Thrashed: 5
Page: 786954 Thrashed: 5
Page: 786955 Thrashed: 5
Page: 786956 Thrashed: 5
Page: 786957 Thrashed: 5
Page: 787000 Thrashed: 4
Page: 787001 Thrashed: 4
Page: 787002 Thrashed: 4
Page: 787003 Thrashed: 4
Page: 787004 Thrashed: 4
Page: 787005 Thrashed: 4
Page: 787006 Thrashed: 4
Page: 787007 Thrashed: 4
Page: 787008 Thrashed: 1
Page: 787009 Thrashed: 1
Page: 787010 Thrashed: 1
Page: 787011 Thrashed: 1
Page: 787012 Thrashed: 1
Page: 787013 Thrashed: 1
Page: 787015 Thrashed: 1
Page: 787017 Thrashed: 1
Page: 787018 Thrashed: 1
Page: 787019 Thrashed: 1
Page: 787020 Thrashed: 1
Page: 787021 Thrashed: 1
Page: 787022 Thrashed: 1
Page: 787023 Thrashed: 1
Page: 787024 Thrashed: 1
Page: 787025 Thrashed: 1
Page: 787026 Thrashed: 1
Page: 787027 Thrashed: 1
Page: 787028 Thrashed: 1
Page: 787029 Thrashed: 1
Page: 787030 Thrashed: 1
Page: 787031 Thrashed: 1
Page: 787032 Thrashed: 1
Page: 787033 Thrashed: 1
Page: 787034 Thrashed: 1
Page: 787035 Thrashed: 1
Page: 787036 Thrashed: 1
Page: 787037 Thrashed: 1
Page: 787038 Thrashed: 1
Page: 787039 Thrashed: 1
Page: 787040 Thrashed: 1
Page: 787041 Thrashed: 1
Page: 787042 Thrashed: 1
Page: 787043 Thrashed: 1
Page: 787044 Thrashed: 1
Page: 787045 Thrashed: 1
Page: 787046 Thrashed: 1
Page: 787047 Thrashed: 1
Page: 787048 Thrashed: 1
Page: 787050 Thrashed: 1
Page: 787051 Thrashed: 1
Page: 787052 Thrashed: 1
Page: 787053 Thrashed: 1
Page: 787054 Thrashed: 1
Page: 787055 Thrashed: 1
Page: 787056 Thrashed: 1
Page: 787057 Thrashed: 1
Page: 787058 Thrashed: 1
Page: 787059 Thrashed: 1
Page: 787060 Thrashed: 1
Page: 787061 Thrashed: 1
Page: 787062 Thrashed: 1
Page: 787063 Thrashed: 1
Page: 787064 Thrashed: 1
Page: 787065 Thrashed: 1
Page: 787066 Thrashed: 1
Page: 787067 Thrashed: 1
Page: 787068 Thrashed: 1
Page: 787069 Thrashed: 1
Page: 787070 Thrashed: 1
Page: 787136 Thrashed: 4
Page: 787137 Thrashed: 5
Page: 787138 Thrashed: 4
Page: 787139 Thrashed: 5
Page: 787140 Thrashed: 4
Page: 787141 Thrashed: 4
Page: 787142 Thrashed: 5
Page: 787143 Thrashed: 5
Page: 787144 Thrashed: 5
Page: 787145 Thrashed: 5
Page: 787146 Thrashed: 5
Page: 787147 Thrashed: 5
Page: 787148 Thrashed: 5
Page: 787149 Thrashed: 5
Page: 787150 Thrashed: 5
Page: 787151 Thrashed: 5
Page: 787152 Thrashed: 4
Page: 787153 Thrashed: 4
Page: 787154 Thrashed: 5
Page: 787155 Thrashed: 4
Page: 787156 Thrashed: 5
Page: 787157 Thrashed: 4
Page: 787158 Thrashed: 5
Page: 787159 Thrashed: 5
Page: 787160 Thrashed: 4
Page: 787161 Thrashed: 4
Page: 787162 Thrashed: 4
Page: 787163 Thrashed: 4
Page: 787164 Thrashed: 4
Page: 787165 Thrashed: 4
Page: 787166 Thrashed: 5
Page: 787167 Thrashed: 4
Page: 787168 Thrashed: 4
Page: 787169 Thrashed: 4
Page: 787170 Thrashed: 4
Page: 787171 Thrashed: 4
Page: 787172 Thrashed: 4
Page: 787173 Thrashed: 4
Page: 787174 Thrashed: 4
Page: 787175 Thrashed: 5
Page: 787176 Thrashed: 4
Page: 787177 Thrashed: 4
Page: 787178 Thrashed: 4
Page: 787179 Thrashed: 4
Page: 787180 Thrashed: 4
Page: 787181 Thrashed: 5
Page: 787182 Thrashed: 4
Page: 787183 Thrashed: 5
Page: 787184 Thrashed: 5
Page: 787185 Thrashed: 5
Page: 787186 Thrashed: 5
Page: 787187 Thrashed: 5
Page: 787188 Thrashed: 5
Page: 787189 Thrashed: 5
Page: 787190 Thrashed: 5
Page: 787191 Thrashed: 5
Page: 787192 Thrashed: 5
Page: 787193 Thrashed: 5
Page: 787194 Thrashed: 5
Page: 787195 Thrashed: 5
Page: 787196 Thrashed: 4
Page: 787197 Thrashed: 5
Page: 787198 Thrashed: 5
Page: 787199 Thrashed: 5
Page: 787200 Thrashed: 4
Page: 787201 Thrashed: 4
Page: 787202 Thrashed: 5
Page: 787203 Thrashed: 4
Page: 787204 Thrashed: 4
Page: 787205 Thrashed: 4
Page: 787206 Thrashed: 4
Page: 787207 Thrashed: 4
Page: 787208 Thrashed: 5
Page: 787209 Thrashed: 4
Page: 787210 Thrashed: 5
Page: 787211 Thrashed: 4
Page: 787212 Thrashed: 5
Page: 787213 Thrashed: 4
Page: 787214 Thrashed: 4
Page: 787215 Thrashed: 4
Page: 787216 Thrashed: 4
Page: 787217 Thrashed: 5
Page: 787218 Thrashed: 4
Page: 787219 Thrashed: 4
Page: 787220 Thrashed: 3
Page: 787221 Thrashed: 4
Page: 787222 Thrashed: 3
Page: 787223 Thrashed: 4
Page: 787224 Thrashed: 4
Page: 787225 Thrashed: 4
Page: 787226 Thrashed: 4
Page: 787227 Thrashed: 4
Page: 787228 Thrashed: 4
Page: 787229 Thrashed: 4
Page: 787230 Thrashed: 3
Page: 787231 Thrashed: 3
Page: 787232 Thrashed: 4
Page: 787233 Thrashed: 3
Page: 787234 Thrashed: 3
Page: 787235 Thrashed: 4
Page: 787236 Thrashed: 4
Page: 787237 Thrashed: 3
Page: 787238 Thrashed: 4
Page: 787239 Thrashed: 3
Page: 787240 Thrashed: 3
Page: 787241 Thrashed: 4
Page: 787242 Thrashed: 3
Page: 787243 Thrashed: 4
Page: 787244 Thrashed: 3
Page: 787245 Thrashed: 4
Page: 787246 Thrashed: 3
Page: 787247 Thrashed: 4
Page: 787248 Thrashed: 4
Page: 787249 Thrashed: 4
Page: 787250 Thrashed: 4
Page: 787251 Thrashed: 5
Page: 787252 Thrashed: 4
Page: 787253 Thrashed: 4
Page: 787254 Thrashed: 5
Page: 787255 Thrashed: 4
Page: 787256 Thrashed: 4
Page: 787257 Thrashed: 3
Page: 787258 Thrashed: 3
Page: 787259 Thrashed: 3
Page: 787260 Thrashed: 3
Page: 787261 Thrashed: 4
Page: 787262 Thrashed: 4
Page: 787263 Thrashed: 3
Page: 787264 Thrashed: 3
Page: 787265 Thrashed: 4
Page: 787266 Thrashed: 4
Page: 787267 Thrashed: 3
Page: 787268 Thrashed: 4
Page: 787269 Thrashed: 4
Page: 787270 Thrashed: 4
Page: 787271 Thrashed: 4
Page: 787272 Thrashed: 3
Page: 787273 Thrashed: 4
Page: 787274 Thrashed: 3
Page: 787275 Thrashed: 4
Page: 787276 Thrashed: 4
Page: 787277 Thrashed: 4
Page: 787278 Thrashed: 4
Page: 787279 Thrashed: 4
Page: 787280 Thrashed: 4
Page: 787281 Thrashed: 4
Page: 787282 Thrashed: 3
Page: 787283 Thrashed: 5
Page: 787284 Thrashed: 4
Page: 787285 Thrashed: 4
Page: 787286 Thrashed: 4
Page: 787287 Thrashed: 4
Page: 787288 Thrashed: 4
Page: 787289 Thrashed: 3
Page: 787290 Thrashed: 4
Page: 787291 Thrashed: 4
Page: 787292 Thrashed: 4
Page: 787293 Thrashed: 4
Page: 787294 Thrashed: 4
Page: 787295 Thrashed: 5
Page: 787296 Thrashed: 4
Page: 787297 Thrashed: 4
Page: 787298 Thrashed: 4
Page: 787299 Thrashed: 4
Page: 787300 Thrashed: 4
Page: 787301 Thrashed: 4
Page: 787302 Thrashed: 4
Page: 787303 Thrashed: 4
Page: 787304 Thrashed: 3
Page: 787305 Thrashed: 3
Page: 787306 Thrashed: 3
Page: 787307 Thrashed: 2
Page: 787308 Thrashed: 3
Page: 787309 Thrashed: 3
Page: 787310 Thrashed: 3
Page: 787311 Thrashed: 3
Page: 787312 Thrashed: 3
Page: 787313 Thrashed: 4
Page: 787314 Thrashed: 3
Page: 787315 Thrashed: 3
Page: 787316 Thrashed: 3
Page: 787317 Thrashed: 2
Page: 787318 Thrashed: 2
Page: 787319 Thrashed: 2
Page: 787320 Thrashed: 3
Page: 787321 Thrashed: 3
Page: 787322 Thrashed: 2
Page: 787323 Thrashed: 3
Page: 787324 Thrashed: 3
Page: 787325 Thrashed: 2
Page: 787326 Thrashed: 2
Page: 787327 Thrashed: 2
Page: 787328 Thrashed: 4
Page: 787329 Thrashed: 3
Page: 787330 Thrashed: 3
Page: 787331 Thrashed: 3
Page: 787332 Thrashed: 3
Page: 787333 Thrashed: 3
Page: 787334 Thrashed: 3
Page: 787335 Thrashed: 3
Page: 787336 Thrashed: 3
Page: 787337 Thrashed: 3
Page: 787338 Thrashed: 2
Page: 787339 Thrashed: 3
Page: 787340 Thrashed: 3
Page: 787341 Thrashed: 2
Page: 787342 Thrashed: 2
Page: 787343 Thrashed: 3
Page: 787344 Thrashed: 3
Page: 787345 Thrashed: 3
Page: 787346 Thrashed: 3
Page: 787347 Thrashed: 3
Page: 787348 Thrashed: 4
Page: 787349 Thrashed: 3
Page: 787350 Thrashed: 3
Page: 787351 Thrashed: 3
Page: 787352 Thrashed: 2
Page: 787353 Thrashed: 2
Page: 787354 Thrashed: 2
Page: 787355 Thrashed: 2
Page: 787356 Thrashed: 4
Page: 787357 Thrashed: 4
Page: 787358 Thrashed: 3
Page: 787359 Thrashed: 3
Page: 787360 Thrashed: 3
Page: 787361 Thrashed: 2
Page: 787362 Thrashed: 2
Page: 787363 Thrashed: 2
Page: 787364 Thrashed: 2
Page: 787365 Thrashed: 3
Page: 787366 Thrashed: 3
Page: 787367 Thrashed: 3
Page: 787368 Thrashed: 3
Page: 787369 Thrashed: 3
Page: 787370 Thrashed: 3
Page: 787371 Thrashed: 3
Page: 787372 Thrashed: 4
Page: 787373 Thrashed: 4
Page: 787374 Thrashed: 4
Page: 787375 Thrashed: 4
Page: 787376 Thrashed: 3
Page: 787377 Thrashed: 3
Page: 787378 Thrashed: 3
Page: 787379 Thrashed: 2
Page: 787380 Thrashed: 2
Page: 787381 Thrashed: 2
Page: 787382 Thrashed: 3
Page: 787383 Thrashed: 3
Page: 787384 Thrashed: 3
Page: 787385 Thrashed: 3
Page: 787386 Thrashed: 3
Page: 787387 Thrashed: 3
Page: 787388 Thrashed: 2
Page: 787389 Thrashed: 3
Page: 787390 Thrashed: 3
Page: 787391 Thrashed: 3
Page: 787392 Thrashed: 3
Page: 787393 Thrashed: 3
Page: 787394 Thrashed: 3
Page: 787395 Thrashed: 3
Page: 787396 Thrashed: 3
Page: 787397 Thrashed: 3
Page: 787398 Thrashed: 3
Page: 787399 Thrashed: 3
Page: 787400 Thrashed: 2
Page: 787401 Thrashed: 2
Page: 787402 Thrashed: 2
Page: 787403 Thrashed: 2
Page: 787404 Thrashed: 2
Page: 787405 Thrashed: 2
Page: 787406 Thrashed: 2
Page: 787407 Thrashed: 3
Page: 787408 Thrashed: 3
Page: 787409 Thrashed: 3
Page: 787410 Thrashed: 3
Page: 787411 Thrashed: 3
Page: 787412 Thrashed: 3
Page: 787413 Thrashed: 3
Page: 787414 Thrashed: 3
Page: 787415 Thrashed: 3
Page: 787416 Thrashed: 3
Page: 787417 Thrashed: 3
Page: 787418 Thrashed: 3
Page: 787419 Thrashed: 3
Page: 787420 Thrashed: 3
Page: 787421 Thrashed: 1
Page: 787422 Thrashed: 2
Page: 787423 Thrashed: 2
Page: 787424 Thrashed: 3
Page: 787425 Thrashed: 4
Page: 787426 Thrashed: 3
Page: 787427 Thrashed: 4
Page: 787428 Thrashed: 3
Page: 787429 Thrashed: 4
Page: 787430 Thrashed: 3
Page: 787431 Thrashed: 3
Page: 787432 Thrashed: 3
Page: 787433 Thrashed: 3
Page: 787434 Thrashed: 4
Page: 787435 Thrashed: 3
Page: 787436 Thrashed: 3
Page: 787437 Thrashed: 3
Page: 787438 Thrashed: 3
Page: 787439 Thrashed: 3
Page: 787440 Thrashed: 3
Page: 787441 Thrashed: 3
Page: 787442 Thrashed: 3
Page: 787443 Thrashed: 3
Page: 787444 Thrashed: 2
Page: 787445 Thrashed: 3
Page: 787446 Thrashed: 3
Page: 787447 Thrashed: 3
Page: 787448 Thrashed: 3
Page: 787449 Thrashed: 3
Page: 787450 Thrashed: 3
Page: 787451 Thrashed: 1
Page: 787452 Thrashed: 2
Page: 787453 Thrashed: 2
Page: 787454 Thrashed: 2
Page: 787455 Thrashed: 2
Page: 787456 Thrashed: 3
Page: 787457 Thrashed: 2
Page: 787458 Thrashed: 3
Page: 787459 Thrashed: 3
Page: 787460 Thrashed: 3
Page: 787461 Thrashed: 3
Page: 787462 Thrashed: 3
Page: 787463 Thrashed: 4
Page: 787464 Thrashed: 3
Page: 787465 Thrashed: 4
Page: 787466 Thrashed: 3
Page: 787467 Thrashed: 4
Page: 787468 Thrashed: 3
Page: 787469 Thrashed: 3
Page: 787470 Thrashed: 3
Page: 787471 Thrashed: 4
Page: 787473 Thrashed: 4
Page: 787474 Thrashed: 5
Page: 787475 Thrashed: 4
Page: 787476 Thrashed: 4
Page: 787477 Thrashed: 4
Page: 787478 Thrashed: 3
Page: 787479 Thrashed: 4
Page: 787480 Thrashed: 3
Page: 787481 Thrashed: 4
Page: 787482 Thrashed: 4
Page: 787483 Thrashed: 5
Page: 787484 Thrashed: 4
Page: 787485 Thrashed: 4
Page: 787486 Thrashed: 4
Page: 787487 Thrashed: 4
Page: 787488 Thrashed: 4
Page: 787489 Thrashed: 4
Page: 787490 Thrashed: 5
Page: 787491 Thrashed: 4
Page: 787492 Thrashed: 5
Page: 787493 Thrashed: 5
Page: 787494 Thrashed: 5
Page: 787495 Thrashed: 4
Page: 787496 Thrashed: 4
Page: 787497 Thrashed: 5
Page: 787498 Thrashed: 5
Page: 787499 Thrashed: 4
Page: 787500 Thrashed: 5
Page: 787501 Thrashed: 5
Page: 787502 Thrashed: 5
Page: 787503 Thrashed: 5
Page: 787504 Thrashed: 4
Page: 787505 Thrashed: 4
Page: 787506 Thrashed: 4
Page: 787507 Thrashed: 4
Page: 787508 Thrashed: 4
Page: 787509 Thrashed: 4
Page: 787510 Thrashed: 4
Page: 787511 Thrashed: 4
Page: 787512 Thrashed: 4
Page: 787513 Thrashed: 4
Page: 787514 Thrashed: 4
Page: 787515 Thrashed: 5
Page: 787516 Thrashed: 4
Page: 787517 Thrashed: 4
Page: 787518 Thrashed: 5
Page: 787519 Thrashed: 4
Page: 787520 Thrashed: 4
Page: 787521 Thrashed: 4
Page: 787522 Thrashed: 4
Page: 787523 Thrashed: 4
Page: 787524 Thrashed: 5
Page: 787525 Thrashed: 4
Page: 787526 Thrashed: 4
Page: 787527 Thrashed: 4
Page: 787528 Thrashed: 4
Page: 787529 Thrashed: 4
Page: 787530 Thrashed: 4
Page: 787531 Thrashed: 4
Page: 787532 Thrashed: 4
Page: 787533 Thrashed: 5
Page: 787534 Thrashed: 4
Page: 787535 Thrashed: 4
Page: 787536 Thrashed: 4
Page: 787537 Thrashed: 4
Page: 787538 Thrashed: 4
Page: 787539 Thrashed: 5
Page: 787540 Thrashed: 4
Page: 787541 Thrashed: 5
Page: 787542 Thrashed: 4
Page: 787543 Thrashed: 5
Page: 787544 Thrashed: 4
Page: 787545 Thrashed: 4
Page: 787546 Thrashed: 5
Page: 787547 Thrashed: 3
Page: 787548 Thrashed: 4
Page: 787549 Thrashed: 4
Page: 787550 Thrashed: 5
Page: 787551 Thrashed: 4
Page: 787552 Thrashed: 4
Page: 787553 Thrashed: 5
Page: 787554 Thrashed: 4
Page: 787555 Thrashed: 4
Page: 787556 Thrashed: 4
Page: 787557 Thrashed: 4
Page: 787558 Thrashed: 4
Page: 787559 Thrashed: 4
Page: 787560 Thrashed: 4
Page: 787561 Thrashed: 4
Page: 787562 Thrashed: 4
Page: 787563 Thrashed: 4
Page: 787564 Thrashed: 4
Page: 787565 Thrashed: 4
Page: 787566 Thrashed: 4
Page: 787567 Thrashed: 4
Page: 787568 Thrashed: 4
Page: 787569 Thrashed: 4
Page: 787570 Thrashed: 4
Page: 787571 Thrashed: 4
Page: 787572 Thrashed: 4
Page: 787573 Thrashed: 4
Page: 787574 Thrashed: 4
Page: 787575 Thrashed: 4
Page: 787576 Thrashed: 4
Page: 787577 Thrashed: 4
Page: 787578 Thrashed: 4
Page: 787579 Thrashed: 4
Page: 787580 Thrashed: 4
Page: 787581 Thrashed: 4
Page: 787582 Thrashed: 4
Page: 787583 Thrashed: 4
Page: 787584 Thrashed: 4
Page: 787585 Thrashed: 4
Page: 787586 Thrashed: 4
Page: 787587 Thrashed: 4
Page: 787588 Thrashed: 4
Page: 787589 Thrashed: 4
Page: 787590 Thrashed: 4
Page: 787591 Thrashed: 4
Page: 787592 Thrashed: 4
Page: 787593 Thrashed: 4
Page: 787594 Thrashed: 4
Page: 787595 Thrashed: 4
Page: 787596 Thrashed: 4
Page: 787597 Thrashed: 4
Page: 787598 Thrashed: 4
Page: 787599 Thrashed: 4
Page: 787600 Thrashed: 4
Page: 787601 Thrashed: 4
Page: 787602 Thrashed: 4
Page: 787603 Thrashed: 4
Page: 787604 Thrashed: 4
Page: 787605 Thrashed: 4
Page: 787606 Thrashed: 4
Page: 787607 Thrashed: 4
Page: 787608 Thrashed: 4
Page: 787609 Thrashed: 4
Page: 787610 Thrashed: 4
Page: 787611 Thrashed: 4
Page: 787612 Thrashed: 4
Page: 787613 Thrashed: 4
Page: 787614 Thrashed: 4
Page: 787615 Thrashed: 4
Page: 787616 Thrashed: 4
Page: 787617 Thrashed: 4
Page: 787618 Thrashed: 4
Page: 787619 Thrashed: 4
Page: 787620 Thrashed: 4
Page: 787621 Thrashed: 4
Page: 787622 Thrashed: 4
Page: 787623 Thrashed: 4
Page: 787624 Thrashed: 4
Page: 787625 Thrashed: 4
Page: 787626 Thrashed: 4
Page: 787627 Thrashed: 4
Page: 787628 Thrashed: 4
Page: 787629 Thrashed: 4
Page: 787630 Thrashed: 4
Page: 787631 Thrashed: 4
Page: 787632 Thrashed: 4
Page: 787633 Thrashed: 4
Page: 787634 Thrashed: 4
Page: 787635 Thrashed: 4
Page: 787636 Thrashed: 4
Page: 787637 Thrashed: 4
Page: 787638 Thrashed: 4
Page: 787639 Thrashed: 4
Page: 787640 Thrashed: 4
Page: 787641 Thrashed: 3
Page: 787642 Thrashed: 3
Page: 787643 Thrashed: 3
Page: 787644 Thrashed: 3
Page: 787645 Thrashed: 3
Page: 787646 Thrashed: 3
Page: 787647 Thrashed: 3
Page: 787648 Thrashed: 3
Page: 787649 Thrashed: 3
Page: 787650 Thrashed: 3
Page: 787651 Thrashed: 3
Page: 787652 Thrashed: 3
Page: 787653 Thrashed: 2
Page: 787654 Thrashed: 3
Page: 787655 Thrashed: 3
Page: 787656 Thrashed: 4
Page: 787657 Thrashed: 3
Page: 787658 Thrashed: 3
Page: 787659 Thrashed: 2
Page: 787660 Thrashed: 2
Page: 787661 Thrashed: 2
Page: 787662 Thrashed: 2
Page: 787663 Thrashed: 3
Page: 787664 Thrashed: 3
Page: 787665 Thrashed: 3
Page: 787666 Thrashed: 3
Page: 787667 Thrashed: 3
Page: 787668 Thrashed: 4
Page: 787669 Thrashed: 2
Page: 787670 Thrashed: 2
Page: 787671 Thrashed: 4
Page: 787672 Thrashed: 3
Page: 787673 Thrashed: 3
Page: 787674 Thrashed: 3
Page: 787675 Thrashed: 3
Page: 787676 Thrashed: 3
Page: 787677 Thrashed: 3
Page: 787678 Thrashed: 3
Page: 787679 Thrashed: 3
Page: 787680 Thrashed: 3
Page: 787681 Thrashed: 3
Page: 787682 Thrashed: 3
Page: 787683 Thrashed: 3
Page: 787684 Thrashed: 3
Page: 787685 Thrashed: 3
Page: 787686 Thrashed: 4
Page: 787687 Thrashed: 3
Page: 787688 Thrashed: 2
Page: 787689 Thrashed: 2
Page: 787690 Thrashed: 2
Page: 787691 Thrashed: 2
Page: 787692 Thrashed: 2
Page: 787693 Thrashed: 3
Page: 787694 Thrashed: 3
Page: 787695 Thrashed: 3
Page: 787696 Thrashed: 3
Page: 787697 Thrashed: 3
Page: 787698 Thrashed: 2
Page: 787699 Thrashed: 2
Page: 787700 Thrashed: 2
Page: 787701 Thrashed: 3
Page: 787702 Thrashed: 3
Page: 787703 Thrashed: 3
Page: 787704 Thrashed: 3
Page: 787705 Thrashed: 3
Page: 787706 Thrashed: 3
Page: 787707 Thrashed: 2
Page: 787708 Thrashed: 3
Page: 787709 Thrashed: 3
Page: 787710 Thrashed: 3
Page: 787711 Thrashed: 2
Page: 787712 Thrashed: 2
Page: 787713 Thrashed: 2
Page: 787714 Thrashed: 4
Page: 787715 Thrashed: 4
Page: 787716 Thrashed: 3
Page: 787717 Thrashed: 3
Page: 787718 Thrashed: 3
Page: 787719 Thrashed: 3
Page: 787720 Thrashed: 3
Page: 787721 Thrashed: 3
Page: 787722 Thrashed: 2
Page: 787723 Thrashed: 3
Page: 787724 Thrashed: 3
Page: 787725 Thrashed: 2
Page: 787726 Thrashed: 2
Page: 787727 Thrashed: 2
Page: 787728 Thrashed: 2
Page: 787729 Thrashed: 2
Page: 787730 Thrashed: 2
Page: 787731 Thrashed: 2
Page: 787732 Thrashed: 2
Page: 787733 Thrashed: 2
Page: 787734 Thrashed: 2
Page: 787735 Thrashed: 2
Page: 787736 Thrashed: 2
Page: 787737 Thrashed: 2
Page: 787738 Thrashed: 2
Page: 787739 Thrashed: 2
Page: 787740 Thrashed: 2
Page: 787741 Thrashed: 3
Page: 787742 Thrashed: 3
Page: 787743 Thrashed: 2
Page: 787744 Thrashed: 3
Page: 787745 Thrashed: 3
Page: 787746 Thrashed: 3
Page: 787747 Thrashed: 3
Page: 787748 Thrashed: 3
Page: 787749 Thrashed: 2
Page: 787750 Thrashed: 2
Page: 787751 Thrashed: 2
Page: 787752 Thrashed: 2
Page: 787753 Thrashed: 3
Page: 787754 Thrashed: 3
Page: 787755 Thrashed: 3
Page: 787756 Thrashed: 3
Page: 787757 Thrashed: 3
Page: 787758 Thrashed: 3
Page: 787759 Thrashed: 3
Page: 787760 Thrashed: 3
Page: 787761 Thrashed: 3
Page: 787762 Thrashed: 3
Page: 787763 Thrashed: 3
Page: 787764 Thrashed: 1
Page: 787765 Thrashed: 2
Page: 787766 Thrashed: 2
Page: 787767 Thrashed: 2
Page: 787768 Thrashed: 2
Page: 787769 Thrashed: 2
Page: 787770 Thrashed: 1
Page: 787771 Thrashed: 3
Page: 787772 Thrashed: 3
Page: 787773 Thrashed: 3
Page: 787774 Thrashed: 2
Page: 787775 Thrashed: 3
Page: 787776 Thrashed: 2
Page: 787777 Thrashed: 2
Page: 787778 Thrashed: 2
Page: 787779 Thrashed: 2
Page: 787780 Thrashed: 2
Page: 787781 Thrashed: 2
Page: 787782 Thrashed: 2
Page: 787783 Thrashed: 2
Page: 787784 Thrashed: 2
Page: 787785 Thrashed: 2
Page: 787786 Thrashed: 2
Page: 787787 Thrashed: 2
Page: 787788 Thrashed: 2
Page: 787789 Thrashed: 2
Page: 787790 Thrashed: 2
Page: 787791 Thrashed: 2
Page: 787792 Thrashed: 2
Page: 787793 Thrashed: 2
Page: 787794 Thrashed: 2
Page: 787795 Thrashed: 2
Page: 787796 Thrashed: 2
Page: 787797 Thrashed: 2
Page: 787798 Thrashed: 2
Page: 787799 Thrashed: 2
Page: 787800 Thrashed: 2
Page: 787801 Thrashed: 2
Page: 787802 Thrashed: 2
Page: 787803 Thrashed: 1
Page: 787804 Thrashed: 2
Page: 787805 Thrashed: 2
Page: 787806 Thrashed: 3
Page: 787807 Thrashed: 4
Page: 787808 Thrashed: 4
Page: 787809 Thrashed: 4
Page: 787810 Thrashed: 4
Page: 787811 Thrashed: 4
Page: 787812 Thrashed: 4
Page: 787813 Thrashed: 4
Page: 787814 Thrashed: 4
Page: 787815 Thrashed: 4
Page: 787816 Thrashed: 4
Page: 787817 Thrashed: 4
Page: 787818 Thrashed: 4
Page: 787819 Thrashed: 4
Page: 787820 Thrashed: 4
Page: 787821 Thrashed: 4
Page: 787822 Thrashed: 4
Page: 787823 Thrashed: 4
Page: 787824 Thrashed: 4
Page: 787825 Thrashed: 4
Page: 787826 Thrashed: 4
Page: 787827 Thrashed: 4
Page: 787828 Thrashed: 4
Page: 787829 Thrashed: 4
Page: 787830 Thrashed: 3
Page: 787831 Thrashed: 4
Page: 787832 Thrashed: 4
Page: 787833 Thrashed: 4
Page: 787834 Thrashed: 4
Page: 787835 Thrashed: 4
Page: 787836 Thrashed: 4
Page: 787837 Thrashed: 4
Page: 787838 Thrashed: 4
Page: 787839 Thrashed: 4
Page: 787840 Thrashed: 4
Page: 787841 Thrashed: 4
Page: 787842 Thrashed: 3
Page: 787843 Thrashed: 4
Page: 787844 Thrashed: 4
Page: 787845 Thrashed: 4
Page: 787846 Thrashed: 4
Page: 787847 Thrashed: 4
Page: 787848 Thrashed: 4
Page: 787849 Thrashed: 4
Page: 787850 Thrashed: 4
Page: 787851 Thrashed: 4
Page: 787852 Thrashed: 4
Page: 787853 Thrashed: 4
Page: 787854 Thrashed: 4
Page: 787855 Thrashed: 4
Page: 787856 Thrashed: 4
Page: 787857 Thrashed: 4
Page: 787858 Thrashed: 4
Page: 787859 Thrashed: 4
Page: 787860 Thrashed: 5
Page: 787861 Thrashed: 4
Page: 787862 Thrashed: 5
Page: 787863 Thrashed: 4
Page: 787864 Thrashed: 4
Page: 787865 Thrashed: 5
Page: 787866 Thrashed: 4
Page: 787867 Thrashed: 5
Page: 787868 Thrashed: 4
Page: 787869 Thrashed: 4
Page: 787870 Thrashed: 5
Page: 787871 Thrashed: 4
Page: 787872 Thrashed: 4
Page: 787873 Thrashed: 4
Page: 787874 Thrashed: 3
Page: 787875 Thrashed: 4
Page: 787876 Thrashed: 4
Page: 787877 Thrashed: 4
Page: 787878 Thrashed: 4
Page: 787879 Thrashed: 4
Page: 787880 Thrashed: 4
Page: 787881 Thrashed: 4
Page: 787882 Thrashed: 4
Page: 787883 Thrashed: 4
Page: 787884 Thrashed: 4
Page: 787885 Thrashed: 4
Page: 787886 Thrashed: 4
Page: 787887 Thrashed: 4
Page: 787888 Thrashed: 4
Page: 787889 Thrashed: 4
Page: 787890 Thrashed: 4
Page: 787891 Thrashed: 4
Page: 787892 Thrashed: 4
Page: 787893 Thrashed: 4
Page: 787894 Thrashed: 4
Page: 787895 Thrashed: 4
Page: 787896 Thrashed: 4
Page: 787897 Thrashed: 4
Page: 787898 Thrashed: 4
Page: 787899 Thrashed: 4
Page: 787900 Thrashed: 4
Page: 787901 Thrashed: 4
Page: 787902 Thrashed: 4
Page: 787903 Thrashed: 4
Page: 787904 Thrashed: 4
Page: 787905 Thrashed: 4
Page: 787906 Thrashed: 4
Page: 787907 Thrashed: 4
Page: 787908 Thrashed: 4
Page: 787909 Thrashed: 4
Page: 787910 Thrashed: 4
Page: 787911 Thrashed: 4
Page: 787912 Thrashed: 4
Page: 787913 Thrashed: 4
Page: 787914 Thrashed: 4
Page: 787915 Thrashed: 4
Page: 787916 Thrashed: 4
Page: 787917 Thrashed: 4
Page: 787918 Thrashed: 4
Page: 787919 Thrashed: 4
Page: 787920 Thrashed: 4
Page: 787921 Thrashed: 4
Page: 787922 Thrashed: 4
Page: 787923 Thrashed: 4
Page: 787924 Thrashed: 4
Page: 787925 Thrashed: 4
Page: 787926 Thrashed: 4
Page: 787927 Thrashed: 4
Page: 787928 Thrashed: 4
Page: 787929 Thrashed: 4
Page: 787930 Thrashed: 4
Page: 787931 Thrashed: 4
Page: 787932 Thrashed: 4
Page: 787933 Thrashed: 4
Page: 787934 Thrashed: 4
Page: 787935 Thrashed: 4
Page: 787936 Thrashed: 4
Page: 787937 Thrashed: 4
Page: 787938 Thrashed: 4
Page: 787939 Thrashed: 4
Page: 787940 Thrashed: 4
Page: 787941 Thrashed: 4
Page: 787942 Thrashed: 4
Page: 787943 Thrashed: 4
Page: 787944 Thrashed: 4
Page: 787945 Thrashed: 4
Page: 787946 Thrashed: 4
Page: 787947 Thrashed: 4
Page: 787948 Thrashed: 4
Page: 787949 Thrashed: 4
Page: 787950 Thrashed: 4
Page: 787951 Thrashed: 4
Page: 787952 Thrashed: 4
Page: 787953 Thrashed: 4
Page: 787954 Thrashed: 4
Page: 787955 Thrashed: 4
Page: 787956 Thrashed: 4
Page: 787957 Thrashed: 4
Page: 787958 Thrashed: 3
Page: 787959 Thrashed: 4
Page: 787960 Thrashed: 4
Page: 787961 Thrashed: 4
Page: 787962 Thrashed: 3
Page: 787963 Thrashed: 3
Page: 787964 Thrashed: 3
Page: 787965 Thrashed: 4
Page: 787966 Thrashed: 4
Page: 787967 Thrashed: 3
Page: 787968 Thrashed: 4
Page: 787969 Thrashed: 4
Page: 787970 Thrashed: 3
Page: 787971 Thrashed: 3
Page: 787972 Thrashed: 3
Page: 787973 Thrashed: 3
Page: 787974 Thrashed: 3
Page: 787975 Thrashed: 2
Page: 787976 Thrashed: 3
Page: 787977 Thrashed: 3
Page: 787978 Thrashed: 3
Page: 787979 Thrashed: 3
Page: 787980 Thrashed: 3
Page: 787981 Thrashed: 3
Page: 787982 Thrashed: 3
Page: 787983 Thrashed: 3
Page: 787984 Thrashed: 4
Page: 787985 Thrashed: 4
Page: 787986 Thrashed: 4
Page: 787987 Thrashed: 4
Page: 787988 Thrashed: 3
Page: 787989 Thrashed: 3
Page: 787990 Thrashed: 3
Page: 787991 Thrashed: 3
Page: 787992 Thrashed: 3
Page: 787993 Thrashed: 4
Page: 787994 Thrashed: 4
Page: 787995 Thrashed: 3
Page: 787996 Thrashed: 3
Page: 787997 Thrashed: 3
Page: 787998 Thrashed: 3
Page: 787999 Thrashed: 3
Page: 788000 Thrashed: 1
Page: 788001 Thrashed: 3
Page: 788002 Thrashed: 4
Page: 788003 Thrashed: 4
Page: 788004 Thrashed: 3
Page: 788005 Thrashed: 3
Page: 788006 Thrashed: 3
Page: 788007 Thrashed: 3
Page: 788008 Thrashed: 3
Page: 788009 Thrashed: 3
Page: 788010 Thrashed: 3
Page: 788011 Thrashed: 4
Page: 788012 Thrashed: 3
Page: 788013 Thrashed: 3
Page: 788014 Thrashed: 3
Page: 788015 Thrashed: 3
Page: 788016 Thrashed: 3
Page: 788017 Thrashed: 3
Page: 788018 Thrashed: 3
Page: 788019 Thrashed: 2
Page: 788020 Thrashed: 2
Page: 788021 Thrashed: 2
Page: 788022 Thrashed: 3
Page: 788023 Thrashed: 3
Page: 788024 Thrashed: 2
Page: 788025 Thrashed: 3
Page: 788026 Thrashed: 3
Page: 788027 Thrashed: 2
Page: 788028 Thrashed: 3
Page: 788029 Thrashed: 2
Page: 788030 Thrashed: 2
Page: 788031 Thrashed: 3
Page: 788032 Thrashed: 3
Page: 788033 Thrashed: 2
Page: 788034 Thrashed: 3
Page: 788035 Thrashed: 3
Page: 788036 Thrashed: 2
Page: 788037 Thrashed: 3
Page: 788038 Thrashed: 3
Page: 788039 Thrashed: 3
Page: 788040 Thrashed: 3
Page: 788041 Thrashed: 3
Page: 788042 Thrashed: 3
Page: 788043 Thrashed: 4
Page: 788044 Thrashed: 2
Page: 788045 Thrashed: 2
Page: 788046 Thrashed: 3
Page: 788047 Thrashed: 3
Page: 788048 Thrashed: 3
Page: 788049 Thrashed: 3
Page: 788050 Thrashed: 3
Page: 788051 Thrashed: 3
Page: 788052 Thrashed: 3
Page: 788053 Thrashed: 3
Page: 788054 Thrashed: 3
Page: 788055 Thrashed: 3
Page: 788056 Thrashed: 3
Page: 788057 Thrashed: 3
Page: 788058 Thrashed: 2
Page: 788059 Thrashed: 2
Page: 788060 Thrashed: 2
Page: 788061 Thrashed: 2
Page: 788062 Thrashed: 2
Page: 788063 Thrashed: 2
Page: 788064 Thrashed: 2
Page: 788065 Thrashed: 2
Page: 788066 Thrashed: 2
Page: 788067 Thrashed: 2
Page: 788068 Thrashed: 2
Page: 788069 Thrashed: 2
Page: 788070 Thrashed: 2
Page: 788071 Thrashed: 2
Page: 788072 Thrashed: 2
Page: 788073 Thrashed: 2
Page: 788074 Thrashed: 2
Page: 788075 Thrashed: 2
Page: 788076 Thrashed: 2
Page: 788077 Thrashed: 2
Page: 788078 Thrashed: 2
Page: 788079 Thrashed: 2
Page: 788080 Thrashed: 2
Page: 788081 Thrashed: 2
Page: 788082 Thrashed: 2
Page: 788083 Thrashed: 2
Page: 788084 Thrashed: 1
Page: 788085 Thrashed: 2
Page: 788086 Thrashed: 3
Page: 788087 Thrashed: 2
Page: 788088 Thrashed: 2
Page: 788089 Thrashed: 2
Page: 788090 Thrashed: 2
Page: 788091 Thrashed: 2
Page: 788092 Thrashed: 2
Page: 788093 Thrashed: 2
Page: 788094 Thrashed: 2
Page: 788095 Thrashed: 2
Page: 788096 Thrashed: 2
Page: 788097 Thrashed: 2
Page: 788098 Thrashed: 2
Page: 788099 Thrashed: 2
Page: 788100 Thrashed: 2
Page: 788101 Thrashed: 2
Page: 788102 Thrashed: 2
Page: 788103 Thrashed: 2
Page: 788104 Thrashed: 2
Page: 788105 Thrashed: 2
Page: 788106 Thrashed: 2
Page: 788107 Thrashed: 2
Page: 788108 Thrashed: 2
Page: 788109 Thrashed: 2
Page: 788110 Thrashed: 2
Page: 788111 Thrashed: 2
Page: 788112 Thrashed: 2
Page: 788113 Thrashed: 2
Page: 788114 Thrashed: 2
Page: 788115 Thrashed: 2
Page: 788116 Thrashed: 2
Page: 788117 Thrashed: 1
Page: 788118 Thrashed: 2
Page: 788119 Thrashed: 2
Page: 788120 Thrashed: 2
Page: 788121 Thrashed: 2
Page: 788122 Thrashed: 2
Page: 788123 Thrashed: 2
Page: 788124 Thrashed: 2
Page: 788125 Thrashed: 2
Page: 788126 Thrashed: 2
Page: 788127 Thrashed: 2
Page: 788128 Thrashed: 2
Page: 788129 Thrashed: 2
Page: 788130 Thrashed: 2
Page: 788131 Thrashed: 2
Page: 788132 Thrashed: 1
Page: 788133 Thrashed: 3
Page: 788134 Thrashed: 3
Page: 788135 Thrashed: 2
Page: 788136 Thrashed: 3
Page: 788137 Thrashed: 3
Page: 788138 Thrashed: 3
Page: 788139 Thrashed: 5
Page: 788140 Thrashed: 4
Page: 788141 Thrashed: 5
Page: 788142 Thrashed: 4
Page: 788143 Thrashed: 4
Page: 788144 Thrashed: 5
Page: 788145 Thrashed: 4
Page: 788146 Thrashed: 4
Page: 788147 Thrashed: 4
Page: 788148 Thrashed: 5
Page: 788149 Thrashed: 4
Page: 788150 Thrashed: 5
Page: 788151 Thrashed: 4
Page: 788152 Thrashed: 4
Page: 788153 Thrashed: 4
Page: 788154 Thrashed: 4
Page: 788155 Thrashed: 4
Page: 788156 Thrashed: 5
Page: 788157 Thrashed: 5
Page: 788158 Thrashed: 4
Page: 788159 Thrashed: 4
Page: 788160 Thrashed: 4
Page: 788161 Thrashed: 5
Page: 788162 Thrashed: 4
Page: 788163 Thrashed: 4
Page: 788164 Thrashed: 5
Page: 788165 Thrashed: 5
Page: 788166 Thrashed: 4
Page: 788167 Thrashed: 4
Page: 788168 Thrashed: 4
Page: 788169 Thrashed: 5
Page: 788170 Thrashed: 4
Page: 788171 Thrashed: 5
Page: 788172 Thrashed: 4
Page: 788173 Thrashed: 4
Page: 788174 Thrashed: 3
Page: 788175 Thrashed: 5
Page: 788176 Thrashed: 4
Page: 788177 Thrashed: 5
Page: 788178 Thrashed: 5
Page: 788179 Thrashed: 4
Page: 788180 Thrashed: 4
Page: 788181 Thrashed: 4
Page: 788182 Thrashed: 4
Page: 788183 Thrashed: 4
Page: 788184 Thrashed: 4
Page: 788185 Thrashed: 5
Page: 788186 Thrashed: 4
Page: 788187 Thrashed: 5
Page: 788188 Thrashed: 4
Page: 788189 Thrashed: 4
Page: 788190 Thrashed: 5
Page: 788191 Thrashed: 5
Page: 788192 Thrashed: 4
Page: 788193 Thrashed: 5
Page: 788194 Thrashed: 4
Page: 788195 Thrashed: 5
Page: 788196 Thrashed: 4
Page: 788197 Thrashed: 4
Page: 788198 Thrashed: 4
Page: 788199 Thrashed: 5
Page: 788200 Thrashed: 4
Page: 788201 Thrashed: 4
Page: 788202 Thrashed: 4
Page: 788203 Thrashed: 5
Page: 788204 Thrashed: 4
Page: 788205 Thrashed: 4
Page: 788206 Thrashed: 5
Page: 788207 Thrashed: 4
Page: 788208 Thrashed: 4
Page: 788209 Thrashed: 4
Page: 788210 Thrashed: 5
Page: 788211 Thrashed: 4
Page: 788212 Thrashed: 5
Page: 788213 Thrashed: 4
Page: 788214 Thrashed: 4
Page: 788215 Thrashed: 5
Page: 788216 Thrashed: 5
Page: 788217 Thrashed: 4
Page: 788218 Thrashed: 4
Page: 788219 Thrashed: 5
Page: 788220 Thrashed: 5
Page: 788221 Thrashed: 5
Page: 788222 Thrashed: 4
Page: 788223 Thrashed: 4
Page: 788224 Thrashed: 5
Page: 788225 Thrashed: 4
Page: 788226 Thrashed: 3
Page: 788227 Thrashed: 3
Page: 788228 Thrashed: 3
Page: 788229 Thrashed: 4
Page: 788230 Thrashed: 5
Page: 788231 Thrashed: 5
Page: 788232 Thrashed: 4
Page: 788233 Thrashed: 5
Page: 788234 Thrashed: 5
Page: 788235 Thrashed: 4
Page: 788236 Thrashed: 5
Page: 788237 Thrashed: 5
Page: 788238 Thrashed: 4
Page: 788239 Thrashed: 5
Page: 788240 Thrashed: 5
Page: 788241 Thrashed: 5
Page: 788242 Thrashed: 4
Page: 788243 Thrashed: 5
Page: 788244 Thrashed: 5
Page: 788245 Thrashed: 4
Page: 788246 Thrashed: 5
Page: 788247 Thrashed: 5
Page: 788248 Thrashed: 5
Page: 788249 Thrashed: 4
Page: 788250 Thrashed: 4
Page: 788251 Thrashed: 4
Page: 788252 Thrashed: 5
Page: 788253 Thrashed: 5
Page: 788254 Thrashed: 5
Page: 788255 Thrashed: 4
Page: 788256 Thrashed: 5
Page: 788257 Thrashed: 4
Page: 788258 Thrashed: 4
Page: 788259 Thrashed: 5
Page: 788260 Thrashed: 5
Page: 788261 Thrashed: 4
Page: 788262 Thrashed: 4
Page: 788263 Thrashed: 4
Page: 788264 Thrashed: 5
Page: 788265 Thrashed: 4
Page: 788266 Thrashed: 4
Page: 788267 Thrashed: 4
Page: 788268 Thrashed: 5
Page: 788269 Thrashed: 4
Page: 788270 Thrashed: 4
Page: 788271 Thrashed: 4
Page: 788272 Thrashed: 4
Page: 788273 Thrashed: 4
Page: 788274 Thrashed: 4
Page: 788275 Thrashed: 4
Page: 788276 Thrashed: 4
Page: 788277 Thrashed: 5
Page: 788278 Thrashed: 4
Page: 788279 Thrashed: 4
Page: 788280 Thrashed: 4
Page: 788281 Thrashed: 4
Page: 788282 Thrashed: 4
Page: 788283 Thrashed: 4
Page: 788284 Thrashed: 4
Page: 788285 Thrashed: 5
Page: 788286 Thrashed: 4
Page: 788287 Thrashed: 4
Page: 788288 Thrashed: 4
Page: 788289 Thrashed: 4
Page: 788290 Thrashed: 5
Page: 788291 Thrashed: 5
Page: 788292 Thrashed: 4
Page: 788293 Thrashed: 4
Page: 788294 Thrashed: 5
Page: 788295 Thrashed: 5
Page: 788296 Thrashed: 4
Page: 788297 Thrashed: 5
Page: 788298 Thrashed: 4
Page: 788299 Thrashed: 5
Page: 788300 Thrashed: 4
Page: 788301 Thrashed: 4
Page: 788302 Thrashed: 5
Page: 788303 Thrashed: 4
Page: 788304 Thrashed: 4
Page: 788305 Thrashed: 4
Page: 788306 Thrashed: 3
Page: 788307 Thrashed: 2
Page: 788308 Thrashed: 3
Page: 788309 Thrashed: 2
Page: 788310 Thrashed: 3
Page: 788311 Thrashed: 3
Page: 788312 Thrashed: 3
Page: 788313 Thrashed: 3
Page: 788314 Thrashed: 2
Page: 788315 Thrashed: 2
Page: 788316 Thrashed: 3
Page: 788317 Thrashed: 2
Page: 788318 Thrashed: 3
Page: 788319 Thrashed: 3
Page: 788320 Thrashed: 3
Page: 788321 Thrashed: 2
Page: 788322 Thrashed: 2
Page: 788323 Thrashed: 2
Page: 788324 Thrashed: 3
Page: 788325 Thrashed: 3
Page: 788326 Thrashed: 3
Page: 788327 Thrashed: 3
Page: 788328 Thrashed: 3
Page: 788329 Thrashed: 2
Page: 788330 Thrashed: 2
Page: 788331 Thrashed: 2
Page: 788332 Thrashed: 3
Page: 788333 Thrashed: 2
Page: 788334 Thrashed: 2
Page: 788335 Thrashed: 3
Page: 788336 Thrashed: 3
Page: 788337 Thrashed: 3
Page: 788338 Thrashed: 3
Page: 788339 Thrashed: 3
Page: 788340 Thrashed: 3
Page: 788341 Thrashed: 3
Page: 788342 Thrashed: 5
Page: 788343 Thrashed: 4
Page: 788344 Thrashed: 3
Page: 788345 Thrashed: 2
Page: 788346 Thrashed: 3
Page: 788347 Thrashed: 3
Page: 788348 Thrashed: 2
Page: 788349 Thrashed: 2
Page: 788350 Thrashed: 3
Page: 788351 Thrashed: 2
Page: 788352 Thrashed: 3
Page: 788353 Thrashed: 3
Page: 788354 Thrashed: 3
Page: 788355 Thrashed: 3
Page: 788356 Thrashed: 2
Page: 788357 Thrashed: 3
Page: 788358 Thrashed: 5
Page: 788359 Thrashed: 5
Page: 788360 Thrashed: 3
Page: 788361 Thrashed: 2
Page: 788362 Thrashed: 2
Page: 788363 Thrashed: 2
Page: 788364 Thrashed: 4
Page: 788365 Thrashed: 3
Page: 788366 Thrashed: 3
Page: 788367 Thrashed: 2
Page: 788368 Thrashed: 2
Page: 788369 Thrashed: 2
Page: 788370 Thrashed: 2
Page: 788371 Thrashed: 2
Page: 788372 Thrashed: 3
Page: 788373 Thrashed: 2
Page: 788374 Thrashed: 3
Page: 788375 Thrashed: 3
Page: 788376 Thrashed: 2
Page: 788377 Thrashed: 3
Page: 788378 Thrashed: 2
Page: 788379 Thrashed: 2
Page: 788380 Thrashed: 2
Page: 788381 Thrashed: 2
Page: 788382 Thrashed: 3
Page: 788383 Thrashed: 3
Page: 788384 Thrashed: 2
Page: 788385 Thrashed: 3
Page: 788386 Thrashed: 3
Page: 788387 Thrashed: 3
Page: 788388 Thrashed: 3
Page: 788389 Thrashed: 3
Page: 788390 Thrashed: 3
Page: 788391 Thrashed: 3
Page: 788392 Thrashed: 3
Page: 788393 Thrashed: 3
Page: 788394 Thrashed: 3
Page: 788395 Thrashed: 3
Page: 788396 Thrashed: 3
Page: 788397 Thrashed: 3
Page: 788398 Thrashed: 3
Page: 788399 Thrashed: 3
Page: 788400 Thrashed: 3
Page: 788401 Thrashed: 3
Page: 788402 Thrashed: 3
Page: 788403 Thrashed: 3
Page: 788404 Thrashed: 3
Page: 788405 Thrashed: 3
Page: 788406 Thrashed: 3
Page: 788407 Thrashed: 3
Page: 788408 Thrashed: 3
Page: 788409 Thrashed: 3
Page: 788410 Thrashed: 3
Page: 788412 Thrashed: 2
Page: 788413 Thrashed: 2
Page: 788414 Thrashed: 1
Page: 788415 Thrashed: 3
Page: 788416 Thrashed: 3
Page: 788417 Thrashed: 3
Page: 788418 Thrashed: 3
Page: 788419 Thrashed: 3
Page: 788420 Thrashed: 3
Page: 788421 Thrashed: 3
Page: 788422 Thrashed: 3
Page: 788423 Thrashed: 3
Page: 788424 Thrashed: 3
Page: 788425 Thrashed: 3
Page: 788426 Thrashed: 3
Page: 788427 Thrashed: 3
Page: 788428 Thrashed: 3
Page: 788429 Thrashed: 3
Page: 788430 Thrashed: 3
Page: 788431 Thrashed: 3
Page: 788432 Thrashed: 4
Page: 788433 Thrashed: 3
Page: 788434 Thrashed: 3
Page: 788435 Thrashed: 3
Page: 788436 Thrashed: 4
Page: 788437 Thrashed: 3
Page: 788438 Thrashed: 4
Page: 788439 Thrashed: 3
Page: 788440 Thrashed: 2
Page: 788441 Thrashed: 2
Page: 788442 Thrashed: 3
Page: 788443 Thrashed: 3
Page: 788444 Thrashed: 3
Page: 788445 Thrashed: 2
Page: 788446 Thrashed: 3
Page: 788447 Thrashed: 2
Page: 788448 Thrashed: 4
Page: 788449 Thrashed: 3
Page: 788450 Thrashed: 1
Page: 788451 Thrashed: 2
Page: 788452 Thrashed: 2
Page: 788453 Thrashed: 1
Page: 788454 Thrashed: 3
Page: 788455 Thrashed: 3
Page: 788456 Thrashed: 3
Page: 788457 Thrashed: 3
Page: 788458 Thrashed: 3
Page: 788459 Thrashed: 3
Page: 788460 Thrashed: 3
Page: 788461 Thrashed: 3
Page: 788462 Thrashed: 3
Page: 788463 Thrashed: 3
Page: 788464 Thrashed: 3
Page: 788465 Thrashed: 3
Page: 788466 Thrashed: 4
Page: 788467 Thrashed: 4
Page: 788468 Thrashed: 4
Page: 788469 Thrashed: 4
Page: 788470 Thrashed: 3
Page: 788471 Thrashed: 4
Page: 788472 Thrashed: 5
Page: 788473 Thrashed: 5
Page: 788474 Thrashed: 5
Page: 788475 Thrashed: 5
Page: 788476 Thrashed: 5
Page: 788477 Thrashed: 5
Page: 788478 Thrashed: 5
Page: 788479 Thrashed: 5
Page: 788480 Thrashed: 5
Page: 788481 Thrashed: 5
Page: 788482 Thrashed: 5
Page: 788483 Thrashed: 5
Page: 788484 Thrashed: 5
Page: 788485 Thrashed: 5
Page: 788486 Thrashed: 5
Page: 788487 Thrashed: 5
Page: 788488 Thrashed: 5
Page: 788489 Thrashed: 5
Page: 788490 Thrashed: 5
Page: 788491 Thrashed: 5
Page: 788492 Thrashed: 5
Page: 788493 Thrashed: 5
Page: 788494 Thrashed: 5
Page: 788495 Thrashed: 5
Page: 788496 Thrashed: 5
Page: 788497 Thrashed: 5
Page: 788498 Thrashed: 5
Page: 788499 Thrashed: 5
Page: 788500 Thrashed: 5
Page: 788501 Thrashed: 5
Page: 788502 Thrashed: 5
Page: 788503 Thrashed: 5
Page: 788504 Thrashed: 5
Page: 788505 Thrashed: 5
Page: 788506 Thrashed: 5
Page: 788507 Thrashed: 5
Page: 788508 Thrashed: 5
Page: 788509 Thrashed: 5
Page: 788510 Thrashed: 5
Page: 788511 Thrashed: 5
Page: 788512 Thrashed: 5
Page: 788513 Thrashed: 5
Page: 788514 Thrashed: 5
Page: 788515 Thrashed: 5
Page: 788516 Thrashed: 5
Page: 788517 Thrashed: 5
Page: 788518 Thrashed: 5
Page: 788519 Thrashed: 5
Page: 788520 Thrashed: 5
Page: 788521 Thrashed: 5
Page: 788522 Thrashed: 5
Page: 788523 Thrashed: 5
Page: 788524 Thrashed: 5
Page: 788525 Thrashed: 5
Page: 788526 Thrashed: 5
Page: 788527 Thrashed: 5
Page: 788528 Thrashed: 5
Page: 788529 Thrashed: 5
Page: 788530 Thrashed: 5
Page: 788531 Thrashed: 5
Page: 788532 Thrashed: 5
Page: 788533 Thrashed: 5
Page: 788534 Thrashed: 5
Page: 788535 Thrashed: 5
Page: 788536 Thrashed: 5
Page: 788537 Thrashed: 4
Page: 788538 Thrashed: 5
Page: 788539 Thrashed: 5
Page: 788540 Thrashed: 5
Page: 788541 Thrashed: 5
Page: 788542 Thrashed: 5
Page: 788543 Thrashed: 5
Page: 788544 Thrashed: 5
Page: 788545 Thrashed: 5
Page: 788546 Thrashed: 5
Page: 788547 Thrashed: 5
Page: 788548 Thrashed: 4
Page: 788549 Thrashed: 5
Page: 788550 Thrashed: 5
Page: 788551 Thrashed: 5
Page: 788552 Thrashed: 5
Page: 788553 Thrashed: 5
Page: 788554 Thrashed: 5
Page: 788555 Thrashed: 5
Page: 788556 Thrashed: 5
Page: 788557 Thrashed: 5
Page: 788558 Thrashed: 4
Page: 788559 Thrashed: 5
Page: 788560 Thrashed: 5
Page: 788561 Thrashed: 5
Page: 788562 Thrashed: 5
Page: 788563 Thrashed: 5
Page: 788564 Thrashed: 5
Page: 788565 Thrashed: 4
Page: 788566 Thrashed: 5
Page: 788567 Thrashed: 4
Page: 788568 Thrashed: 5
Page: 788569 Thrashed: 5
Page: 788570 Thrashed: 5
Page: 788571 Thrashed: 5
Page: 788572 Thrashed: 5
Page: 788573 Thrashed: 5
Page: 788574 Thrashed: 5
Page: 788575 Thrashed: 4
Page: 788576 Thrashed: 5
Page: 788577 Thrashed: 5
Page: 788578 Thrashed: 5
Page: 788579 Thrashed: 5
Page: 788580 Thrashed: 5
Page: 788581 Thrashed: 5
Page: 788582 Thrashed: 5
Page: 788583 Thrashed: 5
Page: 788584 Thrashed: 5
Page: 788585 Thrashed: 5
Page: 788586 Thrashed: 5
Page: 788587 Thrashed: 5
Page: 788588 Thrashed: 5
Page: 788589 Thrashed: 5
Page: 788590 Thrashed: 5
Page: 788591 Thrashed: 5
Page: 788592 Thrashed: 5
Page: 788593 Thrashed: 5
Page: 788594 Thrashed: 5
Page: 788595 Thrashed: 5
Page: 788596 Thrashed: 5
Page: 788597 Thrashed: 5
Page: 788598 Thrashed: 5
Page: 788599 Thrashed: 5
Page: 788600 Thrashed: 5
Page: 788601 Thrashed: 5
Page: 788602 Thrashed: 5
Page: 788603 Thrashed: 5
Page: 788604 Thrashed: 5
Page: 788605 Thrashed: 5
Page: 788606 Thrashed: 5
Page: 788607 Thrashed: 5
Page: 788608 Thrashed: 5
Page: 788609 Thrashed: 5
Page: 788610 Thrashed: 5
Page: 788611 Thrashed: 4
Page: 788612 Thrashed: 5
Page: 788613 Thrashed: 5
Page: 788614 Thrashed: 5
Page: 788615 Thrashed: 5
Page: 788616 Thrashed: 5
Page: 788617 Thrashed: 5
Page: 788618 Thrashed: 5
Page: 788619 Thrashed: 5
Page: 788620 Thrashed: 5
Page: 788621 Thrashed: 5
Page: 788622 Thrashed: 5
Page: 788623 Thrashed: 5
Page: 788624 Thrashed: 5
Page: 788625 Thrashed: 5
Page: 788626 Thrashed: 5
Page: 788627 Thrashed: 5
Page: 788628 Thrashed: 5
Page: 788629 Thrashed: 5
Page: 788630 Thrashed: 5
Page: 788631 Thrashed: 5
Page: 788632 Thrashed: 5
Page: 788633 Thrashed: 5
Page: 788634 Thrashed: 5
Page: 788635 Thrashed: 5
Page: 788636 Thrashed: 5
Page: 788637 Thrashed: 5
Page: 788638 Thrashed: 5
Page: 788639 Thrashed: 5
Page: 788640 Thrashed: 5
Page: 788641 Thrashed: 5
Page: 788642 Thrashed: 5
Page: 788643 Thrashed: 5
Page: 788644 Thrashed: 5
Page: 788645 Thrashed: 5
Page: 788646 Thrashed: 5
Page: 788647 Thrashed: 5
Page: 788648 Thrashed: 5
Page: 788649 Thrashed: 5
Page: 788650 Thrashed: 5
Page: 788651 Thrashed: 4
Page: 788652 Thrashed: 4
Page: 788653 Thrashed: 4
Page: 788654 Thrashed: 4
Page: 788655 Thrashed: 4
Page: 788656 Thrashed: 4
Page: 788657 Thrashed: 5
Page: 788658 Thrashed: 4
Page: 788659 Thrashed: 4
Page: 788660 Thrashed: 4
Page: 788661 Thrashed: 4
Page: 788662 Thrashed: 4
Page: 788663 Thrashed: 5
Page: 788664 Thrashed: 5
Page: 788665 Thrashed: 4
Page: 788666 Thrashed: 3
Page: 788667 Thrashed: 4
Page: 788707 Thrashed: 1
Page: 788727 Thrashed: 1
Page: 788762 Thrashed: 1
Page: 788778 Thrashed: 1
Page: 788794 Thrashed: 1
Page: 788807 Thrashed: 1
Page: 788820 Thrashed: 1
Page: 788836 Thrashed: 1
Page: 788910 Thrashed: 1
Page: 788921 Thrashed: 1
Page: 788927 Thrashed: 1
Page_tot_thrash: 7634
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 0
dma_migration_read 0
dma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.197624
[0-25]: 0.937984, [26-50]: 0.002808, [51-75]: 0.059208, [76-100]: 0.000000
Pcie_write_utilization: 0.152662
[0-25]: 1.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 0.000000
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   409484 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(124.779205)
F:   225609----T:   229039 	 St: c0200000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   229039----T:   235904 	 St: c0204000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   235904----T:   238509 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238509----T:   246749 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   246749----T:   249354 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249354----T:   257594 	 St: c02c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   257594----T:   260199 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   260199----T:   268439 	 St: c0281000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   268439----T:   271044 	 St: c08c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   271044----T:   279284 	 St: c08c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   279284----T:   281889 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   281889----T:   290129 	 St: c0241000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   290129----T:   293215 	 St: c08f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   293215----T:   300537 	 St: c08f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   300537----T:   305178 	 St: c02b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   305178----T:   310693 	 St: c02b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   310693----T:   316654 	 St: c0990000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   316654----T:   320873 	 St: c099a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   320873----T:   325514 	 St: c0270000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   325514----T:   331029 	 St: c0277000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   331029----T:   339269 	 St: c0290000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   339269----T:   348433 	 St: c029f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   348433----T:   354394 	 St: c0930000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   354394----T:   358613 	 St: c093a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   358613----T:   366853 	 St: c0250000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   366853----T:   376017 	 St: c025f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   376309----T:   378914 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   378914----T:   381519 	 St: c0211000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   381519----T:   389299 	 St: c0212000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   389897----T:   392697 	 St: c0220000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   392697----T:   407923 	 St: c0222000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:   631634----T:   635831 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(2.833896)
F:   635831----T:   638366 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   638367----T:   640902 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   863053----T:  1085035 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(149.886566)
F:   863689----T:   866775 	 St: c0010000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   866775----T:   874097 	 St: c0013000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   874097----T:   877909 	 St: c0060000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   877909----T:   884321 	 St: c0065000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   884321----T:   889395 	 St: c0070000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   889395----T:   894469 	 St: c0078000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   894469----T:   897074 	 St: c09a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   897074----T:   905314 	 St: c09a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   905314----T:   910388 	 St: c02f0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   910388----T:   915462 	 St: c02f8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   915462----T:   920536 	 St: c0910000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   920536----T:   925610 	 St: c0918000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   925610----T:   934312 	 St: c0980000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   934312----T:   938953 	 St: c09b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   938953----T:   944468 	 St: c09b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   944468----T:   951790 	 St: c03e0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   951790----T:   954876 	 St: c03ed000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   954876----T:   959950 	 St: c0400000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   959950----T:   965024 	 St: c0408000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   965024----T:   969665 	 St: c0420000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   969665----T:   975180 	 St: c0427000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   975180----T:   979399 	 St: c08d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   979399----T:   992754 	 St: c08d6000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:   992754----T:  1001456 	 St: c0900000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1001456----T:  1010158 	 St: c0920000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1010158----T:  1041351 	 St: c0940000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1042283----T:  1045369 	 St: c00f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1045369----T:  1052691 	 St: c00f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1052691----T:  1058652 	 St: c0590000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1058652----T:  1062871 	 St: c059a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1064009----T:  1067439 	 St: c01b0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1067439----T:  1074304 	 St: c01b4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1074304----T:  1081626 	 St: c07d0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1081626----T:  1084712 	 St: c07dd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1307185----T:  1310591 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(2.299798)
F:  1310591----T:  1313126 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1313127----T:  1315662 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1537813----T:  2292020 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(509.255219)
F:  1538485----T:  1544897 	 St: c0020000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1544897----T:  1570919 	 St: c002b000 Sz: 217088 	 Sm: 0 	 T: memcpy_h2d(17.570560)
F:  1570919----T:  1624695 	 St: c0080000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F:  1624695----T:  1708595 	 St: c0100000 Sz: 720896 	 Sm: 0 	 T: memcpy_h2d(56.650913)
F:  1708595----T:  1739788 	 St: c01c0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1739788----T:  1752209 	 St: c02d0000 Sz: 98304 	 Sm: 0 	 T: memcpy_h2d(8.386901)
F:  1752209----T:  1757283 	 St: c02e8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  1757283----T:  1773446 	 St: c03c0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1773446----T:  1782148 	 St: c03f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1782148----T:  1788109 	 St: c0410000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1788109----T:  1792328 	 St: c041a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1792328----T:  1801030 	 St: c0430000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1801030----T:  1803830 	 St: c0340000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1803830----T:  1811610 	 St: c0342000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1811610----T:  1819390 	 St: c0370000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1819390----T:  1829017 	 St: c037e000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F:  1830169----T:  1861362 	 St: c0300000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1861362----T:  1877525 	 St: c0350000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1877525----T:  1901197 	 St: c0390000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  1901197----T:  1920643 	 St: c0440000 Sz: 159744 	 Sm: 0 	 T: memcpy_h2d(13.130318)
F:  1920643----T:  1963596 	 St: c0467000 Sz: 364544 	 Sm: 0 	 T: memcpy_h2d(29.002701)
F:  1963596----T:  1967026 	 St: c0520000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1967026----T:  1973891 	 St: c0524000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1973891----T:  1981213 	 St: c04c0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1981213----T:  1984299 	 St: c04cd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1984299----T:  1988111 	 St: c0580000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1988111----T:  1994523 	 St: c0585000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1994523----T:  2001388 	 St: c05c0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2001388----T:  2004818 	 St: c05cc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2004818----T:  2010779 	 St: c0530000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2010779----T:  2014998 	 St: c053a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2014998----T:  2023700 	 St: c0600000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2023700----T:  2031022 	 St: c0620000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2031022----T:  2034108 	 St: c062d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2034108----T:  2039623 	 St: c06e0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2039623----T:  2044264 	 St: c06e9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2044264----T:  2050225 	 St: c06c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2050225----T:  2054444 	 St: c06ca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2055563----T:  2064265 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2064265----T:  2070677 	 St: c06f0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2070677----T:  2074489 	 St: c06fb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2074489----T:  2087844 	 St: c0700000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:  2087844----T:  2106821 	 St: c071a000 Sz: 155648 	 Sm: 0 	 T: memcpy_h2d(12.813640)
F:  2106821----T:  2110251 	 St: c07c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2110251----T:  2117116 	 St: c07c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2117116----T:  2121757 	 St: c0740000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2121757----T:  2179769 	 St: c0747000 Sz: 495616 	 Sm: 0 	 T: memcpy_h2d(39.170830)
F:  2179769----T:  2286265 	 St: c07e0000 Sz: 917504 	 Sm: 0 	 T: memcpy_h2d(71.908173)
F:  2514170----T:  2517730 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(2.403781)
F:  2517730----T:  2520265 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2520266----T:  2522801 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2744952----T:  3692724 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(639.954102)
F:  2746910----T:  2753322 	 St: c04d0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2747106----T:  2749711 	 St: c0001000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2749711----T:  2752316 	 St: c0002000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2752316----T:  2754921 	 St: c0003000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2753322----T:  2757134 	 St: c04db000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2754921----T:  2757526 	 St: c0004000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2757134----T:  2765836 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2757526----T:  2760131 	 St: c0006000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2760131----T:  2762736 	 St: c0007000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2762736----T:  2765341 	 St: c0008000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2765341----T:  2767946 	 St: c0009000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2765836----T:  2789508 	 St: c04f0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  2767946----T:  2770551 	 St: c000b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2770551----T:  2773156 	 St: c000e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2773156----T:  2775761 	 St: c000f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2775761----T:  2778366 	 St: c02c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2778366----T:  2780971 	 St: c02c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2780971----T:  2783576 	 St: c02c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2783576----T:  2786181 	 St: c02c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2786181----T:  2788786 	 St: c02c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2788786----T:  2791391 	 St: c02c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2789508----T:  2820701 	 St: c0540000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  2791391----T:  2793996 	 St: c02c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2793996----T:  2796601 	 St: c02c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2796601----T:  2799206 	 St: c02ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2799206----T:  2801811 	 St: c02cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2801811----T:  2804416 	 St: c02cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2804416----T:  2807021 	 St: c02cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2807021----T:  2809626 	 St: c02ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2809626----T:  2812231 	 St: c08f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2812231----T:  2814836 	 St: c093a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2814836----T:  2817441 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2817441----T:  2820046 	 St: c0011000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2820046----T:  2822651 	 St: c0013000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2820701----T:  2836864 	 St: c05a0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  2822651----T:  2825256 	 St: c0015000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2825256----T:  2827861 	 St: c0016000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2827861----T:  2830466 	 St: c0017000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2830466----T:  2833071 	 St: c0018000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2833071----T:  2835676 	 St: c001b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2835676----T:  2838281 	 St: c001c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2838281----T:  2840886 	 St: c001d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2840886----T:  2843491 	 St: c001f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2843491----T:  2846096 	 St: c0060000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2846096----T:  2848701 	 St: c0061000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2848701----T:  2851306 	 St: c0062000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2851306----T:  2853911 	 St: c0063000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2853911----T:  2856516 	 St: c0065000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2856516----T:  2859121 	 St: c0066000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2859121----T:  2861726 	 St: c0067000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2861726----T:  2864331 	 St: c0068000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2864331----T:  2866936 	 St: c006b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2866936----T:  2869541 	 St: c006c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2869541----T:  2872146 	 St: c006e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2872146----T:  2874751 	 St: c006f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2874751----T:  2877356 	 St: c0070000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2877356----T:  2879961 	 St: c0071000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2879961----T:  2882566 	 St: c0075000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2882566----T:  2885171 	 St: c0076000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2885171----T:  2887776 	 St: c0078000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2887776----T:  2890381 	 St: c0079000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2890381----T:  2892986 	 St: c007a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2892986----T:  2895591 	 St: c007b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2895591----T:  2898196 	 St: c007c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2898196----T:  2900801 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2900801----T:  2903406 	 St: c02f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2903406----T:  2906011 	 St: c02f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2906011----T:  2908616 	 St: c02f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2908616----T:  2911221 	 St: c02f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2911221----T:  2913826 	 St: c02f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2913826----T:  2916431 	 St: c02f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2916431----T:  2919036 	 St: c02f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2919036----T:  2942708 	 St: c05d0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  2919036----T:  2921641 	 St: c0012000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2921641----T:  2924246 	 St: c02f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2924246----T:  2926851 	 St: c02f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2926851----T:  2929456 	 St: c02fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2929456----T:  2932061 	 St: c02fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2932061----T:  2934666 	 St: c02fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2934666----T:  2937271 	 St: c02fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2937271----T:  2939876 	 St: c02ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2939876----T:  2942481 	 St: c091a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2942481----T:  2945086 	 St: c09bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2945086----T:  2947691 	 St: c03e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2947691----T:  2950296 	 St: c03e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2950296----T:  2952901 	 St: c03e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2952901----T:  2955506 	 St: c03e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2955506----T:  2958111 	 St: c03e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2958111----T:  2960716 	 St: c03e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2960716----T:  2969418 	 St: c0610000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2960716----T:  2963321 	 St: c03e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2963321----T:  2965926 	 St: c03e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2965926----T:  2968531 	 St: c03e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2968531----T:  2971136 	 St: c03e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2971136----T:  2973741 	 St: c03ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2973741----T:  2976346 	 St: c03eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2976346----T:  2978951 	 St: c03ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2978951----T:  2981556 	 St: c03ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2981556----T:  2984161 	 St: c03ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2984161----T:  2986766 	 St: c0400000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2986766----T:  2989371 	 St: c0402000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2989371----T:  2991976 	 St: c0403000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2991976----T:  2994581 	 St: c0404000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2994581----T:  2997186 	 St: c0405000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2997186----T:  2999791 	 St: c0406000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2999791----T:  3002396 	 St: c0407000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3002396----T:  3005001 	 St: c006d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3005001----T:  3007606 	 St: c0408000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3007606----T:  3010211 	 St: c0409000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3010211----T:  3012816 	 St: c040a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3012816----T:  3015421 	 St: c040b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3015421----T:  3018026 	 St: c040c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3018026----T:  3020631 	 St: c040d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3020631----T:  3023236 	 St: c040e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3023236----T:  3025841 	 St: c040f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3025841----T:  3028446 	 St: c0420000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3028446----T:  3031051 	 St: c0421000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3031051----T:  3033656 	 St: c0422000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3033656----T:  3036261 	 St: c0423000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3036261----T:  3038866 	 St: c0424000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3038866----T:  3041471 	 St: c0426000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3041471----T:  3044076 	 St: c0429000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3044076----T:  3046681 	 St: c042a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3046681----T:  3049286 	 St: c042b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3049286----T:  3051891 	 St: c042c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3051891----T:  3054496 	 St: c042d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3054496----T:  3057101 	 St: c042e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3057101----T:  3059706 	 St: c042f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3059706----T:  3062311 	 St: c08e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3062311----T:  3064916 	 St: c092a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3064916----T:  3067521 	 St: c0947000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3067521----T:  3070126 	 St: c0954000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3070126----T:  3072731 	 St: c0964000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3072731----T:  3075336 	 St: c00f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3075336----T:  3077941 	 St: c00f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3077941----T:  3080546 	 St: c00f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3080546----T:  3083151 	 St: c00f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3083151----T:  3085756 	 St: c00f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3085756----T:  3088361 	 St: c00f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3088361----T:  3090966 	 St: c00f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3090966----T:  3093571 	 St: c00f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3093571----T:  3096176 	 St: c00f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3096176----T:  3098781 	 St: c00fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3098781----T:  3101386 	 St: c00fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3101386----T:  3103991 	 St: c00fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3103991----T:  3106596 	 St: c00ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3106596----T:  3109201 	 St: c0590000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3109201----T:  3111806 	 St: c0591000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3111806----T:  3114411 	 St: c0592000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3114411----T:  3117016 	 St: c0593000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3117016----T:  3119621 	 St: c0594000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3119621----T:  3122226 	 St: c0595000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3122226----T:  3124831 	 St: c0596000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3124831----T:  3127436 	 St: c0597000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3127436----T:  3130041 	 St: c0598000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3130041----T:  3132646 	 St: c0599000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3132646----T:  3135251 	 St: c059a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3135251----T:  3137856 	 St: c059b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3137856----T:  3140461 	 St: c059c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3140461----T:  3143066 	 St: c059d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3143066----T:  3145671 	 St: c059e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3145671----T:  3148276 	 St: c059f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3148276----T:  3150881 	 St: c00f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3150881----T:  3153486 	 St: c01b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3153486----T:  3156091 	 St: c01b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3156091----T:  3158696 	 St: c01b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3158696----T:  3161301 	 St: c01b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3161301----T:  3163906 	 St: c01b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3163906----T:  3166511 	 St: c01b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3166511----T:  3169116 	 St: c01b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3169116----T:  3171721 	 St: c01b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3171721----T:  3174326 	 St: c01ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3174326----T:  3176931 	 St: c01bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3176931----T:  3179536 	 St: c01bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3179536----T:  3182141 	 St: c01bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3182141----T:  3184746 	 St: c01be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3184746----T:  3187351 	 St: c01bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3187351----T:  3189956 	 St: c07d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3189956----T:  3192561 	 St: c07d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3192561----T:  3195166 	 St: c07d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3195166----T:  3197771 	 St: c07d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3197771----T:  3200376 	 St: c07d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3200376----T:  3202981 	 St: c07d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3202981----T:  3205586 	 St: c07d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3205586----T:  3208191 	 St: c07d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3208191----T:  3210796 	 St: c07d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3210796----T:  3213401 	 St: c07da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3213401----T:  3216006 	 St: c07db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3216006----T:  3218611 	 St: c07dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3218611----T:  3221216 	 St: c01b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3221216----T:  3223821 	 St: c07dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3223821----T:  3226426 	 St: c07de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3226426----T:  3229031 	 St: c07df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3229031----T:  3231636 	 St: c0425000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3231636----T:  3234241 	 St: c02cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3234241----T:  3236846 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3236846----T:  3239451 	 St: c0021000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3239451----T:  3242056 	 St: c0023000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3242056----T:  3244661 	 St: c0024000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3244661----T:  3247266 	 St: c0025000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3247266----T:  3249871 	 St: c0026000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3249871----T:  3252476 	 St: c0027000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3252476----T:  3255081 	 St: c002d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3255081----T:  3257686 	 St: c002f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3257686----T:  3260291 	 St: c0033000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3260291----T:  3262896 	 St: c0034000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3262896----T:  3265501 	 St: c0036000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3265501----T:  3268106 	 St: c003b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3268106----T:  3270711 	 St: c003d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3270711----T:  3273316 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3273316----T:  3275921 	 St: c0042000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3275921----T:  3278526 	 St: c0046000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3278526----T:  3281131 	 St: c0047000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3281131----T:  3283736 	 St: c0048000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3283736----T:  3286341 	 St: c0049000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3286341----T:  3288946 	 St: c004c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3288946----T:  3291551 	 St: c0051000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3291551----T:  3294156 	 St: c0052000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3294156----T:  3296761 	 St: c0053000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3296761----T:  3299366 	 St: c0054000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3299366----T:  3301971 	 St: c0055000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3301971----T:  3304576 	 St: c0057000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3304576----T:  3307181 	 St: c0058000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3307181----T:  3309786 	 St: c0059000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3309786----T:  3312391 	 St: c005b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3312391----T:  3314996 	 St: c005d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3314996----T:  3317601 	 St: c005f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3317601----T:  3320206 	 St: c0083000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3320206----T:  3322811 	 St: c0085000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3322811----T:  3325416 	 St: c0087000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3325416----T:  3328021 	 St: c0089000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3328021----T:  3330626 	 St: c008a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3330626----T:  3333231 	 St: c008d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3333231----T:  3335836 	 St: c008e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3335836----T:  3404673 	 St: c0630000 Sz: 589824 	 Sm: 0 	 T: memcpy_h2d(46.480080)
F:  3335836----T:  3338441 	 St: c0090000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3338441----T:  3341046 	 St: c0091000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3341046----T:  3343651 	 St: c0092000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3343651----T:  3346256 	 St: c0094000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3346256----T:  3348861 	 St: c0096000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3348861----T:  3351466 	 St: c0097000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3351466----T:  3354071 	 St: c0099000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3354071----T:  3356676 	 St: c009a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3356676----T:  3359281 	 St: c009b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3359281----T:  3361886 	 St: c009d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3361886----T:  3364491 	 St: c00a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3364491----T:  3367096 	 St: c00a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3367096----T:  3369701 	 St: c00a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3369701----T:  3372306 	 St: c00a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3372306----T:  3374911 	 St: c00a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3374911----T:  3377516 	 St: c00a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3377516----T:  3380121 	 St: c00a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3380121----T:  3382726 	 St: c00aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3382726----T:  3385331 	 St: c00ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3385331----T:  3387936 	 St: c00ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3387936----T:  3390541 	 St: c00ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3390541----T:  3393146 	 St: c00af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3393146----T:  3395751 	 St: c00b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3395751----T:  3398356 	 St: c00b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3398356----T:  3400961 	 St: c00b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3400961----T:  3403566 	 St: c00b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3403566----T:  3406171 	 St: c00b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3404673----T:  3407278 	 St: c08f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3406171----T:  3408776 	 St: c00b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3408776----T:  3411381 	 St: c00b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3411381----T:  3413986 	 St: c00b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3413986----T:  3416591 	 St: c00bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3416591----T:  3419196 	 St: c00bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3419196----T:  3421801 	 St: c00bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3421801----T:  3424406 	 St: c00be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3424406----T:  3427011 	 St: c00bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3427011----T:  3429616 	 St: c00c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3429616----T:  3432221 	 St: c00c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3432221----T:  3434826 	 St: c00c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3434826----T:  3437431 	 St: c00c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3437431----T:  3440036 	 St: c00c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3440036----T:  3442641 	 St: c00c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3442641----T:  3445246 	 St: c00c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3445246----T:  3447851 	 St: c00c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3447851----T:  3450456 	 St: c00c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3450456----T:  3453061 	 St: c00ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3453061----T:  3455666 	 St: c00cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3455666----T:  3458271 	 St: c00ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3458271----T:  3460876 	 St: c00d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3460876----T:  3463481 	 St: c00d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3463481----T:  3466086 	 St: c00d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3466086----T:  3468691 	 St: c00d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3468691----T:  3471296 	 St: c00d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3471296----T:  3473901 	 St: c00d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3473901----T:  3476506 	 St: c00d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3476506----T:  3479111 	 St: c00d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3479111----T:  3481716 	 St: c00da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3481716----T:  3484321 	 St: c00db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3484321----T:  3486926 	 St: c00dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3486926----T:  3489531 	 St: c00dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3489531----T:  3492136 	 St: c00df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3492136----T:  3494741 	 St: c00e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3494741----T:  3497346 	 St: c00e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3497346----T:  3499951 	 St: c00e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3499951----T:  3502556 	 St: c00e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3502556----T:  3505161 	 St: c00e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3505161----T:  3507766 	 St: c00e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3507766----T:  3510371 	 St: c00ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3510371----T:  3512976 	 St: c00ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3512976----T:  3515581 	 St: c00ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3515581----T:  3518186 	 St: c00ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3518186----T:  3520791 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3520791----T:  3523396 	 St: c0101000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3523396----T:  3526001 	 St: c0104000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3526001----T:  3528606 	 St: c0105000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3528606----T:  3531211 	 St: c0108000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3531211----T:  3533816 	 St: c010a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3533816----T:  3536421 	 St: c010b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3536421----T:  3539026 	 St: c010c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3539026----T:  3541631 	 St: c010d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3541631----T:  3544236 	 St: c010e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3544236----T:  3546841 	 St: c010f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3546841----T:  3549446 	 St: c0110000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3549446----T:  3552051 	 St: c0111000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3552051----T:  3554656 	 St: c0112000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3554656----T:  3557261 	 St: c0113000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3557261----T:  3559866 	 St: c0114000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3559866----T:  3562471 	 St: c0115000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3562471----T:  3565076 	 St: c0116000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3565076----T:  3567681 	 St: c0117000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3567681----T:  3570286 	 St: c0118000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3570286----T:  3572891 	 St: c0119000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3572891----T:  3575496 	 St: c011b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3575496----T:  3578101 	 St: c011c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3578101----T:  3580706 	 St: c011d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3580706----T:  3583311 	 St: c011e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3583311----T:  3585916 	 St: c011f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3585916----T:  3588521 	 St: c0120000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3588521----T:  3591126 	 St: c0121000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3591126----T:  3593731 	 St: c0122000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3593731----T:  3596336 	 St: c0124000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3596336----T:  3598941 	 St: c0125000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3598941----T:  3601546 	 St: c0126000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3601546----T:  3604151 	 St: c0127000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3604151----T:  3606756 	 St: c0128000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3606756----T:  3609361 	 St: c0129000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3609361----T:  3611966 	 St: c012a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3611966----T:  3614571 	 St: c012b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3614571----T:  3617176 	 St: c012c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3617176----T:  3619781 	 St: c012d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3619781----T:  3622386 	 St: c012e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3622386----T:  3624991 	 St: c012f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3624991----T:  3627596 	 St: c0130000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3627596----T:  3630201 	 St: c0131000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3630201----T:  3632806 	 St: c0132000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3632806----T:  3635411 	 St: c0133000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3635412----T:  3638017 	 St: c0134000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3635984----T:  3638589 	 St: c0117000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3638017----T:  3640622 	 St: c0136000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3638589----T:  3641194 	 St: c0118000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3640622----T:  3643227 	 St: c0137000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3641194----T:  3643799 	 St: c011e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3643227----T:  3645832 	 St: c0139000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3643799----T:  3646404 	 St: c0134000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3645832----T:  3648437 	 St: c013a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3646404----T:  3649009 	 St: c0112000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3648437----T:  3651042 	 St: c013c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3649009----T:  3651614 	 St: c0125000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3651042----T:  3653647 	 St: c013d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3651614----T:  3654219 	 St: c0110000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3653647----T:  3656252 	 St: c013e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3654219----T:  3656824 	 St: c0126000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3656252----T:  3658857 	 St: c0143000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3656824----T:  3659429 	 St: c091a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3658857----T:  3661462 	 St: c0145000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3659429----T:  3662034 	 St: c08e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3661462----T:  3664067 	 St: c0146000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3662034----T:  3664639 	 St: c0964000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3664067----T:  3666672 	 St: c0148000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3664639----T:  3667244 	 St: c093a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3666672----T:  3669277 	 St: c0149000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3667244----T:  3669849 	 St: c092a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3669278----T:  3671883 	 St: c014a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3672617----T:  3675222 	 St: c01b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3672617----T:  3675222 	 St: c014b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3675222----T:  3677827 	 St: c01b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3675222----T:  3677827 	 St: c014d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3677827----T:  3680432 	 St: c01b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3677827----T:  3680432 	 St: c014e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3680432----T:  3683037 	 St: c07d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3680432----T:  3683037 	 St: c014f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3683037----T:  3685642 	 St: c0947000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3683037----T:  3685642 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3685642----T:  3688247 	 St: c07d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3685643----T:  3688248 	 St: c0151000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3914874----T:  3918758 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(2.622552)
F:  3918758----T:  3921293 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3921294----T:  3923829 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4145980----T:  5024220 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(593.004700)
F:  4146503----T:  4149108 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4146503----T:  4149108 	 St: c0152000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4149108----T:  4151713 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4149108----T:  4151713 	 St: c0153000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4151713----T:  4154318 	 St: c0007000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4151713----T:  4154318 	 St: c0154000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4154318----T:  4156923 	 St: c0015000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4154318----T:  4156923 	 St: c0155000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4156923----T:  4159528 	 St: c000e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4156923----T:  4159528 	 St: c0156000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4159528----T:  4162133 	 St: c000f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4159528----T:  4162133 	 St: c0159000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4162133----T:  4164738 	 St: c0006000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4162133----T:  4164738 	 St: c015a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4164738----T:  4167343 	 St: c0004000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4164738----T:  4167343 	 St: c015c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4167343----T:  4169948 	 St: c0017000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4167343----T:  4169948 	 St: c015d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4169948----T:  4172553 	 St: c0013000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4169948----T:  4172553 	 St: c015e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4172553----T:  4175158 	 St: c0002000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4172553----T:  4175158 	 St: c015f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4175158----T:  4177763 	 St: c0003000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4175158----T:  4177763 	 St: c0161000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4177763----T:  4180368 	 St: c0011000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4177763----T:  4180368 	 St: c0164000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4180368----T:  4182973 	 St: c0008000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4180368----T:  4182973 	 St: c0166000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4182973----T:  4185578 	 St: c001f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4182973----T:  4185578 	 St: c016b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4185578----T:  4188183 	 St: c0016000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4185578----T:  4188183 	 St: c016c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4188183----T:  4190788 	 St: c000b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4188183----T:  4190788 	 St: c016e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4190788----T:  4193393 	 St: c0018000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4190788----T:  4193393 	 St: c016f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4193393----T:  4195998 	 St: c0001000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4193393----T:  4195998 	 St: c0171000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4195998----T:  4198603 	 St: c0027000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4195998----T:  4198603 	 St: c0174000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4198603----T:  4201208 	 St: c0023000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4198603----T:  4201208 	 St: c0175000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4201208----T:  4203813 	 St: c0012000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4201208----T:  4203813 	 St: c0176000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4203813----T:  4206418 	 St: c0024000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4203813----T:  4206418 	 St: c0177000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4206418----T:  4209023 	 St: c0036000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4206418----T:  4209023 	 St: c0178000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4209023----T:  4211628 	 St: c001d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4209023----T:  4211628 	 St: c017a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4211628----T:  4214233 	 St: c0049000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4211628----T:  4214233 	 St: c017c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4214233----T:  4216838 	 St: c0051000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4214233----T:  4216838 	 St: c017d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4216838----T:  4219443 	 St: c0048000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4216838----T:  4219443 	 St: c017e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4219443----T:  4222048 	 St: c0052000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4219443----T:  4222048 	 St: c017f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4222048----T:  4224653 	 St: c0026000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4222048----T:  4224653 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4224653----T:  4227258 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4224653----T:  4227258 	 St: c0183000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4227258----T:  4229863 	 St: c0053000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4227258----T:  4229863 	 St: c0184000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4229863----T:  4232468 	 St: c001c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4229863----T:  4232468 	 St: c0185000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4232468----T:  4235073 	 St: c0042000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4232468----T:  4235073 	 St: c0186000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4235073----T:  4237678 	 St: c0047000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4235073----T:  4237678 	 St: c0187000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4237678----T:  4240283 	 St: c002d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4237678----T:  4240283 	 St: c0188000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4240283----T:  4242888 	 St: c0063000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4240283----T:  4242888 	 St: c0189000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4242888----T:  4245493 	 St: c0057000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4242888----T:  4245493 	 St: c018a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4245493----T:  4248098 	 St: c006b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4245493----T:  4248098 	 St: c018b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4248098----T:  4250703 	 St: c002f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4248098----T:  4250703 	 St: c018e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4250703----T:  4253308 	 St: c0021000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4250703----T:  4253308 	 St: c018f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4253308----T:  4255913 	 St: c0060000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4253308----T:  4255913 	 St: c0190000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4255913----T:  4258518 	 St: c003d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4255913----T:  4258518 	 St: c0192000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4258518----T:  4261123 	 St: c0058000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4258518----T:  4261123 	 St: c0193000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4261123----T:  4263728 	 St: c0061000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4261123----T:  4263728 	 St: c0194000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4263728----T:  4266333 	 St: c0046000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4263728----T:  4266333 	 St: c0195000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4266333----T:  4268938 	 St: c0059000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4266333----T:  4268938 	 St: c0196000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4268938----T:  4271543 	 St: c006d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4268938----T:  4271543 	 St: c0197000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4271543----T:  4274148 	 St: c003b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4271543----T:  4274148 	 St: c0198000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4274148----T:  4276753 	 St: c005f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4274148----T:  4276753 	 St: c019a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4276753----T:  4279358 	 St: c006f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4276753----T:  4279358 	 St: c019b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4279358----T:  4281963 	 St: c0067000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4279358----T:  4281963 	 St: c019c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4281963----T:  4284568 	 St: c0054000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4281963----T:  4284568 	 St: c019e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4284568----T:  4287173 	 St: c005d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4284568----T:  4287173 	 St: c01a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4287173----T:  4289778 	 St: c0066000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4287173----T:  4289778 	 St: c01a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4289778----T:  4292383 	 St: c0068000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4289778----T:  4292383 	 St: c01a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4292383----T:  4294988 	 St: c005b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4292383----T:  4294988 	 St: c01a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4294988----T:  4297593 	 St: c006e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4294988----T:  4297593 	 St: c01a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4297593----T:  4300198 	 St: c006c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4297593----T:  4300198 	 St: c01a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4300198----T:  4302803 	 St: c02c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4300198----T:  4302803 	 St: c01ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4302803----T:  4305408 	 St: c0400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4302803----T:  4305408 	 St: c01ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4305408----T:  4308013 	 St: c02f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4305408----T:  4308013 	 St: c01af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4308013----T:  4310618 	 St: c0954000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4308013----T:  4310618 	 St: c01c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4310618----T:  4313223 	 St: c02cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4310618----T:  4313223 	 St: c01c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4313223----T:  4315828 	 St: c02ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4313223----T:  4315828 	 St: c01c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4315828----T:  4318433 	 St: c02cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4315828----T:  4318433 	 St: c01c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4318433----T:  4321038 	 St: c02cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4318433----T:  4321038 	 St: c01c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4321038----T:  4323643 	 St: c02fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4321038----T:  4323643 	 St: c01c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4323643----T:  4326248 	 St: c02c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4323643----T:  4326248 	 St: c01c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4326248----T:  4328853 	 St: c02cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4326248----T:  4328853 	 St: c01c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4328853----T:  4331458 	 St: c02ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4328853----T:  4331458 	 St: c01c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4331458----T:  4334063 	 St: c02f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4331458----T:  4334063 	 St: c01ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4334063----T:  4336668 	 St: c02c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4334063----T:  4336668 	 St: c01cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4336668----T:  4339273 	 St: c02f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4336668----T:  4339273 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4339273----T:  4341878 	 St: c03ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4339273----T:  4341878 	 St: c01d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4341878----T:  4344483 	 St: c0402000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4341878----T:  4344483 	 St: c01d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4344483----T:  4347088 	 St: c0403000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4344483----T:  4347088 	 St: c01d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4347088----T:  4349693 	 St: c0404000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4347088----T:  4349693 	 St: c01d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4349693----T:  4352298 	 St: c03e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4349693----T:  4352298 	 St: c01d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4352298----T:  4354903 	 St: c03e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4352298----T:  4354903 	 St: c01d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4354903----T:  4357508 	 St: c03e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4354903----T:  4357508 	 St: c01da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4357508----T:  4360113 	 St: c0409000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4357508----T:  4360113 	 St: c01dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4360113----T:  4362718 	 St: c0407000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4360113----T:  4362718 	 St: c01de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4362718----T:  4365323 	 St: c03e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4362718----T:  4365323 	 St: c01df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4365323----T:  4367928 	 St: c040f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4365323----T:  4367928 	 St: c01e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4367928----T:  4370533 	 St: c040b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4367928----T:  4370533 	 St: c01e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4370533----T:  4373138 	 St: c02f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4370534----T:  4373139 	 St: c01e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4373592----T:  4376197 	 St: c008a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4373592----T:  4376197 	 St: c01e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4376197----T:  4378802 	 St: c0070000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4376197----T:  4378802 	 St: c01e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4378802----T:  4381407 	 St: c007b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4378802----T:  4381407 	 St: c01e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4381407----T:  4384012 	 St: c007a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4381407----T:  4384012 	 St: c01e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4384012----T:  4386617 	 St: c007c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4384012----T:  4386617 	 St: c01ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4386617----T:  4389222 	 St: c0085000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4386617----T:  4389222 	 St: c01eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4389222----T:  4391827 	 St: c0078000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4389222----T:  4391827 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4391827----T:  4394432 	 St: c0076000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4391827----T:  4394432 	 St: c01ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4394432----T:  4397037 	 St: c0091000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4394432----T:  4397037 	 St: c01f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4397037----T:  4399642 	 St: c00a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4397037----T:  4399642 	 St: c01f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4399642----T:  4402247 	 St: c0094000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4399642----T:  4402247 	 St: c01f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4402247----T:  4404852 	 St: c0087000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4402247----T:  4404852 	 St: c01f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4404852----T:  4407457 	 St: c009d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4404852----T:  4407457 	 St: c01f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4407457----T:  4410062 	 St: c00a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4407457----T:  4410062 	 St: c01f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4410062----T:  4412667 	 St: c0097000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4410062----T:  4412667 	 St: c01fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4412667----T:  4415272 	 St: c0096000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4412667----T:  4415272 	 St: c01fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4415272----T:  4417877 	 St: c009b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4415272----T:  4417877 	 St: c01fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4417877----T:  4420482 	 St: c008e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4417877----T:  4420482 	 St: c01ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4420482----T:  4423087 	 St: c008d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4420482----T:  4423087 	 St: c02d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4423087----T:  4425692 	 St: c009a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4423087----T:  4425692 	 St: c02d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4425692----T:  4428297 	 St: c0099000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4425692----T:  4428297 	 St: c02d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4428297----T:  4430902 	 St: c00a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4428297----T:  4430902 	 St: c02d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4430902----T:  4433507 	 St: c00a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4430902----T:  4433507 	 St: c02d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4433507----T:  4436112 	 St: c0079000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4433507----T:  4436112 	 St: c02d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4436112----T:  4438717 	 St: c00af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4436112----T:  4438717 	 St: c02db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4438717----T:  4441322 	 St: c00b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4438717----T:  4441322 	 St: c02dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4441322----T:  4443927 	 St: c00c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4441322----T:  4443927 	 St: c02dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4443927----T:  4446532 	 St: c00a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4443927----T:  4446532 	 St: c02de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4446532----T:  4449137 	 St: c00c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4446532----T:  4449137 	 St: c02e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4449137----T:  4451742 	 St: c00b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4449137----T:  4451742 	 St: c02e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4451742----T:  4454347 	 St: c00bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4451742----T:  4454347 	 St: c02ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4454347----T:  4456952 	 St: c00aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4454347----T:  4456952 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4456952----T:  4459557 	 St: c00be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4456952----T:  4459557 	 St: c03c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4459557----T:  4462162 	 St: c00b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4459557----T:  4462162 	 St: c03c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4462162----T:  4464767 	 St: c00b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4462162----T:  4464767 	 St: c03c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4464767----T:  4467372 	 St: c00ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4464767----T:  4467372 	 St: c03c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4467372----T:  4469977 	 St: c00ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4467372----T:  4469977 	 St: c03c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4469977----T:  4472582 	 St: c00bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4469977----T:  4472582 	 St: c03c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4472582----T:  4475187 	 St: c00bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4472582----T:  4475187 	 St: c03ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4475187----T:  4477792 	 St: c00d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4475187----T:  4477792 	 St: c03d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4477792----T:  4480397 	 St: c00cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4477792----T:  4480397 	 St: c03d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4480397----T:  4483002 	 St: c00dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4480397----T:  4483002 	 St: c03d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4483002----T:  4485607 	 St: c00d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4483002----T:  4485607 	 St: c03d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4485607----T:  4488212 	 St: c00d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4485607----T:  4488212 	 St: c03d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4488212----T:  4490817 	 St: c00db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4488212----T:  4490817 	 St: c03da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4490817----T:  4493422 	 St: c00a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4490817----T:  4493422 	 St: c03f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4493422----T:  4496027 	 St: c0092000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4493422----T:  4496027 	 St: c03f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4496027----T:  4498632 	 St: c00c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4496027----T:  4498632 	 St: c03f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4498632----T:  4501237 	 St: c00da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4498632----T:  4501237 	 St: c03f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4501237----T:  4503842 	 St: c00d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4501237----T:  4503842 	 St: c03f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4503842----T:  4506447 	 St: c0090000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4503842----T:  4506447 	 St: c03f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4506447----T:  4509052 	 St: c00d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4506447----T:  4509052 	 St: c03fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4509052----T:  4511657 	 St: c00d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4509052----T:  4511657 	 St: c03fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4511657----T:  4514262 	 St: c00d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4511657----T:  4514262 	 St: c0412000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4514262----T:  4516867 	 St: c00c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4514262----T:  4516867 	 St: c0414000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4516867----T:  4519472 	 St: c00c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4516867----T:  4519472 	 St: c0415000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4519472----T:  4522077 	 St: c00ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4519472----T:  4522077 	 St: c0417000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4522077----T:  4524682 	 St: c00b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4522077----T:  4524682 	 St: c041b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4524682----T:  4527287 	 St: c00b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4524682----T:  4527287 	 St: c0433000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4527287----T:  4529892 	 St: c00bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4527287----T:  4529892 	 St: c043b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4529892----T:  4532497 	 St: c00dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4529892----T:  4532497 	 St: c043e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4532497----T:  4535102 	 St: c00c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4532497----T:  4535102 	 St: c0341000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4535102----T:  4537707 	 St: c00c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4535102----T:  4537707 	 St: c0345000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4537707----T:  4540312 	 St: c042f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4537707----T:  4540312 	 St: c0346000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4540312----T:  4542917 	 St: c0429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4540312----T:  4542917 	 St: c0347000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4542917----T:  4545522 	 St: c042a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4542917----T:  4545522 	 St: c0349000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4545522----T:  4548127 	 St: c0425000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4545522----T:  4548127 	 St: c034d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4548127----T:  4550732 	 St: c042d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4548127----T:  4550732 	 St: c034e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4550732----T:  4553337 	 St: c042e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4550732----T:  4553337 	 St: c002c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4553337----T:  4555942 	 St: c042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4553338----T:  4555943 	 St: c0344000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4556471----T:  4559076 	 St: c00e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4556471----T:  4559076 	 St: c0373000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4559076----T:  4561681 	 St: c00e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4559076----T:  4561681 	 St: c0378000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4561681----T:  4564286 	 St: c00f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4561681----T:  4564286 	 St: c0379000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4564286----T:  4566891 	 St: c00f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4564286----T:  4566891 	 St: c037a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4566891----T:  4569496 	 St: c00f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4566891----T:  4569496 	 St: c037c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4569496----T:  4572101 	 St: c00f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4569496----T:  4572101 	 St: c0371000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4572101----T:  4574706 	 St: c00ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4572101----T:  4574706 	 St: c0382000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4574706----T:  4577311 	 St: c00df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4574706----T:  4577311 	 St: c0385000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4577311----T:  4579916 	 St: c00f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4577311----T:  4579916 	 St: c0386000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4579916----T:  4582521 	 St: c00f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4579916----T:  4582521 	 St: c0387000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4582521----T:  4585126 	 St: c00e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4582521----T:  4585126 	 St: c038b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4585126----T:  4587731 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4585126----T:  4587731 	 St: c0302000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4587731----T:  4590336 	 St: c00e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4587731----T:  4590336 	 St: c0308000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4590336----T:  4592941 	 St: c00ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4590336----T:  4592941 	 St: c030a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4592941----T:  4595546 	 St: c00fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4592941----T:  4595546 	 St: c030c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4595546----T:  4598151 	 St: c00f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4595546----T:  4598151 	 St: c0311000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4598151----T:  4600756 	 St: c00f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4598151----T:  4600756 	 St: c0312000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4600756----T:  4603361 	 St: c010a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4600756----T:  4603361 	 St: c0313000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4603361----T:  4605966 	 St: c010b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4603361----T:  4605966 	 St: c0315000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4605966----T:  4608571 	 St: c00fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4605966----T:  4608571 	 St: c0317000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4608571----T:  4611176 	 St: c0115000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4608571----T:  4611176 	 St: c0318000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4611176----T:  4613781 	 St: c00ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4611176----T:  4613781 	 St: c0319000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4613781----T:  4616386 	 St: c010f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4613781----T:  4616386 	 St: c031b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4616386----T:  4618991 	 St: c010d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4616386----T:  4618991 	 St: c0320000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4618991----T:  4621596 	 St: c00ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4618991----T:  4621596 	 St: c0323000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4621596----T:  4624201 	 St: c0114000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4621596----T:  4624201 	 St: c0324000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4624201----T:  4626806 	 St: c0105000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4624201----T:  4626806 	 St: c0326000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4626806----T:  4629411 	 St: c010e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4626806----T:  4629411 	 St: c0329000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4629411----T:  4632016 	 St: c010c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4629411----T:  4632016 	 St: c032b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4632016----T:  4634621 	 St: c0120000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4632016----T:  4634621 	 St: c032d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4634621----T:  4637226 	 St: c00f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4634621----T:  4637226 	 St: c0330000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4637226----T:  4639831 	 St: c012b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4637226----T:  4639831 	 St: c0331000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4639831----T:  4642436 	 St: c011d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4639831----T:  4642436 	 St: c0333000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4642436----T:  4645041 	 St: c0130000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4642436----T:  4645041 	 St: c0334000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4645041----T:  4647646 	 St: c0101000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4645041----T:  4647646 	 St: c0335000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4647646----T:  4650251 	 St: c011c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4647646----T:  4650251 	 St: c0336000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4650251----T:  4652856 	 St: c0127000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4650251----T:  4652856 	 St: c0338000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4652856----T:  4655461 	 St: c0124000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4652856----T:  4655461 	 St: c033d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4655461----T:  4658066 	 St: c0108000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4655461----T:  4658066 	 St: c033e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4658066----T:  4660671 	 St: c012a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4658066----T:  4660671 	 St: c0351000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4660671----T:  4663276 	 St: c012d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4660671----T:  4663276 	 St: c0353000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4663276----T:  4665881 	 St: c0119000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4663276----T:  4665881 	 St: c0354000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4665881----T:  4668486 	 St: c0131000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4665881----T:  4668486 	 St: c0357000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4668486----T:  4671091 	 St: c012f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4668486----T:  4671091 	 St: c0358000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4671091----T:  4673696 	 St: c013d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4671091----T:  4673696 	 St: c035a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4673696----T:  4676301 	 St: c0121000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4673696----T:  4676301 	 St: c035b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4676301----T:  4678906 	 St: c0145000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4676301----T:  4678906 	 St: c035c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4678906----T:  4681511 	 St: c0116000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4678906----T:  4681511 	 St: c035d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4681511----T:  4684116 	 St: c0143000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4681511----T:  4684116 	 St: c035e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4684116----T:  4686721 	 St: c0149000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4684116----T:  4686721 	 St: c035f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4686721----T:  4689326 	 St: c013a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4686721----T:  4689326 	 St: c0362000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4689326----T:  4691931 	 St: c011f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4689326----T:  4691931 	 St: c0363000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4691931----T:  4694536 	 St: c0133000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4691931----T:  4694536 	 St: c0366000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4694536----T:  4697141 	 St: c012e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4694536----T:  4697141 	 St: c0367000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4697141----T:  4699746 	 St: c0148000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4697141----T:  4699746 	 St: c036b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4699746----T:  4702351 	 St: c0139000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4699746----T:  4702351 	 St: c036c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4702351----T:  4704956 	 St: c012c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4702351----T:  4704956 	 St: c0391000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4704956----T:  4707561 	 St: c0132000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4704956----T:  4707561 	 St: c0394000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4707561----T:  4710166 	 St: c014a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4707561----T:  4710166 	 St: c0395000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4710166----T:  4712771 	 St: c013c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4710166----T:  4712771 	 St: c0396000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4712771----T:  4715376 	 St: c0136000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4712771----T:  4715376 	 St: c0397000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4715376----T:  4717981 	 St: c014b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4715376----T:  4717981 	 St: c039d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4717981----T:  4720586 	 St: c0137000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4717981----T:  4720586 	 St: c039e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4720586----T:  4723191 	 St: c013e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4720586----T:  4723191 	 St: c039f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4723191----T:  4725796 	 St: c059b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4723191----T:  4725796 	 St: c03a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4725796----T:  4728401 	 St: c0596000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4725796----T:  4728401 	 St: c03a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4728401----T:  4731006 	 St: c059e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4728401----T:  4731006 	 St: c03a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4731006----T:  4733611 	 St: c0599000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4731006----T:  4733611 	 St: c03a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4733611----T:  4736216 	 St: c0594000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4733612----T:  4736217 	 St: c03ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4736674----T:  4739279 	 St: c0161000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4736674----T:  4739279 	 St: c03b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4739279----T:  4741884 	 St: c017f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4739279----T:  4741884 	 St: c03b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4741884----T:  4744489 	 St: c0151000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4741884----T:  4744489 	 St: c03b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4744489----T:  4747094 	 St: c0164000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4744489----T:  4747094 	 St: c03b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4747094----T:  4749699 	 St: c0155000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4747094----T:  4749699 	 St: c03ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4749699----T:  4752304 	 St: c0152000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4749699----T:  4752304 	 St: c03bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4752304----T:  4754909 	 St: c015a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4752304----T:  4754909 	 St: c03bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4754909----T:  4757514 	 St: c0156000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4754909----T:  4757514 	 St: c0442000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4757514----T:  4760119 	 St: c0153000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4757514----T:  4760119 	 St: c0443000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4760119----T:  4762724 	 St: c015f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4760119----T:  4762724 	 St: c0444000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4762724----T:  4765329 	 St: c0177000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4762724----T:  4765329 	 St: c0447000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4765329----T:  4767934 	 St: c015e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4765329----T:  4767934 	 St: c0448000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4767934----T:  4770539 	 St: c019b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4767934----T:  4770539 	 St: c044a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4770539----T:  4773144 	 St: c017a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4770539----T:  4773144 	 St: c044b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4773144----T:  4775749 	 St: c015d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4773144----T:  4775749 	 St: c044c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4775749----T:  4778354 	 St: c014f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4775749----T:  4778354 	 St: c044d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4778354----T:  4780959 	 St: c015c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4778354----T:  4780959 	 St: c0453000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4780959----T:  4783564 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4780959----T:  4783564 	 St: c0455000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4783564----T:  4786169 	 St: c0166000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4783564----T:  4786169 	 St: c0457000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4786169----T:  4788774 	 St: c014e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4786169----T:  4788774 	 St: c0458000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4788774----T:  4791379 	 St: c0154000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4788774----T:  4791379 	 St: c045a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4791379----T:  4793984 	 St: c017c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4791379----T:  4793984 	 St: c045c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4793984----T:  4796589 	 St: c0183000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4793984----T:  4796589 	 St: c045d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4796589----T:  4799194 	 St: c0198000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4796589----T:  4799194 	 St: c045e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4799194----T:  4801799 	 St: c0187000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4799194----T:  4801799 	 St: c0461000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4801799----T:  4804404 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4801799----T:  4804404 	 St: c0463000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4804404----T:  4807009 	 St: c0197000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4804404----T:  4807009 	 St: c0467000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4807009----T:  4809614 	 St: c0184000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4807009----T:  4809614 	 St: c0468000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4809614----T:  4812219 	 St: c016e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4809614----T:  4812219 	 St: c046b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4812219----T:  4814824 	 St: c016b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4812219----T:  4814824 	 St: c046d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4814824----T:  4817429 	 St: c016c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4814824----T:  4817429 	 St: c046f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4817429----T:  4820034 	 St: c016f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4817429----T:  4820034 	 St: c0470000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4820034----T:  4822639 	 St: c019e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4820034----T:  4822639 	 St: c0471000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4822639----T:  4825244 	 St: c0193000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4822639----T:  4825244 	 St: c0472000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4825244----T:  4827849 	 St: c018e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4825244----T:  4827849 	 St: c0475000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4827849----T:  4830454 	 St: c0174000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4827849----T:  4830454 	 St: c0477000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4830454----T:  4833059 	 St: c0178000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4830454----T:  4833059 	 St: c0478000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4833059----T:  4835664 	 St: c019a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4833059----T:  4835664 	 St: c047c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4835664----T:  4838269 	 St: c0175000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4835664----T:  4838269 	 St: c0480000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4838269----T:  4840874 	 St: c0185000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4838269----T:  4840874 	 St: c0482000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4840874----T:  4843479 	 St: c0196000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4840874----T:  4843479 	 St: c0485000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4843479----T:  4846084 	 St: c019c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4843479----T:  4846084 	 St: c0487000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4846084----T:  4848689 	 St: c01b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4846084----T:  4848689 	 St: c0488000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4848689----T:  4851294 	 St: c0171000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4848689----T:  4851294 	 St: c048a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4851294----T:  4853899 	 St: c01af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4851294----T:  4853899 	 St: c048e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4853899----T:  4856504 	 St: c018b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4853899----T:  4856504 	 St: c0492000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4856504----T:  4859109 	 St: c01a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4856504----T:  4859109 	 St: c0494000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4859109----T:  4861714 	 St: c01b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4859109----T:  4861714 	 St: c0495000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4861714----T:  4864319 	 St: c0186000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4861714----T:  4864319 	 St: c0499000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4864319----T:  4866924 	 St: c0192000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4864319----T:  4866924 	 St: c049a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4866924----T:  4869529 	 St: c0176000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4866924----T:  4869529 	 St: c049d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4869529----T:  4872134 	 St: c01ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4869529----T:  4872134 	 St: c04a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4872134----T:  4874739 	 St: c01b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4872134----T:  4874739 	 St: c04a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4874739----T:  4877344 	 St: c0190000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4874739----T:  4877344 	 St: c04a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4877344----T:  4879949 	 St: c01b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4877344----T:  4879949 	 St: c04a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4879949----T:  4882554 	 St: c018f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4879949----T:  4882554 	 St: c04a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4882554----T:  4885159 	 St: c0189000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4882554----T:  4885159 	 St: c04a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4885159----T:  4887764 	 St: c01a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4885159----T:  4887764 	 St: c04a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4887764----T:  4890369 	 St: c0194000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4887764----T:  4890369 	 St: c04aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4890369----T:  4892974 	 St: c0188000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4890369----T:  4892974 	 St: c04b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4892974----T:  4895579 	 St: c01b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4892974----T:  4895579 	 St: c04b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4895579----T:  4898184 	 St: c01a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4895579----T:  4898184 	 St: c04b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4898184----T:  4900789 	 St: c07d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4898184----T:  4900789 	 St: c04b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4900789----T:  4903394 	 St: c09bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4900789----T:  4903394 	 St: c04b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4903394----T:  4905999 	 St: c07dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4903394----T:  4905999 	 St: c04b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4905999----T:  4908604 	 St: c07da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4905999----T:  4908604 	 St: c04ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4908604----T:  4911209 	 St: c07db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4908604----T:  4911209 	 St: c04bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4911209----T:  4913814 	 St: c07d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4911209----T:  4913814 	 St: c04be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4913814----T:  4916419 	 St: c07de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4913815----T:  4916420 	 St: c04bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4916820----T:  4919425 	 St: c01cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4916820----T:  4919425 	 St: c0520000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4919425----T:  4922030 	 St: c01c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4919425----T:  4922030 	 St: c0521000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4922030----T:  4924635 	 St: c01c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4922030----T:  4924635 	 St: c0522000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4924635----T:  4927240 	 St: c01c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4924635----T:  4927240 	 St: c0523000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4927240----T:  4929845 	 St: c01d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4927240----T:  4929845 	 St: c0529000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4929845----T:  4932450 	 St: c01bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4929845----T:  4932450 	 St: c052c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4932450----T:  4935055 	 St: c01e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4932450----T:  4935055 	 St: c052d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4935055----T:  4937660 	 St: c01c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4935055----T:  4937660 	 St: c04c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4937660----T:  4940265 	 St: c01c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4937660----T:  4940265 	 St: c04c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4940265----T:  4942870 	 St: c01be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4940265----T:  4942870 	 St: c04c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4942870----T:  4945475 	 St: c01bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4942870----T:  4945475 	 St: c04c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4945475----T:  4948080 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4945475----T:  4948080 	 St: c04c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4948080----T:  4950685 	 St: c01ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4948080----T:  4950685 	 St: c04c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4950685----T:  4953290 	 St: c01eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4950685----T:  4953290 	 St: c04ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4953290----T:  4955895 	 St: c01ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4953290----T:  4955895 	 St: c04cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4955895----T:  4958500 	 St: c01f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4955895----T:  4958500 	 St: c0580000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4958500----T:  4961105 	 St: c01d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4958500----T:  4961105 	 St: c0581000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4961105----T:  4963710 	 St: c01c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4961105----T:  4963710 	 St: c0583000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4963710----T:  4966315 	 St: c01f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4963710----T:  4966315 	 St: c0586000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4966315----T:  4968920 	 St: c01bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4966315----T:  4968920 	 St: c0587000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4968920----T:  4971525 	 St: c01bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4968920----T:  4971525 	 St: c0588000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4971525----T:  4974130 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4971525----T:  4974130 	 St: c0589000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4974130----T:  4976735 	 St: c01c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4974130----T:  4976735 	 St: c058c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4976735----T:  4979340 	 St: c01da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4976735----T:  4979340 	 St: c058e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4979340----T:  4981945 	 St: c01ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4979340----T:  4981945 	 St: c058f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4981945----T:  4984550 	 St: c01d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4981945----T:  4984550 	 St: c05c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4984550----T:  4987155 	 St: c01e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4984550----T:  4987155 	 St: c05c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4987155----T:  4989760 	 St: c01d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4987155----T:  4989760 	 St: c05c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4989760----T:  4992365 	 St: c01e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4989760----T:  4992365 	 St: c05ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4992365----T:  4994970 	 St: c01e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4992365----T:  4994970 	 St: c05cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4994970----T:  4997575 	 St: c01e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4994970----T:  4997575 	 St: c05ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4997575----T:  5000180 	 St: c01dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4997575----T:  5000180 	 St: c05cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5000180----T:  5002785 	 St: c01f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5000180----T:  5002785 	 St: c05cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5002785----T:  5005390 	 St: c01df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5002785----T:  5005390 	 St: c0530000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5005390----T:  5007995 	 St: c01d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5005390----T:  5007995 	 St: c0533000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5007995----T:  5010600 	 St: c01f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5007995----T:  5010600 	 St: c0534000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5010600----T:  5013205 	 St: c01fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5010600----T:  5013205 	 St: c053c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5013205----T:  5015810 	 St: c01fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5013205----T:  5015810 	 St: c053d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5015810----T:  5018415 	 St: c01f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5015811----T:  5018416 	 St: c053f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5246370----T:  5254142 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(5.247806)
F:  5254142----T:  5256677 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5256678----T:  5259213 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5481364----T:  7548574 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(1395.820435)
F:  5481906----T:  5484511 	 St: c0009000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5481906----T:  5484511 	 St: c0604000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5484511----T:  5487116 	 St: c001b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5484511----T:  5487116 	 St: c0605000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5487116----T:  5489721 	 St: c0034000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5487116----T:  5489721 	 St: c0606000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5489721----T:  5492326 	 St: c0025000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5489721----T:  5492326 	 St: c060b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5492326----T:  5494931 	 St: c0033000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5492326----T:  5494931 	 St: c060c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5494931----T:  5497536 	 St: c002c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5494931----T:  5497536 	 St: c0623000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5497536----T:  5500141 	 St: c004c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5497536----T:  5500141 	 St: c0624000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5500141----T:  5502746 	 St: c0062000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5500141----T:  5502746 	 St: c0627000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5502746----T:  5505351 	 St: c0065000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5502746----T:  5505351 	 St: c0628000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5505351----T:  5507956 	 St: c0055000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5505351----T:  5507956 	 St: c0629000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5507956----T:  5510561 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5507956----T:  5510561 	 St: c062a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5510561----T:  5513166 	 St: c02c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5510561----T:  5513166 	 St: c062b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5513166----T:  5515771 	 St: c0308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5513166----T:  5515771 	 St: c062d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5515771----T:  5518376 	 St: c030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5515771----T:  5518376 	 St: c06e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5518376----T:  5520981 	 St: c02ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5518376----T:  5520981 	 St: c06e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5520981----T:  5523586 	 St: c02f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5520981----T:  5523586 	 St: c06eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5523586----T:  5526191 	 St: c02c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5523586----T:  5526191 	 St: c06ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5526191----T:  5528796 	 St: c02c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5526191----T:  5528796 	 St: c06c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5528796----T:  5531401 	 St: c02f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5528796----T:  5531401 	 St: c06c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5531401----T:  5534006 	 St: c02f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5531401----T:  5534006 	 St: c06c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5534006----T:  5536611 	 St: c02fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5534006----T:  5536611 	 St: c06c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5536611----T:  5539216 	 St: c02c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5536611----T:  5539216 	 St: c06c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5539216----T:  5541821 	 St: c02c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5539216----T:  5541821 	 St: c06c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5541821----T:  5544426 	 St: c02fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5541821----T:  5544426 	 St: c06cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5544426----T:  5547031 	 St: c02ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5544426----T:  5547031 	 St: c06cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5547031----T:  5549636 	 St: c030a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5547031----T:  5549636 	 St: c06cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5549636----T:  5552241 	 St: c02d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5549636----T:  5552241 	 St: c06cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5552241----T:  5554846 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5552241----T:  5554846 	 St: c06d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5554846----T:  5557451 	 St: c02d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5554846----T:  5557451 	 St: c06d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5557451----T:  5560056 	 St: c02de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5557451----T:  5560056 	 St: c06d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5560056----T:  5562661 	 St: c02e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5560056----T:  5562661 	 St: c06d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5562661----T:  5565266 	 St: c02fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5562661----T:  5565266 	 St: c06db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5565266----T:  5567871 	 St: c02d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5565266----T:  5567871 	 St: c06de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5567871----T:  5570476 	 St: c0357000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5567871----T:  5570476 	 St: c06df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5570476----T:  5573081 	 St: c02d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5570476----T:  5573081 	 St: c06f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5573081----T:  5575686 	 St: c02d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5573081----T:  5575686 	 St: c06f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5575686----T:  5578291 	 St: c02d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5575686----T:  5578291 	 St: c06f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5578291----T:  5580896 	 St: c02f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5578291----T:  5580896 	 St: c06f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5580896----T:  5583501 	 St: c02f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5580896----T:  5583501 	 St: c06f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5583501----T:  5586106 	 St: c0320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5583501----T:  5586106 	 St: c06fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5586106----T:  5588711 	 St: c0329000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5586106----T:  5588711 	 St: c06fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5588711----T:  5591316 	 St: c0358000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5588711----T:  5591316 	 St: c06fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5591316----T:  5593921 	 St: c0341000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5591316----T:  5593921 	 St: c06fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5593921----T:  5596526 	 St: c0302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5593921----T:  5596526 	 St: c0168000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5596526----T:  5599131 	 St: c0311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5596526----T:  5599131 	 St: c0700000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5599131----T:  5601736 	 St: c0326000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5599131----T:  5601736 	 St: c0706000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5601736----T:  5604341 	 St: c0338000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5601736----T:  5604341 	 St: c0707000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5604341----T:  5606946 	 St: c0323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5604341----T:  5606946 	 St: c0709000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5606946----T:  5609551 	 St: c033e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5606946----T:  5609551 	 St: c070c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5609551----T:  5612156 	 St: c0351000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5609551----T:  5612156 	 St: c070d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5612156----T:  5614761 	 St: c032b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5612156----T:  5614761 	 St: c070f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5614761----T:  5617366 	 St: c0317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5614761----T:  5617366 	 St: c0710000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5617366----T:  5619971 	 St: c0371000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5617366----T:  5619971 	 St: c0711000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5619971----T:  5622576 	 St: c0318000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5619971----T:  5622576 	 St: c0714000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5622576----T:  5625181 	 St: c0353000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5622576----T:  5625181 	 St: c0716000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5625181----T:  5627786 	 St: c0347000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5625181----T:  5627786 	 St: c0717000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5627786----T:  5630391 	 St: c0315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5627786----T:  5630391 	 St: c0713000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5630391----T:  5632996 	 St: c0324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5630391----T:  5632996 	 St: c071c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5632996----T:  5635601 	 St: c0349000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5632996----T:  5635601 	 St: c071d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5635601----T:  5638206 	 St: c035f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5635601----T:  5638206 	 St: c071e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5638206----T:  5640811 	 St: c032d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5638206----T:  5640811 	 St: c0720000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5640811----T:  5643416 	 St: c0333000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5640811----T:  5643416 	 St: c0723000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5643416----T:  5646021 	 St: c0319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5643416----T:  5646021 	 St: c0724000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5646021----T:  5648626 	 St: c0336000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5646021----T:  5648626 	 St: c0728000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5648626----T:  5651231 	 St: c033d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5648626----T:  5651231 	 St: c0735000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5651231----T:  5653836 	 St: c031b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5651231----T:  5653836 	 St: c0738000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5653836----T:  5656441 	 St: c0334000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5653836----T:  5656441 	 St: c0739000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5656441----T:  5659046 	 St: c0354000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5656441----T:  5659046 	 St: c073a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5659046----T:  5661651 	 St: c0362000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5659046----T:  5661651 	 St: c073b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5661651----T:  5664256 	 St: c034e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5661651----T:  5664256 	 St: c073c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5664256----T:  5666861 	 St: c0367000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5664256----T:  5666861 	 St: c073d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5666861----T:  5669466 	 St: c034d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5666861----T:  5669466 	 St: c07c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5669466----T:  5672071 	 St: c0366000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5669466----T:  5672071 	 St: c07c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5672071----T:  5674676 	 St: c037a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5672071----T:  5674676 	 St: c07c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5674676----T:  5677281 	 St: c0344000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5674676----T:  5677281 	 St: c07c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5677281----T:  5679886 	 St: c03ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5677281----T:  5679886 	 St: c07c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5679886----T:  5682491 	 St: c0386000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5679886----T:  5682491 	 St: c07ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5682491----T:  5685096 	 St: c03ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5682491----T:  5685096 	 St: c07cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5685096----T:  5687701 	 St: c0335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5685096----T:  5687701 	 St: c07cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5687701----T:  5690306 	 St: c03b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5687701----T:  5690306 	 St: c07cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5690306----T:  5692911 	 St: c037c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5690306----T:  5692911 	 St: c0740000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5692911----T:  5695516 	 St: c03b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5692911----T:  5695516 	 St: c0742000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5695516----T:  5698121 	 St: c0396000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5695516----T:  5698121 	 St: c0743000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5698121----T:  5700726 	 St: c0382000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5698121----T:  5700726 	 St: c0744000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5700726----T:  5703331 	 St: c0378000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5700726----T:  5703331 	 St: c0745000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5703331----T:  5705936 	 St: c039d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5703331----T:  5705936 	 St: c0746000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5705936----T:  5708541 	 St: c036c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5705936----T:  5708541 	 St: c0181000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5708541----T:  5711146 	 St: c0363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5708541----T:  5711146 	 St: c0747000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5711146----T:  5713751 	 St: c039f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5711146----T:  5713751 	 St: c074b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5713751----T:  5716356 	 St: c0387000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5713751----T:  5716356 	 St: c074e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5716356----T:  5718961 	 St: c03a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5716356----T:  5718961 	 St: c0750000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5718961----T:  5721566 	 St: c03bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5718961----T:  5721566 	 St: c0751000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5721566----T:  5724171 	 St: c0373000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5721566----T:  5724171 	 St: c0752000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5724171----T:  5726776 	 St: c0385000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5724171----T:  5726776 	 St: c0754000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5726776----T:  5729381 	 St: c038b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5726776----T:  5729381 	 St: c0758000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5729381----T:  5731986 	 St: c036b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5729381----T:  5731986 	 St: c0759000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5731986----T:  5734591 	 St: c0397000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5731986----T:  5734591 	 St: c075c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5734591----T:  5737196 	 St: c0379000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5734591----T:  5737196 	 St: c075e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5737196----T:  5739801 	 St: c03ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5737196----T:  5739801 	 St: c075f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5739801----T:  5742406 	 St: c0394000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5739801----T:  5742406 	 St: c0760000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5742406----T:  5745011 	 St: c0391000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5742406----T:  5745011 	 St: c0761000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5745011----T:  5747616 	 St: c039e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5745011----T:  5747616 	 St: c076c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5747616----T:  5750221 	 St: c03d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5747616----T:  5750221 	 St: c076f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5750221----T:  5752826 	 St: c03e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5750221----T:  5752826 	 St: c0770000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5752826----T:  5755431 	 St: c040d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5752826----T:  5755431 	 St: c0773000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5755431----T:  5758036 	 St: c03b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5755431----T:  5758036 	 St: c0776000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5758036----T:  5760641 	 St: c03c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5758036----T:  5760641 	 St: c0777000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5760641----T:  5763246 	 St: c03da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5760641----T:  5763246 	 St: c077a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5763246----T:  5765851 	 St: c0405000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5763246----T:  5765851 	 St: c077b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5765851----T:  5768456 	 St: c03c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5765851----T:  5768456 	 St: c077e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5768456----T:  5771061 	 St: c03e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5768456----T:  5771061 	 St: c077f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5771061----T:  5773666 	 St: c0395000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5771061----T:  5773666 	 St: c0780000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5773666----T:  5776271 	 St: c03b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5773666----T:  5776271 	 St: c0781000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5776271----T:  5778876 	 St: c03bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5776271----T:  5778876 	 St: c0782000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5778876----T:  5781481 	 St: c03d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5778876----T:  5781481 	 St: c0783000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5781481----T:  5784086 	 St: c03f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5781481----T:  5784086 	 St: c0785000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5784086----T:  5786691 	 St: c0406000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5784086----T:  5786691 	 St: c0786000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5786691----T:  5789296 	 St: c03a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5786691----T:  5789296 	 St: c0787000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5789296----T:  5791901 	 St: c03ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5789296----T:  5791901 	 St: c078b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5791901----T:  5794506 	 St: c040a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5791901----T:  5794506 	 St: c078c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5794506----T:  5797111 	 St: c03c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5794506----T:  5797111 	 St: c0794000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5797111----T:  5799716 	 St: c03d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5797111----T:  5799716 	 St: c0796000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5799716----T:  5802321 	 St: c03d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5799716----T:  5802321 	 St: c0797000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5802321----T:  5804926 	 St: c03fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5802321----T:  5804926 	 St: c079e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5804926----T:  5807531 	 St: c03e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5804926----T:  5807531 	 St: c07a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5807531----T:  5810136 	 St: c03f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5807531----T:  5810136 	 St: c07a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5810136----T:  5812741 	 St: c03d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5810136----T:  5812741 	 St: c07a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5812741----T:  5815346 	 St: c03ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5812741----T:  5815346 	 St: c07a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5815346----T:  5817951 	 St: c03c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5815346----T:  5817951 	 St: c07a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5817951----T:  5820556 	 St: c03eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5817951----T:  5820556 	 St: c07a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5820556----T:  5823161 	 St: c03f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5820556----T:  5823161 	 St: c07ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5823161----T:  5825766 	 St: c03ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5823161----T:  5825766 	 St: c07ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5825766----T:  5828371 	 St: c0408000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5825766----T:  5828371 	 St: c07ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5828371----T:  5830976 	 St: c040c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5828371----T:  5830976 	 St: c07af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5830976----T:  5833581 	 St: c02db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5830976----T:  5833581 	 St: c07b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5833581----T:  5836186 	 St: c02dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5833581----T:  5836186 	 St: c07b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5836186----T:  5838791 	 St: c02dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5836186----T:  5838791 	 St: c07b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5838791----T:  5841396 	 St: c0312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5838791----T:  5841396 	 St: c07b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5841396----T:  5844001 	 St: c0313000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5841396----T:  5844001 	 St: c07b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5844001----T:  5846606 	 St: c035c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5844001----T:  5846606 	 St: c07b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5846606----T:  5849211 	 St: c035d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5846606----T:  5849211 	 St: c07ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5849211----T:  5851816 	 St: c035e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5849211----T:  5851816 	 St: c0799000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5851816----T:  5854421 	 St: c0330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5851816----T:  5854421 	 St: c07e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5854421----T:  5857026 	 St: c0331000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5854421----T:  5857026 	 St: c07e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5857026----T:  5859631 	 St: c035a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5857026----T:  5859631 	 St: c07e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5859631----T:  5862236 	 St: c035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5859631----T:  5862236 	 St: c07e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5862236----T:  5864841 	 St: c0345000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5862236----T:  5864841 	 St: c07e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5864841----T:  5867446 	 St: c0346000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5864841----T:  5867446 	 St: c07ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5867446----T:  5870051 	 St: c03a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5867446----T:  5870051 	 St: c07ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5870051----T:  5872656 	 St: c03a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5870051----T:  5872656 	 St: c07ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5872656----T:  5875261 	 St: c03e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5872656----T:  5875261 	 St: c07ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5875261----T:  5877866 	 St: c03e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5875261----T:  5877866 	 St: c07f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5877866----T:  5880471 	 St: c03e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5877866----T:  5880471 	 St: c07f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5880471----T:  5883076 	 St: c03f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5880471----T:  5883076 	 St: c07f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5883076----T:  5885681 	 St: c03f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5883076----T:  5885681 	 St: c07f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5885681----T:  5888286 	 St: c03c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5885682----T:  5888287 	 St: c07fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5888758----T:  5891363 	 St: c0071000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5888758----T:  5891363 	 St: c07fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5891363----T:  5893968 	 St: c0083000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5891363----T:  5893968 	 St: c07ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5893968----T:  5896573 	 St: c0075000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5893968----T:  5896573 	 St: c0801000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5896573----T:  5899178 	 St: c0089000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5896573----T:  5899178 	 St: c0803000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5899178----T:  5901783 	 St: c00b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5899178----T:  5901783 	 St: c0804000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5901783----T:  5904388 	 St: c00b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5901783----T:  5904388 	 St: c0805000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5904388----T:  5906993 	 St: c00c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5904388----T:  5906993 	 St: c0806000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5906993----T:  5909598 	 St: c00a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5906993----T:  5909598 	 St: c0808000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5909598----T:  5912203 	 St: c00ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5909598----T:  5912203 	 St: c0809000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5912203----T:  5914808 	 St: c00d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5912203----T:  5914808 	 St: c080a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5914808----T:  5917413 	 St: c00c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5914808----T:  5917413 	 St: c080b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5917413----T:  5920018 	 St: c00ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5917413----T:  5920018 	 St: c080f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5920018----T:  5922623 	 St: c0426000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5920018----T:  5922623 	 St: c0811000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5922623----T:  5925228 	 St: c044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5922623----T:  5925228 	 St: c0813000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5925228----T:  5927833 	 St: c0444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5925228----T:  5927833 	 St: c0814000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5927833----T:  5930438 	 St: c0453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5927833----T:  5930438 	 St: c0815000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5930438----T:  5933043 	 St: c041b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5930438----T:  5933043 	 St: c0816000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5933043----T:  5935648 	 St: c0424000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5933043----T:  5935648 	 St: c081a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5935648----T:  5938253 	 St: c0457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5935648----T:  5938253 	 St: c081b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5938253----T:  5940858 	 St: c045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5938253----T:  5940858 	 St: c081d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5940858----T:  5943463 	 St: c0422000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5940858----T:  5943463 	 St: c081e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5943463----T:  5946068 	 St: c043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5943463----T:  5946068 	 St: c081f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5946068----T:  5948673 	 St: c0455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5946068----T:  5948673 	 St: c0820000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5948673----T:  5951278 	 St: c0461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5948673----T:  5951278 	 St: c0824000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5951278----T:  5953883 	 St: c0412000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5951278----T:  5953883 	 St: c0825000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5953883----T:  5956488 	 St: c043b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5953883----T:  5956488 	 St: c0829000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5956488----T:  5959093 	 St: c045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5956488----T:  5959093 	 St: c0832000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5959093----T:  5961698 	 St: c042b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5959093----T:  5961698 	 St: c0833000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5961698----T:  5964303 	 St: c0447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5961698----T:  5964303 	 St: c0834000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5964303----T:  5966908 	 St: c0448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5964303----T:  5966908 	 St: c0839000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5966908----T:  5969513 	 St: c0495000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5966908----T:  5969513 	 St: c083a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5969513----T:  5972118 	 St: c0468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5969513----T:  5972118 	 St: c083b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5972118----T:  5974723 	 St: c0423000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5972118----T:  5974723 	 St: c083e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5974723----T:  5977328 	 St: c0458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5974723----T:  5977328 	 St: c083f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5977328----T:  5979933 	 St: c04a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5977328----T:  5979933 	 St: c0840000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5979933----T:  5982538 	 St: c04b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5979933----T:  5982538 	 St: c0841000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5982538----T:  5985143 	 St: c0417000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5982538----T:  5985143 	 St: c0842000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5985143----T:  5987748 	 St: c0499000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5985143----T:  5987748 	 St: c0844000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5987748----T:  5990353 	 St: c046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5987748----T:  5990353 	 St: c0848000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5990353----T:  5992958 	 St: c049a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5990353----T:  5992958 	 St: c084a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5992958----T:  5995563 	 St: c04a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5992958----T:  5995563 	 St: c084b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5995563----T:  5998168 	 St: c0463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5995563----T:  5998168 	 St: c084f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5998168----T:  6000773 	 St: c0480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5998168----T:  6000773 	 St: c0850000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6000773----T:  6003378 	 St: c046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6000773----T:  6003378 	 St: c0851000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6003378----T:  6005983 	 St: c0442000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6003378----T:  6005983 	 St: c0854000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6005983----T:  6008588 	 St: c0487000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6005983----T:  6008588 	 St: c0855000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6008588----T:  6011193 	 St: c04b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6008588----T:  6011193 	 St: c0856000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6011193----T:  6013798 	 St: c04b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6011193----T:  6013798 	 St: c085b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6013798----T:  6016403 	 St: c0433000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6013798----T:  6016403 	 St: c085c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6016403----T:  6019008 	 St: c04a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6016403----T:  6019008 	 St: c085e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6019008----T:  6021613 	 St: c0477000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6019008----T:  6021613 	 St: c0860000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6021613----T:  6024218 	 St: c046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6021613----T:  6024218 	 St: c0861000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6024218----T:  6026823 	 St: c0472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6024218----T:  6026823 	 St: c0862000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6026823----T:  6029428 	 St: c0494000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6026823----T:  6029428 	 St: c0864000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6029428----T:  6032033 	 St: c04b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6029428----T:  6032033 	 St: c0869000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6032033----T:  6034638 	 St: c048e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6032033----T:  6034638 	 St: c086a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6034638----T:  6037243 	 St: c0443000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6034638----T:  6037243 	 St: c086b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6037243----T:  6039848 	 St: c0471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6037243----T:  6039848 	 St: c086c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6039848----T:  6042453 	 St: c048a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6039848----T:  6042453 	 St: c0871000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6042453----T:  6045058 	 St: c047c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6042453----T:  6045058 	 St: c0874000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6045058----T:  6047663 	 St: c0467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6045058----T:  6047663 	 St: c0875000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6047663----T:  6050268 	 St: c0482000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6047663----T:  6050268 	 St: c0879000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6050268----T:  6052873 	 St: c0488000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6050268----T:  6052873 	 St: c087a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6052873----T:  6055478 	 St: c0492000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6052873----T:  6055478 	 St: c087b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6055478----T:  6058083 	 St: c0485000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6055478----T:  6058083 	 St: c087d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6058083----T:  6060688 	 St: c04a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6058083----T:  6060688 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6060688----T:  6063293 	 St: c0470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6060688----T:  6063293 	 St: c0883000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6063293----T:  6065898 	 St: c0478000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6063293----T:  6065898 	 St: c0885000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6065898----T:  6068503 	 St: c04a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6065898----T:  6068503 	 St: c088b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6068503----T:  6071108 	 St: c04aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6068503----T:  6071108 	 St: c088c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6071108----T:  6073713 	 St: c04a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6071108----T:  6073713 	 St: c088d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6073713----T:  6076318 	 St: c049d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6073713----T:  6076318 	 St: c0890000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6076318----T:  6078923 	 St: c04c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6076318----T:  6078923 	 St: c0891000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6078923----T:  6081528 	 St: c04a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6078923----T:  6081528 	 St: c0893000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6081528----T:  6084133 	 St: c04c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6081528----T:  6084133 	 St: c0895000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6084133----T:  6086738 	 St: c04be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6084133----T:  6086738 	 St: c0897000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6086738----T:  6089343 	 St: c0475000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6086738----T:  6089343 	 St: c089b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6089343----T:  6091948 	 St: c04b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6089343----T:  6091948 	 St: c089e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6091948----T:  6094553 	 St: c04cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6091948----T:  6094553 	 St: c08a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6094553----T:  6097158 	 St: c04b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6094553----T:  6097158 	 St: c08a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6097158----T:  6099763 	 St: c04c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6097158----T:  6099763 	 St: c08aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6099763----T:  6102368 	 St: c04bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6099763----T:  6102368 	 St: c08ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6102368----T:  6104973 	 St: c04c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6102368----T:  6104973 	 St: c08ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6104973----T:  6107578 	 St: c04c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6104973----T:  6107578 	 St: c08ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6107578----T:  6110183 	 St: c04c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6107578----T:  6110183 	 St: c08b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6110183----T:  6112788 	 St: c04ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6110183----T:  6112788 	 St: c08b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6112788----T:  6115393 	 St: c0522000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6112788----T:  6115393 	 St: c08b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6115393----T:  6117998 	 St: c053c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6115393----T:  6117998 	 St: c08b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6117998----T:  6120603 	 St: c0523000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6117998----T:  6120603 	 St: c08b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6120603----T:  6123208 	 St: c0533000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6120603----T:  6123208 	 St: c08ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6123208----T:  6125813 	 St: c0529000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6123208----T:  6125813 	 St: c08bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6125813----T:  6128418 	 St: c0530000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6125813----T:  6128418 	 St: c08bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6128418----T:  6131023 	 St: c053f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6128418----T:  6131023 	 St: c08bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6131023----T:  6133628 	 St: c0534000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6131023----T:  6133628 	 St: c08be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6133628----T:  6136233 	 St: c053d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6133628----T:  6136233 	 St: c08bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6136233----T:  6138838 	 St: c0414000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6136233----T:  6138838 	 St: c0802000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6138838----T:  6141443 	 St: c0415000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6138838----T:  6141443 	 St: c01c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6141443----T:  6144048 	 St: c044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6141443----T:  6144048 	 St: c08ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6144048----T:  6146653 	 St: c044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6144048----T:  6146653 	 St: c058d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6146653----T:  6149258 	 St: c044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6146653----T:  6149258 	 St: c05c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6149258----T:  6151863 	 St: c0420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6149258----T:  6151863 	 St: c04f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6151863----T:  6154468 	 St: c0421000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6151863----T:  6154468 	 St: c055e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6154468----T:  6157073 	 St: c045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6154468----T:  6157073 	 St: c0560000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6157073----T:  6159678 	 St: c045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6157073----T:  6159678 	 St: c0561000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6159678----T:  6162283 	 St: c04bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6159678----T:  6162283 	 St: c0562000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6162283----T:  6164888 	 St: c04ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6162283----T:  6164888 	 St: c0563000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6164888----T:  6167493 	 St: c052d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6164888----T:  6167493 	 St: c0564000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6167493----T:  6170098 	 St: c052c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6167493----T:  6170098 	 St: c0567000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6170098----T:  6172703 	 St: c0520000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6170098----T:  6172703 	 St: c0568000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6172703----T:  6175308 	 St: c0521000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6172704----T:  6175309 	 St: c0569000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6175858----T:  6178463 	 St: c00f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6175858----T:  6178463 	 St: c056b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6178463----T:  6181068 	 St: c00e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6178463----T:  6181068 	 St: c0571000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6181068----T:  6183673 	 St: c00ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6181068----T:  6183673 	 St: c05af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6183673----T:  6186278 	 St: c00fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6183673----T:  6186278 	 St: c05b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6186278----T:  6188883 	 St: c00e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6186278----T:  6188883 	 St: c05b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6188883----T:  6191488 	 St: c0104000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6188883----T:  6191488 	 St: c05b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6191488----T:  6194093 	 St: c0113000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6191488----T:  6194093 	 St: c05d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6194093----T:  6196698 	 St: c0111000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6194093----T:  6196698 	 St: c05f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6196698----T:  6199303 	 St: c0128000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6196698----T:  6199303 	 St: c05f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6199303----T:  6201908 	 St: c011b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6199303----T:  6201908 	 St: c0612000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6201908----T:  6204513 	 St: c0122000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6201908----T:  6204513 	 St: c0613000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6204513----T:  6207118 	 St: c0129000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6204513----T:  6207118 	 St: c0633000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6207118----T:  6209723 	 St: c0146000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6207118----T:  6209723 	 St: c063c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6209723----T:  6212328 	 St: c0595000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6209723----T:  6212328 	 St: c0663000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6212328----T:  6214933 	 St: c055e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6212328----T:  6214933 	 St: c0680000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6214933----T:  6217538 	 St: c05cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6214933----T:  6217538 	 St: c06a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6217538----T:  6220143 	 St: c059d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6217538----T:  6220143 	 St: c06a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6220143----T:  6222748 	 St: c0589000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6220143----T:  6222748 	 St: c06a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6222748----T:  6225353 	 St: c058c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6222748----T:  6225353 	 St: c06aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6225353----T:  6227958 	 St: c059f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6225353----T:  6227958 	 St: c06ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6227958----T:  6230563 	 St: c056b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6227958----T:  6230563 	 St: c06ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6230563----T:  6233168 	 St: c0560000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6230563----T:  6233168 	 St: c06b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6233168----T:  6235773 	 St: c058d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6233168----T:  6235773 	 St: c06b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6235773----T:  6238378 	 St: c05c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6235773----T:  6238378 	 St: c06b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6238378----T:  6240983 	 St: c0561000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6238378----T:  6240983 	 St: c06bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6240983----T:  6243588 	 St: c0588000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6240983----T:  6243588 	 St: c06bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6243588----T:  6246193 	 St: c058e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6243588----T:  6246193 	 St: c06c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6246193----T:  6248798 	 St: c059a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6246193----T:  6248798 	 St: c0157000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6248798----T:  6251403 	 St: c0586000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6248798----T:  6251403 	 St: c070a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6251403----T:  6254008 	 St: c0564000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6251403----T:  6254008 	 St: c0718000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6254008----T:  6256613 	 St: c05ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6254008----T:  6256613 	 St: c07a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6256613----T:  6259218 	 St: c0598000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6256613----T:  6259218 	 St: c0768000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6259218----T:  6261823 	 St: c0597000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6259218----T:  6261823 	 St: c0767000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6261823----T:  6264428 	 St: c0592000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6261823----T:  6264428 	 St: c078e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6264428----T:  6267033 	 St: c0580000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6264428----T:  6267033 	 St: c08b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6267033----T:  6269638 	 St: c0587000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6267033----T:  6269638 	 St: c0749000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6269638----T:  6272243 	 St: c059c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6269638----T:  6272243 	 St: c0822000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6272243----T:  6274848 	 St: c0567000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6272243----T:  6274848 	 St: c08a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6274848----T:  6277453 	 St: c05c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6274848----T:  6277453 	 St: c0775000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6277453----T:  6280058 	 St: c0593000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6277453----T:  6280058 	 St: c0849000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6280058----T:  6282663 	 St: c0581000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6280058----T:  6282663 	 St: c0867000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6282663----T:  6285268 	 St: c062d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6282663----T:  6285268 	 St: c01d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6285268----T:  6287873 	 St: c0606000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6285268----T:  6287873 	 St: c07a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6287873----T:  6290478 	 St: c05c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6287873----T:  6290478 	 St: c0837000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6290478----T:  6293083 	 St: c062a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6290478----T:  6293083 	 St: c0830000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6293083----T:  6295688 	 St: c0591000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6293083----T:  6295688 	 St: c0853000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6295688----T:  6298293 	 St: c05c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6295688----T:  6298293 	 St: c07c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6298293----T:  6300898 	 St: c0604000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6298293----T:  6300898 	 St: c07e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6300898----T:  6303503 	 St: c060c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6300898----T:  6303503 	 St: c07eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6303503----T:  6306108 	 St: c0605000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6303503----T:  6306108 	 St: c01b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6306108----T:  6308713 	 St: c062b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6306108----T:  6308713 	 St: c0375000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6308713----T:  6311318 	 St: c060b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6308713----T:  6311318 	 St: c037b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6311318----T:  6313923 	 St: c0627000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6311318----T:  6313923 	 St: c031c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6313923----T:  6316528 	 St: c0562000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6313923----T:  6316528 	 St: c03b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6316528----T:  6319133 	 St: c0563000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6316528----T:  6319133 	 St: c0399000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6319133----T:  6321738 	 St: c058f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6319133----T:  6321738 	 St: c0398000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6321738----T:  6324343 	 St: c0590000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6321738----T:  6324343 	 St: c02ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6324343----T:  6326948 	 St: c05af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6324343----T:  6326948 	 St: c02cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6326948----T:  6329553 	 St: c05b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6326948----T:  6329553 	 St: c04cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6329553----T:  6332158 	 St: c05b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6329553----T:  6332158 	 St: c04c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6332158----T:  6334763 	 St: c0568000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6332158----T:  6334763 	 St: c04c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6334763----T:  6337368 	 St: c0569000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6334763----T:  6337368 	 St: c04fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6337368----T:  6339973 	 St: c05cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6337368----T:  6339973 	 St: c0682000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6339973----T:  6342578 	 St: c05ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6339973----T:  6342578 	 St: c0574000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6342578----T:  6345183 	 St: c05cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6342578----T:  6345183 	 St: c05d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6345183----T:  6347788 	 St: c05f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6345183----T:  6347788 	 St: c05e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6347788----T:  6350393 	 St: c05f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6347788----T:  6350393 	 St: c0617000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6350393----T:  6352998 	 St: c0612000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6350393----T:  6352998 	 St: c0774000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6352998----T:  6355603 	 St: c0613000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6352998----T:  6355603 	 St: c072c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6355603----T:  6358208 	 St: c0628000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6355603----T:  6358208 	 St: c0191000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6358208----T:  6360813 	 St: c0629000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6358208----T:  6360813 	 St: c0766000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6360813----T:  6363418 	 St: c063c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6360814----T:  6363419 	 St: c0733000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6363917----T:  6366522 	 St: c0159000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6363917----T:  6366522 	 St: c06e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6366522----T:  6369127 	 St: c0168000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6366522----T:  6369127 	 St: c0765000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6369127----T:  6371732 	 St: c014d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6369127----T:  6371732 	 St: c06c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6371732----T:  6374337 	 St: c0157000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6371732----T:  6374337 	 St: c06b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6374337----T:  6376942 	 St: c017d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6374337----T:  6376942 	 St: c074d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6376942----T:  6379547 	 St: c017e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6376942----T:  6379547 	 St: c0705000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6379547----T:  6382152 	 St: c0181000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6379547----T:  6382152 	 St: c076b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6382152----T:  6384757 	 St: c0191000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6382152----T:  6384757 	 St: c07bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6384757----T:  6387362 	 St: c018a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6384757----T:  6387362 	 St: c0858000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6387362----T:  6389967 	 St: c01a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6387362----T:  6389967 	 St: c08a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6389967----T:  6392572 	 St: c0195000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6389967----T:  6392572 	 St: c08af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6392572----T:  6395177 	 St: c01a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6392572----T:  6395177 	 St: c0826000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6395177----T:  6397782 	 St: c01b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6395177----T:  6397782 	 St: c0821000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6397782----T:  6400387 	 St: c01b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6397782----T:  6400387 	 St: c08a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6400387----T:  6402992 	 St: c01a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6400387----T:  6402992 	 St: c01fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6402992----T:  6405597 	 St: c01ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6402992----T:  6405597 	 St: c0865000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6405597----T:  6408202 	 St: c06e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6405597----T:  6408202 	 St: c08b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6408202----T:  6410807 	 St: c06e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6408202----T:  6410807 	 St: c0866000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6410807----T:  6413412 	 St: c06ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6410807----T:  6413412 	 St: c0887000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6413412----T:  6416017 	 St: c06e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6413412----T:  6416017 	 St: c088f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6416017----T:  6418622 	 St: c0716000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6416017----T:  6418622 	 St: c0889000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6418622----T:  6421227 	 St: c06c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6418622----T:  6421227 	 St: c082e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6421227----T:  6423832 	 St: c06db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6421227----T:  6423832 	 St: c01fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6423832----T:  6426437 	 St: c06aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6423832----T:  6426437 	 St: c0896000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6426437----T:  6429042 	 St: c06eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6426437----T:  6429042 	 St: c0888000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6429042----T:  6431647 	 St: c06d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6429042----T:  6431647 	 St: c01db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6431647----T:  6434252 	 St: c06de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6431647----T:  6434252 	 St: c08a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6434252----T:  6436857 	 St: c06bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6434252----T:  6436857 	 St: c01ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6436857----T:  6439462 	 St: c06d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6436857----T:  6439462 	 St: c088e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6439462----T:  6442067 	 St: c0735000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6439462----T:  6442067 	 St: c0868000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6442067----T:  6444672 	 St: c06ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6442067----T:  6444672 	 St: c0852000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6444672----T:  6447277 	 St: c06c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6444672----T:  6447277 	 St: c0823000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6447277----T:  6449882 	 St: c06c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6447277----T:  6449882 	 St: c082d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6449882----T:  6452487 	 St: c06ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6449882----T:  6452487 	 St: c08a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6452487----T:  6455092 	 St: c06f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6452487----T:  6455092 	 St: c0876000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6455092----T:  6457697 	 St: c0707000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6455092----T:  6457697 	 St: c0859000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6457697----T:  6460302 	 St: c06d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6457697----T:  6460302 	 St: c01ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6460302----T:  6462907 	 St: c06f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6460302----T:  6462907 	 St: c01e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6462907----T:  6465512 	 St: c06f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6462907----T:  6465512 	 St: c01cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6465512----T:  6468117 	 St: c073d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6465512----T:  6468117 	 St: c082f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6468117----T:  6470722 	 St: c06cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6468117----T:  6470722 	 St: c082a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6470722----T:  6473327 	 St: c0711000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6470722----T:  6473327 	 St: c01f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6473327----T:  6475932 	 St: c070c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6473327----T:  6475932 	 St: c0838000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6475932----T:  6478537 	 St: c0718000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6475932----T:  6478537 	 St: c0863000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6478537----T:  6481142 	 St: c06cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6478537----T:  6481142 	 St: c089f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6481142----T:  6483747 	 St: c06c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6481142----T:  6483747 	 St: c0877000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6483747----T:  6486352 	 St: c06f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6483747----T:  6486352 	 St: c085a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6486352----T:  6488957 	 St: c06b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6486352----T:  6488957 	 St: c08a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6488957----T:  6491562 	 St: c06df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6488957----T:  6491562 	 St: c01cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6491562----T:  6494167 	 St: c06fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6491562----T:  6494167 	 St: c01e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6494167----T:  6496772 	 St: c070a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6494167----T:  6496772 	 St: c082b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6496772----T:  6499377 	 St: c0720000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6496772----T:  6499377 	 St: c0831000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6499377----T:  6501982 	 St: c070d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6499377----T:  6501982 	 St: c01dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6501982----T:  6504587 	 St: c0797000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6501982----T:  6504587 	 St: c01e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6504587----T:  6507192 	 St: c071c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6504587----T:  6507192 	 St: c0836000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6507192----T:  6509797 	 St: c06fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6507192----T:  6509797 	 St: c01f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6509797----T:  6512402 	 St: c0706000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6509797----T:  6512402 	 St: c0827000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6512402----T:  6515007 	 St: c0742000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6512402----T:  6515007 	 St: c0898000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6515007----T:  6517612 	 St: c0710000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6515007----T:  6517612 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6517612----T:  6520217 	 St: c0746000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6517612----T:  6520217 	 St: c082c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6520217----T:  6522822 	 St: c06bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6520217----T:  6522822 	 St: c01d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6522822----T:  6525427 	 St: c0714000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6522822----T:  6525427 	 St: c01cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6525427----T:  6528032 	 St: c072c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6525427----T:  6528032 	 St: c0828000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6528032----T:  6530637 	 St: c071d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6528032----T:  6530637 	 St: c01f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6530637----T:  6533242 	 St: c0799000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6530637----T:  6533242 	 St: c01ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6533242----T:  6535847 	 St: c0728000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6533242----T:  6535847 	 St: c01cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6535847----T:  6538452 	 St: c0717000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6535847----T:  6538452 	 St: c01f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6538452----T:  6541057 	 St: c0747000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6538452----T:  6541057 	 St: c08a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6541057----T:  6543662 	 St: c0709000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6541057----T:  6543662 	 St: c0818000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6543662----T:  6546267 	 St: c0724000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6543662----T:  6546267 	 St: c0819000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6546267----T:  6548872 	 St: c0723000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6546267----T:  6548872 	 St: c01c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6548872----T:  6551477 	 St: c078e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6548872----T:  6551477 	 St: c01c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6551477----T:  6554082 	 St: c074e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6551477----T:  6554082 	 St: c081c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6554082----T:  6556687 	 St: c074b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6554082----T:  6556687 	 St: c0817000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6556687----T:  6559292 	 St: c06fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6556687----T:  6559292 	 St: c01c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6559292----T:  6561897 	 St: c075c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6559292----T:  6561897 	 St: c083c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6561897----T:  6564502 	 St: c070f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6561897----T:  6564502 	 St: c01d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6564502----T:  6567107 	 St: c0700000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6564502----T:  6567107 	 St: c07fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6567107----T:  6569712 	 St: c0768000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6567107----T:  6569712 	 St: c0872000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6569712----T:  6572317 	 St: c0794000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6569712----T:  6572317 	 St: c0800000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6572317----T:  6574922 	 St: c0782000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6572317----T:  6574922 	 St: c01bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6574922----T:  6577527 	 St: c0770000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6574922----T:  6577527 	 St: c0873000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6577527----T:  6580132 	 St: c06b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6577527----T:  6580132 	 St: c01e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6580132----T:  6582737 	 St: c0743000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6580132----T:  6582737 	 St: c0807000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6582737----T:  6585342 	 St: c077a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6582737----T:  6585342 	 St: c01c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6585342----T:  6587947 	 St: c071e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6585342----T:  6587947 	 St: c080c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6587947----T:  6590552 	 St: c075e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6587947----T:  6590552 	 St: c080e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6590552----T:  6593157 	 St: c0785000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6590552----T:  6593157 	 St: c080d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6593157----T:  6595762 	 St: c0750000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6593157----T:  6595762 	 St: c01c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6595762----T:  6598367 	 St: c06b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6595762----T:  6598367 	 St: c07fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6598367----T:  6600972 	 St: c076f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6598367----T:  6600972 	 St: c07fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6600972----T:  6603577 	 St: c077b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6600972----T:  6603577 	 St: c01be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6603577----T:  6606182 	 St: c0759000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6603577----T:  6606182 	 St: c0886000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6606182----T:  6608787 	 St: c0783000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6606182----T:  6608787 	 St: c07f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6608787----T:  6611392 	 St: c07e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6608787----T:  6611392 	 St: c01bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6611392----T:  6613997 	 St: c0749000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6611392----T:  6613997 	 St: c0884000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6613997----T:  6616602 	 St: c078c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6613997----T:  6616602 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6616602----T:  6619207 	 St: c0754000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6616602----T:  6619207 	 St: c087f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6619207----T:  6621812 	 St: c0777000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6619207----T:  6621812 	 St: c0882000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6621812----T:  6624417 	 St: c076c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6621812----T:  6624417 	 St: c0881000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6624417----T:  6627022 	 St: c077e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6624417----T:  6627022 	 St: c01eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6627022----T:  6629627 	 St: c0758000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6627022----T:  6629627 	 St: c087e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6629627----T:  6632232 	 St: c0776000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6629627----T:  6632232 	 St: c01ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6632232----T:  6634837 	 St: c0752000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6632232----T:  6634837 	 St: c088a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6634837----T:  6637442 	 St: c0713000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6634837----T:  6637442 	 St: c01ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6637442----T:  6640047 	 St: c0740000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6637442----T:  6640047 	 St: c0894000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6640047----T:  6642652 	 St: c0751000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6640047----T:  6642652 	 St: c0846000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6642652----T:  6645257 	 St: c0787000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6642652----T:  6645257 	 St: c01f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6645257----T:  6647862 	 St: c0796000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6645257----T:  6647862 	 St: c01c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6647862----T:  6650467 	 St: c07df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6647862----T:  6650467 	 St: c0847000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6650467----T:  6653072 	 St: c0786000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6650467----T:  6653072 	 St: c01d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6653072----T:  6655677 	 St: c07c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6653072----T:  6655677 	 St: c0892000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6655677----T:  6658282 	 St: c07a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6655677----T:  6658282 	 St: c07f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6658282----T:  6660887 	 St: c0766000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6658282----T:  6660887 	 St: c01f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6660887----T:  6663492 	 St: c07a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6660887----T:  6663492 	 St: c07f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6663492----T:  6666097 	 St: c07d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6663492----T:  6666097 	 St: c01bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6666097----T:  6668702 	 St: c07ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6666097----T:  6668702 	 St: c07f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6668702----T:  6671307 	 St: c07ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6668702----T:  6671307 	 St: c0835000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6671307----T:  6673912 	 St: c07b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6671307----T:  6673912 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6673912----T:  6676517 	 St: c07cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6673912----T:  6676517 	 St: c07f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6676517----T:  6679122 	 St: c07c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6676517----T:  6679122 	 St: c01bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6679122----T:  6681727 	 St: c07c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6679122----T:  6681727 	 St: c0812000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6681727----T:  6684332 	 St: c07d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6681727----T:  6684332 	 St: c0810000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6684332----T:  6686937 	 St: c0773000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6684332----T:  6686937 	 St: c01c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6686937----T:  6689542 	 St: c07a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6686937----T:  6689542 	 St: c084e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6689542----T:  6692147 	 St: c07d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6689542----T:  6692147 	 St: c07ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6692147----T:  6694752 	 St: c0767000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6692147----T:  6694752 	 St: c01da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6694752----T:  6697357 	 St: c07ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6694752----T:  6697357 	 St: c07f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6697357----T:  6699962 	 St: c07a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6697357----T:  6699962 	 St: c01ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6699962----T:  6702567 	 St: c07d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6699962----T:  6702567 	 St: c084c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6702567----T:  6705172 	 St: c07cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6702567----T:  6705172 	 St: c084d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6705172----T:  6707777 	 St: c07cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6705172----T:  6707777 	 St: c01d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6707777----T:  6710382 	 St: c079e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6707777----T:  6710382 	 St: c0878000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6710382----T:  6712987 	 St: c07d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6710382----T:  6712987 	 St: c01e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6712987----T:  6715592 	 St: c07c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6712987----T:  6715592 	 St: c083d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6715592----T:  6718197 	 St: c07a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6715592----T:  6718197 	 St: c01d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6718197----T:  6720802 	 St: c07ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6718197----T:  6720802 	 St: c0870000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6720802----T:  6723407 	 St: c07e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6720802----T:  6723407 	 St: c01e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6723407----T:  6726012 	 St: c07ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6723407----T:  6726012 	 St: c087c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6726012----T:  6728617 	 St: c07a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6726012----T:  6728617 	 St: c086d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6728617----T:  6731222 	 St: c07e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6728617----T:  6731222 	 St: c01e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6731222----T:  6733827 	 St: c07e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6731222----T:  6733827 	 St: c086f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6733827----T:  6736432 	 St: c07e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6733827----T:  6736432 	 St: c086e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6736432----T:  6739037 	 St: c06cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6736432----T:  6739037 	 St: c01e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6739037----T:  6741642 	 St: c06cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6739037----T:  6741642 	 St: c089a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6741642----T:  6744247 	 St: c06f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6741642----T:  6744247 	 St: c0857000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6744247----T:  6746852 	 St: c06fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6744247----T:  6746852 	 St: c01dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6746852----T:  6749457 	 St: c06a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6746852----T:  6749457 	 St: c0899000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6749457----T:  6752062 	 St: c06a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6749457----T:  6752062 	 St: c01f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6752062----T:  6754667 	 St: c06c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6752062----T:  6754667 	 St: c085f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6754667----T:  6757272 	 St: c06c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6754667----T:  6757272 	 St: c01df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6757272----T:  6759877 	 St: c06c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6757272----T:  6759877 	 St: c085d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6759877----T:  6762482 	 St: c0738000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6759877----T:  6762482 	 St: c0843000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6762482----T:  6765087 	 St: c0739000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6762482----T:  6765087 	 St: c0845000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6765087----T:  6767692 	 St: c073a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6765087----T:  6767692 	 St: c01d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6767692----T:  6770297 	 St: c073c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6767692----T:  6770297 	 St: c089c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6770297----T:  6772902 	 St: c073b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6770297----T:  6772902 	 St: c089d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6772902----T:  6775507 	 St: c0744000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6772902----T:  6775507 	 St: c01f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6775507----T:  6778112 	 St: c0745000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6775507----T:  6778112 	 St: c01fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6778112----T:  6780717 	 St: c0775000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6778112----T:  6780717 	 St: c08b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6780717----T:  6783322 	 St: c0774000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6780717----T:  6783322 	 St: c08b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6783322----T:  6785927 	 St: c0761000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6783322----T:  6785927 	 St: c08b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6785927----T:  6788532 	 St: c075f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6785927----T:  6788532 	 St: c01fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6788532----T:  6791137 	 St: c07a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6788532----T:  6791137 	 St: c08a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6791137----T:  6793742 	 St: c07a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6791137----T:  6793742 	 St: c01f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6793742----T:  6796347 	 St: c0781000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6793742----T:  6796347 	 St: c0238000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6796347----T:  6798952 	 St: c0780000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6796347----T:  6798952 	 St: c023a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6798952----T:  6801557 	 St: c07af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6798952----T:  6801557 	 St: c023b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6801557----T:  6804162 	 St: c07b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6801557----T:  6804162 	 St: c023c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6804162----T:  6806767 	 St: c07b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6804162----T:  6806767 	 St: c0239000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6806767----T:  6809372 	 St: c07b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6806767----T:  6809372 	 St: c023e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6809372----T:  6811977 	 St: c07e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6809372----T:  6811977 	 St: c023d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6811977----T:  6814582 	 St: c07eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6811977----T:  6814582 	 St: c023f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6814582----T:  6817187 	 St: c07ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6814582----T:  6817187 	 St: c0200000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6817187----T:  6819792 	 St: c07ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6817187----T:  6819792 	 St: c0202000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6819792----T:  6822397 	 St: c07ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6819792----T:  6822397 	 St: c0201000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6822397----T:  6825002 	 St: c07ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6822397----T:  6825002 	 St: c0204000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6825002----T:  6827607 	 St: c07b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6825002----T:  6827607 	 St: c0203000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6827607----T:  6830212 	 St: c07b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6827607----T:  6830212 	 St: c0206000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6830212----T:  6832817 	 St: c07c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6830212----T:  6832817 	 St: c0205000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6832817----T:  6835422 	 St: c07c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6832818----T:  6835423 	 St: c0207000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6835643----T:  6838248 	 St: c0239000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6835643----T:  6838248 	 St: c0208000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6838248----T:  6840853 	 St: c023a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6838248----T:  6840853 	 St: c0209000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6840853----T:  6843458 	 St: c0238000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6840853----T:  6843458 	 St: c020b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6843458----T:  6846063 	 St: c023c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6843458----T:  6846063 	 St: c020c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6846063----T:  6848668 	 St: c023d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6846063----T:  6848668 	 St: c020a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6848668----T:  6851273 	 St: c023e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6848668----T:  6851273 	 St: c020d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6851273----T:  6853878 	 St: c023b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6851273----T:  6853878 	 St: c02e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6853878----T:  6856483 	 St: c023f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6853878----T:  6856483 	 St: c0306000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6856483----T:  6859088 	 St: c01bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6856483----T:  6859088 	 St: c0350000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6859088----T:  6861693 	 St: c01bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6859088----T:  6861693 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6861693----T:  6864298 	 St: c01be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6861693----T:  6864298 	 St: c040b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6864298----T:  6866903 	 St: c01bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6864298----T:  6866903 	 St: c0384000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6866903----T:  6869508 	 St: c01bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6866903----T:  6869508 	 St: c02c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6869508----T:  6872113 	 St: c01ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6869508----T:  6872113 	 St: c02df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6872113----T:  6874718 	 St: c01c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6872113----T:  6874718 	 St: c0327000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6874718----T:  6877323 	 St: c01cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6874718----T:  6877323 	 St: c0383000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6877323----T:  6879928 	 St: c01ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6877323----T:  6879928 	 St: c031f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6879928----T:  6882533 	 St: c01ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6879928----T:  6882533 	 St: c02c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6882533----T:  6885138 	 St: c01cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6882533----T:  6885138 	 St: c0305000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6885138----T:  6887743 	 St: c01cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6885138----T:  6887743 	 St: c039a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6887743----T:  6890348 	 St: c01c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6887743----T:  6890348 	 St: c033b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6890348----T:  6892953 	 St: c01cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6890348----T:  6892953 	 St: c040f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6892953----T:  6895558 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6892953----T:  6895558 	 St: c02d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6895558----T:  6898163 	 St: c01d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6895558----T:  6898163 	 St: c0328000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6898163----T:  6900768 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6898163----T:  6900768 	 St: c031e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6900768----T:  6903373 	 St: c01d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6900768----T:  6903373 	 St: c0361000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6903373----T:  6905978 	 St: c01d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6903373----T:  6905978 	 St: c0337000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6905978----T:  6908583 	 St: c01d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6905978----T:  6908583 	 St: c03af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6908583----T:  6911188 	 St: c01d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6908583----T:  6911188 	 St: c0321000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6911188----T:  6913793 	 St: c01d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6911188----T:  6913793 	 St: c030d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6913793----T:  6916398 	 St: c01c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6913793----T:  6916398 	 St: c02da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6916398----T:  6919003 	 St: c01c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6916398----T:  6919003 	 St: c0307000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6919003----T:  6921608 	 St: c01c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6919003----T:  6921608 	 St: c0304000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6921608----T:  6924213 	 St: c01c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6921608----T:  6924213 	 St: c03e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6924213----T:  6926818 	 St: c01c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6924213----T:  6926818 	 St: c0401000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6926818----T:  6929423 	 St: c01c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6926818----T:  6929423 	 St: c030e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6929423----T:  6932028 	 St: c01c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6929423----T:  6932028 	 St: c02f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6932028----T:  6934633 	 St: c01c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6932028----T:  6934633 	 St: c0048000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6934633----T:  6937238 	 St: c01e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6934633----T:  6937238 	 St: c03bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6937238----T:  6939843 	 St: c01e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6937238----T:  6939843 	 St: c02d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6939843----T:  6942448 	 St: c01e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6939843----T:  6942448 	 St: c02e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6942448----T:  6945053 	 St: c01e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6942448----T:  6945053 	 St: c037e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6945053----T:  6947658 	 St: c01e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6945053----T:  6947658 	 St: c02e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6947658----T:  6950263 	 St: c01e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6947658----T:  6950263 	 St: c03c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6950263----T:  6952868 	 St: c01e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6950263----T:  6952868 	 St: c02c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6952868----T:  6955473 	 St: c01e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6952868----T:  6955473 	 St: c0316000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6955473----T:  6958078 	 St: c01ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6955473----T:  6958078 	 St: c03aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6958078----T:  6960683 	 St: c01e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6958078----T:  6960683 	 St: c0377000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6960683----T:  6963288 	 St: c01e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6960683----T:  6963288 	 St: c02ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6963288----T:  6965893 	 St: c01ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6963288----T:  6965893 	 St: c0374000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6965893----T:  6968498 	 St: c01eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6965893----T:  6968498 	 St: c03d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6968498----T:  6971103 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6968498----T:  6971103 	 St: c0409000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6971103----T:  6973708 	 St: c01ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6971103----T:  6973708 	 St: c03d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6973708----T:  6976313 	 St: c01ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6973708----T:  6976313 	 St: c033c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6976313----T:  6978918 	 St: c01f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6976313----T:  6978918 	 St: c03ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6978918----T:  6981523 	 St: c01f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6978918----T:  6981523 	 St: c0309000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6981523----T:  6984128 	 St: c01f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6981523----T:  6984128 	 St: c038e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6984128----T:  6986733 	 St: c01f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6984128----T:  6986733 	 St: c03e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6986733----T:  6989338 	 St: c01f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6986733----T:  6989338 	 St: c034c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6989338----T:  6991943 	 St: c01f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6989338----T:  6991943 	 St: c03be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6991943----T:  6994548 	 St: c01f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6991943----T:  6994548 	 St: c03d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6994548----T:  6997153 	 St: c01f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6994548----T:  6997153 	 St: c03a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6997153----T:  6999758 	 St: c01dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6997153----T:  6999758 	 St: c03a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6999758----T:  7002363 	 St: c01df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6999758----T:  7002363 	 St: c02cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7002363----T:  7004968 	 St: c01db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7002363----T:  7004968 	 St: c02eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7004968----T:  7007573 	 St: c01de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7004968----T:  7007573 	 St: c03cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7007573----T:  7010178 	 St: c01dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7007573----T:  7010178 	 St: c0364000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7010178----T:  7012783 	 St: c01d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7010178----T:  7012783 	 St: c0365000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7012783----T:  7015388 	 St: c01d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7012783----T:  7015388 	 St: c0381000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7015388----T:  7017993 	 St: c01da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7015388----T:  7017993 	 St: c03fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7017993----T:  7020598 	 St: c01fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7017993----T:  7020598 	 St: c030b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7020598----T:  7023203 	 St: c01f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7020598----T:  7023203 	 St: c03cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7023203----T:  7025808 	 St: c01fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7023203----T:  7025808 	 St: c02ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7025808----T:  7028413 	 St: c01fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7025808----T:  7028413 	 St: c02cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7028413----T:  7031018 	 St: c01fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7028413----T:  7031018 	 St: c03dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7031018----T:  7033623 	 St: c01f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7031018----T:  7033623 	 St: c03e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7033623----T:  7036228 	 St: c01fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7033623----T:  7036228 	 St: c03c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7036228----T:  7038833 	 St: c07fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7036228----T:  7038833 	 St: c037f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7038833----T:  7041438 	 St: c07fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7038833----T:  7041438 	 St: c03fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7041438----T:  7044043 	 St: c07ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7041438----T:  7044043 	 St: c02c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7044043----T:  7046648 	 St: c0800000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7044043----T:  7046648 	 St: c0325000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7046648----T:  7049253 	 St: c07f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7046648----T:  7049253 	 St: c032e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7049253----T:  7051858 	 St: c07f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7049253----T:  7051858 	 St: c034a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7051858----T:  7054463 	 St: c07f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7051858----T:  7054463 	 St: c02fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7054463----T:  7057068 	 St: c07fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7054463----T:  7057068 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7057068----T:  7059673 	 St: c07fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7057068----T:  7059673 	 St: c036d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7059673----T:  7062278 	 St: c07fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7059673----T:  7062278 	 St: c0301000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7062278----T:  7064883 	 St: c07f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7062278----T:  7064883 	 St: c0356000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7064883----T:  7067488 	 St: c07f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7064883----T:  7067488 	 St: c02f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7067488----T:  7070093 	 St: c07f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7067488----T:  7070093 	 St: c039c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7070093----T:  7072698 	 St: c07f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7070093----T:  7072698 	 St: c03b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7072698----T:  7075303 	 St: c07f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7072698----T:  7075303 	 St: c0340000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7075303----T:  7077908 	 St: c07f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7075303----T:  7077908 	 St: c03ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7077908----T:  7080513 	 St: c07ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7077908----T:  7080513 	 St: c032a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7080513----T:  7083118 	 St: c081b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7080513----T:  7083118 	 St: c02ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7083118----T:  7085723 	 St: c081c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7083118----T:  7085723 	 St: c03c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7085723----T:  7088328 	 St: c081d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7085723----T:  7088328 	 St: c03dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7088328----T:  7090933 	 St: c081e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7088328----T:  7090933 	 St: c0059000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7090933----T:  7093538 	 St: c0828000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7090933----T:  7093538 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7093538----T:  7096143 	 St: c0829000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7093538----T:  7096143 	 St: c03a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7096143----T:  7098748 	 St: c0827000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7096143----T:  7098748 	 St: c0342000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7098748----T:  7101353 	 St: c0821000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7098748----T:  7101353 	 St: c034f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7101353----T:  7103958 	 St: c081f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7101353----T:  7103958 	 St: c0322000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7103958----T:  7106563 	 St: c0820000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7103958----T:  7106563 	 St: c02d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7106563----T:  7109168 	 St: c082b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7106563----T:  7109168 	 St: c0303000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7109168----T:  7111773 	 St: c082a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7109168----T:  7111773 	 St: c03a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7111773----T:  7114378 	 St: c082c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7111773----T:  7114378 	 St: c0390000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7114378----T:  7116983 	 St: c082d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7114378----T:  7116983 	 St: c0339000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7116983----T:  7119588 	 St: c0823000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7116983----T:  7119588 	 St: c03b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7119588----T:  7122193 	 St: c0822000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7119588----T:  7122193 	 St: c03bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7122193----T:  7124798 	 St: c0824000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7122193----T:  7124798 	 St: c0069000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7124798----T:  7127403 	 St: c0826000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7124798----T:  7127403 	 St: c0369000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7127403----T:  7130008 	 St: c0825000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7127403----T:  7130008 	 St: c003f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7130008----T:  7132613 	 St: c0818000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7130008----T:  7132613 	 St: c03ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7132613----T:  7135218 	 St: c081a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7132613----T:  7135218 	 St: c03df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7135218----T:  7137823 	 St: c0819000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7135218----T:  7137823 	 St: c038c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7137823----T:  7140428 	 St: c082f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7137823----T:  7140428 	 St: c03ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7140428----T:  7143033 	 St: c082e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7140428----T:  7143033 	 St: c02e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7143033----T:  7145638 	 St: c0830000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7143033----T:  7145638 	 St: c033f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7145638----T:  7148243 	 St: c0832000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7145638----T:  7148243 	 St: c03b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7148243----T:  7150848 	 St: c0831000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7148243----T:  7150848 	 St: c02e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7150848----T:  7153453 	 St: c0833000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7150848----T:  7153453 	 St: c03f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7153453----T:  7156058 	 St: c0836000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7153453----T:  7156058 	 St: c03cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7156058----T:  7158663 	 St: c0837000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7156058----T:  7158663 	 St: c0403000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7158663----T:  7161268 	 St: c0838000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7158663----T:  7161268 	 St: c033a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7161268----T:  7163873 	 St: c0835000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7161268----T:  7163873 	 St: c03cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7163873----T:  7166478 	 St: c0834000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7163873----T:  7166478 	 St: c031d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7166478----T:  7169083 	 St: c083d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7166478----T:  7169083 	 St: c0400000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7169083----T:  7171688 	 St: c083e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7169083----T:  7171688 	 St: c000e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7171688----T:  7174293 	 St: c083c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7171688----T:  7174293 	 St: c004b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7174293----T:  7176898 	 St: c083f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7174293----T:  7176898 	 St: c03f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7176898----T:  7179503 	 St: c083a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7176898----T:  7179503 	 St: c03ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7179503----T:  7182108 	 St: c083b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7179503----T:  7182108 	 St: c03db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7182108----T:  7184713 	 St: c0843000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7182108----T:  7184713 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7184713----T:  7187318 	 St: c0842000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7184713----T:  7187318 	 St: c0376000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7187318----T:  7189923 	 St: c0845000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7187318----T:  7189923 	 St: c02e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7189923----T:  7192528 	 St: c0846000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7189923----T:  7192528 	 St: c030f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7192528----T:  7195133 	 St: c0847000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7192528----T:  7195133 	 St: c0404000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7195133----T:  7197738 	 St: c0848000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7195133----T:  7197738 	 St: c03a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7197738----T:  7200343 	 St: c0840000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7197738----T:  7200343 	 St: c03f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7200343----T:  7202948 	 St: c0841000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7200343----T:  7202948 	 St: c03d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7202948----T:  7205553 	 St: c0803000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7202948----T:  7205553 	 St: c0392000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7205553----T:  7208158 	 St: c0805000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7205553----T:  7208158 	 St: c031a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7208158----T:  7210763 	 St: c0804000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7208158----T:  7210763 	 St: c03e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7210763----T:  7213368 	 St: c0801000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7210763----T:  7213368 	 St: c0051000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7213368----T:  7215973 	 St: c0802000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7213368----T:  7215973 	 St: c036e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7215973----T:  7218578 	 St: c0808000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7215973----T:  7218578 	 St: c0389000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7218578----T:  7221183 	 St: c0809000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7218578----T:  7221183 	 St: c02fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7221183----T:  7223788 	 St: c0807000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7221183----T:  7223788 	 St: c039b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7223788----T:  7226393 	 St: c0806000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7223788----T:  7226393 	 St: c03ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7226393----T:  7228998 	 St: c080a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7226393----T:  7228998 	 St: c0058000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7228998----T:  7231603 	 St: c080b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7228998----T:  7231603 	 St: c038d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7231603----T:  7234208 	 St: c080c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7231603----T:  7234208 	 St: c03de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7234208----T:  7236813 	 St: c0817000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7234208----T:  7236813 	 St: c03d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7236813----T:  7239418 	 St: c0816000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7236813----T:  7239418 	 St: c02ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7239418----T:  7242023 	 St: c0815000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7239418----T:  7242023 	 St: c038f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7242023----T:  7244628 	 St: c0813000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7242023----T:  7244628 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7244628----T:  7247233 	 St: c0814000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7244628----T:  7247233 	 St: c036f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7247233----T:  7249838 	 St: c0812000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7247233----T:  7249838 	 St: c02f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7249838----T:  7252443 	 St: c080d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7249838----T:  7252443 	 St: c003c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7252443----T:  7255048 	 St: c080e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7252443----T:  7255048 	 St: c0370000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7255048----T:  7257653 	 St: c080f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7255048----T:  7257653 	 St: c0348000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7257653----T:  7260258 	 St: c0811000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7257653----T:  7260258 	 St: c0402000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7260258----T:  7262863 	 St: c0810000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7260258----T:  7262863 	 St: c0407000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7262863----T:  7265468 	 St: c0860000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7262863----T:  7265468 	 St: c03ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7265468----T:  7268073 	 St: c0861000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7265468----T:  7268073 	 St: c0388000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7268073----T:  7270678 	 St: c0862000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7268073----T:  7270678 	 St: c0368000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7270678----T:  7273283 	 St: c086f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7270678----T:  7273283 	 St: c0352000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7273283----T:  7275888 	 St: c0870000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7273283----T:  7275888 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7275888----T:  7278493 	 St: c0871000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7275888----T:  7278493 	 St: c006a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7278493----T:  7281098 	 St: c0872000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7278493----T:  7281098 	 St: c005f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7281098----T:  7283703 	 St: c0875000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7281098----T:  7283703 	 St: c0044000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7283703----T:  7286308 	 St: c0876000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7283703----T:  7286308 	 St: c006b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7286308----T:  7288913 	 St: c0877000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7286308----T:  7288913 	 St: c03b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7288913----T:  7291518 	 St: c0864000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7288913----T:  7291518 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7291518----T:  7294123 	 St: c0863000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7291518----T:  7294123 	 St: c037d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7294123----T:  7296728 	 St: c0865000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7294123----T:  7296728 	 St: c03b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7296728----T:  7299333 	 St: c0866000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7296728----T:  7299333 	 St: c036a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7299333----T:  7301938 	 St: c0867000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7299333----T:  7301938 	 St: c034b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7301938----T:  7304543 	 St: c0868000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7301938----T:  7304543 	 St: c0355000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7304543----T:  7307148 	 St: c0869000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7304543----T:  7307148 	 St: c02d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7307148----T:  7309753 	 St: c086d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7307148----T:  7309753 	 St: c0372000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7309753----T:  7312358 	 St: c086c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7309753----T:  7312358 	 St: c0008000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7312358----T:  7314963 	 St: c086e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7312358----T:  7314963 	 St: c02e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7314963----T:  7317568 	 St: c086a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7314963----T:  7317568 	 St: c000b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7317568----T:  7320173 	 St: c086b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7317568----T:  7320173 	 St: c032f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7320173----T:  7322778 	 St: c0873000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7320173----T:  7322778 	 St: c0332000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7322778----T:  7325383 	 St: c0874000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7322778----T:  7325383 	 St: c0359000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7325383----T:  7327988 	 St: c087e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7325383----T:  7327988 	 St: c03a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7327988----T:  7330593 	 St: c087f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7327988----T:  7330593 	 St: c03f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7330593----T:  7333198 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7330593----T:  7333198 	 St: c03c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7333198----T:  7335803 	 St: c0878000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7333198----T:  7335803 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7335803----T:  7338408 	 St: c0879000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7335803----T:  7338408 	 St: c0017000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7338408----T:  7341013 	 St: c087a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7338408----T:  7341013 	 St: c02c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7341013----T:  7343618 	 St: c087c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7341013----T:  7343618 	 St: c0308000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7343618----T:  7346223 	 St: c087b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7343618----T:  7346223 	 St: c0019000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7346223----T:  7348828 	 St: c087d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7346223----T:  7348828 	 St: c030c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7348828----T:  7351433 	 St: c088a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7348828----T:  7351433 	 St: c02ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7351433----T:  7354038 	 St: c088b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7351433----T:  7354038 	 St: c02f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7354038----T:  7356643 	 St: c088c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7354038----T:  7356643 	 St: c02c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7356643----T:  7359248 	 St: c0881000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7356643----T:  7359248 	 St: c0001000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7359248----T:  7361853 	 St: c0882000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7359248----T:  7361853 	 St: c02c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7361853----T:  7364458 	 St: c0886000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7361853----T:  7364458 	 St: c0011000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7364458----T:  7367063 	 St: c0885000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7364458----T:  7367063 	 St: c02f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7367063----T:  7369668 	 St: c0884000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7367063----T:  7369668 	 St: c02f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7369668----T:  7372273 	 St: c0887000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7369668----T:  7372273 	 St: c02fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7372273----T:  7374878 	 St: c0888000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7372273----T:  7374878 	 St: c02c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7374878----T:  7377483 	 St: c0889000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7374878----T:  7377483 	 St: c0003000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7377483----T:  7380088 	 St: c088e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7377483----T:  7380088 	 St: c02c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7380088----T:  7382693 	 St: c088f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7380088----T:  7382693 	 St: c0002000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7382693----T:  7385298 	 St: c088d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7382693----T:  7385298 	 St: c02cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7385298----T:  7387903 	 St: c0896000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7385298----T:  7387903 	 St: c02fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7387903----T:  7390508 	 St: c0897000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7387903----T:  7390508 	 St: c0013000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7390508----T:  7393113 	 St: c0898000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7390508----T:  7393113 	 St: c0004000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7393113----T:  7395718 	 St: c089e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7393113----T:  7395718 	 St: c02ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7395718----T:  7398323 	 St: c089c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7395718----T:  7398323 	 St: c030a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7398323----T:  7400928 	 St: c089d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7398323----T:  7400928 	 St: c0018000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7400928----T:  7403533 	 St: c0894000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7400928----T:  7403533 	 St: c02d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7403533----T:  7406138 	 St: c0893000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7403533----T:  7406138 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7406138----T:  7408743 	 St: c0895000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7406138----T:  7408743 	 St: c000f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7408743----T:  7411348 	 St: c0899000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7408743----T:  7411348 	 St: c02d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7411348----T:  7413953 	 St: c089a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7411348----T:  7413953 	 St: c02de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7413953----T:  7416558 	 St: c089b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7413953----T:  7416558 	 St: c000a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7416558----T:  7419163 	 St: c08a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7416558----T:  7419163 	 St: c000d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7419163----T:  7421768 	 St: c08a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7419163----T:  7421768 	 St: c02e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7421768----T:  7424373 	 St: c08a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7421768----T:  7424373 	 St: c000c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7424373----T:  7426978 	 St: c08a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7424373----T:  7426978 	 St: c02fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7426978----T:  7429583 	 St: c08a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7426978----T:  7429583 	 St: c0014000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7429583----T:  7432188 	 St: c08a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7429583----T:  7432188 	 St: c02d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7432188----T:  7434793 	 St: c0890000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7432188----T:  7434793 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7434793----T:  7437398 	 St: c0891000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7434793----T:  7437398 	 St: c0357000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7437398----T:  7440003 	 St: c0892000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7437398----T:  7440003 	 St: c02d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7440003----T:  7442608 	 St: c08a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7440003----T:  7442608 	 St: c0006000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7442608----T:  7445213 	 St: c089f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7442608----T:  7445213 	 St: c02d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7445213----T:  7447818 	 St: c08a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7445213----T:  7447818 	 St: c02d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7447818----T:  7450423 	 St: c0854000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7447818----T:  7450423 	 St: c02f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7450423----T:  7453028 	 St: c0856000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7450423----T:  7453028 	 St: c02f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7453028----T:  7455633 	 St: c085d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7453028----T:  7455633 	 St: c0007000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7455633----T:  7458238 	 St: c085e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7455633----T:  7458238 	 St: c0012000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7458238----T:  7460843 	 St: c0851000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7458238----T:  7460843 	 St: c02f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7460843----T:  7463448 	 St: c0852000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7460843----T:  7463448 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7463448----T:  7466053 	 St: c0853000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7463448----T:  7466053 	 St: c0020000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7466053----T:  7468658 	 St: c085a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7466053----T:  7468658 	 St: c0320000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7468658----T:  7471263 	 St: c085b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7468658----T:  7471263 	 St: c001f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7471263----T:  7473868 	 St: c085c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7471263----T:  7473868 	 St: c0329000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7473868----T:  7476473 	 St: c0859000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7473868----T:  7476473 	 St: c0358000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7476473----T:  7479078 	 St: c0858000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7476473----T:  7479078 	 St: c0032000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7479078----T:  7481683 	 St: c084d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7479078----T:  7481683 	 St: c0341000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7481683----T:  7484288 	 St: c084b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7481683----T:  7484288 	 St: c0302000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7484288----T:  7486893 	 St: c084c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7484288----T:  7486893 	 St: c0015000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7486893----T:  7489498 	 St: c0849000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7486893----T:  7489498 	 St: c0016000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7489498----T:  7492103 	 St: c084a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7489498----T:  7492103 	 St: c0311000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7492103----T:  7494708 	 St: c0850000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7492103----T:  7494708 	 St: c001a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7494708----T:  7497313 	 St: c084f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7494708----T:  7497313 	 St: c0326000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7497313----T:  7499918 	 St: c08b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7497313----T:  7499918 	 St: c0022000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7499918----T:  7502523 	 St: c08b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7499918----T:  7502523 	 St: c0338000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7502523----T:  7505128 	 St: c08b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7502523----T:  7505128 	 St: c0028000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7505128----T:  7507733 	 St: c08ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7505128----T:  7507733 	 St: c0323000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7507733----T:  7510338 	 St: c08ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7507733----T:  7510338 	 St: c033e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7510338----T:  7512943 	 St: c08ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7510338----T:  7512943 	 St: c002a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7512943----T:  7515548 	 St: c08b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7512943----T:  7515548 	 St: c0351000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7515548----T:  7518153 	 St: c08b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7515548----T:  7518153 	 St: c032b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7518153----T:  7520758 	 St: c08b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7518153----T:  7520758 	 St: c0023000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7520758----T:  7523363 	 St: c08b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7520758----T:  7523363 	 St: c0317000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7523363----T:  7525968 	 St: c08b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7523363----T:  7525968 	 St: c0371000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7525968----T:  7528573 	 St: c08bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7525968----T:  7528573 	 St: c003a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7528573----T:  7531178 	 St: c08aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7528573----T:  7531178 	 St: c0318000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7531178----T:  7533783 	 St: c08a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7531178----T:  7533783 	 St: c0353000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7533783----T:  7536388 	 St: c08a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7533783----T:  7536388 	 St: c0030000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7536388----T:  7538993 	 St: c08af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7536388----T:  7538993 	 St: c0347000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7538993----T:  7541598 	 St: c08b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7538993----T:  7541598 	 St: c0314000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7541598----T:  7544203 	 St: c08ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7541599----T:  7544204 	 St: c0315000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7770724----T:  7819311 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(32.806889)
F:  7771358----T:  7773963 	 St: c0203000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7771358----T:  7773963 	 St: c001c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7773963----T:  7776568 	 St: c0200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7773963----T:  7776568 	 St: c0021000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7776568----T:  7779173 	 St: c0201000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7776568----T:  7779173 	 St: c0324000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7779173----T:  7781778 	 St: c0202000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7779173----T:  7781778 	 St: c002d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7781778----T:  7784383 	 St: c0206000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7781778----T:  7784383 	 St: c0349000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7784383----T:  7786988 	 St: c0205000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7784383----T:  7786988 	 St: c035f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7786988----T:  7789593 	 St: c0204000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7786988----T:  7789593 	 St: c032c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7789593----T:  7792198 	 St: c020c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7789593----T:  7792198 	 St: c0024000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7792198----T:  7794803 	 St: c020a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7792198----T:  7794803 	 St: c032d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7794803----T:  7797408 	 St: c020b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7794803----T:  7797408 	 St: c0333000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7797408----T:  7800013 	 St: c0209000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7797408----T:  7800013 	 St: c0319000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7800013----T:  7802618 	 St: c020d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7800013----T:  7802618 	 St: c001d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7802618----T:  7805223 	 St: c0207000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7802618----T:  7805223 	 St: c0336000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7805223----T:  7807828 	 St: c0208000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7805224----T:  7807829 	 St: c033d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7819311----T:  7821846 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  7821847----T:  7824382 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  8046533----T: 12001655 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(2670.575195)
F:  8047062----T:  8049667 	 St: c0012000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8047062----T:  8049667 	 St: c0029000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8049667----T:  8052272 	 St: c000c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8049667----T:  8052272 	 St: c048b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8052272----T:  8054877 	 St: c000e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8052272----T:  8054877 	 St: c046a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8054877----T:  8057482 	 St: c0016000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8054877----T:  8057482 	 St: c0435000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8057482----T:  8060087 	 St: c000b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8057482----T:  8060087 	 St: c0476000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8060087----T:  8062692 	 St: c000d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8060087----T:  8062692 	 St: c042f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8062692----T:  8065297 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8062692----T:  8065297 	 St: c047e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8065297----T:  8067902 	 St: c0017000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8065297----T:  8067902 	 St: c04d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8067902----T:  8070507 	 St: c000a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8067902----T:  8070507 	 St: c050e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8070507----T:  8073112 	 St: c0013000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8070507----T:  8073112 	 St: c0440000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8073112----T:  8075717 	 St: c000f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8073112----T:  8075717 	 St: c04fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8075717----T:  8078322 	 St: c001a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8075717----T:  8078322 	 St: c041c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8078322----T:  8080927 	 St: c0006000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8078322----T:  8080927 	 St: c0540000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8080927----T:  8083532 	 St: c0008000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8080927----T:  8083532 	 St: c0430000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8083532----T:  8086137 	 St: c0011000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8083532----T:  8086137 	 St: c0544000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8086137----T:  8088742 	 St: c0018000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8086137----T:  8088742 	 St: c04ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8088742----T:  8091347 	 St: c0003000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8088742----T:  8091347 	 St: c0556000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8091347----T:  8093952 	 St: c0007000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8091347----T:  8093952 	 St: c0413000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8093952----T:  8096557 	 St: c0015000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8093952----T:  8096557 	 St: c048c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8096557----T:  8099162 	 St: c0019000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8096557----T:  8099162 	 St: c048f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8099162----T:  8101767 	 St: c0002000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8099162----T:  8101767 	 St: c047b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8101767----T:  8104372 	 St: c0014000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8101767----T:  8104372 	 St: c049f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8104372----T:  8106977 	 St: c0004000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8104372----T:  8106977 	 St: c0464000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8106977----T:  8109582 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8106977----T:  8109582 	 St: c04d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8109582----T:  8112187 	 St: c0001000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8109582----T:  8112187 	 St: c04f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8112187----T:  8114792 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8112187----T:  8114792 	 St: c0439000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8114792----T:  8117397 	 St: c0020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8114792----T:  8117397 	 St: c04d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8117397----T:  8120002 	 St: c001c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8117397----T:  8120002 	 St: c0541000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8120002----T:  8122607 	 St: c001d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8120002----T:  8122607 	 St: c052e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8122607----T:  8125212 	 St: c0021000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8122607----T:  8125212 	 St: c0411000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8125212----T:  8127817 	 St: c0028000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8125212----T:  8127817 	 St: c0502000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8127817----T:  8130422 	 St: c0023000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8127817----T:  8130422 	 St: c0459000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8130422----T:  8133027 	 St: c0029000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8130422----T:  8133027 	 St: c054a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8133027----T:  8135632 	 St: c001f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8133027----T:  8135632 	 St: c0451000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8135632----T:  8138237 	 St: c0032000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8135632----T:  8138237 	 St: c04f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8138237----T:  8140842 	 St: c0022000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8138237----T:  8140842 	 St: c04a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8140842----T:  8143447 	 St: c0024000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8140842----T:  8143447 	 St: c0517000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8143447----T:  8146052 	 St: c002a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8143447----T:  8146052 	 St: c0460000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8146052----T:  8148657 	 St: c002d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8146052----T:  8148657 	 St: c0536000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8148657----T:  8151262 	 St: c0030000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8148657----T:  8151262 	 St: c04a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8151262----T:  8153867 	 St: c0051000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8151262----T:  8153867 	 St: c0535000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8153867----T:  8156472 	 St: c0044000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8153867----T:  8156472 	 St: c04b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8156472----T:  8159077 	 St: c004b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8156472----T:  8159077 	 St: c04d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8159077----T:  8161682 	 St: c003a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8159077----T:  8161682 	 St: c0434000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8161682----T:  8164287 	 St: c003c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8161682----T:  8164287 	 St: c04cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8164287----T:  8166892 	 St: c0048000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8164287----T:  8166892 	 St: c0469000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8166892----T:  8169497 	 St: c003f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8166892----T:  8169497 	 St: c0429000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8169497----T:  8172102 	 St: c006b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8169497----T:  8172102 	 St: c04fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8172102----T:  8174707 	 St: c005f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8172102----T:  8174707 	 St: c047d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8174707----T:  8177312 	 St: c0069000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8174707----T:  8177312 	 St: c045f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8177312----T:  8179917 	 St: c006a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8177312----T:  8179917 	 St: c04fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8179917----T:  8182522 	 St: c0058000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8179917----T:  8182522 	 St: c04ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8182522----T:  8185127 	 St: c0059000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8182522----T:  8185127 	 St: c04da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8185127----T:  8187732 	 St: c0359000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8185127----T:  8187732 	 St: c04b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8187732----T:  8190337 	 St: c032f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8187732----T:  8190337 	 St: c04d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8190337----T:  8192942 	 St: c034b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8190337----T:  8192942 	 St: c04b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8192942----T:  8195547 	 St: c0311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8192942----T:  8195547 	 St: c0483000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8195547----T:  8198152 	 St: c035f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8195547----T:  8198152 	 St: c04e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8198152----T:  8200757 	 St: c03a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8198152----T:  8200757 	 St: c052f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8200757----T:  8203362 	 St: c034a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8200757----T:  8203362 	 St: c0549000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8203362----T:  8205967 	 St: c0342000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8203362----T:  8205967 	 St: c046e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8205967----T:  8208572 	 St: c02de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8205967----T:  8208572 	 St: c0501000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8208572----T:  8211177 	 St: c031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8208572----T:  8211177 	 St: c0498000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8211177----T:  8213782 	 St: c031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8211177----T:  8213782 	 St: c04bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8213782----T:  8216387 	 St: c0332000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8213782----T:  8216387 	 St: c0466000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8216387----T:  8218992 	 St: c0361000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8216387----T:  8218992 	 St: c0510000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8218992----T:  8221597 	 St: c0353000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8218992----T:  8221597 	 St: c0428000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8221597----T:  8224202 	 St: c0314000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8221597----T:  8224202 	 St: c04f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8224202----T:  8226807 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8224202----T:  8226807 	 St: c050c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8226807----T:  8229412 	 St: c0341000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8226807----T:  8229412 	 St: c0547000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8229412----T:  8232017 	 St: c03b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8229412----T:  8232017 	 St: c04e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8232017----T:  8234622 	 St: c0365000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8232017----T:  8234622 	 St: c00bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8234622----T:  8237227 	 St: c0336000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8234622----T:  8237227 	 St: c04e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8237227----T:  8239832 	 St: c0364000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8237227----T:  8239832 	 St: c041e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8239832----T:  8242437 	 St: c0333000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8239832----T:  8242437 	 St: c0438000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8242437----T:  8245042 	 St: c0337000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8242437----T:  8245042 	 St: c0446000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8245042----T:  8247647 	 St: c034c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8245042----T:  8247647 	 St: c0514000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8247647----T:  8250252 	 St: c0389000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8247647----T:  8250252 	 St: c04af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8250252----T:  8252857 	 St: c0355000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8250252----T:  8252857 	 St: c04e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8252857----T:  8255462 	 St: c034f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8252857----T:  8255462 	 St: c043f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8255462----T:  8258067 	 St: c038f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8255462----T:  8258067 	 St: c041d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8258067----T:  8260672 	 St: c036e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8258067----T:  8260672 	 St: c046c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8260672----T:  8263277 	 St: c03f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8260672----T:  8263277 	 St: c04e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8263277----T:  8265882 	 St: c03b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8263277----T:  8265882 	 St: c04d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8265882----T:  8268487 	 St: c036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8265882----T:  8268487 	 St: c0432000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8268487----T:  8271092 	 St: c031d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8268487----T:  8271092 	 St: c04a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8271092----T:  8273697 	 St: c0368000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8271092----T:  8273697 	 St: c04e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8273697----T:  8276302 	 St: c0381000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8273697----T:  8276302 	 St: c041f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8276302----T:  8278907 	 St: c03b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8276302----T:  8278907 	 St: c04c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8278907----T:  8281512 	 St: c0409000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8278907----T:  8281512 	 St: c0481000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8281512----T:  8284117 	 St: c039b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8281512----T:  8284117 	 St: c053b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8284117----T:  8286722 	 St: c0392000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8284117----T:  8286722 	 St: c0504000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8286722----T:  8289327 	 St: c0350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8286722----T:  8289327 	 St: c04eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8289327----T:  8291932 	 St: c0374000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8289327----T:  8291932 	 St: c04c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8291932----T:  8294537 	 St: c03a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8291932----T:  8294537 	 St: c0496000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8294537----T:  8297142 	 St: c03ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8294537----T:  8297142 	 St: c04ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8297142----T:  8299747 	 St: c03ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8297142----T:  8299747 	 St: c0497000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8299747----T:  8302352 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8299747----T:  8302352 	 St: c0506000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8302352----T:  8304957 	 St: c03d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8302352----T:  8304957 	 St: c0543000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8304957----T:  8307562 	 St: c037b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8304957----T:  8307562 	 St: c04e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8307562----T:  8310167 	 St: c0369000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8307562----T:  8310167 	 St: c0513000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8310167----T:  8312772 	 St: c0356000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8310167----T:  8312772 	 St: c0545000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8312772----T:  8315377 	 St: c0338000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8312772----T:  8315377 	 St: c0456000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8315377----T:  8317982 	 St: c0377000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8315377----T:  8317982 	 St: c0437000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8317982----T:  8320587 	 St: c0347000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8317982----T:  8320587 	 St: c04d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8320587----T:  8323192 	 St: c0371000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8320587----T:  8323192 	 St: c050f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8323192----T:  8325797 	 St: c0384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8323192----T:  8325797 	 St: c047f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8325797----T:  8328402 	 St: c03b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8325797----T:  8328402 	 St: c0532000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8328402----T:  8331007 	 St: c0372000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8328402----T:  8331007 	 St: c042d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8331007----T:  8333612 	 St: c0383000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8331007----T:  8333612 	 St: c00b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8333612----T:  8336217 	 St: c0390000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8333612----T:  8336217 	 St: c055a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8336217----T:  8338822 	 St: c036a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8336217----T:  8338822 	 St: c0441000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8338822----T:  8341427 	 St: c038c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8338822----T:  8341427 	 St: c0553000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8341427----T:  8344032 	 St: c037d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8341427----T:  8344032 	 St: c0491000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8344032----T:  8346637 	 St: c0388000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8344032----T:  8346637 	 St: c0486000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8346637----T:  8349242 	 St: c03d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8346637----T:  8349242 	 St: c04bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8349242----T:  8351847 	 St: c03ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8349242----T:  8351847 	 St: c0454000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8351847----T:  8354452 	 St: c0404000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8351847----T:  8354452 	 St: c04f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8354452----T:  8357057 	 St: c040b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8354452----T:  8357057 	 St: c0074000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8357057----T:  8359662 	 St: c0407000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8357057----T:  8359662 	 St: c00d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8359662----T:  8362267 	 St: c03f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8359662----T:  8362267 	 St: c0094000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8362267----T:  8364872 	 St: c03c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8362267----T:  8364872 	 St: c044f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8364872----T:  8367477 	 St: c03aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8364872----T:  8367477 	 St: c04f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8367477----T:  8370082 	 St: c039c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8367477----T:  8370082 	 St: c0525000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8370082----T:  8372687 	 St: c03db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8370082----T:  8372687 	 St: c04ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8372687----T:  8375292 	 St: c03a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8372687----T:  8375292 	 St: c04ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8375292----T:  8377897 	 St: c03f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8375292----T:  8377897 	 St: c04e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8377897----T:  8380502 	 St: c0398000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8377897----T:  8380502 	 St: c0548000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8380502----T:  8383107 	 St: c03bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8380502----T:  8383107 	 St: c047a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8383107----T:  8385712 	 St: c03dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8383107----T:  8385712 	 St: c0531000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8385712----T:  8388317 	 St: c03af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8385712----T:  8388317 	 St: c0436000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8388317----T:  8390922 	 St: c03bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8388317----T:  8390922 	 St: c051b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8390922----T:  8393527 	 St: c03e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8390922----T:  8393527 	 St: c0450000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8393527----T:  8396132 	 St: c03e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8393527----T:  8396132 	 St: c04cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8396132----T:  8398737 	 St: c03ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8396132----T:  8398737 	 St: c0537000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8398737----T:  8401342 	 St: c03cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8398737----T:  8401342 	 St: c00b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8401342----T:  8403947 	 St: c03f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8401342----T:  8403947 	 St: c00d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8403947----T:  8406552 	 St: c03be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8403947----T:  8406552 	 St: c04b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8406552----T:  8409157 	 St: c03d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8406552----T:  8409157 	 St: c04ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8409157----T:  8411762 	 St: c03d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8409157----T:  8411762 	 St: c04db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8411762----T:  8414367 	 St: c03c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8411762----T:  8414367 	 St: c007c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8414367----T:  8416972 	 St: c03c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8414367----T:  8416972 	 St: c0527000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8416972----T:  8419577 	 St: c03a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8416972----T:  8419577 	 St: c0559000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8419577----T:  8422182 	 St: c040f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8419577----T:  8422182 	 St: c04d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8422182----T:  8424787 	 St: c03f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8422182----T:  8424787 	 St: c04fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8424787----T:  8427392 	 St: c03e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8424787----T:  8427392 	 St: c0558000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8427392----T:  8429997 	 St: c03dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8427392----T:  8429997 	 St: c0554000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8429997----T:  8432602 	 St: c03ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8429997----T:  8432602 	 St: c0452000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8432602----T:  8435207 	 St: c03d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8432602----T:  8435207 	 St: c04f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8435207----T:  8437812 	 St: c040e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8435207----T:  8437812 	 St: c043a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8437812----T:  8440417 	 St: c03c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8437812----T:  8440417 	 St: c043c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8440417----T:  8443022 	 St: c03e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8440417----T:  8443022 	 St: c048d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8443022----T:  8445627 	 St: c02f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8443022----T:  8445627 	 St: c0551000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8445627----T:  8448232 	 St: c02f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8445627----T:  8448232 	 St: c0493000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8448232----T:  8450837 	 St: c02f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8448232----T:  8450837 	 St: c0524000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8450837----T:  8453442 	 St: c02f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8450837----T:  8453442 	 St: c00a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8453442----T:  8456047 	 St: c02e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8453442----T:  8456047 	 St: c049b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8456047----T:  8458652 	 St: c02e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8456047----T:  8458652 	 St: c0526000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8458652----T:  8461257 	 St: c02e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8458652----T:  8461257 	 St: c00b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8461257----T:  8463862 	 St: c02e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8461257----T:  8463862 	 St: c0528000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8463862----T:  8466467 	 St: c02eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8463862----T:  8466467 	 St: c0479000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8466467----T:  8469072 	 St: c02ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8466467----T:  8469072 	 St: c0445000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8469072----T:  8471677 	 St: c02ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8469072----T:  8471677 	 St: c00ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8471677----T:  8474282 	 St: c02ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8471677----T:  8474282 	 St: c0427000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8474282----T:  8476887 	 St: c0303000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8474282----T:  8476887 	 St: c0500000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8476887----T:  8479492 	 St: c0302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8476887----T:  8479492 	 St: c0505000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8479492----T:  8482097 	 St: c0304000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8479492----T:  8482097 	 St: c0419000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8482097----T:  8484702 	 St: c0305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8482097----T:  8484702 	 St: c0462000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8484702----T:  8487307 	 St: c02e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8484702----T:  8487307 	 St: c00be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8487307----T:  8489912 	 St: c02e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8487307----T:  8489912 	 St: c00dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8489912----T:  8492517 	 St: c02e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8489912----T:  8492517 	 St: c0085000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8492517----T:  8495122 	 St: c02e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8492517----T:  8495122 	 St: c0490000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8495122----T:  8497727 	 St: c02e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8495122----T:  8497727 	 St: c04ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8497727----T:  8500332 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8497727----T:  8500332 	 St: c007d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8500332----T:  8502937 	 St: c02f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8500332----T:  8502937 	 St: c0503000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8502937----T:  8505542 	 St: c02f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8502937----T:  8505542 	 St: c0516000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8505542----T:  8508147 	 St: c02f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8505542----T:  8508147 	 St: c0542000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8508147----T:  8510752 	 St: c0306000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8508147----T:  8510752 	 St: c0546000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8510752----T:  8513357 	 St: c0307000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8510752----T:  8513357 	 St: c044e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8513357----T:  8515962 	 St: c0308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8513357----T:  8515962 	 St: c041a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8515962----T:  8518567 	 St: c02df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8515962----T:  8518567 	 St: c0519000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8518567----T:  8521172 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8518567----T:  8521172 	 St: c0512000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8521172----T:  8523777 	 St: c02fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8521172----T:  8523777 	 St: c049e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8523777----T:  8526382 	 St: c02fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8523777----T:  8526382 	 St: c04f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8526382----T:  8528987 	 St: c02fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8526382----T:  8528987 	 St: c054b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8528987----T:  8531592 	 St: c02ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8528987----T:  8531592 	 St: c00cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8531592----T:  8534197 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8531592----T:  8534197 	 St: c051a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8534197----T:  8536802 	 St: c030f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8534197----T:  8536802 	 St: c0538000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8536802----T:  8539407 	 St: c030e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8536802----T:  8539407 	 St: c00bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8539407----T:  8542012 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8539407----T:  8542012 	 St: c0550000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8542012----T:  8544617 	 St: c02d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8542012----T:  8544617 	 St: c00c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8544617----T:  8547222 	 St: c02d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8544617----T:  8547222 	 St: c052a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8547222----T:  8549827 	 St: c02d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8547222----T:  8549827 	 St: c0511000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8549827----T:  8552432 	 St: c02d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8549827----T:  8552432 	 St: c009a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8552432----T:  8555037 	 St: c02d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8552432----T:  8555037 	 St: c00b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8555037----T:  8557642 	 St: c02d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8555037----T:  8557642 	 St: c00c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8557642----T:  8560247 	 St: c02da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8557642----T:  8560247 	 St: c00d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8560247----T:  8562852 	 St: c02f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8560247----T:  8562852 	 St: c042a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8562852----T:  8565457 	 St: c02f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8562852----T:  8565457 	 St: c00d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8565457----T:  8568062 	 St: c0309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8565457----T:  8568062 	 St: c043d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8568062----T:  8570667 	 St: c030a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8568062----T:  8570667 	 St: c04d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8570667----T:  8573272 	 St: c030b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8570667----T:  8573272 	 St: c0539000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8573272----T:  8575877 	 St: c02c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8573272----T:  8575877 	 St: c00bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8575877----T:  8578482 	 St: c02ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8575877----T:  8578482 	 St: c049c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8578482----T:  8581087 	 St: c02cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8578482----T:  8581087 	 St: c00c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8581087----T:  8583692 	 St: c02cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8581087----T:  8583692 	 St: c0431000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8583692----T:  8586297 	 St: c02d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8583692----T:  8586297 	 St: c050d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8586297----T:  8588902 	 St: c02d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8586297----T:  8588902 	 St: c04e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8588902----T:  8591507 	 St: c02ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8588902----T:  8591507 	 St: c042c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8591507----T:  8594112 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8591507----T:  8594112 	 St: c0557000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8594112----T:  8596717 	 St: c0301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8594112----T:  8596717 	 St: c00da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8596717----T:  8599322 	 St: c030d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8596717----T:  8599322 	 St: c0515000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8599322----T:  8601927 	 St: c030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8599322----T:  8601927 	 St: c00c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8601927----T:  8604532 	 St: c02c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8601927----T:  8604532 	 St: c0489000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8604532----T:  8607137 	 St: c02c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8604532----T:  8607137 	 St: c0518000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8607137----T:  8609742 	 St: c02c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8607137----T:  8609742 	 St: c00d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8609742----T:  8612347 	 St: c02fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8609742----T:  8612347 	 St: c0552000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8612347----T:  8614952 	 St: c02fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8612347----T:  8614952 	 St: c0474000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8614952----T:  8617557 	 St: c02ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8614952----T:  8617557 	 St: c00d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8617557----T:  8620162 	 St: c02cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8617557----T:  8620162 	 St: c007a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8620162----T:  8622767 	 St: c02cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8620162----T:  8622767 	 St: c00c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8622767----T:  8625372 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8622767----T:  8625372 	 St: c00b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8625372----T:  8627977 	 St: c02c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8625372----T:  8627977 	 St: c00dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8627977----T:  8630582 	 St: c02c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8627977----T:  8630582 	 St: c00c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8630582----T:  8633187 	 St: c02c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8630582----T:  8633187 	 St: c00b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8633187----T:  8635792 	 St: c02c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8633187----T:  8635792 	 St: c050b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8635792----T:  8638397 	 St: c02c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8635792----T:  8638397 	 St: c0484000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8638397----T:  8641002 	 St: c02d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8638397----T:  8641002 	 St: c0473000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8641002----T:  8643607 	 St: c02d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8641002----T:  8643607 	 St: c0555000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8643607----T:  8646212 	 St: c0320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8643607----T:  8646212 	 St: c00c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8646212----T:  8648817 	 St: c0321000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8646212----T:  8648817 	 St: c04f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8648817----T:  8651422 	 St: c0322000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8648817----T:  8651422 	 St: c04dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8651422----T:  8654027 	 St: c0323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8651422----T:  8654027 	 St: c042e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8654027----T:  8656632 	 St: c0315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8654027----T:  8656632 	 St: c00b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8656632----T:  8659237 	 St: c0316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8656632----T:  8659237 	 St: c053a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8659237----T:  8661842 	 St: c0317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8659237----T:  8661842 	 St: c00c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8661842----T:  8664447 	 St: c0318000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8661842----T:  8664447 	 St: c00db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8664447----T:  8667052 	 St: c0319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8664447----T:  8667052 	 St: c04d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8667052----T:  8669657 	 St: c0324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8667052----T:  8669657 	 St: c00ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8669657----T:  8672262 	 St: c0325000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8669657----T:  8672262 	 St: c0465000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8672262----T:  8674867 	 St: c0326000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8672262----T:  8674867 	 St: c04f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8674867----T:  8677472 	 St: c0339000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8674867----T:  8677472 	 St: c00b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8677472----T:  8680077 	 St: c033a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8677472----T:  8680077 	 St: c00bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8680077----T:  8682682 	 St: c033b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8680077----T:  8682682 	 St: c0449000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8682682----T:  8685287 	 St: c032a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8682682----T:  8685287 	 St: c04ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8685287----T:  8687892 	 St: c032b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8685287----T:  8687892 	 St: c04ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8687892----T:  8690497 	 St: c0329000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8687892----T:  8690497 	 St: c04ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8690497----T:  8693102 	 St: c032c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8690497----T:  8693102 	 St: c04de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8693102----T:  8695707 	 St: c033c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8693102----T:  8695707 	 St: c04dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8695707----T:  8698312 	 St: c033d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8695707----T:  8698312 	 St: c04ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8698312----T:  8700917 	 St: c033e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8698312----T:  8700917 	 St: c00b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8700917----T:  8703522 	 St: c031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8700917----T:  8703522 	 St: c04e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8703522----T:  8706127 	 St: c031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8703522----T:  8706127 	 St: c04df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8706127----T:  8708732 	 St: c0357000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8706127----T:  8708732 	 St: c00b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8708732----T:  8711337 	 St: c0358000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8708732----T:  8711337 	 St: c0508000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8711337----T:  8713942 	 St: c0328000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8711337----T:  8713942 	 St: c0507000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8713942----T:  8716547 	 St: c0327000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8713942----T:  8716547 	 St: c0509000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8716547----T:  8719152 	 St: c032d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8716547----T:  8719152 	 St: c050a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8719152----T:  8721757 	 St: c032e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8719152----T:  8721757 	 St: c00c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8721757----T:  8724362 	 St: c033f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8721757----T:  8724362 	 St: c054c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8724362----T:  8726967 	 St: c0340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8724362----T:  8726967 	 St: c052b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8726967----T:  8729572 	 St: c0348000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8726967----T:  8729572 	 St: c054d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8729572----T:  8732177 	 St: c0349000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8729572----T:  8732177 	 St: c054e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8732177----T:  8734782 	 St: c0351000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8732177----T:  8734782 	 St: c054f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8734782----T:  8737387 	 St: c0352000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8734782----T:  8737387 	 St: c00d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8737387----T:  8739992 	 St: c03b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8737387----T:  8739992 	 St: c051e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8739992----T:  8742597 	 St: c03b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8739992----T:  8742597 	 St: c051c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8742597----T:  8745202 	 St: c038d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8742597----T:  8745202 	 St: c051d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8745202----T:  8747807 	 St: c038e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8745202----T:  8747807 	 St: c00c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8747807----T:  8750412 	 St: c03a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8747807----T:  8750412 	 St: c051f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8750412----T:  8753017 	 St: c03a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8750412----T:  8753017 	 St: c0425000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8753017----T:  8755622 	 St: c036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8753017----T:  8755622 	 St: c044d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8755622----T:  8758227 	 St: c0370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8755622----T:  8758227 	 St: c0426000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8758227----T:  8760832 	 St: c0375000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8758227----T:  8760832 	 St: c0084000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8760832----T:  8763437 	 St: c0376000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8760832----T:  8763437 	 St: c0444000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8763437----T:  8766042 	 St: c0399000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8763437----T:  8766042 	 St: c0077000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8766042----T:  8768647 	 St: c039a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8766042----T:  8768647 	 St: c0081000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8768647----T:  8771252 	 St: c037e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8768647----T:  8771252 	 St: c0453000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8771252----T:  8773857 	 St: c037f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8771252----T:  8773857 	 St: c0073000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8773857----T:  8776462 	 St: c0402000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8773857----T:  8776462 	 St: c041b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8776462----T:  8779067 	 St: c0403000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8776462----T:  8779067 	 St: c0424000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8779067----T:  8781672 	 St: c0401000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8779067----T:  8781672 	 St: c0457000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8781672----T:  8784277 	 St: c03df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8781672----T:  8784277 	 St: c045e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8784277----T:  8786882 	 St: c03de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8784277----T:  8786882 	 St: c0422000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8786882----T:  8789487 	 St: c03fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8786882----T:  8789487 	 St: c043e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8789487----T:  8792092 	 St: c03fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8789487----T:  8792092 	 St: c007f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8792092----T:  8794697 	 St: c03fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8792092----T:  8794697 	 St: c0455000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8794697----T:  8797302 	 St: c03ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8794697----T:  8797302 	 St: c0461000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8797302----T:  8799907 	 St: c0400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8797302----T:  8799907 	 St: c0086000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8799907----T:  8802512 	 St: c03c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8799907----T:  8802512 	 St: c008a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8802512----T:  8805117 	 St: c03ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8802512----T:  8805117 	 St: c0412000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8805117----T:  8807722 	 St: c03cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8805117----T:  8807722 	 St: c0070000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8807722----T:  8810327 	 St: c03cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8807722----T:  8810327 	 St: c043b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8810327----T:  8812932 	 St: c03cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8810328----T:  8812933 	 St: c007e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8813416----T:  8816021 	 St: c0074000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8813416----T:  8816021 	 St: c045a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8816021----T:  8818626 	 St: c007a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8816021----T:  8818626 	 St: c0672000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8818626----T:  8821231 	 St: c007f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8818626----T:  8821231 	 St: c06a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8821231----T:  8823836 	 St: c007e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8821231----T:  8823836 	 St: c0661000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8823836----T:  8826441 	 St: c0070000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8823836----T:  8826441 	 St: c0658000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8826441----T:  8829046 	 St: c0086000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8826441----T:  8829046 	 St: c05b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8829046----T:  8831651 	 St: c008a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8829046----T:  8831651 	 St: c0585000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8831651----T:  8834256 	 St: c007c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8831651----T:  8834256 	 St: c05ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8834256----T:  8836861 	 St: c0084000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8834256----T:  8836861 	 St: c068e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8836861----T:  8839466 	 St: c007d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8836861----T:  8839466 	 St: c0683000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8839466----T:  8842071 	 St: c0085000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8839466----T:  8842071 	 St: c05e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8842071----T:  8844676 	 St: c0081000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8842071----T:  8844676 	 St: c05dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8844676----T:  8847281 	 St: c0073000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8844676----T:  8847281 	 St: c05e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8847281----T:  8849886 	 St: c0077000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8847281----T:  8849886 	 St: c0609000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8849886----T:  8852491 	 St: c00a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8849886----T:  8852491 	 St: c05ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8852491----T:  8855096 	 St: c0094000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8852491----T:  8855096 	 St: c0674000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8855096----T:  8857701 	 St: c009a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8855096----T:  8857701 	 St: c05f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8857701----T:  8860306 	 St: c00c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8857701----T:  8860306 	 St: c06a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8860306----T:  8862911 	 St: c00b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8860306----T:  8862911 	 St: c05ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8862911----T:  8865516 	 St: c00ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8862911----T:  8865516 	 St: c0646000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8865516----T:  8868121 	 St: c00c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8865516----T:  8868121 	 St: c0631000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8868121----T:  8870726 	 St: c00b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8868121----T:  8870726 	 St: c061e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8870726----T:  8873331 	 St: c00b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8870726----T:  8873331 	 St: c0656000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8873331----T:  8875936 	 St: c00bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8873331----T:  8875936 	 St: c0699000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8875936----T:  8878541 	 St: c00b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8875936----T:  8878541 	 St: c067f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8878541----T:  8881146 	 St: c00b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8878541----T:  8881146 	 St: c05b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8881146----T:  8883751 	 St: c00b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8881146----T:  8883751 	 St: c05e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8883751----T:  8886356 	 St: c00b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8883751----T:  8886356 	 St: c05ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8886356----T:  8888961 	 St: c00b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8886356----T:  8888961 	 St: c067c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8888961----T:  8891566 	 St: c00bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8888961----T:  8891566 	 St: c06a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8891566----T:  8894171 	 St: c00c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8891566----T:  8894171 	 St: c05e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8894171----T:  8896776 	 St: c00bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8894171----T:  8896776 	 St: c0689000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8896776----T:  8899381 	 St: c00ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8896776----T:  8899381 	 St: c0647000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8899381----T:  8901986 	 St: c00c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8899381----T:  8901986 	 St: c05be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8901986----T:  8904591 	 St: c00b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8901986----T:  8904591 	 St: c05a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8904591----T:  8907196 	 St: c00be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8904591----T:  8907196 	 St: c0677000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8907196----T:  8909801 	 St: c00bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8907196----T:  8909801 	 St: c055f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8909801----T:  8912406 	 St: c00b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8909801----T:  8912406 	 St: c057e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8912406----T:  8915011 	 St: c00dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8912406----T:  8915011 	 St: c05c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8915011----T:  8917616 	 St: c00d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8915011----T:  8917616 	 St: c058b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8917616----T:  8920221 	 St: c00dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8917616----T:  8920221 	 St: c05d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8920221----T:  8922826 	 St: c00c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8920221----T:  8922826 	 St: c05da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8922826----T:  8925431 	 St: c00c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8922826----T:  8925431 	 St: c05a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8925431----T:  8928036 	 St: c00db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8925431----T:  8928036 	 St: c05ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8928036----T:  8930641 	 St: c00d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8928036----T:  8930641 	 St: c05bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8930641----T:  8933246 	 St: c00c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8930641----T:  8933246 	 St: c0611000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8933246----T:  8935851 	 St: c00cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8933246----T:  8935851 	 St: c059b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8935851----T:  8938456 	 St: c00c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8935851----T:  8938456 	 St: c056c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8938456----T:  8941061 	 St: c00d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8938456----T:  8941061 	 St: c062c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8941061----T:  8943666 	 St: c00d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8941061----T:  8943666 	 St: c05a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8943666----T:  8946271 	 St: c00d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8943666----T:  8946271 	 St: c0692000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8946271----T:  8948876 	 St: c00d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8946271----T:  8948876 	 St: c0584000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8948876----T:  8951481 	 St: c00da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8948876----T:  8951481 	 St: c05a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8951481----T:  8954086 	 St: c00c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8951481----T:  8954086 	 St: c0659000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8954086----T:  8956691 	 St: c00c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8954086----T:  8956691 	 St: c0654000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8956691----T:  8959296 	 St: c00d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8956691----T:  8959296 	 St: c0681000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8959296----T:  8961901 	 St: c0441000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8959296----T:  8961901 	 St: c0579000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8961901----T:  8964506 	 St: c0440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8961901----T:  8964506 	 St: c057c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8964506----T:  8967111 	 St: c0462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8964506----T:  8967111 	 St: c060a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8967111----T:  8969716 	 St: c0413000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8967111----T:  8969716 	 St: c062e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8969716----T:  8972321 	 St: c0419000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8969716----T:  8972321 	 St: c0643000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8972321----T:  8974926 	 St: c045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8972321----T:  8974926 	 St: c065c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8974926----T:  8977531 	 St: c0446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8974926----T:  8977531 	 St: c0594000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8977531----T:  8980136 	 St: c0459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8977531----T:  8980136 	 St: c058a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8980136----T:  8982741 	 St: c0449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8980136----T:  8982741 	 St: c0657000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8982741----T:  8985346 	 St: c041f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8982741----T:  8985346 	 St: c0599000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8985346----T:  8987951 	 St: c0455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8985346----T:  8987951 	 St: c0691000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8987951----T:  8990556 	 St: c0432000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8987951----T:  8990556 	 St: c0565000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8990556----T:  8993161 	 St: c0431000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8990556----T:  8993161 	 St: c066c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8993161----T:  8995766 	 St: c0429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8993161----T:  8995766 	 St: c0664000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8995766----T:  8998371 	 St: c042a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8995766----T:  8998371 	 St: c05db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8998371----T:  9000976 	 St: c0456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8998371----T:  9000976 	 St: c0578000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9000976----T:  9003581 	 St: c0474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9000976----T:  9003581 	 St: c065b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9003581----T:  9006186 	 St: c0425000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9003581----T:  9006186 	 St: c05f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9006186----T:  9008791 	 St: c0422000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9006186----T:  9008791 	 St: c0642000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9008791----T:  9011396 	 St: c042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9008791----T:  9011396 	 St: c066f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9011396----T:  9014001 	 St: c0457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9011396----T:  9014001 	 St: c0577000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9014001----T:  9016606 	 St: c0424000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9014001----T:  9016606 	 St: c067b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9016606----T:  9019211 	 St: c042d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9016606----T:  9019211 	 St: c057b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9019211----T:  9021816 	 St: c042e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9019211----T:  9021816 	 St: c05e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9021816----T:  9024421 	 St: c0434000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9021816----T:  9024421 	 St: c063f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9024421----T:  9027026 	 St: c0428000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9024421----T:  9027026 	 St: c0687000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9027026----T:  9029631 	 St: c0465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9027026----T:  9029631 	 St: c0637000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9029631----T:  9032236 	 St: c04b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9029631----T:  9032236 	 St: c057f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9032236----T:  9034841 	 St: c0498000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9032236----T:  9034841 	 St: c05ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9034841----T:  9037446 	 St: c0464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9034841----T:  9037446 	 St: c0679000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9037446----T:  9040051 	 St: c0483000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9037446----T:  9040051 	 St: c0666000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9040051----T:  9042656 	 St: c0489000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9040051----T:  9042656 	 St: c0140000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9042656----T:  9045261 	 St: c0486000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9042656----T:  9045261 	 St: c0669000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9045261----T:  9047866 	 St: c048d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9045261----T:  9047866 	 St: c068c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9047866----T:  9050471 	 St: c047a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9047866----T:  9050471 	 St: c056e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9050471----T:  9053076 	 St: c045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9050471----T:  9053076 	 St: c0652000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9053076----T:  9055681 	 St: c0473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9053076----T:  9055681 	 St: c05e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9055681----T:  9058286 	 St: c0484000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9055681----T:  9058286 	 St: c0667000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9058286----T:  9060891 	 St: c047b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9058286----T:  9060891 	 St: c069c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9060891----T:  9063496 	 St: c048c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9060891----T:  9063496 	 St: c06a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9063496----T:  9066101 	 St: c0493000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9063496----T:  9066101 	 St: c0132000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9066101----T:  9068706 	 St: c046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9066101----T:  9068706 	 St: c05bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9068706----T:  9071311 	 St: c0461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9068706----T:  9071311 	 St: c05d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9071311----T:  9073916 	 St: c0466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9071311----T:  9073916 	 St: c061d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9073916----T:  9076521 	 St: c0481000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9073916----T:  9076521 	 St: c0649000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9076521----T:  9079126 	 St: c04a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9076521----T:  9079126 	 St: c05b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9079126----T:  9081731 	 St: c0476000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9079126----T:  9081731 	 St: c0636000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9081731----T:  9084336 	 St: c046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9081731----T:  9084336 	 St: c0622000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9084336----T:  9086941 	 St: c04b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9084336----T:  9086941 	 St: c064b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9086941----T:  9089546 	 St: c048b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9086941----T:  9089546 	 St: c065f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9089546----T:  9092151 	 St: c0469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9089546----T:  9092151 	 St: c060d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9092151----T:  9094756 	 St: c0479000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9092151----T:  9094756 	 St: c0630000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9094756----T:  9097361 	 St: c046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9094756----T:  9097361 	 St: c05f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9097361----T:  9099966 	 St: c04b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9097361----T:  9099966 	 St: c05f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9099966----T:  9102571 	 St: c049f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9099966----T:  9102571 	 St: c0662000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9102571----T:  9105176 	 St: c04ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9102571----T:  9105176 	 St: c064d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9105176----T:  9107781 	 St: c04b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9105176----T:  9107781 	 St: c010f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9107781----T:  9110386 	 St: c04c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9107781----T:  9110386 	 St: c066a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9110386----T:  9112991 	 St: c04a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9110386----T:  9112991 	 St: c068b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9112991----T:  9115596 	 St: c04a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9112991----T:  9115596 	 St: c012b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9115596----T:  9118201 	 St: c049b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9115596----T:  9118201 	 St: c065e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9118201----T:  9120806 	 St: c04c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9118201----T:  9120806 	 St: c065a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9120806----T:  9123411 	 St: c0496000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9120806----T:  9123411 	 St: c067a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9123411----T:  9126016 	 St: c04ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9123411----T:  9126016 	 St: c056f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9126016----T:  9128621 	 St: c04c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9126016----T:  9128621 	 St: c00e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9128621----T:  9131226 	 St: c04d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9128621----T:  9131226 	 St: c0626000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9131226----T:  9133831 	 St: c04ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9131226----T:  9133831 	 St: c0651000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9133831----T:  9136436 	 St: c04bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9133831----T:  9136436 	 St: c0690000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9136436----T:  9139041 	 St: c053b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9136436----T:  9139041 	 St: c069f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9139041----T:  9141646 	 St: c04bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9139041----T:  9141646 	 St: c05c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9141646----T:  9144251 	 St: c0540000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9141646----T:  9144251 	 St: c0650000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9144251----T:  9146856 	 St: c0497000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9144251----T:  9146856 	 St: c05fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9146856----T:  9149461 	 St: c049e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9146856----T:  9149461 	 St: c05fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9149461----T:  9152066 	 St: c052a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9149461----T:  9152066 	 St: c064a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9152066----T:  9154671 	 St: c0531000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9152066----T:  9154671 	 St: c0618000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9154671----T:  9157276 	 St: c04c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9154671----T:  9157276 	 St: c0616000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9157276----T:  9159881 	 St: c053a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9157276----T:  9159881 	 St: c0621000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9159881----T:  9162486 	 St: c0528000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9159881----T:  9162486 	 St: c05a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9162486----T:  9165091 	 St: c0524000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9162486----T:  9165091 	 St: c069e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9165091----T:  9167696 	 St: c049c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9165091----T:  9167696 	 St: c05ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9167696----T:  9170301 	 St: c052e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9167696----T:  9170301 	 St: c0600000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9170301----T:  9172906 	 St: c051f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9170301----T:  9172906 	 St: c0698000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9172906----T:  9175511 	 St: c0532000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9172906----T:  9175511 	 St: c00fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9175511----T:  9178116 	 St: c052f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9175511----T:  9178116 	 St: c0127000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9178116----T:  9180721 	 St: c052b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9178116----T:  9180721 	 St: c05de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9180721----T:  9183326 	 St: c0525000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9180721----T:  9183326 	 St: c05c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9183326----T:  9185931 	 St: c04ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9183326----T:  9185931 	 St: c067d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9185931----T:  9188536 	 St: c04d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9185931----T:  9188536 	 St: c05c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9188536----T:  9191141 	 St: c041c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9188536----T:  9191141 	 St: c05ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9191141----T:  9193746 	 St: c041e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9191141----T:  9193746 	 St: c05bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9193746----T:  9196351 	 St: c041d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9193746----T:  9196351 	 St: c05a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9196351----T:  9198956 	 St: c042f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9196351----T:  9198956 	 St: c0644000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9198956----T:  9201561 	 St: c0430000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9198956----T:  9201561 	 St: c05b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9201561----T:  9204166 	 St: c043d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9201561----T:  9204166 	 St: c05ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9204166----T:  9206771 	 St: c043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9204166----T:  9206771 	 St: c061c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9206771----T:  9209376 	 St: c043f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9206771----T:  9209376 	 St: c060f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9209376----T:  9211981 	 St: c043c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9209376----T:  9211981 	 St: c064e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9211981----T:  9214586 	 St: c043b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9211981----T:  9214586 	 St: c0570000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9214586----T:  9217191 	 St: c043a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9214586----T:  9217191 	 St: c0668000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9217191----T:  9219796 	 St: c0412000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9217191----T:  9219796 	 St: c010b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9219796----T:  9222401 	 St: c0411000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9219796----T:  9222401 	 St: c0145000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9222401----T:  9225006 	 St: c0454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9222401----T:  9225006 	 St: c0653000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9225006----T:  9227611 	 St: c0453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9225006----T:  9227611 	 St: c05c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9227611----T:  9230216 	 St: c0452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9227611----T:  9230216 	 St: c060e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9230216----T:  9232821 	 St: c0460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9230216----T:  9232821 	 St: c0676000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9232821----T:  9235426 	 St: c045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9232821----T:  9235426 	 St: c0610000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9235426----T:  9238031 	 St: c0436000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9235426----T:  9238031 	 St: c05b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9238031----T:  9240636 	 St: c0437000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9238031----T:  9240636 	 St: c0686000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9240636----T:  9243241 	 St: c0435000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9240636----T:  9243241 	 St: c066b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9243241----T:  9245846 	 St: c044e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9243241----T:  9245846 	 St: c0108000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9245846----T:  9248451 	 St: c044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9245846----T:  9248451 	 St: c0133000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9248451----T:  9251056 	 St: c044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9248451----T:  9251056 	 St: c0641000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9251056----T:  9253661 	 St: c0438000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9251056----T:  9253661 	 St: c067e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9253661----T:  9256266 	 St: c0439000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9253661----T:  9256266 	 St: c0634000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9256266----T:  9258871 	 St: c0450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9256266----T:  9258871 	 St: c061f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9258871----T:  9261476 	 St: c0451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9258871----T:  9261476 	 St: c05e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9261476----T:  9264081 	 St: c0445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9261476----T:  9264081 	 St: c069b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9264081----T:  9266686 	 St: c0444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9264081----T:  9266686 	 St: c069a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9266686----T:  9269291 	 St: c041b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9266686----T:  9269291 	 St: c011c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9269291----T:  9271896 	 St: c041a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9269291----T:  9271896 	 St: c05d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9271896----T:  9274501 	 St: c0426000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9271896----T:  9274501 	 St: c0671000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9274501----T:  9277106 	 St: c0427000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9274501----T:  9277106 	 St: c0120000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9277106----T:  9279711 	 St: c04ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9277106----T:  9279711 	 St: c0655000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9279711----T:  9282316 	 St: c04af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9279711----T:  9282316 	 St: c0619000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9282316----T:  9284921 	 St: c047d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9282316----T:  9284921 	 St: c056a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9284921----T:  9287526 	 St: c047e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9284921----T:  9287526 	 St: c0678000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9287526----T:  9290131 	 St: c047f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9287526----T:  9290131 	 St: c059e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9290131----T:  9292736 	 St: c0491000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9290131----T:  9292736 	 St: c066e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9292736----T:  9295341 	 St: c048f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9292736----T:  9295341 	 St: c0697000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9295341----T:  9297946 	 St: c0490000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9295341----T:  9297946 	 St: c05e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9297946----T:  9300551 	 St: c0501000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9297946----T:  9300551 	 St: c05d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9300551----T:  9303156 	 St: c0502000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9300551----T:  9303156 	 St: c05d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9303156----T:  9305761 	 St: c0503000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9303156----T:  9305761 	 St: c0685000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9305761----T:  9308366 	 St: c0504000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9305761----T:  9308366 	 St: c013e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9308366----T:  9310971 	 St: c04df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9308366----T:  9310971 	 St: c00f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9310971----T:  9313576 	 St: c04dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9310971----T:  9313576 	 St: c05dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9313576----T:  9316181 	 St: c04de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9313576----T:  9316181 	 St: c056d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9316181----T:  9318786 	 St: c04e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9316181----T:  9318786 	 St: c0596000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9318786----T:  9321391 	 St: c04f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9318786----T:  9321391 	 St: c0125000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9321391----T:  9323996 	 St: c04ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9321391----T:  9323996 	 St: c0602000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9323996----T:  9326601 	 St: c04f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9323996----T:  9326601 	 St: c069d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9326601----T:  9329206 	 St: c04f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9326601----T:  9329206 	 St: c014c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9329206----T:  9331811 	 St: c0505000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9329206----T:  9331811 	 St: c00f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9331811----T:  9334416 	 St: c0506000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9331811----T:  9334416 	 St: c068d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9334416----T:  9337021 	 St: c0507000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9334416----T:  9337021 	 St: c00f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9337021----T:  9339626 	 St: c04e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9337021----T:  9339626 	 St: c064c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9339626----T:  9342231 	 St: c04e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9339626----T:  9342231 	 St: c0566000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9342231----T:  9344836 	 St: c04e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9342231----T:  9344836 	 St: c0684000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9344836----T:  9347441 	 St: c04ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9344836----T:  9347441 	 St: c05b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9347441----T:  9350046 	 St: c04ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9347441----T:  9350046 	 St: c0137000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9350046----T:  9352651 	 St: c04ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9350046----T:  9352651 	 St: c05aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9352651----T:  9355256 	 St: c04f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9352651----T:  9355256 	 St: c0665000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9355256----T:  9357861 	 St: c04f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9355256----T:  9357861 	 St: c0572000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9357861----T:  9360466 	 St: c04f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9357861----T:  9360466 	 St: c05a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9360466----T:  9363071 	 St: c04f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9360466----T:  9363071 	 St: c0130000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9363071----T:  9365676 	 St: c04d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9363071----T:  9365676 	 St: c0625000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9365676----T:  9368281 	 St: c04d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9365676----T:  9368281 	 St: c00ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9368281----T:  9370886 	 St: c04d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9368281----T:  9370886 	 St: c05eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9370886----T:  9373491 	 St: c04d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9370886----T:  9373491 	 St: c0632000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9373491----T:  9376096 	 St: c04d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9373491----T:  9376096 	 St: c05d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9376096----T:  9378701 	 St: c04d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9376096----T:  9378701 	 St: c011a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9378701----T:  9381306 	 St: c04e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9378701----T:  9381306 	 St: c062f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9381306----T:  9383911 	 St: c04e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9381306----T:  9383911 	 St: c0138000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9383911----T:  9386516 	 St: c04e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9383911----T:  9386516 	 St: c064f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9386516----T:  9389121 	 St: c04e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9386516----T:  9389121 	 St: c0673000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9389121----T:  9391726 	 St: c04e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9389121----T:  9391726 	 St: c013f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9391726----T:  9394331 	 St: c04db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9391726----T:  9394331 	 St: c0608000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9394331----T:  9396936 	 St: c04dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9394331----T:  9396936 	 St: c05bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9396936----T:  9399541 	 St: c04da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9396936----T:  9399541 	 St: c05c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9399541----T:  9402146 	 St: c04f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9399541----T:  9402146 	 St: c0648000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9402146----T:  9404751 	 St: c04fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9402146----T:  9404751 	 St: c0696000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9404751----T:  9407356 	 St: c04fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9404751----T:  9407356 	 St: c05cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9407356----T:  9409961 	 St: c0508000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9407356----T:  9409961 	 St: c0148000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9409961----T:  9412566 	 St: c0509000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9409961----T:  9412566 	 St: c0131000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9412566----T:  9415171 	 St: c050a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9412566----T:  9415171 	 St: c013d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9415171----T:  9417776 	 St: c04f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9415171----T:  9417776 	 St: c0670000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9417776----T:  9420381 	 St: c04f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9417776----T:  9420381 	 St: c0107000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9420381----T:  9422986 	 St: c04cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9420381----T:  9422986 	 St: c0141000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9422986----T:  9425591 	 St: c04cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9422986----T:  9425591 	 St: c0109000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9425591----T:  9428196 	 St: c04cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9425591----T:  9428196 	 St: c00e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9428196----T:  9430801 	 St: c050b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9428196----T:  9430801 	 St: c066d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9430801----T:  9433406 	 St: c050c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9430801----T:  9433406 	 St: c068f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9433406----T:  9436011 	 St: c050d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9433406----T:  9436011 	 St: c012e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9436011----T:  9438616 	 St: c04e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9436011----T:  9438616 	 St: c0575000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9438616----T:  9441221 	 St: c04ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9438616----T:  9441221 	 St: c00fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9441221----T:  9443826 	 St: c04eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9441221----T:  9443826 	 St: c00f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9443826----T:  9446431 	 St: c04fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9443826----T:  9446431 	 St: c0136000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9446431----T:  9449036 	 St: c04fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9446431----T:  9449036 	 St: c00e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9449036----T:  9451641 	 St: c04fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9449036----T:  9451641 	 St: c0143000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9451641----T:  9454246 	 St: c04ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9451641----T:  9454246 	 St: c05d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9454246----T:  9456851 	 St: c0500000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9454246----T:  9456851 	 St: c0149000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9456851----T:  9459456 	 St: c04d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9456851----T:  9459456 	 St: c010e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9459456----T:  9462061 	 St: c04d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9459456----T:  9462061 	 St: c0106000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9462061----T:  9464666 	 St: c0558000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9462061----T:  9464666 	 St: c05df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9464666----T:  9467271 	 St: c0559000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9464666----T:  9467271 	 St: c05d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9467271----T:  9469876 	 St: c055a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9467271----T:  9469876 	 St: c013b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9469876----T:  9472481 	 St: c054c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9469876----T:  9472481 	 St: c00fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9472481----T:  9475086 	 St: c054d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9472481----T:  9475086 	 St: c0147000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9475086----T:  9477691 	 St: c054e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9475086----T:  9477691 	 St: c012d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9477691----T:  9480296 	 St: c054f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9477691----T:  9480296 	 St: c05f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9480296----T:  9482901 	 St: c0555000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9480296----T:  9482901 	 St: c057a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9482901----T:  9485506 	 St: c0556000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9482901----T:  9485506 	 St: c068a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9485506----T:  9488111 	 St: c0557000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9485506----T:  9488111 	 St: c05a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9488111----T:  9490716 	 St: c0513000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9488111----T:  9490716 	 St: c06a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9490716----T:  9493321 	 St: c0514000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9490716----T:  9493321 	 St: c012f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9493321----T:  9495926 	 St: c0515000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9493321----T:  9495926 	 St: c0645000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9495926----T:  9498531 	 St: c0516000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9495926----T:  9498531 	 St: c013a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9498531----T:  9501136 	 St: c050e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9498531----T:  9501136 	 St: c0139000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9501136----T:  9503741 	 St: c050f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9501136----T:  9503741 	 St: c06a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9503741----T:  9506346 	 St: c0510000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9503741----T:  9506346 	 St: c05b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9506346----T:  9508951 	 St: c0552000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9506346----T:  9508951 	 St: c0144000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9508951----T:  9511556 	 St: c0553000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9508951----T:  9511556 	 St: c0635000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9511556----T:  9514161 	 St: c0554000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9511556----T:  9514161 	 St: c057d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9514161----T:  9516766 	 St: c054a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9514161----T:  9516766 	 St: c065d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9516766----T:  9519371 	 St: c054b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9516766----T:  9519371 	 St: c010a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9519371----T:  9521976 	 St: c0549000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9519371----T:  9521976 	 St: c0105000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9521976----T:  9524581 	 St: c051a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9521976----T:  9524581 	 St: c0603000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9524581----T:  9527186 	 St: c0519000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9524581----T:  9527186 	 St: c0112000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9527186----T:  9529791 	 St: c051b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9527186----T:  9529791 	 St: c00e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9529791----T:  9532396 	 St: c051c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9529791----T:  9532396 	 St: c0688000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9532396----T:  9535001 	 St: c0526000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9532396----T:  9535001 	 St: c014b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9535001----T:  9537606 	 St: c0527000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9535001----T:  9537606 	 St: c011d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9537606----T:  9540211 	 St: c051d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9537606----T:  9540211 	 St: c012c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9540211----T:  9542816 	 St: c051e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9540211----T:  9542816 	 St: c0573000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9542816----T:  9545421 	 St: c0541000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9542816----T:  9545421 	 St: c014a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9545421----T:  9548026 	 St: c0542000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9545421----T:  9548026 	 St: c00fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9548026----T:  9550631 	 St: c0543000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9548026----T:  9550631 	 St: c061a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9550631----T:  9553236 	 St: c0547000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9550631----T:  9553236 	 St: c0126000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9553236----T:  9555841 	 St: c0548000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9553236----T:  9555841 	 St: c0660000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9555841----T:  9558446 	 St: c0546000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9555841----T:  9558446 	 St: c00e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9558446----T:  9561051 	 St: c0535000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9558446----T:  9561051 	 St: c00eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9561051----T:  9563656 	 St: c0536000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9561051----T:  9563656 	 St: c0134000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9563656----T:  9566261 	 St: c0537000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9563656----T:  9566261 	 St: c061b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9566261----T:  9568866 	 St: c0544000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9566261----T:  9568866 	 St: c012a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9568866----T:  9571471 	 St: c0545000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9568866----T:  9571471 	 St: c0142000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9571471----T:  9574076 	 St: c0551000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9571471----T:  9574076 	 St: c05ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9574076----T:  9576681 	 St: c0550000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9574076----T:  9576681 	 St: c0110000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9576681----T:  9579286 	 St: c0511000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9576681----T:  9579286 	 St: c010c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9579286----T:  9581891 	 St: c0512000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9579286----T:  9581891 	 St: c0115000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9581891----T:  9584496 	 St: c0517000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9581891----T:  9584496 	 St: c0640000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9584496----T:  9587101 	 St: c0518000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9584496----T:  9587101 	 St: c05f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9587101----T:  9589706 	 St: c0538000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9587101----T:  9589706 	 St: c05e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9589706----T:  9592311 	 St: c0539000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9589707----T:  9592312 	 St: c0135000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9592877----T:  9595482 	 St: c00f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9592877----T:  9595482 	 St: c05a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9595482----T:  9598087 	 St: c00e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9595482----T:  9598087 	 St: c0601000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9598087----T:  9600692 	 St: c00fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9598087----T:  9600692 	 St: c05f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9600692----T:  9603297 	 St: c00e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9600692----T:  9603297 	 St: c0615000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9603297----T:  9605902 	 St: c00f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9603297----T:  9605902 	 St: c077d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9605902----T:  9608507 	 St: c00e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9605902----T:  9608507 	 St: c06b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9608507----T:  9611112 	 St: c0112000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9608507----T:  9611112 	 St: c06d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9611112----T:  9613717 	 St: c0109000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9611112----T:  9613717 	 St: c070b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9613717----T:  9616322 	 St: c010a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9613717----T:  9616322 	 St: c0701000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9616322----T:  9618927 	 St: c00e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9616322----T:  9618927 	 St: c06ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9618927----T:  9621532 	 St: c00e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9618927----T:  9621532 	 St: c0719000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9621532----T:  9624137 	 St: c00f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9621532----T:  9624137 	 St: c07c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9624137----T:  9626742 	 St: c0115000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9624137----T:  9626742 	 St: c0791000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9626742----T:  9629347 	 St: c00eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9626742----T:  9629347 	 St: c06e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9629347----T:  9631952 	 St: c010b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9629347----T:  9631952 	 St: c07cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9631952----T:  9634557 	 St: c010f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9631952----T:  9634557 	 St: c07d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9634557----T:  9637162 	 St: c00f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9634557----T:  9637162 	 St: c06e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9637162----T:  9639767 	 St: c0107000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9637162----T:  9639767 	 St: c0732000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9639767----T:  9642372 	 St: c010c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9639767----T:  9642372 	 St: c0708000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9642372----T:  9644977 	 St: c010e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9642372----T:  9644977 	 St: c06f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9644977----T:  9647582 	 St: c00fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9644977----T:  9647582 	 St: c0778000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9647582----T:  9650187 	 St: c00fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9647582----T:  9650187 	 St: c072a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9650187----T:  9652792 	 St: c0108000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9650187----T:  9652792 	 St: c0789000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9652792----T:  9655397 	 St: c00ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9652792----T:  9655397 	 St: c06ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9655397----T:  9658002 	 St: c00fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9655397----T:  9658002 	 St: c0704000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9658002----T:  9660607 	 St: c0110000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9658002----T:  9660607 	 St: c0793000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9660607----T:  9663212 	 St: c0105000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9660607----T:  9663212 	 St: c0769000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9663212----T:  9665817 	 St: c0106000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9663212----T:  9665817 	 St: c06e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9665817----T:  9668422 	 St: c0131000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9665817----T:  9668422 	 St: c07c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9668422----T:  9671027 	 St: c0132000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9668422----T:  9671027 	 St: c07b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9671027----T:  9673632 	 St: c012c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9671027----T:  9673632 	 St: c0712000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9673632----T:  9676237 	 St: c0120000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9673632----T:  9676237 	 St: c06f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9676237----T:  9678842 	 St: c0130000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9676237----T:  9678842 	 St: c07b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9678842----T:  9681447 	 St: c0127000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9678842----T:  9681447 	 St: c07d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9681447----T:  9684052 	 St: c012b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9681447----T:  9684052 	 St: c06ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9684052----T:  9686657 	 St: c012a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9684052----T:  9686657 	 St: c06d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9686657----T:  9689262 	 St: c012d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9686657----T:  9689262 	 St: c0729000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9689262----T:  9691867 	 St: c012f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9689262----T:  9691867 	 St: c07c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9691867----T:  9694472 	 St: c011c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9691867----T:  9694472 	 St: c0722000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9694472----T:  9697077 	 St: c011a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9694472----T:  9697077 	 St: c071b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9697077----T:  9699682 	 St: c011d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9697077----T:  9699682 	 St: c06dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9699682----T:  9702287 	 St: c012e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9699682----T:  9702287 	 St: c075d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9702287----T:  9704892 	 St: c0125000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9702287----T:  9704892 	 St: c0726000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9704892----T:  9707497 	 St: c0126000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9704892----T:  9707497 	 St: c079a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9707497----T:  9710102 	 St: c0133000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9707497----T:  9710102 	 St: c06b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9710102----T:  9712707 	 St: c0141000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9710102----T:  9712707 	 St: c07d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9712707----T:  9715312 	 St: c014c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9712707----T:  9715312 	 St: c071a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9715312----T:  9717917 	 St: c0148000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9715312----T:  9717917 	 St: c07bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9717917----T:  9720522 	 St: c0135000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9717917----T:  9720522 	 St: c079d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9720522----T:  9723127 	 St: c0142000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9720522----T:  9723127 	 St: c06e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9723127----T:  9725732 	 St: c0134000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9723127----T:  9725732 	 St: c079b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9725732----T:  9728337 	 St: c013f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9725732----T:  9728337 	 St: c06e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9728337----T:  9730942 	 St: c0145000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9728337----T:  9730942 	 St: c079f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9730942----T:  9733547 	 St: c0143000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9730942----T:  9733547 	 St: c06ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9733547----T:  9736152 	 St: c0136000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9733547----T:  9736152 	 St: c075b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9736152----T:  9738757 	 St: c014a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9736152----T:  9738757 	 St: c06bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9738757----T:  9741362 	 St: c0139000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9738757----T:  9741362 	 St: c0727000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9741362----T:  9743967 	 St: c0144000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9741362----T:  9743967 	 St: c06f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9743967----T:  9746572 	 St: c0138000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9743967----T:  9746572 	 St: c073f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9746572----T:  9749177 	 St: c0147000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9746572----T:  9749177 	 St: c06ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9749177----T:  9751782 	 St: c013e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9749177----T:  9751782 	 St: c06d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9751782----T:  9754387 	 St: c013d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9751782----T:  9754387 	 St: c06e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9754387----T:  9756992 	 St: c014b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9754387----T:  9756992 	 St: c07a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9756992----T:  9759597 	 St: c0149000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9756992----T:  9759597 	 St: c06fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9759597----T:  9762202 	 St: c013a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9759597----T:  9762202 	 St: c07db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9762202----T:  9764807 	 St: c0140000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9762202----T:  9764807 	 St: c07ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9764807----T:  9767412 	 St: c013b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9764807----T:  9767412 	 St: c06b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9767412----T:  9770017 	 St: c0137000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9767412----T:  9770017 	 St: c07e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9770017----T:  9772622 	 St: c05c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9770017----T:  9772622 	 St: c0771000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9772622----T:  9775227 	 St: c05c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9772622----T:  9775227 	 St: c078d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9775227----T:  9777832 	 St: c057f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9775227----T:  9777832 	 St: c0757000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9777832----T:  9780437 	 St: c05c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9777832----T:  9780437 	 St: c0755000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9780437----T:  9783042 	 St: c0585000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9780437----T:  9783042 	 St: c06ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9783042----T:  9785647 	 St: c0565000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9783042----T:  9785647 	 St: c07da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9785647----T:  9788252 	 St: c056c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9785647----T:  9788252 	 St: c06d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9788252----T:  9790857 	 St: c056d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9788252----T:  9790857 	 St: c0756000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9790857----T:  9793462 	 St: c0594000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9790857----T:  9793462 	 St: c073e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9793462----T:  9796067 	 St: c05a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9793462----T:  9796067 	 St: c07dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9796067----T:  9798672 	 St: c056a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9796067----T:  9798672 	 St: c07de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9798672----T:  9801277 	 St: c0566000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9798672----T:  9801277 	 St: c07ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9801277----T:  9803882 	 St: c0573000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9801277----T:  9803882 	 St: c06e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9803882----T:  9806487 	 St: c0596000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9803882----T:  9806487 	 St: c070e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9806487----T:  9809092 	 St: c059e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9806487----T:  9809092 	 St: c06d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9809092----T:  9811697 	 St: c058b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9809092----T:  9811697 	 St: c074a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9811697----T:  9814302 	 St: c055f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9811697----T:  9814302 	 St: c0798000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9814302----T:  9816907 	 St: c05e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9814302----T:  9816907 	 St: c06dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9816907----T:  9819512 	 St: c05a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9816907----T:  9819512 	 St: c0725000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9819512----T:  9822117 	 St: c0603000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9819512----T:  9822117 	 St: c07bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9822117----T:  9824722 	 St: c0574000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9822117----T:  9824722 	 St: c06f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9824722----T:  9827327 	 St: c05c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9824722----T:  9827327 	 St: c07e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9827327----T:  9829932 	 St: c059b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9827327----T:  9829932 	 St: c072d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9829932----T:  9832537 	 St: c0575000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9829932----T:  9832537 	 St: c0763000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9832537----T:  9835142 	 St: c0599000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9832537----T:  9835142 	 St: c06f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9835142----T:  9837747 	 St: c05c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9835142----T:  9837747 	 St: c0715000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9837747----T:  9840352 	 St: c05cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9837747----T:  9840352 	 St: c06ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9840352----T:  9842957 	 St: c05f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9840352----T:  9842957 	 St: c0721000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9842957----T:  9845562 	 St: c05c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9842957----T:  9845562 	 St: c01b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9845562----T:  9848167 	 St: c060a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9845562----T:  9848167 	 St: c01b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9848167----T:  9850772 	 St: c058a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9848167----T:  9850772 	 St: c0788000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9850772----T:  9853377 	 St: c0624000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9850772----T:  9853377 	 St: c0702000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9853377----T:  9855982 	 St: c0609000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9853377----T:  9855982 	 St: c0790000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9855982----T:  9858587 	 St: c062c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9855982----T:  9858587 	 St: c076d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9858587----T:  9861192 	 St: c061c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9858587----T:  9861192 	 St: c0762000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9861192----T:  9863797 	 St: c061e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9861192----T:  9863797 	 St: c06c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9863797----T:  9866402 	 St: c061b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9863797----T:  9866402 	 St: c0772000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9866402----T:  9869007 	 St: c060d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9866402----T:  9869007 	 St: c0753000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9869007----T:  9871612 	 St: c05a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9869007----T:  9871612 	 St: c015c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9871612----T:  9874217 	 St: c061f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9871612----T:  9874217 	 St: c0198000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9874217----T:  9876822 	 St: c062e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9874217----T:  9876822 	 St: c06ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9876822----T:  9879427 	 St: c0625000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9876822----T:  9879427 	 St: c0737000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9879427----T:  9882032 	 St: c05fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9879427----T:  9882032 	 St: c076a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9882032----T:  9884637 	 St: c05ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9882032----T:  9884637 	 St: c0741000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9884637----T:  9887242 	 St: c0692000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9884637----T:  9887242 	 St: c0784000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9887242----T:  9889847 	 St: c060e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9887242----T:  9889847 	 St: c0748000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9889847----T:  9892452 	 St: c05e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9889847----T:  9892452 	 St: c0795000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9892452----T:  9895057 	 St: c061d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9892452----T:  9895057 	 St: c079c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9895057----T:  9897662 	 St: c0608000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9895057----T:  9897662 	 St: c06bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9897662----T:  9900267 	 St: c0626000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9897662----T:  9900267 	 St: c072b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9900267----T:  9902872 	 St: c062f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9900267----T:  9902872 	 St: c06af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9902872----T:  9905477 	 St: c0674000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9902872----T:  9905477 	 St: c078a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9905477----T:  9908082 	 St: c0677000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9905477----T:  9908082 	 St: c0764000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9908082----T:  9910687 	 St: c060f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9908082----T:  9910687 	 St: c07e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9910687----T:  9913292 	 St: c0676000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9910687----T:  9913292 	 St: c07a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9913292----T:  9915897 	 St: c05fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9913292----T:  9915897 	 St: c06b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9915897----T:  9918502 	 St: c0621000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9915897----T:  9918502 	 St: c01a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9918502----T:  9921107 	 St: c0602000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9918502----T:  9921107 	 St: c06da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9921107----T:  9923712 	 St: c05ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9921107----T:  9923712 	 St: c018b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9923712----T:  9926317 	 St: c05ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9923712----T:  9926317 	 St: c07b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9926317----T:  9928922 	 St: c05ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9926317----T:  9928922 	 St: c0731000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9928922----T:  9931527 	 St: c057a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9928922----T:  9931527 	 St: c074c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9931527----T:  9934132 	 St: c057b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9931527----T:  9934132 	 St: c078f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9934132----T:  9936737 	 St: c057c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9934132----T:  9936737 	 St: c077c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9936737----T:  9939342 	 St: c0579000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9936737----T:  9939342 	 St: c0703000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9939342----T:  9941947 	 St: c05b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9939342----T:  9941947 	 St: c0734000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9941947----T:  9944552 	 St: c05b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9941947----T:  9944552 	 St: c07be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9944552----T:  9947157 	 St: c05b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9944552----T:  9947157 	 St: c07aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9947157----T:  9949762 	 St: c0577000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9947157----T:  9949762 	 St: c019e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9949762----T:  9952367 	 St: c0578000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9949762----T:  9952367 	 St: c072e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9952367----T:  9954972 	 St: c05a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9952367----T:  9954972 	 St: c07d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9954972----T:  9957577 	 St: c05a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9954972----T:  9957577 	 St: c071f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9957577----T:  9960182 	 St: c05a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9957577----T:  9960182 	 St: c0779000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9960182----T:  9962787 	 St: c05a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9960182----T:  9962787 	 St: c016b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9962787----T:  9965392 	 St: c057d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9962787----T:  9965392 	 St: c017b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9965392----T:  9967997 	 St: c057e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9965392----T:  9967997 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9967997----T:  9970602 	 St: c05f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9967997----T:  9970602 	 St: c0792000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9970602----T:  9973207 	 St: c05f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9970602----T:  9973207 	 St: c075a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9973207----T:  9975812 	 St: c05f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9973207----T:  9975812 	 St: c07e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9975812----T:  9978417 	 St: c05dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9975812----T:  9978417 	 St: c06b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9978417----T:  9981022 	 St: c05dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9978417----T:  9981022 	 St: c07c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9981022----T:  9983627 	 St: c05de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9981022----T:  9983627 	 St: c06b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9983627----T:  9986232 	 St: c05df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9983627----T:  9986232 	 St: c0730000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9986232----T:  9988837 	 St: c05e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9986232----T:  9988837 	 St: c01b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9988837----T:  9991442 	 St: c05e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9988837----T:  9991442 	 St: c06d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9991442----T:  9994047 	 St: c05e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9991442----T:  9994047 	 St: c0152000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9994047----T:  9996652 	 St: c056e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9994047----T:  9996652 	 St: c06ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9996652----T:  9999257 	 St: c056f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9996652----T:  9999257 	 St: c072f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  9999257----T: 10001862 	 St: c0570000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9999257----T: 10001862 	 St: c017a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10001862----T: 10004467 	 St: c0571000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10001862----T: 10004467 	 St: c07b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10004467----T: 10007072 	 St: c0572000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10004467----T: 10007072 	 St: c06e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10007072----T: 10009677 	 St: c05aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10007072----T: 10009677 	 St: c0162000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10009677----T: 10012282 	 St: c05ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10009677----T: 10012282 	 St: c06e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10012282----T: 10014887 	 St: c0600000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10012282----T: 10014887 	 St: c06ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10014887----T: 10017492 	 St: c0601000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10014887----T: 10017492 	 St: c0161000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10017492----T: 10020097 	 St: c0584000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10017492----T: 10020097 	 St: c06e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10020097----T: 10022702 	 St: c0583000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10020097----T: 10022702 	 St: c0160000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10022702----T: 10025307 	 St: c05e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10022702----T: 10025307 	 St: c0716000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10025307----T: 10027912 	 St: c05e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10025307----T: 10027912 	 St: c06c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10027912----T: 10030517 	 St: c05ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10027912----T: 10030517 	 St: c06db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10030517----T: 10033122 	 St: c05ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10030517----T: 10033122 	 St: c015e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10033122----T: 10035727 	 St: c05f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10033122----T: 10035727 	 St: c06eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10035727----T: 10038332 	 St: c05a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10035727----T: 10038332 	 St: c0163000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10038332----T: 10040937 	 St: c05a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10038332----T: 10040937 	 St: c06aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10040937----T: 10043542 	 St: c05d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10040937----T: 10043542 	 St: c06d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10043542----T: 10046147 	 St: c05d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10043542----T: 10046147 	 St: c015d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10046147----T: 10048752 	 St: c05d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10046147----T: 10048752 	 St: c06de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10048752----T: 10051357 	 St: c05e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10048752----T: 10051357 	 St: c06be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10051357----T: 10053962 	 St: c05e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10051357----T: 10053962 	 St: c06bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10053962----T: 10056567 	 St: c05e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10053962----T: 10056567 	 St: c0154000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10056567----T: 10059172 	 St: c05eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10056567----T: 10059172 	 St: c06d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10059172----T: 10061777 	 St: c05ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10059172----T: 10061777 	 St: c0735000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10061777----T: 10064382 	 St: c05ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10061777----T: 10064382 	 St: c0736000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10064382----T: 10066987 	 St: c05b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10064382----T: 10066987 	 St: c017c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10066987----T: 10069592 	 St: c05b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10066987----T: 10069592 	 St: c06ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10069592----T: 10072197 	 St: c05b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10069592----T: 10072197 	 St: c014e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10072197----T: 10074802 	 St: c05ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10072197----T: 10074802 	 St: c06c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10074802----T: 10077407 	 St: c05b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10074802----T: 10077407 	 St: c0155000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10077407----T: 10080012 	 St: c05b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10077407----T: 10080012 	 St: c06c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10080012----T: 10082617 	 St: c05d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10080012----T: 10082617 	 St: c06f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10082617----T: 10085222 	 St: c05da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10082617----T: 10085222 	 St: c06ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10085222----T: 10087827 	 St: c05db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10085222----T: 10087827 	 St: c0164000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10087827----T: 10090432 	 St: c05be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10087827----T: 10090432 	 St: c0707000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10090432----T: 10093037 	 St: c05bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10090432----T: 10093037 	 St: c06d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10093037----T: 10095642 	 St: c05bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10093037----T: 10095642 	 St: c015b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10095642----T: 10098247 	 St: c05bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10095642----T: 10098247 	 St: c0165000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10098247----T: 10100852 	 St: c05bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10098247----T: 10100852 	 St: c06f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10100852----T: 10103457 	 St: c05f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10100852----T: 10103457 	 St: c0167000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10103457----T: 10106062 	 St: c05f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10103457----T: 10106062 	 St: c06f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10106062----T: 10108667 	 St: c05d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10106062----T: 10108667 	 St: c073d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10108667----T: 10111272 	 St: c05d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10108667----T: 10111272 	 St: c06cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10111272----T: 10113877 	 St: c05d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10111272----T: 10113877 	 St: c015a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10113877----T: 10116482 	 St: c05d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10113877----T: 10116482 	 St: c0711000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10116482----T: 10119087 	 St: c05d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10116482----T: 10119087 	 St: c070c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10119087----T: 10121692 	 St: c05d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10119087----T: 10121692 	 St: c0718000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10121692----T: 10124297 	 St: c0654000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10121692----T: 10124297 	 St: c06cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10124297----T: 10126902 	 St: c0655000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10124297----T: 10126902 	 St: c0158000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10126902----T: 10129507 	 St: c0653000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10126902----T: 10129507 	 St: c06c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10129507----T: 10132112 	 St: c0656000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10129507----T: 10132112 	 St: c0156000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10132112----T: 10134717 	 St: c0657000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10132112----T: 10134717 	 St: c06f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10134717----T: 10137322 	 St: c0658000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10134717----T: 10137322 	 St: c0166000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10137322----T: 10139927 	 St: c0659000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10137322----T: 10139927 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10139927----T: 10142532 	 St: c0645000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10139927----T: 10142532 	 St: c06b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10142532----T: 10145137 	 St: c0646000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10142532----T: 10145137 	 St: c014f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10145137----T: 10147742 	 St: c0644000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10145137----T: 10147742 	 St: c06df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10147742----T: 10150347 	 St: c0647000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10147742----T: 10150347 	 St: c015f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10150347----T: 10152952 	 St: c0622000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10150347----T: 10152952 	 St: c06fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10152952----T: 10155557 	 St: c0623000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10152952----T: 10155557 	 St: c0720000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10155557----T: 10158162 	 St: c0652000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10155557----T: 10158162 	 St: c0175000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10158162----T: 10160767 	 St: c0650000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10158162----T: 10160767 	 St: c070a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10160767----T: 10163372 	 St: c0651000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10160767----T: 10163372 	 St: c070d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10163372----T: 10165977 	 St: c0636000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10163372----T: 10165977 	 St: c016e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10165977----T: 10168582 	 St: c0637000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10165977----T: 10168582 	 St: c0797000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10168582----T: 10171187 	 St: c0635000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10168582----T: 10171187 	 St: c071c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10171187----T: 10173792 	 St: c0642000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10171187----T: 10173792 	 St: c0173000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10173792----T: 10176397 	 St: c0643000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10173792----T: 10176397 	 St: c06fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10176397----T: 10179002 	 St: c063f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10176397----T: 10179002 	 St: c0706000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10179002----T: 10181607 	 St: c0640000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10179002----T: 10181607 	 St: c016c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10181607----T: 10184212 	 St: c0641000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10181607----T: 10184212 	 St: c0742000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10184212----T: 10186817 	 St: c0648000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10184212----T: 10186817 	 St: c0710000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10186817----T: 10189422 	 St: c0649000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10186817----T: 10189422 	 St: c0746000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10189422----T: 10192027 	 St: c064a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10189422----T: 10192027 	 St: c0153000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10192027----T: 10194632 	 St: c064d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10192027----T: 10194632 	 St: c06bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10194632----T: 10197237 	 St: c064e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10194632----T: 10197237 	 St: c0714000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10197237----T: 10199842 	 St: c064f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10197237----T: 10199842 	 St: c0171000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10199842----T: 10202447 	 St: c0615000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10199842----T: 10202447 	 St: c072c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10202447----T: 10205052 	 St: c0616000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10202447----T: 10205052 	 St: c0179000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10205052----T: 10207657 	 St: c0617000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10205052----T: 10207657 	 St: c071d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10207657----T: 10210262 	 St: c0618000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10207657----T: 10210262 	 St: c019d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10210262----T: 10212867 	 St: c0610000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10210262----T: 10212867 	 St: c0799000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10212867----T: 10215472 	 St: c0611000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10212867----T: 10215472 	 St: c0178000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10215472----T: 10218077 	 St: c0619000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10215472----T: 10218077 	 St: c0728000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10218077----T: 10220682 	 St: c061a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10218077----T: 10220682 	 St: c0177000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10220682----T: 10223287 	 St: c064b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10220682----T: 10223287 	 St: c0717000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10223287----T: 10225892 	 St: c064c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10223287----T: 10225892 	 St: c0172000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10225892----T: 10228497 	 St: c0630000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10225892----T: 10228497 	 St: c0747000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10228497----T: 10231102 	 St: c0631000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10228497----T: 10231102 	 St: c0709000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10231102----T: 10233707 	 St: c0632000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10231102----T: 10233707 	 St: c0724000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10233707----T: 10236312 	 St: c0633000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10233707----T: 10236312 	 St: c016d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10236312----T: 10238917 	 St: c0634000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10236312----T: 10238917 	 St: c0176000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10238917----T: 10241522 	 St: c065a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10238917----T: 10241522 	 St: c0723000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10241522----T: 10244127 	 St: c065b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10241522----T: 10244127 	 St: c078e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10244127----T: 10246732 	 St: c065c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10244127----T: 10246732 	 St: c019a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10246732----T: 10249337 	 St: c0684000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10246732----T: 10249337 	 St: c074e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10249337----T: 10251942 	 St: c0685000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10249337----T: 10251942 	 St: c0184000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10251942----T: 10254547 	 St: c0686000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10251942----T: 10254547 	 St: c074f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10254547----T: 10257152 	 St: c0683000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10254547----T: 10257152 	 St: c06fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10257152----T: 10259757 	 St: c06a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10257152----T: 10259757 	 St: c0169000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10259757----T: 10262362 	 St: c06a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10259757----T: 10262362 	 St: c074b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10262362----T: 10264967 	 St: c06a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10262362----T: 10264967 	 St: c075c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10264967----T: 10267572 	 St: c0698000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10264967----T: 10267572 	 St: c0183000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10267572----T: 10270177 	 St: c0699000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10267572----T: 10270177 	 St: c070f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10270177----T: 10272782 	 St: c069a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10270177----T: 10272782 	 St: c016f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10272782----T: 10275387 	 St: c069b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10272782----T: 10275387 	 St: c0700000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10275387----T: 10277992 	 St: c0660000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10275387----T: 10277992 	 St: c016a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10277992----T: 10280597 	 St: c0661000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10277992----T: 10280597 	 St: c0768000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10280597----T: 10283202 	 St: c065f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10280597----T: 10283202 	 St: c018d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10283202----T: 10285807 	 St: c0662000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10283202----T: 10285807 	 St: c019b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10285807----T: 10288412 	 St: c0687000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10285807----T: 10288412 	 St: c0794000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10288412----T: 10291017 	 St: c0688000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10288412----T: 10291017 	 St: c0782000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10291017----T: 10293622 	 St: c0689000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10291017----T: 10293622 	 St: c0770000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10293622----T: 10296227 	 St: c065d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10293622----T: 10296227 	 St: c06b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10296227----T: 10298832 	 St: c065e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10296227----T: 10298832 	 St: c0743000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10298832----T: 10301437 	 St: c067e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10298832----T: 10301437 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10301437----T: 10304042 	 St: c067f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10301437----T: 10304042 	 St: c077a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10304042----T: 10306647 	 St: c067d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10304042----T: 10306647 	 St: c071e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10306647----T: 10309252 	 St: c0680000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10306647----T: 10309252 	 St: c0174000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10309252----T: 10311857 	 St: c068f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10309252----T: 10311857 	 St: c075e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10311857----T: 10314462 	 St: c0690000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10311857----T: 10314462 	 St: c0189000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10314462----T: 10317067 	 St: c0691000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10314462----T: 10317067 	 St: c0785000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10317067----T: 10319672 	 St: c068a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10317067----T: 10319672 	 St: c0750000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10319672----T: 10322277 	 St: c068b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10319672----T: 10322277 	 St: c0151000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10322277----T: 10324882 	 St: c068c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10322277----T: 10324882 	 St: c06b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10324882----T: 10327487 	 St: c0664000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10324882----T: 10327487 	 St: c076e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10327487----T: 10330092 	 St: c0663000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10327487----T: 10330092 	 St: c076f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10330092----T: 10332697 	 St: c0665000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10330092----T: 10332697 	 St: c018f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10332697----T: 10335302 	 St: c069f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10332697----T: 10335302 	 St: c077b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10335302----T: 10337907 	 St: c06a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10335302----T: 10337907 	 St: c0193000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10337907----T: 10340512 	 St: c069e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10337907----T: 10340512 	 St: c0759000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10340512----T: 10343117 	 St: c06a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10340512----T: 10343117 	 St: c0188000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10343117----T: 10345722 	 St: c066d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10343117----T: 10345722 	 St: c0783000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10345722----T: 10348327 	 St: c066c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10345722----T: 10348327 	 St: c0196000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10348327----T: 10350932 	 St: c066e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10348327----T: 10350932 	 St: c0749000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10350932----T: 10353537 	 St: c068e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10350932----T: 10353537 	 St: c0182000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10353537----T: 10356142 	 St: c068d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10353537----T: 10356142 	 St: c07e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10356142----T: 10358747 	 St: c0668000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10356142----T: 10358747 	 St: c078c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10358747----T: 10361352 	 St: c0669000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10358747----T: 10361352 	 St: c0199000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10361352----T: 10363957 	 St: c066a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10361352----T: 10363957 	 St: c0754000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10363957----T: 10366562 	 St: c066b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10363957----T: 10366562 	 St: c0186000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10366562----T: 10369167 	 St: c0696000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10366562----T: 10369167 	 St: c0777000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10369167----T: 10371772 	 St: c0697000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10369167----T: 10371772 	 St: c076c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10371772----T: 10374377 	 St: c067b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10371772----T: 10374377 	 St: c018e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10374377----T: 10376982 	 St: c067a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10374377----T: 10376982 	 St: c077e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10376982----T: 10379587 	 St: c067c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10376982----T: 10379587 	 St: c0194000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10379587----T: 10382192 	 St: c0678000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10379587----T: 10382192 	 St: c0758000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10382192----T: 10384797 	 St: c0679000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10382192----T: 10384797 	 St: c0187000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10384797----T: 10387402 	 St: c06a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10384797----T: 10387402 	 St: c0776000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10387402----T: 10390007 	 St: c06a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10387402----T: 10390007 	 St: c0192000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10390007----T: 10392612 	 St: c069c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10390007----T: 10392612 	 St: c0752000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10392612----T: 10395217 	 St: c069d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10392612----T: 10395217 	 St: c0713000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10395217----T: 10397822 	 St: c066f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10395217----T: 10397822 	 St: c0170000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10397822----T: 10400427 	 St: c0670000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10397822----T: 10400427 	 St: c0740000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10400427----T: 10403032 	 St: c0671000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10400427----T: 10403032 	 St: c017f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10403032----T: 10405637 	 St: c0681000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10403032----T: 10405637 	 St: c0751000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10405637----T: 10408242 	 St: c0682000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10405637----T: 10408242 	 St: c0185000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10408242----T: 10410847 	 St: c0672000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10408242----T: 10410847 	 St: c0787000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10410847----T: 10413452 	 St: c0673000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10410847----T: 10413452 	 St: c0796000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10413452----T: 10416057 	 St: c0666000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10413452----T: 10416057 	 St: c019c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10416057----T: 10418662 	 St: c0667000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10416058----T: 10418663 	 St: c07df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10419253----T: 10421858 	 St: c0151000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10419253----T: 10421858 	 St: c0786000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10421858----T: 10424463 	 St: c0155000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10421858----T: 10424463 	 St: c07fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10424463----T: 10427068 	 St: c015a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10424463----T: 10427068 	 St: c07fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10427068----T: 10429673 	 St: c015e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10427068----T: 10429673 	 St: c07ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10429673----T: 10432278 	 St: c015f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10429673----T: 10432278 	 St: c01bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10432278----T: 10434883 	 St: c0152000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10432278----T: 10434883 	 St: c0800000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10434883----T: 10437488 	 St: c015d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10434883----T: 10437488 	 St: c07f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10437488----T: 10440093 	 St: c0166000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10437488----T: 10440093 	 St: c07f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10440093----T: 10442698 	 St: c015b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10440093----T: 10442698 	 St: c07f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10442698----T: 10445303 	 St: c0163000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10442698----T: 10445303 	 St: c01bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10445303----T: 10447908 	 St: c0165000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10445303----T: 10447908 	 St: c07fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10447908----T: 10450513 	 St: c014f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10447908----T: 10450513 	 St: c07fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10450513----T: 10453118 	 St: c0153000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10450513----T: 10453118 	 St: c01be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10453118----T: 10455723 	 St: c0160000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10453118----T: 10455723 	 St: c07fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10455723----T: 10458328 	 St: c0158000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10455723----T: 10458328 	 St: c07f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10458328----T: 10460933 	 St: c0154000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10458328----T: 10460933 	 St: c07f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10460933----T: 10463538 	 St: c0156000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10460933----T: 10463538 	 St: c01bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10463538----T: 10466143 	 St: c0161000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10463538----T: 10466143 	 St: c07f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10466143----T: 10468748 	 St: c0164000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10466143----T: 10468748 	 St: c07f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10468748----T: 10471353 	 St: c014e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10468748----T: 10471353 	 St: c01bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10471353----T: 10473958 	 St: c015c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10471353----T: 10473958 	 St: c081c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10473958----T: 10476563 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10473958----T: 10476563 	 St: c081b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10476563----T: 10479168 	 St: c0167000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10476563----T: 10479168 	 St: c081d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10479168----T: 10481773 	 St: c0162000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10479168----T: 10481773 	 St: c01c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10481773----T: 10484378 	 St: c0171000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10481773----T: 10484378 	 St: c081e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10484378----T: 10486983 	 St: c016d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10484378----T: 10486983 	 St: c0828000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10486983----T: 10489588 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10486983----T: 10489588 	 St: c0829000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10489588----T: 10492193 	 St: c0184000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10489588----T: 10492193 	 St: c0827000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10492193----T: 10494798 	 St: c016a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10492193----T: 10494798 	 St: c01cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10494798----T: 10497403 	 St: c016e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10494798----T: 10497403 	 St: c081f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10497403----T: 10500008 	 St: c016c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10497403----T: 10500008 	 St: c0821000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10500008----T: 10502613 	 St: c0173000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10500008----T: 10502613 	 St: c01ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10502613----T: 10505218 	 St: c017b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10502613----T: 10505218 	 St: c0820000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10505218----T: 10507823 	 St: c0179000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10505218----T: 10507823 	 St: c082b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10507823----T: 10510428 	 St: c017c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10507823----T: 10510428 	 St: c082a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10510428----T: 10513033 	 St: c0177000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10510428----T: 10513033 	 St: c082c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10513033----T: 10515638 	 St: c016f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10513033----T: 10515638 	 St: c082d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10515638----T: 10518243 	 St: c0170000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10515638----T: 10518243 	 St: c01ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10518243----T: 10520848 	 St: c0183000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10518243----T: 10520848 	 St: c0822000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10520848----T: 10523453 	 St: c0182000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10520848----T: 10523453 	 St: c0823000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10523453----T: 10526058 	 St: c0172000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10523453----T: 10526058 	 St: c01cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10526058----T: 10528663 	 St: c0175000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10526058----T: 10528663 	 St: c0824000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10528663----T: 10531268 	 St: c017a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10528663----T: 10531268 	 St: c0826000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10531268----T: 10533873 	 St: c0178000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10531268----T: 10533873 	 St: c01cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10533873----T: 10536478 	 St: c0176000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10533873----T: 10536478 	 St: c0825000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10536478----T: 10539083 	 St: c0174000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10536478----T: 10539083 	 St: c0818000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10539083----T: 10541688 	 St: c0169000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10539083----T: 10541688 	 St: c081a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10541688----T: 10544293 	 St: c017f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10541688----T: 10544293 	 St: c0819000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10544293----T: 10546898 	 St: c016b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10544293----T: 10546898 	 St: c01c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10546898----T: 10549503 	 St: c018d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10546898----T: 10549503 	 St: c082f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10549503----T: 10552108 	 St: c018b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10549503----T: 10552108 	 St: c0830000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10552108----T: 10554713 	 St: c018e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10552108----T: 10554713 	 St: c01cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10554713----T: 10557318 	 St: c018f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10554713----T: 10557318 	 St: c082e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10557318----T: 10559923 	 St: c0185000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10557318----T: 10559923 	 St: c0832000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10559923----T: 10562528 	 St: c0186000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10559923----T: 10562528 	 St: c0831000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10562528----T: 10565133 	 St: c019b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10562528----T: 10565133 	 St: c0833000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10565133----T: 10567738 	 St: c0196000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10565133----T: 10567738 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10567738----T: 10570343 	 St: c0187000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10567738----T: 10570343 	 St: c0836000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10570343----T: 10572948 	 St: c0193000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10570343----T: 10572948 	 St: c0837000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10572948----T: 10575553 	 St: c019c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10572948----T: 10575553 	 St: c0838000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10575553----T: 10578158 	 St: c0198000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10575553----T: 10578158 	 St: c01d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10578158----T: 10580763 	 St: c0194000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10578158----T: 10580763 	 St: c0835000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10580763----T: 10583368 	 St: c0199000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10580763----T: 10583368 	 St: c0834000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10583368----T: 10585973 	 St: c0188000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10583368----T: 10585973 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10585973----T: 10588578 	 St: c0189000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10585973----T: 10588578 	 St: c083d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10588578----T: 10591183 	 St: c019d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10588578----T: 10591183 	 St: c083e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10591183----T: 10593788 	 St: c019a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10591183----T: 10593788 	 St: c083c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10593788----T: 10596393 	 St: c019e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10593788----T: 10596393 	 St: c01d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10596393----T: 10598998 	 St: c0192000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10596393----T: 10598998 	 St: c083f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10598998----T: 10601603 	 St: c01a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10598998----T: 10601603 	 St: c083a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10601603----T: 10604208 	 St: c01b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10601603----T: 10604208 	 St: c01d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10604208----T: 10606813 	 St: c01b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10604208----T: 10606813 	 St: c083b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10606813----T: 10609418 	 St: c01b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10606813----T: 10609418 	 St: c0843000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10609418----T: 10612023 	 St: c06f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10609418----T: 10612023 	 St: c0842000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10612023----T: 10614628 	 St: c06c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10612023----T: 10614628 	 St: c01d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10614628----T: 10617233 	 St: c06cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10614628----T: 10617233 	 St: c0845000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10617233----T: 10619838 	 St: c06fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10617233----T: 10619838 	 St: c0846000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10619838----T: 10622443 	 St: c06aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10619838----T: 10622443 	 St: c0847000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10622443----T: 10625048 	 St: c0737000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10622443----T: 10625048 	 St: c0848000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10625048----T: 10627653 	 St: c0743000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10625048----T: 10627653 	 St: c01d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10627653----T: 10630258 	 St: c073d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10627653----T: 10630258 	 St: c0841000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10630258----T: 10632863 	 St: c0746000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10630258----T: 10632863 	 St: c0840000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10632863----T: 10635468 	 St: c0764000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10632863----T: 10635468 	 St: c01d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10635468----T: 10638073 	 St: c0765000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10635468----T: 10638073 	 St: c0803000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10638073----T: 10640678 	 St: c0770000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10638073----T: 10640678 	 St: c0804000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10640678----T: 10643283 	 St: c0785000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10640678----T: 10643283 	 St: c0805000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10643283----T: 10645888 	 St: c079d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10643283----T: 10645888 	 St: c01c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10645888----T: 10648493 	 St: c0771000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10645888----T: 10648493 	 St: c0801000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10648493----T: 10651098 	 St: c0786000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10648493----T: 10651098 	 St: c0802000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10651098----T: 10653703 	 St: c075e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10651098----T: 10653703 	 St: c01c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10653703----T: 10656308 	 St: c0772000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10653703----T: 10656308 	 St: c0808000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10656308----T: 10658913 	 St: c0787000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10656308----T: 10658913 	 St: c0809000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10658913----T: 10661518 	 St: c077f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10658913----T: 10661518 	 St: c0806000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10661518----T: 10664123 	 St: c079f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10661518----T: 10664123 	 St: c0807000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10664123----T: 10666728 	 St: c0760000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10664123----T: 10666728 	 St: c01c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10666728----T: 10669333 	 St: c0776000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10666728----T: 10669333 	 St: c080a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10669333----T: 10671938 	 St: c07df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10669333----T: 10671938 	 St: c080b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10671938----T: 10674543 	 St: c07b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10671938----T: 10674543 	 St: c01c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10674543----T: 10677148 	 St: c07be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10674543----T: 10677148 	 St: c080c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10677148----T: 10679753 	 St: c0788000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10677148----T: 10679753 	 St: c0817000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10679753----T: 10682358 	 St: c07aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10679753----T: 10682358 	 St: c0816000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10682358----T: 10684963 	 St: c07bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10682358----T: 10684963 	 St: c0813000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10684963----T: 10687568 	 St: c07a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10684963----T: 10687568 	 St: c0815000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10687568----T: 10690173 	 St: c07b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10687568----T: 10690173 	 St: c01c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10690173----T: 10692778 	 St: c07d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10690173----T: 10692778 	 St: c0814000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10692778----T: 10695383 	 St: c07c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10692778----T: 10695383 	 St: c01c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10695383----T: 10697988 	 St: c07d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10695383----T: 10697988 	 St: c0812000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10697988----T: 10700593 	 St: c0782000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10697988----T: 10700593 	 St: c080d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10700593----T: 10703198 	 St: c07b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10700593----T: 10703198 	 St: c080e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10703198----T: 10705803 	 St: c07cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10703198----T: 10705803 	 St: c080f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10705803----T: 10708408 	 St: c07a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10705803----T: 10708408 	 St: c01c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10708408----T: 10711013 	 St: c07b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10708408----T: 10711013 	 St: c0811000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10711013----T: 10713618 	 St: c07c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10711013----T: 10713618 	 St: c0810000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10713618----T: 10716223 	 St: c07ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10713618----T: 10716223 	 St: c01c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10716223----T: 10718828 	 St: c07c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10716223----T: 10718828 	 St: c0860000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10718828----T: 10721433 	 St: c07c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10718828----T: 10721433 	 St: c0861000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10721433----T: 10724038 	 St: c07e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10721433----T: 10724038 	 St: c0862000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10724038----T: 10726643 	 St: c07ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10724038----T: 10726643 	 St: c01e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10726643----T: 10729248 	 St: c07e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10726643----T: 10729248 	 St: c086f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10729248----T: 10731853 	 St: c07e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10729248----T: 10731853 	 St: c0870000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10731853----T: 10734458 	 St: c07d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10731853----T: 10734458 	 St: c0871000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10734458----T: 10737063 	 St: c07d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10734458----T: 10737063 	 St: c01e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10737063----T: 10739668 	 St: c06b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10737063----T: 10739668 	 St: c0872000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10739668----T: 10742273 	 St: c06b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10739668----T: 10742273 	 St: c0875000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10742273----T: 10744878 	 St: c06b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10742273----T: 10744878 	 St: c0876000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10744878----T: 10747483 	 St: c06b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10744878----T: 10747483 	 St: c0877000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10747483----T: 10750088 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10747483----T: 10750088 	 St: c01e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10750088----T: 10752693 	 St: c06c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10750088----T: 10752693 	 St: c0864000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10752693----T: 10755298 	 St: c06c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10752693----T: 10755298 	 St: c0865000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10755298----T: 10757903 	 St: c06bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10755298----T: 10757903 	 St: c0863000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10757903----T: 10760508 	 St: c06cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10757903----T: 10760508 	 St: c0866000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10760508----T: 10763113 	 St: c06d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10760508----T: 10763113 	 St: c01e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10763113----T: 10765718 	 St: c06d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10763113----T: 10765718 	 St: c0867000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10765718----T: 10768323 	 St: c06da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10765718----T: 10768323 	 St: c0868000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10768323----T: 10770928 	 St: c06db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10768323----T: 10770928 	 St: c0869000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10770928----T: 10773533 	 St: c06dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10770928----T: 10773533 	 St: c086d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10773533----T: 10776138 	 St: c06dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10773533----T: 10776138 	 St: c01e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10776138----T: 10778743 	 St: c06de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10776138----T: 10778743 	 St: c086c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10778743----T: 10781348 	 St: c06df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10778743----T: 10781348 	 St: c086e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10781348----T: 10783953 	 St: c06e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10781348----T: 10783953 	 St: c01e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10783953----T: 10786558 	 St: c06b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10783953----T: 10786558 	 St: c086a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10786558----T: 10789163 	 St: c06b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10786558----T: 10789163 	 St: c086b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10789163----T: 10791768 	 St: c06b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10789163----T: 10791768 	 St: c01e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10791768----T: 10794373 	 St: c06d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10791768----T: 10794373 	 St: c0874000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10794373----T: 10796978 	 St: c06d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10794373----T: 10796978 	 St: c0873000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10796978----T: 10799583 	 St: c06d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10796978----T: 10799583 	 St: c01e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10799583----T: 10802188 	 St: c06f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10799583----T: 10802188 	 St: c087e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10802188----T: 10804793 	 St: c06f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10802188----T: 10804793 	 St: c087f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10804793----T: 10807398 	 St: c06f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10804793----T: 10807398 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10807398----T: 10810003 	 St: c06f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10807398----T: 10810003 	 St: c01ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10810003----T: 10812608 	 St: c06d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10810003----T: 10812608 	 St: c0878000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10812608----T: 10815213 	 St: c06d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10812608----T: 10815213 	 St: c0879000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10815213----T: 10817818 	 St: c06d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10815213----T: 10817818 	 St: c087a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10817818----T: 10820423 	 St: c06eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10817818----T: 10820423 	 St: c01e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10820423----T: 10823028 	 St: c06e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10820423----T: 10823028 	 St: c087c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10823028----T: 10825633 	 St: c06ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10823028----T: 10825633 	 St: c087b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10825633----T: 10828238 	 St: c06ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10825633----T: 10828238 	 St: c087d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10828238----T: 10830843 	 St: c06f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10828238----T: 10830843 	 St: c01e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10830843----T: 10833448 	 St: c06f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10830843----T: 10833448 	 St: c088a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10833448----T: 10836053 	 St: c06ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10833448----T: 10836053 	 St: c088c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10836053----T: 10838658 	 St: c06ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10836053----T: 10838658 	 St: c088b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10838658----T: 10841263 	 St: c06af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10838658----T: 10841263 	 St: c01ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10841263----T: 10843868 	 St: c06ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10841263----T: 10843868 	 St: c0881000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10843868----T: 10846473 	 St: c06b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10843868----T: 10846473 	 St: c0882000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10846473----T: 10849078 	 St: c06ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10846473----T: 10849078 	 St: c01eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10849078----T: 10851683 	 St: c06bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10849078----T: 10851683 	 St: c0886000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10851683----T: 10854288 	 St: c06bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10851683----T: 10854288 	 St: c0885000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10854288----T: 10856893 	 St: c06e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10854288----T: 10856893 	 St: c0884000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10856893----T: 10859498 	 St: c06e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10856893----T: 10859498 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10859498----T: 10862103 	 St: c06e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10859498----T: 10862103 	 St: c0887000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10862103----T: 10864708 	 St: c06c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10862103----T: 10864708 	 St: c0888000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10864708----T: 10867313 	 St: c06ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10864708----T: 10867313 	 St: c0889000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10867313----T: 10869918 	 St: c06bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10867313----T: 10869918 	 St: c01ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10869918----T: 10872523 	 St: c06be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10869918----T: 10872523 	 St: c088e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10872523----T: 10875128 	 St: c06c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10872523----T: 10875128 	 St: c088f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10875128----T: 10877733 	 St: c06c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10875128----T: 10877733 	 St: c01ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10877733----T: 10880338 	 St: c06e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10877733----T: 10880338 	 St: c088d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10880338----T: 10882943 	 St: c06e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10880338----T: 10882943 	 St: c0897000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10882943----T: 10885548 	 St: c06e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10882943----T: 10885548 	 St: c0896000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10885548----T: 10888153 	 St: c06ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10885548----T: 10888153 	 St: c0898000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10888153----T: 10890758 	 St: c06ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10888153----T: 10890758 	 St: c01f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10890758----T: 10893363 	 St: c06ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10890758----T: 10893363 	 St: c089e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10893363----T: 10895968 	 St: c06ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10893363----T: 10895968 	 St: c089c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10895968----T: 10898573 	 St: c06d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10895968----T: 10898573 	 St: c089d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10898573----T: 10901178 	 St: c06d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10898573----T: 10901178 	 St: c01f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10901178----T: 10903783 	 St: c06b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10901178----T: 10903783 	 St: c0894000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10903783----T: 10906388 	 St: c06b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10903783----T: 10906388 	 St: c0893000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10906388----T: 10908993 	 St: c06f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10906388----T: 10908993 	 St: c0895000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10908993----T: 10911598 	 St: c06f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10908993----T: 10911598 	 St: c01f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10911598----T: 10914203 	 St: c06e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10911598----T: 10914203 	 St: c0899000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10914203----T: 10916808 	 St: c06e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10914203----T: 10916808 	 St: c089a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10916808----T: 10919413 	 St: c0713000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10916808----T: 10919413 	 St: c089b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10919413----T: 10922018 	 St: c0714000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10919413----T: 10922018 	 St: c01f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10922018----T: 10924623 	 St: c0715000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10922018----T: 10924623 	 St: c08a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10924623----T: 10927228 	 St: c0716000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10924623----T: 10927228 	 St: c08a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10927228----T: 10929833 	 St: c0708000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10927228----T: 10929833 	 St: c08a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10929833----T: 10932438 	 St: c0707000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10929833----T: 10932438 	 St: c01f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10932438----T: 10935043 	 St: c0709000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10932438----T: 10935043 	 St: c08a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10935043----T: 10937648 	 St: c070a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10935043----T: 10937648 	 St: c08a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10937648----T: 10940253 	 St: c0741000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10937648----T: 10940253 	 St: c08a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10940253----T: 10942858 	 St: c0740000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10940253----T: 10942858 	 St: c01f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10942858----T: 10945463 	 St: c0742000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10942858----T: 10945463 	 St: c0891000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10945463----T: 10948068 	 St: c074c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10945463----T: 10948068 	 St: c0890000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10948068----T: 10950673 	 St: c074d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10948068----T: 10950673 	 St: c01f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10950673----T: 10953278 	 St: c074e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10950673----T: 10953278 	 St: c0892000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10953278----T: 10955883 	 St: c074f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10953278----T: 10955883 	 St: c08a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10955883----T: 10958488 	 St: c06ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10955883----T: 10958488 	 St: c089f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10958488----T: 10961093 	 St: c0700000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10958488----T: 10961093 	 St: c08a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10961093----T: 10963698 	 St: c06fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10961093----T: 10963698 	 St: c01f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10963698----T: 10966303 	 St: c0701000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10963698----T: 10966303 	 St: c0854000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10966303----T: 10968908 	 St: c070b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10966303----T: 10968908 	 St: c0856000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10968908----T: 10971513 	 St: c070c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10968908----T: 10971513 	 St: c01dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10971513----T: 10974118 	 St: c070d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10971513----T: 10974118 	 St: c085d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10974118----T: 10976723 	 St: c0704000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10974118----T: 10976723 	 St: c085e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10976723----T: 10979328 	 St: c0705000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10976723----T: 10979328 	 St: c01df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10979328----T: 10981933 	 St: c0706000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10979328----T: 10981933 	 St: c0851000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10981933----T: 10984538 	 St: c0719000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10981933----T: 10984538 	 St: c0852000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10984538----T: 10987143 	 St: c071a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10984538----T: 10987143 	 St: c0853000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10987143----T: 10989748 	 St: c071b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10987143----T: 10989748 	 St: c01db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10989748----T: 10992353 	 St: c071c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10989748----T: 10992353 	 St: c085a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10992353----T: 10994958 	 St: c0732000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10992353----T: 10994958 	 St: c085b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10994958----T: 10997563 	 St: c0733000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10994958----T: 10997563 	 St: c085c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 10997563----T: 11000168 	 St: c0731000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10997563----T: 11000168 	 St: c01de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11000168----T: 11002773 	 St: c0734000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11000168----T: 11002773 	 St: c0859000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11002773----T: 11005378 	 St: c072b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11002773----T: 11005378 	 St: c0858000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11005378----T: 11007983 	 St: c072c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11005378----T: 11007983 	 St: c01dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11007983----T: 11010588 	 St: c072d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11007983----T: 11010588 	 St: c084d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11010588----T: 11013193 	 St: c072e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11010588----T: 11013193 	 St: c084b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11013193----T: 11015798 	 St: c0735000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11013193----T: 11015798 	 St: c084c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11015798----T: 11018403 	 St: c0736000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11015798----T: 11018403 	 St: c01d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11018403----T: 11021008 	 St: c0726000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11018403----T: 11021008 	 St: c0849000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11021008----T: 11023613 	 St: c0727000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11021008----T: 11023613 	 St: c084a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11023613----T: 11026218 	 St: c0725000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11023613----T: 11026218 	 St: c01d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11026218----T: 11028823 	 St: c0728000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11026218----T: 11028823 	 St: c0850000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11028823----T: 11031428 	 St: c070e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11028823----T: 11031428 	 St: c084f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11031428----T: 11034033 	 St: c070f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11031428----T: 11034033 	 St: c01da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11034033----T: 11036638 	 St: c0710000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11034033----T: 11036638 	 St: c08b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11036638----T: 11039243 	 St: c0711000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11036638----T: 11039243 	 St: c08b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11039243----T: 11041848 	 St: c0712000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11039243----T: 11041848 	 St: c08b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11041848----T: 11044453 	 St: c074a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11041848----T: 11044453 	 St: c01fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11044453----T: 11047058 	 St: c074b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11044453----T: 11047058 	 St: c08ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11047058----T: 11049663 	 St: c0749000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11047058----T: 11049663 	 St: c08ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11049663----T: 11052268 	 St: c0747000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11049663----T: 11052268 	 St: c08ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11052268----T: 11054873 	 St: c0748000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11052268----T: 11054873 	 St: c08b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11054873----T: 11057478 	 St: c0717000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11054873----T: 11057478 	 St: c01f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11057478----T: 11060083 	 St: c0718000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11057478----T: 11060083 	 St: c08b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11060083----T: 11062688 	 St: c0720000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11060083----T: 11062688 	 St: c01fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11062688----T: 11065293 	 St: c0721000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11062688----T: 11065293 	 St: c08b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11065293----T: 11067898 	 St: c071f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11065293----T: 11067898 	 St: c08b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11067898----T: 11070503 	 St: c0722000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11067898----T: 11070503 	 St: c08b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11070503----T: 11073108 	 St: c072f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11070503----T: 11073108 	 St: c08bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11073108----T: 11075713 	 St: c0730000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11073108----T: 11075713 	 St: c01fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11075713----T: 11078318 	 St: c0729000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11075713----T: 11078318 	 St: c01fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11078318----T: 11080923 	 St: c072a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11078318----T: 11080923 	 St: c08aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11080923----T: 11083528 	 St: c0723000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11080923----T: 11083528 	 St: c08a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11083528----T: 11086133 	 St: c0724000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11083528----T: 11086133 	 St: c08a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11086133----T: 11088738 	 St: c071d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11086133----T: 11088738 	 St: c01f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11088738----T: 11091343 	 St: c071e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11088738----T: 11091343 	 St: c08af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11091343----T: 11093948 	 St: c06fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11091343----T: 11093948 	 St: c08ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11093948----T: 11096553 	 St: c06fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11093948----T: 11096553 	 St: c08b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11096553----T: 11099158 	 St: c073e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11096553----T: 11099158 	 St: c01fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11099158----T: 11101763 	 St: c073f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11099158----T: 11101763 	 St: c0238000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11101763----T: 11104368 	 St: c0702000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11101763----T: 11104368 	 St: c023a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11104368----T: 11106973 	 St: c0703000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11104368----T: 11106973 	 St: c0239000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11106973----T: 11109578 	 St: c0768000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11106973----T: 11109578 	 St: c023c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11109578----T: 11112183 	 St: c0769000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11109578----T: 11112183 	 St: c023b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11112183----T: 11114788 	 St: c076a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11112183----T: 11114788 	 St: c023e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11114788----T: 11117393 	 St: c0762000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11114788----T: 11117393 	 St: c023f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11117393----T: 11119998 	 St: c0763000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11117393----T: 11119998 	 St: c023d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11119998----T: 11122603 	 St: c076d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11119998----T: 11122603 	 St: c0201000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11122603----T: 11125208 	 St: c076b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11122603----T: 11125208 	 St: c0200000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11125208----T: 11127813 	 St: c076c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11125208----T: 11127813 	 St: c0202000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11127813----T: 11130418 	 St: c076e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11127813----T: 11130418 	 St: c0203000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11130418----T: 11133023 	 St: c076f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11130418----T: 11133023 	 St: c0206000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11133023----T: 11135628 	 St: c0750000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11133023----T: 11135628 	 St: c0205000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11135628----T: 11138233 	 St: c0751000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11135628----T: 11138233 	 St: c0204000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11138233----T: 11140838 	 St: c0752000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11138233----T: 11140838 	 St: c0207000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11140838----T: 11143443 	 St: c0753000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11140838----T: 11143443 	 St: c0209000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11143443----T: 11146048 	 St: c0754000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11143443----T: 11146048 	 St: c0208000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11146048----T: 11148653 	 St: c0755000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11146048----T: 11148653 	 St: c020c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11148653----T: 11151258 	 St: c0791000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11148653----T: 11151258 	 St: c020b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11151258----T: 11153863 	 St: c0792000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11151258----T: 11153863 	 St: c020a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11153863----T: 11156468 	 St: c0793000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11153863----T: 11156468 	 St: c020d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11156468----T: 11159073 	 St: c0794000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11156468----T: 11159073 	 St: c0335000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11159073----T: 11161678 	 St: c0783000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11159073----T: 11161678 	 St: c035c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11161678----T: 11164283 	 St: c0784000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11161678----T: 11164283 	 St: c0408000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11164283----T: 11166888 	 St: c0756000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11164283----T: 11166888 	 St: c036b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11166888----T: 11169493 	 St: c0757000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11166888----T: 11169493 	 St: c039e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11169493----T: 11172098 	 St: c0758000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11169493----T: 11172098 	 St: c03a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11172098----T: 11174703 	 St: c0779000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11172098----T: 11174703 	 St: c037a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11174703----T: 11177308 	 St: c077a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11174703----T: 11177308 	 St: c035b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11177308----T: 11179913 	 St: c077b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11177308----T: 11179913 	 St: c0373000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11179913----T: 11182518 	 St: c077c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11179913----T: 11182518 	 St: c0387000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11182518----T: 11185123 	 St: c0795000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11182518----T: 11185123 	 St: c03b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11185123----T: 11187728 	 St: c0796000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11185123----T: 11187728 	 St: c03d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11187728----T: 11190333 	 St: c0797000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11187728----T: 11190333 	 St: c0397000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11190333----T: 11192938 	 St: c0789000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11190333----T: 11192938 	 St: c034d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11192938----T: 11195543 	 St: c078a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11192938----T: 11195543 	 St: c03f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11195543----T: 11198148 	 St: c078b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11195543----T: 11198148 	 St: c038a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11198148----T: 11200753 	 St: c077d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11198148----T: 11200753 	 St: c03e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11200753----T: 11203358 	 St: c077e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11200753----T: 11203358 	 St: c0406000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11203358----T: 11205963 	 St: c078c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11203358----T: 11205963 	 St: c03c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11205963----T: 11208568 	 St: c078d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11205963----T: 11208568 	 St: c035d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11208568----T: 11211173 	 St: c078e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11208568----T: 11211173 	 St: c039f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11211173----T: 11213778 	 St: c0759000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11211173----T: 11213778 	 St: c03f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11213778----T: 11216383 	 St: c075a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11213778----T: 11216383 	 St: c03f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11216383----T: 11218988 	 St: c075b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11216383----T: 11218988 	 St: c03e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11218988----T: 11221593 	 St: c075c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11218988----T: 11221593 	 St: c0396000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11221593----T: 11224198 	 St: c075d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11221593----T: 11224198 	 St: c035e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11224198----T: 11226803 	 St: c0798000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11224198----T: 11226803 	 St: c03d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11226803----T: 11229408 	 St: c0799000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11226803----T: 11229408 	 St: c0393000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11229408----T: 11232013 	 St: c079a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11229408----T: 11232013 	 St: c0405000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11232013----T: 11234618 	 St: c078f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11232013----T: 11234618 	 St: c0344000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11234618----T: 11237223 	 St: c0790000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11234618----T: 11237223 	 St: c03ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11237223----T: 11239828 	 St: c079b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11237223----T: 11239828 	 St: c0379000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11239828----T: 11242433 	 St: c079c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11239828----T: 11242433 	 St: c03f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11242433----T: 11245038 	 St: c0777000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11242433----T: 11245038 	 St: c034e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11245038----T: 11247643 	 St: c0778000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11245038----T: 11247643 	 St: c03a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11247643----T: 11250248 	 St: c07bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11247643----T: 11250248 	 St: c0366000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11250248----T: 11252853 	 St: c07bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11250248----T: 11252853 	 St: c03ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11252853----T: 11255458 	 St: c07e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11252853----T: 11255458 	 St: c02dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11255458----T: 11258063 	 St: c07e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11255458----T: 11258063 	 St: c03e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11258063----T: 11260668 	 St: c07dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11258063----T: 11260668 	 St: c03bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11260668----T: 11263273 	 St: c07dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11260668----T: 11263273 	 St: c03b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11263273----T: 11265878 	 St: c07de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11263273----T: 11265878 	 St: c0363000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11265878----T: 11268483 	 St: c07da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11265878----T: 11268483 	 St: c0345000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11268483----T: 11271088 	 St: c07db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11268484----T: 11271089 	 St: c0394000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11271309----T: 11273914 	 St: c0239000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11271309----T: 11273914 	 St: c03f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11273914----T: 11276519 	 St: c023a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11273914----T: 11276519 	 St: c03d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11276519----T: 11279124 	 St: c0238000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11276519----T: 11279124 	 St: c0313000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11279124----T: 11281729 	 St: c023d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11279124----T: 11281729 	 St: c02dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11281729----T: 11284334 	 St: c023c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11281729----T: 11284334 	 St: c03e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11284334----T: 11286939 	 St: c023e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11284334----T: 11286939 	 St: c03c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11286939----T: 11289544 	 St: c023b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11286939----T: 11289544 	 St: c035a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11289544----T: 11292149 	 St: c023f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11289544----T: 11292149 	 St: c03ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11292149----T: 11294754 	 St: c01be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11292149----T: 11294754 	 St: c0062000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11294754----T: 11297359 	 St: c01bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11294754----T: 11297359 	 St: c0386000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11297359----T: 11299964 	 St: c01bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11297359----T: 11299964 	 St: c0395000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11299964----T: 11302569 	 St: c01bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11299964----T: 11302569 	 St: c03da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11302569----T: 11305174 	 St: c01bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11302569----T: 11305174 	 St: c0033000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11305174----T: 11307779 	 St: c01cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11305174----T: 11307779 	 St: c032f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11307779----T: 11310384 	 St: c01c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11307779----T: 11310384 	 St: c0330000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11310384----T: 11312989 	 St: c01cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11310384----T: 11312989 	 St: c0311000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11312989----T: 11315594 	 St: c01c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11312989----T: 11315594 	 St: c0312000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11315594----T: 11318199 	 St: c01ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11315594----T: 11318199 	 St: c0034000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11318199----T: 11320804 	 St: c01ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11318199----T: 11320804 	 St: c03a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11320804----T: 11323409 	 St: c01cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11320804----T: 11323409 	 St: c004c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11323409----T: 11326014 	 St: c01cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11323409----T: 11326014 	 St: c034b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11326014----T: 11328619 	 St: c01d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11326014----T: 11328619 	 St: c03a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11328619----T: 11331224 	 St: c01d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11328619----T: 11331224 	 St: c0343000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11331224----T: 11333829 	 St: c01d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11331224----T: 11333829 	 St: c0009000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11333829----T: 11336434 	 St: c01d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11333829----T: 11336434 	 St: c031b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11336434----T: 11339039 	 St: c01d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11336434----T: 11339039 	 St: c031a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11339039----T: 11341644 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11339039----T: 11341644 	 St: c0331000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11341644----T: 11344249 	 St: c01d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11341644----T: 11344249 	 St: c0332000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11344249----T: 11346854 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11344249----T: 11346854 	 St: c0025000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11346854----T: 11349459 	 St: c01c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11346854----T: 11349459 	 St: c0362000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11349459----T: 11352064 	 St: c01c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11349459----T: 11352064 	 St: c0353000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11352064----T: 11354669 	 St: c01c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11352064----T: 11354669 	 St: c001b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11354669----T: 11357274 	 St: c01c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11354669----T: 11357274 	 St: c035f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11357274----T: 11359879 	 St: c01c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11357274----T: 11359879 	 St: c0361000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11359879----T: 11362484 	 St: c01c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11359879----T: 11362484 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11362484----T: 11365089 	 St: c01c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11362484----T: 11365089 	 St: c0035000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11365089----T: 11367694 	 St: c01c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11365089----T: 11367694 	 St: c0342000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11367694----T: 11370299 	 St: c01e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11367694----T: 11370299 	 St: c002b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11370299----T: 11372904 	 St: c01e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11370299----T: 11372904 	 St: c03b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11372904----T: 11375509 	 St: c01ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11372904----T: 11375509 	 St: c0365000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11375509----T: 11378114 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11375509----T: 11378114 	 St: c0334000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11378114----T: 11380719 	 St: c01eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11378114----T: 11380719 	 St: c0364000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11380719----T: 11383324 	 St: c01ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11380719----T: 11383324 	 St: c0036000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11383324----T: 11385929 	 St: c01ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11383324----T: 11385929 	 St: c0336000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11385929----T: 11388534 	 St: c01ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11385929----T: 11388534 	 St: c0333000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11388534----T: 11391139 	 St: c01e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11388534----T: 11391139 	 St: c0026000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11391139----T: 11393744 	 St: c01e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11391139----T: 11393744 	 St: c0337000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11393744----T: 11396349 	 St: c01e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11393744----T: 11396349 	 St: c034c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11396349----T: 11398954 	 St: c01e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11396349----T: 11398954 	 St: c002e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11398954----T: 11401559 	 St: c01e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11398954----T: 11401559 	 St: c0354000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11401559----T: 11404164 	 St: c01e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11401559----T: 11404164 	 St: c034f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11404164----T: 11406769 	 St: c01e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11404164----T: 11406769 	 St: c03fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11406769----T: 11409374 	 St: c01e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11406769----T: 11409374 	 St: c031c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11409374----T: 11411979 	 St: c01f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11409374----T: 11411979 	 St: c036c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11411979----T: 11414584 	 St: c01f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11411979----T: 11414584 	 St: c03b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11414584----T: 11417189 	 St: c01f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11414584----T: 11417189 	 St: c036e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11417189----T: 11419794 	 St: c01f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11417189----T: 11419794 	 St: c0050000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11419794----T: 11422399 	 St: c01f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11419794----T: 11422399 	 St: c036d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11422399----T: 11425004 	 St: c01f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11422399----T: 11425004 	 St: c0039000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11425004----T: 11427609 	 St: c01f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11425004----T: 11427609 	 St: c031d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11427609----T: 11430214 	 St: c01f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11427609----T: 11430214 	 St: c001e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11430214----T: 11432819 	 St: c01d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11430214----T: 11432819 	 St: c0037000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11432819----T: 11435424 	 St: c01d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11432819----T: 11435424 	 St: c0367000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11435424----T: 11438029 	 St: c01de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11435424----T: 11438029 	 St: c0368000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11438029----T: 11440634 	 St: c01df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11438029----T: 11440634 	 St: c0382000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11440634----T: 11443239 	 St: c01da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11440634----T: 11443239 	 St: c0381000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11443239----T: 11445844 	 St: c01db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11443239----T: 11445844 	 St: c03b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11445844----T: 11448449 	 St: c01dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11445844----T: 11448449 	 St: c040a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11448449----T: 11451054 	 St: c01dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11448449----T: 11451054 	 St: c0409000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11451054----T: 11453659 	 St: c01fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11451054----T: 11453659 	 St: c0391000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11453659----T: 11456264 	 St: c01fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11453659----T: 11456264 	 St: c0046000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11456264----T: 11458869 	 St: c01f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11456264----T: 11458869 	 St: c0392000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11458869----T: 11461474 	 St: c01f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11458869----T: 11461474 	 St: c002f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11461474----T: 11464079 	 St: c01fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11461474----T: 11464079 	 St: c0350000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11464079----T: 11466684 	 St: c01fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11464079----T: 11466684 	 St: c03a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11466684----T: 11469289 	 St: c01fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11466684----T: 11469289 	 St: c0374000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11469289----T: 11471894 	 St: c07fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11469289----T: 11471894 	 St: c03a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11471894----T: 11474499 	 St: c07fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11471894----T: 11474499 	 St: c03ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11474499----T: 11477104 	 St: c07fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11474499----T: 11477104 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11477104----T: 11479709 	 St: c07fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11477104----T: 11479709 	 St: c037b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11479709----T: 11482314 	 St: c07f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11479709----T: 11482314 	 St: c0369000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11482314----T: 11484919 	 St: c07f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11482314----T: 11484919 	 St: c0355000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11484919----T: 11487524 	 St: c07f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11484919----T: 11487524 	 St: c0356000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11487524----T: 11490129 	 St: c07f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11487524----T: 11490129 	 St: c0031000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11490129----T: 11492734 	 St: c07f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11490129----T: 11492734 	 St: c0378000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11492734----T: 11495339 	 St: c07f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11492734----T: 11495339 	 St: c0027000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11495339----T: 11497944 	 St: c07fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11495339----T: 11497944 	 St: c0346000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11497944----T: 11500549 	 St: c07ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11497944----T: 11500549 	 St: c003d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11500549----T: 11503154 	 St: c0800000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11500549----T: 11503154 	 St: c0377000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11503154----T: 11505759 	 St: c07f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11503154----T: 11505759 	 St: c002c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11505759----T: 11508364 	 St: c07f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11505759----T: 11508364 	 St: c0385000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11508364----T: 11510969 	 St: c0827000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11508364----T: 11510969 	 St: c03b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11510969----T: 11513574 	 St: c0828000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11510969----T: 11513574 	 St: c0052000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11513574----T: 11516179 	 St: c0829000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11513574----T: 11516179 	 St: c03b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11516179----T: 11518784 	 St: c082a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11516179----T: 11518784 	 St: c0371000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11518784----T: 11521389 	 St: c081b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11518784----T: 11521389 	 St: c0372000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11521389----T: 11523994 	 St: c081c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11521389----T: 11523994 	 St: c003b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11523994----T: 11526599 	 St: c081d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11523994----T: 11526599 	 St: c0384000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11526599----T: 11529204 	 St: c081e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11526599----T: 11529204 	 St: c0041000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11529204----T: 11531809 	 St: c0824000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11529204----T: 11531809 	 St: c0383000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11531809----T: 11534414 	 St: c0825000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11531809----T: 11534414 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11534414----T: 11537019 	 St: c0826000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11534414----T: 11537019 	 St: c038f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11537019----T: 11539624 	 St: c0818000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11537019----T: 11539624 	 St: c0390000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11539624----T: 11542229 	 St: c0819000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11539624----T: 11542229 	 St: c0045000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11542229----T: 11544834 	 St: c081a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11542229----T: 11544834 	 St: c036a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11544834----T: 11547439 	 St: c082b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11544834----T: 11547439 	 St: c0038000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11547439----T: 11550044 	 St: c082c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11547439----T: 11550044 	 St: c038b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11550044----T: 11552649 	 St: c082d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11550044----T: 11552649 	 St: c038c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11552649----T: 11555254 	 St: c081f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11552649----T: 11555254 	 St: c037c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11555254----T: 11557859 	 St: c0820000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11555254----T: 11557859 	 St: c0043000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11557859----T: 11560464 	 St: c0821000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11557859----T: 11560464 	 St: c003e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11560464----T: 11563069 	 St: c082e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11560464----T: 11563069 	 St: c03d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11563069----T: 11565674 	 St: c082f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11563069----T: 11565674 	 St: c0389000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11565674----T: 11568279 	 St: c0830000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11565674----T: 11568279 	 St: c03d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11568279----T: 11570884 	 St: c0823000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11568279----T: 11570884 	 St: c0388000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11570884----T: 11573489 	 St: c0822000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11570884----T: 11573489 	 St: c0042000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11573489----T: 11576094 	 St: c083f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11573489----T: 11576094 	 St: c03d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11576094----T: 11578699 	 St: c0840000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11576094----T: 11578699 	 St: c03ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11578699----T: 11581304 	 St: c0841000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11578699----T: 11581304 	 St: c03ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11581304----T: 11583909 	 St: c0842000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11581304----T: 11583909 	 St: c03ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11583909----T: 11586514 	 St: c0845000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11583909----T: 11586514 	 St: c040c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11586514----T: 11589119 	 St: c0846000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11586514----T: 11589119 	 St: c0404000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11589119----T: 11591724 	 St: c0847000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11589119----T: 11591724 	 St: c006d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11591724----T: 11594329 	 St: c0848000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11591724----T: 11594329 	 St: c040b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11594329----T: 11596934 	 St: c0839000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11594329----T: 11596934 	 St: c006e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11596934----T: 11599539 	 St: c083a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11596934----T: 11599539 	 St: c0407000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11599539----T: 11602144 	 St: c083b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11599539----T: 11602144 	 St: c006c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11602144----T: 11604749 	 St: c083c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11602144----T: 11604749 	 St: c03f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11604749----T: 11607354 	 St: c083e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11604749----T: 11607354 	 St: c03c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11607354----T: 11609959 	 St: c083d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11607354----T: 11609959 	 St: c004d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11609959----T: 11612564 	 St: c0843000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11609959----T: 11612564 	 St: c03aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11612564----T: 11615169 	 St: c0844000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11612564----T: 11615169 	 St: c004e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11615169----T: 11617774 	 St: c0833000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11615169----T: 11617774 	 St: c039d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11617774----T: 11620379 	 St: c0834000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11617774----T: 11620379 	 St: c039c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11620379----T: 11622984 	 St: c0835000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11620379----T: 11622984 	 St: c0049000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11622984----T: 11625589 	 St: c0836000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11622984----T: 11625589 	 St: c03db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11625589----T: 11628194 	 St: c0838000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11625589----T: 11628194 	 St: c03a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11628194----T: 11630799 	 St: c0837000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11628194----T: 11630799 	 St: c0398000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11630799----T: 11633404 	 St: c0831000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11630799----T: 11633404 	 St: c0047000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11633404----T: 11636009 	 St: c0832000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11633404----T: 11636009 	 St: c03bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11636009----T: 11638614 	 St: c0801000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11636009----T: 11638614 	 St: c03af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11638614----T: 11641219 	 St: c0802000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11638614----T: 11641219 	 St: c004f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11641219----T: 11643824 	 St: c0803000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11641219----T: 11643824 	 St: c03bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11643824----T: 11646429 	 St: c0806000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11643824----T: 11646429 	 St: c0053000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11646429----T: 11649034 	 St: c0807000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11646429----T: 11649034 	 St: c03e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11649034----T: 11651639 	 St: c0808000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11649034----T: 11651639 	 St: c03e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11651639----T: 11654244 	 St: c0809000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11651639----T: 11654244 	 St: c03e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11654244----T: 11656849 	 St: c0804000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11654244----T: 11656849 	 St: c03eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11656849----T: 11659454 	 St: c0805000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11656849----T: 11659454 	 St: c03ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11659454----T: 11662059 	 St: c080a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11659454----T: 11662059 	 St: c0063000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11662059----T: 11664664 	 St: c080b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11662059----T: 11664664 	 St: c03f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11664664----T: 11667269 	 St: c080c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11664664----T: 11667269 	 St: c03cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11667269----T: 11669874 	 St: c080d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11667269----T: 11669874 	 St: c0066000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11669874----T: 11672479 	 St: c080e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11669874----T: 11672479 	 St: c03bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11672479----T: 11675084 	 St: c080f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11672479----T: 11675084 	 St: c03ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11675084----T: 11677689 	 St: c0810000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11675084----T: 11677689 	 St: c005a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11677689----T: 11680294 	 St: c0811000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11677689----T: 11680294 	 St: c03f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11680294----T: 11682899 	 St: c0812000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11680294----T: 11682899 	 St: c0065000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11682899----T: 11685504 	 St: c0813000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11682899----T: 11685504 	 St: c03be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11685504----T: 11688109 	 St: c0814000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11685504----T: 11688109 	 St: c0054000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11688109----T: 11690714 	 St: c0815000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11688109----T: 11690714 	 St: c005c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11690714----T: 11693319 	 St: c0816000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11690714----T: 11693319 	 St: c03d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11693319----T: 11695924 	 St: c0817000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11693319----T: 11695924 	 St: c03d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11695924----T: 11698529 	 St: c0878000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11695924----T: 11698529 	 St: c005d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11698529----T: 11701134 	 St: c0879000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11698529----T: 11701134 	 St: c03c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11701134----T: 11703739 	 St: c087a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11701134----T: 11703739 	 St: c03c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11703739----T: 11706344 	 St: c087b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11703739----T: 11706344 	 St: c0057000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11706344----T: 11708949 	 St: c087c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11706344----T: 11708949 	 St: c0056000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11708949----T: 11711554 	 St: c087d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11708949----T: 11711554 	 St: c004a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11711554----T: 11714159 	 St: c087e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11711554----T: 11714159 	 St: c03f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11714159----T: 11716764 	 St: c087f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11714159----T: 11716764 	 St: c03f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11716764----T: 11719369 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11716764----T: 11719369 	 St: c0068000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11719369----T: 11721974 	 St: c0884000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11719369----T: 11721974 	 St: c0067000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11721974----T: 11724579 	 St: c0885000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11721974----T: 11724579 	 St: c03dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11724579----T: 11727184 	 St: c0886000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11724579----T: 11727184 	 St: c03e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11727184----T: 11729789 	 St: c0881000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11727184----T: 11729789 	 St: c005e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11729789----T: 11732394 	 St: c0882000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11729789----T: 11732394 	 St: c03ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11732394----T: 11734999 	 St: c0883000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11732394----T: 11734999 	 St: c03d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11734999----T: 11737604 	 St: c088d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11734999----T: 11737604 	 St: c03ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11737604----T: 11740209 	 St: c088e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11737604----T: 11740209 	 St: c0064000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11740209----T: 11742814 	 St: c088f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11740209----T: 11742814 	 St: c040d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11742814----T: 11745419 	 St: c0888000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11742814----T: 11745419 	 St: c03d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11745419----T: 11748024 	 St: c0887000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11745419----T: 11748024 	 St: c040f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11748024----T: 11750629 	 St: c0889000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11748024----T: 11750629 	 St: c005b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11750629----T: 11753234 	 St: c088a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11750629----T: 11753234 	 St: c03c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11753234----T: 11755839 	 St: c088b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11753234----T: 11755839 	 St: c040e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11755839----T: 11758444 	 St: c088c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11755839----T: 11758444 	 St: c006f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11758444----T: 11761049 	 St: c0860000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11758444----T: 11761049 	 St: c03c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11761049----T: 11763654 	 St: c0861000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11761049----T: 11763654 	 St: c03c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11763654----T: 11766259 	 St: c0862000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11763654----T: 11766259 	 St: c0055000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11766259----T: 11768864 	 St: c0863000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11766259----T: 11768864 	 St: c03e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11768864----T: 11771469 	 St: c0864000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11768864----T: 11771469 	 St: c0061000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11771469----T: 11774074 	 St: c0865000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11771469----T: 11774074 	 St: c0060000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11774074----T: 11776679 	 St: c0866000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11774074----T: 11776679 	 St: c03e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11776679----T: 11779284 	 St: c0872000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11776679----T: 11779284 	 St: c02f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11779284----T: 11781889 	 St: c0873000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11779284----T: 11781889 	 St: c02f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11781889----T: 11784494 	 St: c0874000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11781889----T: 11784494 	 St: c02f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11784494----T: 11787099 	 St: c0875000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11784494----T: 11787099 	 St: c0012000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11787099----T: 11789704 	 St: c0876000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11787099----T: 11789704 	 St: c02f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11789704----T: 11792309 	 St: c0877000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11789704----T: 11792309 	 St: c02e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11792309----T: 11794914 	 St: c0868000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11792309----T: 11794914 	 St: c02e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11794914----T: 11797519 	 St: c0867000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11794914----T: 11797519 	 St: c02e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11797519----T: 11800124 	 St: c0869000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11797519----T: 11800124 	 St: c000c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11800124----T: 11802729 	 St: c086c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11800124----T: 11802729 	 St: c02eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11802729----T: 11805334 	 St: c086d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11802729----T: 11805334 	 St: c02ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11805334----T: 11807939 	 St: c086e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11805334----T: 11807939 	 St: c000e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11807939----T: 11810544 	 St: c086f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11807939----T: 11810544 	 St: c0303000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11810544----T: 11813149 	 St: c086a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11810544----T: 11813149 	 St: c0304000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11813149----T: 11815754 	 St: c086b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11813149----T: 11815754 	 St: c0016000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11815754----T: 11818359 	 St: c0870000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11815754----T: 11818359 	 St: c02e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11818359----T: 11820964 	 St: c0871000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11818359----T: 11820964 	 St: c02e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11820964----T: 11823569 	 St: c0890000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11820964----T: 11823569 	 St: c02e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11823569----T: 11826174 	 St: c0891000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11823569----T: 11826174 	 St: c02e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11826174----T: 11828779 	 St: c0892000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11826174----T: 11828779 	 St: c000b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11828779----T: 11831384 	 St: c0893000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11828779----T: 11831384 	 St: c02e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11831384----T: 11833989 	 St: c0894000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11831384----T: 11833989 	 St: c02ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11833989----T: 11836594 	 St: c0895000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11833989----T: 11836594 	 St: c02e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11836594----T: 11839199 	 St: c08a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11836594----T: 11839199 	 St: c000d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11839199----T: 11841804 	 St: c08a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11839199----T: 11841804 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11841804----T: 11844409 	 St: c08a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11841804----T: 11844409 	 St: c02f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11844409----T: 11847014 	 St: c08a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11844409----T: 11847014 	 St: c02f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11847014----T: 11849619 	 St: c08a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11847014----T: 11849619 	 St: c0305000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11849619----T: 11852224 	 St: c08a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11849619----T: 11852224 	 St: c02f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11852224----T: 11854829 	 St: c08a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11852224----T: 11854829 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11854829----T: 11857434 	 St: c0896000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11854829----T: 11857434 	 St: c0306000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11857434----T: 11860039 	 St: c0897000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11857434----T: 11860039 	 St: c0307000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11860039----T: 11862644 	 St: c0898000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11860039----T: 11862644 	 St: c0017000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11862644----T: 11865249 	 St: c0899000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11862644----T: 11865249 	 St: c02de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11865249----T: 11867854 	 St: c089a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11865249----T: 11867854 	 St: c02df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11867854----T: 11870459 	 St: c089b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11867854----T: 11870459 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11870459----T: 11873064 	 St: c089c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11870459----T: 11873064 	 St: c000a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11873064----T: 11875669 	 St: c089d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11873064----T: 11875669 	 St: c02fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11875669----T: 11878274 	 St: c089e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11875669----T: 11878274 	 St: c02fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11878274----T: 11880879 	 St: c089f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11878274----T: 11880879 	 St: c02fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11880879----T: 11883484 	 St: c08a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11880879----T: 11883484 	 St: c02ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11883484----T: 11886089 	 St: c0849000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11883484----T: 11886089 	 St: c0013000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11886089----T: 11888694 	 St: c084a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11886089----T: 11888694 	 St: c02ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11888694----T: 11891299 	 St: c084b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11888694----T: 11891299 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11891299----T: 11893904 	 St: c084c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11891299----T: 11893904 	 St: c000f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11893904----T: 11896509 	 St: c084d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11893904----T: 11896509 	 St: c030f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11896509----T: 11899114 	 St: c084e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11896509----T: 11899114 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11899114----T: 11901719 	 St: c085a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11899114----T: 11901719 	 St: c001a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11901719----T: 11904324 	 St: c085b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11901719----T: 11904324 	 St: c02d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11904324----T: 11906929 	 St: c085c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11904324----T: 11906929 	 St: c02d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11906929----T: 11909534 	 St: c085d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11906929----T: 11909534 	 St: c02d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11909534----T: 11912139 	 St: c085e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11909534----T: 11912139 	 St: c0006000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11912139----T: 11914744 	 St: c085f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11912139----T: 11914744 	 St: c02d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11914744----T: 11917349 	 St: c084f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11914744----T: 11917349 	 St: c02d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11917349----T: 11919954 	 St: c0850000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11917349----T: 11919954 	 St: c02da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11919954----T: 11922559 	 St: c0851000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11919954----T: 11922559 	 St: c02db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11922559----T: 11925164 	 St: c0852000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11922559----T: 11925164 	 St: c0008000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11925164----T: 11927769 	 St: c0853000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11925164----T: 11927769 	 St: c02f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11927769----T: 11930374 	 St: c0854000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11927769----T: 11930374 	 St: c02f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11930374----T: 11932979 	 St: c0855000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11930374----T: 11932979 	 St: c0011000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11932979----T: 11935584 	 St: c0856000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11932979----T: 11935584 	 St: c0308000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11935584----T: 11938189 	 St: c0857000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11935584----T: 11938189 	 St: c0309000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11938189----T: 11940794 	 St: c0858000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11938189----T: 11940794 	 St: c030a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11940794----T: 11943399 	 St: c0859000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11940794----T: 11943399 	 St: c0018000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11943399----T: 11946004 	 St: c08ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11943399----T: 11946004 	 St: c030b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11946004----T: 11948609 	 St: c08ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11946004----T: 11948609 	 St: c02ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11948609----T: 11951214 	 St: c08af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11948609----T: 11951214 	 St: c02cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11951214----T: 11953819 	 St: c08b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11951214----T: 11953819 	 St: c0003000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11953819----T: 11956424 	 St: c08b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11953819----T: 11956424 	 St: c02cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11956424----T: 11959029 	 St: c08ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11956424----T: 11959029 	 St: c02d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11959029----T: 11961634 	 St: c08bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11959029----T: 11961634 	 St: c02d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11961634----T: 11964239 	 St: c08a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11961634----T: 11964239 	 St: c02d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11964239----T: 11966844 	 St: c08a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11964239----T: 11966844 	 St: c0007000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11966844----T: 11969449 	 St: c08aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11966844----T: 11969449 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11969449----T: 11972054 	 St: c08ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11969449----T: 11972054 	 St: c0302000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11972054----T: 11974659 	 St: c08ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11972054----T: 11974659 	 St: c0015000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11974659----T: 11977264 	 St: c08b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11974659----T: 11977264 	 St: c030e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11977264----T: 11979869 	 St: c08b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11977264----T: 11979869 	 St: c0301000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11979869----T: 11982474 	 St: c08b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11979869----T: 11982474 	 St: c030d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11982474----T: 11985079 	 St: c08b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11982474----T: 11985079 	 St: c030c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11985079----T: 11987684 	 St: c08b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11985079----T: 11987684 	 St: c0019000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11987684----T: 11990289 	 St: c08b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11987684----T: 11990289 	 St: c02c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11990289----T: 11992894 	 St: c08b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11990289----T: 11992894 	 St: c02c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 11992894----T: 11995499 	 St: c08b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11992895----T: 11995500 	 St: c02c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12223805----T: 12272951 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(33.184334)
F: 12224441----T: 12227046 	 St: c0200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12224441----T: 12227046 	 St: c0002000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12227046----T: 12229651 	 St: c0201000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12227046----T: 12229651 	 St: c02ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12229651----T: 12232256 	 St: c0202000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12229651----T: 12232256 	 St: c02fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12232256----T: 12234861 	 St: c0203000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12232256----T: 12234861 	 St: c02fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12234861----T: 12237466 	 St: c0204000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12234861----T: 12237466 	 St: c0014000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12237466----T: 12240071 	 St: c0205000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12237466----T: 12240071 	 St: c02ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12240071----T: 12242676 	 St: c0206000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12240071----T: 12242676 	 St: c02cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12242676----T: 12245281 	 St: c020a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12242676----T: 12245281 	 St: c02cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12245281----T: 12247886 	 St: c020b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12245281----T: 12247886 	 St: c0004000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12247886----T: 12250491 	 St: c0208000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12247886----T: 12250491 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12250491----T: 12253096 	 St: c0209000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12250491----T: 12253096 	 St: c02c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12253096----T: 12255701 	 St: c020c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12253096----T: 12255701 	 St: c02c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12255701----T: 12258306 	 St: c020d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12255701----T: 12258306 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12258306----T: 12260911 	 St: c0207000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12258307----T: 12260912 	 St: c02c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12272951----T: 12275486 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 12275487----T: 12278022 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 12500173----T: 16741292 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(2863.686035)
F: 12500715----T: 12503320 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12500715----T: 12503320 	 St: c02c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12503320----T: 12505925 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12503320----T: 12505925 	 St: c04a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12505925----T: 12508530 	 St: c0008000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12505925----T: 12508530 	 St: c0470000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12508530----T: 12511135 	 St: c0018000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12508530----T: 12511135 	 St: c04ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12511135----T: 12513740 	 St: c000e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12511135----T: 12513740 	 St: c0463000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12513740----T: 12516345 	 St: c0013000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12513740----T: 12516345 	 St: c0416000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12516345----T: 12518950 	 St: c001a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12516345----T: 12518950 	 St: c0487000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12518950----T: 12521555 	 St: c0017000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12518950----T: 12521555 	 St: c046f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12521555----T: 12524160 	 St: c001b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12521555----T: 12524160 	 St: c0520000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12524160----T: 12526765 	 St: c000a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12524160----T: 12526765 	 St: c052d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12526765----T: 12529370 	 St: c0016000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12526765----T: 12529370 	 St: c04a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12529370----T: 12531975 	 St: c000f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12529370----T: 12531975 	 St: c044b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12531975----T: 12534580 	 St: c0009000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12531975----T: 12534580 	 St: c0414000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12534580----T: 12537185 	 St: c0019000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12534580----T: 12537185 	 St: c0488000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12537185----T: 12539790 	 St: c0003000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12537185----T: 12539790 	 St: c04bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12539790----T: 12542395 	 St: c000b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12539790----T: 12542395 	 St: c04c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12542395----T: 12545000 	 St: c0006000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12542395----T: 12545000 	 St: c04b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12545000----T: 12547605 	 St: c0007000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12545000----T: 12547605 	 St: c04aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12547605----T: 12550210 	 St: c000d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12547605----T: 12550210 	 St: c0499000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12550210----T: 12552815 	 St: c0012000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12550210----T: 12552815 	 St: c044a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12552815----T: 12555420 	 St: c0002000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12552815----T: 12555420 	 St: c0420000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12555420----T: 12558025 	 St: c0015000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12555420----T: 12558025 	 St: c04a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12558025----T: 12560630 	 St: c0011000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12558025----T: 12560630 	 St: c04b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12560630----T: 12563235 	 St: c0014000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12560630----T: 12563235 	 St: c0471000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12563235----T: 12565840 	 St: c000c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12563235----T: 12565840 	 St: c0492000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12565840----T: 12568445 	 St: c0004000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12565840----T: 12568445 	 St: c0415000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12568445----T: 12571050 	 St: c0035000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12568445----T: 12571050 	 St: c0477000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12571050----T: 12573655 	 St: c0036000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12571050----T: 12573655 	 St: c045d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12573655----T: 12576260 	 St: c002c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12573655----T: 12576260 	 St: c04b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12576260----T: 12578865 	 St: c002f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12576260----T: 12578865 	 St: c04a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12578865----T: 12581470 	 St: c0037000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12578865----T: 12581470 	 St: c045c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12581470----T: 12584075 	 St: c0027000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12581470----T: 12584075 	 St: c0447000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12584075----T: 12586680 	 St: c002e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12584075----T: 12586680 	 St: c0478000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12586680----T: 12589285 	 St: c001e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12586680----T: 12589285 	 St: c04a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12589285----T: 12591890 	 St: c0025000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12589285----T: 12591890 	 St: c04c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12591890----T: 12594495 	 St: c0031000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12591890----T: 12594495 	 St: c046d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12594495----T: 12597100 	 St: c0034000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12594495----T: 12597100 	 St: c0495000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12597100----T: 12599705 	 St: c0026000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12597100----T: 12599705 	 St: c04b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12599705----T: 12602310 	 St: c002b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12599705----T: 12602310 	 St: c0448000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12602310----T: 12604915 	 St: c0050000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12602310----T: 12604915 	 St: c0522000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12604915----T: 12607520 	 St: c0033000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12604915----T: 12607520 	 St: c04b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12607520----T: 12610125 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12607520----T: 12610125 	 St: c04c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12610125----T: 12612730 	 St: c0038000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12610125----T: 12612730 	 St: c04c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12612730----T: 12615335 	 St: c004f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12612730----T: 12615335 	 St: c04c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12615335----T: 12617940 	 St: c0052000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12615335----T: 12617940 	 St: c053d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12617940----T: 12620545 	 St: c0046000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12617940----T: 12620545 	 St: c0417000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12620545----T: 12623150 	 St: c003e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12620545----T: 12623150 	 St: c055d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12623150----T: 12625755 	 St: c004a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12623150----T: 12625755 	 St: c0523000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12625755----T: 12628360 	 St: c003b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12625755----T: 12628360 	 St: c0475000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12628360----T: 12630965 	 St: c0041000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12628360----T: 12630965 	 St: c0418000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12630965----T: 12633570 	 St: c0049000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12630965----T: 12633570 	 St: c0521000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12633570----T: 12636175 	 St: c0053000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12633570----T: 12636175 	 St: c055c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12636175----T: 12638780 	 St: c0042000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12636175----T: 12638780 	 St: c053e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12638780----T: 12641385 	 St: c0043000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12638780----T: 12641385 	 St: c00de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12641385----T: 12643990 	 St: c004e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12641385----T: 12643990 	 St: c049d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12643990----T: 12646595 	 St: c0045000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12643990----T: 12646595 	 St: c053f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12646595----T: 12649200 	 St: c004d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12646595----T: 12649200 	 St: c044c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12649200----T: 12651805 	 St: c0047000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12649200----T: 12651805 	 St: c055b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12651805----T: 12654410 	 St: c0039000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12651805----T: 12654410 	 St: c0442000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12654410----T: 12657015 	 St: c003d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12654410----T: 12657015 	 St: c0441000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12657015----T: 12659620 	 St: c0060000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12657015----T: 12659620 	 St: c0080000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12659620----T: 12662225 	 St: c004c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12659620----T: 12662225 	 St: c0071000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12662225----T: 12664830 	 St: c0068000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12662225----T: 12664830 	 St: c0072000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12664830----T: 12667435 	 St: c0061000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12664830----T: 12667435 	 St: c045b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12667435----T: 12670040 	 St: c006d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12667435----T: 12670040 	 St: c045a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12670040----T: 12672645 	 St: c005a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12670040----T: 12672645 	 St: c0459000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12672645----T: 12675250 	 St: c005d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12672645----T: 12675250 	 St: c0083000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12675250----T: 12677855 	 St: c006e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12675250----T: 12677855 	 St: c0088000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12677855----T: 12680460 	 St: c0062000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12677855----T: 12680460 	 St: c0449000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12680460----T: 12683065 	 St: c0057000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12680460----T: 12683065 	 St: c0082000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12683065----T: 12685670 	 St: c0065000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12683065----T: 12685670 	 St: c041f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12685670----T: 12688275 	 St: c0066000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12685670----T: 12688275 	 St: c0433000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12688275----T: 12690880 	 St: c0067000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12688275----T: 12690880 	 St: c0432000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12690880----T: 12693485 	 St: c006f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12690880----T: 12693485 	 St: c0429000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12693485----T: 12696090 	 St: c005b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12693485----T: 12696090 	 St: c042a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12696090----T: 12698695 	 St: c005e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12696090----T: 12698695 	 St: c0425000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12698695----T: 12701300 	 St: c0063000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12698695----T: 12701300 	 St: c0421000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12701300----T: 12703905 	 St: c0056000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12701300----T: 12703905 	 St: c0075000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12703905----T: 12706510 	 St: c0055000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12703905----T: 12706510 	 St: c0422000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12706510----T: 12709115 	 St: c005c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12706510----T: 12709115 	 St: c042b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12709115----T: 12711720 	 St: c0054000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12709115----T: 12711720 	 St: c0456000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12711720----T: 12714325 	 St: c0064000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12711720----T: 12714325 	 St: c0458000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12714325----T: 12716930 	 St: c006c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12714325----T: 12716930 	 St: c0457000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12716930----T: 12719535 	 St: c02c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12716930----T: 12719535 	 St: c0087000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12719535----T: 12722140 	 St: c0350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12719535----T: 12722140 	 St: c0424000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12722140----T: 12724745 	 St: c0353000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12722140----T: 12724745 	 St: c0423000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12724745----T: 12727350 	 St: c02cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12724745----T: 12727350 	 St: c0076000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12727350----T: 12729955 	 St: c031d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12727350----T: 12729955 	 St: c042c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12729955----T: 12732560 	 St: c02c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12729955----T: 12732560 	 St: c042d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12732560----T: 12735165 	 St: c02d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12732560----T: 12735165 	 St: c042e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12735165----T: 12737770 	 St: c0356000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12735165----T: 12737770 	 St: c0079000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12737770----T: 12740375 	 St: c0398000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12737770----T: 12740375 	 St: c0078000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12740375----T: 12742980 	 St: c032f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12740375----T: 12742980 	 St: c007b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12742980----T: 12745585 	 St: c031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12742980----T: 12745585 	 St: c0428000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12745585----T: 12748190 	 St: c038f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12745585----T: 12748190 	 St: c04b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12748190----T: 12750795 	 St: c03b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12748190----T: 12750795 	 St: c0498000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12750795----T: 12753400 	 St: c036e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12750795----T: 12753400 	 St: c0464000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12753400----T: 12756005 	 St: c0371000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12753400----T: 12756005 	 St: c0482000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12756005----T: 12758610 	 St: c0404000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12756005----T: 12758610 	 St: c0483000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12758610----T: 12761215 	 St: c0374000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12758610----T: 12761215 	 St: c0489000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12761215----T: 12763820 	 St: c03ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12761215----T: 12763820 	 St: c048e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12763820----T: 12766425 	 St: c03a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12763820----T: 12766425 	 St: c0486000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12766425----T: 12769030 	 St: c03e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12766425----T: 12769030 	 St: c0097000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12769030----T: 12771635 	 St: c0377000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12769030----T: 12771635 	 St: c048d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12771635----T: 12774240 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12771635----T: 12774240 	 St: c047a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12774240----T: 12776845 	 St: c038c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12774240----T: 12776845 	 St: c0089000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12776845----T: 12779450 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12776845----T: 12779450 	 St: c0474000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12779450----T: 12782055 	 St: c02c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12779450----T: 12782055 	 St: c0472000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12782055----T: 12784660 	 St: c02c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12782055----T: 12784660 	 St: c0473000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12784660----T: 12787265 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12784660----T: 12787265 	 St: c0090000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12787265----T: 12789870 	 St: c02f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12787265----T: 12789870 	 St: c0484000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12789870----T: 12792475 	 St: c02f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12789870----T: 12792475 	 St: c0485000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12792475----T: 12795080 	 St: c02f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12792475----T: 12795080 	 St: c0096000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12795080----T: 12797685 	 St: c02d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12795080----T: 12797685 	 St: c047b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12797685----T: 12800290 	 St: c02d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12797685----T: 12800290 	 St: c047c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12800290----T: 12802895 	 St: c02da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12800290----T: 12802895 	 St: c0093000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12802895----T: 12805500 	 St: c02db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12802895----T: 12805500 	 St: c0099000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12805500----T: 12808105 	 St: c0308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12805500----T: 12808105 	 St: c048c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12808105----T: 12810710 	 St: c0309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12808105----T: 12810710 	 St: c0494000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12810710----T: 12813315 	 St: c030a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12810710----T: 12813315 	 St: c009b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12813315----T: 12815920 	 St: c030b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12813315----T: 12815920 	 St: c0493000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12815920----T: 12818525 	 St: c02eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12815920----T: 12818525 	 St: c0462000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12818525----T: 12821130 	 St: c02ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12818525----T: 12821130 	 St: c046e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12821130----T: 12823735 	 St: c02ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12821130----T: 12823735 	 St: c008f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12823735----T: 12826340 	 St: c02ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12823735----T: 12826340 	 St: c0461000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12826340----T: 12828945 	 St: c02fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12826340----T: 12828945 	 St: c008b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12828945----T: 12831550 	 St: c02fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12828945----T: 12831550 	 St: c0465000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12831550----T: 12834155 	 St: c02f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12831550----T: 12834155 	 St: c0467000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12834155----T: 12836760 	 St: c02fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12834155----T: 12836760 	 St: c0466000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12836760----T: 12839365 	 St: c030f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12836760----T: 12839365 	 St: c008c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12839365----T: 12841970 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12839365----T: 12841970 	 St: c0481000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12841970----T: 12844575 	 St: c030e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12841970----T: 12844575 	 St: c0095000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12844575----T: 12847180 	 St: c0311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12844575----T: 12847180 	 St: c04a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12847180----T: 12849785 	 St: c0306000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12847180----T: 12849785 	 St: c00a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12849785----T: 12852390 	 St: c0305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12849785----T: 12852390 	 St: c0476000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12852390----T: 12854995 	 St: c0307000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12852390----T: 12854995 	 St: c0091000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12854995----T: 12857600 	 St: c0312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12854995----T: 12857600 	 St: c04b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12857600----T: 12860205 	 St: c0313000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12857600----T: 12860205 	 St: c00a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12860205----T: 12862810 	 St: c02de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12860205----T: 12862810 	 St: c048a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12862810----T: 12865415 	 St: c02df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12862810----T: 12865415 	 St: c048b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12865415----T: 12868020 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12865415----T: 12868020 	 St: c046a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12868020----T: 12870625 	 St: c02e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12868020----T: 12870625 	 St: c0098000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12870625----T: 12873230 	 St: c0302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12870625----T: 12873230 	 St: c0468000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12873230----T: 12875835 	 St: c0303000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12873230----T: 12875835 	 St: c008d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12875835----T: 12878440 	 St: c0304000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12875835----T: 12878440 	 St: c0469000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12878440----T: 12881045 	 St: c02ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12878440----T: 12881045 	 St: c046b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12881045----T: 12883650 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12881045----T: 12883650 	 St: c0479000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12883650----T: 12886255 	 St: c02dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12883650----T: 12886255 	 St: c0092000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12886255----T: 12888860 	 St: c02dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12886255----T: 12888860 	 St: c046c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12888860----T: 12891465 	 St: c030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12888860----T: 12891465 	 St: c008e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12891465----T: 12894070 	 St: c030d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12891465----T: 12894070 	 St: c04b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12894070----T: 12896675 	 St: c02c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12894070----T: 12896675 	 St: c00a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12896675----T: 12899280 	 St: c02ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12896675----T: 12899280 	 St: c04a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12899280----T: 12901885 	 St: c02cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12899280----T: 12901885 	 St: c04b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12901885----T: 12904490 	 St: c02cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12901885----T: 12904490 	 St: c00a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12904490----T: 12907095 	 St: c02e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12904490----T: 12907095 	 St: c00ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12907095----T: 12909700 	 St: c02e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12907095----T: 12909700 	 St: c04c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12909700----T: 12912305 	 St: c02e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12909700----T: 12912305 	 St: c04a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12912305----T: 12914910 	 St: c02d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12912305----T: 12914910 	 St: c04a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12914910----T: 12917515 	 St: c02d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12914910----T: 12917515 	 St: c00a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12917515----T: 12920120 	 St: c02d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12917515----T: 12920120 	 St: c049a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12920120----T: 12922725 	 St: c02d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12920120----T: 12922725 	 St: c009d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12922725----T: 12925330 	 St: c02d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12922725----T: 12925330 	 St: c04a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12925330----T: 12927935 	 St: c02e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12925330----T: 12927935 	 St: c00a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12927935----T: 12930540 	 St: c02e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12927935----T: 12930540 	 St: c04c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12930540----T: 12933145 	 St: c02e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12930540----T: 12933145 	 St: c00ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12933145----T: 12935750 	 St: c02f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12933145----T: 12935750 	 St: c04ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12935750----T: 12938355 	 St: c02f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12935750----T: 12938355 	 St: c00ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12938355----T: 12940960 	 St: c02f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12938355----T: 12940960 	 St: c04c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12940960----T: 12943565 	 St: c02c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12940960----T: 12943565 	 St: c04cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12943565----T: 12946170 	 St: c02c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12943565----T: 12946170 	 St: c00a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12946170----T: 12948775 	 St: c02ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12946170----T: 12948775 	 St: c053c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12948775----T: 12951380 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12948775----T: 12951380 	 St: c053b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12951380----T: 12953985 	 St: c0301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12951380----T: 12953985 	 St: c04bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12953985----T: 12956590 	 St: c02f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12953985----T: 12956590 	 St: c04be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12956590----T: 12959195 	 St: c02f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12956590----T: 12959195 	 St: c04bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12959195----T: 12961800 	 St: c02fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12959195----T: 12961800 	 St: c00a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12961800----T: 12964405 	 St: c02fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12961800----T: 12964405 	 St: c0496000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12964405----T: 12967010 	 St: c02e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12964405----T: 12967010 	 St: c00d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12967010----T: 12969615 	 St: c02e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12967010----T: 12969615 	 St: c009c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12969615----T: 12972220 	 St: c02cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12969615----T: 12972220 	 St: c0497000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12972220----T: 12974825 	 St: c02ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12972220----T: 12974825 	 St: c049f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12974825----T: 12977430 	 St: c035f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12974825----T: 12977430 	 St: c049e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12977430----T: 12980035 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12977430----T: 12980035 	 St: c009f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12980035----T: 12982640 	 St: c0361000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12980035----T: 12982640 	 St: c0529000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12982640----T: 12985245 	 St: c0362000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12982640----T: 12985245 	 St: c0531000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12985245----T: 12987850 	 St: c0363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12985245----T: 12987850 	 St: c04bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12987850----T: 12990455 	 St: c0364000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12987850----T: 12990455 	 St: c04c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12990455----T: 12993060 	 St: c0365000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12990455----T: 12993060 	 St: c04c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12993060----T: 12995665 	 St: c0344000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12993060----T: 12995665 	 St: c00aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12995665----T: 12998270 	 St: c0345000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12995665----T: 12998270 	 St: c00d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 12998270----T: 13000875 	 St: c0346000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12998270----T: 13000875 	 St: c049b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13000875----T: 13003480 	 St: c034d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13000875----T: 13003480 	 St: c049c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13003480----T: 13006085 	 St: c034e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13003480----T: 13006085 	 St: c009e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13006085----T: 13008690 	 St: c034f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13006085----T: 13008690 	 St: c052e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13008690----T: 13011295 	 St: c0366000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13008690----T: 13011295 	 St: c0533000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13011295----T: 13013900 	 St: c0367000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13011295----T: 13013900 	 St: c00ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13013900----T: 13016505 	 St: c0368000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13013900----T: 13016505 	 St: c0530000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13016505----T: 13019110 	 St: c0335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13016505----T: 13019110 	 St: c0532000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13019110----T: 13021715 	 St: c0336000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13019110----T: 13021715 	 St: c00cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13021715----T: 13024320 	 St: c0337000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13021715----T: 13024320 	 St: c00d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13024320----T: 13026925 	 St: c034b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13024320----T: 13026925 	 St: c052a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13026925----T: 13029530 	 St: c034c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13026925----T: 13029530 	 St: c052f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13029530----T: 13032135 	 St: c031b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13029530----T: 13032135 	 St: c052c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13032135----T: 13034740 	 St: c031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13032135----T: 13034740 	 St: c00cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13034740----T: 13037345 	 St: c0330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13034740----T: 13037345 	 St: c052b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13037345----T: 13039950 	 St: c0331000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13037345----T: 13039950 	 St: c00ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13039950----T: 13042555 	 St: c0332000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13039950----T: 13042555 	 St: c0524000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13042555----T: 13045160 	 St: c0354000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13042555----T: 13045160 	 St: c00cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13045160----T: 13047765 	 St: c0355000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13045160----T: 13047765 	 St: c04ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13047765----T: 13050370 	 St: c035c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13047765----T: 13050370 	 St: c0525000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13050370----T: 13052975 	 St: c035d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13050370----T: 13052975 	 St: c00a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13052975----T: 13055580 	 St: c035e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13052975----T: 13055580 	 St: c04d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13055580----T: 13058185 	 St: c0333000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13055580----T: 13058185 	 St: c04ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13058185----T: 13060790 	 St: c0334000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13058185----T: 13060790 	 St: c00af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13060790----T: 13063395 	 St: c0342000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13060790----T: 13063395 	 St: c04d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13063395----T: 13066000 	 St: c0343000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13063395----T: 13066000 	 St: c041e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13066000----T: 13068605 	 St: c03b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13066000----T: 13068605 	 St: c041d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13068605----T: 13071210 	 St: c03b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13068605----T: 13071210 	 St: c0074000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13071210----T: 13073815 	 St: c03b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13071210----T: 13073815 	 St: c0431000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13073815----T: 13076420 	 St: c035a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13073815----T: 13076420 	 St: c042f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13076420----T: 13079025 	 St: c035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13076420----T: 13079025 	 St: c0430000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13079025----T: 13081630 	 St: c0381000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13079025----T: 13081630 	 St: c007a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13081630----T: 13084235 	 St: c0382000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13081630----T: 13084235 	 St: c043d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13084235----T: 13086840 	 St: c0383000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13084235----T: 13086840 	 St: c0440000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13086840----T: 13089445 	 St: c0369000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13086840----T: 13089445 	 St: c043e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13089445----T: 13092050 	 St: c036a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13089445----T: 13092050 	 St: c007f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13092050----T: 13094655 	 St: c036b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13092050----T: 13094655 	 St: c043f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13094655----T: 13097260 	 St: c03af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13094655----T: 13097260 	 St: c043c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13097260----T: 13099865 	 St: c03ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13097260----T: 13099865 	 St: c043b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13099865----T: 13102470 	 St: c03ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13099865----T: 13102470 	 St: c007e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13102470----T: 13105075 	 St: c03b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13102470----T: 13105075 	 St: c0413000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13105075----T: 13107680 	 St: c03b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13105075----T: 13107680 	 St: c0412000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13107680----T: 13110285 	 St: c03b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13107680----T: 13110285 	 St: c0455000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13110285----T: 13112890 	 St: c0393000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13110285----T: 13112890 	 St: c0411000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13112890----T: 13115495 	 St: c0394000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13112890----T: 13115495 	 St: c0070000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13115495----T: 13118100 	 St: c0392000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13115495----T: 13118100 	 St: c0454000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13118100----T: 13120705 	 St: c0395000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13118100----T: 13120705 	 St: c0453000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13120705----T: 13123310 	 St: c037b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13120705----T: 13123310 	 St: c0086000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13123310----T: 13125915 	 St: c037a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13123310----T: 13125915 	 St: c0452000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13125915----T: 13128520 	 St: c037c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13125915----T: 13128520 	 St: c0460000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13128520----T: 13131125 	 St: c039f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13128520----T: 13131125 	 St: c045e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13131125----T: 13133730 	 St: c03a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13131125----T: 13133730 	 St: c008a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13133730----T: 13136335 	 St: c039e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13133730----T: 13136335 	 St: c045f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13136335----T: 13138940 	 St: c0372000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13136335----T: 13138940 	 St: c0436000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13138940----T: 13141545 	 St: c0373000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13138940----T: 13141545 	 St: c0437000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13141545----T: 13144150 	 St: c0384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13141545----T: 13144150 	 St: c0434000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13144150----T: 13146755 	 St: c0385000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13144150----T: 13146755 	 St: c0435000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13146755----T: 13149360 	 St: c0386000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13146755----T: 13149360 	 St: c007c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13149360----T: 13151965 	 St: c039c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13149360----T: 13151965 	 St: c044e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13151965----T: 13154570 	 St: c039d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13151965----T: 13154570 	 St: c044d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13154570----T: 13157175 	 St: c03ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13154570----T: 13157175 	 St: c044f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13157175----T: 13159780 	 St: c03bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13157175----T: 13159780 	 St: c0084000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13159780----T: 13162385 	 St: c03bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13159780----T: 13162385 	 St: c0438000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13162385----T: 13164990 	 St: c0387000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13162385----T: 13164990 	 St: c0439000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13164990----T: 13167595 	 St: c0388000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13164990----T: 13167595 	 St: c043a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13167595----T: 13170200 	 St: c0389000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13167595----T: 13170200 	 St: c007d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13170200----T: 13172805 	 St: c038a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13170200----T: 13172805 	 St: c0451000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13172805----T: 13175410 	 St: c038b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13172805----T: 13175410 	 St: c0450000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13175410----T: 13178015 	 St: c03ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13175410----T: 13178015 	 St: c0085000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13178015----T: 13180620 	 St: c03ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13178015----T: 13180620 	 St: c0446000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13180620----T: 13183225 	 St: c03aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13180620----T: 13183225 	 St: c0443000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13183225----T: 13185830 	 St: c0390000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13183225----T: 13185830 	 St: c0444000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13185830----T: 13188435 	 St: c0391000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13185830----T: 13188435 	 St: c0445000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13188435----T: 13191040 	 St: c03a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13188435----T: 13191040 	 St: c0081000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13191040----T: 13193645 	 St: c03a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13191040----T: 13193645 	 St: c041c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13193645----T: 13196250 	 St: c03a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13193645----T: 13196250 	 St: c041b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13196250----T: 13198855 	 St: c0396000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13196250----T: 13198855 	 St: c0419000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13198855----T: 13201460 	 St: c0397000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13198855----T: 13201460 	 St: c041a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13201460----T: 13204065 	 St: c036c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13201460----T: 13204065 	 St: c0073000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13204065----T: 13206670 	 St: c036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13204065----T: 13206670 	 St: c0426000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13206670----T: 13209275 	 St: c0378000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13206670----T: 13209275 	 St: c0427000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13209275----T: 13211880 	 St: c0379000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13209275----T: 13211880 	 St: c0077000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13211880----T: 13214485 	 St: c03e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13211880----T: 13214485 	 St: c04ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13214485----T: 13217090 	 St: c03e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13214485----T: 13217090 	 St: c04b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13217090----T: 13219695 	 St: c03e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13217090----T: 13219695 	 St: c00a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13219695----T: 13222300 	 St: c03a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13219695----T: 13222300 	 St: c04af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13222300----T: 13224905 	 St: c03a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13222300----T: 13224905 	 St: c047d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13224905----T: 13227510 	 St: c03f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13224905----T: 13227510 	 St: c0480000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13227510----T: 13230115 	 St: c03fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13227510----T: 13230115 	 St: c047e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13230115----T: 13232720 	 St: c03f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13230115----T: 13232720 	 St: c047f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13232720----T: 13235325 	 St: c03e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13232720----T: 13235325 	 St: c0094000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13235325----T: 13237930 	 St: c03e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13235325----T: 13237930 	 St: c048f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13237930----T: 13240535 	 St: c03e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13237930----T: 13240535 	 St: c0491000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13240535----T: 13243140 	 St: c0408000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13240535----T: 13243140 	 St: c0490000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13243140----T: 13245745 	 St: c0409000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13243140----T: 13245745 	 St: c009a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13245745----T: 13248350 	 St: c0407000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13245745----T: 13248350 	 St: c0502000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13248350----T: 13250955 	 St: c040a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13248350----T: 13250955 	 St: c0503000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13250955----T: 13253560 	 St: c03cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13250955----T: 13253560 	 St: c00c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13253560----T: 13256165 	 St: c03d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13253560----T: 13256165 	 St: c04de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13256165----T: 13258770 	 St: c03d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13256165----T: 13258770 	 St: c04dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13258770----T: 13261375 	 St: c03d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13258770----T: 13261375 	 St: c00b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13261375----T: 13263980 	 St: c03d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13261375----T: 13263980 	 St: c04df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13263980----T: 13266585 	 St: c03d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13263980----T: 13266585 	 St: c04f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13266585----T: 13269190 	 St: c03da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13266585----T: 13269190 	 St: c04ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13269190----T: 13271795 	 St: c040c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13269190----T: 13271795 	 St: c04f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13271795----T: 13274400 	 St: c040b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13271795----T: 13274400 	 St: c04f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13274400----T: 13277005 	 St: c040d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13274400----T: 13277005 	 St: c00ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13277005----T: 13279610 	 St: c03e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13277005----T: 13279610 	 St: c0504000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13279610----T: 13282215 	 St: c03e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13279610----T: 13282215 	 St: c0505000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13282215----T: 13284820 	 St: c03e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13282215----T: 13284820 	 St: c00c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13284820----T: 13287425 	 St: c03c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13284820----T: 13287425 	 St: c0506000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13287425----T: 13290030 	 St: c03c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13287425----T: 13290030 	 St: c04e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13290030----T: 13292635 	 St: c03c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13290030----T: 13292635 	 St: c04e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13292635----T: 13295240 	 St: c03f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13292635----T: 13295240 	 St: c04ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13295240----T: 13297845 	 St: c03f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13295240----T: 13297845 	 St: c04ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13297845----T: 13300450 	 St: c03ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13297845----T: 13300450 	 St: c00b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13300450----T: 13303055 	 St: c03f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13300450----T: 13303055 	 St: c04f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13303055----T: 13305660 	 St: c03f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13303055----T: 13305660 	 St: c04f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13305660----T: 13308265 	 St: c03f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13305660----T: 13308265 	 St: c00bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13308265----T: 13310870 	 St: c03f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13308265----T: 13310870 	 St: c04d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13310870----T: 13313475 	 St: c03f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13310870----T: 13313475 	 St: c04d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13313475----T: 13316080 	 St: c03f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13313475----T: 13316080 	 St: c04d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13316080----T: 13318685 	 St: c040e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13316080----T: 13318685 	 St: c00b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13318685----T: 13321290 	 St: c040f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13318685----T: 13321290 	 St: c04d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13321290----T: 13323895 	 St: c03d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13321290----T: 13323895 	 St: c04d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13323895----T: 13326500 	 St: c03d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13323895----T: 13326500 	 St: c00b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13326500----T: 13329105 	 St: c03d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13326500----T: 13329105 	 St: c04d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13329105----T: 13331710 	 St: c03db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13329105----T: 13331710 	 St: c04e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13331710----T: 13334315 	 St: c03dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13331710----T: 13334315 	 St: c04e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13334315----T: 13336920 	 St: c03ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13334315----T: 13336920 	 St: c04e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13336920----T: 13339525 	 St: c03eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13336920----T: 13339525 	 St: c00b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13339525----T: 13342130 	 St: c03ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13339525----T: 13342130 	 St: c04e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13342130----T: 13344735 	 St: c03c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13342130----T: 13344735 	 St: c04e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13344735----T: 13347340 	 St: c03c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13344735----T: 13347340 	 St: c04e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13347340----T: 13349945 	 St: c03c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13347340----T: 13349945 	 St: c00b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13349945----T: 13352550 	 St: c03c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13349945----T: 13352550 	 St: c04dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13352550----T: 13355155 	 St: c03c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13352550----T: 13355155 	 St: c04db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13355155----T: 13357760 	 St: c03bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13355155----T: 13357760 	 St: c04da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13357760----T: 13360365 	 St: c03d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13357760----T: 13360365 	 St: c00b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13360365----T: 13362970 	 St: c03d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13360365----T: 13362970 	 St: c04f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13362970----T: 13365575 	 St: c03bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13362970----T: 13365575 	 St: c04f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13365575----T: 13368180 	 St: c03be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13365575----T: 13368180 	 St: c04fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13368180----T: 13370785 	 St: c03ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13368180----T: 13370785 	 St: c00bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13370785----T: 13373390 	 St: c03ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13370785----T: 13373390 	 St: c0507000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13373390----T: 13375995 	 St: c0405000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13373390----T: 13375995 	 St: c0508000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13375995----T: 13378600 	 St: c0406000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13375996----T: 13378601 	 St: c0509000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13379153----T: 13381758 	 St: c0088000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13379153----T: 13381758 	 St: c00c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13381758----T: 13384363 	 St: c0080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13381758----T: 13384363 	 St: c058f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13384363----T: 13386968 	 St: c0074000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13384363----T: 13386968 	 St: c0568000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13386968----T: 13389573 	 St: c0083000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13386968----T: 13389573 	 St: c0564000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13389573----T: 13392178 	 St: c0076000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13389573----T: 13392178 	 St: c05c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13392178----T: 13394783 	 St: c0084000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13392178----T: 13394783 	 St: c05b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13394783----T: 13397388 	 St: c0078000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13394783----T: 13397388 	 St: c05ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13397388----T: 13399993 	 St: c0081000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13397388----T: 13399993 	 St: c0588000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13399993----T: 13402598 	 St: c008b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13399993----T: 13402598 	 St: c05f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13402598----T: 13405203 	 St: c0072000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13402598----T: 13405203 	 St: c0604000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13405203----T: 13407808 	 St: c007c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13405203----T: 13407808 	 St: c063d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13407808----T: 13410413 	 St: c007f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13407808----T: 13410413 	 St: c05fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13410413----T: 13413018 	 St: c0082000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13410413----T: 13413018 	 St: c0586000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13413018----T: 13415623 	 St: c0087000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13413018----T: 13415623 	 St: c05fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13415623----T: 13418228 	 St: c0071000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13415623----T: 13418228 	 St: c062a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13418228----T: 13420833 	 St: c0077000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13418228----T: 13420833 	 St: c05b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13420833----T: 13423438 	 St: c007d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13420833----T: 13423438 	 St: c0614000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13423438----T: 13426043 	 St: c008a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13423438----T: 13426043 	 St: c058c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13426043----T: 13428648 	 St: c0079000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13426043----T: 13428648 	 St: c0593000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13428648----T: 13431253 	 St: c007e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13428648----T: 13431253 	 St: c05ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13431253----T: 13433858 	 St: c0075000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13431253----T: 13433858 	 St: c0613000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13433858----T: 13436463 	 St: c0086000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13433858----T: 13436463 	 St: c058d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13436463----T: 13439068 	 St: c007a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13436463----T: 13439068 	 St: c0563000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13439068----T: 13441673 	 St: c0085000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13439068----T: 13441673 	 St: c05fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13441673----T: 13444278 	 St: c0089000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13441673----T: 13444278 	 St: c0592000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13444278----T: 13446883 	 St: c0073000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13444278----T: 13446883 	 St: c05af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13446883----T: 13449488 	 St: c0070000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13446883----T: 13449488 	 St: c0581000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13449488----T: 13452093 	 St: c007b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13449488----T: 13452093 	 St: c063c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13452093----T: 13454698 	 St: c00a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13452093----T: 13454698 	 St: c05cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13454698----T: 13457303 	 St: c009c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13454698----T: 13457303 	 St: c05c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13457303----T: 13459908 	 St: c0098000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13457303----T: 13459908 	 St: c011b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13459908----T: 13462513 	 St: c00a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13459908----T: 13462513 	 St: c0113000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13462513----T: 13465118 	 St: c009a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13462513----T: 13465118 	 St: c00fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13465118----T: 13467723 	 St: c008f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13465118----T: 13467723 	 St: c058e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13467723----T: 13470328 	 St: c0090000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13467723----T: 13470328 	 St: c0606000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13470328----T: 13472933 	 St: c008e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13470328----T: 13472933 	 St: c0639000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13472933----T: 13475538 	 St: c008c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13472933----T: 13475538 	 St: c0590000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13475538----T: 13478143 	 St: c008d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13475538----T: 13478143 	 St: c059d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13478143----T: 13480748 	 St: c0099000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13478143----T: 13480748 	 St: c05c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13480748----T: 13483353 	 St: c00a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13480748----T: 13483353 	 St: c0694000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13483353----T: 13485958 	 St: c0093000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13483353----T: 13485958 	 St: c059c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13485958----T: 13488563 	 St: c0095000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13485958----T: 13488563 	 St: c055e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13488563----T: 13491168 	 St: c009f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13488563----T: 13491168 	 St: c05c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13491168----T: 13493773 	 St: c0091000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13491168----T: 13493773 	 St: c05cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13493773----T: 13496378 	 St: c0094000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13493773----T: 13496378 	 St: c063b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13496378----T: 13498983 	 St: c009e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13496378----T: 13498983 	 St: c0591000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13498983----T: 13501588 	 St: c0092000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13498983----T: 13501588 	 St: c0561000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13501588----T: 13504193 	 St: c00a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13501588----T: 13504193 	 St: c0128000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13504193----T: 13506798 	 St: c00a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13504193----T: 13506798 	 St: c0104000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13506798----T: 13509403 	 St: c0097000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13506798----T: 13509403 	 St: c0562000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13509403----T: 13512008 	 St: c00a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13509403----T: 13512008 	 St: c0605000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13512008----T: 13514613 	 St: c00a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13512008----T: 13514613 	 St: c0587000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13514613----T: 13517218 	 St: c009d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13514613----T: 13517218 	 St: c0129000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13517218----T: 13519823 	 St: c0096000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13517218----T: 13519823 	 St: c063a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13519823----T: 13522428 	 St: c00a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13519823----T: 13522428 	 St: c00ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13522428----T: 13525033 	 St: c009b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13522428----T: 13525033 	 St: c0628000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13525033----T: 13527638 	 St: c00c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13525033----T: 13527638 	 St: c0607000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13527638----T: 13530243 	 St: c00ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13527638----T: 13530243 	 St: c00e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13530243----T: 13532848 	 St: c00af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13530243----T: 13532848 	 St: c0629000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13532848----T: 13535453 	 St: c00b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13532848----T: 13535453 	 St: c0122000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13535453----T: 13538058 	 St: c00ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13535453----T: 13538058 	 St: c05f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13538058----T: 13540663 	 St: c00b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13538058----T: 13540663 	 St: c05ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13540663----T: 13543268 	 St: c00ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13540663----T: 13543268 	 St: c05cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13543268----T: 13545873 	 St: c00bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13543268----T: 13545873 	 St: c0638000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13545873----T: 13548478 	 St: c00c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13545873----T: 13548478 	 St: c05c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13548478----T: 13551083 	 St: c00b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13548478----T: 13551083 	 St: c0102000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13551083----T: 13553688 	 St: c00b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13551083----T: 13553688 	 St: c0580000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13553688----T: 13556293 	 St: c00b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13553688----T: 13556293 	 St: c05c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13556293----T: 13558898 	 St: c00a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13556293----T: 13558898 	 St: c00ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13558898----T: 13561503 	 St: c00bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13558898----T: 13561503 	 St: c05c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13561503----T: 13564108 	 St: c00aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13561503----T: 13564108 	 St: c00ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13564108----T: 13566713 	 St: c00b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13564108----T: 13566713 	 St: c056b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13566713----T: 13569318 	 St: c00b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13566713----T: 13569318 	 St: c056c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13569318----T: 13571923 	 St: c00ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13569318----T: 13571923 	 St: c00f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13571923----T: 13574528 	 St: c00c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13571923----T: 13574528 	 St: c0594000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13574528----T: 13577133 	 St: c00a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13574528----T: 13577133 	 St: c0569000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13577133----T: 13579738 	 St: c00d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13577133----T: 13579738 	 St: c0567000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13579738----T: 13582343 	 St: c00d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13579738----T: 13582343 	 St: c00e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13582343----T: 13584948 	 St: c00d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13582343----T: 13584948 	 St: c0565000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13584948----T: 13587553 	 St: c00ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13584948----T: 13587553 	 St: c056a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13587553----T: 13590158 	 St: c00cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13587553----T: 13590158 	 St: c00e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13590158----T: 13592763 	 St: c00cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13590158----T: 13592763 	 St: c0566000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13592763----T: 13595368 	 St: c00cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13592763----T: 13595368 	 St: c00e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13595368----T: 13597973 	 St: c00ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13595368----T: 13597973 	 St: c0597000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13597973----T: 13600578 	 St: c04d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13597973----T: 13600578 	 St: c0595000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13600578----T: 13603183 	 St: c04e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13600578----T: 13603183 	 St: c0573000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13603183----T: 13605788 	 St: c04e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13603183----T: 13605788 	 St: c0596000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13605788----T: 13608393 	 St: c04f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13605788----T: 13608393 	 St: c00f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13608393----T: 13610998 	 St: c0525000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13608393----T: 13610998 	 St: c059e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13610998----T: 13613603 	 St: c04d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13610998----T: 13613603 	 St: c00ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13613603----T: 13616208 	 St: c055b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13613603----T: 13616208 	 St: c0560000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13616208----T: 13618813 	 St: c045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13616208----T: 13618813 	 St: c055f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13618813----T: 13621418 	 St: c0458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13618813----T: 13621418 	 St: c00df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13621418----T: 13624023 	 St: c0459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13621418----T: 13624023 	 St: c05a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13624023----T: 13626628 	 St: c045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13624023----T: 13626628 	 St: c05a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13626628----T: 13629233 	 St: c0441000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13626628----T: 13629233 	 St: c059f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13629233----T: 13631838 	 St: c0442000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13629233----T: 13631838 	 St: c00f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13631838----T: 13634443 	 St: c0440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13631838----T: 13634443 	 St: c0574000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13634443----T: 13637048 	 St: c0443000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13634443----T: 13637048 	 St: c059b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13637048----T: 13639653 	 St: c041c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13637048----T: 13639653 	 St: c059a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13639653----T: 13642258 	 St: c041d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13639653----T: 13642258 	 St: c00f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13642258----T: 13644863 	 St: c041e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13642258----T: 13644863 	 St: c0575000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13644863----T: 13647468 	 St: c041f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13644863----T: 13647468 	 St: c00e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13647468----T: 13650073 	 St: c0423000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13647468----T: 13650073 	 St: c0598000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13650073----T: 13652678 	 St: c0424000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13650073----T: 13652678 	 St: c0599000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13652678----T: 13655283 	 St: c0425000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13652678----T: 13655283 	 St: c00f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13655283----T: 13657888 	 St: c0422000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13655283----T: 13657888 	 St: c05c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13657888----T: 13660493 	 St: c044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13657888----T: 13660493 	 St: c0101000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13660493----T: 13663098 	 St: c0449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13660493----T: 13663098 	 St: c05cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13663098----T: 13665703 	 St: c044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13663098----T: 13665703 	 St: c0103000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13665703----T: 13668308 	 St: c044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13665703----T: 13668308 	 St: c05f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13668308----T: 13670913 	 St: c044e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13668308----T: 13670913 	 St: c0111000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13670913----T: 13673518 	 St: c044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13670913----T: 13673518 	 St: c05f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13673518----T: 13676123 	 St: c044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13673518----T: 13676123 	 St: c05c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13676123----T: 13678728 	 St: c0429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13676123----T: 13678728 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13678728----T: 13681333 	 St: c0428000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13678728----T: 13681333 	 St: c05c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13681333----T: 13683938 	 St: c042a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13681333----T: 13683938 	 St: c060b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13683938----T: 13686543 	 St: c042b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13683938----T: 13686543 	 St: c058b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13686543----T: 13689148 	 St: c0444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13686543----T: 13689148 	 St: c0589000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13689148----T: 13691753 	 St: c0445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13689148----T: 13691753 	 St: c058a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13691753----T: 13694358 	 St: c0446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13691753----T: 13694358 	 St: c00ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13694358----T: 13696963 	 St: c0463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13694358----T: 13696963 	 St: c060a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13696963----T: 13699568 	 St: c0461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13696963----T: 13699568 	 St: c0118000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13699568----T: 13702173 	 St: c0462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13699568----T: 13702173 	 St: c062c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13702173----T: 13704778 	 St: c0464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13702173----T: 13704778 	 St: c062b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13704778----T: 13707383 	 St: c0417000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13704778----T: 13707383 	 St: c0123000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13707383----T: 13709988 	 St: c0418000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13707383----T: 13709988 	 St: c061c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13709988----T: 13712593 	 St: c0416000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13709988----T: 13712593 	 St: c061e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13712593----T: 13715198 	 St: c0419000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13712593----T: 13715198 	 St: c060c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13715198----T: 13717803 	 St: c0434000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13715198----T: 13717803 	 St: c060d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13717803----T: 13720408 	 St: c0435000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13717803----T: 13720408 	 St: c05a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13720408----T: 13723013 	 St: c0436000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13720408----T: 13723013 	 St: c05a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13723013----T: 13725618 	 St: c0437000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13723013----T: 13725618 	 St: c00f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13725618----T: 13728223 	 St: c043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13725618----T: 13728223 	 St: c062d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13728223----T: 13730828 	 St: c043f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13728223----T: 13730828 	 St: c061f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13730828----T: 13733433 	 St: c043d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13730828----T: 13733433 	 St: c062e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13733433----T: 13736038 	 St: c0448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13733433----T: 13736038 	 St: c05fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13736038----T: 13738643 	 St: c0447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13736038----T: 13738643 	 St: c0693000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13738643----T: 13741248 	 St: c0456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13738643----T: 13741248 	 St: c0146000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13741248----T: 13743853 	 St: c0457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13741248----T: 13743853 	 St: c0692000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13743853----T: 13746458 	 St: c0455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13743853----T: 13746458 	 St: c060e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13746458----T: 13749063 	 St: c0413000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13746458----T: 13749063 	 St: c05ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13749063----T: 13751668 	 St: c0414000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13749063----T: 13751668 	 St: c05e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13751668----T: 13754273 	 St: c0415000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13751668----T: 13754273 	 St: c010d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13754273----T: 13756878 	 St: c0427000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13754273----T: 13756878 	 St: c061d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13756878----T: 13759483 	 St: c0426000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13756878----T: 13759483 	 St: c0609000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13759483----T: 13762088 	 St: c0438000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13759483----T: 13762088 	 St: c011e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13762088----T: 13764693 	 St: c0439000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13762088----T: 13764693 	 St: c0627000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13764693----T: 13767298 	 St: c043a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13764693----T: 13767298 	 St: c0608000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13767298----T: 13769903 	 St: c045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13767298----T: 13769903 	 St: c0117000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13769903----T: 13772508 	 St: c0460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13769903----T: 13772508 	 St: c0625000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13772508----T: 13775113 	 St: c045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13772508----T: 13775113 	 St: c0626000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13775113----T: 13777718 	 St: c042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13775113----T: 13777718 	 St: c0121000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13777718----T: 13780323 	 St: c042d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13777718----T: 13780323 	 St: c0124000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13780323----T: 13782928 	 St: c042e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13780323----T: 13782928 	 St: c0119000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13782928----T: 13785533 	 St: c043b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13782928----T: 13785533 	 St: c0675000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13785533----T: 13788138 	 St: c043c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13785533----T: 13788138 	 St: c0676000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13788138----T: 13790743 	 St: c0420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13788138----T: 13790743 	 St: c013c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13790743----T: 13793348 	 St: c0421000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13790743----T: 13793348 	 St: c0620000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13793348----T: 13795953 	 St: c0453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13793348----T: 13795953 	 St: c05fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13795953----T: 13798558 	 St: c0454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13795953----T: 13798558 	 St: c0114000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13798558----T: 13801163 	 St: c0452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13798558----T: 13801163 	 St: c0621000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13801163----T: 13803768 	 St: c042f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13801163----T: 13803768 	 St: c011f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13803768----T: 13806373 	 St: c0430000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13803768----T: 13806373 	 St: c05ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13806373----T: 13808978 	 St: c0431000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13806373----T: 13808978 	 St: c0603000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13808978----T: 13811583 	 St: c0450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13808978----T: 13811583 	 St: c0602000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13811583----T: 13814188 	 St: c0451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13811583----T: 13814188 	 St: c0116000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13814188----T: 13816793 	 St: c045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13814188----T: 13816793 	 St: c05ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13816793----T: 13819398 	 St: c045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13816793----T: 13819398 	 St: c05ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13819398----T: 13822003 	 St: c041a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13819398----T: 13822003 	 St: c00f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13822003----T: 13824608 	 St: c041b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13822003----T: 13824608 	 St: c057a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13824608----T: 13827213 	 St: c0411000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13824608----T: 13827213 	 St: c057b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13827213----T: 13829818 	 St: c0412000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13827213----T: 13829818 	 St: c057c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13829818----T: 13832423 	 St: c0432000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13829818----T: 13832423 	 St: c00e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13832423----T: 13835028 	 St: c0433000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13832423----T: 13835028 	 St: c0579000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13835028----T: 13837633 	 St: c04ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13835028----T: 13837633 	 St: c05b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13837633----T: 13840238 	 St: c04af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13837633----T: 13840238 	 St: c05b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13840238----T: 13842843 	 St: c04ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13840238----T: 13842843 	 St: c0576000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13842843----T: 13845448 	 St: c04b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13842843----T: 13845448 	 St: c05b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13845448----T: 13848053 	 St: c0495000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13845448----T: 13848053 	 St: c00fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13848053----T: 13850658 	 St: c0496000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13848053----T: 13850658 	 St: c0577000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13850658----T: 13853263 	 St: c0497000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13850658----T: 13853263 	 St: c0578000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13853263----T: 13855868 	 St: c0498000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13853263----T: 13855868 	 St: c00e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13855868----T: 13858473 	 St: c0489000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13855868----T: 13858473 	 St: c05a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13858473----T: 13861078 	 St: c048a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13858473----T: 13861078 	 St: c05a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13861078----T: 13863683 	 St: c048b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13861078----T: 13863683 	 St: c00f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13863683----T: 13866288 	 St: c04a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13863683----T: 13866288 	 St: c057d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13866288----T: 13868893 	 St: c04a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13866288----T: 13868893 	 St: c057e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13868893----T: 13871498 	 St: c04a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13868893----T: 13871498 	 St: c057f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13871498----T: 13874103 	 St: c04a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13871498----T: 13874103 	 St: c00e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13874103----T: 13876708 	 St: c048f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13874103----T: 13876708 	 St: c05f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13876708----T: 13879313 	 St: c0490000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13876708----T: 13879313 	 St: c05f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13879313----T: 13881918 	 St: c0491000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13879313----T: 13881918 	 St: c05f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13881918----T: 13884523 	 St: c046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13881918----T: 13884523 	 St: c0112000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13884523----T: 13887128 	 St: c0470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13884523----T: 13887128 	 St: c05dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13887128----T: 13889733 	 St: c046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13887128----T: 13889733 	 St: c05dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13889733----T: 13892338 	 St: c046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13889733----T: 13892338 	 St: c05de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13892338----T: 13894943 	 St: c0471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13892338----T: 13894943 	 St: c0109000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13894943----T: 13897548 	 St: c0472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13894943----T: 13897548 	 St: c05df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13897548----T: 13900153 	 St: c0473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13897548----T: 13900153 	 St: c05e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13900153----T: 13902758 	 St: c0474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13900153----T: 13902758 	 St: c05e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13902758----T: 13905363 	 St: c046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13902758----T: 13905363 	 St: c010a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13905363----T: 13907968 	 St: c046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13905363----T: 13907968 	 St: c05e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13907968----T: 13910573 	 St: c046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13907968----T: 13910573 	 St: c056d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13910573----T: 13913178 	 St: c0465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13910573----T: 13913178 	 St: c056e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13913178----T: 13915783 	 St: c0466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13913178----T: 13915783 	 St: c056f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13915783----T: 13918388 	 St: c0467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13915783----T: 13918388 	 St: c00e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13918388----T: 13920993 	 St: c0468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13918388----T: 13920993 	 St: c0570000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13920993----T: 13923598 	 St: c0469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13920993----T: 13923598 	 St: c0571000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13923598----T: 13926203 	 St: c048c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13923598----T: 13926203 	 St: c0572000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13926203----T: 13928808 	 St: c048d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13926203----T: 13928808 	 St: c00e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13928808----T: 13931413 	 St: c048e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13928808----T: 13931413 	 St: c05a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13931413----T: 13934018 	 St: c04aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13931413----T: 13934018 	 St: c05aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13934018----T: 13936623 	 St: c04ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13934018----T: 13936623 	 St: c00f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13936623----T: 13939228 	 St: c04ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13936623----T: 13939228 	 St: c05ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13939228----T: 13941833 	 St: c047a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13939228----T: 13941833 	 St: c0600000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13941833----T: 13944438 	 St: c047b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13941833----T: 13944438 	 St: c0585000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13944438----T: 13947043 	 St: c047c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13944438----T: 13947043 	 St: c0601000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13947043----T: 13949648 	 St: c047d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13947043----T: 13949648 	 St: c0115000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13949648----T: 13952253 	 St: c0480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13949648----T: 13952253 	 St: c0582000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13952253----T: 13954858 	 St: c0481000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13952253----T: 13954858 	 St: c0584000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13954858----T: 13957463 	 St: c0482000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13954858----T: 13957463 	 St: c0583000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13957463----T: 13960068 	 St: c0483000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13957463----T: 13960068 	 St: c00eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13960068----T: 13962673 	 St: c049e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13960068----T: 13962673 	 St: c05e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13962673----T: 13965278 	 St: c049f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13962673----T: 13965278 	 St: c05e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13965278----T: 13967883 	 St: c04a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13965278----T: 13967883 	 St: c010b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13967883----T: 13970488 	 St: c049d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13967883----T: 13970488 	 St: c05ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13970488----T: 13973093 	 St: c04a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13970488----T: 13973093 	 St: c05ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13973093----T: 13975698 	 St: c0475000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13973093----T: 13975698 	 St: c010f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13975698----T: 13978303 	 St: c0476000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13975698----T: 13978303 	 St: c05a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13978303----T: 13980908 	 St: c0477000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13978303----T: 13980908 	 St: c05a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13980908----T: 13983513 	 St: c047e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13980908----T: 13983513 	 St: c05a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13983513----T: 13986118 	 St: c047f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13983513----T: 13986118 	 St: c00f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13986118----T: 13988723 	 St: c049b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13986118----T: 13988723 	 St: c05d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13988723----T: 13991328 	 St: c049c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13988723----T: 13991328 	 St: c05d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13991328----T: 13993933 	 St: c0478000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13991328----T: 13993933 	 St: c05d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13993933----T: 13996538 	 St: c0479000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13993933----T: 13996538 	 St: c0107000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13996538----T: 13999143 	 St: c04b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13996538----T: 13999143 	 St: c05e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 13999143----T: 14001748 	 St: c04b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13999143----T: 14001748 	 St: c05e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14001748----T: 14004353 	 St: c04b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14001748----T: 14004353 	 St: c05e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14004353----T: 14006958 	 St: c04b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14004353----T: 14006958 	 St: c010c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14006958----T: 14009563 	 St: c04a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14006958----T: 14009563 	 St: c05e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14009563----T: 14012168 	 St: c04a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14009563----T: 14012168 	 St: c05ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14012168----T: 14014773 	 St: c0486000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14012168----T: 14014773 	 St: c05eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14014773----T: 14017378 	 St: c0487000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14014773----T: 14017378 	 St: c05ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14017378----T: 14019983 	 St: c0488000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14017378----T: 14019983 	 St: c010e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14019983----T: 14022588 	 St: c04a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14019983----T: 14022588 	 St: c05b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14022588----T: 14025193 	 St: c04a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14022588----T: 14025193 	 St: c05b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14025193----T: 14027798 	 St: c04b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14025193----T: 14027798 	 St: c05ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14027798----T: 14030403 	 St: c04b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14027798----T: 14030403 	 St: c00fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14030403----T: 14033008 	 St: c04b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14030403----T: 14033008 	 St: c05b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14033008----T: 14035613 	 St: c0499000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14033008----T: 14035613 	 St: c05b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14035613----T: 14038218 	 St: c049a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14035613----T: 14038218 	 St: c05b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14038218----T: 14040823 	 St: c0484000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14038218----T: 14040823 	 St: c00fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14040823----T: 14043428 	 St: c0485000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14040823----T: 14043428 	 St: c05d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14043428----T: 14046033 	 St: c04b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14043428----T: 14046033 	 St: c05da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14046033----T: 14048638 	 St: c04b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14046033----T: 14048638 	 St: c05db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14048638----T: 14051243 	 St: c0492000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14048638----T: 14051243 	 St: c0108000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14051243----T: 14053848 	 St: c0493000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14051243----T: 14053848 	 St: c05be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14053848----T: 14056453 	 St: c0494000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14053848----T: 14056453 	 St: c05bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14056453----T: 14059058 	 St: c0502000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14056453----T: 14059058 	 St: c00ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14059058----T: 14061663 	 St: c0503000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14059058----T: 14061663 	 St: c05bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14061663----T: 14064268 	 St: c0504000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14061663----T: 14064268 	 St: c05bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14064268----T: 14066873 	 St: c04c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14064268----T: 14066873 	 St: c05bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14066873----T: 14069478 	 St: c04c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14066873----T: 14069478 	 St: c00fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14069478----T: 14072083 	 St: c04c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14069478----T: 14072083 	 St: c05f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14072083----T: 14074688 	 St: c04c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14072083----T: 14074688 	 St: c05f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14074688----T: 14077293 	 St: c04cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14074688----T: 14077293 	 St: c05f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14077293----T: 14079898 	 St: c04d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14077293----T: 14079898 	 St: c0110000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14079898----T: 14082503 	 St: c04d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14079898----T: 14082503 	 St: c05d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14082503----T: 14085108 	 St: c04e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14082503----T: 14085108 	 St: c05d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14085108----T: 14087713 	 St: c04e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14085108----T: 14087713 	 St: c05d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14087713----T: 14090318 	 St: c04e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14087713----T: 14090318 	 St: c0105000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14090318----T: 14092923 	 St: c04c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14090318----T: 14092923 	 St: c05d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14092923----T: 14095528 	 St: c04d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14092923----T: 14095528 	 St: c05d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14095528----T: 14098133 	 St: c04d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14095528----T: 14098133 	 St: c0106000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14098133----T: 14100738 	 St: c04c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14098133----T: 14100738 	 St: c05d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14100738----T: 14103343 	 St: c04c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14100738----T: 14103343 	 St: c0654000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14103343----T: 14105948 	 St: c04c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14103343----T: 14105948 	 St: c0653000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14105948----T: 14108553 	 St: c04f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14105948----T: 14108553 	 St: c0655000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14108553----T: 14111158 	 St: c04f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14108553----T: 14111158 	 St: c0656000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14111158----T: 14113763 	 St: c04f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14111158----T: 14113763 	 St: c0131000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14113763----T: 14116368 	 St: c0505000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14113763----T: 14116368 	 St: c0657000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14116368----T: 14118973 	 St: c0506000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14116368----T: 14118973 	 St: c0658000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14118973----T: 14121578 	 St: c0507000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14118973----T: 14121578 	 St: c0659000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14121578----T: 14124183 	 St: c04da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14121578----T: 14124183 	 St: c0132000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14124183----T: 14126788 	 St: c04db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14124183----T: 14126788 	 St: c0645000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14126788----T: 14129393 	 St: c04dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14126788----T: 14129393 	 St: c0646000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14129393----T: 14131998 	 St: c04dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14129393----T: 14131998 	 St: c012c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14131998----T: 14134603 	 St: c04ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14131998----T: 14134603 	 St: c0624000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14134603----T: 14137208 	 St: c04ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14134603----T: 14137208 	 St: c0622000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14137208----T: 14139813 	 St: c04d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14137208----T: 14139813 	 St: c0623000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14139813----T: 14142418 	 St: c04d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14139813----T: 14142418 	 St: c0120000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14142418----T: 14145023 	 St: c04ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14142418----T: 14145023 	 St: c0652000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14145023----T: 14147628 	 St: c04bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14145023----T: 14147628 	 St: c0650000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14147628----T: 14150233 	 St: c04bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14147628----T: 14150233 	 St: c0651000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14150233----T: 14152838 	 St: c04f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14150233----T: 14152838 	 St: c0130000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14152838----T: 14155443 	 St: c04fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14152838----T: 14155443 	 St: c0637000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14155443----T: 14158048 	 St: c04bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14155443----T: 14158048 	 St: c0127000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14158048----T: 14160653 	 St: c04c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14158048----T: 14160653 	 St: c0636000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14160653----T: 14163258 	 St: c04c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14160653----T: 14163258 	 St: c0635000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14163258----T: 14165863 	 St: c04de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14163258----T: 14165863 	 St: c0642000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14165863----T: 14168468 	 St: c04df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14165863----T: 14168468 	 St: c0644000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14168468----T: 14171073 	 St: c04e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14168468----T: 14171073 	 St: c012b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14171073----T: 14173678 	 St: c04e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14171073----T: 14173678 	 St: c0643000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14173678----T: 14176283 	 St: c04e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14173678----T: 14176283 	 St: c063f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14176283----T: 14178888 	 St: c04f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14176283----T: 14178888 	 St: c063e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14178888----T: 14181493 	 St: c04f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14178888----T: 14181493 	 St: c0640000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14181493----T: 14184098 	 St: c04ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14181493----T: 14184098 	 St: c012a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14184098----T: 14186703 	 St: c0508000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14184098----T: 14186703 	 St: c0641000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14186703----T: 14189308 	 St: c0509000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14186703----T: 14189308 	 St: c0647000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14189308----T: 14191913 	 St: c04bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14189308----T: 14191913 	 St: c0648000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14191913----T: 14194518 	 St: c04be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14191913----T: 14194518 	 St: c0649000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14194518----T: 14197123 	 St: c053b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14194518----T: 14197123 	 St: c064a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14197123----T: 14199728 	 St: c053c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14197123----T: 14199728 	 St: c012d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14199728----T: 14202333 	 St: c053d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14199728----T: 14202333 	 St: c064e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14202333----T: 14204938 	 St: c0532000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14202333----T: 14204938 	 St: c012f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14204938----T: 14207543 	 St: c0531000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14204938----T: 14207543 	 St: c064f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14207543----T: 14210148 	 St: c0533000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14207543----T: 14210148 	 St: c0615000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14210148----T: 14212753 	 St: c053e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14210148----T: 14212753 	 St: c0616000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14212753----T: 14215358 	 St: c053f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14212753----T: 14215358 	 St: c0617000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14215358----T: 14217963 	 St: c0520000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14215358----T: 14217963 	 St: c011c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14217963----T: 14220568 	 St: c0521000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14217963----T: 14220568 	 St: c060f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14220568----T: 14223173 	 St: c0522000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14220568----T: 14223173 	 St: c0610000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14223173----T: 14225778 	 St: c0529000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14223173----T: 14225778 	 St: c0612000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14225778----T: 14228383 	 St: c052a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14225778----T: 14228383 	 St: c0611000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14228383----T: 14230988 	 St: c052b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14228383----T: 14230988 	 St: c011a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14230988----T: 14233593 	 St: c052e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14230988----T: 14233593 	 St: c0618000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14233593----T: 14236198 	 St: c052f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14233593----T: 14236198 	 St: c0619000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14236198----T: 14238803 	 St: c0530000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14236198----T: 14238803 	 St: c061b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14238803----T: 14241408 	 St: c0523000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14238803----T: 14241408 	 St: c061a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14241408----T: 14244013 	 St: c0524000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14241408----T: 14244013 	 St: c011d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14244013----T: 14246618 	 St: c052c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14244013----T: 14246618 	 St: c064b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14246618----T: 14249223 	 St: c052d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14246619----T: 14249224 	 St: c062f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14249802----T: 14252407 	 St: c00e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14249802----T: 14252407 	 St: c064d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14252407----T: 14255012 	 St: c00e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14252407----T: 14255012 	 St: c06a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14255012----T: 14257617 	 St: c00ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14255012----T: 14257617 	 St: c06a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14257617----T: 14260222 	 St: c00f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14257617----T: 14260222 	 St: c014c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14260222----T: 14262827 	 St: c00f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14260222----T: 14262827 	 St: c0780000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14262827----T: 14265432 	 St: c00f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14262827----T: 14265432 	 St: c0739000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14265432----T: 14268037 	 St: c00ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14265432----T: 14268037 	 St: c073c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14268037----T: 14270642 	 St: c00f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14268037----T: 14270642 	 St: c073a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14270642----T: 14273247 	 St: c00f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14270642----T: 14273247 	 St: c07ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14273247----T: 14275852 	 St: c00e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14273247----T: 14275852 	 St: c06a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14275852----T: 14278457 	 St: c00eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14275852----T: 14278457 	 St: c07d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14278457----T: 14281062 	 St: c00f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14278457----T: 14281062 	 St: c07e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14281062----T: 14283667 	 St: c00ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14281062----T: 14283667 	 St: c07d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14283667----T: 14286272 	 St: c00f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14283667----T: 14286272 	 St: c07ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14286272----T: 14288877 	 St: c00f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14286272----T: 14288877 	 St: c06a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14288877----T: 14291482 	 St: c00ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14288877----T: 14291482 	 St: c079e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14291482----T: 14294087 	 St: c00ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14291482----T: 14294087 	 St: c07e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14294087----T: 14296692 	 St: c00e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14294087----T: 14296692 	 St: c07c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14296692----T: 14299297 	 St: c00e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14296692----T: 14299297 	 St: c0774000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14299297----T: 14301902 	 St: c00e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14299297----T: 14301902 	 St: c07a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14301902----T: 14304507 	 St: c00f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14301902----T: 14304507 	 St: c07c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14304507----T: 14307112 	 St: c00de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14304507----T: 14307112 	 St: c07ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14307112----T: 14309717 	 St: c00df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14307112----T: 14309717 	 St: c073b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14309717----T: 14312322 	 St: c00e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14309717----T: 14312322 	 St: c07a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14312322----T: 14314927 	 St: c00e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14312322----T: 14314927 	 St: c07b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14314927----T: 14317532 	 St: c00f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14314927----T: 14317532 	 St: c07ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14317532----T: 14320137 	 St: c00e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14317532----T: 14320137 	 St: c07af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14320137----T: 14322742 	 St: c00e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14320137----T: 14322742 	 St: c07b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14322742----T: 14325347 	 St: c0110000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14322742----T: 14325347 	 St: c07c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14325347----T: 14327952 	 St: c0101000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14325347----T: 14327952 	 St: c07ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14327952----T: 14330557 	 St: c0105000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14327952----T: 14330557 	 St: c07b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14330557----T: 14333162 	 St: c0108000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14330557----T: 14333162 	 St: c0781000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14333162----T: 14335767 	 St: c0115000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14333162----T: 14335767 	 St: c07ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14335767----T: 14338372 	 St: c0106000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14335767----T: 14338372 	 St: c07d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14338372----T: 14340977 	 St: c010c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14338372----T: 14340977 	 St: c07b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14340977----T: 14343582 	 St: c00ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14340977----T: 14343582 	 St: c06f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14343582----T: 14346187 	 St: c0111000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14343582----T: 14346187 	 St: c01ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14346187----T: 14348792 	 St: c010a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14346187----T: 14348792 	 St: c01a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14348792----T: 14351397 	 St: c010d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14348792----T: 14351397 	 St: c01b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14351397----T: 14354002 	 St: c0107000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14351397----T: 14354002 	 St: c07c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14354002----T: 14356607 	 St: c010b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14354002----T: 14356607 	 St: c07d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14356607----T: 14359212 	 St: c00fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14356607----T: 14359212 	 St: c07cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14359212----T: 14361817 	 St: c0104000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14359212----T: 14361817 	 St: c07e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14361817----T: 14364422 	 St: c0109000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14361817----T: 14364422 	 St: c07a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14364422----T: 14367027 	 St: c010e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14364422----T: 14367027 	 St: c07c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14367027----T: 14369632 	 St: c0112000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14367027----T: 14369632 	 St: c07eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14369632----T: 14372237 	 St: c00fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14369632----T: 14372237 	 St: c07f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14372237----T: 14374842 	 St: c0103000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14372237----T: 14374842 	 St: c07a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14374842----T: 14377447 	 St: c0114000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14374842----T: 14377447 	 St: c07d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14377447----T: 14380052 	 St: c00fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14377447----T: 14380052 	 St: c06cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14380052----T: 14382657 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14380052----T: 14382657 	 St: c06a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14382657----T: 14385262 	 St: c0113000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14382657----T: 14385262 	 St: c01b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14385262----T: 14387867 	 St: c00fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14385262----T: 14387867 	 St: c06c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14387867----T: 14390472 	 St: c00fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14387867----T: 14390472 	 St: c07ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14390472----T: 14393077 	 St: c0102000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14390472----T: 14393077 	 St: c01a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14393077----T: 14395682 	 St: c010f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14393077----T: 14395682 	 St: c07e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14395682----T: 14398287 	 St: c011d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14395682----T: 14398287 	 St: c07ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14398287----T: 14400892 	 St: c0120000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14398287----T: 14400892 	 St: c01ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14400892----T: 14403497 	 St: c012b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14400892----T: 14403497 	 St: c06ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14403497----T: 14406102 	 St: c0128000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14403497----T: 14406102 	 St: c0767000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14406102----T: 14408707 	 St: c0123000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14406102----T: 14408707 	 St: c06c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14408707----T: 14411312 	 St: c011b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14408707----T: 14411312 	 St: c0157000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14411312----T: 14413917 	 St: c011a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14411312----T: 14413917 	 St: c06cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14413917----T: 14416522 	 St: c0118000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14413917----T: 14416522 	 St: c06cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14416522----T: 14419127 	 St: c0116000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14416522----T: 14419127 	 St: c0159000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14419127----T: 14421732 	 St: c0130000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14419127----T: 14421732 	 St: c06fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14421732----T: 14424337 	 St: c0131000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14421732----T: 14424337 	 St: c06fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14424337----T: 14426942 	 St: c011c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14424337----T: 14426942 	 St: c0168000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14426942----T: 14429547 	 St: c011e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14426942----T: 14429547 	 St: c014d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14429547----T: 14432152 	 St: c0121000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14429547----T: 14432152 	 St: c0738000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14432152----T: 14434757 	 St: c0127000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14432152----T: 14434757 	 St: c017d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14434757----T: 14437362 	 St: c012d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14434757----T: 14437362 	 St: c0737000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14437362----T: 14439967 	 St: c0119000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14437362----T: 14439967 	 St: c0744000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14439967----T: 14442572 	 St: c012c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14439967----T: 14442572 	 St: c017e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14442572----T: 14445177 	 St: c0117000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14442572----T: 14445177 	 St: c0746000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14445177----T: 14447782 	 St: c012f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14445177----T: 14447782 	 St: c0745000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14447782----T: 14450387 	 St: c0122000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14447782----T: 14450387 	 St: c0181000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14450387----T: 14452992 	 St: c0124000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14450387----T: 14452992 	 St: c0764000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14452992----T: 14455597 	 St: c0129000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14452992----T: 14455597 	 St: c0765000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14455597----T: 14458202 	 St: c011f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14455597----T: 14458202 	 St: c0766000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14458202----T: 14460807 	 St: c012a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14458202----T: 14460807 	 St: c018c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14460807----T: 14463412 	 St: c013c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14460807----T: 14463412 	 St: c0771000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14463412----T: 14466017 	 St: c0132000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14463412----T: 14466017 	 St: c0786000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14466017----T: 14468622 	 St: c0146000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14466017----T: 14468622 	 St: c075f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14468622----T: 14471227 	 St: c062f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14468622----T: 14471227 	 St: c0773000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14471227----T: 14473832 	 St: c064a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14471227----T: 14473832 	 St: c0772000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14473832----T: 14476437 	 St: c064b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14473832----T: 14476437 	 St: c0190000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14476437----T: 14479042 	 St: c064d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14476437----T: 14479042 	 St: c07a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14479042----T: 14481647 	 St: c0635000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14479042----T: 14481647 	 St: c079f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14481647----T: 14484252 	 St: c0659000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14481647----T: 14484252 	 St: c019f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14484252----T: 14486857 	 St: c0692000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14484252----T: 14486857 	 St: c0775000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14486857----T: 14489462 	 St: c0571000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14486857----T: 14489462 	 St: c0760000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14489462----T: 14492067 	 St: c0570000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14489462----T: 14492067 	 St: c018a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14492067----T: 14494672 	 St: c0572000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14492067----T: 14494672 	 St: c0776000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14494672----T: 14497277 	 St: c0573000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14494672----T: 14497277 	 St: c0191000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14497277----T: 14499882 	 St: c057b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14497277----T: 14499882 	 St: c07b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14499882----T: 14502487 	 St: c0579000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14499882----T: 14502487 	 St: c0787000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14502487----T: 14505092 	 St: c057c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14502487----T: 14505092 	 St: c0788000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14505092----T: 14507697 	 St: c057a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14505092----T: 14507697 	 St: c07a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14507697----T: 14510302 	 St: c058e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14507697----T: 14510302 	 St: c0197000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14510302----T: 14512907 	 St: c058f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14510302----T: 14512907 	 St: c07aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14512907----T: 14515512 	 St: c0590000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14512907----T: 14515512 	 St: c01a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14515512----T: 14518117 	 St: c0591000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14515512----T: 14518117 	 St: c07bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14518117----T: 14520722 	 St: c059b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14518117----T: 14520722 	 St: c07a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14520722----T: 14523327 	 St: c059a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14520722----T: 14523327 	 St: c07a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14523327----T: 14525932 	 St: c059c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14523327----T: 14525932 	 St: c07b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14525932----T: 14528537 	 St: c059d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14525932----T: 14528537 	 St: c01a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14528537----T: 14531142 	 St: c05a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14528537----T: 14531142 	 St: c07b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14531142----T: 14533747 	 St: c05a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14531142----T: 14533747 	 St: c07d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14533747----T: 14536352 	 St: c05a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14533747----T: 14536352 	 St: c07d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14536352----T: 14538957 	 St: c05a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14536352----T: 14538957 	 St: c07c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14538957----T: 14541562 	 St: c05a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14538957----T: 14541562 	 St: c01b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14541562----T: 14544167 	 St: c05a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14541562----T: 14544167 	 St: c07d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14544167----T: 14546772 	 St: c05a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14544167----T: 14546772 	 St: c0195000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14546772----T: 14549377 	 St: c0580000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14546772----T: 14549377 	 St: c07ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14549377----T: 14551982 	 St: c0581000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14549377----T: 14551982 	 St: c07cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14551982----T: 14554587 	 St: c057f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14551982----T: 14554587 	 St: c07b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14554587----T: 14557192 	 St: c0582000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14554587----T: 14557192 	 St: c07cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14557192----T: 14559797 	 St: c0594000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14557192----T: 14559797 	 St: c01ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14559797----T: 14562402 	 St: c0595000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14559797----T: 14562402 	 St: c01a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14562402----T: 14565007 	 St: c0596000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14562402----T: 14565007 	 St: c07a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14565007----T: 14567612 	 St: c0597000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14565007----T: 14567612 	 St: c07a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14567612----T: 14570217 	 St: c059e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14567612----T: 14570217 	 St: c01a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14570217----T: 14572822 	 St: c059f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14570217----T: 14572822 	 St: c01a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14572822----T: 14575427 	 St: c05a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14572822----T: 14575427 	 St: c07b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14575427----T: 14578032 	 St: c056c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14575427----T: 14578032 	 St: c07b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14578032----T: 14580637 	 St: c056b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14578032----T: 14580637 	 St: c01a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14580637----T: 14583242 	 St: c056d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14580637----T: 14583242 	 St: c07c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14583242----T: 14585847 	 St: c056a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14583242----T: 14585847 	 St: c07ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14585847----T: 14588452 	 St: c0583000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14585847----T: 14588452 	 St: c07c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14588452----T: 14591057 	 St: c0584000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14588452----T: 14591057 	 St: c01a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14591057----T: 14593662 	 St: c0585000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14591057----T: 14593662 	 St: c01aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14593662----T: 14596267 	 St: c05ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14593662----T: 14596267 	 St: c07c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14596267----T: 14598872 	 St: c05ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14596267----T: 14598872 	 St: c01ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14598872----T: 14601477 	 St: c05ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14598872----T: 14601477 	 St: c07c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14601477----T: 14604082 	 St: c058c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14601477----T: 14604082 	 St: c07ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14604082----T: 14606687 	 St: c058d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14604082----T: 14606687 	 St: c01ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14606687----T: 14609292 	 St: c058b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14606687----T: 14609292 	 St: c07e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14609292----T: 14611897 	 St: c0598000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14609292----T: 14611897 	 St: c07e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14611897----T: 14614502 	 St: c0599000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14611897----T: 14614502 	 St: c07cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14614502----T: 14617107 	 St: c05a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14614502----T: 14617107 	 St: c07ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14617107----T: 14619712 	 St: c05a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14617107----T: 14619712 	 St: c01af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14619712----T: 14622317 	 St: c0586000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14619712----T: 14622317 	 St: c01b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14622317----T: 14624922 	 St: c0587000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14622317----T: 14624922 	 St: c01b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14624922----T: 14627527 	 St: c0588000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14624922----T: 14627527 	 St: c01b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14627527----T: 14630132 	 St: c058a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14627527----T: 14630132 	 St: c01b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14630132----T: 14632737 	 St: c0589000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14630132----T: 14632737 	 St: c07d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14632737----T: 14635342 	 St: c057d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14632737----T: 14635342 	 St: c06b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14635342----T: 14637947 	 St: c057e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14635342----T: 14637947 	 St: c06b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14637947----T: 14640552 	 St: c056e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14637947----T: 14640552 	 St: c06b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14640552----T: 14643157 	 St: c056f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14640552----T: 14643157 	 St: c0151000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14643157----T: 14645762 	 St: c0561000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14643157----T: 14645762 	 St: c06b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14645762----T: 14648367 	 St: c0562000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14645762----T: 14648367 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14648367----T: 14650972 	 St: c0563000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14648367----T: 14650972 	 St: c06c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14650972----T: 14653577 	 St: c0564000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14650972----T: 14653577 	 St: c06c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14653577----T: 14656182 	 St: c0592000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14653577----T: 14656182 	 St: c0155000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14656182----T: 14658787 	 St: c0593000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14656182----T: 14658787 	 St: c06cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14658787----T: 14661392 	 St: c055c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14658787----T: 14661392 	 St: c06d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14661392----T: 14663997 	 St: c055d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14661392----T: 14663997 	 St: c06d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14663997----T: 14666602 	 St: c055e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14663997----T: 14666602 	 St: c015a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14666602----T: 14669207 	 St: c055f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14666602----T: 14669207 	 St: c06da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14669207----T: 14671812 	 St: c0560000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14669207----T: 14671812 	 St: c06db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14671812----T: 14674417 	 St: c0565000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14671812----T: 14674417 	 St: c06dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14674417----T: 14677022 	 St: c0566000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14674417----T: 14677022 	 St: c06dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14677022----T: 14679627 	 St: c0567000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14677022----T: 14679627 	 St: c015e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14679627----T: 14682232 	 St: c0574000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14679627----T: 14682232 	 St: c06de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14682232----T: 14684837 	 St: c0575000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14682232----T: 14684837 	 St: c06df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14684837----T: 14687442 	 St: c0576000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14684837----T: 14687442 	 St: c015f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14687442----T: 14690047 	 St: c05aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14687442----T: 14690047 	 St: c06b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14690047----T: 14692652 	 St: c05ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14690047----T: 14692652 	 St: c06b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14692652----T: 14695257 	 St: c0568000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14692652----T: 14695257 	 St: c0152000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14695257----T: 14697862 	 St: c0569000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14695257----T: 14697862 	 St: c06b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14697862----T: 14700467 	 St: c0577000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14697862----T: 14700467 	 St: c06d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14700467----T: 14703072 	 St: c0578000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14700467----T: 14703072 	 St: c06d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14703072----T: 14705677 	 St: c05f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14703072----T: 14705677 	 St: c015d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14705677----T: 14708282 	 St: c05f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14705677----T: 14708282 	 St: c06f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14708282----T: 14710887 	 St: c05f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14708282----T: 14710887 	 St: c06f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14710887----T: 14713492 	 St: c05f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14710887----T: 14713492 	 St: c06f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14713492----T: 14716097 	 St: c05c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14713492----T: 14716097 	 St: c0166000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14716097----T: 14718702 	 St: c05c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14716097----T: 14718702 	 St: c06d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14718702----T: 14721307 	 St: c05c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14718702----T: 14721307 	 St: c06d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14721307----T: 14723912 	 St: c05c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14721307----T: 14723912 	 St: c015b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14723912----T: 14726517 	 St: c05d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14723912----T: 14726517 	 St: c06d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14726517----T: 14729122 	 St: c05d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14726517----T: 14729122 	 St: c06e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14729122----T: 14731727 	 St: c05d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14729122----T: 14731727 	 St: c06eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14731727----T: 14734332 	 St: c05cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14731727----T: 14734332 	 St: c06ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14734332----T: 14736937 	 St: c05d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14734332----T: 14736937 	 St: c06ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14736937----T: 14739542 	 St: c05da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14736937----T: 14739542 	 St: c0163000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14739542----T: 14742147 	 St: c05db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14739542----T: 14742147 	 St: c06f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14742147----T: 14744752 	 St: c05ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14742147----T: 14744752 	 St: c06f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14744752----T: 14747357 	 St: c0600000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14744752----T: 14747357 	 St: c06f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14747357----T: 14749962 	 St: c0601000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14747357----T: 14749962 	 St: c0165000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14749962----T: 14752567 	 St: c0602000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14749962----T: 14752567 	 St: c06ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14752567----T: 14755172 	 St: c05d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14752567----T: 14755172 	 St: c06af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14755172----T: 14757777 	 St: c05d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14755172----T: 14757777 	 St: c06ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14757777----T: 14760382 	 St: c05d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14757777----T: 14760382 	 St: c014f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14760382----T: 14762987 	 St: c05e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14760382----T: 14762987 	 St: c06b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14762987----T: 14765592 	 St: c05e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14762987----T: 14765592 	 St: c06ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14765592----T: 14768197 	 St: c05e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14765592----T: 14768197 	 St: c06bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14768197----T: 14770802 	 St: c05e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14768197----T: 14770802 	 St: c06bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14770802----T: 14773407 	 St: c05be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14770802----T: 14773407 	 St: c0153000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14773407----T: 14776012 	 St: c05bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14773407----T: 14776012 	 St: c06e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14776012----T: 14778617 	 St: c05bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14776012----T: 14778617 	 St: c06e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14778617----T: 14781222 	 St: c05c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14778617----T: 14781222 	 St: c06e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14781222----T: 14783827 	 St: c05f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14781222----T: 14783827 	 St: c06e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14783827----T: 14786432 	 St: c05f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14783827----T: 14786432 	 St: c0160000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14786432----T: 14789037 	 St: c05f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14786432----T: 14789037 	 St: c06c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14789037----T: 14791642 	 St: c05df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14789037----T: 14791642 	 St: c06c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14791642----T: 14794247 	 St: c05e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14791642----T: 14794247 	 St: c06ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14794247----T: 14796852 	 St: c05e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14794247----T: 14796852 	 St: c0158000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14796852----T: 14799457 	 St: c05e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14796852----T: 14799457 	 St: c06bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14799457----T: 14802062 	 St: c05e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14799457----T: 14802062 	 St: c06bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14802062----T: 14804667 	 St: c05ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14802062----T: 14804667 	 St: c06be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14804667----T: 14807272 	 St: c05d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14804667----T: 14807272 	 St: c0154000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14807272----T: 14809877 	 St: c05d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14807272----T: 14809877 	 St: c06c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14809877----T: 14812482 	 St: c05d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14809877----T: 14812482 	 St: c06c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14812482----T: 14815087 	 St: c05e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14812482----T: 14815087 	 St: c06c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14815087----T: 14817692 	 St: c05e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14815087----T: 14817692 	 St: c0156000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14817692----T: 14820297 	 St: c05af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14817692----T: 14820297 	 St: c06e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14820297----T: 14822902 	 St: c05b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14820297----T: 14822902 	 St: c06e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14822902----T: 14825507 	 St: c05b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14822902----T: 14825507 	 St: c06e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14825507----T: 14828112 	 St: c05b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14825507----T: 14828112 	 St: c0161000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14828112----T: 14830717 	 St: c05ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14828112----T: 14830717 	 St: c06ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14830717----T: 14833322 	 St: c05cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14830717----T: 14833322 	 St: c06ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14833322----T: 14835927 	 St: c05cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14833322----T: 14835927 	 St: c06ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14835927----T: 14838532 	 St: c05dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14835927----T: 14838532 	 St: c0164000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14838532----T: 14841137 	 St: c05dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14838532----T: 14841137 	 St: c06aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14841137----T: 14843742 	 St: c05de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14841137----T: 14843742 	 St: c06ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14843742----T: 14846347 	 St: c05eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14843742----T: 14846347 	 St: c06ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14846347----T: 14848952 	 St: c05ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14846347----T: 14848952 	 St: c014e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14848952----T: 14851557 	 St: c05ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14848952----T: 14851557 	 St: c06d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14851557----T: 14854162 	 St: c05f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14851557----T: 14854162 	 St: c06d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14854162----T: 14856767 	 St: c05f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14854162----T: 14856767 	 St: c06d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14856767----T: 14859372 	 St: c05f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14856767----T: 14859372 	 St: c06b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14859372----T: 14861977 	 St: c05bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14859372----T: 14861977 	 St: c015c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14861977----T: 14864582 	 St: c05bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14861977----T: 14864582 	 St: c06b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14864582----T: 14867187 	 St: c05ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14864582----T: 14867187 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14867187----T: 14869792 	 St: c05cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14867187----T: 14869792 	 St: c06f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14869792----T: 14872397 	 St: c05c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14869792----T: 14872397 	 St: c06f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14872397----T: 14875002 	 St: c05fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14872397----T: 14875002 	 St: c06f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14875002----T: 14877607 	 St: c05fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14875002----T: 14877607 	 St: c0167000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14877607----T: 14880212 	 St: c05fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14877607----T: 14880212 	 St: c06e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14880212----T: 14882817 	 St: c05b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14880212----T: 14882817 	 St: c0162000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14882817----T: 14885422 	 St: c05b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14882817----T: 14885422 	 St: c0713000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14885422----T: 14888027 	 St: c05b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14885422----T: 14888027 	 St: c06e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14888027----T: 14890632 	 St: c05b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14888027----T: 14890632 	 St: c0714000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14890632----T: 14893237 	 St: c05c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14890632----T: 14893237 	 St: c0715000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14893237----T: 14895842 	 St: c05c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14893237----T: 14895842 	 St: c0171000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14895842----T: 14898447 	 St: c05fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14895842----T: 14898447 	 St: c0708000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14898447----T: 14901052 	 St: c05fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14898447----T: 14901052 	 St: c0709000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14901052----T: 14903657 	 St: c05b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14901052----T: 14903657 	 St: c016d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14903657----T: 14906262 	 St: c05b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14903657----T: 14906262 	 St: c0741000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14906262----T: 14908867 	 St: c05b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14906262----T: 14908867 	 St: c0743000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14908867----T: 14911472 	 St: c05ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14908867----T: 14911472 	 St: c0742000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14911472----T: 14914077 	 St: c05c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14911472----T: 14914077 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14914077----T: 14916682 	 St: c05c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14914077----T: 14916682 	 St: c074d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14916682----T: 14919287 	 St: c05ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14916682----T: 14919287 	 St: c074e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14919287----T: 14921892 	 St: c05ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14919287----T: 14921892 	 St: c0184000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14921892----T: 14924497 	 St: c0618000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14921892----T: 14924497 	 St: c074f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14924497----T: 14927102 	 St: c0619000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14924497----T: 14927102 	 St: c0700000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14927102----T: 14929707 	 St: c061a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14927102----T: 14929707 	 St: c06ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14929707----T: 14932312 	 St: c061b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14929707----T: 14932312 	 St: c070a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14932312----T: 14934917 	 St: c0621000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14932312----T: 14934917 	 St: c0701000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14934917----T: 14937522 	 St: c0622000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14934917----T: 14937522 	 St: c016a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14937522----T: 14940127 	 St: c0623000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14937522----T: 14940127 	 St: c070b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14940127----T: 14942732 	 St: c0642000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14940127----T: 14942732 	 St: c070c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14942732----T: 14945337 	 St: c0643000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14942732----T: 14945337 	 St: c016e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14945337----T: 14947942 	 St: c0641000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14945337----T: 14947942 	 St: c0705000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14947942----T: 14950547 	 St: c0644000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14947942----T: 14950547 	 St: c0706000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14950547----T: 14953152 	 St: c0639000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14950547----T: 14953152 	 St: c0707000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14953152----T: 14955757 	 St: c063a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14953152----T: 14955757 	 St: c0719000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14955757----T: 14958362 	 St: c0638000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14955757----T: 14958362 	 St: c016c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14958362----T: 14960967 	 St: c063b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14958362----T: 14960967 	 St: c071a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14960967----T: 14963572 	 St: c062a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14960967----T: 14963572 	 St: c071b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14963572----T: 14966177 	 St: c062b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14963572----T: 14966177 	 St: c0173000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14966177----T: 14968782 	 St: c062c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14966177----T: 14968782 	 St: c0733000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14968782----T: 14971387 	 St: c0612000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14968782----T: 14971387 	 St: c0732000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14971387----T: 14973992 	 St: c0613000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14971387----T: 14973992 	 St: c0731000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14973992----T: 14976597 	 St: c0614000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14973992----T: 14976597 	 St: c0734000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14976597----T: 14979202 	 St: c0615000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14976597----T: 14979202 	 St: c017b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14979202----T: 14981807 	 St: c060f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14979202----T: 14981807 	 St: c072c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14981807----T: 14984412 	 St: c0610000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14981807----T: 14984412 	 St: c072d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14984412----T: 14987017 	 St: c0611000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14984412----T: 14987017 	 St: c072e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14987017----T: 14989622 	 St: c0609000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14987017----T: 14989622 	 St: c0179000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14989622----T: 14992227 	 St: c060a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14989622----T: 14992227 	 St: c0735000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14992227----T: 14994832 	 St: c060b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14992227----T: 14994832 	 St: c017c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14994832----T: 14997437 	 St: c060c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14994832----T: 14997437 	 St: c0736000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 14997437----T: 15000042 	 St: c0603000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14997437----T: 15000042 	 St: c0726000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15000042----T: 15002647 	 St: c0604000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15000042----T: 15002647 	 St: c0727000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15002647----T: 15005252 	 St: c0605000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15002647----T: 15005252 	 St: c0728000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15005252----T: 15007857 	 St: c0651000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15005252----T: 15007857 	 St: c0177000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15007857----T: 15010462 	 St: c0652000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15007857----T: 15010462 	 St: c070e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15010462----T: 15013067 	 St: c0650000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15010462----T: 15013067 	 St: c070d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15013067----T: 15015672 	 St: c0653000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15013067----T: 15015672 	 St: c070f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15015672----T: 15018277 	 St: c0654000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15015672----T: 15018277 	 St: c0710000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15018277----T: 15020882 	 St: c0655000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15018277----T: 15020882 	 St: c016f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15020882----T: 15023487 	 St: c0656000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15020882----T: 15023487 	 St: c0711000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15023487----T: 15026092 	 St: c0616000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15023487----T: 15026092 	 St: c0712000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15026092----T: 15028697 	 St: c0617000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15026092----T: 15028697 	 St: c0170000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15028697----T: 15031302 	 St: c061c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15028697----T: 15031302 	 St: c074a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15031302----T: 15033907 	 St: c061d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15031302----T: 15033907 	 St: c074c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15033907----T: 15036512 	 St: c0625000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15033907----T: 15036512 	 St: c074b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15036512----T: 15039117 	 St: c0624000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15036512----T: 15039117 	 St: c0749000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15039117----T: 15041722 	 St: c0626000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15039117----T: 15041722 	 St: c0183000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15041722----T: 15044327 	 St: c0627000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15041722----T: 15044327 	 St: c0747000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15044327----T: 15046932 	 St: c0636000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15044327----T: 15046932 	 St: c0748000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15046932----T: 15049537 	 St: c0637000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15046932----T: 15049537 	 St: c0716000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15049537----T: 15052142 	 St: c0647000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15049537----T: 15052142 	 St: c0182000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15052142----T: 15054747 	 St: c0648000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15052142----T: 15054747 	 St: c0717000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15054747----T: 15057352 	 St: c0649000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15054747----T: 15057352 	 St: c0718000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15057352----T: 15059957 	 St: c060d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15057352----T: 15059957 	 St: c0172000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15059957----T: 15062562 	 St: c060e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15059957----T: 15062562 	 St: c0721000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15062562----T: 15065167 	 St: c0645000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15062562----T: 15065167 	 St: c0720000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15065167----T: 15067772 	 St: c0646000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15065167----T: 15067772 	 St: c0722000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15067772----T: 15070377 	 St: c0606000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15067772----T: 15070377 	 St: c0175000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15070377----T: 15072982 	 St: c0607000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15070377----T: 15072982 	 St: c072f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15072982----T: 15075587 	 St: c0608000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15072982----T: 15075587 	 St: c0730000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15075587----T: 15078192 	 St: c064e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15075587----T: 15078192 	 St: c072b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15078192----T: 15080797 	 St: c064f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15078192----T: 15080797 	 St: c017a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15080797----T: 15083402 	 St: c0628000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15080797----T: 15083402 	 St: c0729000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15083402----T: 15086007 	 St: c0629000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15083402----T: 15086007 	 St: c072a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15086007----T: 15088612 	 St: c062d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15086007----T: 15088612 	 St: c0178000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15088612----T: 15091217 	 St: c062e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15088612----T: 15091217 	 St: c0723000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15091217----T: 15093822 	 St: c063c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15091217----T: 15093822 	 St: c0725000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15093822----T: 15096427 	 St: c063d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15093822----T: 15096427 	 St: c0724000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15096427----T: 15099032 	 St: c063e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15096427----T: 15099032 	 St: c0176000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15099032----T: 15101637 	 St: c061f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15099032----T: 15101637 	 St: c071c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15101637----T: 15104242 	 St: c061e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15101637----T: 15104242 	 St: c071d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15104242----T: 15106847 	 St: c0620000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15104242----T: 15106847 	 St: c071f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15106847----T: 15109452 	 St: c063f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15106847----T: 15109452 	 St: c071e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15109452----T: 15112057 	 St: c0640000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15109452----T: 15112057 	 St: c0174000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15112057----T: 15114662 	 St: c0675000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15112057----T: 15114662 	 St: c06fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15114662----T: 15117267 	 St: c0676000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15114662----T: 15117267 	 St: c06fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15117267----T: 15119872 	 St: c0657000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15117267----T: 15119872 	 St: c06fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15119872----T: 15122477 	 St: c0658000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15119872----T: 15122477 	 St: c0169000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15122477----T: 15125082 	 St: c0693000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15122477----T: 15125082 	 St: c073d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15125082----T: 15127687 	 St: c0694000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15125083----T: 15127688 	 St: c073e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15128269----T: 15130874 	 St: c0162000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15128269----T: 15130874 	 St: c073f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15130874----T: 15133479 	 St: c014c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15130874----T: 15133479 	 St: c07fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15133479----T: 15136084 	 St: c015c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15133479----T: 15136084 	 St: c07fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15136084----T: 15138689 	 St: c0151000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15136084----T: 15138689 	 St: c07fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15138689----T: 15141294 	 St: c0166000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15138689----T: 15141294 	 St: c01be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15141294----T: 15143899 	 St: c0167000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15141294----T: 15143899 	 St: c07f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15143899----T: 15146504 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15143899----T: 15146504 	 St: c07f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15146504----T: 15149109 	 St: c0153000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15146504----T: 15149109 	 St: c07f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15149109----T: 15151714 	 St: c014d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15149109----T: 15151714 	 St: c01bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15151714----T: 15154319 	 St: c0158000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15151714----T: 15154319 	 St: c07f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15154319----T: 15156924 	 St: c0155000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15154319----T: 15156924 	 St: c07f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15156924----T: 15159529 	 St: c0163000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15156924----T: 15159529 	 St: c07f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15159529----T: 15162134 	 St: c0160000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15159529----T: 15162134 	 St: c01bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15162134----T: 15164739 	 St: c0156000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15162134----T: 15164739 	 St: c07fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15164739----T: 15167344 	 St: c0164000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15164739----T: 15167344 	 St: c07fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15167344----T: 15169949 	 St: c015b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15167344----T: 15169949 	 St: c07ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15169949----T: 15172554 	 St: c015f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15169949----T: 15172554 	 St: c0800000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15172554----T: 15175159 	 St: c0165000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15172554----T: 15175159 	 St: c01bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15175159----T: 15177764 	 St: c0154000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15175159----T: 15177764 	 St: c07f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15177764----T: 15180369 	 St: c0152000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15177764----T: 15180369 	 St: c07f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15180369----T: 15182974 	 St: c0157000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15180369----T: 15182974 	 St: c07f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15182974----T: 15185579 	 St: c0161000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15182974----T: 15185579 	 St: c01bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15185579----T: 15188184 	 St: c0159000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15185579----T: 15188184 	 St: c0827000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15188184----T: 15190789 	 St: c014e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15188184----T: 15190789 	 St: c0828000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15190789----T: 15193394 	 St: c015a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15190789----T: 15193394 	 St: c0829000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15193394----T: 15195999 	 St: c015e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15193394----T: 15195999 	 St: c01cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15195999----T: 15198604 	 St: c014f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15195999----T: 15198604 	 St: c081b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15198604----T: 15201209 	 St: c015d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15198604----T: 15201209 	 St: c081c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15201209----T: 15203814 	 St: c017e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15201209----T: 15203814 	 St: c081d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15203814----T: 15206419 	 St: c016e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15203814----T: 15206419 	 St: c01c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15206419----T: 15209024 	 St: c0179000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15206419----T: 15209024 	 St: c0824000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15209024----T: 15211629 	 St: c0171000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15209024----T: 15211629 	 St: c0826000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15211629----T: 15214234 	 St: c017c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15211629----T: 15214234 	 St: c0825000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15214234----T: 15216839 	 St: c0172000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15214234----T: 15216839 	 St: c01cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15216839----T: 15219444 	 St: c017d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15216839----T: 15219444 	 St: c0819000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15219444----T: 15222049 	 St: c016f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15219444----T: 15222049 	 St: c081a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15222049----T: 15224654 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15222049----T: 15224654 	 St: c01c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15224654----T: 15227259 	 St: c0168000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15224654----T: 15227259 	 St: c082a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15227259----T: 15229864 	 St: c016a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15227259----T: 15229864 	 St: c082b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15229864----T: 15232469 	 St: c0175000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15229864----T: 15232469 	 St: c082c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15232469----T: 15235074 	 St: c017a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15232469----T: 15235074 	 St: c01ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15235074----T: 15237679 	 St: c0173000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15235074----T: 15237679 	 St: c081e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15237679----T: 15240284 	 St: c0176000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15237679----T: 15240284 	 St: c082d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15240284----T: 15242889 	 St: c0182000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15240284----T: 15242889 	 St: c081f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15242889----T: 15245494 	 St: c016c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15242889----T: 15245494 	 St: c0820000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15245494----T: 15248099 	 St: c0178000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15245494----T: 15248099 	 St: c01ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15248099----T: 15250704 	 St: c0177000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15248099----T: 15250704 	 St: c082e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15250704----T: 15253309 	 St: c017b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15250704----T: 15253309 	 St: c082f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15253309----T: 15255914 	 St: c0181000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15253309----T: 15255914 	 St: c01cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15255914----T: 15258519 	 St: c0183000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15255914----T: 15258519 	 St: c0821000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15258519----T: 15261124 	 St: c016d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15258519----T: 15261124 	 St: c0823000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15261124----T: 15263729 	 St: c0170000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15261124----T: 15263729 	 St: c0822000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15263729----T: 15266334 	 St: c0174000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15263729----T: 15266334 	 St: c01cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15266334----T: 15268939 	 St: c0169000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15266334----T: 15268939 	 St: c083f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15268939----T: 15271544 	 St: c0184000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15268939----T: 15271544 	 St: c0840000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15271544----T: 15274149 	 St: c0197000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15271544----T: 15274149 	 St: c0841000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15274149----T: 15276754 	 St: c0190000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15274149----T: 15276754 	 St: c01d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15276754----T: 15279359 	 St: c0195000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15276754----T: 15279359 	 St: c0845000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15279359----T: 15281964 	 St: c018a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15279359----T: 15281964 	 St: c0846000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15281964----T: 15284569 	 St: c019f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15281964----T: 15284569 	 St: c0847000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15284569----T: 15287174 	 St: c018c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15284569----T: 15287174 	 St: c01d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15287174----T: 15289779 	 St: c0191000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15287174----T: 15289779 	 St: c0839000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15289779----T: 15292384 	 St: c01b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15289779----T: 15292384 	 St: c083a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15292384----T: 15294989 	 St: c01a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15292384----T: 15294989 	 St: c083b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15294989----T: 15297594 	 St: c01af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15294989----T: 15297594 	 St: c01d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15297594----T: 15300199 	 St: c01b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15297594----T: 15300199 	 St: c083e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15300199----T: 15302804 	 St: c01ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15300199----T: 15302804 	 St: c0842000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15302804----T: 15305409 	 St: c01a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15302804----T: 15305409 	 St: c083c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15305409----T: 15308014 	 St: c01a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15305409----T: 15308014 	 St: c01d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15308014----T: 15310619 	 St: c01a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15308014----T: 15310619 	 St: c0843000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15310619----T: 15313224 	 St: c01a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15310619----T: 15313224 	 St: c083d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15313224----T: 15315829 	 St: c01b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15313224----T: 15315829 	 St: c0844000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15315829----T: 15318434 	 St: c01b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15315829----T: 15318434 	 St: c01d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15318434----T: 15321039 	 St: c01b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15318434----T: 15321039 	 St: c0833000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15321039----T: 15323644 	 St: c01aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15321039----T: 15323644 	 St: c0834000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15323644----T: 15326249 	 St: c01ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15323644----T: 15326249 	 St: c0835000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15326249----T: 15328854 	 St: c01a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15326249----T: 15328854 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15328854----T: 15331459 	 St: c01a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15328854----T: 15331459 	 St: c0838000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15331459----T: 15334064 	 St: c01b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15331459----T: 15334064 	 St: c0836000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15334064----T: 15336669 	 St: c01a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15334064----T: 15336669 	 St: c0830000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15336669----T: 15339274 	 St: c01ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15336669----T: 15339274 	 St: c0837000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15339274----T: 15341879 	 St: c01ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15339274----T: 15341879 	 St: c01d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15341879----T: 15344484 	 St: c01a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15341879----T: 15344484 	 St: c0831000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15344484----T: 15347089 	 St: c01b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15344484----T: 15347089 	 St: c0832000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15347089----T: 15349694 	 St: c073d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15347089----T: 15349694 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15349694----T: 15352299 	 St: c0701000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15349694----T: 15352299 	 St: c0801000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15352299----T: 15354904 	 St: c073e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15352299----T: 15354904 	 St: c0802000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15354904----T: 15357509 	 St: c073f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15354904----T: 15357509 	 St: c01c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15357509----T: 15360114 	 St: c0767000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15357509----T: 15360114 	 St: c0803000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15360114----T: 15362719 	 St: c0776000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15360114----T: 15362719 	 St: c0807000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15362719----T: 15365324 	 St: c0764000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15362719----T: 15365324 	 St: c0808000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15365324----T: 15367929 	 St: c074f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15365324----T: 15367929 	 St: c01c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15367929----T: 15370534 	 St: c0788000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15367929----T: 15370534 	 St: c0809000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15370534----T: 15373139 	 St: c06a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15370534----T: 15373139 	 St: c0806000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15373139----T: 15375744 	 St: c06a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15373139----T: 15375744 	 St: c0804000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15375744----T: 15378349 	 St: c06a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15375744----T: 15378349 	 St: c01c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15378349----T: 15380954 	 St: c06d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15378349----T: 15380954 	 St: c0805000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15380954----T: 15383559 	 St: c06d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15380954----T: 15383559 	 St: c080a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15383559----T: 15386164 	 St: c06d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15383559----T: 15386164 	 St: c080b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15386164----T: 15388769 	 St: c06d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15386164----T: 15388769 	 St: c01c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15388769----T: 15391374 	 St: c06b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15388769----T: 15391374 	 St: c080c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15391374----T: 15393979 	 St: c06b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15391374----T: 15393979 	 St: c080d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15393979----T: 15396584 	 St: c06b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15393979----T: 15396584 	 St: c080e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15396584----T: 15399189 	 St: c06b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15396584----T: 15399189 	 St: c01c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15399189----T: 15401794 	 St: c06e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15399189----T: 15401794 	 St: c080f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15401794----T: 15404399 	 St: c06e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15401794----T: 15404399 	 St: c0810000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15404399----T: 15407004 	 St: c06e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15404399----T: 15407004 	 St: c0811000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15407004----T: 15409609 	 St: c06e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15407004----T: 15409609 	 St: c0812000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15409609----T: 15412214 	 St: c06f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15409609----T: 15412214 	 St: c01c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15412214----T: 15414819 	 St: c06f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15412214----T: 15414819 	 St: c0813000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15414819----T: 15417424 	 St: c06f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15414819----T: 15417424 	 St: c0814000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15417424----T: 15420029 	 St: c06f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15417424----T: 15420029 	 St: c01c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15420029----T: 15422634 	 St: c06f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15420029----T: 15422634 	 St: c0815000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15422634----T: 15425239 	 St: c06f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15422634----T: 15425239 	 St: c0818000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15425239----T: 15427844 	 St: c06f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15425239----T: 15427844 	 St: c0816000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15427844----T: 15430449 	 St: c06b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15427844----T: 15430449 	 St: c0817000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15430449----T: 15433054 	 St: c06b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15430449----T: 15433054 	 St: c01c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15433054----T: 15435659 	 St: c06b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15433054----T: 15435659 	 St: c0879000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15435659----T: 15438264 	 St: c06ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15435659----T: 15438264 	 St: c087b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15438264----T: 15440869 	 St: c06bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15438264----T: 15440869 	 St: c087a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15440869----T: 15443474 	 St: c06b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15440869----T: 15443474 	 St: c01e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15443474----T: 15446079 	 St: c06bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15443474----T: 15446079 	 St: c087c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15446079----T: 15448684 	 St: c06a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15446079----T: 15448684 	 St: c087d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15448684----T: 15451289 	 St: c06a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15448684----T: 15451289 	 St: c01e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15451289----T: 15453894 	 St: c06aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15451289----T: 15453894 	 St: c087e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15453894----T: 15456499 	 St: c06c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15453894----T: 15456499 	 St: c087f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15456499----T: 15459104 	 St: c06c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15456499----T: 15459104 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15459104----T: 15461709 	 St: c06ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15459104----T: 15461709 	 St: c01ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15461709----T: 15464314 	 St: c06cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15461709----T: 15464314 	 St: c0884000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15464314----T: 15466919 	 St: c06bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15464314----T: 15466919 	 St: c0885000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15466919----T: 15469524 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15466919----T: 15469524 	 St: c0881000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15469524----T: 15472129 	 St: c06c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15469524----T: 15472129 	 St: c0882000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15472129----T: 15474734 	 St: c06c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15472129----T: 15474734 	 St: c0883000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15474734----T: 15477339 	 St: c06ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15474734----T: 15477339 	 St: c01eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15477339----T: 15479944 	 St: c06eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15477339----T: 15479944 	 St: c088d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15479944----T: 15482549 	 St: c06ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15479944----T: 15482549 	 St: c088e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15482549----T: 15485154 	 St: c06e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15482549----T: 15485154 	 St: c01ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15485154----T: 15487759 	 St: c06e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15485154----T: 15487759 	 St: c0886000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15487759----T: 15490364 	 St: c06e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15487759----T: 15490364 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15490364----T: 15492969 	 St: c06e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15490364----T: 15492969 	 St: c0887000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15492969----T: 15495574 	 St: c06c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15492969----T: 15495574 	 St: c0888000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15495574----T: 15498179 	 St: c06c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15495574----T: 15498179 	 St: c088a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15498179----T: 15500784 	 St: c06c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15498179----T: 15500784 	 St: c0889000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15500784----T: 15503389 	 St: c06ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15500784----T: 15503389 	 St: c01ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15503389----T: 15505994 	 St: c06ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15503389----T: 15505994 	 St: c088b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15505994----T: 15508599 	 St: c06ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15505994----T: 15508599 	 St: c088c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15508599----T: 15511204 	 St: c06d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15508599----T: 15511204 	 St: c01ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15511204----T: 15513809 	 St: c06d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15511204----T: 15513809 	 St: c0860000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15513809----T: 15516414 	 St: c06d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15513809----T: 15516414 	 St: c0861000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15516414----T: 15519019 	 St: c06de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15516414----T: 15519019 	 St: c0862000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15519019----T: 15521624 	 St: c06df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15519019----T: 15521624 	 St: c01e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15521624----T: 15524229 	 St: c06dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15521624----T: 15524229 	 St: c0863000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15524229----T: 15526834 	 St: c06f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15524229----T: 15526834 	 St: c0864000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15526834----T: 15529439 	 St: c06f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15526834----T: 15529439 	 St: c0865000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15529439----T: 15532044 	 St: c06bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15529439----T: 15532044 	 St: c01e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15532044----T: 15534649 	 St: c06be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15532044----T: 15534649 	 St: c0873000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15534649----T: 15537254 	 St: c06b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15534649----T: 15537254 	 St: c0874000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15537254----T: 15539859 	 St: c06b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15537254----T: 15539859 	 St: c01e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15539859----T: 15542464 	 St: c06c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15539859----T: 15542464 	 St: c0875000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15542464----T: 15545069 	 St: c06c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15542464----T: 15545069 	 St: c0878000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15545069----T: 15547674 	 St: c06e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15545069----T: 15547674 	 St: c0877000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15547674----T: 15550279 	 St: c06e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15547674----T: 15550279 	 St: c01e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15550279----T: 15552884 	 St: c06cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15550279----T: 15552884 	 St: c0876000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15552884----T: 15555489 	 St: c06cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15552884----T: 15555489 	 St: c0866000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15555489----T: 15558094 	 St: c06ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15555489----T: 15558094 	 St: c0868000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15558094----T: 15560699 	 St: c06ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15558094----T: 15560699 	 St: c0867000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15560699----T: 15563304 	 St: c06ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15560699----T: 15563304 	 St: c01e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15563304----T: 15565909 	 St: c06ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15563304----T: 15565909 	 St: c086d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15565909----T: 15568514 	 St: c06cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15565909----T: 15568514 	 St: c086e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15568514----T: 15571119 	 St: c06d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15568514----T: 15571119 	 St: c01e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15571119----T: 15573724 	 St: c06db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15571119----T: 15573724 	 St: c086f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15573724----T: 15576329 	 St: c06dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15573724----T: 15576329 	 St: c0869000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15576329----T: 15578934 	 St: c06da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15576329----T: 15578934 	 St: c086a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15578934----T: 15581539 	 St: c06ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15578934----T: 15581539 	 St: c086c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15581539----T: 15584144 	 St: c06af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15581539----T: 15584144 	 St: c086b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15584144----T: 15586749 	 St: c06d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15584144----T: 15586749 	 St: c01e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15586749----T: 15589354 	 St: c06d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15586749----T: 15589354 	 St: c0870000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15589354----T: 15591959 	 St: c073b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15589354----T: 15591959 	 St: c0872000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15591959----T: 15594564 	 St: c073c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15591959----T: 15594564 	 St: c088f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15594564----T: 15597169 	 St: c073a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15594564----T: 15597169 	 St: c0871000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15597169----T: 15599774 	 St: c070a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15597169----T: 15599774 	 St: c01e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15599774----T: 15602379 	 St: c070b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15599774----T: 15602379 	 St: c0891000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15602379----T: 15604984 	 St: c070c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15602379----T: 15604984 	 St: c0890000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15604984----T: 15607589 	 St: c070d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15604984----T: 15607589 	 St: c0892000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15607589----T: 15610194 	 St: c072c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15607589----T: 15610194 	 St: c01f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15610194----T: 15612799 	 St: c072d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15610194----T: 15612799 	 St: c0893000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15612799----T: 15615404 	 St: c072b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15612799----T: 15615404 	 St: c0894000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15615404----T: 15618009 	 St: c072e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15615404----T: 15618009 	 St: c01f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15618009----T: 15620614 	 St: c0714000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15618009----T: 15620614 	 St: c08a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15620614----T: 15623219 	 St: c0715000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15620614----T: 15623219 	 St: c08a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15623219----T: 15625824 	 St: c0713000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15623219----T: 15625824 	 St: c08a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15625824----T: 15628429 	 St: c0716000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15625824----T: 15628429 	 St: c08a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15628429----T: 15631034 	 St: c0735000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15628429----T: 15631034 	 St: c01f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15631034----T: 15633639 	 St: c0736000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15631034----T: 15633639 	 St: c08a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15633639----T: 15636244 	 St: c0734000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15633639----T: 15636244 	 St: c08a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15636244----T: 15638849 	 St: c0737000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15636244----T: 15638849 	 St: c08a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15638849----T: 15641454 	 St: c0717000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15638849----T: 15641454 	 St: c01f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15641454----T: 15644059 	 St: c0718000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15641454----T: 15644059 	 St: c0895000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15644059----T: 15646664 	 St: c0719000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15644059----T: 15646664 	 St: c0896000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15646664----T: 15649269 	 St: c0738000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15646664----T: 15649269 	 St: c0897000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15649269----T: 15651874 	 St: c0739000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15649269----T: 15651874 	 St: c0898000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15651874----T: 15654479 	 St: c070e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15651874----T: 15654479 	 St: c01f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15654479----T: 15657084 	 St: c070f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15654479----T: 15657084 	 St: c0899000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15657084----T: 15659689 	 St: c0710000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15657084----T: 15659689 	 St: c089a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15659689----T: 15662294 	 St: c0741000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15659689----T: 15662294 	 St: c089b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15662294----T: 15664899 	 St: c0742000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15662294----T: 15664899 	 St: c01f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15664899----T: 15667504 	 St: c0743000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15664899----T: 15667504 	 St: c089c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15667504----T: 15670109 	 St: c06f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15667504----T: 15670109 	 St: c089d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15670109----T: 15672714 	 St: c06fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15670109----T: 15672714 	 St: c089e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15672714----T: 15675319 	 St: c06fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15672714----T: 15675319 	 St: c01f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15675319----T: 15677924 	 St: c06fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15675319----T: 15677924 	 St: c089f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15677924----T: 15680529 	 St: c06ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15677924----T: 15680529 	 St: c0848000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15680529----T: 15683134 	 St: c0700000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15680529----T: 15683134 	 St: c08a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15683134----T: 15685739 	 St: c071f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15683134----T: 15685739 	 St: c01f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15685739----T: 15688344 	 St: c0720000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15685739----T: 15688344 	 St: c0849000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15688344----T: 15690949 	 St: c0721000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15688344----T: 15690949 	 St: c084a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15690949----T: 15693554 	 St: c0722000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15690949----T: 15693554 	 St: c084c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15693554----T: 15696159 	 St: c072f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15693554----T: 15696159 	 St: c084b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15696159----T: 15698764 	 St: c0730000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15696159----T: 15698764 	 St: c01d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15698764----T: 15701369 	 St: c0731000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15698764----T: 15701369 	 St: c084d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15701369----T: 15703974 	 St: c071a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15701369----T: 15703974 	 St: c084e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15703974----T: 15706579 	 St: c071b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15703974----T: 15706579 	 St: c01d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15706579----T: 15709184 	 St: c071c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15706579----T: 15709184 	 St: c085b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15709184----T: 15711789 	 St: c0723000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15709184----T: 15711789 	 St: c01de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15711789----T: 15714394 	 St: c0724000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15711789----T: 15714394 	 St: c085c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15714394----T: 15716999 	 St: c0725000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15714394----T: 15716999 	 St: c085d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15716999----T: 15719604 	 St: c0747000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15716999----T: 15719604 	 St: c085e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15719604----T: 15722209 	 St: c0748000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15719604----T: 15722209 	 St: c085f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15722209----T: 15724814 	 St: c0746000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15722209----T: 15724814 	 St: c01df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15724814----T: 15727419 	 St: c0749000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15724814----T: 15727419 	 St: c084f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15727419----T: 15730024 	 St: c0705000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15727419----T: 15730024 	 St: c0850000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15730024----T: 15732629 	 St: c0706000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15730024----T: 15732629 	 St: c0851000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15732629----T: 15735234 	 St: c0707000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15732629----T: 15735234 	 St: c01da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15735234----T: 15737839 	 St: c0728000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15735234----T: 15737839 	 St: c0852000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15737839----T: 15740444 	 St: c0729000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15737839----T: 15740444 	 St: c0853000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15740444----T: 15743049 	 St: c072a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15740444----T: 15743049 	 St: c01db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15743049----T: 15745654 	 St: c0727000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15743049----T: 15745654 	 St: c0854000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15745654----T: 15748259 	 St: c0726000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15745654----T: 15748259 	 St: c0855000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15748259----T: 15750864 	 St: c0732000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15748259----T: 15750864 	 St: c0856000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15750864----T: 15753469 	 St: c0733000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15750864----T: 15753469 	 St: c0857000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15753469----T: 15756074 	 St: c0744000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15753469----T: 15756074 	 St: c01dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15756074----T: 15758679 	 St: c0745000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15756074----T: 15758679 	 St: c0858000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15758679----T: 15761284 	 St: c074a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15758679----T: 15761284 	 St: c085a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15761284----T: 15763889 	 St: c074b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15761284----T: 15763889 	 St: c0859000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15763889----T: 15766494 	 St: c074c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15763889----T: 15766494 	 St: c01dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15766494----T: 15769099 	 St: c0708000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15766494----T: 15769099 	 St: c08ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15769099----T: 15771704 	 St: c0709000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15769099----T: 15771704 	 St: c08ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15771704----T: 15774309 	 St: c0711000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15771704----T: 15774309 	 St: c08af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15774309----T: 15776914 	 St: c0712000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15774309----T: 15776914 	 St: c01fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15776914----T: 15779519 	 St: c071d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15776914----T: 15779519 	 St: c08ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15779519----T: 15782124 	 St: c071e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15779519----T: 15782124 	 St: c08bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15782124----T: 15784729 	 St: c06fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15782124----T: 15784729 	 St: c01fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15784729----T: 15787334 	 St: c06fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15784729----T: 15787334 	 St: c08a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15787334----T: 15789939 	 St: c074d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15787334----T: 15789939 	 St: c08a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15789939----T: 15792544 	 St: c074e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15789939----T: 15792544 	 St: c01f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15792544----T: 15795149 	 St: c0786000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15792544----T: 15795149 	 St: c08aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15795149----T: 15797754 	 St: c0787000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15795149----T: 15797754 	 St: c08ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15797754----T: 15800359 	 St: c0771000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15797754----T: 15800359 	 St: c08ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15800359----T: 15802964 	 St: c0772000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15800359----T: 15802964 	 St: c01f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15802964----T: 15805569 	 St: c0773000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15802964----T: 15805569 	 St: c08b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15805569----T: 15808174 	 St: c0780000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15805569----T: 15808174 	 St: c08b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15808174----T: 15810779 	 St: c0781000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15808174----T: 15810779 	 St: c08b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15810779----T: 15813384 	 St: c075f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15810779----T: 15813384 	 St: c01fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15813384----T: 15815989 	 St: c0760000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15813384----T: 15815989 	 St: c08b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15815989----T: 15818594 	 St: c079e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15815989----T: 15818594 	 St: c08b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15818594----T: 15821199 	 St: c079f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15818594----T: 15821199 	 St: c08b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15821199----T: 15823804 	 St: c07a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15821199----T: 15823804 	 St: c08b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15823804----T: 15826409 	 St: c0765000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15823804----T: 15826409 	 St: c01fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15826409----T: 15829014 	 St: c0766000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15826409----T: 15829014 	 St: c08b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15829014----T: 15831619 	 St: c0774000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15829014----T: 15831619 	 St: c08b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15831619----T: 15834224 	 St: c0775000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15831619----T: 15834224 	 St: c08b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15834224----T: 15836829 	 St: c07eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15834224----T: 15836829 	 St: c01fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15836829----T: 15839434 	 St: c07ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15836829----T: 15839434 	 St: c0239000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15839434----T: 15842039 	 St: c07ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15839434----T: 15842039 	 St: c0238000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15842039----T: 15844644 	 St: c07ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15842039----T: 15844644 	 St: c023c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15844644----T: 15847249 	 St: c07b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15844644----T: 15847249 	 St: c023e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15847249----T: 15849854 	 St: c07b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15847249----T: 15849854 	 St: c023a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15849854----T: 15852459 	 St: c07b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15849854----T: 15852459 	 St: c023b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15852459----T: 15855064 	 St: c07b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15852459----T: 15855064 	 St: c023d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15855064----T: 15857669 	 St: c07cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15855064----T: 15857669 	 St: c023f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15857669----T: 15860274 	 St: c07ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15857669----T: 15860274 	 St: c0200000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15860274----T: 15862879 	 St: c07cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15860274----T: 15862879 	 St: c0202000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15862879----T: 15865484 	 St: c07d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15862879----T: 15865484 	 St: c0201000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15865484----T: 15868089 	 St: c07d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15865484----T: 15868089 	 St: c0203000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15868089----T: 15870694 	 St: c07d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15868089----T: 15870694 	 St: c0205000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15870694----T: 15873299 	 St: c07d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15870694----T: 15873299 	 St: c0204000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15873299----T: 15875904 	 St: c07c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15873299----T: 15875904 	 St: c0206000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15875904----T: 15878509 	 St: c07c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15875904----T: 15878509 	 St: c0207000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15878509----T: 15881114 	 St: c07c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15878509----T: 15881114 	 St: c0208000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15881114----T: 15883719 	 St: c07c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15881114----T: 15883719 	 St: c0209000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15883719----T: 15886324 	 St: c07a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15883719----T: 15886324 	 St: c020a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15886324----T: 15888929 	 St: c07a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15886324----T: 15888929 	 St: c020c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15888929----T: 15891534 	 St: c07a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15888929----T: 15891534 	 St: c020d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15891534----T: 15894139 	 St: c07ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15891534----T: 15894139 	 St: c020b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15894139----T: 15896744 	 St: c07ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15894139----T: 15896744 	 St: c03a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15896744----T: 15899349 	 St: c07ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15896744----T: 15899349 	 St: c03b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15899349----T: 15901954 	 St: c07af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15899349----T: 15901954 	 St: c0348000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15901954----T: 15904559 	 St: c07b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15901954----T: 15904559 	 St: c03de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15904559----T: 15907164 	 St: c07ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15904559----T: 15907164 	 St: c03df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15907164----T: 15909769 	 St: c07b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15907164----T: 15909769 	 St: c039a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15909769----T: 15912374 	 St: c07b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15909769----T: 15912374 	 St: c033d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15912374----T: 15914979 	 St: c07b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15912374----T: 15914979 	 St: c0349000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15914979----T: 15917584 	 St: c07e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15914979----T: 15917584 	 St: c03b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15917584----T: 15920189 	 St: c07ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15917584----T: 15920189 	 St: c036f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15920189----T: 15922794 	 St: c07e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15920189----T: 15922794 	 St: c002d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15922794----T: 15925399 	 St: c07d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15922794----T: 15925399 	 St: c033e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15925399----T: 15928004 	 St: c07d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15925399----T: 15928004 	 St: c0403000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15928004----T: 15930609 	 St: c07d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15928004----T: 15930609 	 St: c0402000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15930609----T: 15933214 	 St: c07e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15930609----T: 15933214 	 St: c032d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15933214----T: 15935819 	 St: c07e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15933214----T: 15935819 	 St: c0327000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15935819----T: 15938424 	 St: c07bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15935819----T: 15938424 	 St: c0340000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15938424----T: 15941029 	 St: c07c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15938424----T: 15941029 	 St: c033c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15941029----T: 15943634 	 St: c07cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15941029----T: 15943634 	 St: c033f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15943634----T: 15946239 	 St: c07ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15943634----T: 15946239 	 St: c0328000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15946239----T: 15948844 	 St: c07cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15946239----T: 15948844 	 St: c031f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15948844----T: 15951449 	 St: c07aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15948844----T: 15951449 	 St: c0316000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15951449----T: 15954054 	 St: c07ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15951449----T: 15954054 	 St: c03fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15954054----T: 15956659 	 St: c07a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15954054----T: 15956659 	 St: c03fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15956659----T: 15959264 	 St: c07a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15956659----T: 15959264 	 St: c002a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15959264----T: 15961869 	 St: c07a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15959264----T: 15961869 	 St: c0029000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15961869----T: 15964474 	 St: c07a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15961869----T: 15964474 	 St: c03fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15964474----T: 15967079 	 St: c07e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15964474----T: 15967079 	 St: c0022000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15967079----T: 15969684 	 St: c07e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15967079----T: 15969684 	 St: c0315000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15969684----T: 15972289 	 St: c07a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15969684----T: 15972289 	 St: c0069000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15972289----T: 15974894 	 St: c07a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15972289----T: 15974894 	 St: c001c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15974894----T: 15977499 	 St: c07c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15974894----T: 15977499 	 St: c033a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15977499----T: 15980104 	 St: c07c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15977499----T: 15980104 	 St: c0329000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15980104----T: 15982709 	 St: c07c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15980104----T: 15982709 	 St: c0317000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15982709----T: 15985314 	 St: c07c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15982709----T: 15985314 	 St: c032b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15985314----T: 15987919 	 St: c07c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15985314----T: 15987919 	 St: c0339000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15987919----T: 15990524 	 St: c07b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15987919----T: 15990524 	 St: c03ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15990524----T: 15993129 	 St: c07b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15990524----T: 15993129 	 St: c0358000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15993129----T: 15995734 	 St: c07d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15993129----T: 15995734 	 St: c033b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15995734----T: 15998339 	 St: c07d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15995735----T: 15998340 	 St: c0028000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 15998560----T: 16001165 	 St: c0238000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15998560----T: 16001165 	 St: c032a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16001165----T: 16003770 	 St: c0239000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16001165----T: 16003770 	 St: c0401000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16003770----T: 16006375 	 St: c023a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16003770----T: 16006375 	 St: c0320000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16006375----T: 16008980 	 St: c023c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16006375----T: 16008980 	 St: c037e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16008980----T: 16011585 	 St: c023d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16008980----T: 16011585 	 St: c0023000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16011585----T: 16014190 	 St: c023e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16011585----T: 16014190 	 St: c032c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16014190----T: 16016795 	 St: c023b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16014190----T: 16016795 	 St: c0400000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16016795----T: 16019400 	 St: c023f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16016795----T: 16019400 	 St: c0323000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16019400----T: 16022005 	 St: c01ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16019400----T: 16022005 	 St: c006a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16022005----T: 16024610 	 St: c01bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16022005----T: 16024610 	 St: c0318000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16024610----T: 16027215 	 St: c01bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16024610----T: 16027215 	 St: c0321000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16027215----T: 16029820 	 St: c01bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16027215----T: 16029820 	 St: c0325000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16029820----T: 16032425 	 St: c01be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16029820----T: 16032425 	 St: c03cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16032425----T: 16035030 	 St: c01bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16032425----T: 16035030 	 St: c0324000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16035030----T: 16037635 	 St: c01c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16035030----T: 16037635 	 St: c03ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16037635----T: 16040240 	 St: c01c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16037635----T: 16040240 	 St: c03c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16040240----T: 16042845 	 St: c01c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16040240----T: 16042845 	 St: c037f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16042845----T: 16045450 	 St: c01c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16042845----T: 16045450 	 St: c03cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16045450----T: 16048055 	 St: c01c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16045450----T: 16048055 	 St: c0322000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16048055----T: 16050660 	 St: c01c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16048055----T: 16050660 	 St: c0058000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16050660----T: 16053265 	 St: c01c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16050660----T: 16053265 	 St: c0020000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16053265----T: 16055870 	 St: c01c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16053265----T: 16055870 	 St: c0326000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16055870----T: 16058475 	 St: c01ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16055870----T: 16058475 	 St: c0021000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16058475----T: 16061080 	 St: c01cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16058475----T: 16061080 	 St: c02c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16061080----T: 16063685 	 St: c01ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16061080----T: 16063685 	 St: c0351000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16063685----T: 16066290 	 St: c01cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16063685----T: 16066290 	 St: c0352000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16066290----T: 16068895 	 St: c01c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16066290----T: 16068895 	 St: c0030000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16068895----T: 16071500 	 St: c01c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16068895----T: 16071500 	 St: c02d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16071500----T: 16074105 	 St: c01cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16071500----T: 16074105 	 St: c031e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16074105----T: 16076710 	 St: c01cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16074105----T: 16076710 	 St: c001f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16076710----T: 16079315 	 St: c01d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16076710----T: 16079315 	 St: c02c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16079315----T: 16081920 	 St: c01d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16079315----T: 16081920 	 St: c0001000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16081920----T: 16084525 	 St: c01d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16081920----T: 16084525 	 St: c02c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16084525----T: 16087130 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16084525----T: 16087130 	 St: c02d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16087130----T: 16089735 	 St: c01d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16087130----T: 16089735 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16089735----T: 16092340 	 St: c01d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16089735----T: 16092340 	 St: c0357000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16092340----T: 16094945 	 St: c01d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16092340----T: 16094945 	 St: c0032000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16094945----T: 16097550 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16094945----T: 16097550 	 St: c0399000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16097550----T: 16100155 	 St: c01e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16097550----T: 16100155 	 St: c0048000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16100155----T: 16102760 	 St: c01e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16100155----T: 16102760 	 St: c032e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16102760----T: 16105365 	 St: c01e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16102760----T: 16105365 	 St: c0024000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16105365----T: 16107970 	 St: c01e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16105365----T: 16107970 	 St: c0319000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16107970----T: 16110575 	 St: c01e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16107970----T: 16110575 	 St: c001d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16110575----T: 16113180 	 St: c01e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16110575----T: 16113180 	 St: c038e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16113180----T: 16115785 	 St: c01e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16113180----T: 16115785 	 St: c0051000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16115785----T: 16118390 	 St: c01e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16115785----T: 16118390 	 St: c0370000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16118390----T: 16120995 	 St: c01e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16118390----T: 16120995 	 St: c003a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16120995----T: 16123600 	 St: c01eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16120995----T: 16123600 	 St: c006b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16123600----T: 16126205 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16123600----T: 16126205 	 St: c0375000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16126205----T: 16128810 	 St: c01ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16126205----T: 16128810 	 St: c03cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16128810----T: 16131415 	 St: c01ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16128810----T: 16131415 	 St: c0059000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16131415----T: 16134020 	 St: c01ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16131415----T: 16134020 	 St: c03a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16134020----T: 16136625 	 St: c01ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16134020----T: 16136625 	 St: c004b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16136625----T: 16139230 	 St: c01e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16136625----T: 16139230 	 St: c0376000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16139230----T: 16141835 	 St: c01f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16139230----T: 16141835 	 St: c005f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16141835----T: 16144440 	 St: c01f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16141835----T: 16144440 	 St: c003c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16144440----T: 16147045 	 St: c01f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16144440----T: 16147045 	 St: c003f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16147045----T: 16149650 	 St: c01f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16147045----T: 16149650 	 St: c038d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16149650----T: 16152255 	 St: c01f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16149650----T: 16152255 	 St: c0044000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16152255----T: 16154860 	 St: c01f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16152255----T: 16154860 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16154860----T: 16157465 	 St: c01f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16154860----T: 16157465 	 St: c02c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16157465----T: 16160070 	 St: c01f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16157465----T: 16160070 	 St: c02c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16160070----T: 16162675 	 St: c01df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16160070----T: 16162675 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16162675----T: 16165280 	 St: c01d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16162675----T: 16165280 	 St: c02c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16165280----T: 16167885 	 St: c01d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16165280----T: 16167885 	 St: c02f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16167885----T: 16170490 	 St: c01db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16167885----T: 16170490 	 St: c02f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16170490----T: 16173095 	 St: c01dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16170490----T: 16173095 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16173095----T: 16175700 	 St: c01de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16173095----T: 16175700 	 St: c02d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16175700----T: 16178305 	 St: c01da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16175700----T: 16178305 	 St: c02da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16178305----T: 16180910 	 St: c01dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16178305----T: 16180910 	 St: c0008000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16180910----T: 16183515 	 St: c01fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16180910----T: 16183515 	 St: c0309000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16183515----T: 16186120 	 St: c01fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16183515----T: 16186120 	 St: c030a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16186120----T: 16188725 	 St: c01f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16186120----T: 16188725 	 St: c0018000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16188725----T: 16191330 	 St: c01f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16188725----T: 16191330 	 St: c02ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16191330----T: 16193935 	 St: c01fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16191330----T: 16193935 	 St: c02eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16193935----T: 16196540 	 St: c01fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16193935----T: 16196540 	 St: c000e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16196540----T: 16199145 	 St: c01fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16196540----T: 16199145 	 St: c02ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16199145----T: 16201750 	 St: c07ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16199145----T: 16201750 	 St: c02fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16201750----T: 16204355 	 St: c07f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16201750----T: 16204355 	 St: c02fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16204355----T: 16206960 	 St: c07f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16204355----T: 16206960 	 St: c0013000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16206960----T: 16209565 	 St: c07f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16206960----T: 16209565 	 St: c02fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16209565----T: 16212170 	 St: c07f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16209565----T: 16212170 	 St: c030f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16212170----T: 16214775 	 St: c07f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16212170----T: 16214775 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16214775----T: 16217380 	 St: c07f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16214775----T: 16217380 	 St: c001a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16217380----T: 16219985 	 St: c07f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16217380----T: 16219985 	 St: c0306000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16219985----T: 16222590 	 St: c07f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16219985----T: 16222590 	 St: c0308000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16222590----T: 16225195 	 St: c07f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16222590----T: 16225195 	 St: c0307000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16225195----T: 16227800 	 St: c07f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16225195----T: 16227800 	 St: c0017000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16227800----T: 16230405 	 St: c07fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16227800----T: 16230405 	 St: c0311000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16230405----T: 16233010 	 St: c07fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16230405----T: 16233010 	 St: c0312000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16233010----T: 16235615 	 St: c07fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16233010----T: 16235615 	 St: c0313000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16235615----T: 16238220 	 St: c07fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16235615----T: 16238220 	 St: c0314000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16238220----T: 16240825 	 St: c07fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16238220----T: 16240825 	 St: c001b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16240825----T: 16243430 	 St: c07ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16240825----T: 16243430 	 St: c02de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16243430----T: 16246035 	 St: c0800000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16243430----T: 16246035 	 St: c02df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16246035----T: 16248640 	 St: c0801000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16246035----T: 16248640 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16248640----T: 16251245 	 St: c0802000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16248640----T: 16251245 	 St: c000a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16251245----T: 16253850 	 St: c0803000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16251245----T: 16253850 	 St: c0305000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16253850----T: 16256455 	 St: c0804000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16253850----T: 16256455 	 St: c0303000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16256455----T: 16259060 	 St: c0805000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16256455----T: 16259060 	 St: c0304000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16259060----T: 16261665 	 St: c0806000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16259060----T: 16261665 	 St: c0016000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16261665----T: 16264270 	 St: c0813000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16261665----T: 16264270 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16264270----T: 16266875 	 St: c0814000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16264270----T: 16266875 	 St: c02ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16266875----T: 16269480 	 St: c0812000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16266875----T: 16269480 	 St: c02ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16269480----T: 16272085 	 St: c0815000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16269480----T: 16272085 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16272085----T: 16274690 	 St: c0807000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16272085----T: 16274690 	 St: c000f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16274690----T: 16277295 	 St: c0808000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16274690----T: 16277295 	 St: c02db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16277295----T: 16279900 	 St: c0809000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16277295----T: 16279900 	 St: c02dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16279900----T: 16282505 	 St: c080c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16279900----T: 16282505 	 St: c030b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16282505----T: 16285110 	 St: c080d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16282505----T: 16285110 	 St: c02dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16285110----T: 16287715 	 St: c080e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16285110----T: 16287715 	 St: c0009000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16287715----T: 16290320 	 St: c080f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16287715----T: 16290320 	 St: c030c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16290320----T: 16292925 	 St: c0810000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16290320----T: 16292925 	 St: c0019000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16292925----T: 16295530 	 St: c0811000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16292925----T: 16295530 	 St: c030d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16295530----T: 16298135 	 St: c080a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16295530----T: 16298135 	 St: c030e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16298135----T: 16300740 	 St: c080b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16298135----T: 16300740 	 St: c02ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16300740----T: 16303345 	 St: c0816000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16300740----T: 16303345 	 St: c02cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16303345----T: 16305950 	 St: c0817000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16303345----T: 16305950 	 St: c0003000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16305950----T: 16308555 	 St: c0818000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16305950----T: 16308555 	 St: c02e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16308555----T: 16311160 	 St: c081e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16308555----T: 16311160 	 St: c02e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16311160----T: 16313765 	 St: c081f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16311160----T: 16313765 	 St: c02e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16313765----T: 16316370 	 St: c0820000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16313765----T: 16316370 	 St: c000b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16316370----T: 16318975 	 St: c0821000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16316370----T: 16318975 	 St: c02d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16318975----T: 16321580 	 St: c0825000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16318975----T: 16321580 	 St: c02d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16321580----T: 16324185 	 St: c0826000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16321580----T: 16324185 	 St: c02d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16324185----T: 16326790 	 St: c0824000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16324185----T: 16326790 	 St: c0006000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16326790----T: 16329395 	 St: c0827000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16326790----T: 16329395 	 St: c02d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16329395----T: 16332000 	 St: c082a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16329395----T: 16332000 	 St: c02d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16332000----T: 16334605 	 St: c082b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16332000----T: 16334605 	 St: c02d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16334605----T: 16337210 	 St: c082c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16334605----T: 16337210 	 St: c0007000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16337210----T: 16339815 	 St: c082d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16337210----T: 16339815 	 St: c02d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16339815----T: 16342420 	 St: c082e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16339815----T: 16342420 	 St: c02e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16342420----T: 16345025 	 St: c082f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16342420----T: 16345025 	 St: c02e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16345025----T: 16347630 	 St: c0830000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16345025----T: 16347630 	 St: c000d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16347630----T: 16350235 	 St: c0819000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16347630----T: 16350235 	 St: c02f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16350235----T: 16352840 	 St: c081a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16350235----T: 16352840 	 St: c02f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16352840----T: 16355445 	 St: c081b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16352840----T: 16355445 	 St: c02f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16355445----T: 16358050 	 St: c081c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16355445----T: 16358050 	 St: c02f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16358050----T: 16360655 	 St: c081d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16358050----T: 16360655 	 St: c0012000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16360655----T: 16363260 	 St: c0822000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16360655----T: 16363260 	 St: c02c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16363260----T: 16365865 	 St: c0823000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16363260----T: 16365865 	 St: c02c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16365865----T: 16368470 	 St: c0828000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16365865----T: 16368470 	 St: c02c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16368470----T: 16371075 	 St: c0829000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16368470----T: 16371075 	 St: c0002000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16371075----T: 16373680 	 St: c0836000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16371075----T: 16373680 	 St: c0302000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16373680----T: 16376285 	 St: c0837000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16373680----T: 16376285 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16376285----T: 16378890 	 St: c0838000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16376285----T: 16378890 	 St: c0301000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16378890----T: 16381495 	 St: c0839000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16378890----T: 16381495 	 St: c0015000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16381495----T: 16384100 	 St: c0840000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16381495----T: 16384100 	 St: c02f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16384100----T: 16386705 	 St: c0841000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16384100----T: 16386705 	 St: c02f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16386705----T: 16389310 	 St: c083f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16386705----T: 16389310 	 St: c02f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16389310----T: 16391915 	 St: c0842000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16389310----T: 16391915 	 St: c0011000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16391915----T: 16394520 	 St: c0845000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16391915----T: 16394520 	 St: c02ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16394520----T: 16397125 	 St: c0846000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16394520----T: 16397125 	 St: c02fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16397125----T: 16399730 	 St: c0847000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16397125----T: 16399730 	 St: c02fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16399730----T: 16402335 	 St: c0848000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16399730----T: 16402335 	 St: c0014000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16402335----T: 16404940 	 St: c0831000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16402335----T: 16404940 	 St: c02e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16404940----T: 16407545 	 St: c0832000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16404940----T: 16407545 	 St: c02e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16407545----T: 16410150 	 St: c0833000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16407545----T: 16410150 	 St: c02e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16410150----T: 16412755 	 St: c083a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16410150----T: 16412755 	 St: c02e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16412755----T: 16415360 	 St: c083b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16412755----T: 16415360 	 St: c000c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16415360----T: 16417965 	 St: c083c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16415360----T: 16417965 	 St: c02cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16417965----T: 16420570 	 St: c083d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16417965----T: 16420570 	 St: c02cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16420570----T: 16423175 	 St: c083e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16420570----T: 16423175 	 St: c02cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16423175----T: 16425780 	 St: c0843000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16423175----T: 16425780 	 St: c02ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16425780----T: 16428385 	 St: c0844000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16425780----T: 16428385 	 St: c0004000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16428385----T: 16430990 	 St: c0835000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16428385----T: 16430990 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16430990----T: 16433595 	 St: c0834000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16430990----T: 16433595 	 St: c0361000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16433595----T: 16436200 	 St: c0869000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16433595----T: 16436200 	 St: c0035000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16436200----T: 16438805 	 St: c086a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16436200----T: 16438805 	 St: c0362000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16438805----T: 16441410 	 St: c086b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16438805----T: 16441410 	 St: c0363000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16441410----T: 16444015 	 St: c086c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16441410----T: 16444015 	 St: c0364000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16444015----T: 16446620 	 St: c086d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16444015----T: 16446620 	 St: c0036000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16446620----T: 16449225 	 St: c086e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16446620----T: 16449225 	 St: c0344000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16449225----T: 16451830 	 St: c086f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16449225----T: 16451830 	 St: c0347000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16451830----T: 16454435 	 St: c0866000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16451830----T: 16454435 	 St: c0345000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16454435----T: 16457040 	 St: c0867000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16454435----T: 16457040 	 St: c0346000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16457040----T: 16459645 	 St: c0868000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16457040----T: 16459645 	 St: c002c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16459645----T: 16462250 	 St: c0875000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16459645----T: 16462250 	 St: c034e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16462250----T: 16464855 	 St: c0876000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16462250----T: 16464855 	 St: c0350000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16464855----T: 16467460 	 St: c0877000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16464855----T: 16467460 	 St: c002f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16467460----T: 16470065 	 St: c0878000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16467460----T: 16470065 	 St: c034f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16470065----T: 16472670 	 St: c0860000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16470065----T: 16472670 	 St: c0365000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16472670----T: 16475275 	 St: c0861000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16472670----T: 16475275 	 St: c0366000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16475275----T: 16477880 	 St: c0862000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16475275----T: 16477880 	 St: c0367000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16477880----T: 16480485 	 St: c0863000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16477880----T: 16480485 	 St: c0037000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16480485----T: 16483090 	 St: c0864000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16480485----T: 16483090 	 St: c0338000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16483090----T: 16485695 	 St: c0865000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16483090----T: 16485695 	 St: c034a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16485695----T: 16488300 	 St: c0872000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16485695----T: 16488300 	 St: c0336000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16488300----T: 16490905 	 St: c0873000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16488300----T: 16490905 	 St: c0337000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16490905----T: 16493510 	 St: c0874000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16490905----T: 16493510 	 St: c0027000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16493510----T: 16496115 	 St: c0870000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16493510----T: 16496115 	 St: c034d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16496115----T: 16498720 	 St: c0871000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16496115----T: 16498720 	 St: c034b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16498720----T: 16501325 	 St: c087b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16498720----T: 16501325 	 St: c002e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16501325----T: 16503930 	 St: c087c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16501325----T: 16503930 	 St: c034c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16503930----T: 16506535 	 St: c087d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16503930----T: 16506535 	 St: c031a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16506535----T: 16509140 	 St: c0881000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16506535----T: 16509140 	 St: c031b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16509140----T: 16511745 	 St: c0882000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16509140----T: 16511745 	 St: c031d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16511745----T: 16514350 	 St: c0883000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16511745----T: 16514350 	 St: c031c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16514350----T: 16516955 	 St: c0884000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16514350----T: 16516955 	 St: c001e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16516955----T: 16519560 	 St: c0885000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16516955----T: 16519560 	 St: c032f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16519560----T: 16522165 	 St: c0886000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16519560----T: 16522165 	 St: c0330000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16522165----T: 16524770 	 St: c088b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16522165----T: 16524770 	 St: c0331000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16524770----T: 16527375 	 St: c088a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16524770----T: 16527375 	 St: c0025000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16527375----T: 16529980 	 St: c088c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16527375----T: 16529980 	 St: c0353000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16529980----T: 16532585 	 St: c087f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16529980----T: 16532585 	 St: c0354000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16532585----T: 16535190 	 St: c087e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16532585----T: 16535190 	 St: c0355000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16535190----T: 16537795 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16535190----T: 16537795 	 St: c0356000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16537795----T: 16540400 	 St: c0887000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16537795----T: 16540400 	 St: c0031000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16540400----T: 16543005 	 St: c0888000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16540400----T: 16543005 	 St: c0332000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16543005----T: 16545610 	 St: c0889000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16543005----T: 16545610 	 St: c035f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16545610----T: 16548215 	 St: c088d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16545610----T: 16548215 	 St: c035d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16548215----T: 16550820 	 St: c088e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16548215----T: 16550820 	 St: c0034000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16550820----T: 16553425 	 St: c088f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16550820----T: 16553425 	 St: c035e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16553425----T: 16556030 	 St: c0879000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16553425----T: 16556030 	 St: c0335000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16556030----T: 16558635 	 St: c087a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16556030----T: 16558635 	 St: c0333000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16558635----T: 16561240 	 St: c08a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16558635----T: 16561240 	 St: c0334000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16561240----T: 16563845 	 St: c08a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16561240----T: 16563845 	 St: c0026000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16563845----T: 16566450 	 St: c08a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16563845----T: 16566450 	 St: c0341000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16566450----T: 16569055 	 St: c08a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16566450----T: 16569055 	 St: c002b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16569055----T: 16571660 	 St: c0890000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16569055----T: 16571660 	 St: c0342000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16571660----T: 16574265 	 St: c0891000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16571660----T: 16574265 	 St: c0343000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16574265----T: 16576870 	 St: c0892000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16574265----T: 16576870 	 St: c03b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16576870----T: 16579475 	 St: c0893000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16576870----T: 16579475 	 St: c03b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16579475----T: 16582080 	 St: c0894000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16579475----T: 16582080 	 St: c03b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16582080----T: 16584685 	 St: c0895000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16582080----T: 16584685 	 St: c0050000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16584685----T: 16587290 	 St: c0898000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16584685----T: 16587290 	 St: c0359000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16587290----T: 16589895 	 St: c0899000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16587290----T: 16589895 	 St: c035a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16589895----T: 16592500 	 St: c089a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16589895----T: 16592500 	 St: c035b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16592500----T: 16595105 	 St: c089b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16592500----T: 16595105 	 St: c035c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16595105----T: 16597710 	 St: c089c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16595105----T: 16597710 	 St: c0033000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16597710----T: 16600315 	 St: c089d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16597710----T: 16600315 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16600315----T: 16602920 	 St: c089e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16600315----T: 16602920 	 St: c0381000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16602920----T: 16605525 	 St: c08a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16602920----T: 16605525 	 St: c0382000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16605525----T: 16608130 	 St: c08a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16605525----T: 16608130 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16608130----T: 16610735 	 St: c08a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16608130----T: 16610735 	 St: c0368000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16610735----T: 16613340 	 St: c0896000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16610735----T: 16613340 	 St: c0369000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16613340----T: 16615945 	 St: c0897000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16613340----T: 16615945 	 St: c036a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16615945----T: 16618550 	 St: c089f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16615945----T: 16618550 	 St: c0038000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16618550----T: 16621155 	 St: c08a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16618550----T: 16621155 	 St: c03b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16621155----T: 16623760 	 St: c085d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16621155----T: 16623760 	 St: c03ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16623760----T: 16626365 	 St: c085e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16623760----T: 16626365 	 St: c03af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16626365----T: 16628970 	 St: c085f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16626365----T: 16628970 	 St: c004f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16628970----T: 16631575 	 St: c0849000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16628970----T: 16631575 	 St: c03b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16631575----T: 16634180 	 St: c084a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16631575----T: 16634180 	 St: c03b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16634180----T: 16636785 	 St: c084b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16634180----T: 16636785 	 St: c03b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16636785----T: 16639390 	 St: c084c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16636785----T: 16639390 	 St: c0052000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16639390----T: 16641995 	 St: c084d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16639390----T: 16641995 	 St: c0393000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16641995----T: 16644600 	 St: c084e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16641995----T: 16644600 	 St: c0394000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16644600----T: 16647205 	 St: c0851000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16644600----T: 16647205 	 St: c0046000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16647205----T: 16649810 	 St: c0852000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16647205----T: 16649810 	 St: c037d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16649810----T: 16652415 	 St: c0853000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16649810----T: 16652415 	 St: c037b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16652415----T: 16655020 	 St: c0854000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16652415----T: 16655020 	 St: c003e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16655020----T: 16657625 	 St: c0855000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16655020----T: 16657625 	 St: c037c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16657625----T: 16660230 	 St: c0856000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16657625----T: 16660230 	 St: c03a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16660230----T: 16662835 	 St: c0857000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16660230----T: 16662835 	 St: c03a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16662835----T: 16665440 	 St: c085b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16662835----T: 16665440 	 St: c004a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16665440----T: 16668045 	 St: c085c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16665440----T: 16668045 	 St: c039f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16668045----T: 16670650 	 St: c085a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16668045----T: 16670650 	 St: c0374000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16670650----T: 16673255 	 St: c084f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16670650----T: 16673255 	 St: c0371000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16673255----T: 16675860 	 St: c0850000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16673255----T: 16675860 	 St: c0372000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16675860----T: 16678465 	 St: c0858000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16675860----T: 16678465 	 St: c0373000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16678465----T: 16681070 	 St: c0859000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16678465----T: 16681070 	 St: c0383000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16681070----T: 16683675 	 St: c08b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16681070----T: 16683675 	 St: c003b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16683675----T: 16686280 	 St: c08ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16683675----T: 16686280 	 St: c0384000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16686280----T: 16688885 	 St: c08bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16686280----T: 16688885 	 St: c0385000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16688885----T: 16691490 	 St: c08b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16688885----T: 16691490 	 St: c0041000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16691490----T: 16694095 	 St: c08b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16691490----T: 16694095 	 St: c039b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16694095----T: 16696700 	 St: c08b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16694095----T: 16696700 	 St: c039e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16696700----T: 16699305 	 St: c08a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16696700----T: 16699305 	 St: c039d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16699305----T: 16701910 	 St: c08a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16699305----T: 16701910 	 St: c03b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16701910----T: 16704515 	 St: c08aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16701910----T: 16704515 	 St: c0049000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16704515----T: 16707120 	 St: c08ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16704515----T: 16707120 	 St: c039c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16707120----T: 16709725 	 St: c08ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16707120----T: 16709725 	 St: c03ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16709725----T: 16712330 	 St: c08ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16709725----T: 16712330 	 St: c03bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16712330----T: 16714935 	 St: c08ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16712330----T: 16714935 	 St: c0053000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16714935----T: 16717540 	 St: c08af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16714935----T: 16717540 	 St: c0386000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16717540----T: 16720145 	 St: c08b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16717540----T: 16720145 	 St: c0387000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16720145----T: 16722750 	 St: c08b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16720145----T: 16722750 	 St: c0388000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16722750----T: 16725355 	 St: c08b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16722750----T: 16725355 	 St: c0042000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16725355----T: 16727960 	 St: c08b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16725355----T: 16727960 	 St: c0389000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16727960----T: 16730565 	 St: c08b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16727960----T: 16730565 	 St: c038a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16730565----T: 16733170 	 St: c08b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16730566----T: 16733171 	 St: c038c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16963442----T: 17012396 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(33.054691)
F: 16964078----T: 16966683 	 St: c0200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16964078----T: 16966683 	 St: c0043000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16966683----T: 16969288 	 St: c0201000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16966683----T: 16969288 	 St: c038b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16969288----T: 16971893 	 St: c0202000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16969288----T: 16971893 	 St: c03ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16971893----T: 16974498 	 St: c0203000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16971893----T: 16974498 	 St: c03ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16974498----T: 16977103 	 St: c0204000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16974498----T: 16977103 	 St: c03ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16977103----T: 16979708 	 St: c0205000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16977103----T: 16979708 	 St: c004e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16979708----T: 16982313 	 St: c0206000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16979708----T: 16982313 	 St: c0392000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16982313----T: 16984918 	 St: c020a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16982313----T: 16984918 	 St: c038f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16984918----T: 16987523 	 St: c0208000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16984918----T: 16987523 	 St: c0391000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16987523----T: 16990128 	 St: c020c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16987523----T: 16990128 	 St: c0390000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16990128----T: 16992733 	 St: c0209000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16990128----T: 16992733 	 St: c0045000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16992733----T: 16995338 	 St: c0207000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16992733----T: 16995338 	 St: c03aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16995338----T: 16997943 	 St: c020d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16995338----T: 16997943 	 St: c03a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 16997943----T: 17000548 	 St: c020b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16997944----T: 17000549 	 St: c03a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17012396----T: 17014931 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 17014932----T: 17017467 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 17239618----T: 21462307 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(2851.241699)
F: 17240225----T: 17242830 	 St: c000e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17240225----T: 17242830 	 St: c004d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17242830----T: 17245435 	 St: c0001000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17242830----T: 17245435 	 St: c0538000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17245435----T: 17248040 	 St: c000f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17245435----T: 17248040 	 St: c04ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17248040----T: 17250645 	 St: c0011000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17248040----T: 17250645 	 St: c0553000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17250645----T: 17253250 	 St: c0017000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17250645----T: 17253250 	 St: c050f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17253250----T: 17255855 	 St: c0004000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17253250----T: 17255855 	 St: c04eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17255855----T: 17258460 	 St: c000a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17255855----T: 17258460 	 St: c0526000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17258460----T: 17261065 	 St: c0012000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17258460----T: 17261065 	 St: c051d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17261065----T: 17263670 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17261065----T: 17263670 	 St: c0555000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17263670----T: 17266275 	 St: c0007000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17263670----T: 17266275 	 St: c04e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17266275----T: 17268880 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17266275----T: 17268880 	 St: c0557000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17268880----T: 17271485 	 St: c0003000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17268880----T: 17271485 	 St: c00b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17271485----T: 17274090 	 St: c000b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17271485----T: 17274090 	 St: c0527000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17274090----T: 17276695 	 St: c000d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17274090----T: 17276695 	 St: c0554000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17276695----T: 17279300 	 St: c0008000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17276695----T: 17279300 	 St: c0513000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17279300----T: 17281905 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17279300----T: 17281905 	 St: c0519000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17281905----T: 17284510 	 St: c0019000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17281905----T: 17284510 	 St: c0556000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17284510----T: 17287115 	 St: c0002000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17284510----T: 17287115 	 St: c00dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17287115----T: 17289720 	 St: c001b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17287115----T: 17289720 	 St: c0537000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17289720----T: 17292325 	 St: c0018000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17289720----T: 17292325 	 St: c0548000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17292325----T: 17294930 	 St: c0013000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17292325----T: 17294930 	 St: c0547000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17294930----T: 17297535 	 St: c0016000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17294930----T: 17297535 	 St: c0515000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17297535----T: 17300140 	 St: c0006000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17297535----T: 17300140 	 St: c00db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17300140----T: 17302745 	 St: c0009000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17300140----T: 17302745 	 St: c0510000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17302745----T: 17305350 	 St: c001a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17302745----T: 17305350 	 St: c0536000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17305350----T: 17307955 	 St: c0014000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17305350----T: 17307955 	 St: c051a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17307955----T: 17310560 	 St: c0015000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17307955----T: 17310560 	 St: c04cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17310560----T: 17313165 	 St: c000c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17310560----T: 17313165 	 St: c0512000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17313165----T: 17315770 	 St: c001e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17313165----T: 17315770 	 St: c00d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17315770----T: 17318375 	 St: c002a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17315770----T: 17318375 	 St: c054a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17318375----T: 17320980 	 St: c0037000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17318375----T: 17320980 	 St: c04cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17320980----T: 17323585 	 St: c0021000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17320980----T: 17323585 	 St: c00c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17323585----T: 17326190 	 St: c0022000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17323585----T: 17326190 	 St: c0539000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17326190----T: 17328795 	 St: c002d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17326190----T: 17328795 	 St: c00d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17328795----T: 17331400 	 St: c002f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17328795----T: 17331400 	 St: c0541000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17331400----T: 17334005 	 St: c0032000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17331400----T: 17334005 	 St: c051b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17334005----T: 17336610 	 St: c0025000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17334005----T: 17336610 	 St: c051c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17336610----T: 17339215 	 St: c0034000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17336610----T: 17339215 	 St: c00c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17339215----T: 17341820 	 St: c0036000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17339215----T: 17341820 	 St: c0516000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17341820----T: 17344425 	 St: c0028000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17341820----T: 17344425 	 St: c0514000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17344425----T: 17347030 	 St: c0030000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17344425----T: 17347030 	 St: c050e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17347030----T: 17349635 	 St: c0031000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17347030----T: 17349635 	 St: c00c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17349635----T: 17352240 	 St: c001f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17349635----T: 17352240 	 St: c051e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17352240----T: 17354845 	 St: c0029000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17352240----T: 17354845 	 St: c0511000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17354845----T: 17357450 	 St: c0020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17354845----T: 17357450 	 St: c0517000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17357450----T: 17360055 	 St: c0023000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17357450----T: 17360055 	 St: c054b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17360055----T: 17362660 	 St: c001c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17360055----T: 17362660 	 St: c00c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17362660----T: 17365265 	 St: c0027000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17362660----T: 17365265 	 St: c0535000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17365265----T: 17367870 	 St: c002c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17365265----T: 17367870 	 St: c00c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17367870----T: 17370475 	 St: c0026000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17367870----T: 17370475 	 St: c00c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17370475----T: 17373080 	 St: c002e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17370475----T: 17373080 	 St: c0518000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17373080----T: 17375685 	 St: c0024000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17373080----T: 17375685 	 St: c04cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17375685----T: 17378290 	 St: c0035000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17375685----T: 17378290 	 St: c00d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17378290----T: 17380895 	 St: c002b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17378290----T: 17380895 	 St: c00d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17380895----T: 17383500 	 St: c0033000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17380895----T: 17383500 	 St: c0542000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17383500----T: 17386105 	 St: c001d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17383500----T: 17386105 	 St: c050d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17386105----T: 17388710 	 St: c004f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17386105----T: 17388710 	 St: c00ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17388710----T: 17391315 	 St: c0046000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17388710----T: 17391315 	 St: c04f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17391315----T: 17393920 	 St: c003a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17391315----T: 17393920 	 St: c04ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17393920----T: 17396525 	 St: c0049000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17393920----T: 17396525 	 St: c0549000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17396525----T: 17399130 	 St: c004e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17396525----T: 17399130 	 St: c04f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17399130----T: 17401735 	 St: c004b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17399130----T: 17401735 	 St: c050b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17401735----T: 17404340 	 St: c0050000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17401735----T: 17404340 	 St: c00d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17404340----T: 17406945 	 St: c0053000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17404340----T: 17406945 	 St: c0543000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17406945----T: 17409550 	 St: c0041000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17406945----T: 17409550 	 St: c0546000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17409550----T: 17412155 	 St: c0052000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17409550----T: 17412155 	 St: c0558000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17412155----T: 17414760 	 St: c003e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17412155----T: 17414760 	 St: c04fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17414760----T: 17417365 	 St: c0044000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17414760----T: 17417365 	 St: c00be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17417365----T: 17419970 	 St: c003b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17417365----T: 17419970 	 St: c04fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17419970----T: 17422575 	 St: c004d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17419970----T: 17422575 	 St: c00c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17422575----T: 17425180 	 St: c0045000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17422575----T: 17425180 	 St: c04fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17425180----T: 17427785 	 St: c003c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17425180----T: 17427785 	 St: c050c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17427785----T: 17430390 	 St: c0043000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17427785----T: 17430390 	 St: c054c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17430390----T: 17432995 	 St: c0048000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17430390----T: 17432995 	 St: c054f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17432995----T: 17435600 	 St: c004a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17432995----T: 17435600 	 St: c055a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17435600----T: 17438205 	 St: c0038000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17435600----T: 17438205 	 St: c0500000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17438205----T: 17440810 	 St: c0042000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17438205----T: 17440810 	 St: c0552000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17440810----T: 17443415 	 St: c003f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17440810----T: 17443415 	 St: c0559000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17443415----T: 17446020 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17443415----T: 17446020 	 St: c054e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17446020----T: 17448625 	 St: c0051000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17446020----T: 17448625 	 St: c00bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17448625----T: 17451230 	 St: c006b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17448625----T: 17451230 	 St: c0550000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17451230----T: 17453835 	 St: c006a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17451230----T: 17453835 	 St: c0551000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17453835----T: 17456440 	 St: c0058000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17453835----T: 17456440 	 St: c0544000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17456440----T: 17459045 	 St: c0059000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17456440----T: 17459045 	 St: c00da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17459045----T: 17461650 	 St: c0069000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17459045----T: 17461650 	 St: c00d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17461650----T: 17464255 	 St: c005f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17461650----T: 17464255 	 St: c054d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17464255----T: 17466860 	 St: c02ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17464255----T: 17466860 	 St: c00d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17466860----T: 17469465 	 St: c02eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17466860----T: 17469465 	 St: c0545000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17469465----T: 17472070 	 St: c02ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17469465----T: 17472070 	 St: c04f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17472070----T: 17474675 	 St: c02ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17472070----T: 17474675 	 St: c04d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17474675----T: 17477280 	 St: c02c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17474675----T: 17477280 	 St: c04d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17477280----T: 17479885 	 St: c02ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17477280----T: 17479885 	 St: c04e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17479885----T: 17482490 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17479885----T: 17482490 	 St: c00b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17482490----T: 17485095 	 St: c02c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17482490----T: 17485095 	 St: c04e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17485095----T: 17487700 	 St: c02c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17485095----T: 17487700 	 St: c00bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17487700----T: 17490305 	 St: c02f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17487700----T: 17490305 	 St: c00cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17490305----T: 17492910 	 St: c02f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17490305----T: 17492910 	 St: c04d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17492910----T: 17495515 	 St: c02c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17492910----T: 17495515 	 St: c04d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17495515----T: 17498120 	 St: c02f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17495515----T: 17498120 	 St: c00b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17498120----T: 17500725 	 St: c02f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17498120----T: 17500725 	 St: c00dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17500725----T: 17503330 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17500725----T: 17503330 	 St: c0459000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17503330----T: 17505935 	 St: c0305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17503330----T: 17505935 	 St: c045a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17505935----T: 17508540 	 St: c0306000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17505935----T: 17508540 	 St: c0088000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17508540----T: 17511145 	 St: c0307000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17508540----T: 17511145 	 St: c0441000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17511145----T: 17513750 	 St: c0308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17511145----T: 17513750 	 St: c0442000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17513750----T: 17516355 	 St: c02cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17513750----T: 17516355 	 St: c0080000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17516355----T: 17518960 	 St: c02cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17516355----T: 17518960 	 St: c041c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17518960----T: 17521565 	 St: c02ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17518960----T: 17521565 	 St: c041d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17521565----T: 17524170 	 St: c02cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17521565----T: 17524170 	 St: c041e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17524170----T: 17526775 	 St: c02de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17524170----T: 17526775 	 St: c0074000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17526775----T: 17529380 	 St: c02df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17526775----T: 17529380 	 St: c0423000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17529380----T: 17531985 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17529380----T: 17531985 	 St: c0424000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17531985----T: 17534590 	 St: c02e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17531985----T: 17534590 	 St: c0425000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17534590----T: 17537195 	 St: c02f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17534590----T: 17537195 	 St: c0076000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17537195----T: 17539800 	 St: c02f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17537195----T: 17539800 	 St: c044c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17539800----T: 17542405 	 St: c02f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17539800----T: 17542405 	 St: c044a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17542405----T: 17545010 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17542405----T: 17545010 	 St: c044b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17545010----T: 17547615 	 St: c02c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17545010----T: 17547615 	 St: c0083000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17547615----T: 17550220 	 St: c02c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17547615----T: 17550220 	 St: c044e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17550220----T: 17552825 	 St: c02d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17550220----T: 17552825 	 St: c044d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17552825----T: 17555430 	 St: c02d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17552825----T: 17555430 	 St: c044f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17555430----T: 17558035 	 St: c02d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17555430----T: 17558035 	 St: c0084000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17558035----T: 17560640 	 St: c02d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17558035----T: 17560640 	 St: c0429000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17560640----T: 17563245 	 St: c02f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17560640----T: 17563245 	 St: c0078000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17563245----T: 17565850 	 St: c02f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17563245----T: 17565850 	 St: c042a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17565850----T: 17568455 	 St: c02c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17565850----T: 17568455 	 St: c0443000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17568455----T: 17571060 	 St: c02ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17568455----T: 17571060 	 St: c0444000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17571060----T: 17573665 	 St: c02cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17571060----T: 17573665 	 St: c0445000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17573665----T: 17576270 	 St: c02e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17573665----T: 17576270 	 St: c0081000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17576270----T: 17578875 	 St: c02e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17576270----T: 17578875 	 St: c0462000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17578875----T: 17581480 	 St: c02e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17578875----T: 17581480 	 St: c0463000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17581480----T: 17584085 	 St: c02e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17581480----T: 17584085 	 St: c008b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17584085----T: 17586690 	 St: c02e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17584085----T: 17586690 	 St: c0417000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17586690----T: 17589295 	 St: c02e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17586690----T: 17589295 	 St: c0418000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17589295----T: 17591900 	 St: c02d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17589295----T: 17591900 	 St: c0072000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17591900----T: 17594505 	 St: c02da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17591900----T: 17594505 	 St: c0435000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17594505----T: 17597110 	 St: c02db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17594505----T: 17597110 	 St: c0436000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17597110----T: 17599715 	 St: c02d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17597110----T: 17599715 	 St: c007c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17599715----T: 17602320 	 St: c02d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17599715----T: 17602320 	 St: c043f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17602320----T: 17604925 	 St: c02d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17602320----T: 17604925 	 St: c0440000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17604925----T: 17607530 	 St: c030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17604925----T: 17607530 	 St: c043e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17607530----T: 17610135 	 St: c030d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17607530----T: 17610135 	 St: c0449000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17610135----T: 17612740 	 St: c030b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17610135----T: 17612740 	 St: c007f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17612740----T: 17615345 	 St: c030e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17612740----T: 17615345 	 St: c0448000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17615345----T: 17617950 	 St: c02c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17615345----T: 17617950 	 St: c0446000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17617950----T: 17620555 	 St: c02c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17617950----T: 17620555 	 St: c0082000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17620555----T: 17623160 	 St: c0312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17620555----T: 17623160 	 St: c0447000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17623160----T: 17625765 	 St: c0313000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17623160----T: 17625765 	 St: c0458000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17625765----T: 17628370 	 St: c0311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17625765----T: 17628370 	 St: c0457000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17628370----T: 17630975 	 St: c0314000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17628370----T: 17630975 	 St: c0456000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17630975----T: 17633580 	 St: c0309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17630975----T: 17633580 	 St: c0087000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17633580----T: 17636185 	 St: c030a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17633580----T: 17636185 	 St: c0414000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17636185----T: 17638790 	 St: c02fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17636185----T: 17638790 	 St: c0416000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17638790----T: 17641395 	 St: c02fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17638790----T: 17641395 	 St: c0415000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17641395----T: 17644000 	 St: c02fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17641395----T: 17644000 	 St: c0071000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17644000----T: 17646605 	 St: c0302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17644000----T: 17646605 	 St: c0428000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17646605----T: 17649210 	 St: c0303000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17646605----T: 17649210 	 St: c0427000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17649210----T: 17651815 	 St: c0304000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17649210----T: 17651815 	 St: c0426000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17651815----T: 17654420 	 St: c02d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17651815----T: 17654420 	 St: c0077000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17654420----T: 17657025 	 St: c02d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17654420----T: 17657025 	 St: c0437000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17657025----T: 17659630 	 St: c02dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17657025----T: 17659630 	 St: c0438000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17659630----T: 17662235 	 St: c02dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17659630----T: 17662235 	 St: c0439000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17662235----T: 17664840 	 St: c030f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17662235----T: 17664840 	 St: c007d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17664840----T: 17667445 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17664840----T: 17667445 	 St: c043a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17667445----T: 17670050 	 St: c02fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17667445----T: 17670050 	 St: c0461000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17670050----T: 17672655 	 St: c02fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17670050----T: 17672655 	 St: c0460000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17672655----T: 17675260 	 St: c02ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17672655----T: 17675260 	 St: c045f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17675260----T: 17677865 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17675260----T: 17677865 	 St: c008a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17677865----T: 17680470 	 St: c0301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17677865----T: 17680470 	 St: c042b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17680470----T: 17683075 	 St: c02e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17680470----T: 17683075 	 St: c042c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17683075----T: 17685680 	 St: c02e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17683075----T: 17685680 	 St: c042d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17685680----T: 17688285 	 St: c031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17685680----T: 17688285 	 St: c0079000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17688285----T: 17690890 	 St: c031b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17688285----T: 17690890 	 St: c043b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17690890----T: 17693495 	 St: c031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17690890----T: 17693495 	 St: c041f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17693495----T: 17696100 	 St: c031d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17693495----T: 17696100 	 St: c043c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17696100----T: 17698705 	 St: c033f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17696100----T: 17698705 	 St: c043d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17698705----T: 17701310 	 St: c0340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17698705----T: 17701310 	 St: c007e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17701310----T: 17703915 	 St: c033e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17701310----T: 17703915 	 St: c0420000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17703915----T: 17706520 	 St: c0341000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17703915----T: 17706520 	 St: c0422000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17706520----T: 17709125 	 St: c0365000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17706520----T: 17709125 	 St: c0421000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17709125----T: 17711730 	 St: c0366000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17709125----T: 17711730 	 St: c0075000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17711730----T: 17714335 	 St: c0367000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17711730----T: 17714335 	 St: c0455000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17714335----T: 17716940 	 St: c0368000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17714335----T: 17716940 	 St: c042e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17716940----T: 17719545 	 St: c0323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17716940----T: 17719545 	 St: c0454000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17719545----T: 17722150 	 St: c0324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17719545----T: 17722150 	 St: c0453000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17722150----T: 17724755 	 St: c0325000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17722150----T: 17724755 	 St: c0086000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17724755----T: 17727360 	 St: c0326000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17724755----T: 17727360 	 St: c042f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17727360----T: 17729965 	 St: c0327000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17727360----T: 17729965 	 St: c0430000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17729965----T: 17732570 	 St: c0328000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17729965----T: 17732570 	 St: c007a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17732570----T: 17735175 	 St: c0329000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17732570----T: 17735175 	 St: c0450000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17735175----T: 17737780 	 St: c0347000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17735175----T: 17737780 	 St: c0452000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17737780----T: 17740385 	 St: c0348000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17737780----T: 17740385 	 St: c0451000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17740385----T: 17742990 	 St: c0349000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17740385----T: 17742990 	 St: c0085000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17742990----T: 17745595 	 St: c034a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17742990----T: 17745595 	 St: c045b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17745595----T: 17748200 	 St: c034e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17745595----T: 17748200 	 St: c045c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17748200----T: 17750805 	 St: c034f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17748200----T: 17750805 	 St: c045e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17750805----T: 17753410 	 St: c034d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17750805----T: 17753410 	 St: c0089000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17753410----T: 17756015 	 St: c0350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17753410----T: 17756015 	 St: c045d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17756015----T: 17758620 	 St: c0356000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17756015----T: 17758620 	 St: c0419000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17758620----T: 17761225 	 St: c0357000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17758620----T: 17761225 	 St: c041a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17761225----T: 17763830 	 St: c0358000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17761225----T: 17763830 	 St: c0073000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17763830----T: 17766435 	 St: c0359000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17763830----T: 17766435 	 St: c041b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17766435----T: 17769040 	 St: c032f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17766435----T: 17769040 	 St: c0413000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17769040----T: 17771645 	 St: c0330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17769040----T: 17771645 	 St: c0411000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17771645----T: 17774250 	 St: c0331000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17771645----T: 17774250 	 St: c0412000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17774250----T: 17776855 	 St: c0332000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17774250----T: 17776855 	 St: c0070000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17776855----T: 17779460 	 St: c035c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17776855----T: 17779460 	 St: c0431000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17779460----T: 17782065 	 St: c035d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17779460----T: 17782065 	 St: c0432000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17782065----T: 17784670 	 St: c035e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17782065----T: 17784670 	 St: c0434000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17784670----T: 17787275 	 St: c035f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17784670----T: 17787275 	 St: c0433000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17787275----T: 17789880 	 St: c0362000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17787275----T: 17789880 	 St: c007b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17789880----T: 17792485 	 St: c0363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17789880----T: 17792485 	 St: c04ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17792485----T: 17795090 	 St: c0364000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17792485----T: 17795090 	 St: c04af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17795090----T: 17797695 	 St: c0338000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17795090----T: 17797695 	 St: c00a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17797695----T: 17800300 	 St: c0339000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17797695----T: 17800300 	 St: c0496000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17800300----T: 17802905 	 St: c033a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17800300----T: 17802905 	 St: c0497000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17802905----T: 17805510 	 St: c033b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17802905----T: 17805510 	 St: c009c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17805510----T: 17808115 	 St: c0351000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17805510----T: 17808115 	 St: c048a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17808115----T: 17810720 	 St: c0352000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17808115----T: 17810720 	 St: c04a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17810720----T: 17813325 	 St: c0353000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17810720----T: 17813325 	 St: c04a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17813325----T: 17815930 	 St: c0354000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17813325----T: 17815930 	 St: c00a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17815930----T: 17818535 	 St: c0355000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17815930----T: 17818535 	 St: c0490000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17818535----T: 17821140 	 St: c031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17818535----T: 17821140 	 St: c0491000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17821140----T: 17823745 	 St: c031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17821140----T: 17823745 	 St: c009a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17823745----T: 17826350 	 St: c0320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17823745----T: 17826350 	 St: c0470000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17826350----T: 17828955 	 St: c033c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17826350----T: 17828955 	 St: c046f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17828955----T: 17831560 	 St: c033d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17828955----T: 17831560 	 St: c046e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17831560----T: 17834165 	 St: c0321000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17831560----T: 17834165 	 St: c008f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17834165----T: 17836770 	 St: c0322000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17834165----T: 17836770 	 St: c0471000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17836770----T: 17839375 	 St: c032a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17836770----T: 17839375 	 St: c0472000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17839375----T: 17841980 	 St: c032b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17839375----T: 17841980 	 St: c0090000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17841980----T: 17844585 	 St: c032c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17841980----T: 17844585 	 St: c0473000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17844585----T: 17847190 	 St: c0315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17844585----T: 17847190 	 St: c046d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17847190----T: 17849795 	 St: c0316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17847190----T: 17849795 	 St: c046c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17849795----T: 17852400 	 St: c0317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17849795----T: 17852400 	 St: c008e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17852400----T: 17855005 	 St: c0335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17852400----T: 17855005 	 St: c046b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17855005----T: 17857610 	 St: c0336000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17855005----T: 17857610 	 St: c0464000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17857610----T: 17860215 	 St: c0337000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17857610----T: 17860215 	 St: c0465000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17860215----T: 17862820 	 St: c0344000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17860215----T: 17862820 	 St: c0466000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17862820----T: 17865425 	 St: c0345000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17862820----T: 17865425 	 St: c008c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17865425----T: 17868030 	 St: c0346000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17865425----T: 17868030 	 St: c0467000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17868030----T: 17870635 	 St: c0333000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17868030----T: 17870635 	 St: c046a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17870635----T: 17873240 	 St: c0334000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17870635----T: 17873240 	 St: c0468000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17873240----T: 17875845 	 St: c034b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17873240----T: 17875845 	 St: c048b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17875845----T: 17878450 	 St: c034c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17875845----T: 17878450 	 St: c0098000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17878450----T: 17881055 	 St: c032d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17878450----T: 17881055 	 St: c0469000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17881055----T: 17883660 	 St: c032e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17881055----T: 17883660 	 St: c008d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17883660----T: 17886265 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17883660----T: 17886265 	 St: c048c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17886265----T: 17888870 	 St: c0361000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17886265----T: 17888870 	 St: c048d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17888870----T: 17891475 	 St: c0342000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17888870----T: 17891475 	 St: c048f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17891475----T: 17894080 	 St: c0343000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17891475----T: 17894080 	 St: c0099000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17894080----T: 17896685 	 St: c035a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17894080----T: 17896685 	 St: c048e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17896685----T: 17899290 	 St: c035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17896685----T: 17899290 	 St: c04ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17899290----T: 17901895 	 St: c0318000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17899290----T: 17901895 	 St: c04ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17901895----T: 17904500 	 St: c0319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17901895----T: 17904500 	 St: c04ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17904500----T: 17907105 	 St: c03ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17904500----T: 17907105 	 St: c00a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17907105----T: 17909710 	 St: c03ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17907105----T: 17909710 	 St: c047b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17909710----T: 17912315 	 St: c03af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17909710----T: 17912315 	 St: c047c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17912315----T: 17914920 	 St: c03b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17912315----T: 17914920 	 St: c0093000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17914920----T: 17917525 	 St: c0393000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17914920----T: 17917525 	 St: c0481000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17917525----T: 17920130 	 St: c0394000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17917525----T: 17920130 	 St: c0482000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17920130----T: 17922735 	 St: c0392000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17920130----T: 17922735 	 St: c0095000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17922735----T: 17925340 	 St: c036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17922735----T: 17925340 	 St: c049f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17925340----T: 17927945 	 St: c0370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17925340----T: 17927945 	 St: c049e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17927945----T: 17930550 	 St: c0371000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17927945----T: 17930550 	 St: c04a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17930550----T: 17933155 	 St: c039b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17930550----T: 17933155 	 St: c009f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17933155----T: 17935760 	 St: c039c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17933155----T: 17935760 	 St: c0474000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17935760----T: 17938365 	 St: c039d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17935760----T: 17938365 	 St: c0475000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17938365----T: 17940970 	 St: c039e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17938365----T: 17940970 	 St: c047d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17940970----T: 17943575 	 St: c03ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17940970----T: 17943575 	 St: c0476000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17943575----T: 17946180 	 St: c03ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17943575----T: 17946180 	 St: c0091000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17946180----T: 17948785 	 St: c03aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17946180----T: 17948785 	 St: c047e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17948785----T: 17951390 	 St: c03a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17948785----T: 17951390 	 St: c047f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17951390----T: 17953995 	 St: c03a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17951390----T: 17953995 	 St: c0480000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17953995----T: 17956600 	 St: c03a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17953995----T: 17956600 	 St: c0094000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17956600----T: 17959205 	 St: c03b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17956600----T: 17959205 	 St: c049d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17959205----T: 17961810 	 St: c03b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17959205----T: 17961810 	 St: c049c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17961810----T: 17964415 	 St: c03b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17961810----T: 17964415 	 St: c009e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17964415----T: 17967020 	 St: c03ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17964415----T: 17967020 	 St: c0477000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17967020----T: 17969625 	 St: c03bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17967020----T: 17969625 	 St: c0478000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17969625----T: 17972230 	 St: c03b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17969625----T: 17972230 	 St: c0479000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17972230----T: 17974835 	 St: c0383000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17972230----T: 17974835 	 St: c047a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17974835----T: 17977440 	 St: c0384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17974835----T: 17977440 	 St: c0092000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17977440----T: 17980045 	 St: c0385000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17977440----T: 17980045 	 St: c04b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17980045----T: 17982650 	 St: c0386000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17980045----T: 17982650 	 St: c04b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17982650----T: 17985255 	 St: c03b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17982650----T: 17985255 	 St: c00a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17985255----T: 17987860 	 St: c03b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17985255----T: 17987860 	 St: c04a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17987860----T: 17990465 	 St: c03b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17987860----T: 17990465 	 St: c04a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17990465----T: 17993070 	 St: c037b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17990465----T: 17993070 	 St: c04a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17993070----T: 17995675 	 St: c037c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17993070----T: 17995675 	 St: c04a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17995675----T: 17998280 	 St: c037d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17995675----T: 17998280 	 St: c00a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 17998280----T: 18000885 	 St: c038d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17998280----T: 18000885 	 St: c04a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18000885----T: 18003490 	 St: c038e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18000885----T: 18003490 	 St: c0487000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18003490----T: 18006095 	 St: c038c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18003490----T: 18006095 	 St: c0489000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18006095----T: 18008700 	 St: c038f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18006095----T: 18008700 	 St: c0097000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18008700----T: 18011305 	 St: c0372000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18008700----T: 18011305 	 St: c0488000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18011305----T: 18013910 	 St: c0373000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18011305----T: 18013910 	 St: c04aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18013910----T: 18016515 	 St: c0374000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18013910----T: 18016515 	 St: c04a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18016515----T: 18019120 	 St: c03a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18016515----T: 18019120 	 St: c04a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18019120----T: 18021725 	 St: c03a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18019120----T: 18021725 	 St: c00a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18021725----T: 18024330 	 St: c0390000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18021725----T: 18024330 	 St: c04b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18024330----T: 18026935 	 St: c0391000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18024330----T: 18026935 	 St: c04b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18026935----T: 18029540 	 St: c0375000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18026935----T: 18029540 	 St: c04b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18029540----T: 18032145 	 St: c0376000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18029540----T: 18032145 	 St: c00a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18032145----T: 18034750 	 St: c038a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18032145----T: 18034750 	 St: c0498000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18034750----T: 18037355 	 St: c038b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18034750----T: 18037355 	 St: c049b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18037355----T: 18039960 	 St: c0389000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18037355----T: 18039960 	 St: c0483000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18039960----T: 18042565 	 St: c0399000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18039960----T: 18042565 	 St: c0499000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18042565----T: 18045170 	 St: c039a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18042565----T: 18045170 	 St: c049a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18045170----T: 18047775 	 St: c039f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18045170----T: 18047775 	 St: c009d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18047775----T: 18050380 	 St: c03a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18047775----T: 18050380 	 St: c0484000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18050380----T: 18052985 	 St: c0369000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18050380----T: 18052985 	 St: c0486000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18052985----T: 18055590 	 St: c036a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18052985----T: 18055590 	 St: c04b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18055590----T: 18058195 	 St: c0387000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18055590----T: 18058195 	 St: c0485000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18058195----T: 18060800 	 St: c0388000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18058195----T: 18060800 	 St: c0096000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18060800----T: 18063405 	 St: c037e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18060800----T: 18063405 	 St: c04b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18063405----T: 18066010 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18063405----T: 18066010 	 St: c04b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18066010----T: 18068615 	 St: c037f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18066010----T: 18068615 	 St: c04b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18068615----T: 18071220 	 St: c0381000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18068615----T: 18071220 	 St: c00a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18071220----T: 18073825 	 St: c0382000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18071220----T: 18073825 	 St: c0492000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18073825----T: 18076430 	 St: c03b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18073825----T: 18076430 	 St: c0493000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18076430----T: 18079035 	 St: c03b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18076430----T: 18079035 	 St: c0494000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18079035----T: 18081640 	 St: c0402000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18079035----T: 18081640 	 St: c0495000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18081640----T: 18084245 	 St: c0403000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18081640----T: 18084245 	 St: c009b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18084245----T: 18086850 	 St: c0401000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18084245----T: 18086850 	 St: c0501000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18086850----T: 18089455 	 St: c03ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18086850----T: 18089455 	 St: c0502000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18089455----T: 18092060 	 St: c0400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18089455----T: 18092060 	 St: c0503000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18092060----T: 18094665 	 St: c03fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18092060----T: 18094665 	 St: c00c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18094665----T: 18097270 	 St: c03c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18094665----T: 18097270 	 St: c04c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18097270----T: 18099875 	 St: c03ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18097270----T: 18099875 	 St: c04c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18099875----T: 18102480 	 St: c03cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18099875----T: 18102480 	 St: c00ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18102480----T: 18105085 	 St: c03cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18102480----T: 18105085 	 St: c04c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18105085----T: 18107690 	 St: c03cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18105085----T: 18107690 	 St: c04ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18107690----T: 18110295 	 St: c03fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18107690----T: 18110295 	 St: c04cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18110295----T: 18112900 	 St: c03fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18110295----T: 18112900 	 St: c00af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18112900----T: 18115505 	 St: c03de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18112900----T: 18115505 	 St: c04d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18115505----T: 18118110 	 St: c03df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18115506----T: 18118111 	 St: c04e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18118614----T: 18121219 	 St: c007b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18118614----T: 18121219 	 St: c04ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18121219----T: 18123824 	 St: c007f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18121219----T: 18123824 	 St: c066c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18123824----T: 18126429 	 St: c008a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18123824----T: 18126429 	 St: c065b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18126429----T: 18129034 	 St: c0079000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18126429----T: 18129034 	 St: c0684000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18129034----T: 18131639 	 St: c008b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18129034----T: 18131639 	 St: c066d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18131639----T: 18134244 	 St: c0087000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18131639----T: 18134244 	 St: c0685000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18134244----T: 18136849 	 St: c007e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18134244----T: 18136849 	 St: c0668000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18136849----T: 18139454 	 St: c0073000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18136849----T: 18139454 	 St: c0690000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18139454----T: 18142059 	 St: c0076000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18139454----T: 18142059 	 St: c066a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18142059----T: 18144664 	 St: c0077000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18142059----T: 18144664 	 St: c06a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18144664----T: 18147269 	 St: c0085000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18144664----T: 18147269 	 St: c0678000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18147269----T: 18149874 	 St: c007a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18147269----T: 18149874 	 St: c0660000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18149874----T: 18152479 	 St: c007d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18149874----T: 18152479 	 St: c06a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18152479----T: 18155084 	 St: c0078000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18152479----T: 18155084 	 St: c067b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18155084----T: 18157689 	 St: c0070000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18155084----T: 18157689 	 St: c0669000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18157689----T: 18160294 	 St: c0084000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18157689----T: 18160294 	 St: c065e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18160294----T: 18162899 	 St: c009f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18160294----T: 18162899 	 St: c0137000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18162899----T: 18165504 	 St: c0081000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18162899----T: 18165504 	 St: c0696000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18165504----T: 18168109 	 St: c0082000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18165504----T: 18168109 	 St: c068b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18168109----T: 18170714 	 St: c0086000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18168109----T: 18170714 	 St: c0663000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18170714----T: 18173319 	 St: c0075000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18170714----T: 18173319 	 St: c0667000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18173319----T: 18175924 	 St: c0072000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18173319----T: 18175924 	 St: c065f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18175924----T: 18178529 	 St: c0089000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18175924----T: 18178529 	 St: c0671000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18178529----T: 18181134 	 St: c00a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18178529----T: 18181134 	 St: c0687000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18181134----T: 18183739 	 St: c0071000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18181134----T: 18183739 	 St: c068e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18183739----T: 18186344 	 St: c0088000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18183739----T: 18186344 	 St: c0661000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18186344----T: 18188949 	 St: c0080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18186344----T: 18188949 	 St: c069e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18188949----T: 18191554 	 St: c0095000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18188949----T: 18191554 	 St: c068a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18191554----T: 18194159 	 St: c0083000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18191554----T: 18194159 	 St: c06a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18194159----T: 18196764 	 St: c007c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18194159----T: 18196764 	 St: c066e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18196764----T: 18199369 	 St: c0074000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18196764----T: 18199369 	 St: c066f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18199369----T: 18201974 	 St: c0097000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18199369----T: 18201974 	 St: c0664000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18201974----T: 18204579 	 St: c009d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18201974----T: 18204579 	 St: c0686000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18204579----T: 18207184 	 St: c009e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18204579----T: 18207184 	 St: c014b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18207184----T: 18209789 	 St: c0098000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18207184----T: 18209789 	 St: c013a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18209789----T: 18212394 	 St: c008c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18209789----T: 18212394 	 St: c068d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18212394----T: 18214999 	 St: c00c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18212394----T: 18214999 	 St: c069c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18214999----T: 18217604 	 St: c0096000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18214999----T: 18217604 	 St: c065d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18217604----T: 18220209 	 St: c009c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18217604----T: 18220209 	 St: c0139000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18220209----T: 18222814 	 St: c0092000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18220209----T: 18222814 	 St: c0672000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18222814----T: 18225419 	 St: c008d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18222814----T: 18225419 	 St: c0679000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18225419----T: 18228024 	 St: c009a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18225419----T: 18228024 	 St: c0670000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18228024----T: 18230629 	 St: c00a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18228024----T: 18230629 	 St: c0141000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18230629----T: 18233234 	 St: c0093000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18230629----T: 18233234 	 St: c0144000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18233234----T: 18235839 	 St: c00a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18233234----T: 18235839 	 St: c067c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18235839----T: 18238444 	 St: c00a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18235839----T: 18238444 	 St: c013d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18238444----T: 18241049 	 St: c00a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18238444----T: 18241049 	 St: c069d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18241049----T: 18243654 	 St: c00a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18241049----T: 18243654 	 St: c069f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18243654----T: 18246259 	 St: c008e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18243654----T: 18246259 	 St: c068f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18246259----T: 18248864 	 St: c0091000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18246259----T: 18248864 	 St: c067a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18248864----T: 18251469 	 St: c0099000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18248864----T: 18251469 	 St: c0666000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18251469----T: 18254074 	 St: c008f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18251469----T: 18254074 	 St: c066b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18254074----T: 18256679 	 St: c00a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18254074----T: 18256679 	 St: c0689000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18256679----T: 18259284 	 St: c009b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18256679----T: 18259284 	 St: c014a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18259284----T: 18261889 	 St: c0094000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18259284----T: 18261889 	 St: c068c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18261889----T: 18264494 	 St: c00be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18261889----T: 18264494 	 St: c013e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18264494----T: 18267099 	 St: c0090000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18264494----T: 18267099 	 St: c0149000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18267099----T: 18269704 	 St: c00a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18267099----T: 18269704 	 St: c06a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18269704----T: 18272309 	 St: c00c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18269704----T: 18272309 	 St: c0697000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18272309----T: 18274914 	 St: c00c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18272309----T: 18274914 	 St: c0688000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18274914----T: 18277519 	 St: c00dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18274914----T: 18277519 	 St: c0142000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18277519----T: 18280124 	 St: c00b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18277519----T: 18280124 	 St: c0143000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18280124----T: 18282729 	 St: c00d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18280124----T: 18282729 	 St: c0138000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18282729----T: 18285334 	 St: c00af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18282729----T: 18285334 	 St: c067d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18285334----T: 18287939 	 St: c00ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18285334----T: 18287939 	 St: c0662000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18287939----T: 18290544 	 St: c00ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18287939----T: 18290544 	 St: c0699000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18290544----T: 18293149 	 St: c00b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18290544----T: 18293149 	 St: c0673000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18293149----T: 18295754 	 St: c00bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18293149----T: 18295754 	 St: c065c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18295754----T: 18298359 	 St: c00bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18295754----T: 18298359 	 St: c0136000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18298359----T: 18300964 	 St: c00c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18298359----T: 18300964 	 St: c0135000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18300964----T: 18303569 	 St: c00dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18300964----T: 18303569 	 St: c069a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18303569----T: 18306174 	 St: c00d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18303569----T: 18306174 	 St: c0665000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18306174----T: 18308779 	 St: c00b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18306174----T: 18308779 	 St: c0134000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18308779----T: 18311384 	 St: c00d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18308779----T: 18311384 	 St: c013b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18311384----T: 18313989 	 St: c00c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18311384----T: 18313989 	 St: c0633000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18313989----T: 18316594 	 St: c00cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18313989----T: 18316594 	 St: c0698000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18316594----T: 18319199 	 St: c00d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18316594----T: 18319199 	 St: c0147000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18319199----T: 18321804 	 St: c00d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18319199----T: 18321804 	 St: c0148000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18321804----T: 18324409 	 St: c00c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18321804----T: 18324409 	 St: c0681000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18324409----T: 18327014 	 St: c00d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18324409----T: 18327014 	 St: c069b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18327014----T: 18329619 	 St: c00db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18327014----T: 18329619 	 St: c0683000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18329619----T: 18332224 	 St: c00da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18329619----T: 18332224 	 St: c0631000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18332224----T: 18334829 	 St: c00c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18332224----T: 18334829 	 St: c067f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18334829----T: 18337434 	 St: c00c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18334829----T: 18337434 	 St: c0682000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18337434----T: 18340039 	 St: c00d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18337434----T: 18340039 	 St: c0632000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18340039----T: 18342644 	 St: c04f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18340039----T: 18342644 	 St: c0140000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18342644----T: 18345249 	 St: c04d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18342644----T: 18345249 	 St: c067e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18345249----T: 18347854 	 St: c04e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18345249----T: 18347854 	 St: c013f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18347854----T: 18350459 	 St: c04ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18347854----T: 18350459 	 St: c0680000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18350459----T: 18353064 	 St: c04c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18350459----T: 18353064 	 St: c0630000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18353064----T: 18355669 	 St: c04d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18353064----T: 18355669 	 St: c0125000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18355669----T: 18358274 	 St: c0433000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18355669----T: 18358274 	 St: c064b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18358274----T: 18360879 	 St: c0432000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18358274----T: 18360879 	 St: c0634000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18360879----T: 18363484 	 St: c0431000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18360879----T: 18363484 	 St: c064c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18363484----T: 18366089 	 St: c0434000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18363484----T: 18366089 	 St: c065a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18366089----T: 18368694 	 St: c0440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18366089----T: 18368694 	 St: c012e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18368694----T: 18371299 	 St: c043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18368694----T: 18371299 	 St: c0133000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18371299----T: 18373904 	 St: c043f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18371299----T: 18373904 	 St: c0126000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18373904----T: 18376509 	 St: c043d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18373904----T: 18376509 	 St: c0691000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18376509----T: 18379114 	 St: c0461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18376509----T: 18379114 	 St: c0145000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18379114----T: 18381719 	 St: c045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18379114----T: 18381719 	 St: c0571000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18381719----T: 18384324 	 St: c0460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18381719----T: 18384324 	 St: c0570000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18384324----T: 18386929 	 St: c045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18384324----T: 18386929 	 St: c0572000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18386929----T: 18389534 	 St: c042d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18386929----T: 18389534 	 St: c00e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18389534----T: 18392139 	 St: c042b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18389534----T: 18392139 	 St: c057b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18392139----T: 18394744 	 St: c042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18392139----T: 18394744 	 St: c057a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18394744----T: 18397349 	 St: c042e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18394744----T: 18397349 	 St: c00e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18397349----T: 18399954 	 St: c0462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18397349----T: 18399954 	 St: c058f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18399954----T: 18402559 	 St: c0463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18399954----T: 18402559 	 St: c0590000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18402559----T: 18405164 	 St: c0464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18402559----T: 18405164 	 St: c00ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18405164----T: 18407769 	 St: c0456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18405164----T: 18407769 	 St: c059b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18407769----T: 18410374 	 St: c0457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18407769----T: 18410374 	 St: c059c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18410374----T: 18412979 	 St: c0455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18410374----T: 18412979 	 St: c00f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18412979----T: 18415584 	 St: c0458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18412979----T: 18415584 	 St: c05a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18415584----T: 18418189 	 St: c043c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18415584----T: 18418189 	 St: c05a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18418189----T: 18420794 	 St: c043b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18418189----T: 18420794 	 St: c00f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18420794----T: 18423399 	 St: c043a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18420794----T: 18423399 	 St: c05a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18423399----T: 18426004 	 St: c041b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18423399----T: 18426004 	 St: c05a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18426004----T: 18428609 	 St: c041c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18426004----T: 18428609 	 St: c05a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18428609----T: 18431214 	 St: c0419000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18428609----T: 18431214 	 St: c00f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18431214----T: 18433819 	 St: c041a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18431214----T: 18433819 	 St: c0580000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18433819----T: 18436424 	 St: c0423000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18433819----T: 18436424 	 St: c0581000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18436424----T: 18439029 	 St: c0425000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18436424----T: 18439029 	 St: c00ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18439029----T: 18441634 	 St: c0424000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18439029----T: 18441634 	 St: c0595000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18441634----T: 18444239 	 St: c0422000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18441634----T: 18444239 	 St: c0596000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18444239----T: 18446844 	 St: c0426000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18444239----T: 18446844 	 St: c00f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18446844----T: 18449449 	 St: c0427000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18446844----T: 18449449 	 St: c059d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18449449----T: 18452054 	 St: c0428000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18449449----T: 18452054 	 St: c059e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18452054----T: 18454659 	 St: c0451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18452054----T: 18454659 	 St: c059f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18454659----T: 18457264 	 St: c044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18454659----T: 18457264 	 St: c00f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18457264----T: 18459869 	 St: c0450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18457264----T: 18459869 	 St: c056c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18459869----T: 18462474 	 St: c0452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18459869----T: 18462474 	 St: c056b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18462474----T: 18465079 	 St: c042f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18462474----T: 18465079 	 St: c00e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18465079----T: 18467684 	 St: c0430000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18465079----T: 18467684 	 St: c0582000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18467684----T: 18470289 	 St: c0439000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18467684----T: 18470289 	 St: c0583000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18470289----T: 18472894 	 St: c0437000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18470289----T: 18472894 	 St: c0584000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18472894----T: 18475499 	 St: c0438000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18472894----T: 18475499 	 St: c00eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18475499----T: 18478104 	 St: c0429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18475499----T: 18478104 	 St: c0585000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18478104----T: 18480709 	 St: c042a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18478104----T: 18480709 	 St: c05ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18480709----T: 18483314 	 St: c0412000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18480709----T: 18483314 	 St: c058c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18483314----T: 18485919 	 St: c0411000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18483314----T: 18485919 	 St: c058e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18485919----T: 18488524 	 St: c0413000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18485919----T: 18488524 	 St: c058d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18488524----T: 18491129 	 St: c044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18488524----T: 18491129 	 St: c00ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18491129----T: 18493734 	 St: c044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18491129----T: 18493734 	 St: c0597000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18493734----T: 18496339 	 St: c044e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18493734----T: 18496339 	 St: c0598000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18496339----T: 18498944 	 St: c049f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18496339----T: 18498944 	 St: c059a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18498944----T: 18501549 	 St: c049e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18498944----T: 18501549 	 St: c0599000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18501549----T: 18504154 	 St: c04a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18501549----T: 18504154 	 St: c00f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18504154----T: 18506759 	 St: c04a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18504154----T: 18506759 	 St: c05a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18506759----T: 18509364 	 St: c0444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18506759----T: 18509364 	 St: c05a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18509364----T: 18511969 	 St: c0445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18509364----T: 18511969 	 St: c05a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18511969----T: 18514574 	 St: c0443000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18511969----T: 18514574 	 St: c05a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18514574----T: 18517179 	 St: c0446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18514574----T: 18517179 	 St: c00f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18517179----T: 18519784 	 St: c0447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18517179----T: 18519784 	 St: c0586000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18519784----T: 18522389 	 St: c0448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18519784----T: 18522389 	 St: c0587000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18522389----T: 18524994 	 St: c0449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18522389----T: 18524994 	 St: c0588000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18524994----T: 18527599 	 St: c0453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18524994----T: 18527599 	 St: c00ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18527599----T: 18530204 	 St: c0454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18527599----T: 18530204 	 St: c058b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18530204----T: 18532809 	 St: c0421000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18530204----T: 18532809 	 St: c057c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18532809----T: 18535414 	 St: c041f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18532809----T: 18535414 	 St: c0589000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18535414----T: 18538019 	 St: c0420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18535414----T: 18538019 	 St: c058a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18538019----T: 18540624 	 St: c0417000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18538019----T: 18540624 	 St: c00ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18540624----T: 18543229 	 St: c0418000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18540624----T: 18543229 	 St: c057d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18543229----T: 18545834 	 St: c0416000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18543229----T: 18545834 	 St: c057e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18545834----T: 18548439 	 St: c045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18545834----T: 18548439 	 St: c057f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18548439----T: 18551044 	 St: c045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18548439----T: 18551044 	 St: c00e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18551044----T: 18553649 	 St: c045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18551044----T: 18553649 	 St: c056d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18553649----T: 18556254 	 St: c04b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18553649----T: 18556254 	 St: c056e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18556254----T: 18558859 	 St: c04b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18556254----T: 18558859 	 St: c00e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18558859----T: 18561464 	 St: c04b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18558859----T: 18561464 	 St: c056f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18561464----T: 18564069 	 St: c04b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18561464----T: 18564069 	 St: c0562000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18564069----T: 18566674 	 St: c0414000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18564069----T: 18566674 	 St: c0563000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18566674----T: 18569279 	 St: c0415000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18566674----T: 18569279 	 St: c0591000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18569279----T: 18571884 	 St: c0459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18569279----T: 18571884 	 St: c00e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18571884----T: 18574489 	 St: c045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18571884----T: 18574489 	 St: c0592000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18574489----T: 18577094 	 St: c0441000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18574489----T: 18577094 	 St: c0594000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18577094----T: 18579699 	 St: c0442000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18577094----T: 18579699 	 St: c0593000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18579699----T: 18582304 	 St: c0481000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18579699----T: 18582304 	 St: c00f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18582304----T: 18584909 	 St: c0482000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18582304----T: 18584909 	 St: c0561000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18584909----T: 18587514 	 St: c0480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18584909----T: 18587514 	 St: c055f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18587514----T: 18590119 	 St: c0483000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18587514----T: 18590119 	 St: c00df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18590119----T: 18592724 	 St: c044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18590119----T: 18592724 	 St: c0564000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18592724----T: 18595329 	 St: c044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18592724----T: 18595329 	 St: c0560000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18595329----T: 18597934 	 St: c0435000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18595329----T: 18597934 	 St: c0565000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18597934----T: 18600539 	 St: c0436000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18597934----T: 18600539 	 St: c0566000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18600539----T: 18603144 	 St: c041e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18600539----T: 18603144 	 St: c00e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18603144----T: 18605749 	 St: c041d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18603144----T: 18605749 	 St: c0573000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18605749----T: 18608354 	 St: c0486000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18605749----T: 18608354 	 St: c0574000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18608354----T: 18610959 	 St: c0487000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18608354----T: 18610959 	 St: c0575000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18610959----T: 18613564 	 St: c0488000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18610959----T: 18613564 	 St: c00e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18613564----T: 18616169 	 St: c0489000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18613564----T: 18616169 	 St: c05aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18616169----T: 18618774 	 St: c0499000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18616169----T: 18618774 	 St: c05a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18618774----T: 18621379 	 St: c0498000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18618774----T: 18621379 	 St: c05ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18621379----T: 18623984 	 St: c049a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18621379----T: 18623984 	 St: c05ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18623984----T: 18626589 	 St: c049b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18623984----T: 18626589 	 St: c00f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18626589----T: 18629194 	 St: c049d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18626589----T: 18629194 	 St: c0568000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18629194----T: 18631799 	 St: c049c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18629194----T: 18631799 	 St: c0567000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18631799----T: 18634404 	 St: c048a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18631799----T: 18634404 	 St: c056a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18634404----T: 18637009 	 St: c048b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18634404----T: 18637009 	 St: c0569000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18637009----T: 18639614 	 St: c048c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18637009----T: 18639614 	 St: c0576000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18639614----T: 18642219 	 St: c0465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18639614----T: 18642219 	 St: c00e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18642219----T: 18644824 	 St: c0466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18642219----T: 18644824 	 St: c0577000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18644824----T: 18647429 	 St: c0467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18644824----T: 18647429 	 St: c0579000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18647429----T: 18650034 	 St: c050b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18647429----T: 18650034 	 St: c0578000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18650034----T: 18652639 	 St: c050c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18650034----T: 18652639 	 St: c00e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18652639----T: 18655244 	 St: c050d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18652639----T: 18655244 	 St: c05f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18655244----T: 18657849 	 St: c0484000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18655244----T: 18657849 	 St: c05f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18657849----T: 18660454 	 St: c0485000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18657849----T: 18660454 	 St: c0110000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18660454----T: 18663059 	 St: c0495000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18660454----T: 18663059 	 St: c05c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18663059----T: 18665664 	 St: c0496000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18663059----T: 18665664 	 St: c05c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18665664----T: 18668269 	 St: c0497000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18665664----T: 18668269 	 St: c0101000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18668269----T: 18670874 	 St: c0477000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18668269----T: 18670874 	 St: c05d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18670874----T: 18673479 	 St: c0478000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18670874----T: 18673479 	 St: c05d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18673479----T: 18676084 	 St: c0479000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18673479----T: 18676084 	 St: c05cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18676084----T: 18678689 	 St: c047a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18676084----T: 18678689 	 St: c05da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18678689----T: 18681294 	 St: c0469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18678689----T: 18681294 	 St: c0108000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18681294----T: 18683899 	 St: c0468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18681294----T: 18683899 	 St: c0600000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18683899----T: 18686504 	 St: c046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18683899----T: 18686504 	 St: c0601000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18686504----T: 18689109 	 St: c048f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18686504----T: 18689109 	 St: c05d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18689109----T: 18691714 	 St: c0490000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18689109----T: 18691714 	 St: c0105000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18691714----T: 18694319 	 St: c0491000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18691714----T: 18694319 	 St: c0115000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18694319----T: 18696924 	 St: c04aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18694319----T: 18696924 	 St: c05d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18696924----T: 18699529 	 St: c04ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18696924----T: 18699529 	 St: c05d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18699529----T: 18702134 	 St: c04ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18699529----T: 18702134 	 St: c0106000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18702134----T: 18704739 	 St: c04ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18702134----T: 18704739 	 St: c05e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18704739----T: 18707344 	 St: c047b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18704739----T: 18707344 	 St: c010c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18707344----T: 18709949 	 St: c047c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18707344----T: 18709949 	 St: c05e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18709949----T: 18712554 	 St: c047d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18709949----T: 18712554 	 St: c05bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18712554----T: 18715159 	 St: c04a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18712554----T: 18715159 	 St: c05be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18715159----T: 18717764 	 St: c04a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18715159----T: 18717764 	 St: c00ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18717764----T: 18720369 	 St: c04a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18717764----T: 18720369 	 St: c05f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18720369----T: 18722974 	 St: c04b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18720369----T: 18722974 	 St: c05f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18722974----T: 18725579 	 St: c04b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18722974----T: 18725579 	 St: c05f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18725579----T: 18728184 	 St: c04a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18725579----T: 18728184 	 St: c0111000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18728184----T: 18730789 	 St: c04a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18728184----T: 18730789 	 St: c05e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18730789----T: 18733394 	 St: c04a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18730789----T: 18733394 	 St: c05e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18733394----T: 18735999 	 St: c04b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18733394----T: 18735999 	 St: c010a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18735999----T: 18738604 	 St: c04b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18735999----T: 18738604 	 St: c05e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18738604----T: 18741209 	 St: c04b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18738604----T: 18741209 	 St: c05e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18741209----T: 18743814 	 St: c046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18741209----T: 18743814 	 St: c05d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18743814----T: 18746419 	 St: c046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18743814----T: 18746419 	 St: c010d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18746419----T: 18749024 	 St: c046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18746419----T: 18749024 	 St: c05ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18749024----T: 18751629 	 St: c0474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18749024----T: 18751629 	 St: c05d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18751629----T: 18754234 	 St: c0475000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18751629----T: 18754234 	 St: c05d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18754234----T: 18756839 	 St: c0476000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18754234----T: 18756839 	 St: c05e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18756839----T: 18759444 	 St: c048d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18756839----T: 18759444 	 St: c05d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18759444----T: 18762049 	 St: c048e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18759444----T: 18762049 	 St: c05d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18762049----T: 18764654 	 St: c046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18762049----T: 18764654 	 St: c0107000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18764654----T: 18767259 	 St: c046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18764654----T: 18767259 	 St: c05e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18767259----T: 18769864 	 St: c0470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18767259----T: 18769864 	 St: c05ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18769864----T: 18772469 	 St: c04ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18769864----T: 18772469 	 St: c05e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18772469----T: 18775074 	 St: c04af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18772469----T: 18775074 	 St: c00f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18775074----T: 18777679 	 St: c0492000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18775074----T: 18777679 	 St: c05e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18777679----T: 18780284 	 St: c0493000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18777679----T: 18780284 	 St: c010b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18780284----T: 18782889 	 St: c0494000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18780284----T: 18782889 	 St: c05af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18782889----T: 18785494 	 St: c047e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18782889----T: 18785494 	 St: c05b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18785494----T: 18788099 	 St: c047f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18785494----T: 18788099 	 St: c05b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18788099----T: 18790704 	 St: c04fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18788099----T: 18790704 	 St: c00fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18790704----T: 18793309 	 St: c04fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18790704----T: 18793309 	 St: c05db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18793309----T: 18795914 	 St: c04fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18793309----T: 18795914 	 St: c05ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18795914----T: 18798519 	 St: c0471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18795914----T: 18798519 	 St: c05cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18798519----T: 18801124 	 St: c0472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18798519----T: 18801124 	 St: c0104000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18801124----T: 18803729 	 St: c0473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18801124----T: 18803729 	 St: c05dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18803729----T: 18806334 	 St: c04a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18803729----T: 18806334 	 St: c05df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18806334----T: 18808939 	 St: c04a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18806334----T: 18808939 	 St: c05dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18808939----T: 18811544 	 St: c0503000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18808939----T: 18811544 	 St: c05de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18811544----T: 18814149 	 St: c0501000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18811544----T: 18814149 	 St: c0109000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18814149----T: 18816754 	 St: c0502000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18814149----T: 18816754 	 St: c05eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18816754----T: 18819359 	 St: c051c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18816754----T: 18819359 	 St: c05ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18819359----T: 18821964 	 St: c051d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18819359----T: 18821964 	 St: c05f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18821964----T: 18824569 	 St: c051e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18821964----T: 18824569 	 St: c010e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18824569----T: 18827174 	 St: c0559000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18824569----T: 18827174 	 St: c05f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18827174----T: 18829779 	 St: c055a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18827174----T: 18829779 	 St: c05f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18829779----T: 18832384 	 St: c0558000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18829779----T: 18832384 	 St: c0112000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18832384----T: 18834989 	 St: c04d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18832384----T: 18834989 	 St: c05bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18834989----T: 18837594 	 St: c04d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18834989----T: 18837594 	 St: c05bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18837594----T: 18840199 	 St: c0535000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18837594----T: 18840199 	 St: c00fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18840199----T: 18842804 	 St: c0536000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18840199----T: 18842804 	 St: c05cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18842804----T: 18845409 	 St: c0537000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18842804----T: 18845409 	 St: c05ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18845409----T: 18848014 	 St: c04cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18845409----T: 18848014 	 St: c05cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18848014----T: 18850619 	 St: c04d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18848014----T: 18850619 	 St: c0103000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18850619----T: 18853224 	 St: c04ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18850619----T: 18853224 	 St: c05fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18853224----T: 18855829 	 St: c04c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18853224----T: 18855829 	 St: c05ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18855829----T: 18858434 	 St: c04c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18855829----T: 18858434 	 St: c05fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18858434----T: 18861039 	 St: c04cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18858434----T: 18861039 	 St: c0114000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18861039----T: 18863644 	 St: c04cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18861039----T: 18863644 	 St: c05b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18863644----T: 18866249 	 St: c04cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18863644----T: 18866249 	 St: c05b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18866249----T: 18868854 	 St: c04e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18866249----T: 18868854 	 St: c05b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18868854----T: 18871459 	 St: c04e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18868854----T: 18871459 	 St: c00fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18871459----T: 18874064 	 St: c04e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18871459----T: 18874064 	 St: c05c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18874064----T: 18876669 	 St: c04ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18874064----T: 18876669 	 St: c05c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18876669----T: 18879274 	 St: c0500000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18876669----T: 18879274 	 St: c05c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18879274----T: 18881879 	 St: c04f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18879274----T: 18881879 	 St: c05c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18881879----T: 18884484 	 St: c04f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18881879----T: 18884484 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18884484----T: 18887089 	 St: c0517000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18884484----T: 18887089 	 St: c05f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18887089----T: 18889694 	 St: c0518000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18887089----T: 18889694 	 St: c05fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18889694----T: 18892299 	 St: c0516000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18889694----T: 18892299 	 St: c05fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18892299----T: 18894904 	 St: c0519000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18892299----T: 18894904 	 St: c05fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18894904----T: 18897509 	 St: c0555000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18894904----T: 18897509 	 St: c0113000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18897509----T: 18900114 	 St: c0556000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18897509----T: 18900114 	 St: c05b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18900114----T: 18902719 	 St: c0557000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18900114----T: 18902719 	 St: c05b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18902719----T: 18905324 	 St: c0548000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18902719----T: 18905324 	 St: c05b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18905324----T: 18907929 	 St: c0546000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18905324----T: 18907929 	 St: c00fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18907929----T: 18910534 	 St: c0549000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18907929----T: 18910534 	 St: c05b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18910534----T: 18913139 	 St: c0547000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18910534----T: 18913139 	 St: c05bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18913139----T: 18915744 	 St: c04ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18913139----T: 18915744 	 St: c05b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18915744----T: 18918349 	 St: c04eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18915744----T: 18918349 	 St: c00fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18918349----T: 18920954 	 St: c0543000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18918349----T: 18920954 	 St: c05ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18920954----T: 18923559 	 St: c0544000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18920954----T: 18923559 	 St: c05c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18923559----T: 18926164 	 St: c0545000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18923559----T: 18926164 	 St: c05ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18926164----T: 18928769 	 St: c051b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18926164----T: 18928769 	 St: c05c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18928769----T: 18931374 	 St: c051a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18928769----T: 18931374 	 St: c05c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18931374----T: 18933979 	 St: c0526000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18931374----T: 18933979 	 St: c05c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18933979----T: 18936584 	 St: c0527000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18933979----T: 18936584 	 St: c0102000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18936584----T: 18939189 	 St: c0541000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18936584----T: 18939189 	 St: c05f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18939189----T: 18941794 	 St: c0542000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18939189----T: 18941794 	 St: c05ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18941794----T: 18944399 	 St: c0538000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18941794----T: 18944399 	 St: c05ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18944399----T: 18947004 	 St: c0539000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18944399----T: 18947004 	 St: c010f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18947004----T: 18949609 	 St: c0513000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18947004----T: 18949609 	 St: c0619000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18949609----T: 18952214 	 St: c0514000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18949609----T: 18952214 	 St: c061a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18952214----T: 18954819 	 St: c0515000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18952214----T: 18954819 	 St: c011d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18954819----T: 18957424 	 St: c054a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18954819----T: 18957424 	 St: c0622000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18957424----T: 18960029 	 St: c054b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18957424----T: 18960029 	 St: c0623000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18960029----T: 18962634 	 St: c054c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18960029----T: 18962634 	 St: c0120000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18962634----T: 18965239 	 St: c0553000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18962634----T: 18965239 	 St: c0643000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18965239----T: 18967844 	 St: c0554000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18965239----T: 18967844 	 St: c0642000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18967844----T: 18970449 	 St: c0552000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18967844----T: 18970449 	 St: c012b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18970449----T: 18973054 	 St: c0551000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18970449----T: 18973054 	 St: c0639000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18973054----T: 18975659 	 St: c054f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18973054----T: 18975659 	 St: c063a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18975659----T: 18978264 	 St: c0550000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18975659----T: 18978264 	 St: c0128000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18978264----T: 18980869 	 St: c050e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18978264----T: 18980869 	 St: c062b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18980869----T: 18983474 	 St: c050f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18980869----T: 18983474 	 St: c0123000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18983474----T: 18986079 	 St: c0510000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18983474----T: 18986079 	 St: c0613000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18986079----T: 18988684 	 St: c0511000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18986079----T: 18988684 	 St: c0614000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18988684----T: 18991289 	 St: c0512000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18988684----T: 18991289 	 St: c011b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18991289----T: 18993894 	 St: c054d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18991289----T: 18993894 	 St: c0612000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18993894----T: 18996499 	 St: c054e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18993895----T: 18996500 	 St: c0610000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18997072----T: 18999677 	 St: c00e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18997072----T: 18999677 	 St: c0611000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 18999677----T: 19002282 	 St: c00e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18999677----T: 19002282 	 St: c0779000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19002282----T: 19004887 	 St: c00e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19002282----T: 19004887 	 St: c0762000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19004887----T: 19007492 	 St: c00e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19004887----T: 19007492 	 St: c0777000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19007492----T: 19010097 	 St: c00f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19007492----T: 19010097 	 St: c0778000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19010097----T: 19012702 	 St: c00fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19010097----T: 19012702 	 St: c076f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19012702----T: 19015307 	 St: c00e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19012702----T: 19015307 	 St: c077a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19015307----T: 19017912 	 St: c00f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19015307----T: 19017912 	 St: c075a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19017912----T: 19020517 	 St: c00eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19017912----T: 19020517 	 St: c0798000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19020517----T: 19023122 	 St: c00ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19020517----T: 19023122 	 St: c076e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19023122----T: 19025727 	 St: c00df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19023122----T: 19025727 	 St: c079c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19025727----T: 19028332 	 St: c00f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19025727----T: 19028332 	 St: c075c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19028332----T: 19030937 	 St: c00f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19028332----T: 19030937 	 St: c0753000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19030937----T: 19033542 	 St: c00e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19030937----T: 19033542 	 St: c077d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19033542----T: 19036147 	 St: c00e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19033542----T: 19036147 	 St: c0784000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19036147----T: 19038752 	 St: c00ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19036147----T: 19038752 	 St: c0769000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19038752----T: 19041357 	 St: c00ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19038752----T: 19041357 	 St: c018f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19041357----T: 19043962 	 St: c00f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19041357----T: 19043962 	 St: c0783000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19043962----T: 19046567 	 St: c00ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19043962----T: 19046567 	 St: c0768000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19046567----T: 19049172 	 St: c00ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19046567----T: 19049172 	 St: c0759000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19049172----T: 19051777 	 St: c00f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19049172----T: 19051777 	 St: c019e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19051777----T: 19054382 	 St: c00f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19051777----T: 19054382 	 St: c077c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19054382----T: 19056987 	 St: c00f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19054382----T: 19056987 	 St: c0752000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19056987----T: 19059592 	 St: c00f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19056987----T: 19059592 	 St: c077b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19059592----T: 19062197 	 St: c00e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19059592----T: 19062197 	 St: c0751000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19062197----T: 19064802 	 St: c00f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19062197----T: 19064802 	 St: c0196000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19064802----T: 19067407 	 St: c00e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19064802----T: 19067407 	 St: c0799000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19067407----T: 19070012 	 St: c00e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19067407----T: 19070012 	 St: c079b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19070012----T: 19072617 	 St: c00fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19070012----T: 19072617 	 St: c075d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19072617----T: 19075222 	 St: c0105000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19072617----T: 19075222 	 St: c0194000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19075222----T: 19077827 	 St: c010a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19075222----T: 19077827 	 St: c0186000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19077827----T: 19080432 	 St: c0115000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19077827----T: 19080432 	 St: c0792000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19080432----T: 19083037 	 St: c0110000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19080432----T: 19083037 	 St: c0193000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19083037----T: 19085642 	 St: c0114000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19083037----T: 19085642 	 St: c077e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19085642----T: 19088247 	 St: c0102000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19085642----T: 19088247 	 St: c075b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19088247----T: 19090852 	 St: c010f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19088247----T: 19090852 	 St: c076a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19090852----T: 19093457 	 St: c010d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19090852----T: 19093457 	 St: c0754000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19093457----T: 19096062 	 St: c0104000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19093457----T: 19096062 	 St: c0189000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19096062----T: 19098667 	 St: c0107000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19096062----T: 19098667 	 St: c079a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19098667----T: 19101272 	 St: c010b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19098667----T: 19101272 	 St: c0188000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19101272----T: 19103877 	 St: c0112000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19101272----T: 19103877 	 St: c019d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19103877----T: 19106482 	 St: c00fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19103877----T: 19106482 	 St: c0755000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19106482----T: 19109087 	 St: c0101000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19106482----T: 19109087 	 St: c078c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19109087----T: 19111692 	 St: c0113000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19109087----T: 19111692 	 St: c0793000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19111692----T: 19114297 	 St: c00ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19111692----T: 19114297 	 St: c019b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19114297----T: 19116902 	 St: c010c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19114297----T: 19116902 	 St: c0791000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19116902----T: 19119507 	 St: c00fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19116902----T: 19119507 	 St: c076b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19119507----T: 19122112 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19119507----T: 19122112 	 St: c0794000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19122112----T: 19124717 	 St: c0109000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19122112----T: 19124717 	 St: c078f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19124717----T: 19127322 	 St: c0108000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19124717----T: 19127322 	 St: c078d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19127322----T: 19129927 	 St: c0106000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19127322----T: 19129927 	 St: c0703000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19129927----T: 19132532 	 St: c0111000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19129927----T: 19132532 	 St: c0795000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19132532----T: 19135137 	 St: c0103000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19132532----T: 19135137 	 St: c078b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19135137----T: 19137742 	 St: c010e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19135137----T: 19137742 	 St: c0790000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19137742----T: 19140347 	 St: c00fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19137742----T: 19140347 	 St: c07da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19140347----T: 19142952 	 St: c0125000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19140347----T: 19142952 	 St: c078e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19142952----T: 19145557 	 St: c0128000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19142952----T: 19145557 	 St: c019a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19145557----T: 19148162 	 St: c011d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19145557----T: 19148162 	 St: c076c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19148162----T: 19150767 	 St: c0120000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19148162----T: 19150767 	 St: c0199000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19150767----T: 19153372 	 St: c0123000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19150767----T: 19153372 	 St: c076d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19153372----T: 19155977 	 St: c011b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19153372----T: 19155977 	 St: c078a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19155977----T: 19158582 	 St: c012e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19155977----T: 19158582 	 St: c018e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19158582----T: 19161187 	 St: c012b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19158582----T: 19161187 	 St: c0756000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19161187----T: 19163792 	 St: c0126000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19161187----T: 19163792 	 St: c0757000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19163792----T: 19166397 	 St: c0137000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19163792----T: 19166397 	 St: c07bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19166397----T: 19169002 	 St: c013a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19166397----T: 19169002 	 St: c0797000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19169002----T: 19171607 	 St: c0148000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19169002----T: 19171607 	 St: c07bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19171607----T: 19174212 	 St: c0134000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19171607----T: 19174212 	 St: c07dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19174212----T: 19176817 	 St: c013b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19174212----T: 19176817 	 St: c07db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19176817----T: 19179422 	 St: c0136000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19176817----T: 19179422 	 St: c0758000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19179422----T: 19182027 	 St: c013f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19179422----T: 19182027 	 St: c019c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19182027----T: 19184632 	 St: c0142000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19182027----T: 19184632 	 St: c07de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19184632----T: 19187237 	 St: c0135000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19184632----T: 19187237 	 St: c07dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19187237----T: 19189842 	 St: c0141000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19187237----T: 19189842 	 St: c07e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19189842----T: 19192447 	 St: c013e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19189842----T: 19192447 	 St: c01b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19192447----T: 19195052 	 St: c0140000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19192447----T: 19195052 	 St: c01a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19195052----T: 19197657 	 St: c013d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19195052----T: 19197657 	 St: c0187000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19197657----T: 19200262 	 St: c0133000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19197657----T: 19200262 	 St: c0796000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19200262----T: 19202867 	 St: c0139000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19200262----T: 19202867 	 St: c01b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19202867----T: 19205472 	 St: c0147000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19202867----T: 19205472 	 St: c07e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19205472----T: 19208077 	 St: c0144000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19205472----T: 19208077 	 St: c01b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19208077----T: 19210682 	 St: c0145000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19208077----T: 19210682 	 St: c0702000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19210682----T: 19213287 	 St: c014b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19210682----T: 19213287 	 St: c016b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19213287----T: 19215892 	 St: c0138000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19213287----T: 19215892 	 St: c073e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19215892----T: 19218497 	 St: c0143000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19215892----T: 19218497 	 St: c017f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19218497----T: 19221102 	 St: c0149000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19218497----T: 19221102 	 St: c073f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19221102----T: 19223707 	 St: c014a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19221102----T: 19223707 	 St: c018d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19223707----T: 19226312 	 St: c0610000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19223707----T: 19226312 	 St: c0192000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19226312----T: 19228917 	 St: c0611000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19226312----T: 19228917 	 St: c0763000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19228917----T: 19231522 	 St: c0612000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19228917----T: 19231522 	 St: c018b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19231522----T: 19234127 	 St: c0561000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19231522----T: 19234127 	 St: c0750000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19234127----T: 19236732 	 St: c0562000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19234127----T: 19236732 	 St: c0185000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19236732----T: 19239337 	 St: c0563000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19236732----T: 19239337 	 St: c0198000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19239337----T: 19241942 	 St: c0564000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19239337----T: 19241942 	 St: c0789000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19241942----T: 19244547 	 St: c057a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19241942----T: 19244547 	 St: c06d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19244547----T: 19247152 	 St: c0579000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19244547----T: 19247152 	 St: c06d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19247152----T: 19249757 	 St: c057b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19247152----T: 19249757 	 St: c015c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19249757----T: 19252362 	 St: c057c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19249757----T: 19252362 	 St: c06b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19252362----T: 19254967 	 St: c0574000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19252362----T: 19254967 	 St: c06b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19254967----T: 19257572 	 St: c0573000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19254967----T: 19257572 	 St: c0151000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19257572----T: 19260177 	 St: c0575000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19257572----T: 19260177 	 St: c06e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19260177----T: 19262782 	 St: c0576000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19260177----T: 19262782 	 St: c06e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19262782----T: 19265387 	 St: c057d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19262782----T: 19265387 	 St: c0162000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19265387----T: 19267992 	 St: c057e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19265387----T: 19267992 	 St: c06f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19267992----T: 19270597 	 St: c057f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19267992----T: 19270597 	 St: c06f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19270597----T: 19273202 	 St: c0598000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19270597----T: 19273202 	 St: c0166000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19273202----T: 19275807 	 St: c0599000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19273202----T: 19275807 	 St: c06f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19275807----T: 19278412 	 St: c0597000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19275807----T: 19278412 	 St: c06f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19278412----T: 19281017 	 St: c059a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19278412----T: 19281017 	 St: c06f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19281017----T: 19283622 	 St: c05af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19281017----T: 19283622 	 St: c0167000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19283622----T: 19286227 	 St: c05b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19283622----T: 19286227 	 St: c06b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19286227----T: 19288832 	 St: c05b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19286227----T: 19288832 	 St: c06b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19288832----T: 19291437 	 St: c0565000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19288832----T: 19291437 	 St: c06b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19291437----T: 19294042 	 St: c0566000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19291437----T: 19294042 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19294042----T: 19296647 	 St: c0567000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19294042----T: 19296647 	 St: c06b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19296647----T: 19299252 	 St: c059d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19296647----T: 19299252 	 St: c06ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19299252----T: 19301857 	 St: c059e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19299252----T: 19301857 	 St: c06bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19301857----T: 19304462 	 St: c059f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19301857----T: 19304462 	 St: c0153000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19304462----T: 19307067 	 St: c05a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19304462----T: 19307067 	 St: c06c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19307067----T: 19309672 	 St: c0582000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19307067----T: 19309672 	 St: c06ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19309672----T: 19312277 	 St: c0583000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19309672----T: 19312277 	 St: c0158000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19312277----T: 19314882 	 St: c0584000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19312277----T: 19314882 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19314882----T: 19317487 	 St: c0585000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19314882----T: 19317487 	 St: c06c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19317487----T: 19320092 	 St: c058e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19317487----T: 19320092 	 St: c0155000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19320092----T: 19322697 	 St: c058f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19320092----T: 19322697 	 St: c06e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19322697----T: 19325302 	 St: c0590000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19322697----T: 19325302 	 St: c06ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19325302----T: 19327907 	 St: c0591000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19325302----T: 19327907 	 St: c06eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19327907----T: 19330512 	 St: c055f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19327907----T: 19330512 	 St: c0163000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19330512----T: 19333117 	 St: c0560000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19330512----T: 19333117 	 St: c06e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19333117----T: 19335722 	 St: c05a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19333117----T: 19335722 	 St: c06e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19335722----T: 19338327 	 St: c05a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19335722----T: 19338327 	 St: c06c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19338327----T: 19340932 	 St: c05a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19338327----T: 19340932 	 St: c06e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19340932----T: 19343537 	 St: c05a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19340932----T: 19343537 	 St: c0160000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19343537----T: 19346142 	 St: c059b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19343537----T: 19346142 	 St: c06c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19346142----T: 19348747 	 St: c059c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19346142----T: 19348747 	 St: c06c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19348747----T: 19351352 	 St: c056e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19348747----T: 19351352 	 St: c0156000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19351352----T: 19353957 	 St: c056f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19351352----T: 19353957 	 St: c06ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19353957----T: 19356562 	 St: c056d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19353957----T: 19356562 	 St: c06ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19356562----T: 19359167 	 St: c0570000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19356562----T: 19359167 	 St: c06ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19359167----T: 19361772 	 St: c0571000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19359167----T: 19361772 	 St: c0164000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19361772----T: 19364377 	 St: c0572000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19361772----T: 19364377 	 St: c06d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19364377----T: 19366982 	 St: c0586000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19364377----T: 19366982 	 St: c06d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19366982----T: 19369587 	 St: c0587000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19366982----T: 19369587 	 St: c06d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19369587----T: 19372192 	 St: c0588000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19369587----T: 19372192 	 St: c015b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19372192----T: 19374797 	 St: c0589000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19372192----T: 19374797 	 St: c06e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19374797----T: 19377402 	 St: c058a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19374797----T: 19377402 	 St: c06df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19377402----T: 19380007 	 St: c058b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19377402----T: 19380007 	 St: c06de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19380007----T: 19382612 	 St: c05a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19380007----T: 19382612 	 St: c015f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19382612----T: 19385217 	 St: c05a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19382612----T: 19385217 	 St: c06f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19385217----T: 19387822 	 St: c05a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19385217----T: 19387822 	 St: c06ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19387822----T: 19390427 	 St: c0580000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19387822----T: 19390427 	 St: c06f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19390427----T: 19393032 	 St: c0581000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19390427----T: 19393032 	 St: c06f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19393032----T: 19395637 	 St: c058c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19393032----T: 19395637 	 St: c06bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19395637----T: 19398242 	 St: c058d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19395637----T: 19398242 	 St: c0165000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19398242----T: 19400847 	 St: c0592000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19398242----T: 19400847 	 St: c06bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19400847----T: 19403452 	 St: c0593000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19400847----T: 19403452 	 St: c06bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19403452----T: 19406057 	 St: c0594000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19403452----T: 19406057 	 St: c06be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19406057----T: 19408662 	 St: c0595000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19406057----T: 19408662 	 St: c0154000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19408662----T: 19411267 	 St: c0596000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19408662----T: 19411267 	 St: c06b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19411267----T: 19413872 	 St: c05a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19411267----T: 19413872 	 St: c06b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19413872----T: 19416477 	 St: c05a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19413872----T: 19416477 	 St: c06b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19416477----T: 19419082 	 St: c05ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19416477----T: 19419082 	 St: c06c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19419082----T: 19421687 	 St: c05ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19419082----T: 19421687 	 St: c06b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19421687----T: 19424292 	 St: c05ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19421687----T: 19424292 	 St: c0152000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19424292----T: 19426897 	 St: c0577000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19424292----T: 19426897 	 St: c06c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19426897----T: 19429502 	 St: c0578000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19426897----T: 19429502 	 St: c06c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19429502----T: 19432107 	 St: c05aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19429502----T: 19432107 	 St: c06e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19432107----T: 19434712 	 St: c05ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19432107----T: 19434712 	 St: c0157000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19434712----T: 19437317 	 St: c0568000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19434712----T: 19437317 	 St: c06c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19437317----T: 19439922 	 St: c0569000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19437317----T: 19439922 	 St: c06cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19439922----T: 19442527 	 St: c056a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19439922----T: 19442527 	 St: c06e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19442527----T: 19445132 	 St: c056b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19442527----T: 19445132 	 St: c06e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19445132----T: 19447737 	 St: c056c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19445132----T: 19447737 	 St: c0161000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19447737----T: 19450342 	 St: c05b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19447737----T: 19450342 	 St: c06cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19450342----T: 19452947 	 St: c05b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19450342----T: 19452947 	 St: c06cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19452947----T: 19455552 	 St: c05b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19452947----T: 19455552 	 St: c0159000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19455552----T: 19458157 	 St: c05b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19455552----T: 19458157 	 St: c06ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19458157----T: 19460762 	 St: c05d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19458157----T: 19460762 	 St: c06ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19460762----T: 19463367 	 St: c05d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19460762----T: 19463367 	 St: c014e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19463367----T: 19465972 	 St: c05d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19463367----T: 19465972 	 St: c06ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19465972----T: 19468577 	 St: c05cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19465972----T: 19468577 	 St: c06cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19468577----T: 19471182 	 St: c05df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19468577----T: 19471182 	 St: c06d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19471182----T: 19473787 	 St: c05e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19471182----T: 19473787 	 St: c015a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19473787----T: 19476392 	 St: c05e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19473787----T: 19476392 	 St: c06d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19476392----T: 19478997 	 St: c05e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19476392----T: 19478997 	 St: c06db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19478997----T: 19481602 	 St: c05ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19478997----T: 19481602 	 St: c06dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19481602----T: 19484207 	 St: c0600000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19481602----T: 19484207 	 St: c06dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19484207----T: 19486812 	 St: c0601000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19484207----T: 19486812 	 St: c015e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19486812----T: 19489417 	 St: c05f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19486812----T: 19489417 	 St: c06ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19489417----T: 19492022 	 St: c05f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19489417----T: 19492022 	 St: c06ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19492022----T: 19494627 	 St: c05f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19492022----T: 19494627 	 St: c014f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19494627----T: 19497232 	 St: c05f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19494627----T: 19497232 	 St: c06af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19497232----T: 19499837 	 St: c05fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19497232----T: 19499837 	 St: c06da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19499837----T: 19502442 	 St: c05fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19499837----T: 19502442 	 St: c06d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19502442----T: 19505047 	 St: c05fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19502442----T: 19505047 	 St: c06d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19505047----T: 19507652 	 St: c05c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19505047----T: 19507652 	 St: c06d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19507652----T: 19510257 	 St: c05c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19507652----T: 19510257 	 St: c015d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19510257----T: 19512862 	 St: c05c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19510257----T: 19512862 	 St: c073d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19512862----T: 19515467 	 St: c05c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19512862----T: 19515467 	 St: c073b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19515467----T: 19518072 	 St: c05ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19515467----T: 19518072 	 St: c073c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19518072----T: 19520677 	 St: c05ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19518072----T: 19520677 	 St: c017e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19520677----T: 19523282 	 St: c05e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19520677----T: 19523282 	 St: c070c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19523282----T: 19525887 	 St: c05e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19523282----T: 19525887 	 St: c070b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19525887----T: 19528492 	 St: c05ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19525887----T: 19528492 	 St: c016e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19528492----T: 19531097 	 St: c05cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19528492----T: 19531097 	 St: c072d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19531097----T: 19533702 	 St: c05cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19531097----T: 19533702 	 St: c072c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19533702----T: 19536307 	 St: c05ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19533702----T: 19536307 	 St: c0179000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19536307----T: 19538912 	 St: c05d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19536307----T: 19538912 	 St: c0714000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19538912----T: 19541517 	 St: c05d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19538912----T: 19541517 	 St: c0715000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19541517----T: 19544122 	 St: c05d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19541517----T: 19544122 	 St: c0171000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19544122----T: 19546727 	 St: c05d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19544122----T: 19546727 	 St: c0735000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19546727----T: 19549332 	 St: c05e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19546727----T: 19549332 	 St: c0736000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19549332----T: 19551937 	 St: c05e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19549332----T: 19551937 	 St: c017c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19551937----T: 19554542 	 St: c05e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19551937----T: 19554542 	 St: c0716000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19554542----T: 19557147 	 St: c05f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19554542----T: 19557147 	 St: c0717000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19557147----T: 19559752 	 St: c05f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19557147----T: 19559752 	 St: c0718000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19559752----T: 19562357 	 St: c05f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19559752----T: 19562357 	 St: c0172000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19562357----T: 19564962 	 St: c05f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19562357----T: 19564962 	 St: c0737000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19564962----T: 19567567 	 St: c05bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19564962----T: 19567567 	 St: c0738000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19567567----T: 19570172 	 St: c05bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19567567----T: 19570172 	 St: c073a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19570172----T: 19572777 	 St: c05bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19570172----T: 19572777 	 St: c0739000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19572777----T: 19575382 	 St: c05c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19572777----T: 19575382 	 St: c017d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19575382----T: 19577987 	 St: c05c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19575382----T: 19577987 	 St: c070d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19577987----T: 19580592 	 St: c05c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19577987----T: 19580592 	 St: c070e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19580592----T: 19583197 	 St: c05fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19580592----T: 19583197 	 St: c070f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19583197----T: 19585802 	 St: c05fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19583197----T: 19585802 	 St: c016f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19585802----T: 19588407 	 St: c05be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19585802----T: 19588407 	 St: c0740000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19588407----T: 19591012 	 St: c05bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19588407----T: 19591012 	 St: c0741000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19591012----T: 19593617 	 St: c05c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19591012----T: 19593617 	 St: c0742000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19593617----T: 19596222 	 St: c05e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19593617----T: 19596222 	 St: c06f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19596222----T: 19598827 	 St: c05e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19596222----T: 19598827 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19598827----T: 19601432 	 St: c05b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19598827----T: 19601432 	 St: c06f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19601432----T: 19604037 	 St: c05ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19601432----T: 19604037 	 St: c06fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19604037----T: 19606642 	 St: c05b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19604037----T: 19606642 	 St: c0168000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19606642----T: 19609247 	 St: c05c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19606642----T: 19609247 	 St: c06ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19609247----T: 19611852 	 St: c05c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19609247----T: 19611852 	 St: c0701000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19611852----T: 19614457 	 St: c05db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19611852----T: 19614457 	 St: c0700000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19614457----T: 19617062 	 St: c05dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19614457----T: 19617062 	 St: c016a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19617062----T: 19619667 	 St: c05dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19617062----T: 19619667 	 St: c0720000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19619667----T: 19622272 	 St: c05de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19619667----T: 19622272 	 St: c0721000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19622272----T: 19624877 	 St: c05da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19622272----T: 19624877 	 St: c072e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19624877----T: 19627482 	 St: c05d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19624877----T: 19627482 	 St: c0722000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19627482----T: 19630087 	 St: c05d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19627482----T: 19630087 	 St: c0175000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19630087----T: 19632692 	 St: c05d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19630087----T: 19632692 	 St: c072f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19632692----T: 19635297 	 St: c05f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19632692----T: 19635297 	 St: c0730000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19635297----T: 19637902 	 St: c05f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19635297----T: 19637902 	 St: c017a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19637902----T: 19640507 	 St: c05ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19637902----T: 19640507 	 St: c0719000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19640507----T: 19643112 	 St: c05cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19640507----T: 19643112 	 St: c071a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19643112----T: 19645717 	 St: c05eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19643112----T: 19645717 	 St: c071b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19645717----T: 19648322 	 St: c05ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19645717----T: 19648322 	 St: c0173000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19648322----T: 19650927 	 St: c05ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19648322----T: 19650927 	 St: c0723000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19650927----T: 19653532 	 St: c05b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19650927----T: 19653532 	 St: c0724000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19653532----T: 19656137 	 St: c05b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19653532----T: 19656137 	 St: c0176000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19656137----T: 19658742 	 St: c0630000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19656137----T: 19658742 	 St: c0725000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19658742----T: 19661347 	 St: c0631000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19658742----T: 19661347 	 St: c0747000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19661347----T: 19663952 	 St: c0632000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19661347----T: 19663952 	 St: c0748000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19663952----T: 19666557 	 St: c0639000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19663952----T: 19666557 	 St: c0704000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19666557----T: 19669162 	 St: c063a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19666557----T: 19669162 	 St: c0182000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19669162----T: 19671767 	 St: c061a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19669162----T: 19671767 	 St: c0705000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19671767----T: 19674372 	 St: c0619000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19671767----T: 19674372 	 St: c0706000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19674372----T: 19676977 	 St: c0622000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19674372----T: 19676977 	 St: c016c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19676977----T: 19679582 	 St: c0623000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19676977----T: 19679582 	 St: c0729000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19679582----T: 19682187 	 St: c062b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19679582----T: 19682187 	 St: c072b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19682187----T: 19684792 	 St: c0613000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19682187----T: 19684792 	 St: c0728000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19684792----T: 19687397 	 St: c0614000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19684792----T: 19687397 	 St: c072a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19687397----T: 19690002 	 St: c064b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19687397----T: 19690002 	 St: c0178000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19690002----T: 19692607 	 St: c064c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19690002----T: 19692607 	 St: c0727000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19692607----T: 19695212 	 St: c0642000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19692607----T: 19695212 	 St: c0726000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19695212----T: 19697817 	 St: c0643000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19695212----T: 19697817 	 St: c0177000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19697817----T: 19700422 	 St: c0633000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19697817----T: 19700422 	 St: c0731000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19700422----T: 19703027 	 St: c0634000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19700422----T: 19703027 	 St: c0734000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19703027----T: 19705632 	 St: c0666000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19703027----T: 19705632 	 St: c0743000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19705632----T: 19708237 	 St: c0667000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19705632----T: 19708237 	 St: c0732000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19708237----T: 19710842 	 St: c0668000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19708237----T: 19710842 	 St: c0733000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19710842----T: 19713447 	 St: c066f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19710842----T: 19713447 	 St: c017b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19713447----T: 19716052 	 St: c0670000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19713447----T: 19716052 	 St: c0746000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19716052----T: 19718657 	 St: c066e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19716052----T: 19718657 	 St: c0744000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19718657----T: 19721262 	 St: c0671000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19718657----T: 19721262 	 St: c0745000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19721262----T: 19723867 	 St: c0699000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19721262----T: 19723867 	 St: c0749000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19723867----T: 19726472 	 St: c069a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19723867----T: 19726472 	 St: c0181000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19726472----T: 19729077 	 St: c0698000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19726472----T: 19729077 	 St: c074a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19729077----T: 19731682 	 St: c069b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19729077----T: 19731682 	 St: c074b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19731682----T: 19734287 	 St: c065d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19731682----T: 19734287 	 St: c0183000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19734287----T: 19736892 	 St: c065e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19734287----T: 19736892 	 St: c0708000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19736892----T: 19739497 	 St: c065c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19736892----T: 19739497 	 St: c0707000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19739497----T: 19742102 	 St: c065f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19739497----T: 19742102 	 St: c070a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19742102----T: 19744707 	 St: c0672000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19742102----T: 19744707 	 St: c0709000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19744707----T: 19747312 	 St: c0673000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19744707----T: 19747312 	 St: c016d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19747312----T: 19749917 	 St: c0663000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19747312----T: 19749917 	 St: c0710000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19749917----T: 19752522 	 St: c0664000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19749917----T: 19752522 	 St: c0711000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19752522----T: 19755127 	 St: c0665000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19752522----T: 19755127 	 St: c0713000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19755127----T: 19757732 	 St: c0662000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19755127----T: 19757732 	 St: c0712000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19757732----T: 19760337 	 St: c067f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19757732----T: 19760337 	 St: c0170000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19760337----T: 19762942 	 St: c067d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19760337----T: 19762942 	 St: c071c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19762942----T: 19765547 	 St: c067e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19762942----T: 19765547 	 St: c071d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19765547----T: 19768152 	 St: c0680000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19765547----T: 19768152 	 St: c071f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19768152----T: 19770757 	 St: c0687000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19768152----T: 19770757 	 St: c06fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19770757----T: 19773362 	 St: c0688000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19770757----T: 19773362 	 St: c0174000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19773362----T: 19775967 	 St: c0686000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19773362----T: 19775967 	 St: c071e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19775967----T: 19778572 	 St: c0689000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19775967----T: 19778572 	 St: c06fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19778572----T: 19781177 	 St: c0660000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19778572----T: 19781177 	 St: c06fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19781177----T: 19783782 	 St: c0661000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19781177----T: 19783782 	 St: c06fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19783782----T: 19786387 	 St: c0683000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19783782----T: 19786387 	 St: c0169000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19786387----T: 19788992 	 St: c0684000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19786387----T: 19788992 	 St: c074c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19788992----T: 19791597 	 St: c0685000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19788992----T: 19791597 	 St: c074d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19791597----T: 19794202 	 St: c067c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19791597----T: 19794202 	 St: c074f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19794202----T: 19796807 	 St: c067a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19794202----T: 19796807 	 St: c0785000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19796807----T: 19799412 	 St: c067b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19796807----T: 19799412 	 St: c0184000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19799412----T: 19802017 	 St: c0681000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19799412----T: 19802017 	 St: c074e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19802017----T: 19804622 	 St: c0682000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19802017----T: 19804622 	 St: c0788000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19804622----T: 19807227 	 St: c0678000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19804622----T: 19807227 	 St: c0786000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19807227----T: 19809832 	 St: c0679000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19807227----T: 19809832 	 St: c0787000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19809832----T: 19812437 	 St: c065a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19809832----T: 19812437 	 St: c0197000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19812437----T: 19815042 	 St: c065b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19812437----T: 19815042 	 St: c0770000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19815042----T: 19817647 	 St: c066c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19815042----T: 19817647 	 St: c0771000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19817647----T: 19820252 	 St: c066d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19817647----T: 19820252 	 St: c0772000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19820252----T: 19822857 	 St: c066b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19820252----T: 19822857 	 St: c0190000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19822857----T: 19825462 	 St: c0696000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19822857----T: 19825462 	 St: c077f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19825462----T: 19828067 	 St: c0697000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19825462----T: 19828067 	 St: c0780000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19828067----T: 19830672 	 St: c068d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19828067----T: 19830672 	 St: c0195000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19830672----T: 19833277 	 St: c068e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19830672----T: 19833277 	 St: c0781000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19833277----T: 19835882 	 St: c068c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19833277----T: 19835882 	 St: c0782000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19835882----T: 19838487 	 St: c068f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19835882----T: 19838487 	 St: c075f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19838487----T: 19841092 	 St: c0690000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19838487----T: 19841092 	 St: c075e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19841092----T: 19843697 	 St: c0691000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19841092----T: 19843697 	 St: c0761000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19843697----T: 19846302 	 St: c06a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19843697----T: 19846302 	 St: c079d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19846302----T: 19848907 	 St: c06a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19846302----T: 19848907 	 St: c0760000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19848907----T: 19851512 	 St: c06a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19848907----T: 19851512 	 St: c018a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19851512----T: 19854117 	 St: c0669000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19851512----T: 19854117 	 St: c079e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19854117----T: 19856722 	 St: c066a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19854117----T: 19856722 	 St: c079f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19856722----T: 19859327 	 St: c068a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19856722----T: 19859327 	 St: c019f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19859327----T: 19861932 	 St: c068b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19859327----T: 19861932 	 St: c0764000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19861932----T: 19864537 	 St: c069c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19861932----T: 19864537 	 St: c0765000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19864537----T: 19867142 	 St: c069d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19864537----T: 19867142 	 St: c0767000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19867142----T: 19869747 	 St: c069e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19867142----T: 19869747 	 St: c0766000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19869747----T: 19872352 	 St: c069f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19869747----T: 19872352 	 St: c018c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19872352----T: 19874957 	 St: c06a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19872353----T: 19874958 	 St: c0773000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19875536----T: 19878141 	 St: c015f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19875536----T: 19878141 	 St: c0776000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19878141----T: 19880746 	 St: c0153000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19878141----T: 19880746 	 St: c07f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19880746----T: 19883351 	 St: c014e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19880746----T: 19883351 	 St: c07f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19883351----T: 19885956 	 St: c0161000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19883351----T: 19885956 	 St: c01bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19885956----T: 19888561 	 St: c0164000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19885956----T: 19888561 	 St: c07fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19888561----T: 19891166 	 St: c0160000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19888561----T: 19891166 	 St: c07fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19891166----T: 19893771 	 St: c0154000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19891166----T: 19893771 	 St: c07fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19893771----T: 19896376 	 St: c0159000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19893771----T: 19896376 	 St: c07fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19896376----T: 19898981 	 St: c0156000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19896376----T: 19898981 	 St: c01be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19898981----T: 19901586 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19898981----T: 19901586 	 St: c07fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19901586----T: 19904191 	 St: c0168000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19901586----T: 19904191 	 St: c07ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19904191----T: 19906796 	 St: c0155000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19904191----T: 19906796 	 St: c01bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19906796----T: 19909401 	 St: c0163000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19906796----T: 19909401 	 St: c0800000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19909401----T: 19912006 	 St: c015d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19909401----T: 19912006 	 St: c0801000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19912006----T: 19914611 	 St: c015b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19912006----T: 19914611 	 St: c0802000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19914611----T: 19917216 	 St: c015c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19914611----T: 19917216 	 St: c01c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19917216----T: 19919821 	 St: c0162000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19917216----T: 19919821 	 St: c0803000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19919821----T: 19922426 	 St: c0152000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19919821----T: 19922426 	 St: c0804000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19922426----T: 19925031 	 St: c0167000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19922426----T: 19925031 	 St: c0805000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19925031----T: 19927636 	 St: c0151000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19925031----T: 19927636 	 St: c01c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19927636----T: 19930241 	 St: c015e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19927636----T: 19930241 	 St: c0813000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19930241----T: 19932846 	 St: c0157000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19930241----T: 19932846 	 St: c0814000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19932846----T: 19935451 	 St: c0166000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19932846----T: 19935451 	 St: c01c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19935451----T: 19938056 	 St: c0169000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19935451----T: 19938056 	 St: c0806000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19938056----T: 19940661 	 St: c014f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19938056----T: 19940661 	 St: c0807000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19940661----T: 19943266 	 St: c0165000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19940661----T: 19943266 	 St: c0808000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19943266----T: 19945871 	 St: c0158000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19943266----T: 19945871 	 St: c01c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19945871----T: 19948476 	 St: c015a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19945871----T: 19948476 	 St: c080e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19948476----T: 19951081 	 St: c017b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19948476----T: 19951081 	 St: c080d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19951081----T: 19953686 	 St: c017d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19951081----T: 19953686 	 St: c01c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19953686----T: 19956291 	 St: c017c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19953686----T: 19956291 	 St: c080f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19956291----T: 19958896 	 St: c0185000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19956291----T: 19958896 	 St: c0810000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19958896----T: 19961501 	 St: c0172000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19958896----T: 19961501 	 St: c0812000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19961501----T: 19964106 	 St: c0171000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19961501----T: 19964106 	 St: c0811000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19964106----T: 19966711 	 St: c0179000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19964106----T: 19966711 	 St: c0809000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19966711----T: 19969316 	 St: c0184000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19966711----T: 19969316 	 St: c01c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19969316----T: 19971921 	 St: c0174000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19969316----T: 19971921 	 St: c0815000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19971921----T: 19974526 	 St: c016e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19971921----T: 19974526 	 St: c080a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19974526----T: 19977131 	 St: c017e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19974526----T: 19977131 	 St: c080c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19977131----T: 19979736 	 St: c017f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19977131----T: 19979736 	 St: c080b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19979736----T: 19982341 	 St: c0173000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19979736----T: 19982341 	 St: c01c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19982341----T: 19984946 	 St: c016f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19982341----T: 19984946 	 St: c0816000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19984946----T: 19987551 	 St: c016a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19984946----T: 19987551 	 St: c0817000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19987551----T: 19990156 	 St: c017a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19987551----T: 19990156 	 St: c01c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19990156----T: 19992761 	 St: c016b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19990156----T: 19992761 	 St: c081f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19992761----T: 19995366 	 St: c0170000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19992761----T: 19995366 	 St: c0820000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19995366----T: 19997971 	 St: c0175000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19995366----T: 19997971 	 St: c01ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 19997971----T: 20000576 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19997971----T: 20000576 	 St: c0825000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20000576----T: 20003181 	 St: c016c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20000576----T: 20003181 	 St: c0826000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20003181----T: 20005786 	 St: c0183000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20003181----T: 20005786 	 St: c01cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20005786----T: 20008391 	 St: c016d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20005786----T: 20008391 	 St: c082b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20008391----T: 20010996 	 St: c0177000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20008391----T: 20010996 	 St: c082c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20010996----T: 20013601 	 St: c0182000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20010996----T: 20013601 	 St: c01ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20013601----T: 20016206 	 St: c0181000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20013601----T: 20016206 	 St: c082d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20016206----T: 20018811 	 St: c0176000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20016206----T: 20018811 	 St: c082e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20018811----T: 20021416 	 St: c0178000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20018811----T: 20021416 	 St: c082f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20021416----T: 20024021 	 St: c0199000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20021416----T: 20024021 	 St: c0818000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20024021----T: 20026626 	 St: c0187000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20024021----T: 20026626 	 St: c01cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20026626----T: 20029231 	 St: c0192000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20026626----T: 20029231 	 St: c0819000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20029231----T: 20031836 	 St: c0197000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20029231----T: 20031836 	 St: c081a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20031836----T: 20034441 	 St: c018e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20031836----T: 20034441 	 St: c01c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20034441----T: 20037046 	 St: c0198000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20034441----T: 20037046 	 St: c081b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20037046----T: 20039651 	 St: c0190000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20037046----T: 20039651 	 St: c081c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20039651----T: 20042256 	 St: c019a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20039651----T: 20042256 	 St: c081e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20042256----T: 20044861 	 St: c019f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20042256----T: 20044861 	 St: c081d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20044861----T: 20047466 	 St: c018d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20044861----T: 20047466 	 St: c01c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20047466----T: 20050071 	 St: c019b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20047466----T: 20050071 	 St: c0821000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20050071----T: 20052676 	 St: c018f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20050071----T: 20052676 	 St: c0822000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20052676----T: 20055281 	 St: c0188000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20052676----T: 20055281 	 St: c0827000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20055281----T: 20057886 	 St: c019e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20055281----T: 20057886 	 St: c0824000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20057886----T: 20060491 	 St: c0189000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20057886----T: 20060491 	 St: c01cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20060491----T: 20063096 	 St: c018a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20060491----T: 20063096 	 St: c0823000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20063096----T: 20065701 	 St: c0193000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20063096----T: 20065701 	 St: c0828000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20065701----T: 20068306 	 St: c0194000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20065701----T: 20068306 	 St: c0829000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20068306----T: 20070911 	 St: c018b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20068306----T: 20070911 	 St: c082a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20070911----T: 20073516 	 St: c019d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20070911----T: 20073516 	 St: c01cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20073516----T: 20076121 	 St: c019c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20073516----T: 20076121 	 St: c0837000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20076121----T: 20078726 	 St: c0196000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20076121----T: 20078726 	 St: c0838000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20078726----T: 20081331 	 St: c0195000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20078726----T: 20081331 	 St: c01d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20081331----T: 20083936 	 St: c0186000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20081331----T: 20083936 	 St: c0840000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20083936----T: 20086541 	 St: c018c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20083936----T: 20086541 	 St: c0841000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20086541----T: 20089146 	 St: c01b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20086541----T: 20089146 	 St: c01d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20089146----T: 20091751 	 St: c01b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20089146----T: 20091751 	 St: c0846000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20091751----T: 20094356 	 St: c01b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20091751----T: 20094356 	 St: c0847000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20094356----T: 20096961 	 St: c01a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20094356----T: 20096961 	 St: c0830000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20096961----T: 20099566 	 St: c0773000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20096961----T: 20099566 	 St: c01d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20099566----T: 20102171 	 St: c0776000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20099566----T: 20102171 	 St: c0848000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20102171----T: 20104776 	 St: c06dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20102171----T: 20104776 	 St: c0831000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20104776----T: 20107381 	 St: c06de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20104776----T: 20107381 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20107381----T: 20109986 	 St: c06e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20107381----T: 20109986 	 St: c0832000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20109986----T: 20112591 	 St: c06df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20109986----T: 20112591 	 St: c0839000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20112591----T: 20115196 	 St: c06ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20112591----T: 20115196 	 St: c083a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20115196----T: 20117801 	 St: c06bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20115196----T: 20117801 	 St: c083b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20117801----T: 20120406 	 St: c06b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20117801----T: 20120406 	 St: c01d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20120406----T: 20123011 	 St: c06bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20120406----T: 20123011 	 St: c083c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20123011----T: 20125616 	 St: c06ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20123011----T: 20125616 	 St: c083f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20125616----T: 20128221 	 St: c06ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20125616----T: 20128221 	 St: c083d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20128221----T: 20130826 	 St: c06ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20128221----T: 20130826 	 St: c083e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20130826----T: 20133431 	 St: c06e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20130826----T: 20133431 	 St: c01d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20133431----T: 20136036 	 St: c06e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20133431----T: 20136036 	 St: c0842000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20136036----T: 20138641 	 St: c06e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20136036----T: 20138641 	 St: c0843000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20138641----T: 20141246 	 St: c06e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20138641----T: 20141246 	 St: c0845000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20141246----T: 20143851 	 St: c06ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20141246----T: 20143851 	 St: c0844000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20143851----T: 20146456 	 St: c06ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20143851----T: 20146456 	 St: c01d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20146456----T: 20149061 	 St: c06ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20146456----T: 20149061 	 St: c0836000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20149061----T: 20151666 	 St: c06ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20149061----T: 20151666 	 St: c0833000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20151666----T: 20154271 	 St: c06e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20151666----T: 20154271 	 St: c0835000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20154271----T: 20156876 	 St: c06e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20154271----T: 20156876 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20156876----T: 20159481 	 St: c06bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20156876----T: 20159481 	 St: c0834000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20159481----T: 20162086 	 St: c06be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20159481----T: 20162086 	 St: c086a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20162086----T: 20164691 	 St: c06bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20162086----T: 20164691 	 St: c086b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20164691----T: 20167296 	 St: c06cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20164691----T: 20167296 	 St: c01e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20167296----T: 20169901 	 St: c06cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20167296----T: 20169901 	 St: c086c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20169901----T: 20172506 	 St: c06cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20169901----T: 20172506 	 St: c086d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20172506----T: 20175111 	 St: c06ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20172506----T: 20175111 	 St: c086e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20175111----T: 20177716 	 St: c06c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20175111----T: 20177716 	 St: c01e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20177716----T: 20180321 	 St: c06c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20177716----T: 20180321 	 St: c0867000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20180321----T: 20182926 	 St: c06c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20180321----T: 20182926 	 St: c01e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20182926----T: 20185531 	 St: c06c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20182926----T: 20185531 	 St: c0869000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20185531----T: 20188136 	 St: c06b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20185531----T: 20188136 	 St: c0868000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20188136----T: 20190741 	 St: c06b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20188136----T: 20190741 	 St: c0876000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20190741----T: 20193346 	 St: c06b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20190741----T: 20193346 	 St: c0877000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20193346----T: 20195951 	 St: c06b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20193346----T: 20195951 	 St: c01e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20195951----T: 20198556 	 St: c06f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20195951----T: 20198556 	 St: c0878000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20198556----T: 20201161 	 St: c06fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20198556----T: 20201161 	 St: c0861000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20201161----T: 20203766 	 St: c06f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20201161----T: 20203766 	 St: c01e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20203766----T: 20206371 	 St: c06fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20203766----T: 20206371 	 St: c0862000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20206371----T: 20208976 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20206371----T: 20208976 	 St: c0863000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20208976----T: 20211581 	 St: c06c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20208976----T: 20211581 	 St: c0864000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20211581----T: 20214186 	 St: c06eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20211581----T: 20214186 	 St: c0865000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20214186----T: 20216791 	 St: c06e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20214186----T: 20216791 	 St: c0866000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20216791----T: 20219396 	 St: c06ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20216791----T: 20219396 	 St: c01e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20219396----T: 20222001 	 St: c06d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20219396----T: 20222001 	 St: c0875000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20222001----T: 20224606 	 St: c06d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20222001----T: 20224606 	 St: c0873000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20224606----T: 20227211 	 St: c06d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20224606----T: 20227211 	 St: c086f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20227211----T: 20229816 	 St: c06da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20227211----T: 20229816 	 St: c0874000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20229816----T: 20232421 	 St: c06d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20229816----T: 20232421 	 St: c01e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20232421----T: 20235026 	 St: c06d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20232421----T: 20235026 	 St: c0872000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20235026----T: 20237631 	 St: c06d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20235026----T: 20237631 	 St: c0870000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20237631----T: 20240236 	 St: c06d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20237631----T: 20240236 	 St: c0871000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20240236----T: 20242841 	 St: c06d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20240236----T: 20242841 	 St: c01e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20242841----T: 20245446 	 St: c06d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20242841----T: 20245446 	 St: c087c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20245446----T: 20248051 	 St: c06e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20245446----T: 20248051 	 St: c01e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20248051----T: 20250656 	 St: c06e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20248051----T: 20250656 	 St: c087d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20250656----T: 20253261 	 St: c06b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20250656----T: 20253261 	 St: c0882000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20253261----T: 20255866 	 St: c06b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20253261----T: 20255866 	 St: c0883000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20255866----T: 20258471 	 St: c06b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20255866----T: 20258471 	 St: c01eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20258471----T: 20261076 	 St: c06f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20258471----T: 20261076 	 St: c0884000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20261076----T: 20263681 	 St: c06f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20261076----T: 20263681 	 St: c0885000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20263681----T: 20266286 	 St: c06f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20263681----T: 20266286 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20266286----T: 20268891 	 St: c06b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20266286----T: 20268891 	 St: c0886000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20268891----T: 20271496 	 St: c06b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20268891----T: 20271496 	 St: c088b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20271496----T: 20274101 	 St: c06db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20271496----T: 20274101 	 St: c088c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20274101----T: 20276706 	 St: c06dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20274101----T: 20276706 	 St: c01ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20276706----T: 20279311 	 St: c06c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20276706----T: 20279311 	 St: c0881000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20279311----T: 20281916 	 St: c06c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20279311----T: 20281916 	 St: c087e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20281916----T: 20284521 	 St: c06c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20281916----T: 20284521 	 St: c087f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20284521----T: 20287126 	 St: c06f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20284521----T: 20287126 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20287126----T: 20289731 	 St: c06f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20287126----T: 20289731 	 St: c01ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20289731----T: 20292336 	 St: c06f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20289731----T: 20292336 	 St: c0887000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20292336----T: 20294941 	 St: c06fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20292336----T: 20294941 	 St: c088a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20294941----T: 20297546 	 St: c06fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20294941----T: 20297546 	 St: c0888000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20297546----T: 20300151 	 St: c06fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20297546----T: 20300151 	 St: c01ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20300151----T: 20302756 	 St: c06ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20300151----T: 20302756 	 St: c0889000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20302756----T: 20305361 	 St: c06af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20302756----T: 20305361 	 St: c088d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20305361----T: 20307966 	 St: c06f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20305361----T: 20307966 	 St: c088e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20307966----T: 20310571 	 St: c06f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20307966----T: 20310571 	 St: c01ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20310571----T: 20313176 	 St: c06c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20310571----T: 20313176 	 St: c087b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20313176----T: 20315781 	 St: c06ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20313176----T: 20315781 	 St: c0879000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20315781----T: 20318386 	 St: c06d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20315781----T: 20318386 	 St: c087a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20318386----T: 20320991 	 St: c06cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20318386----T: 20320991 	 St: c01e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20320991----T: 20323596 	 St: c0732000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20320991----T: 20323596 	 St: c08a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20323596----T: 20326201 	 St: c0733000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20323596----T: 20326201 	 St: c088f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20326201----T: 20328806 	 St: c0731000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20326201----T: 20328806 	 St: c08a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20328806----T: 20331411 	 St: c0734000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20328806----T: 20331411 	 St: c01f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20331411----T: 20334016 	 St: c0738000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20331411----T: 20334016 	 St: c0890000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20334016----T: 20336621 	 St: c0739000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20334016----T: 20336621 	 St: c0891000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20336621----T: 20339226 	 St: c0737000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20336621----T: 20339226 	 St: c01f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20339226----T: 20341831 	 St: c073a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20339226----T: 20341831 	 St: c0892000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20341831----T: 20344436 	 St: c0735000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20341831----T: 20344436 	 St: c0893000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20344436----T: 20347041 	 St: c0736000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20344436----T: 20347041 	 St: c0894000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20347041----T: 20349646 	 St: c0750000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20347041----T: 20349646 	 St: c01f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20349646----T: 20352251 	 St: c0751000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20349646----T: 20352251 	 St: c0899000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20352251----T: 20354856 	 St: c074f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20352251----T: 20354856 	 St: c089a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20354856----T: 20357461 	 St: c0752000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20354856----T: 20357461 	 St: c089b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20357461----T: 20360066 	 St: c0717000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20357461----T: 20360066 	 St: c01f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20360066----T: 20362671 	 St: c0718000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20360066----T: 20362671 	 St: c089c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20362671----T: 20365276 	 St: c0716000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20362671----T: 20365276 	 St: c089d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20365276----T: 20367881 	 St: c0719000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20365276----T: 20367881 	 St: c01f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20367881----T: 20370486 	 St: c0714000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20367881----T: 20370486 	 St: c08a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20370486----T: 20373091 	 St: c0715000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20370486----T: 20373091 	 St: c08a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20373091----T: 20375696 	 St: c0713000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20373091----T: 20375696 	 St: c08a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20375696----T: 20378301 	 St: c072c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20375696----T: 20378301 	 St: c01f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20378301----T: 20380906 	 St: c072d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20378301----T: 20380906 	 St: c0896000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20380906----T: 20383511 	 St: c072b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20380906----T: 20383511 	 St: c0895000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20383511----T: 20386116 	 St: c072e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20383511----T: 20386116 	 St: c0898000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20386116----T: 20388721 	 St: c074d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20386116----T: 20388721 	 St: c089e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20388721----T: 20391326 	 St: c074e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20388721----T: 20391326 	 St: c0897000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20391326----T: 20393931 	 St: c074c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20391326----T: 20393931 	 St: c01f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20393931----T: 20396536 	 St: c071c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20393931----T: 20396536 	 St: c089f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20396536----T: 20399141 	 St: c071d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20396536----T: 20399141 	 St: c08a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20399141----T: 20401746 	 St: c071e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20399141----T: 20401746 	 St: c08a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20401746----T: 20404351 	 St: c071f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20401746----T: 20404351 	 St: c01f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20404351----T: 20406956 	 St: c070b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20404351----T: 20406956 	 St: c085e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20406956----T: 20409561 	 St: c070c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20406956----T: 20409561 	 St: c0860000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20409561----T: 20412166 	 St: c070a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20409561----T: 20412166 	 St: c085f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20412166----T: 20414771 	 St: c070d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20412166----T: 20414771 	 St: c01df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20414771----T: 20417376 	 St: c073b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20414771----T: 20417376 	 St: c0849000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20417376----T: 20419981 	 St: c073c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20417376----T: 20419981 	 St: c084b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20419981----T: 20422586 	 St: c073d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20419981----T: 20422586 	 St: c084a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20422586----T: 20425191 	 St: c073e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20422586----T: 20425191 	 St: c01d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20425191----T: 20427796 	 St: c073f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20425191----T: 20427796 	 St: c084c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20427796----T: 20430401 	 St: c0740000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20427796----T: 20430401 	 St: c084d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20430401----T: 20433006 	 St: c071a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20430401----T: 20433006 	 St: c01d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20433006----T: 20435611 	 St: c071b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20433006----T: 20435611 	 St: c0852000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20435611----T: 20438216 	 St: c070e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20435611----T: 20438216 	 St: c0853000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20438216----T: 20440821 	 St: c070f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20438216----T: 20440821 	 St: c01db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20440821----T: 20443426 	 St: c0710000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20440821----T: 20443426 	 St: c0854000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20443426----T: 20446031 	 St: c06ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20443426----T: 20446031 	 St: c0855000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20446031----T: 20448636 	 St: c0700000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20446031----T: 20448636 	 St: c0856000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20448636----T: 20451241 	 St: c0701000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20448636----T: 20451241 	 St: c01dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20451241----T: 20453846 	 St: c072f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20451241----T: 20453846 	 St: c085d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20453846----T: 20456451 	 St: c0730000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20453846----T: 20456451 	 St: c085c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20456451----T: 20459056 	 St: c0702000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20456451----T: 20459056 	 St: c085b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20459056----T: 20461661 	 St: c0703000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20459056----T: 20461661 	 St: c01de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20461661----T: 20464266 	 St: c0704000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20461661----T: 20464266 	 St: c084e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20464266----T: 20466871 	 St: c0711000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20464266----T: 20466871 	 St: c084f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20466871----T: 20469476 	 St: c0712000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20466871----T: 20469476 	 St: c0851000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20469476----T: 20472081 	 St: c0720000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20469476----T: 20472081 	 St: c0857000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20472081----T: 20474686 	 St: c0721000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20472081----T: 20474686 	 St: c0850000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20474686----T: 20477291 	 St: c0722000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20474686----T: 20477291 	 St: c01da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20477291----T: 20479896 	 St: c0741000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20477291----T: 20479896 	 St: c0858000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20479896----T: 20482501 	 St: c0742000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20479896----T: 20482501 	 St: c0859000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20482501----T: 20485106 	 St: c0743000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20482501----T: 20485106 	 St: c085a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20485106----T: 20487711 	 St: c0705000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20485106----T: 20487711 	 St: c01dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20487711----T: 20490316 	 St: c0706000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20487711----T: 20490316 	 St: c08ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20490316----T: 20492921 	 St: c0707000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20490316----T: 20492921 	 St: c01fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20492921----T: 20495526 	 St: c074a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20492921----T: 20495526 	 St: c08bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20495526----T: 20498131 	 St: c074b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20495526----T: 20498131 	 St: c08b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20498131----T: 20500736 	 St: c0749000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20498131----T: 20500736 	 St: c08b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20500736----T: 20503341 	 St: c0708000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20500736----T: 20503341 	 St: c08b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20503341----T: 20505946 	 St: c0709000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20503341----T: 20505946 	 St: c01fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20505946----T: 20508551 	 St: c0726000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20505946----T: 20508551 	 St: c08a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20508551----T: 20511156 	 St: c0727000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20508551----T: 20511156 	 St: c08a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20511156----T: 20513761 	 St: c0725000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20511156----T: 20513761 	 St: c08a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20513761----T: 20516366 	 St: c0728000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20513761----T: 20516366 	 St: c01f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20516366----T: 20518971 	 St: c0747000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20516366----T: 20518971 	 St: c08aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20518971----T: 20521576 	 St: c0748000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20518971----T: 20521576 	 St: c08ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20521576----T: 20524181 	 St: c0746000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20521576----T: 20524181 	 St: c08ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20524181----T: 20526786 	 St: c0744000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20524181----T: 20526786 	 St: c01f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20526786----T: 20529391 	 St: c0745000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20526786----T: 20529391 	 St: c08ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20529391----T: 20531996 	 St: c0723000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20529391----T: 20531996 	 St: c08ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20531996----T: 20534601 	 St: c0724000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20531996----T: 20534601 	 St: c08af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20534601----T: 20537206 	 St: c0729000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20534601----T: 20537206 	 St: c08b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20537206----T: 20539811 	 St: c072a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20537206----T: 20539811 	 St: c01fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20539811----T: 20542416 	 St: c078c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20539811----T: 20542416 	 St: c08b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20542416----T: 20545021 	 St: c078d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20542416----T: 20545021 	 St: c08b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20545021----T: 20547626 	 St: c078b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20545021----T: 20547626 	 St: c08b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20547626----T: 20550231 	 St: c078e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20547626----T: 20550231 	 St: c01fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20550231----T: 20552836 	 St: c0756000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20550231----T: 20552836 	 St: c08b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20552836----T: 20555441 	 St: c0757000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20552836----T: 20555441 	 St: c08b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20555441----T: 20558046 	 St: c0755000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20555441----T: 20558046 	 St: c01fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20558046----T: 20560651 	 St: c0758000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20558046----T: 20560651 	 St: c08b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20560651----T: 20563256 	 St: c0777000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20560651----T: 20563256 	 St: c0238000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20563256----T: 20565861 	 St: c0778000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20563256----T: 20565861 	 St: c023a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20565861----T: 20568466 	 St: c0779000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20565861----T: 20568466 	 St: c0239000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20568466----T: 20571071 	 St: c0785000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20568466----T: 20571071 	 St: c023b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20571071----T: 20573676 	 St: c0786000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20571071----T: 20573676 	 St: c023d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20573676----T: 20576281 	 St: c0787000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20573676----T: 20576281 	 St: c023c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20576281----T: 20578886 	 St: c0788000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20576281----T: 20578886 	 St: c023f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20578886----T: 20581491 	 St: c076b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20578886----T: 20581491 	 St: c023e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20581491----T: 20584096 	 St: c076c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20581491----T: 20584096 	 St: c0201000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20584096----T: 20586701 	 St: c076a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20584096----T: 20586701 	 St: c0200000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20586701----T: 20589306 	 St: c076d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20586701----T: 20589306 	 St: c0202000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20589306----T: 20591911 	 St: c0789000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20589306----T: 20591911 	 St: c0203000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20591911----T: 20594516 	 St: c078a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20591911----T: 20594516 	 St: c0206000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20594516----T: 20597121 	 St: c0771000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20594516----T: 20597121 	 St: c0205000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20597121----T: 20599726 	 St: c0772000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20597121----T: 20599726 	 St: c0204000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20599726----T: 20602331 	 St: c0770000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20599726----T: 20602331 	 St: c0209000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20602331----T: 20604936 	 St: c078f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20602331----T: 20604936 	 St: c0207000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20604936----T: 20607541 	 St: c0790000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20604936----T: 20607541 	 St: c0208000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20607541----T: 20610146 	 St: c0791000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20607541----T: 20610146 	 St: c020b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20610146----T: 20612751 	 St: c079e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20610146----T: 20612751 	 St: c020a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20612751----T: 20615356 	 St: c079f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20612751----T: 20615356 	 St: c020c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20615356----T: 20617961 	 St: c079d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20615356----T: 20617961 	 St: c020d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20617961----T: 20620566 	 St: c0768000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20617961----T: 20620566 	 St: c040b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20620566----T: 20623171 	 St: c0769000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20620566----T: 20623171 	 St: c03da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20623171----T: 20625776 	 St: c0767000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20623171----T: 20625776 	 St: c03f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20625776----T: 20628381 	 St: c0792000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20625776----T: 20628381 	 St: c005c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20628381----T: 20630986 	 St: c0793000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20628381----T: 20630986 	 St: c0378000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20630986----T: 20633591 	 St: c0794000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20630986----T: 20633591 	 St: c040d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20633591----T: 20636196 	 St: c076e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20633591----T: 20636196 	 St: c03be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20636196----T: 20638801 	 St: c076f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20636196----T: 20638801 	 St: c03db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20638801----T: 20641406 	 St: c0759000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20638801----T: 20641406 	 St: c0067000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20641406----T: 20644011 	 St: c075a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20641406----T: 20644011 	 St: c03d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20644011----T: 20646616 	 St: c075b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20644011----T: 20646616 	 St: c03e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20646616----T: 20649221 	 St: c079a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20646616----T: 20649221 	 St: c03d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20649221----T: 20651826 	 St: c079b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20649221----T: 20651826 	 St: c03d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20651826----T: 20654431 	 St: c079c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20651826----T: 20654431 	 St: c03dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20654431----T: 20657036 	 St: c075c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20654431----T: 20657036 	 St: c03f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20657036----T: 20659641 	 St: c075d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20657036----T: 20659641 	 St: c03d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20659641----T: 20662246 	 St: c075e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20659641----T: 20662246 	 St: c03d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20662246----T: 20664851 	 St: c075f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20662246----T: 20664851 	 St: c03f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20664851----T: 20667456 	 St: c0760000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20664851----T: 20667456 	 St: c005e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20667456----T: 20670061 	 St: c0761000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20667456----T: 20670061 	 St: c0407000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20670061----T: 20672666 	 St: c077a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20670061----T: 20672666 	 St: c03e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20672666----T: 20675271 	 St: c077b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20672666----T: 20675271 	 St: c03f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20675271----T: 20677876 	 St: c077c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20675271----T: 20677876 	 St: c0057000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20677876----T: 20680481 	 St: c077d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20677876----T: 20680481 	 St: c005a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20680481----T: 20683086 	 St: c077e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20680481----T: 20683086 	 St: c03d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20683086----T: 20685691 	 St: c077f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20683086----T: 20685691 	 St: c03c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20685691----T: 20688296 	 St: c0762000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20685691----T: 20688296 	 St: c03c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20688296----T: 20690901 	 St: c0763000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20688296----T: 20690901 	 St: c040a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20690901----T: 20693506 	 St: c0764000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20690901----T: 20693506 	 St: c006c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20693506----T: 20696111 	 St: c0797000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20693506----T: 20696111 	 St: c03d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20696111----T: 20698716 	 St: c0798000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20696111----T: 20698716 	 St: c006e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20698716----T: 20701321 	 St: c0799000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20698716----T: 20701321 	 St: c03d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20701321----T: 20703926 	 St: c0795000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20701321----T: 20703926 	 St: c0409000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20703926----T: 20706531 	 St: c0796000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20703926----T: 20706531 	 St: c0406000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20706531----T: 20709136 	 St: c0783000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20706531----T: 20709136 	 St: c03bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20709136----T: 20711741 	 St: c0784000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20709136----T: 20711741 	 St: c0061000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20711741----T: 20714346 	 St: c0782000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20711741----T: 20714346 	 St: c03d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20714346----T: 20716951 	 St: c0780000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20714346----T: 20716951 	 St: c0405000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20716951----T: 20719556 	 St: c0781000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20716951----T: 20719556 	 St: c0056000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20719556----T: 20722161 	 St: c0754000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20719556----T: 20722161 	 St: c03f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20722161----T: 20724766 	 St: c0753000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20722161----T: 20724766 	 St: c03e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20724766----T: 20727371 	 St: c0765000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20724766----T: 20727371 	 St: c03cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20727371----T: 20729976 	 St: c0766000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20727371----T: 20729976 	 St: c03ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20729976----T: 20732581 	 St: c07e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20729976----T: 20732581 	 St: c0054000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20732581----T: 20735186 	 St: c07e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20732581----T: 20735186 	 St: c0408000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20735186----T: 20737791 	 St: c07db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20735186----T: 20737791 	 St: c03c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20737791----T: 20740396 	 St: c07da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20737791----T: 20740396 	 St: c03f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20740396----T: 20743001 	 St: c07dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20740396----T: 20743001 	 St: c040c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20743001----T: 20745606 	 St: c07de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20743001----T: 20745606 	 St: c0062000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20745606----T: 20748211 	 St: c07dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20745606----T: 20748211 	 St: c0066000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20748211----T: 20750816 	 St: c07bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20748211----T: 20750816 	 St: c03e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20750816----T: 20753421 	 St: c07bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20750817----T: 20753422 	 St: c005b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20753642----T: 20756247 	 St: c0239000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20753642----T: 20756247 	 St: c03f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20756247----T: 20758852 	 St: c023a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20756247----T: 20758852 	 St: c03f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20758852----T: 20761457 	 St: c023b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20758852----T: 20761457 	 St: c03e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20761457----T: 20764062 	 St: c0238000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20761457----T: 20764062 	 St: c0060000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20764062----T: 20766667 	 St: c023d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20764062----T: 20766667 	 St: c03c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20766667----T: 20769272 	 St: c023c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20766667----T: 20769272 	 St: c03c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20769272----T: 20771877 	 St: c023e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20769272----T: 20771877 	 St: c006d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20771877----T: 20774482 	 St: c023f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20771877----T: 20774482 	 St: c005d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20774482----T: 20777087 	 St: c01be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20774482----T: 20777087 	 St: c03e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20777087----T: 20779692 	 St: c01bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20777087----T: 20779692 	 St: c03e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20779692----T: 20782297 	 St: c01bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20779692----T: 20782297 	 St: c03a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20782297----T: 20784902 	 St: c01ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20782297----T: 20784902 	 St: c03d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20784902----T: 20787507 	 St: c01c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20784902----T: 20787507 	 St: c03ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20787507----T: 20790112 	 St: c01c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20787507----T: 20790112 	 St: c040f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20790112----T: 20792717 	 St: c01ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20790112----T: 20792717 	 St: c0064000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20792717----T: 20795322 	 St: c01cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20792717----T: 20795322 	 St: c03ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20795322----T: 20797927 	 St: c01cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20795322----T: 20797927 	 St: c03f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20797927----T: 20800532 	 St: c01cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20797927----T: 20800532 	 St: c040e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20800532----T: 20803137 	 St: c01cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20800532----T: 20803137 	 St: c0065000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20803137----T: 20805742 	 St: c01d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20803137----T: 20805742 	 St: c0397000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20805742----T: 20808347 	 St: c01d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20805742----T: 20808347 	 St: c0396000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20808347----T: 20810952 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20808347----T: 20810952 	 St: c03a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20810952----T: 20813557 	 St: c01d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20810952----T: 20813557 	 St: c003d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20813557----T: 20816162 	 St: c01d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20813557----T: 20816162 	 St: c006f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20816162----T: 20818767 	 St: c01d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20816162----T: 20818767 	 St: c0047000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20818767----T: 20821372 	 St: c01d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20818767----T: 20821372 	 St: c03bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20821372----T: 20823977 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20821372----T: 20823977 	 St: c0379000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20823977----T: 20826582 	 St: c01de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20823977----T: 20826582 	 St: c03ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20826582----T: 20829187 	 St: c01d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20826582----T: 20829187 	 St: c03e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20829187----T: 20831792 	 St: c01df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20829187----T: 20831792 	 St: c03c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20831792----T: 20834397 	 St: c01da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20831792----T: 20834397 	 St: c03e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20834397----T: 20837002 	 St: c01db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20834397----T: 20837002 	 St: c0063000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20837002----T: 20839607 	 St: c01dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20837002----T: 20839607 	 St: c03ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20839607----T: 20842212 	 St: c01d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20839607----T: 20842212 	 St: c0068000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20842212----T: 20844817 	 St: c01dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20842212----T: 20844817 	 St: c0055000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20844817----T: 20847422 	 St: c01c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20844817----T: 20847422 	 St: c03c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20847422----T: 20850027 	 St: c01c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20847422----T: 20850027 	 St: c03fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20850027----T: 20852632 	 St: c01c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20850027----T: 20852632 	 St: c004c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20852632----T: 20855237 	 St: c01c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20852632----T: 20855237 	 St: c036d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20855237----T: 20857842 	 St: c01c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20855237----T: 20857842 	 St: c03f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20857842----T: 20860447 	 St: c01c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20857842----T: 20860447 	 St: c03eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20860447----T: 20863052 	 St: c01c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20860447----T: 20863052 	 St: c03c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20863052----T: 20865657 	 St: c01c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20863052----T: 20865657 	 St: c0039000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20865657----T: 20868262 	 St: c01ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20865657----T: 20868262 	 St: c036c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20868262----T: 20870867 	 St: c01e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20868262----T: 20870867 	 St: c03a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20870867----T: 20873472 	 St: c01ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20870867----T: 20873472 	 St: c02eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20873472----T: 20876077 	 St: c01e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20873472----T: 20876077 	 St: c02ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20876077----T: 20878682 	 St: c01ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20876077----T: 20878682 	 St: c000e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20878682----T: 20881287 	 St: c01eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20878682----T: 20881287 	 St: c02ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20881287----T: 20883892 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20881287----T: 20883892 	 St: c02ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20883892----T: 20886497 	 St: c01ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20883892----T: 20886497 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20886497----T: 20889102 	 St: c01e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20886497----T: 20889102 	 St: c02c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20889102----T: 20891707 	 St: c01e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20889102----T: 20891707 	 St: c0001000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20891707----T: 20894312 	 St: c01e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20891707----T: 20894312 	 St: c02c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20894312----T: 20896917 	 St: c01e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20894312----T: 20896917 	 St: c02f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20896917----T: 20899522 	 St: c01e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20896917----T: 20899522 	 St: c02f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20899522----T: 20902127 	 St: c01e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20899522----T: 20902127 	 St: c0011000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20902127----T: 20904732 	 St: c01e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20902127----T: 20904732 	 St: c000f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20904732----T: 20907337 	 St: c01e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20904732----T: 20907337 	 St: c0306000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20907337----T: 20909942 	 St: c01f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20907337----T: 20909942 	 St: c0307000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20909942----T: 20912547 	 St: c01f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20909942----T: 20912547 	 St: c0017000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20912547----T: 20915152 	 St: c01f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20912547----T: 20915152 	 St: c02cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20915152----T: 20917757 	 St: c01f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20915152----T: 20917757 	 St: c02ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20917757----T: 20920362 	 St: c01f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20917757----T: 20920362 	 St: c0004000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20920362----T: 20922967 	 St: c01f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20920362----T: 20922967 	 St: c02df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20922967----T: 20925572 	 St: c01f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20922967----T: 20925572 	 St: c000a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20925572----T: 20928177 	 St: c01f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20925572----T: 20928177 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20928177----T: 20930782 	 St: c01fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20928177----T: 20930782 	 St: c02f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20930782----T: 20933387 	 St: c01f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20930782----T: 20933387 	 St: c02f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20933387----T: 20935992 	 St: c01fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20933387----T: 20935992 	 St: c02f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20935992----T: 20938597 	 St: c01fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20935992----T: 20938597 	 St: c0012000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20938597----T: 20941202 	 St: c01f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20938597----T: 20941202 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20941202----T: 20943807 	 St: c01fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20941202----T: 20943807 	 St: c02c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20943807----T: 20946412 	 St: c01fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20943807----T: 20946412 	 St: c02c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20946412----T: 20949017 	 St: c07fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20946412----T: 20949017 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20949017----T: 20951622 	 St: c07fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20949017----T: 20951622 	 St: c02c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20951622----T: 20954227 	 St: c07fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20951622----T: 20954227 	 St: c02d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20954227----T: 20956832 	 St: c07fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20954227----T: 20956832 	 St: c0007000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20956832----T: 20959437 	 St: c07f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20956832----T: 20959437 	 St: c02d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20959437----T: 20962042 	 St: c07f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20959437----T: 20962042 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20962042----T: 20964647 	 St: c07fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20962042----T: 20964647 	 St: c02f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20964647----T: 20967252 	 St: c07ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20964647----T: 20967252 	 St: c02f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20967252----T: 20969857 	 St: c0800000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20967252----T: 20969857 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20969857----T: 20972462 	 St: c081f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20969857----T: 20972462 	 St: c02f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20972462----T: 20975067 	 St: c0820000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20972462----T: 20975067 	 St: c02ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20975067----T: 20977672 	 St: c081e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20975067----T: 20977672 	 St: c0003000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20977672----T: 20980277 	 St: c0821000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20977672----T: 20980277 	 St: c02cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20980277----T: 20982882 	 St: c081c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20980277----T: 20982882 	 St: c02cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20982882----T: 20985487 	 St: c081d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20982882----T: 20985487 	 St: c02e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20985487----T: 20988092 	 St: c081b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20985487----T: 20988092 	 St: c02e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20988092----T: 20990697 	 St: c0819000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20988092----T: 20990697 	 St: c02e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20990697----T: 20993302 	 St: c081a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20990697----T: 20993302 	 St: c000b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20993302----T: 20995907 	 St: c0818000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20993302----T: 20995907 	 St: c02e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20995907----T: 20998512 	 St: c082a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20995907----T: 20998512 	 St: c02ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 20998512----T: 21001117 	 St: c082b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20998512----T: 21001117 	 St: c02e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21001117----T: 21003722 	 St: c082c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21001117----T: 21003722 	 St: c000d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21003722----T: 21006327 	 St: c082d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21003722----T: 21006327 	 St: c02d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21006327----T: 21008932 	 St: c082e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21006327----T: 21008932 	 St: c02d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21008932----T: 21011537 	 St: c082f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21008932----T: 21011537 	 St: c0008000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21011537----T: 21014142 	 St: c0830000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21011537----T: 21014142 	 St: c02da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21014142----T: 21016747 	 St: c0824000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21014142----T: 21016747 	 St: c02cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21016747----T: 21019352 	 St: c0825000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21016747----T: 21019352 	 St: c02d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21019352----T: 21021957 	 St: c0826000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21019352----T: 21021957 	 St: c02d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21021957----T: 21024562 	 St: c0827000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21021957----T: 21024562 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21024562----T: 21027167 	 St: c0829000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21024562----T: 21027167 	 St: c030c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21027167----T: 21029772 	 St: c0828000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21027167----T: 21029772 	 St: c030b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21029772----T: 21032377 	 St: c0822000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21029772----T: 21032377 	 St: c030d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21032377----T: 21034982 	 St: c0823000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21032377----T: 21034982 	 St: c0019000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21034982----T: 21037587 	 St: c083f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21034982----T: 21037587 	 St: c02c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21037587----T: 21040192 	 St: c0840000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21037587----T: 21040192 	 St: c02c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21040192----T: 21042797 	 St: c0841000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21040192----T: 21042797 	 St: c0002000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21042797----T: 21045402 	 St: c0842000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21042797----T: 21045402 	 St: c02c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21045402----T: 21048007 	 St: c0843000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21045402----T: 21048007 	 St: c02c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21048007----T: 21050612 	 St: c0844000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21048007----T: 21050612 	 St: c0312000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21050612----T: 21053217 	 St: c0845000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21050612----T: 21053217 	 St: c001b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21053217----T: 21055822 	 St: c0832000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21053217----T: 21055822 	 St: c0313000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21055822----T: 21058427 	 St: c0831000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21055822----T: 21058427 	 St: c0314000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21058427----T: 21061032 	 St: c0833000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21058427----T: 21061032 	 St: c0308000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21061032----T: 21063637 	 St: c0836000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21061032----T: 21063637 	 St: c0309000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21063637----T: 21066242 	 St: c0838000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21063637----T: 21066242 	 St: c0018000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21066242----T: 21068847 	 St: c0837000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21066242----T: 21068847 	 St: c030a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21068847----T: 21071452 	 St: c0839000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21068847----T: 21071452 	 St: c02f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21071452----T: 21074057 	 St: c083a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21071452----T: 21074057 	 St: c02fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21074057----T: 21076662 	 St: c083b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21074057----T: 21076662 	 St: c02fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21076662----T: 21079267 	 St: c083c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21076662----T: 21079267 	 St: c0013000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21079267----T: 21081872 	 St: c083d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21079267----T: 21081872 	 St: c02fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21081872----T: 21084477 	 St: c083e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21081872----T: 21084477 	 St: c0303000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21084477----T: 21087082 	 St: c0846000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21084477----T: 21087082 	 St: c0305000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21087082----T: 21089687 	 St: c0847000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21087082----T: 21089687 	 St: c02d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21089687----T: 21092292 	 St: c0848000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21089687----T: 21092292 	 St: c0016000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21092292----T: 21094897 	 St: c0834000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21092292----T: 21094897 	 St: c0304000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21094897----T: 21097502 	 St: c0835000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21094897----T: 21097502 	 St: c02d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21097502----T: 21100107 	 St: c085a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21097502----T: 21100107 	 St: c02d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21100107----T: 21102712 	 St: c085b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21100107----T: 21102712 	 St: c0006000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21102712----T: 21105317 	 St: c085c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21102712----T: 21105317 	 St: c02db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21105317----T: 21107922 	 St: c085d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21105317----T: 21107922 	 St: c02d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21107922----T: 21110527 	 St: c0849000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21107922----T: 21110527 	 St: c02de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21110527----T: 21113132 	 St: c084a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21110527----T: 21113132 	 St: c02dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21113132----T: 21115737 	 St: c084b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21113132----T: 21115737 	 St: c02dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21115737----T: 21118342 	 St: c085e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21115737----T: 21118342 	 St: c0009000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21118342----T: 21120947 	 St: c085f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21118342----T: 21120947 	 St: c030e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21120947----T: 21123552 	 St: c0860000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21120947----T: 21123552 	 St: c030f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21123552----T: 21126157 	 St: c084e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21123552----T: 21126157 	 St: c0311000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21126157----T: 21128762 	 St: c084f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21126157----T: 21128762 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21128762----T: 21131367 	 St: c0850000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21128762----T: 21131367 	 St: c001a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21131367----T: 21133972 	 St: c0851000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21131367----T: 21133972 	 St: c02fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21133972----T: 21136577 	 St: c0852000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21133972----T: 21136577 	 St: c02fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21136577----T: 21139182 	 St: c0853000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21136577----T: 21139182 	 St: c0014000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21139182----T: 21141787 	 St: c0854000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21139182----T: 21141787 	 St: c02ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21141787----T: 21144392 	 St: c0855000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21141787----T: 21144392 	 St: c0302000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21144392----T: 21146997 	 St: c0856000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21144392----T: 21146997 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21146997----T: 21149602 	 St: c0857000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21146997----T: 21149602 	 St: c0015000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21149602----T: 21152207 	 St: c084c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21149602----T: 21152207 	 St: c0301000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21152207----T: 21154812 	 St: c084d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21152207----T: 21154812 	 St: c02e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21154812----T: 21157417 	 St: c0858000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21154812----T: 21157417 	 St: c000c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21157417----T: 21160022 	 St: c0859000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21157417----T: 21160022 	 St: c02e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21160022----T: 21162627 	 St: c0804000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21160022----T: 21162627 	 St: c02e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21162627----T: 21165232 	 St: c0805000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21162627----T: 21165232 	 St: c02e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21165232----T: 21167837 	 St: c0803000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21165232----T: 21167837 	 St: c031b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21167837----T: 21170442 	 St: c0806000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21167837----T: 21170442 	 St: c001e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21170442----T: 21173047 	 St: c0815000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21170442----T: 21173047 	 St: c031c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21173047----T: 21175652 	 St: c0816000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21173047----T: 21175652 	 St: c033f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21175652----T: 21178257 	 St: c0817000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21175652----T: 21178257 	 St: c0340000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21178257----T: 21180862 	 St: c0807000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21178257----T: 21180862 	 St: c002a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21180862----T: 21183467 	 St: c0808000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21180862----T: 21183467 	 St: c0366000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21183467----T: 21186072 	 St: c0809000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21183467----T: 21186072 	 St: c0037000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21186072----T: 21188677 	 St: c0812000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21186072----T: 21188677 	 St: c0367000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21188677----T: 21191282 	 St: c0813000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21188677----T: 21191282 	 St: c0324000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21191282----T: 21193887 	 St: c0814000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21191282----T: 21193887 	 St: c0325000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21193887----T: 21196492 	 St: c0801000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21193887----T: 21196492 	 St: c0021000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21196492----T: 21199097 	 St: c0802000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21196492----T: 21199097 	 St: c0327000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21199097----T: 21201702 	 St: c080a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21199097----T: 21201702 	 St: c0326000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21201702----T: 21204307 	 St: c080b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21201702----T: 21204307 	 St: c0022000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21204307----T: 21206912 	 St: c080c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21204307----T: 21206912 	 St: c0328000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21206912----T: 21209517 	 St: c080d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21206912----T: 21209517 	 St: c0347000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21209517----T: 21212122 	 St: c080e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21209517----T: 21212122 	 St: c0348000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21212122----T: 21214727 	 St: c080f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21212122----T: 21214727 	 St: c0349000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21214727----T: 21217332 	 St: c0810000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21214727----T: 21217332 	 St: c002d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21217332----T: 21219937 	 St: c0811000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21217332----T: 21219937 	 St: c034e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21219937----T: 21222542 	 St: c088a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21219937----T: 21222542 	 St: c034f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21222542----T: 21225147 	 St: c088b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21222542----T: 21225147 	 St: c002f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21225147----T: 21227752 	 St: c088c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21225147----T: 21227752 	 St: c0357000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21227752----T: 21230357 	 St: c0879000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21227752----T: 21230357 	 St: c0032000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21230357----T: 21232962 	 St: c0878000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21230357----T: 21232962 	 St: c0358000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21232962----T: 21235567 	 St: c087a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21232962----T: 21235567 	 St: c0330000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21235567----T: 21238172 	 St: c088d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21235567----T: 21238172 	 St: c0025000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21238172----T: 21240777 	 St: c088e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21238172----T: 21240777 	 St: c0331000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21240777----T: 21243382 	 St: c088f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21240777----T: 21243382 	 St: c035d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21243382----T: 21245987 	 St: c087b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21243382----T: 21245987 	 St: c035e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21245987----T: 21248592 	 St: c087c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21245987----T: 21248592 	 St: c0034000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21248592----T: 21251197 	 St: c087d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21248592----T: 21251197 	 St: c0363000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21251197----T: 21253802 	 St: c087e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21251197----T: 21253802 	 St: c0365000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21253802----T: 21256407 	 St: c087f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21253802----T: 21256407 	 St: c0036000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21256407----T: 21259012 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21256407----T: 21259012 	 St: c0364000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21259012----T: 21261617 	 St: c0881000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21259012----T: 21261617 	 St: c0339000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21261617----T: 21264222 	 St: c0882000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21261617----T: 21264222 	 St: c033a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21264222----T: 21266827 	 St: c0883000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21264222----T: 21266827 	 St: c0028000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21266827----T: 21269432 	 St: c0884000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21266827----T: 21269432 	 St: c0350000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21269432----T: 21272037 	 St: c0885000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21269432----T: 21272037 	 St: c0351000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21272037----T: 21274642 	 St: c0886000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21272037----T: 21274642 	 St: c0030000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21274642----T: 21277247 	 St: c0887000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21274642----T: 21277247 	 St: c0352000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21277247----T: 21279852 	 St: c0888000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21277247----T: 21279852 	 St: c0353000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21279852----T: 21282457 	 St: c0889000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21279852----T: 21282457 	 St: c0354000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21282457----T: 21285062 	 St: c0863000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21282457----T: 21285062 	 St: c0356000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21285062----T: 21287667 	 St: c0864000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21285062----T: 21287667 	 St: c0031000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21287667----T: 21290272 	 St: c0865000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21287667----T: 21290272 	 St: c0355000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21290272----T: 21292877 	 St: c0866000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21290272----T: 21292877 	 St: c031e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21292877----T: 21295482 	 St: c0875000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21292877----T: 21295482 	 St: c031d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21295482----T: 21298087 	 St: c0876000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21295482----T: 21298087 	 St: c001f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21298087----T: 21300692 	 St: c0877000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21298087----T: 21300692 	 St: c033b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21300692----T: 21303297 	 St: c0861000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21300692----T: 21303297 	 St: c031f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21303297----T: 21305902 	 St: c0862000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21303297----T: 21305902 	 St: c0320000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21305902----T: 21308507 	 St: c0873000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21305902----T: 21308507 	 St: c033c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21308507----T: 21311112 	 St: c0872000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21308507----T: 21311112 	 St: c033e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21311112----T: 21313717 	 St: c0874000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21311112----T: 21313717 	 St: c0029000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21313717----T: 21316322 	 St: c0869000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21313717----T: 21316322 	 St: c033d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21316322----T: 21318927 	 St: c086a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21316322----T: 21318927 	 St: c0321000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21318927----T: 21321532 	 St: c086b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21318927----T: 21321532 	 St: c0323000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21321532----T: 21324137 	 St: c086c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21321532----T: 21324137 	 St: c0020000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21324137----T: 21326742 	 St: c086d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21324137----T: 21326742 	 St: c0322000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21326742----T: 21329347 	 St: c086e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21326742----T: 21329347 	 St: c0329000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21329347----T: 21331952 	 St: c086f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21329347----T: 21331952 	 St: c032a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21331952----T: 21334557 	 St: c0867000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21331952----T: 21334557 	 St: c032b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21334557----T: 21337162 	 St: c0868000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21334557----T: 21337162 	 St: c0023000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21337162----T: 21339767 	 St: c0870000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21337162----T: 21339767 	 St: c0315000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21339767----T: 21342372 	 St: c0871000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21339767----T: 21342372 	 St: c0316000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21342372----T: 21344977 	 St: c089f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21342372----T: 21344977 	 St: c001c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21344977----T: 21347582 	 St: c08a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21344977----T: 21347582 	 St: c0336000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21347582----T: 21350187 	 St: c089e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21347582----T: 21350187 	 St: c0027000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21350187----T: 21352792 	 St: c08a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21350187----T: 21352792 	 St: c0338000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21352792----T: 21355397 	 St: c0897000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21352792----T: 21355397 	 St: c0337000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21355397----T: 21358002 	 St: c0895000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21355397----T: 21358002 	 St: c0345000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21358002----T: 21360607 	 St: c0896000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21358002----T: 21360607 	 St: c0332000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21360607----T: 21363212 	 St: c0898000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21360607----T: 21363212 	 St: c0346000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21363212----T: 21365817 	 St: c0890000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21363212----T: 21365817 	 St: c002c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21365817----T: 21368422 	 St: c0891000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21365817----T: 21368422 	 St: c0333000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21368422----T: 21371027 	 St: c0892000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21368422----T: 21371027 	 St: c0335000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21371027----T: 21373632 	 St: c0893000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21371027----T: 21373632 	 St: c0026000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21373632----T: 21376237 	 St: c0894000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21373632----T: 21376237 	 St: c0334000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21376237----T: 21378842 	 St: c0899000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21376237----T: 21378842 	 St: c034a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21378842----T: 21381447 	 St: c089a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21378842----T: 21381447 	 St: c034b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21381447----T: 21384052 	 St: c089b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21381447----T: 21384052 	 St: c034c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21384052----T: 21386657 	 St: c089c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21384052----T: 21386657 	 St: c002e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21386657----T: 21389262 	 St: c089d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21386657----T: 21389262 	 St: c034d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21389262----T: 21391867 	 St: c08a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21389262----T: 21391867 	 St: c032c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21391867----T: 21394472 	 St: c08a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21391867----T: 21394472 	 St: c032d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21394472----T: 21397077 	 St: c08a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21394472----T: 21397077 	 St: c032f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21397077----T: 21399682 	 St: c08a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21397077----T: 21399682 	 St: c0024000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21399682----T: 21402287 	 St: c08a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21399682----T: 21402287 	 St: c032e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21402287----T: 21404892 	 St: c08a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21402287----T: 21404892 	 St: c035f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21404892----T: 21407497 	 St: c08b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21404892----T: 21407497 	 St: c0362000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21407497----T: 21410102 	 St: c08b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21407497----T: 21410102 	 St: c0035000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21410102----T: 21412707 	 St: c08b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21410102----T: 21412707 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21412707----T: 21415312 	 St: c08b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21412707----T: 21415312 	 St: c0361000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21415312----T: 21417917 	 St: c08a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21415312----T: 21417917 	 St: c0341000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21417917----T: 21420522 	 St: c08a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21417917----T: 21420522 	 St: c0342000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21420522----T: 21423127 	 St: c08aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21420522----T: 21423127 	 St: c002b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21423127----T: 21425732 	 St: c08b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21423127----T: 21425732 	 St: c0344000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21425732----T: 21428337 	 St: c08b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21425732----T: 21428337 	 St: c0343000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21428337----T: 21430942 	 St: c08b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21428337----T: 21430942 	 St: c0359000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21430942----T: 21433547 	 St: c08b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21430942----T: 21433547 	 St: c035a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21433547----T: 21436152 	 St: c08ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21433547----T: 21436152 	 St: c035c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21436152----T: 21438757 	 St: c08bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21436152----T: 21438757 	 St: c0033000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21438757----T: 21441362 	 St: c08ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21438757----T: 21441362 	 St: c035b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21441362----T: 21443967 	 St: c08ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21441362----T: 21443967 	 St: c0317000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21443967----T: 21446572 	 St: c08ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21443967----T: 21446572 	 St: c0318000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21446572----T: 21449177 	 St: c08ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21446572----T: 21449177 	 St: c031a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21449177----T: 21451782 	 St: c08af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21449177----T: 21451782 	 St: c001d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21451782----T: 21454387 	 St: c08b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21451782----T: 21454387 	 St: c0319000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21454387----T: 21456992 	 St: c08b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21454388----T: 21456993 	 St: c03ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21684457----T: 21729658 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(30.520594)
F: 21685079----T: 21687684 	 St: c0201000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21685079----T: 21687684 	 St: c03af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21687684----T: 21690289 	 St: c0202000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21687684----T: 21690289 	 St: c004f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21690289----T: 21692894 	 St: c0200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21690289----T: 21692894 	 St: c0395000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21692894----T: 21695499 	 St: c0205000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21692894----T: 21695499 	 St: c0394000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21695499----T: 21698104 	 St: c0203000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21695499----T: 21698104 	 St: c0393000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21698104----T: 21700709 	 St: c0204000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21698104----T: 21700709 	 St: c0046000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21700709----T: 21703314 	 St: c0206000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21700709----T: 21703314 	 St: c036e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21703314----T: 21705919 	 St: c0209000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21703314----T: 21705919 	 St: c036f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21705919----T: 21708524 	 St: c0207000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21705919----T: 21708524 	 St: c0370000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21708524----T: 21711129 	 St: c0208000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21708524----T: 21711129 	 St: c003a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21711129----T: 21713734 	 St: c020d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21711129----T: 21713734 	 St: c039c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21713734----T: 21716339 	 St: c020c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21713734----T: 21716339 	 St: c0049000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21716339----T: 21718944 	 St: c020a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21716339----T: 21718944 	 St: c039d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21718944----T: 21721549 	 St: c020b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21718945----T: 21721550 	 St: c03ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21729658----T: 21732193 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 21732194----T: 21734729 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 21956880----T: 26130377 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(2818.026367)
F: 21957489----T: 21960094 	 St: c000f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21957489----T: 21960094 	 St: c03ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21960094----T: 21962699 	 St: c0011000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21960094----T: 21962699 	 St: c0404000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21962699----T: 21965304 	 St: c0015000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21962699----T: 21965304 	 St: c03c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21965304----T: 21967909 	 St: c0008000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21965304----T: 21967909 	 St: c03fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21967909----T: 21970514 	 St: c001a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21967909----T: 21970514 	 St: c0509000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21970514----T: 21973119 	 St: c000b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21970514----T: 21973119 	 St: c0508000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21973119----T: 21975724 	 St: c000e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21973119----T: 21975724 	 St: c00a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21975724----T: 21978329 	 St: c0013000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21975724----T: 21978329 	 St: c04f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21978329----T: 21980934 	 St: c0001000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21978329----T: 21980934 	 St: c04bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21980934----T: 21983539 	 St: c000c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21980934----T: 21983539 	 St: c04f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21983539----T: 21986144 	 St: c0014000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21983539----T: 21986144 	 St: c052a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21986144----T: 21988749 	 St: c0004000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21986144----T: 21988749 	 St: c04f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21988749----T: 21991354 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21988749----T: 21991354 	 St: c04bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21991354----T: 21993959 	 St: c0002000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21991354----T: 21993959 	 St: c04ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21993959----T: 21996564 	 St: c0018000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21993959----T: 21996564 	 St: c04bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21996564----T: 21999169 	 St: c0012000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21996564----T: 21999169 	 St: c04ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 21999169----T: 22001774 	 St: c0003000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21999169----T: 22001774 	 St: c00aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22001774----T: 22004379 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22001774----T: 22004379 	 St: c00ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22004379----T: 22006984 	 St: c0017000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22004379----T: 22006984 	 St: c00ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22006984----T: 22009589 	 St: c0006000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22006984----T: 22009589 	 St: c053c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22009589----T: 22012194 	 St: c0007000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22009589----T: 22012194 	 St: c04c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22012194----T: 22014799 	 St: c0019000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22012194----T: 22014799 	 St: c00c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22014799----T: 22017404 	 St: c001b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22014799----T: 22017404 	 St: c04d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22017404----T: 22020009 	 St: c0016000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22017404----T: 22020009 	 St: c00a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22020009----T: 22022614 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22020009----T: 22022614 	 St: c00c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22022614----T: 22025219 	 St: c000a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22022614----T: 22025219 	 St: c04f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22025219----T: 22027824 	 St: c000d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22025219----T: 22027824 	 St: c04ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22027824----T: 22030429 	 St: c0009000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22027824----T: 22030429 	 St: c0521000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22030429----T: 22033034 	 St: c002b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22030429----T: 22033034 	 St: c00cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22033034----T: 22035639 	 St: c0022000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22033034----T: 22035639 	 St: c04c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22035639----T: 22038244 	 St: c0035000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22035639----T: 22038244 	 St: c0505000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22038244----T: 22040849 	 St: c0026000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22038244----T: 22040849 	 St: c04bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22040849----T: 22043454 	 St: c002a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22040849----T: 22043454 	 St: c04c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22043454----T: 22046059 	 St: c001c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22043454----T: 22046059 	 St: c04e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22046059----T: 22048664 	 St: c0021000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22046059----T: 22048664 	 St: c0506000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22048664----T: 22051269 	 St: c002d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22048664----T: 22051269 	 St: c0524000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22051269----T: 22053874 	 St: c0032000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22051269----T: 22053874 	 St: c04c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22053874----T: 22056479 	 St: c002e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22053874----T: 22056479 	 St: c053b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22056479----T: 22059084 	 St: c0029000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22056479----T: 22059084 	 St: c00cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22059084----T: 22061689 	 St: c0025000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22059084----T: 22061689 	 St: c00ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22061689----T: 22064294 	 St: c0028000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22061689----T: 22064294 	 St: c04e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22064294----T: 22066899 	 St: c001d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22064294----T: 22066899 	 St: c00d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22066899----T: 22069504 	 St: c0024000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22066899----T: 22069504 	 St: c04dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22069504----T: 22072109 	 St: c0031000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22069504----T: 22072109 	 St: c052c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22072109----T: 22074714 	 St: c0036000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22072109----T: 22074714 	 St: c04e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22074714----T: 22077319 	 St: c001e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22074714----T: 22077319 	 St: c0520000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22077319----T: 22079924 	 St: c0030000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22077319----T: 22079924 	 St: c04db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22079924----T: 22082529 	 St: c002f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22079924----T: 22082529 	 St: c04be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22082529----T: 22085134 	 St: c0037000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22082529----T: 22085134 	 St: c0522000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22085134----T: 22087739 	 St: c0027000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22085134----T: 22087739 	 St: c00ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22087739----T: 22090344 	 St: c002c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22087739----T: 22090344 	 St: c04dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22090344----T: 22092949 	 St: c0020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22090344----T: 22092949 	 St: c052b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22092949----T: 22095554 	 St: c0033000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22092949----T: 22095554 	 St: c04d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22095554----T: 22098159 	 St: c001f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22095554----T: 22098159 	 St: c04f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22098159----T: 22100764 	 St: c0023000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22098159----T: 22100764 	 St: c0507000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22100764----T: 22103369 	 St: c0034000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22100764----T: 22103369 	 St: c00b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22103369----T: 22105974 	 St: c004f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22103369----T: 22105974 	 St: c053e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22105974----T: 22108579 	 St: c003d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22105974----T: 22108579 	 St: c04da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22108579----T: 22111184 	 St: c003a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22108579----T: 22111184 	 St: c0523000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22111184----T: 22113789 	 St: c0046000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22111184----T: 22113789 	 St: c0529000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22113789----T: 22116394 	 St: c0047000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22113789----T: 22116394 	 St: c04fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22116394----T: 22118999 	 St: c0039000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22116394----T: 22118999 	 St: c00b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22118999----T: 22121604 	 St: c0049000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22118999----T: 22121604 	 St: c052d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22121604----T: 22124209 	 St: c004c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22121604----T: 22124209 	 St: c04ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22124209----T: 22126814 	 St: c005c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22124209----T: 22126814 	 St: c04c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22126814----T: 22129419 	 St: c005b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22126814----T: 22129419 	 St: c04e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22129419----T: 22132024 	 St: c0063000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22129419----T: 22132024 	 St: c04de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22132024----T: 22134629 	 St: c0066000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22132024----T: 22134629 	 St: c00bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22134629----T: 22137234 	 St: c0056000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22134629----T: 22137234 	 St: c00d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22137234----T: 22139839 	 St: c006d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22137234----T: 22139839 	 St: c055d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22139839----T: 22142444 	 St: c0057000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22139839----T: 22142444 	 St: c00b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22142444----T: 22145049 	 St: c0054000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22142444----T: 22145049 	 St: c04f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22145049----T: 22147654 	 St: c0061000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22145049----T: 22147654 	 St: c0530000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22147654----T: 22150259 	 St: c006f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22147654----T: 22150259 	 St: c053d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22150259----T: 22152864 	 St: c0062000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22150259----T: 22152864 	 St: c0532000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22152864----T: 22155469 	 St: c0067000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22152864----T: 22155469 	 St: c052e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22155469----T: 22158074 	 St: c0068000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22155469----T: 22158074 	 St: c00d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22158074----T: 22160679 	 St: c006e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22158074----T: 22160679 	 St: c04e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22160679----T: 22163284 	 St: c0055000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22160679----T: 22163284 	 St: c00b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22163284----T: 22165889 	 St: c005e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22163284----T: 22165889 	 St: c0533000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22165889----T: 22168494 	 St: c006c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22165889----T: 22168494 	 St: c0531000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22168494----T: 22171099 	 St: c0060000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22168494----T: 22171099 	 St: c00de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22171099----T: 22173704 	 St: c005a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22171099----T: 22173704 	 St: c053f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22173704----T: 22176309 	 St: c0065000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22173704----T: 22176309 	 St: c00cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22176309----T: 22178914 	 St: c005d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22176309----T: 22178914 	 St: c055c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22178914----T: 22181519 	 St: c0064000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22178914----T: 22181519 	 St: c04df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22181519----T: 22184124 	 St: c03a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22181519----T: 22184124 	 St: c052f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22184124----T: 22186729 	 St: c03ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22184124----T: 22186729 	 St: c050a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22186729----T: 22189334 	 St: c02ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22186729----T: 22189334 	 St: c00bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22189334----T: 22191939 	 St: c02ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22189334----T: 22191939 	 St: c04d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22191939----T: 22194544 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22191939----T: 22194544 	 St: c00b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22194544----T: 22197149 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22194544----T: 22197149 	 St: c00b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22197149----T: 22199754 	 St: c02f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22197149----T: 22199754 	 St: c04e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22199754----T: 22202359 	 St: c02f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22199754----T: 22202359 	 St: c04e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22202359----T: 22204964 	 St: c02f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22202359----T: 22204964 	 St: c04c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22204964----T: 22207569 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22204964----T: 22207569 	 St: c00ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22207569----T: 22210174 	 St: c02ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22207569----T: 22210174 	 St: c00b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22210174----T: 22212779 	 St: c0301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22210174----T: 22212779 	 St: c04d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22212779----T: 22215384 	 St: c0302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22212779----T: 22215384 	 St: c04d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22215384----T: 22217989 	 St: c02d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22215384----T: 22217989 	 St: c0432000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22217989----T: 22220594 	 St: c02d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22217989----T: 22220594 	 St: c007b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22220594----T: 22223199 	 St: c02da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22220594----T: 22223199 	 St: c0433000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22223199----T: 22225804 	 St: c02db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22223199----T: 22225804 	 St: c043f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22225804----T: 22228409 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22225804----T: 22228409 	 St: c043e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22228409----T: 22231014 	 St: c030e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22228409----T: 22231014 	 St: c007f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22231014----T: 22233619 	 St: c0311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22231014----T: 22233619 	 St: c0460000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22233619----T: 22236224 	 St: c030f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22233619----T: 22236224 	 St: c008a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22236224----T: 22238829 	 St: c02e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22236224----T: 22238829 	 St: c045f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22238829----T: 22241434 	 St: c02e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22238829----T: 22241434 	 St: c042c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22241434----T: 22244039 	 St: c02e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22241434----T: 22244039 	 St: c042d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22244039----T: 22246644 	 St: c02e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22244039----T: 22246644 	 St: c0079000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22246644----T: 22249249 	 St: c02ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22246644----T: 22249249 	 St: c0461000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22249249----T: 22251854 	 St: c02eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22249249----T: 22251854 	 St: c0462000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22251854----T: 22254459 	 St: c02ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22251854----T: 22254459 	 St: c0463000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22254459----T: 22257064 	 St: c02f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22254459----T: 22257064 	 St: c008b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22257064----T: 22259669 	 St: c02fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22257064----T: 22259669 	 St: c0456000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22259669----T: 22262274 	 St: c02fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22259669----T: 22262274 	 St: c0457000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22262274----T: 22264879 	 St: c02c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22262274----T: 22264879 	 St: c0087000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22264879----T: 22267484 	 St: c02c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22264879----T: 22267484 	 St: c043d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22267484----T: 22270089 	 St: c02c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22267484----T: 22270089 	 St: c043c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22270089----T: 22272694 	 St: c02c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22270089----T: 22272694 	 St: c007e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22272694----T: 22275299 	 St: c02e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22272694----T: 22275299 	 St: c043b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22275299----T: 22277904 	 St: c02e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22275299----T: 22277904 	 St: c041b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22277904----T: 22280509 	 St: c02e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22277904----T: 22280509 	 St: c0073000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22280509----T: 22283114 	 St: c02fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22280509----T: 22283114 	 St: c041a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22283114----T: 22285719 	 St: c02fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22283114----T: 22285719 	 St: c0425000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22285719----T: 22288324 	 St: c02fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22285719----T: 22288324 	 St: c0424000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22288324----T: 22290929 	 St: c02cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22288324----T: 22290929 	 St: c0076000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22290929----T: 22293534 	 St: c02cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22290929----T: 22293534 	 St: c0423000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22293534----T: 22296139 	 St: c02ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22293534----T: 22296139 	 St: c0426000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22296139----T: 22298744 	 St: c02f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22296139----T: 22298744 	 St: c0427000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22298744----T: 22301349 	 St: c02f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22298744----T: 22301349 	 St: c0077000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22301349----T: 22303954 	 St: c02c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22301349----T: 22303954 	 St: c0450000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22303954----T: 22306559 	 St: c02c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22303954----T: 22306559 	 St: c0451000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22306559----T: 22309164 	 St: c0308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22306559----T: 22309164 	 St: c0452000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22309164----T: 22311769 	 St: c0309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22309164----T: 22311769 	 St: c0085000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22311769----T: 22314374 	 St: c030a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22311769----T: 22314374 	 St: c042e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22314374----T: 22316979 	 St: c030b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22314374----T: 22316979 	 St: c042f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22316979----T: 22319584 	 St: c02f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22316979----T: 22319584 	 St: c0431000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22319584----T: 22322189 	 St: c02f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22319584----T: 22322189 	 St: c043a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22322189----T: 22324794 	 St: c02f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22322189----T: 22324794 	 St: c0430000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22324794----T: 22327399 	 St: c02c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22324794----T: 22327399 	 St: c007a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22327399----T: 22330004 	 St: c02ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22327399----T: 22330004 	 St: c0439000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22330004----T: 22332609 	 St: c02cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22330004----T: 22332609 	 St: c0437000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22332609----T: 22335214 	 St: c02cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22332609----T: 22335214 	 St: c0438000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22335214----T: 22337819 	 St: c02d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22335214----T: 22337819 	 St: c007d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22337819----T: 22340424 	 St: c02d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22337819----T: 22340424 	 St: c0428000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22340424----T: 22343029 	 St: c02d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22340424----T: 22343029 	 St: c042b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22343029----T: 22345634 	 St: c0305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22343029----T: 22345634 	 St: c0078000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22345634----T: 22348239 	 St: c0307000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22345634----T: 22348239 	 St: c0429000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22348239----T: 22350844 	 St: c0306000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22348239----T: 22350844 	 St: c042a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22350844----T: 22353449 	 St: c02d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22350844----T: 22353449 	 St: c0411000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22353449----T: 22356054 	 St: c02d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22353449----T: 22356054 	 St: c0070000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22356054----T: 22358659 	 St: c02d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22356054----T: 22358659 	 St: c0412000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22358659----T: 22361264 	 St: c02d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22358659----T: 22361264 	 St: c044f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22361264----T: 22363869 	 St: c02d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22361264----T: 22363869 	 St: c044d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22363869----T: 22366474 	 St: c030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22363869----T: 22366474 	 St: c0084000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22366474----T: 22369079 	 St: c030d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22366474----T: 22369079 	 St: c044e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22369079----T: 22371684 	 St: c0312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22369079----T: 22371684 	 St: c049e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22371684----T: 22374289 	 St: c0313000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22371684----T: 22374289 	 St: c049f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22374289----T: 22376894 	 St: c0314000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22374289----T: 22376894 	 St: c009f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22376894----T: 22379499 	 St: c0303000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22376894----T: 22379499 	 St: c04a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22379499----T: 22382104 	 St: c0304000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22379499----T: 22382104 	 St: c0444000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22382104----T: 22384709 	 St: c02c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22382104----T: 22384709 	 St: c0081000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22384709----T: 22387314 	 St: c02c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22384709----T: 22387314 	 St: c0445000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22387314----T: 22389919 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22387314----T: 22389919 	 St: c0446000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22389919----T: 22392524 	 St: c02de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22389919----T: 22392524 	 St: c0447000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22392524----T: 22395129 	 St: c02df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22392524----T: 22395129 	 St: c0448000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22395129----T: 22397734 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22395129----T: 22397734 	 St: c0082000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22397734----T: 22400339 	 St: c02e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22397734----T: 22400339 	 St: c0453000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22400339----T: 22402944 	 St: c02e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22400339----T: 22402944 	 St: c0455000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22402944----T: 22405549 	 St: c02dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22402944----T: 22405549 	 St: c0086000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22405549----T: 22408154 	 St: c02dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22405549----T: 22408154 	 St: c0422000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22408154----T: 22410759 	 St: c0341000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22408154----T: 22410759 	 St: c0454000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22410759----T: 22413364 	 St: c0342000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22410759----T: 22413364 	 St: c0421000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22413364----T: 22415969 	 St: c0343000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22413364----T: 22415969 	 St: c0075000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22415969----T: 22418574 	 St: c0344000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22415969----T: 22418574 	 St: c0420000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22418574----T: 22421179 	 St: c0326000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22418574----T: 22421179 	 St: c0419000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22421179----T: 22423784 	 St: c0327000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22421179----T: 22423784 	 St: c0072000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22423784----T: 22426389 	 St: c0328000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22423784----T: 22426389 	 St: c0418000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22426389----T: 22428994 	 St: c0329000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22426389----T: 22428994 	 St: c0417000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22428994----T: 22431599 	 St: c035f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22428994----T: 22431599 	 St: c045e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22431599----T: 22434204 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22431599----T: 22434204 	 St: c045c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22434204----T: 22436809 	 St: c0361000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22434204----T: 22436809 	 St: c045d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22436809----T: 22439414 	 St: c0362000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22436809----T: 22439414 	 St: c0089000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22439414----T: 22442019 	 St: c0332000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22439414----T: 22442019 	 St: c04b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22442019----T: 22444624 	 St: c0333000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22442019----T: 22444624 	 St: c00a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22444624----T: 22447229 	 St: c0334000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22444624----T: 22447229 	 St: c04b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22447229----T: 22449834 	 St: c0335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22447229----T: 22449834 	 St: c04b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22449834----T: 22452439 	 St: c033e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22449834----T: 22452439 	 St: c0413000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22452439----T: 22455044 	 St: c033f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22452439----T: 22455044 	 St: c0414000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22455044----T: 22457649 	 St: c0340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22455044----T: 22457649 	 St: c0415000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22457649----T: 22460254 	 St: c0315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22457649----T: 22460254 	 St: c0416000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22460254----T: 22462859 	 St: c0316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22460254----T: 22462859 	 St: c0071000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22462859----T: 22465464 	 St: c0317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22462859----T: 22465464 	 St: c0458000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22465464----T: 22468069 	 St: c0323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22465464----T: 22468069 	 St: c045b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22468069----T: 22470674 	 St: c0325000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22468069----T: 22470674 	 St: c0459000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22470674----T: 22473279 	 St: c0324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22470674----T: 22473279 	 St: c0088000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22473279----T: 22475884 	 St: c0347000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22473279----T: 22475884 	 St: c045a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22475884----T: 22478489 	 St: c0348000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22475884----T: 22478489 	 St: c0440000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22478489----T: 22481094 	 St: c0349000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22478489----T: 22481094 	 St: c0441000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22481094----T: 22483699 	 St: c0356000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22481094----T: 22483699 	 St: c0443000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22483699----T: 22486304 	 St: c0357000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22483699----T: 22486304 	 St: c0442000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22486304----T: 22488909 	 St: c0358000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22486304----T: 22488909 	 St: c0080000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22488909----T: 22491514 	 St: c0359000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22488909----T: 22491514 	 St: c0481000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22491514----T: 22494119 	 St: c034a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22491514----T: 22494119 	 St: c0095000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22494119----T: 22496724 	 St: c034b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22494119----T: 22496724 	 St: c0449000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22496724----T: 22499329 	 St: c034c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22496724----T: 22499329 	 St: c0483000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22499329----T: 22501934 	 St: c034d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22499329----T: 22501934 	 St: c0482000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22501934----T: 22504539 	 St: c033b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22501934----T: 22504539 	 St: c0434000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22504539----T: 22507144 	 St: c033c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22504539----T: 22507144 	 St: c0083000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22507144----T: 22509749 	 St: c033d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22507144----T: 22509749 	 St: c044b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22509749----T: 22512354 	 St: c032f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22509749----T: 22512354 	 St: c044c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22512354----T: 22514959 	 St: c0330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22512354----T: 22514959 	 St: c044a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22514959----T: 22517564 	 St: c0331000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22514959----T: 22517564 	 St: c0435000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22517564----T: 22520169 	 St: c0338000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22517564----T: 22520169 	 St: c007c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22520169----T: 22522774 	 St: c0339000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22520169----T: 22522774 	 St: c0436000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22522774----T: 22525379 	 St: c033a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22522774----T: 22525379 	 St: c041f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22525379----T: 22527984 	 St: c0318000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22525379----T: 22527984 	 St: c041e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22527984----T: 22530589 	 St: c0319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22527984----T: 22530589 	 St: c041c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22530589----T: 22533194 	 St: c031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22530589----T: 22533194 	 St: c0074000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22533194----T: 22535799 	 St: c032d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22533194----T: 22535799 	 St: c041d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22535799----T: 22538404 	 St: c032c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22535799----T: 22538404 	 St: c0487000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22538404----T: 22541009 	 St: c032e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22538404----T: 22541009 	 St: c0097000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22541009----T: 22543614 	 St: c0353000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22541009----T: 22543614 	 St: c0488000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22543614----T: 22546219 	 St: c0354000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22543614----T: 22546219 	 St: c0499000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22546219----T: 22548824 	 St: c0355000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22546219----T: 22548824 	 St: c009d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22548824----T: 22551429 	 St: c0363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22548824----T: 22551429 	 St: c049a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22551429----T: 22554034 	 St: c0364000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22551429----T: 22554034 	 St: c049b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22554034----T: 22556639 	 St: c0365000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22554034----T: 22556639 	 St: c049d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22556639----T: 22559244 	 St: c031b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22556639----T: 22559244 	 St: c009e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22559244----T: 22561849 	 St: c031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22559244----T: 22561849 	 St: c049c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22561849----T: 22564454 	 St: c031d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22561849----T: 22564454 	 St: c0489000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22564454----T: 22567059 	 St: c0350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22564454----T: 22567059 	 St: c048a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22567059----T: 22569664 	 St: c0351000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22567059----T: 22569664 	 St: c0098000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22569664----T: 22572269 	 St: c0352000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22569664----T: 22572269 	 St: c048b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22572269----T: 22574874 	 St: c034e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22572269----T: 22574874 	 St: c0464000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22574874----T: 22577479 	 St: c034f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22574874----T: 22577479 	 St: c0465000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22577479----T: 22580084 	 St: c0366000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22577479----T: 22580084 	 St: c008c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22580084----T: 22582689 	 St: c0367000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22580084----T: 22582689 	 St: c0466000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22582689----T: 22585294 	 St: c0336000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22582689----T: 22585294 	 St: c050b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22585294----T: 22587899 	 St: c0337000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22585294----T: 22587899 	 St: c050c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22587899----T: 22590504 	 St: c0345000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22587899----T: 22590504 	 St: c00c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22590504----T: 22593109 	 St: c0346000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22590504----T: 22593109 	 St: c0484000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22593109----T: 22595714 	 St: c0320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22593109----T: 22595714 	 St: c0486000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22595714----T: 22598319 	 St: c0321000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22595714----T: 22598319 	 St: c0096000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22598319----T: 22600924 	 St: c0322000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22598319----T: 22600924 	 St: c0485000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22600924----T: 22603529 	 St: c035a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22600924----T: 22603529 	 St: c0496000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22603529----T: 22606134 	 St: c035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22603529----T: 22606134 	 St: c0497000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22606134----T: 22608739 	 St: c035c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22606134----T: 22608739 	 St: c0498000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22608739----T: 22611344 	 St: c031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22608739----T: 22611344 	 St: c009c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22611344----T: 22613949 	 St: c031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22611344----T: 22613949 	 St: c0478000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22613949----T: 22616554 	 St: c032a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22613949----T: 22616554 	 St: c0479000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22616554----T: 22619159 	 St: c032b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22616554----T: 22619159 	 St: c0092000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22619159----T: 22621764 	 St: c035e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22619159----T: 22621764 	 St: c0467000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22621764----T: 22624369 	 St: c035d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22621764----T: 22624369 	 St: c0468000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22624369----T: 22626974 	 St: c03ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22624369----T: 22626974 	 St: c008d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22626974----T: 22629579 	 St: c03ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22626974----T: 22629579 	 St: c0469000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22629579----T: 22632184 	 St: c03af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22629579----T: 22632184 	 St: c046a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22632184----T: 22634789 	 St: c0378000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22632184----T: 22634789 	 St: c0490000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22634789----T: 22637394 	 St: c0379000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22634789----T: 22637394 	 St: c009a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22637394----T: 22639999 	 St: c036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22637394----T: 22639999 	 St: c04ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22639999----T: 22642604 	 St: c0370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22639999----T: 22642604 	 St: c00a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22642604----T: 22645209 	 St: c036e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22642604----T: 22645209 	 St: c04ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22645209----T: 22647814 	 St: c0393000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22645209----T: 22647814 	 St: c047a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22647814----T: 22650419 	 St: c0394000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22647814----T: 22650419 	 St: c047b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22650419----T: 22653024 	 St: c0395000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22650419----T: 22653024 	 St: c0093000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22653024----T: 22655629 	 St: c0396000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22653024----T: 22655629 	 St: c047c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22655629----T: 22658234 	 St: c0397000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22655629----T: 22658234 	 St: c047d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22658234----T: 22660839 	 St: c036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22658234----T: 22660839 	 St: c04aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22660839----T: 22663444 	 St: c036c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22660839----T: 22663444 	 St: c04a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22663444----T: 22666049 	 St: c039c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22663444----T: 22666049 	 St: c00a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22666049----T: 22668654 	 St: c039d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22666049----T: 22668654 	 St: c04a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22668654----T: 22671259 	 St: c03a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22668654----T: 22671259 	 St: c04b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22671259----T: 22673864 	 St: c03a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22671259----T: 22673864 	 St: c04b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22673864----T: 22676469 	 St: c03d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22673864----T: 22676469 	 St: c04b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22676469----T: 22679074 	 St: c03d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22676469----T: 22679074 	 St: c00a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22679074----T: 22681679 	 St: c03d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22679074----T: 22681679 	 St: c04a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22681679----T: 22684284 	 St: c03d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22681679----T: 22684284 	 St: c04a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22684284----T: 22686889 	 St: c03d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22684284----T: 22686889 	 St: c00a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22686889----T: 22689494 	 St: c03d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22686889----T: 22689494 	 St: c04a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22689494----T: 22692099 	 St: c03d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22689494----T: 22692099 	 St: c04b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22692099----T: 22694704 	 St: c03ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22692099----T: 22694704 	 St: c04b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22694704----T: 22697309 	 St: c03e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22694704----T: 22697309 	 St: c00a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22697309----T: 22699914 	 St: c03ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22697309----T: 22699914 	 St: c04b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22699914----T: 22702519 	 St: c03eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22699914----T: 22702519 	 St: c046b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22702519----T: 22705124 	 St: c03f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22702519----T: 22705124 	 St: c046c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22705124----T: 22707729 	 St: c03f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22705124----T: 22707729 	 St: c008e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22707729----T: 22710334 	 St: c03f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22707729----T: 22710334 	 St: c046d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22710334----T: 22712939 	 St: c03c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22710334----T: 22712939 	 St: c0475000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22712939----T: 22715544 	 St: c03c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22712939----T: 22715544 	 St: c0091000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22715544----T: 22718149 	 St: c03c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22715544----T: 22718149 	 St: c048c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22718149----T: 22720754 	 St: c03c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22718149----T: 22720754 	 St: c0477000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22720754----T: 22723359 	 St: c0407000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22720754----T: 22723359 	 St: c0476000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22723359----T: 22725964 	 St: c0409000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22723359----T: 22725964 	 St: c048f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22725964----T: 22728569 	 St: c040a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22725964----T: 22728569 	 St: c048d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22728569----T: 22731174 	 St: c0408000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22728569----T: 22731174 	 St: c0099000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22731174----T: 22733779 	 St: c03c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22731174----T: 22733779 	 St: c048e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22733779----T: 22736384 	 St: c03c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22733779----T: 22736384 	 St: c046e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22736384----T: 22738989 	 St: c03c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22736384----T: 22738989 	 St: c046f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22738989----T: 22741594 	 St: c03bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22738989----T: 22741594 	 St: c0470000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22741594----T: 22744199 	 St: c03be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22741594----T: 22744199 	 St: c008f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22744199----T: 22746804 	 St: c03bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22744199----T: 22746804 	 St: c04ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22746804----T: 22749409 	 St: c03e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22746804----T: 22749409 	 St: c04ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22749409----T: 22752014 	 St: c03e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22749409----T: 22752014 	 St: c04b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22752014----T: 22754619 	 St: c03e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22752014----T: 22754619 	 St: c0491000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22754619----T: 22757224 	 St: c040d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22754619----T: 22757224 	 St: c04af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22757224----T: 22759829 	 St: c040e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22757224----T: 22759829 	 St: c00a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22759829----T: 22762434 	 St: c040f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22759829----T: 22762434 	 St: c0492000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22762434----T: 22765039 	 St: c03e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22762434----T: 22765039 	 St: c0493000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22765039----T: 22767644 	 St: c03e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22765039----T: 22767644 	 St: c0495000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22767644----T: 22770249 	 St: c03f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22767644----T: 22770249 	 St: c009b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22770249----T: 22772854 	 St: c03f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22770249----T: 22772854 	 St: c0494000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22772854----T: 22775459 	 St: c03f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22772854----T: 22775459 	 St: c047e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22775459----T: 22778064 	 St: c03f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22775459----T: 22778064 	 St: c0480000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22778064----T: 22780669 	 St: c03fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22778064----T: 22780669 	 St: c0094000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22780669----T: 22783274 	 St: c03fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22780669----T: 22783274 	 St: c047f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22783274----T: 22785879 	 St: c040b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22783274----T: 22785879 	 St: c04fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22785879----T: 22788484 	 St: c040c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22785879----T: 22788484 	 St: c04fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22788484----T: 22791089 	 St: c03c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22788484----T: 22791089 	 St: c00be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22791089----T: 22793694 	 St: c03c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22791089----T: 22793694 	 St: c04fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22793694----T: 22796299 	 St: c03da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22793694----T: 22796299 	 St: c04fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22796299----T: 22798904 	 St: c03db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22796299----T: 22798904 	 St: c0471000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22798904----T: 22801509 	 St: c03dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22798904----T: 22801509 	 St: c0472000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22801509----T: 22804114 	 St: c0405000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22801509----T: 22804114 	 St: c0474000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22804114----T: 22806719 	 St: c0406000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22804114----T: 22806719 	 St: c0090000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22806719----T: 22809324 	 St: c03e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22806719----T: 22809324 	 St: c0473000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22809324----T: 22811929 	 St: c03e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22809324----T: 22811929 	 St: c04a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22811929----T: 22814534 	 St: c03e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22811929----T: 22814534 	 St: c04a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22814534----T: 22817139 	 St: c03cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22814534----T: 22817139 	 St: c00a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22817139----T: 22819744 	 St: c03d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22817139----T: 22819744 	 St: c04a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22819744----T: 22822349 	 St: c03ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22819744----T: 22822349 	 St: c04a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22822349----T: 22824954 	 St: c03f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22822349----T: 22824954 	 St: c0504000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22824954----T: 22827559 	 St: c03f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22824954----T: 22827559 	 St: c00c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22827559----T: 22830164 	 St: c03d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22827559----T: 22830164 	 St: c0503000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22830164----T: 22832769 	 St: c03d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22830164----T: 22832769 	 St: c0502000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22832769----T: 22835374 	 St: c03ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22832769----T: 22835374 	 St: c051d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22835374----T: 22837979 	 St: c03ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22835375----T: 22837980 	 St: c051f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22838445----T: 22841050 	 St: c0080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22838445----T: 22841050 	 St: c051e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22841050----T: 22843655 	 St: c0083000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22841050----T: 22843655 	 St: c04d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22843655----T: 22846260 	 St: c0082000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22843655----T: 22846260 	 St: c04d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22846260----T: 22848865 	 St: c0084000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22846260----T: 22848865 	 St: c04c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22848865----T: 22851470 	 St: c0085000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22848865----T: 22851470 	 St: c04ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22851470----T: 22854075 	 St: c0070000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22851470----T: 22854075 	 St: c04f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22854075----T: 22856680 	 St: c0071000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22854075----T: 22856680 	 St: c04ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22856680----T: 22859285 	 St: c0073000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22856680----T: 22859285 	 St: c0528000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22859285----T: 22861890 	 St: c0079000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22859285----T: 22861890 	 St: c0540000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22861890----T: 22864495 	 St: c008a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22861890----T: 22864495 	 St: c012d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22864495----T: 22867100 	 St: c0074000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22864495----T: 22867100 	 St: c0640000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22867100----T: 22869705 	 St: c007e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22867100----T: 22869705 	 St: c0654000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22869705----T: 22872310 	 St: c0081000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22869705----T: 22872310 	 St: c0636000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22872310----T: 22874915 	 St: c0077000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22872310----T: 22874915 	 St: c060c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22874915----T: 22877520 	 St: c0078000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22874915----T: 22877520 	 St: c011f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22877520----T: 22880125 	 St: c007b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22877520----T: 22880125 	 St: c061f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22880125----T: 22882730 	 St: c007c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22880125----T: 22882730 	 St: c012f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22882730----T: 22885335 	 St: c0089000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22882730----T: 22885335 	 St: c0649000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22885335----T: 22887940 	 St: c0076000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22885335----T: 22887940 	 St: c0648000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22887940----T: 22890545 	 St: c007a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22887940----T: 22890545 	 St: c061e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22890545----T: 22893150 	 St: c008b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22890545----T: 22893150 	 St: c064e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22893150----T: 22895755 	 St: c007f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22893150----T: 22895755 	 St: c064f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22895755----T: 22898360 	 St: c0075000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22895755----T: 22898360 	 St: c0131000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22898360----T: 22900965 	 St: c0086000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22898360----T: 22900965 	 St: c0650000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22900965----T: 22903570 	 St: c0087000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22900965----T: 22903570 	 St: c0652000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22903570----T: 22906175 	 St: c0088000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22903570----T: 22906175 	 St: c063c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22906175----T: 22908780 	 St: c009c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22906175----T: 22908780 	 St: c062d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22908780----T: 22911385 	 St: c0072000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22908780----T: 22911385 	 St: c060e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22911385----T: 22913990 	 St: c007d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22911385----T: 22913990 	 St: c0606000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22913990----T: 22916595 	 St: c009b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22913990----T: 22916595 	 St: c0655000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22916595----T: 22919200 	 St: c00a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22916595----T: 22919200 	 St: c0127000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22919200----T: 22921805 	 St: c00a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22919200----T: 22921805 	 St: c060d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22921805----T: 22924410 	 St: c0097000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22921805----T: 22924410 	 St: c0130000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22924410----T: 22927015 	 St: c00a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22924410----T: 22927015 	 St: c0616000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22927015----T: 22929620 	 St: c008c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22927015----T: 22929620 	 St: c0121000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22929620----T: 22932225 	 St: c008d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22929620----T: 22932225 	 St: c0625000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22932225----T: 22934830 	 St: c0093000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22932225----T: 22934830 	 St: c0637000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22934830----T: 22937435 	 St: c008f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22934830----T: 22937435 	 St: c0117000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22937435----T: 22940040 	 St: c009d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22937435----T: 22940040 	 St: c0620000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22940040----T: 22942645 	 St: c0090000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22940040----T: 22942645 	 St: c0651000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22942645----T: 22945250 	 St: c00a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22942645----T: 22945250 	 St: c0656000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22945250----T: 22947855 	 St: c008e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22945250----T: 22947855 	 St: c0118000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22947855----T: 22950460 	 St: c0092000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22947855----T: 22950460 	 St: c0607000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22950460----T: 22953065 	 St: c0095000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22950460----T: 22953065 	 St: c0626000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22953065----T: 22955670 	 St: c00a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22953065----T: 22955670 	 St: c0119000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22955670----T: 22958275 	 St: c0091000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22955670----T: 22958275 	 St: c0653000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22958275----T: 22960880 	 St: c009e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22958275----T: 22960880 	 St: c012a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22960880----T: 22963485 	 St: c0099000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22960880----T: 22963485 	 St: c011c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22963485----T: 22966090 	 St: c00a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22963485----T: 22966090 	 St: c0617000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22966090----T: 22968695 	 St: c009a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22966090----T: 22968695 	 St: c0124000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22968695----T: 22971300 	 St: c00a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22968695----T: 22971300 	 St: c060b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22971300----T: 22973905 	 St: c009f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22971300----T: 22973905 	 St: c063d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22973905----T: 22976510 	 St: c0098000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22973905----T: 22976510 	 St: c0645000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22976510----T: 22979115 	 St: c0096000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22976510----T: 22979115 	 St: c062e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22979115----T: 22981720 	 St: c0094000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22979115----T: 22981720 	 St: c0608000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22981720----T: 22984325 	 St: c00a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22981720----T: 22984325 	 St: c063f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22984325----T: 22986930 	 St: c00b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22984325----T: 22986930 	 St: c060a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22986930----T: 22989535 	 St: c00b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22986930----T: 22989535 	 St: c061d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22989535----T: 22992140 	 St: c00b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22989535----T: 22992140 	 St: c063e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22992140----T: 22994745 	 St: c00c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22992140----T: 22994745 	 St: c0646000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22994745----T: 22997350 	 St: c00b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22994745----T: 22997350 	 St: c061c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22997350----T: 22999955 	 St: c00c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22997350----T: 22999955 	 St: c0627000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 22999955----T: 23002560 	 St: c00bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22999955----T: 23002560 	 St: c011e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23002560----T: 23005165 	 St: c00b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23002560----T: 23005165 	 St: c0129000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23005165----T: 23007770 	 St: c00ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23005165----T: 23007770 	 St: c0609000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23007770----T: 23010375 	 St: c00be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23007770----T: 23010375 	 St: c0122000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23010375----T: 23012980 	 St: c00ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23010375----T: 23012980 	 St: c0146000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23012980----T: 23015585 	 St: c00b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23012980----T: 23015585 	 St: c06a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23015585----T: 23018190 	 St: c00c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23015585----T: 23018190 	 St: c0604000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23018190----T: 23020795 	 St: c00bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23018190----T: 23020795 	 St: c0628000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23020795----T: 23023400 	 St: c00b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23020795----T: 23023400 	 St: c0647000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23023400----T: 23026005 	 St: c00a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23023400----T: 23026005 	 St: c06a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23026005----T: 23028610 	 St: c00aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23026005----T: 23028610 	 St: c0132000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23028610----T: 23031215 	 St: c00a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23028610----T: 23031215 	 St: c012c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23031215----T: 23033820 	 St: c00c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23031215----T: 23033820 	 St: c014d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23033820----T: 23036425 	 St: c00ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23033820----T: 23036425 	 St: c0675000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23036425----T: 23039030 	 St: c00ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23036425----T: 23039030 	 St: c0693000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23039030----T: 23041635 	 St: c00d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23039030----T: 23041635 	 St: c013c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23041635----T: 23044240 	 St: c00cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23041635----T: 23044240 	 St: c0676000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23044240----T: 23046845 	 St: c00d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23044240----T: 23046845 	 St: c0694000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23046845----T: 23049450 	 St: c00ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23046845----T: 23049450 	 St: c0657000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23049450----T: 23052055 	 St: c00d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23049450----T: 23052055 	 St: c0603000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23052055----T: 23054660 	 St: c00de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23052055----T: 23054660 	 St: c0629000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23054660----T: 23057265 	 St: c00cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23054660----T: 23057265 	 St: c0658000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23057265----T: 23059870 	 St: c00cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23057265----T: 23059870 	 St: c0116000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23059870----T: 23062475 	 St: c04e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23059870----T: 23062475 	 St: c0605000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23062475----T: 23065080 	 St: c04d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23062475----T: 23065080 	 St: c014c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23065080----T: 23067685 	 St: c04fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23065080----T: 23067685 	 St: c06a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23067685----T: 23070290 	 St: c051d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23067685----T: 23070290 	 St: c06a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23070290----T: 23072895 	 St: c051e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23070290----T: 23072895 	 St: c06a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23072895----T: 23075500 	 St: c051f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23072895----T: 23075500 	 St: c0618000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23075500----T: 23078105 	 St: c0441000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23075500----T: 23078105 	 St: c060f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23078105----T: 23080710 	 St: c0442000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23078105----T: 23080710 	 St: c0610000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23080710----T: 23083315 	 St: c0443000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23080710----T: 23083315 	 St: c011a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23083315----T: 23085920 	 St: c044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23083315----T: 23085920 	 St: c0611000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23085920----T: 23088525 	 St: c0449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23085920----T: 23088525 	 St: c0562000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23088525----T: 23091130 	 St: c044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23088525----T: 23091130 	 St: c00e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23091130----T: 23093735 	 St: c044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23091130----T: 23093735 	 St: c0563000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23093735----T: 23096340 	 St: c0446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23093735----T: 23096340 	 St: c057a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23096340----T: 23098945 	 St: c0447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23096340----T: 23098945 	 St: c00e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23098945----T: 23101550 	 St: c0448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23098945----T: 23101550 	 St: c057c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23101550----T: 23104155 	 St: c044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23101550----T: 23104155 	 St: c057b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23104155----T: 23106760 	 St: c044e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23104155----T: 23106760 	 St: c0574000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23106760----T: 23109365 	 St: c044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23106760----T: 23109365 	 St: c0575000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23109365----T: 23111970 	 St: c0450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23109365----T: 23111970 	 St: c00e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23111970----T: 23114575 	 St: c0451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23111970----T: 23114575 	 St: c057d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23114575----T: 23117180 	 St: c0452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23114575----T: 23117180 	 St: c00e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23117180----T: 23119785 	 St: c0412000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23117180----T: 23119785 	 St: c057e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23119785----T: 23122390 	 St: c0411000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23119785----T: 23122390 	 St: c0598000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23122390----T: 23124995 	 St: c0413000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23122390----T: 23124995 	 St: c0599000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23124995----T: 23127600 	 St: c0415000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23124995----T: 23127600 	 St: c00f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23127600----T: 23130205 	 St: c0414000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23127600----T: 23130205 	 St: c05b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23130205----T: 23132810 	 St: c0416000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23130205----T: 23132810 	 St: c00fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23132810----T: 23135415 	 St: c041a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23132810----T: 23135415 	 St: c05b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23135415----T: 23138020 	 St: c0419000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23135415----T: 23138020 	 St: c0564000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23138020----T: 23140625 	 St: c041b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23138020----T: 23140625 	 St: c0565000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23140625----T: 23143230 	 St: c041c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23140625----T: 23143230 	 St: c0566000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23143230----T: 23145835 	 St: c042b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23143230----T: 23145835 	 St: c00e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23145835----T: 23148440 	 St: c042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23145835----T: 23148440 	 St: c059e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23148440----T: 23151045 	 St: c042d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23148440----T: 23151045 	 St: c00f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23151045----T: 23153650 	 St: c042e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23151045----T: 23153650 	 St: c059f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23153650----T: 23156255 	 St: c045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23153650----T: 23156255 	 St: c0583000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23156255----T: 23158860 	 St: c0460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23156255----T: 23158860 	 St: c00eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23158860----T: 23161465 	 St: c0461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23158860----T: 23161465 	 St: c0584000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23161465----T: 23164070 	 St: c041d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23161465----T: 23164070 	 St: c058f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23164070----T: 23166675 	 St: c041e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23164070----T: 23166675 	 St: c00ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23166675----T: 23169280 	 St: c041f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23166675----T: 23169280 	 St: c0590000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23169280----T: 23171885 	 St: c043b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23169280----T: 23171885 	 St: c0591000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23171885----T: 23174490 	 St: c043c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23171885----T: 23174490 	 St: c055e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23174490----T: 23177095 	 St: c043d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23174490----T: 23177095 	 St: c0561000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23177095----T: 23179700 	 St: c0444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23177095----T: 23179700 	 St: c00df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23179700----T: 23182305 	 St: c0445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23179700----T: 23182305 	 St: c055f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23182305----T: 23184910 	 St: c0426000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23182305----T: 23184910 	 St: c0560000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23184910----T: 23187515 	 St: c0427000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23184910----T: 23187515 	 St: c05a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23187515----T: 23190120 	 St: c0428000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23187515----T: 23190120 	 St: c00f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23190120----T: 23192725 	 St: c0429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23190120----T: 23192725 	 St: c05a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23192725----T: 23195330 	 St: c042a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23192725----T: 23195330 	 St: c059a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23195330----T: 23197935 	 St: c0432000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23195330----T: 23197935 	 St: c059b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23197935----T: 23200540 	 St: c0433000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23197935----T: 23200540 	 St: c059d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23200540----T: 23203145 	 St: c0434000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23200540----T: 23203145 	 St: c00f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23203145----T: 23205750 	 St: c0436000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23203145----T: 23205750 	 St: c059c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23205750----T: 23208355 	 St: c0435000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23205750----T: 23208355 	 St: c056e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23208355----T: 23210960 	 St: c0437000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23208355----T: 23210960 	 St: c00e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23210960----T: 23213565 	 St: c045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23210960----T: 23213565 	 St: c056f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23213565----T: 23216170 	 St: c045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23213565----T: 23216170 	 St: c0570000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23216170----T: 23218775 	 St: c045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23216170----T: 23218775 	 St: c0571000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23218775----T: 23221380 	 St: c0422000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23218775----T: 23221380 	 St: c0573000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23221380----T: 23223985 	 St: c0423000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23221380----T: 23223985 	 St: c00e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23223985----T: 23226590 	 St: c0424000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23223985----T: 23226590 	 St: c0572000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23226590----T: 23229195 	 St: c0425000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23226590----T: 23229195 	 St: c0585000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23229195----T: 23231800 	 St: c042f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23229195----T: 23231800 	 St: c0586000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23231800----T: 23234405 	 St: c0430000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23231800----T: 23234405 	 St: c0587000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23234405----T: 23237010 	 St: c0431000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23234405----T: 23237010 	 St: c00ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23237010----T: 23239615 	 St: c0462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23237010----T: 23239615 	 St: c0588000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23239615----T: 23242220 	 St: c0463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23239615----T: 23242220 	 St: c0589000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23242220----T: 23244825 	 St: c0464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23242220----T: 23244825 	 St: c058a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23244825----T: 23247430 	 St: c043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23244825----T: 23247430 	 St: c00ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23247430----T: 23250035 	 St: c043f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23247430----T: 23250035 	 St: c05a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23250035----T: 23252640 	 St: c0440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23250035----T: 23252640 	 St: c05a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23252640----T: 23255245 	 St: c0420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23252640----T: 23255245 	 St: c00f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23255245----T: 23257850 	 St: c0421000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23255245----T: 23257850 	 St: c05a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23257850----T: 23260455 	 St: c0453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23257850----T: 23260455 	 St: c057f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23260455----T: 23263060 	 St: c0454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23260455----T: 23263060 	 St: c0582000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23263060----T: 23265665 	 St: c0455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23263060----T: 23265665 	 St: c0580000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23265665----T: 23268270 	 St: c0457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23265665----T: 23268270 	 St: c00ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23268270----T: 23270875 	 St: c0456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23268270----T: 23270875 	 St: c0581000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23270875----T: 23273480 	 St: c0458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23270875----T: 23273480 	 St: c058b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23273480----T: 23276085 	 St: c0459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23273480----T: 23276085 	 St: c058e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23276085----T: 23278690 	 St: c045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23276085----T: 23278690 	 St: c058c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23278690----T: 23281295 	 St: c045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23278690----T: 23281295 	 St: c00ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23281295----T: 23283900 	 St: c0496000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23281295----T: 23283900 	 St: c058d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23283900----T: 23286505 	 St: c0497000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23283900----T: 23286505 	 St: c0592000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23286505----T: 23289110 	 St: c0495000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23286505----T: 23289110 	 St: c0593000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23289110----T: 23291715 	 St: c0498000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23289110----T: 23291715 	 St: c00f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23291715----T: 23294320 	 St: c0417000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23291715----T: 23294320 	 St: c0594000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23294320----T: 23296925 	 St: c0418000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23294320----T: 23296925 	 St: c0597000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23296925----T: 23299530 	 St: c0438000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23296925----T: 23299530 	 St: c0596000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23299530----T: 23302135 	 St: c043a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23299530----T: 23302135 	 St: c00f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23302135----T: 23304740 	 St: c0439000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23302135----T: 23304740 	 St: c0595000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23304740----T: 23307345 	 St: c0492000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23304740----T: 23307345 	 St: c05a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23307345----T: 23309950 	 St: c0493000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23307345----T: 23309950 	 St: c05a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23309950----T: 23312555 	 St: c0494000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23309950----T: 23312555 	 St: c00f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23312555----T: 23315160 	 St: c04aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23312555----T: 23315160 	 St: c05a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23315160----T: 23317765 	 St: c04ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23315160----T: 23317765 	 St: c05a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23317765----T: 23320370 	 St: c04ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23317765----T: 23320370 	 St: c05af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23320370----T: 23322975 	 St: c04a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23320370----T: 23322975 	 St: c05ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23322975----T: 23325580 	 St: c04a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23322975----T: 23325580 	 St: c00f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23325580----T: 23328185 	 St: c04a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23325580----T: 23328185 	 St: c05ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23328185----T: 23330790 	 St: c0488000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23328185----T: 23330790 	 St: c0576000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23330790----T: 23333395 	 St: c0487000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23330790----T: 23333395 	 St: c0577000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23333395----T: 23336000 	 St: c0486000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23333395----T: 23336000 	 St: c0579000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23336000----T: 23338605 	 St: c04a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23336000----T: 23338605 	 St: c00e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23338605----T: 23341210 	 St: c04a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23338605----T: 23341210 	 St: c0578000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23341210----T: 23343815 	 St: c04a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23341210----T: 23343815 	 St: c05a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23343815----T: 23346420 	 St: c0465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23343815----T: 23346420 	 St: c05aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23346420----T: 23349025 	 St: c0466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23346420----T: 23349025 	 St: c00f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23349025----T: 23351630 	 St: c0467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23349025----T: 23351630 	 St: c05ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23351630----T: 23354235 	 St: c0468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23351630----T: 23354235 	 St: c05ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23354235----T: 23356840 	 St: c0469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23354235----T: 23356840 	 St: c0567000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23356840----T: 23359445 	 St: c046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23356840----T: 23359445 	 St: c0568000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23359445----T: 23362050 	 St: c047a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23359445----T: 23362050 	 St: c00e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23362050----T: 23364655 	 St: c047b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23362050----T: 23364655 	 St: c0569000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23364655----T: 23367260 	 St: c047c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23364655----T: 23367260 	 St: c056a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23367260----T: 23369865 	 St: c046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23367260----T: 23369865 	 St: c00e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23369865----T: 23372470 	 St: c046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23369865----T: 23372470 	 St: c056b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23372470----T: 23375075 	 St: c0470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23372470----T: 23375075 	 St: c056d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23375075----T: 23377680 	 St: c049a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23375075----T: 23377680 	 St: c056c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23377680----T: 23380285 	 St: c0499000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23377680----T: 23380285 	 St: c05b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23380285----T: 23382890 	 St: c0471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23380285----T: 23382890 	 St: c00fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23382890----T: 23385495 	 St: c0472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23382890----T: 23385495 	 St: c05b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23385495----T: 23388100 	 St: c0473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23385495----T: 23388100 	 St: c05b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23388100----T: 23390705 	 St: c04a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23388100----T: 23390705 	 St: c05d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23390705----T: 23393310 	 St: c04a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23390705----T: 23393310 	 St: c05d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23393310----T: 23395915 	 St: c04a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23393310----T: 23395915 	 St: c0105000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23395915----T: 23398520 	 St: c046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23395915----T: 23398520 	 St: c05d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23398520----T: 23401125 	 St: c046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23398520----T: 23401125 	 St: c05cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23401125----T: 23403730 	 St: c046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23401125----T: 23403730 	 St: c05e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23403730----T: 23406335 	 St: c0477000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23403730----T: 23406335 	 St: c010a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23406335----T: 23408940 	 St: c0479000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23406335----T: 23408940 	 St: c05e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23408940----T: 23411545 	 St: c0478000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23408940----T: 23411545 	 St: c05e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23411545----T: 23414150 	 St: c0480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23411545----T: 23414150 	 St: c0600000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23414150----T: 23416755 	 St: c0481000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23414150----T: 23416755 	 St: c0115000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23416755----T: 23419360 	 St: c0482000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23416755----T: 23419360 	 St: c0602000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23419360----T: 23421965 	 St: c0483000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23419360----T: 23421965 	 St: c0601000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23421965----T: 23424570 	 St: c04b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23421965----T: 23424570 	 St: c05f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23424570----T: 23427175 	 St: c04b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23424570----T: 23427175 	 St: c05f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23427175----T: 23429780 	 St: c04b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23427175----T: 23429780 	 St: c0110000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23429780----T: 23432385 	 St: c0474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23429780----T: 23432385 	 St: c05fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23432385----T: 23434990 	 St: c0475000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23432385----T: 23434990 	 St: c05ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23434990----T: 23437595 	 St: c0476000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23434990----T: 23437595 	 St: c05fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23437595----T: 23440200 	 St: c049b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23437595----T: 23440200 	 St: c0114000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23440200----T: 23442805 	 St: c049c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23440200----T: 23442805 	 St: c05c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23442805----T: 23445410 	 St: c049d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23442805----T: 23445410 	 St: c0102000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23445410----T: 23448015 	 St: c048c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23445410----T: 23448015 	 St: c05c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23448015----T: 23450620 	 St: c048d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23448015----T: 23450620 	 St: c05f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23450620----T: 23453225 	 St: c048e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23450620----T: 23453225 	 St: c010f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23453225----T: 23455830 	 St: c04b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23453225----T: 23455830 	 St: c05ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23455830----T: 23458435 	 St: c04b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23455830----T: 23458435 	 St: c05ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23458435----T: 23461040 	 St: c04b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23458435----T: 23461040 	 St: c05e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23461040----T: 23463645 	 St: c048f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23461040----T: 23463645 	 St: c010d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23463645----T: 23466250 	 St: c0490000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23463645----T: 23466250 	 St: c05cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23466250----T: 23468855 	 St: c0491000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23466250----T: 23468855 	 St: c0104000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23468855----T: 23471460 	 St: c04ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23468855----T: 23471460 	 St: c05ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23471460----T: 23474065 	 St: c04ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23471460----T: 23474065 	 St: c05d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23474065----T: 23476670 	 St: c04af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23474065----T: 23476670 	 St: c05d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23476670----T: 23479275 	 St: c04a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23476670----T: 23479275 	 St: c0107000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23479275----T: 23481880 	 St: c049f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23479275----T: 23481880 	 St: c05d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23481880----T: 23484485 	 St: c049e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23481880----T: 23484485 	 St: c05e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23484485----T: 23487090 	 St: c0489000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23484485----T: 23487090 	 St: c010b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23487090----T: 23489695 	 St: c048b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23487090----T: 23489695 	 St: c05e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23489695----T: 23492300 	 St: c048a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23489695----T: 23492300 	 St: c05f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23492300----T: 23494905 	 St: c0484000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23492300----T: 23494905 	 St: c05f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23494905----T: 23497510 	 St: c0485000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23494905----T: 23497510 	 St: c0112000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23497510----T: 23500115 	 St: c047d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23497510----T: 23500115 	 St: c00fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23500115----T: 23502720 	 St: c047e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23500115----T: 23502720 	 St: c05bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23502720----T: 23505325 	 St: c047f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23502720----T: 23505325 	 St: c05c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23505325----T: 23507930 	 St: c04b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23505325----T: 23507930 	 St: c05c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23507930----T: 23510535 	 St: c04b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23507930----T: 23510535 	 St: c05c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23510535----T: 23513140 	 St: c04b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23510535----T: 23513140 	 St: c0101000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23513140----T: 23515745 	 St: c04de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23513140----T: 23515745 	 St: c05fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23515745----T: 23518350 	 St: c04dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23515745----T: 23518350 	 St: c05f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23518350----T: 23520955 	 St: c04df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23518350----T: 23520955 	 St: c05fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23520955----T: 23523560 	 St: c04d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23520955----T: 23523560 	 St: c0113000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23523560----T: 23526165 	 St: c04d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23523560----T: 23526165 	 St: c05bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23526165----T: 23528770 	 St: c04d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23526165----T: 23528770 	 St: c05fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23528770----T: 23531375 	 St: c04ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23528770----T: 23531375 	 St: c05be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23531375----T: 23533980 	 St: c04ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23531375----T: 23533980 	 St: c05bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23533980----T: 23536585 	 St: c04ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23533980----T: 23536585 	 St: c00ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23536585----T: 23539190 	 St: c050a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23536585----T: 23539190 	 St: c05e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23539190----T: 23541795 	 St: c050b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23539190----T: 23541795 	 St: c05e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23541795----T: 23544400 	 St: c050c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23541795----T: 23544400 	 St: c010c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23544400----T: 23547005 	 St: c04e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23544400----T: 23547005 	 St: c05e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23547005----T: 23549610 	 St: c04e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23547005----T: 23549610 	 St: c05e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23549610----T: 23552215 	 St: c04e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23549610----T: 23552215 	 St: c05bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23552215----T: 23554820 	 St: c0504000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23552215----T: 23554820 	 St: c05ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23554820----T: 23557425 	 St: c0505000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23554820----T: 23557425 	 St: c05b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23557425----T: 23560030 	 St: c0506000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23557425----T: 23560030 	 St: c00fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23560030----T: 23562635 	 St: c0507000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23560030----T: 23562635 	 St: c05b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23562635----T: 23565240 	 St: c04f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23562635----T: 23565240 	 St: c05c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23565240----T: 23567845 	 St: c04f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23565240----T: 23567845 	 St: c05c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23567845----T: 23570450 	 St: c04fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23567845----T: 23570450 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23570450----T: 23573055 	 St: c04fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23570450----T: 23573055 	 St: c05c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23573055----T: 23575660 	 St: c04d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23573055----T: 23575660 	 St: c05c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23575660----T: 23578265 	 St: c04d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23575660----T: 23578265 	 St: c05dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23578265----T: 23580870 	 St: c04d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23578265----T: 23580870 	 St: c05df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23580870----T: 23583475 	 St: c04ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23580870----T: 23583475 	 St: c05dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23583475----T: 23586080 	 St: c04f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23583475----T: 23586080 	 St: c0109000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23586080----T: 23588685 	 St: c04f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23586080----T: 23588685 	 St: c05db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23588685----T: 23591290 	 St: c04fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23588685----T: 23591290 	 St: c05de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23591290----T: 23593895 	 St: c04fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23591290----T: 23593895 	 St: c0108000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23593895----T: 23596500 	 St: c04c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23593895----T: 23596500 	 St: c05d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23596500----T: 23599105 	 St: c04c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23596500----T: 23599105 	 St: c05da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23599105----T: 23601710 	 St: c04c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23599105----T: 23601710 	 St: c05d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23601710----T: 23604315 	 St: c04e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23601710----T: 23604315 	 St: c05d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23604315----T: 23606920 	 St: c04e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23604315----T: 23606920 	 St: c0106000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23606920----T: 23609525 	 St: c04e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23606920----T: 23609525 	 St: c05f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23609525----T: 23612130 	 St: c0509000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23609525----T: 23612130 	 St: c05d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23612130----T: 23614735 	 St: c0508000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23612130----T: 23614735 	 St: c05f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23614735----T: 23617340 	 St: c04f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23614735----T: 23617340 	 St: c0111000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23617340----T: 23619945 	 St: c04f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23617340----T: 23619945 	 St: c05f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23619945----T: 23622550 	 St: c04f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23619945----T: 23622550 	 St: c05f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23622550----T: 23625155 	 St: c04da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23622550----T: 23625155 	 St: c05c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23625155----T: 23627760 	 St: c04dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23625155----T: 23627760 	 St: c05ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23627760----T: 23630365 	 St: c04db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23627760----T: 23630365 	 St: c05cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23630365----T: 23632970 	 St: c04bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23630365----T: 23632970 	 St: c05ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23632970----T: 23635575 	 St: c04bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23632970----T: 23635575 	 St: c05cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23635575----T: 23638180 	 St: c04be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23635575----T: 23638180 	 St: c0103000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23638180----T: 23640785 	 St: c04bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23638180----T: 23640785 	 St: c05eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23640785----T: 23643390 	 St: c04c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23640785----T: 23643390 	 St: c05ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23643390----T: 23645995 	 St: c04c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23643390----T: 23645995 	 St: c05ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23645995----T: 23648600 	 St: c04ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23645995----T: 23648600 	 St: c010e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23648600----T: 23651205 	 St: c04bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23648600----T: 23651205 	 St: c05b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23651205----T: 23653810 	 St: c04b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23651205----T: 23653810 	 St: c05b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23653810----T: 23656415 	 St: c0502000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23653810----T: 23656415 	 St: c00fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23656415----T: 23659020 	 St: c0503000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23656415----T: 23659020 	 St: c05b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23659020----T: 23661625 	 St: c04c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23659020----T: 23661625 	 St: c062f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23661625----T: 23664230 	 St: c04c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23661625----T: 23664230 	 St: c0630000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23664230----T: 23666835 	 St: c04ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23664230----T: 23666835 	 St: c0631000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23666835----T: 23669440 	 St: c052b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23666835----T: 23669440 	 St: c0125000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23669440----T: 23672045 	 St: c052c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23669440----T: 23672045 	 St: c0638000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23672045----T: 23674650 	 St: c052d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23672045----T: 23674650 	 St: c0639000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23674650----T: 23677255 	 St: c053d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23674650----T: 23677255 	 St: c063b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23677255----T: 23679860 	 St: c053e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23677255----T: 23679860 	 St: c0128000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23679860----T: 23682465 	 St: c053f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23679860----T: 23682465 	 St: c063a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23682465----T: 23685070 	 St: c0540000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23682465----T: 23685070 	 St: c061b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23685070----T: 23687675 	 St: c0528000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23685070----T: 23687675 	 St: c011d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23687675----T: 23690280 	 St: c0529000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23687675----T: 23690280 	 St: c061a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23690280----T: 23692885 	 St: c052a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23690280----T: 23692885 	 St: c0619000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23692885----T: 23695490 	 St: c0532000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23692885----T: 23695490 	 St: c0621000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23695490----T: 23698095 	 St: c0533000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23695490----T: 23698095 	 St: c0624000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23698095----T: 23700700 	 St: c0531000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23698095----T: 23700700 	 St: c0622000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23700700----T: 23703305 	 St: c0521000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23700700----T: 23703305 	 St: c062a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23703305----T: 23705910 	 St: c0520000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23703305----T: 23705910 	 St: c0120000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23705910----T: 23708515 	 St: c053b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23705910----T: 23708515 	 St: c062c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23708515----T: 23711120 	 St: c053c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23708515----T: 23711120 	 St: c0623000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23711120----T: 23713725 	 St: c055d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23711120----T: 23713725 	 St: c0123000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23713725----T: 23716330 	 St: c055c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23713725----T: 23716330 	 St: c062b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23716330----T: 23718935 	 St: c052f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23716330----T: 23718935 	 St: c0612000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23718935----T: 23721540 	 St: c0530000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23718935----T: 23721540 	 St: c0615000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23721540----T: 23724145 	 St: c052e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23721540----T: 23724145 	 St: c011b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23724145----T: 23726750 	 St: c0523000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23724145----T: 23726750 	 St: c0614000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23726750----T: 23729355 	 St: c0524000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23726750----T: 23729355 	 St: c0613000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23729355----T: 23731960 	 St: c0522000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23729356----T: 23731961 	 St: c064a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23732410----T: 23735015 	 St: c00e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23732410----T: 23735015 	 St: c064b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23735015----T: 23737620 	 St: c00f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23735015----T: 23737620 	 St: c0632000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23737620----T: 23740225 	 St: c00f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23737620----T: 23740225 	 St: c0677000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23740225----T: 23742830 	 St: c00df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23740225----T: 23742830 	 St: c0659000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23742830----T: 23745435 	 St: c00ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23742830----T: 23745435 	 St: c0695000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23745435----T: 23748040 	 St: c00e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23745435----T: 23748040 	 St: c07e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23748040----T: 23750645 	 St: c00ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23748040----T: 23750645 	 St: c01b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23750645----T: 23753250 	 St: c00ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23750645----T: 23753250 	 St: c01ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23753250----T: 23755855 	 St: c00ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23753250----T: 23755855 	 St: c07c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23755855----T: 23758460 	 St: c00fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23755855----T: 23758460 	 St: c07eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23758460----T: 23761065 	 St: c00e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23758460----T: 23761065 	 St: c07a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23761065----T: 23763670 	 St: c00f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23761065----T: 23763670 	 St: c07d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23763670----T: 23766275 	 St: c00e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23763670----T: 23766275 	 St: c07aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23766275----T: 23768880 	 St: c00e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23766275----T: 23768880 	 St: c07c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23768880----T: 23771485 	 St: c00e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23768880----T: 23771485 	 St: c01aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23771485----T: 23774090 	 St: c00f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23771485----T: 23774090 	 St: c07a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23774090----T: 23776695 	 St: c00e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23774090----T: 23776695 	 St: c07c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23776695----T: 23779300 	 St: c00e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23776695----T: 23779300 	 St: c01b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23779300----T: 23781905 	 St: c00e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23779300----T: 23781905 	 St: c01a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23781905----T: 23784510 	 St: c00eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23781905----T: 23784510 	 St: c07c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23784510----T: 23787115 	 St: c00f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23784510----T: 23787115 	 St: c07d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23787115----T: 23789720 	 St: c00e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23787115----T: 23789720 	 St: c07b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23789720----T: 23792325 	 St: c00ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23789720----T: 23792325 	 St: c01ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23792325----T: 23794930 	 St: c00f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23792325----T: 23794930 	 St: c07d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23794930----T: 23797535 	 St: c00f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23794930----T: 23797535 	 St: c01ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23797535----T: 23800140 	 St: c00f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23797535----T: 23800140 	 St: c07d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23800140----T: 23802745 	 St: c00f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23800140----T: 23802745 	 St: c07ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23802745----T: 23805350 	 St: c00f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23802745----T: 23805350 	 St: c07cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23805350----T: 23807955 	 St: c0102000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23805350----T: 23807955 	 St: c01a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23807955----T: 23810560 	 St: c0114000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23807955----T: 23810560 	 St: c01a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23810560----T: 23813165 	 St: c00fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23810560----T: 23813165 	 St: c07d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23813165----T: 23815770 	 St: c00fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23813165----T: 23815770 	 St: c07b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23815770----T: 23818375 	 St: c00fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23815770----T: 23818375 	 St: c07cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23818375----T: 23820980 	 St: c0104000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23818375----T: 23820980 	 St: c07b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23820980----T: 23823585 	 St: c010b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23820980----T: 23823585 	 St: c01b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23823585----T: 23826190 	 St: c010f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23823585----T: 23826190 	 St: c01af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23826190----T: 23828795 	 St: c0116000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23826190----T: 23828795 	 St: c07ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23828795----T: 23831400 	 St: c0108000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23828795----T: 23831400 	 St: c07d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23831400----T: 23834005 	 St: c0115000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23831400----T: 23834005 	 St: c07b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23834005----T: 23836610 	 St: c0101000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23834005----T: 23836610 	 St: c07c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23836610----T: 23839215 	 St: c0106000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23836610----T: 23839215 	 St: c07cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23839215----T: 23841820 	 St: c0107000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23839215----T: 23841820 	 St: c07c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23841820----T: 23844425 	 St: c0110000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23841820----T: 23844425 	 St: c07c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23844425----T: 23847030 	 St: c0113000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23844425----T: 23847030 	 St: c07a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23847030----T: 23849635 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23847030----T: 23849635 	 St: c01b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23849635----T: 23852240 	 St: c0103000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23849635----T: 23852240 	 St: c07b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23852240----T: 23854845 	 St: c00fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23852240----T: 23854845 	 St: c01bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23854845----T: 23857450 	 St: c0105000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23854845----T: 23857450 	 St: c07ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23857450----T: 23860055 	 St: c010c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23857450----T: 23860055 	 St: c07b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23860055----T: 23862660 	 St: c010d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23860055----T: 23862660 	 St: c07af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23862660----T: 23865265 	 St: c0109000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23862660----T: 23865265 	 St: c07d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23865265----T: 23867870 	 St: c010e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23865265----T: 23867870 	 St: c07ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23867870----T: 23870475 	 St: c0111000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23867870----T: 23870475 	 St: c07ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23870475----T: 23873080 	 St: c0112000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23870475----T: 23873080 	 St: c07b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23873080----T: 23875685 	 St: c011e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23873080----T: 23875685 	 St: c01b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23875685----T: 23878290 	 St: c00ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23875685----T: 23878290 	 St: c07f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23878290----T: 23880895 	 St: c010a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23878290----T: 23880895 	 St: c07d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23880895----T: 23883500 	 St: c0131000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23880895----T: 23883500 	 St: c07cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23883500----T: 23886105 	 St: c0123000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23883500----T: 23886105 	 St: c01a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23886105----T: 23888710 	 St: c0129000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23886105----T: 23888710 	 St: c07d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23888710----T: 23891315 	 St: c011d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23888710----T: 23891315 	 St: c07b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23891315----T: 23893920 	 St: c0122000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23891315----T: 23893920 	 St: c07ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23893920----T: 23896525 	 St: c012d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23893920----T: 23896525 	 St: c01b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23896525----T: 23899130 	 St: c0125000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23896525----T: 23899130 	 St: c01a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23899130----T: 23901735 	 St: c0121000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23899130----T: 23901735 	 St: c07bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23901735----T: 23904340 	 St: c0128000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23901735----T: 23904340 	 St: c07e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23904340----T: 23906945 	 St: c0130000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23904340----T: 23906945 	 St: c07a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23906945----T: 23909550 	 St: c011f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23906945----T: 23909550 	 St: c07e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23909550----T: 23912155 	 St: c0127000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23909550----T: 23912155 	 St: c01b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23912155----T: 23914760 	 St: c011b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23912155----T: 23914760 	 St: c01a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23914760----T: 23917365 	 St: c0119000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23914760----T: 23917365 	 St: c07ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23917365----T: 23919970 	 St: c012c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23917365----T: 23919970 	 St: c07e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23919970----T: 23922575 	 St: c0132000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23919970----T: 23922575 	 St: c07f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23922575----T: 23925180 	 St: c0118000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23922575----T: 23925180 	 St: c01a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23925180----T: 23927785 	 St: c0117000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23925180----T: 23927785 	 St: c07b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23927785----T: 23930390 	 St: c012f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23927785----T: 23930390 	 St: c07a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23930390----T: 23932995 	 St: c0124000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23930390----T: 23932995 	 St: c07ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23932995----T: 23935600 	 St: c011c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23932995----T: 23935600 	 St: c07e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23935600----T: 23938205 	 St: c011a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23935600----T: 23938205 	 St: c07c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23938205----T: 23940810 	 St: c0120000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23938205----T: 23940810 	 St: c01a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23940810----T: 23943415 	 St: c012a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23940810----T: 23943415 	 St: c07ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23943415----T: 23946020 	 St: c014c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23943415----T: 23946020 	 St: c01ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23946020----T: 23948625 	 St: c0146000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23946020----T: 23948625 	 St: c07c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23948625----T: 23951230 	 St: c014d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23948625----T: 23951230 	 St: c07a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23951230----T: 23953835 	 St: c013c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23951230----T: 23953835 	 St: c07a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23953835----T: 23956440 	 St: c064a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23953835----T: 23956440 	 St: c07e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23956440----T: 23959045 	 St: c064b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23956440----T: 23959045 	 St: c07c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23959045----T: 23961650 	 St: c0573000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23959045----T: 23961650 	 St: c07f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23961650----T: 23964255 	 St: c0574000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23961650----T: 23964255 	 St: c07b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23964255----T: 23966860 	 St: c0575000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23964255----T: 23966860 	 St: c07ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23966860----T: 23969465 	 St: c0576000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23966860----T: 23969465 	 St: c07a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23969465----T: 23972070 	 St: c059c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23969465----T: 23972070 	 St: c07a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23972070----T: 23974675 	 St: c059a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23972070----T: 23974675 	 St: c07f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23974675----T: 23977280 	 St: c059b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23974675----T: 23977280 	 St: c07ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23977280----T: 23979885 	 St: c059d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23977280----T: 23979885 	 St: c01a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23979885----T: 23982490 	 St: c05a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23979885----T: 23982490 	 St: c07ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23982490----T: 23985095 	 St: c05ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23982490----T: 23985095 	 St: c07f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23985095----T: 23987700 	 St: c05aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23985095----T: 23987700 	 St: c01ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23987700----T: 23990305 	 St: c055e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23987700----T: 23990305 	 St: c07f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23990305----T: 23992910 	 St: c055f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23990305----T: 23992910 	 St: c01bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23992910----T: 23995515 	 St: c0560000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23992910----T: 23995515 	 St: c07f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23995515----T: 23998120 	 St: c0561000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23995515----T: 23998120 	 St: c0774000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 23998120----T: 24000725 	 St: c058b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23998120----T: 24000725 	 St: c0775000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24000725----T: 24003330 	 St: c058c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24000725----T: 24003330 	 St: c0191000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24003330----T: 24005935 	 St: c058d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24003330----T: 24005935 	 St: c06de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24005935----T: 24008540 	 St: c058e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24005935----T: 24008540 	 St: c06df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24008540----T: 24011145 	 St: c0568000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24008540----T: 24011145 	 St: c015f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24011145----T: 24013750 	 St: c0569000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24011145----T: 24013750 	 St: c06ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24013750----T: 24016355 	 St: c0567000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24013750----T: 24016355 	 St: c0153000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24016355----T: 24018960 	 St: c056a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24016355----T: 24018960 	 St: c06bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24018960----T: 24021565 	 St: c057f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24018960----T: 24021565 	 St: c06ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24021565----T: 24024170 	 St: c0580000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24021565----T: 24024170 	 St: c014e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24024170----T: 24026775 	 St: c0581000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24024170----T: 24026775 	 St: c06ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24026775----T: 24029380 	 St: c0582000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24026775----T: 24029380 	 St: c06e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24029380----T: 24031985 	 St: c0585000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24029380----T: 24031985 	 St: c06e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24031985----T: 24034590 	 St: c0586000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24031985----T: 24034590 	 St: c0161000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24034590----T: 24037195 	 St: c0587000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24034590----T: 24037195 	 St: c06ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24037195----T: 24039800 	 St: c0588000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24037195----T: 24039800 	 St: c06ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24039800----T: 24042405 	 St: c0589000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24039800----T: 24042405 	 St: c0164000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24042405----T: 24045010 	 St: c058a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24042405----T: 24045010 	 St: c06e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24045010----T: 24047615 	 St: c05af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24045010----T: 24047615 	 St: c06e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24047615----T: 24050220 	 St: c05b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24047615----T: 24050220 	 St: c06e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24050220----T: 24052825 	 St: c05b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24050220----T: 24052825 	 St: c06e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24052825----T: 24055430 	 St: c0577000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24052825----T: 24055430 	 St: c0160000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24055430----T: 24058035 	 St: c0578000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24055430----T: 24058035 	 St: c06bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24058035----T: 24060640 	 St: c0579000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24058035----T: 24060640 	 St: c06bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24060640----T: 24063245 	 St: c0591000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24060640----T: 24063245 	 St: c0154000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24063245----T: 24065850 	 St: c0592000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24063245----T: 24065850 	 St: c06be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24065850----T: 24068455 	 St: c0593000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24065850----T: 24068455 	 St: c06cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24068455----T: 24071060 	 St: c056b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24068455----T: 24071060 	 St: c06cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24071060----T: 24073665 	 St: c056c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24071060----T: 24073665 	 St: c0159000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24073665----T: 24076270 	 St: c0570000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24073665----T: 24076270 	 St: c06c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24076270----T: 24078875 	 St: c0572000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24076270----T: 24078875 	 St: c0156000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24078875----T: 24081480 	 St: c0571000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24078875----T: 24081480 	 St: c06c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24081480----T: 24084085 	 St: c057d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24081480----T: 24084085 	 St: c06c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24084085----T: 24086690 	 St: c057c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24084085----T: 24086690 	 St: c06b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24086690----T: 24089295 	 St: c057e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24086690----T: 24089295 	 St: c06b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24089295----T: 24091900 	 St: c05ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24089295----T: 24091900 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24091900----T: 24094505 	 St: c05ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24091900----T: 24094505 	 St: c06f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24094505----T: 24097110 	 St: c05ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24094505----T: 24097110 	 St: c06fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24097110----T: 24099715 	 St: c0562000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24097110----T: 24099715 	 St: c0168000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24099715----T: 24102320 	 St: c0563000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24099715----T: 24102320 	 St: c06bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24102320----T: 24104925 	 St: c0564000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24102320----T: 24104925 	 St: c06c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24104925----T: 24107530 	 St: c0565000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24104925----T: 24107530 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24107530----T: 24110135 	 St: c0566000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24107530----T: 24110135 	 St: c0155000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24110135----T: 24112740 	 St: c056d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24110135----T: 24112740 	 St: c06c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24112740----T: 24115345 	 St: c056e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24112740----T: 24115345 	 St: c06ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24115345----T: 24117950 	 St: c056f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24115345----T: 24117950 	 St: c06eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24117950----T: 24120555 	 St: c0583000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24117950----T: 24120555 	 St: c06ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24120555----T: 24123160 	 St: c0584000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24120555----T: 24123160 	 St: c0163000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24123160----T: 24125765 	 St: c0594000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24123160----T: 24125765 	 St: c06d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24125765----T: 24128370 	 St: c0595000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24125765----T: 24128370 	 St: c06d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24128370----T: 24130975 	 St: c0596000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24128370----T: 24130975 	 St: c015d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24130975----T: 24133580 	 St: c0597000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24130975----T: 24133580 	 St: c06d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24133580----T: 24136185 	 St: c057b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24133580----T: 24136185 	 St: c06d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24136185----T: 24138790 	 St: c057a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24136185----T: 24138790 	 St: c015b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24138790----T: 24141395 	 St: c058f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24138790----T: 24141395 	 St: c06d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24141395----T: 24144000 	 St: c0590000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24141395----T: 24144000 	 St: c015c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24144000----T: 24146605 	 St: c05a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24144000----T: 24146605 	 St: c06d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24146605----T: 24149210 	 St: c05a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24146605----T: 24149210 	 St: c06d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24149210----T: 24151815 	 St: c05a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24149210----T: 24151815 	 St: c06d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24151815----T: 24154420 	 St: c05a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24151815----T: 24154420 	 St: c06e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24154420----T: 24157025 	 St: c05a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24154420----T: 24157025 	 St: c06e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24157025----T: 24159630 	 St: c05a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24157025----T: 24159630 	 St: c0162000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24159630----T: 24162235 	 St: c05a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24159630----T: 24162235 	 St: c06e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24162235----T: 24164840 	 St: c0598000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24162235----T: 24164840 	 St: c06e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24164840----T: 24167445 	 St: c0599000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24164840----T: 24167445 	 St: c06b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24167445----T: 24170050 	 St: c05a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24167445----T: 24170050 	 St: c06b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24170050----T: 24172655 	 St: c05a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24170050----T: 24172655 	 St: c0152000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24172655----T: 24175260 	 St: c059e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24172655----T: 24175260 	 St: c06b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24175260----T: 24177865 	 St: c059f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24175260----T: 24177865 	 St: c06f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24177865----T: 24180470 	 St: c05c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24177865----T: 24180470 	 St: c06f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24180470----T: 24183075 	 St: c05c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24180470----T: 24183075 	 St: c06f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24183075----T: 24185680 	 St: c05c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24183075----T: 24185680 	 St: c0167000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24185680----T: 24188285 	 St: c05c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24185680----T: 24188285 	 St: c06b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24188285----T: 24190890 	 St: c05fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24188285----T: 24190890 	 St: c06b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24190890----T: 24193495 	 St: c05fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24190890----T: 24193495 	 St: c06b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24193495----T: 24196100 	 St: c05fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24193495----T: 24196100 	 St: c0151000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24196100----T: 24198705 	 St: c05ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24196100----T: 24198705 	 St: c06b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24198705----T: 24201310 	 St: c05b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24198705----T: 24201310 	 St: c06da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24201310----T: 24203915 	 St: c05b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24201310----T: 24203915 	 St: c06dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24203915----T: 24206520 	 St: c05ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24203915----T: 24206520 	 St: c06db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24206520----T: 24209125 	 St: c05b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24206520----T: 24209125 	 St: c015e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24209125----T: 24211730 	 St: c05b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24209125----T: 24211730 	 St: c06dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24211730----T: 24214335 	 St: c05b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24211730----T: 24214335 	 St: c06c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24214335----T: 24216940 	 St: c05b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24214335----T: 24216940 	 St: c06c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24216940----T: 24219545 	 St: c05b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24216940----T: 24219545 	 St: c0157000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24219545----T: 24222150 	 St: c05b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24219545----T: 24222150 	 St: c06f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24222150----T: 24224755 	 St: c05ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24222150----T: 24224755 	 St: c06f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24224755----T: 24227360 	 St: c05cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24224755----T: 24227360 	 St: c0166000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24227360----T: 24229965 	 St: c05cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24227360----T: 24229965 	 St: c06f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24229965----T: 24232570 	 St: c05cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24229965----T: 24232570 	 St: c06fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24232570----T: 24235175 	 St: c05e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24232570----T: 24235175 	 St: c06fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24235175----T: 24237780 	 St: c05e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24235175----T: 24237780 	 St: c06fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24237780----T: 24240385 	 St: c05e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24237780----T: 24240385 	 St: c0169000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24240385----T: 24242990 	 St: c05e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24240385----T: 24242990 	 St: c06ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24242990----T: 24245595 	 St: c05ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24242990----T: 24245595 	 St: c014f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24245595----T: 24248200 	 St: c05ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24245595----T: 24248200 	 St: c06ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24248200----T: 24250805 	 St: c05f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24248200----T: 24250805 	 St: c06af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24250805----T: 24253410 	 St: c0602000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24250805----T: 24253410 	 St: c06b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24253410----T: 24256015 	 St: c0603000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24253410----T: 24256015 	 St: c06ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24256015----T: 24258620 	 St: c0604000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24256015----T: 24258620 	 St: c06f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24258620----T: 24261225 	 St: c0605000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24258620----T: 24261225 	 St: c06f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24261225----T: 24263830 	 St: c05d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24261225----T: 24263830 	 St: c0165000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24263830----T: 24266435 	 St: c05da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24263830----T: 24266435 	 St: c06f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24266435----T: 24269040 	 St: c05db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24266435----T: 24269040 	 St: c06c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24269040----T: 24271645 	 St: c0601000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24269040----T: 24271645 	 St: c06cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24271645----T: 24274250 	 St: c0600000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24271645----T: 24274250 	 St: c06c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24274250----T: 24276855 	 St: c05c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24274250----T: 24276855 	 St: c06ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24276855----T: 24279460 	 St: c05c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24276855----T: 24279460 	 St: c0158000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24279460----T: 24282065 	 St: c05c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24279460----T: 24282065 	 St: c06d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24282065----T: 24284670 	 St: c05d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24282065----T: 24284670 	 St: c06d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24284670----T: 24287275 	 St: c05d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24284670----T: 24287275 	 St: c015a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24287275----T: 24289880 	 St: c05d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24287275----T: 24289880 	 St: c06ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24289880----T: 24292485 	 St: c05d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24289880----T: 24292485 	 St: c06cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24292485----T: 24295090 	 St: c05d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24292485----T: 24295090 	 St: c0732000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24295090----T: 24297695 	 St: c05d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24295090----T: 24297695 	 St: c0733000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24297695----T: 24300300 	 St: c05f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24297695----T: 24300300 	 St: c017b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24300300----T: 24302905 	 St: c05f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24300300----T: 24302905 	 St: c0738000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24302905----T: 24305510 	 St: c05f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24302905----T: 24305510 	 St: c017d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24305510----T: 24308115 	 St: c05fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24305510----T: 24308115 	 St: c0739000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24308115----T: 24310720 	 St: c05fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24308115----T: 24310720 	 St: c0734000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24310720----T: 24313325 	 St: c05f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24310720----T: 24313325 	 St: c0737000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24313325----T: 24315930 	 St: c05c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24313325----T: 24315930 	 St: c0735000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24315930----T: 24318535 	 St: c05c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24315930----T: 24318535 	 St: c017c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24318535----T: 24321140 	 St: c05c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24318535----T: 24321140 	 St: c0736000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24321140----T: 24323745 	 St: c05ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24321140----T: 24323745 	 St: c0750000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24323745----T: 24326350 	 St: c05cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24323745----T: 24326350 	 St: c0185000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24326350----T: 24328955 	 St: c05bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24326350----T: 24328955 	 St: c0751000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24328955----T: 24331560 	 St: c05bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24328955----T: 24331560 	 St: c0717000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24331560----T: 24334165 	 St: c05bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24331560----T: 24334165 	 St: c0718000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24334165----T: 24336770 	 St: c05d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24334165----T: 24336770 	 St: c0172000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24336770----T: 24339375 	 St: c05d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24336770----T: 24339375 	 St: c0716000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24339375----T: 24341980 	 St: c05d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24339375----T: 24341980 	 St: c0715000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24341980----T: 24344585 	 St: c05e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24341980----T: 24344585 	 St: c0171000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24344585----T: 24347190 	 St: c05e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24344585----T: 24347190 	 St: c0714000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24347190----T: 24349795 	 St: c05e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24347190----T: 24349795 	 St: c072c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24349795----T: 24352400 	 St: c05e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24349795----T: 24352400 	 St: c072d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24352400----T: 24355005 	 St: c05ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24352400----T: 24355005 	 St: c0179000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24355005----T: 24357610 	 St: c05dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24355005----T: 24357610 	 St: c074f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24357610----T: 24360215 	 St: c05dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24357610----T: 24360215 	 St: c074e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24360215----T: 24362820 	 St: c05de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24360215----T: 24362820 	 St: c0184000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24362820----T: 24365425 	 St: c05df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24362820----T: 24365425 	 St: c074d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24365425----T: 24368030 	 St: c05eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24365425----T: 24368030 	 St: c071d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24368030----T: 24370635 	 St: c05ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24368030----T: 24370635 	 St: c071e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24370635----T: 24373240 	 St: c05ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24370635----T: 24373240 	 St: c0174000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24373240----T: 24375845 	 St: c05f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24373240----T: 24375845 	 St: c070b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24375845----T: 24378450 	 St: c05f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24375845----T: 24378450 	 St: c070c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24378450----T: 24381055 	 St: c05f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24378450----T: 24381055 	 St: c016e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24381055----T: 24383660 	 St: c05f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24381055----T: 24383660 	 St: c073a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24383660----T: 24386265 	 St: c05f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24383660----T: 24386265 	 St: c073b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24386265----T: 24388870 	 St: c061b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24386265----T: 24388870 	 St: c073c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24388870----T: 24391475 	 St: c061c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24388870----T: 24391475 	 St: c017e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24391475----T: 24394080 	 St: c061d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24391475----T: 24394080 	 St: c073d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24394080----T: 24396685 	 St: c05be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24394080----T: 24396685 	 St: c073e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24396685----T: 24399290 	 St: c05bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24396685----T: 24399290 	 St: c073f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24399290----T: 24401895 	 St: c05e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24399290----T: 24401895 	 St: c017f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24401895----T: 24404500 	 St: c05e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24401895----T: 24404500 	 St: c0719000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24404500----T: 24407105 	 St: c0654000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24404500----T: 24407105 	 St: c0173000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24407105----T: 24409710 	 St: c0653000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24407105----T: 24409710 	 St: c071a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24409710----T: 24412315 	 St: c0655000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24409710----T: 24412315 	 St: c071c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24412315----T: 24414920 	 St: c0656000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24412315----T: 24414920 	 St: c071b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24414920----T: 24417525 	 St: c062a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24414920----T: 24417525 	 St: c070d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24417525----T: 24420130 	 St: c062c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24417525----T: 24420130 	 St: c070e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24420130----T: 24422735 	 St: c062b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24420130----T: 24422735 	 St: c070f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24422735----T: 24425340 	 St: c063b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24422735----T: 24425340 	 St: c016f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24425340----T: 24427945 	 St: c063c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24425340----T: 24427945 	 St: c06fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24427945----T: 24430550 	 St: c063d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24427945----T: 24430550 	 St: c06ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24430550----T: 24433155 	 St: c063e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24430550----T: 24433155 	 St: c0700000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24433155----T: 24435760 	 St: c0619000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24433155----T: 24435760 	 St: c016a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24435760----T: 24438365 	 St: c061a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24435760----T: 24438365 	 St: c072e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24438365----T: 24440970 	 St: c0618000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24438365----T: 24440970 	 St: c0731000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24440970----T: 24443575 	 St: c0627000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24440970----T: 24443575 	 St: c072f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24443575----T: 24446180 	 St: c0628000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24443575----T: 24446180 	 St: c0730000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24446180----T: 24448785 	 St: c0629000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24446180----T: 24448785 	 St: c0701000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24448785----T: 24451390 	 St: c0648000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24448785----T: 24451390 	 St: c017a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24451390----T: 24453995 	 St: c0649000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24451390----T: 24453995 	 St: c0702000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24453995----T: 24456600 	 St: c0647000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24453995----T: 24456600 	 St: c0703000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24456600----T: 24459205 	 St: c0630000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24456600----T: 24459205 	 St: c016b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24459205----T: 24461810 	 St: c0632000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24459205----T: 24461810 	 St: c0710000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24461810----T: 24464415 	 St: c0631000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24461810----T: 24464415 	 St: c0713000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24464415----T: 24467020 	 St: c062f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24464415----T: 24467020 	 St: c0711000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24467020----T: 24469625 	 St: c0624000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24467020----T: 24469625 	 St: c0170000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24469625----T: 24472230 	 St: c0626000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24469625----T: 24472230 	 St: c0712000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24472230----T: 24474835 	 St: c0625000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24472230----T: 24474835 	 St: c071f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24474835----T: 24477440 	 St: c0639000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24474835----T: 24477440 	 St: c0720000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24477440----T: 24480045 	 St: c063a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24477440----T: 24480045 	 St: c0721000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24480045----T: 24482650 	 St: c0652000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24480045----T: 24482650 	 St: c0175000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24482650----T: 24485255 	 St: c0651000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24482650----T: 24485255 	 St: c0740000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24485255----T: 24487860 	 St: c061e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24485255----T: 24487860 	 St: c0741000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24487860----T: 24490465 	 St: c061f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24487860----T: 24490465 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24490465----T: 24493070 	 St: c0637000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24490465----T: 24493070 	 St: c0742000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24493070----T: 24495675 	 St: c0636000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24493070----T: 24495675 	 St: c0704000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24495675----T: 24498280 	 St: c0638000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24495675----T: 24498280 	 St: c0705000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24498280----T: 24500885 	 St: c0613000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24498280----T: 24500885 	 St: c016c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24500885----T: 24503490 	 St: c0612000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24500885----T: 24503490 	 St: c0706000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24503490----T: 24506095 	 St: c0614000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24503490----T: 24506095 	 St: c074c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24506095----T: 24508700 	 St: c0615000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24506095----T: 24508700 	 St: c074b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24508700----T: 24511305 	 St: c060c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24508700----T: 24511305 	 St: c0183000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24511305----T: 24513910 	 St: c060d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24511305----T: 24513910 	 St: c074a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24513910----T: 24516515 	 St: c060e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24513910----T: 24516515 	 St: c0707000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24516515----T: 24519120 	 St: c060f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24516515----T: 24519120 	 St: c0708000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24519120----T: 24521725 	 St: c0645000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24519120----T: 24521725 	 St: c070a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24521725----T: 24524330 	 St: c0646000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24521725----T: 24524330 	 St: c0709000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24524330----T: 24526935 	 St: c0657000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24524330----T: 24526935 	 St: c016d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24526935----T: 24529540 	 St: c0658000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24526935----T: 24529540 	 St: c0726000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24529540----T: 24532145 	 St: c0659000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24529540----T: 24532145 	 St: c0727000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24532145----T: 24534750 	 St: c0609000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24532145----T: 24534750 	 St: c0177000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24534750----T: 24537355 	 St: c060b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24534750----T: 24537355 	 St: c0182000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24537355----T: 24539960 	 St: c060a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24537355----T: 24539960 	 St: c0749000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24539960----T: 24542565 	 St: c0606000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24539960----T: 24542565 	 St: c0748000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24542565----T: 24545170 	 St: c0607000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24542565----T: 24545170 	 St: c0747000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24545170----T: 24547775 	 St: c0608000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24545170----T: 24547775 	 St: c0743000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24547775----T: 24550380 	 St: c064e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24547775----T: 24550380 	 St: c0746000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24550380----T: 24552985 	 St: c064f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24550380----T: 24552985 	 St: c0181000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24552985----T: 24555590 	 St: c0650000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24552985----T: 24555590 	 St: c0744000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24555590----T: 24558195 	 St: c062d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24555590----T: 24558195 	 St: c0745000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24558195----T: 24560800 	 St: c062e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24558195----T: 24560800 	 St: c0722000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24560800----T: 24563405 	 St: c0616000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24560800----T: 24563405 	 St: c0723000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24563405----T: 24566010 	 St: c0617000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24563405----T: 24566010 	 St: c0725000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24566010----T: 24568615 	 St: c0610000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24566010----T: 24568615 	 St: c0176000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24568615----T: 24571220 	 St: c0611000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24568615----T: 24571220 	 St: c0724000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24571220----T: 24573825 	 St: c0621000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24571220----T: 24573825 	 St: c0728000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24573825----T: 24576430 	 St: c0622000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24573825----T: 24576430 	 St: c0729000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24576430----T: 24579035 	 St: c0623000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24576430----T: 24579035 	 St: c0178000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24579035----T: 24581640 	 St: c0640000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24579035----T: 24581640 	 St: c072b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24581640----T: 24584245 	 St: c063f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24581640----T: 24584245 	 St: c072a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24584245----T: 24586850 	 St: c06a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24584245----T: 24586850 	 St: c078c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24586850----T: 24589455 	 St: c06a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24586850----T: 24589455 	 St: c078d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24589455----T: 24592060 	 St: c06a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24589455----T: 24592060 	 St: c0199000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24592060----T: 24594665 	 St: c0693000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24592060----T: 24594665 	 St: c0756000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24594665----T: 24597270 	 St: c0694000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24594665----T: 24597270 	 St: c0187000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24597270----T: 24599875 	 St: c0695000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24597270----T: 24599875 	 St: c0757000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24599875----T: 24602480 	 St: c06a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24599875----T: 24602480 	 St: c0776000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24602480----T: 24605085 	 St: c06a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24602480----T: 24605085 	 St: c0777000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24605085----T: 24607690 	 St: c0676000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24605085----T: 24607690 	 St: c0192000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24607690----T: 24610295 	 St: c0677000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24607690----T: 24610295 	 St: c0778000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24610295----T: 24612900 	 St: c0675000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24610296----T: 24612901 	 St: c0786000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24613355----T: 24615960 	 St: c0158000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24613355----T: 24615960 	 St: c0787000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24615960----T: 24618565 	 St: c0159000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24615960----T: 24618565 	 St: c07fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24618565----T: 24621170 	 St: c0151000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24618565----T: 24621170 	 St: c07fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24621170----T: 24623775 	 St: c0166000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24621170----T: 24623775 	 St: c01be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24623775----T: 24626380 	 St: c0153000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24623775----T: 24626380 	 St: c07f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24626380----T: 24628985 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24626380----T: 24628985 	 St: c07f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24628985----T: 24631590 	 St: c015f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24628985----T: 24631590 	 St: c01bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24631590----T: 24634195 	 St: c0164000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24631590----T: 24634195 	 St: c07fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24634195----T: 24636800 	 St: c0168000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24634195----T: 24636800 	 St: c07f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24636800----T: 24639405 	 St: c0169000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24636800----T: 24639405 	 St: c07fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24639405----T: 24642010 	 St: c0156000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24639405----T: 24642010 	 St: c07fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24642010----T: 24644615 	 St: c0157000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24642010----T: 24644615 	 St: c01bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24644615----T: 24647220 	 St: c015b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24644615----T: 24647220 	 St: c07ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24647220----T: 24649825 	 St: c015d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24647220----T: 24649825 	 St: c081f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24649825----T: 24652430 	 St: c0165000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24649825----T: 24652430 	 St: c0820000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24652430----T: 24655035 	 St: c0167000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24652430----T: 24655035 	 St: c01ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24655035----T: 24657640 	 St: c015a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24655035----T: 24657640 	 St: c081e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24657640----T: 24660245 	 St: c015e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24657640----T: 24660245 	 St: c081d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24660245----T: 24662850 	 St: c0162000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24660245----T: 24662850 	 St: c081c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24662850----T: 24665455 	 St: c0161000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24662850----T: 24665455 	 St: c01c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24665455----T: 24668060 	 St: c0163000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24665455----T: 24668060 	 St: c081b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24668060----T: 24670665 	 St: c014f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24668060----T: 24670665 	 St: c081a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24670665----T: 24673270 	 St: c0155000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24670665----T: 24673270 	 St: c01c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24673270----T: 24675875 	 St: c015c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24673270----T: 24675875 	 St: c0819000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24675875----T: 24678480 	 St: c0152000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24675875----T: 24678480 	 St: c082c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24678480----T: 24681085 	 St: c014e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24678480----T: 24681085 	 St: c082b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24681085----T: 24683690 	 St: c0154000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24681085----T: 24683690 	 St: c01ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24683690----T: 24686295 	 St: c0160000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24683690----T: 24686295 	 St: c082d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24686295----T: 24688900 	 St: c0174000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24686295----T: 24688900 	 St: c082e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24688900----T: 24691505 	 St: c0170000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24688900----T: 24691505 	 St: c082f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24691505----T: 24694110 	 St: c0178000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24691505----T: 24694110 	 St: c01cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24694110----T: 24696715 	 St: c016a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24694110----T: 24696715 	 St: c0825000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24696715----T: 24699320 	 St: c0175000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24696715----T: 24699320 	 St: c0826000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24699320----T: 24701925 	 St: c0182000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24699320----T: 24701925 	 St: c01cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24701925----T: 24704530 	 St: c0177000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24701925----T: 24704530 	 St: c082a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24704530----T: 24707135 	 St: c016e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24704530----T: 24707135 	 St: c0827000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24707135----T: 24709740 	 St: c0179000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24707135----T: 24709740 	 St: c01cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24709740----T: 24712345 	 St: c0183000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24709740----T: 24712345 	 St: c0829000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24712345----T: 24714950 	 St: c016c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24712345----T: 24714950 	 St: c0828000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24714950----T: 24717555 	 St: c016b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24714950----T: 24717555 	 St: c0821000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24717555----T: 24720160 	 St: c0171000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24717555----T: 24720160 	 St: c0822000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24720160----T: 24722765 	 St: c0173000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24720160----T: 24722765 	 St: c01cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24722765----T: 24725370 	 St: c0184000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24722765----T: 24725370 	 St: c0824000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24725370----T: 24727975 	 St: c0181000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24725370----T: 24727975 	 St: c0823000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24727975----T: 24730580 	 St: c0172000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24727975----T: 24730580 	 St: c0840000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24730580----T: 24733185 	 St: c017b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24730580----T: 24733185 	 St: c0841000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24733185----T: 24735790 	 St: c017d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24733185----T: 24735790 	 St: c01d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24735790----T: 24738395 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24735790----T: 24738395 	 St: c0842000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24738395----T: 24741000 	 St: c017f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24738395----T: 24741000 	 St: c0843000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24741000----T: 24743605 	 St: c0176000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24741000----T: 24743605 	 St: c0844000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24743605----T: 24746210 	 St: c017a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24743605----T: 24746210 	 St: c01d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24746210----T: 24748815 	 St: c017c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24746210----T: 24748815 	 St: c0830000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24748815----T: 24751420 	 St: c016d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24748815----T: 24751420 	 St: c0831000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24751420----T: 24754025 	 St: c017e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24751420----T: 24754025 	 St: c0832000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24754025----T: 24756630 	 St: c0185000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24754025----T: 24756630 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24756630----T: 24759235 	 St: c016f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24756630----T: 24759235 	 St: c0837000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24759235----T: 24761840 	 St: c0199000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24759235----T: 24761840 	 St: c0838000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24761840----T: 24764445 	 St: c0187000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24761840----T: 24764445 	 St: c01d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24764445----T: 24767050 	 St: c01a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24764445----T: 24767050 	 St: c0839000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24767050----T: 24769655 	 St: c0192000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24767050----T: 24769655 	 St: c083a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24769655----T: 24772260 	 St: c0191000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24769655----T: 24772260 	 St: c083b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24772260----T: 24774865 	 St: c01a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24772260----T: 24774865 	 St: c01d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24774865----T: 24777470 	 St: c01ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24774865----T: 24777470 	 St: c083c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24777470----T: 24780075 	 St: c01b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24777470----T: 24780075 	 St: c083d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24780075----T: 24782680 	 St: c01a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24780075----T: 24782680 	 St: c01d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24782680----T: 24785285 	 St: c01bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24782680----T: 24785285 	 St: c083f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24785285----T: 24787890 	 St: c01ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24785285----T: 24787890 	 St: c083e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24787890----T: 24790495 	 St: c01a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24787890----T: 24790495 	 St: c0845000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24790495----T: 24793100 	 St: c01ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24790495----T: 24793100 	 St: c0846000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24793100----T: 24795705 	 St: c01a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24793100----T: 24795705 	 St: c01d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24795705----T: 24798310 	 St: c01ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24795705----T: 24798310 	 St: c0847000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24798310----T: 24800915 	 St: c01ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24798310----T: 24800915 	 St: c0833000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24800915----T: 24803520 	 St: c01bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24800915----T: 24803520 	 St: c0834000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24803520----T: 24806125 	 St: c01aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24803520----T: 24806125 	 St: c0836000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24806125----T: 24808730 	 St: c01b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24806125----T: 24808730 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24808730----T: 24811335 	 St: c01a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24808730----T: 24811335 	 St: c0835000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24811335----T: 24813940 	 St: c01af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24811335----T: 24813940 	 St: c085b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24813940----T: 24816545 	 St: c01b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24813940----T: 24816545 	 St: c085c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24816545----T: 24819150 	 St: c01a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24816545----T: 24819150 	 St: c01de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24819150----T: 24821755 	 St: c01b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24819150----T: 24821755 	 St: c0848000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24821755----T: 24824360 	 St: c01b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24821755----T: 24824360 	 St: c0849000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24824360----T: 24826965 	 St: c01b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24824360----T: 24826965 	 St: c084a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24826965----T: 24829570 	 St: c01b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24826965----T: 24829570 	 St: c01d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24829570----T: 24832175 	 St: c01a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24829570----T: 24832175 	 St: c085d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24832175----T: 24834780 	 St: c01a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24832175----T: 24834780 	 St: c085e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24834780----T: 24837385 	 St: c0786000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24834780----T: 24837385 	 St: c085f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24837385----T: 24839990 	 St: c0787000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24837385----T: 24839990 	 St: c01df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24839990----T: 24842595 	 St: c06c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24839990----T: 24842595 	 St: c084f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24842595----T: 24845200 	 St: c06ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24842595----T: 24845200 	 St: c0850000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24845200----T: 24847805 	 St: c06cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24845200----T: 24847805 	 St: c01da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24847805----T: 24850410 	 St: c06c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24847805----T: 24850410 	 St: c0851000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24850410----T: 24853015 	 St: c06ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24850410----T: 24853015 	 St: c0852000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24853015----T: 24855620 	 St: c06cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24853015----T: 24855620 	 St: c0853000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24855620----T: 24858225 	 St: c06cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24855620----T: 24858225 	 St: c01db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24858225----T: 24860830 	 St: c06b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24858225----T: 24860830 	 St: c0854000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24860830----T: 24863435 	 St: c06b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24860830----T: 24863435 	 St: c0855000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24863435----T: 24866040 	 St: c06b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24863435----T: 24866040 	 St: c0856000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24866040----T: 24868645 	 St: c06b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24866040----T: 24868645 	 St: c01dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24868645----T: 24871250 	 St: c06f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24868645----T: 24871250 	 St: c084b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24871250----T: 24873855 	 St: c06f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24871250----T: 24873855 	 St: c084e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24873855----T: 24876460 	 St: c06f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24873855----T: 24876460 	 St: c084c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24876460----T: 24879065 	 St: c06f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24876460----T: 24879065 	 St: c01d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24879065----T: 24881670 	 St: c06ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24879065----T: 24881670 	 St: c084d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24881670----T: 24884275 	 St: c06bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24881670----T: 24884275 	 St: c0857000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24884275----T: 24886880 	 St: c06bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24884275----T: 24886880 	 St: c0858000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24886880----T: 24889485 	 St: c06b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24886880----T: 24889485 	 St: c085a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24889485----T: 24892090 	 St: c06b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24889485----T: 24892090 	 St: c0859000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24892090----T: 24894695 	 St: c06b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24892090----T: 24894695 	 St: c01dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24894695----T: 24897300 	 St: c06b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24894695----T: 24897300 	 St: c0804000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24897300----T: 24899905 	 St: c06de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24897300----T: 24899905 	 St: c0805000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24899905----T: 24902510 	 St: c06e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24899905----T: 24902510 	 St: c01c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24902510----T: 24905115 	 St: c06df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24902510----T: 24905115 	 St: c0818000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24905115----T: 24907720 	 St: c06dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24905115----T: 24907720 	 St: c0816000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24907720----T: 24910325 	 St: c06ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24907720----T: 24910325 	 St: c01c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24910325----T: 24912930 	 St: c06ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24910325----T: 24912930 	 St: c0817000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24912930----T: 24915535 	 St: c06ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24912930----T: 24915535 	 St: c0806000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24915535----T: 24918140 	 St: c06ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24915535----T: 24918140 	 St: c0807000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24918140----T: 24920745 	 St: c06fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24918140----T: 24920745 	 St: c01c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24920745----T: 24923350 	 St: c06f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24920745----T: 24923350 	 St: c0808000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24923350----T: 24925955 	 St: c06fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24923350----T: 24925955 	 St: c0815000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24925955----T: 24928560 	 St: c06f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24925955----T: 24928560 	 St: c0814000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24928560----T: 24931165 	 St: c06fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24928560----T: 24931165 	 St: c01c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24931165----T: 24933770 	 St: c06fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24931165----T: 24933770 	 St: c0813000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24933770----T: 24936375 	 St: c06fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24933770----T: 24936375 	 St: c0800000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24936375----T: 24938980 	 St: c06c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24936375----T: 24938980 	 St: c0801000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24938980----T: 24941585 	 St: c06c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24938980----T: 24941585 	 St: c0803000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24941585----T: 24944190 	 St: c06c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24941585----T: 24944190 	 St: c01c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24944190----T: 24946795 	 St: c06c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24944190----T: 24946795 	 St: c0802000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24946795----T: 24949400 	 St: c06c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24946795----T: 24949400 	 St: c0809000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24949400----T: 24952005 	 St: c06c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24949400----T: 24952005 	 St: c080a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24952005----T: 24954610 	 St: c06d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24952005----T: 24954610 	 St: c01c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24954610----T: 24957215 	 St: c06d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24954610----T: 24957215 	 St: c080b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24957215----T: 24959820 	 St: c06d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24957215----T: 24959820 	 St: c080c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24959820----T: 24962425 	 St: c06d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24959820----T: 24962425 	 St: c080d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24962425----T: 24965030 	 St: c06d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24962425----T: 24965030 	 St: c080e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24965030----T: 24967635 	 St: c06d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24965030----T: 24967635 	 St: c01c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24967635----T: 24970240 	 St: c06da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24967635----T: 24970240 	 St: c080f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24970240----T: 24972845 	 St: c06f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24970240----T: 24972845 	 St: c0812000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24972845----T: 24975450 	 St: c06f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24972845----T: 24975450 	 St: c0810000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24975450----T: 24978055 	 St: c06f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24975450----T: 24978055 	 St: c0811000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24978055----T: 24980660 	 St: c06f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24978055----T: 24980660 	 St: c01c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24980660----T: 24983265 	 St: c06d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24980660----T: 24983265 	 St: c088b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24983265----T: 24985870 	 St: c06cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24983265----T: 24985870 	 St: c01ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24985870----T: 24988475 	 St: c06d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24985870----T: 24988475 	 St: c0879000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24988475----T: 24991080 	 St: c06db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24988475----T: 24991080 	 St: c01e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24991080----T: 24993685 	 St: c06dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24991080----T: 24993685 	 St: c087a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24993685----T: 24996290 	 St: c06e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24993685----T: 24996290 	 St: c088c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24996290----T: 24998895 	 St: c06e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24996290----T: 24998895 	 St: c088d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 24998895----T: 25001500 	 St: c06e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24998895----T: 25001500 	 St: c088e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25001500----T: 25004105 	 St: c06e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25001500----T: 25004105 	 St: c01ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25004105----T: 25006710 	 St: c06e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25004105----T: 25006710 	 St: c087b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25006710----T: 25009315 	 St: c06e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25006710----T: 25009315 	 St: c08fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25009315----T: 25011920 	 St: c06e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25009315----T: 25011920 	 St: c087c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25011920----T: 25014525 	 St: c06ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25011920----T: 25014525 	 St: c01e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25014525----T: 25017130 	 St: c06eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25014525----T: 25017130 	 St: c087d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25017130----T: 25019735 	 St: c06ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25017130----T: 25019735 	 St: c087e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25019735----T: 25022340 	 St: c06af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25019735----T: 25022340 	 St: c087f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25022340----T: 25024945 	 St: c06ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25022340----T: 25024945 	 St: c01ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25024945----T: 25027550 	 St: c06bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25024945----T: 25027550 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25027550----T: 25030155 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25027550----T: 25030155 	 St: c0881000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25030155----T: 25032760 	 St: c06c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25030155----T: 25032760 	 St: c0882000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25032760----T: 25035365 	 St: c06d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25032760----T: 25035365 	 St: c01eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25035365----T: 25037970 	 St: c06d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25035365----T: 25037970 	 St: c0883000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25037970----T: 25040575 	 St: c06b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25037970----T: 25040575 	 St: c0949000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25040575----T: 25043180 	 St: c06b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25040575----T: 25043180 	 St: c0884000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25043180----T: 25045785 	 St: c06ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25043180----T: 25045785 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25045785----T: 25048390 	 St: c06ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25045785----T: 25048390 	 St: c0885000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25048390----T: 25050995 	 St: c06bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25048390----T: 25050995 	 St: c0886000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25050995----T: 25053600 	 St: c06be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25050995----T: 25053600 	 St: c0887000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25053600----T: 25056205 	 St: c06e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25053600----T: 25056205 	 St: c088a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25056205----T: 25058810 	 St: c06e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25056205----T: 25058810 	 St: c0888000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25058810----T: 25061415 	 St: c071c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25058810----T: 25061415 	 St: c01ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25061415----T: 25064020 	 St: c071d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25061415----T: 25064020 	 St: c0889000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25064020----T: 25066625 	 St: c071e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25064020----T: 25066625 	 St: c01e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25066625----T: 25069230 	 St: c071f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25066625----T: 25069230 	 St: c0864000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25069230----T: 25071835 	 St: c0711000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25069230----T: 25071835 	 St: c0865000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25071835----T: 25074440 	 St: c0710000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25071835----T: 25074440 	 St: c0876000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25074440----T: 25077045 	 St: c0713000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25074440----T: 25077045 	 St: c0878000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25077045----T: 25079650 	 St: c0712000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25077045----T: 25079650 	 St: c01e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25079650----T: 25082255 	 St: c0728000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25079650----T: 25082255 	 St: c0877000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25082255----T: 25084860 	 St: c0729000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25082255----T: 25084860 	 St: c0860000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25084860----T: 25087465 	 St: c072a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25084860----T: 25087465 	 St: c0863000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25087465----T: 25090070 	 St: c072b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25087465----T: 25090070 	 St: c0861000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25090070----T: 25092675 	 St: c06ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25090070----T: 25092675 	 St: c01e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25092675----T: 25095280 	 St: c0700000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25092675----T: 25095280 	 St: c08ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25095280----T: 25097885 	 St: c0701000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25095280----T: 25097885 	 St: c0862000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25097885----T: 25100490 	 St: c0720000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25097885----T: 25100490 	 St: c0873000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25100490----T: 25103095 	 St: c0721000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25100490----T: 25103095 	 St: c0958000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25103095----T: 25105700 	 St: c0722000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25103095----T: 25105700 	 St: c01e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25105700----T: 25108305 	 St: c0746000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25105700----T: 25108305 	 St: c0875000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25108305----T: 25110910 	 St: c0748000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25108305----T: 25110910 	 St: c0874000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25110910----T: 25113515 	 St: c0747000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25110910----T: 25113515 	 St: c01e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25113515----T: 25116120 	 St: c0749000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25113515----T: 25116120 	 St: c08c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25116120----T: 25118725 	 St: c0727000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25116120----T: 25118725 	 St: c086a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25118725----T: 25121330 	 St: c0725000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25118725----T: 25121330 	 St: c086b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25121330----T: 25123935 	 St: c0726000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25121330----T: 25123935 	 St: c086c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25123935----T: 25126540 	 St: c070b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25123935----T: 25126540 	 St: c0984000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25126540----T: 25129145 	 St: c070c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25126540----T: 25129145 	 St: c086d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25129145----T: 25131750 	 St: c070a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25129145----T: 25131750 	 St: c01e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25131750----T: 25134355 	 St: c070d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25131750----T: 25134355 	 St: c086e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25134355----T: 25136960 	 St: c072c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25134355----T: 25136960 	 St: c0866000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25136960----T: 25139565 	 St: c072d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25136960----T: 25139565 	 St: c0869000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25139565----T: 25142170 	 St: c072e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25139565----T: 25142170 	 St: c01e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25142170----T: 25144775 	 St: c074a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25142170----T: 25144775 	 St: c0867000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25144775----T: 25147380 	 St: c074b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25144775----T: 25147380 	 St: c09b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25147380----T: 25149985 	 St: c074c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25147380----T: 25149985 	 St: c0868000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25149985----T: 25152590 	 St: c0704000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25149985----T: 25152590 	 St: c0953000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25152590----T: 25155195 	 St: c0705000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25152590----T: 25155195 	 St: c086f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25155195----T: 25157800 	 St: c0706000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25155195----T: 25157800 	 St: c0872000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25157800----T: 25160405 	 St: c0707000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25157800----T: 25160405 	 St: c0870000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25160405----T: 25163010 	 St: c0702000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25160405----T: 25163010 	 St: c01e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25163010----T: 25165615 	 St: c0703000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25163010----T: 25165615 	 St: c0871000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25165615----T: 25168220 	 St: c0714000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25165615----T: 25168220 	 St: c089f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25168220----T: 25170825 	 St: c0716000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25168220----T: 25170825 	 St: c08a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25170825----T: 25173430 	 St: c0715000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25170825----T: 25173430 	 St: c01f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25173430----T: 25176035 	 St: c071a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25173430----T: 25176035 	 St: c098a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25176035----T: 25178640 	 St: c071b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25176035----T: 25178640 	 St: c0896000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25178640----T: 25181245 	 St: c074d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25178640----T: 25181245 	 St: c0895000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25181245----T: 25183850 	 St: c074f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25181245----T: 25183850 	 St: c0897000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25183850----T: 25186455 	 St: c074e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25183850----T: 25186455 	 St: c0928000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25186455----T: 25189060 	 St: c0743000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25186455----T: 25189060 	 St: c01f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25189060----T: 25191665 	 St: c0744000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25189060----T: 25191665 	 St: c088f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25191665----T: 25194270 	 St: c0745000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25191665----T: 25194270 	 St: c094c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25194270----T: 25196875 	 St: c0717000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25194270----T: 25196875 	 St: c0890000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25196875----T: 25199480 	 St: c0718000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25196875----T: 25199480 	 St: c01f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25199480----T: 25202085 	 St: c0719000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25199480----T: 25202085 	 St: c0891000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25202085----T: 25204690 	 St: c0733000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25202085----T: 25204690 	 St: c0962000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25204690----T: 25207295 	 St: c0734000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25204690----T: 25207295 	 St: c0892000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25207295----T: 25209900 	 St: c0732000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25207295----T: 25209900 	 St: c096b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25209900----T: 25212505 	 St: c0738000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25209900----T: 25212505 	 St: c01f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25212505----T: 25215110 	 St: c0739000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25212505----T: 25215110 	 St: c0893000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25215110----T: 25217715 	 St: c073a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25215110----T: 25217715 	 St: c0894000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25217715----T: 25220320 	 St: c0741000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25217715----T: 25220320 	 St: c0926000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25220320----T: 25222925 	 St: c0742000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25220320----T: 25222925 	 St: c094f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25222925----T: 25225530 	 St: c073d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25222925----T: 25225530 	 St: c0898000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25225530----T: 25228135 	 St: c073e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25225530----T: 25228135 	 St: c08e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25228135----T: 25230740 	 St: c073f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25228135----T: 25230740 	 St: c0992000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25230740----T: 25233345 	 St: c0740000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25230740----T: 25233345 	 St: c0899000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25233345----T: 25235950 	 St: c0723000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25233345----T: 25235950 	 St: c089a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25235950----T: 25238555 	 St: c0724000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25235950----T: 25238555 	 St: c09b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25238555----T: 25241160 	 St: c072f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25238555----T: 25241160 	 St: c01f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25241160----T: 25243765 	 St: c0730000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25241160----T: 25243765 	 St: c0963000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25243765----T: 25246370 	 St: c0731000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25243765----T: 25246370 	 St: c089b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25246370----T: 25248975 	 St: c0735000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25246370----T: 25248975 	 St: c0996000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25248975----T: 25251580 	 St: c0736000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25248975----T: 25251580 	 St: c0989000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25251580----T: 25254185 	 St: c0737000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25251580----T: 25254185 	 St: c094b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25254185----T: 25256790 	 St: c0708000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25254185----T: 25256790 	 St: c08f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25256790----T: 25259395 	 St: c0709000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25256790----T: 25259395 	 St: c08cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25259395----T: 25262000 	 St: c073b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25259395----T: 25262000 	 St: c0957000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25262000----T: 25264605 	 St: c073c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25262000----T: 25264605 	 St: c08d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25264605----T: 25267210 	 St: c0750000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25264605----T: 25267210 	 St: c090b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25267210----T: 25269815 	 St: c0751000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25267210----T: 25269815 	 St: c089c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25269815----T: 25272420 	 St: c070e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25269815----T: 25272420 	 St: c01f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25272420----T: 25275025 	 St: c070f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25272420----T: 25275025 	 St: c089e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25275025----T: 25277630 	 St: c078c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25275025----T: 25277630 	 St: c089d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25277630----T: 25280235 	 St: c078d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25277630----T: 25280235 	 St: c0918000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25280235----T: 25282840 	 St: c0756000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25280235----T: 25282840 	 St: c08ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25282840----T: 25285445 	 St: c0757000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25282840----T: 25285445 	 St: c08a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25285445----T: 25288050 	 St: c07a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25285445----T: 25288050 	 St: c08a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25288050----T: 25290655 	 St: c07a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25288050----T: 25290655 	 St: c093a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25290655----T: 25293260 	 St: c07a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25290655----T: 25293260 	 St: c097b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25293260----T: 25295865 	 St: c07a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25293260----T: 25295865 	 St: c0974000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25295865----T: 25298470 	 St: c0776000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25295865----T: 25298470 	 St: c01f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25298470----T: 25301075 	 St: c0777000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25298470----T: 25301075 	 St: c08a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25301075----T: 25303680 	 St: c0778000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25301075----T: 25303680 	 St: c08a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25303680----T: 25306285 	 St: c0775000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25303680----T: 25306285 	 St: c0905000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25306285----T: 25308890 	 St: c0774000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25306285----T: 25308890 	 St: c08a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25308890----T: 25311495 	 St: c07a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25308890----T: 25311495 	 St: c08c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25311495----T: 25314100 	 St: c07a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25311495----T: 25314100 	 St: c0902000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25314100----T: 25316705 	 St: c07c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25314100----T: 25316705 	 St: c092e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25316705----T: 25319310 	 St: c07c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25316705----T: 25319310 	 St: c0938000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25319310----T: 25321915 	 St: c07c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25319310----T: 25321915 	 St: c092d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25321915----T: 25324520 	 St: c07d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25321915----T: 25324520 	 St: c0990000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25324520----T: 25327125 	 St: c07d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25324520----T: 25327125 	 St: c01f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25327125----T: 25329730 	 St: c07d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25327125----T: 25329730 	 St: c08a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25329730----T: 25332335 	 St: c07b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25329730----T: 25332335 	 St: c0979000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25332335----T: 25334940 	 St: c07b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25332335----T: 25334940 	 St: c08d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25334940----T: 25337545 	 St: c07b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25334940----T: 25337545 	 St: c0969000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25337545----T: 25340150 	 St: c07b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25337545----T: 25340150 	 St: c0932000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25340150----T: 25342755 	 St: c07f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25340150----T: 25342755 	 St: c0939000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25342755----T: 25345360 	 St: c07f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25342755----T: 25345360 	 St: c09a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25345360----T: 25347965 	 St: c07f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25345360----T: 25347965 	 St: c090f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25347965----T: 25350570 	 St: c07f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25347965----T: 25350570 	 St: c08f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25350570----T: 25353175 	 St: c07c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25350570----T: 25353175 	 St: c096f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25353175----T: 25355780 	 St: c07c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25353175----T: 25355780 	 St: c08b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25355780----T: 25358385 	 St: c07c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25355780----T: 25358385 	 St: c0904000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25358385----T: 25360990 	 St: c07c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25358385----T: 25360990 	 St: c08f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25360990----T: 25363595 	 St: c07aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25360990----T: 25363595 	 St: c09aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25363595----T: 25366200 	 St: c07ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25363595----T: 25366200 	 St: c0998000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25366200----T: 25368805 	 St: c07a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25366200----T: 25368805 	 St: c0954000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25368805----T: 25371410 	 St: c07ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25368805----T: 25371410 	 St: c0916000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25371410----T: 25374015 	 St: c07ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25371410----T: 25374015 	 St: c01fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25374015----T: 25376620 	 St: c07ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25374015----T: 25376620 	 St: c08b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25376620----T: 25379225 	 St: c07f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25376620----T: 25379225 	 St: c0967000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25379225----T: 25381830 	 St: c07b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25379225----T: 25381830 	 St: c094d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25381830----T: 25384435 	 St: c07b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25381830----T: 25384435 	 St: c099b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25384435----T: 25387040 	 St: c07ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25384435----T: 25387040 	 St: c08d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25387040----T: 25389645 	 St: c07c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25387040----T: 25389645 	 St: c0943000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25389645----T: 25392250 	 St: c07ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25389645----T: 25392250 	 St: c0910000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25392250----T: 25394855 	 St: c07c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25392250----T: 25394855 	 St: c08a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25394855----T: 25397460 	 St: c07cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25394855----T: 25397460 	 St: c0986000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25397460----T: 25400065 	 St: c07cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25397460----T: 25400065 	 St: c096a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25400065----T: 25402670 	 St: c07cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25400065----T: 25402670 	 St: c08a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25402670----T: 25405275 	 St: c07f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25402670----T: 25405275 	 St: c094a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25405275----T: 25407880 	 St: c07f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25405275----T: 25407880 	 St: c0987000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25407880----T: 25410485 	 St: c07f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25407880----T: 25410485 	 St: c093e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25410485----T: 25413090 	 St: c07bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25410485----T: 25413090 	 St: c092f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25413090----T: 25415695 	 St: c07c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25413090----T: 25415695 	 St: c08f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25415695----T: 25418300 	 St: c07e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25415695----T: 25418300 	 St: c0952000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25418300----T: 25420905 	 St: c07e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25418300----T: 25420905 	 St: c08cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25420905----T: 25423510 	 St: c07e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25420905----T: 25423510 	 St: c08a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25423510----T: 25426115 	 St: c07a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25423510----T: 25426115 	 St: c08d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25426115----T: 25428720 	 St: c07a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25426115----T: 25428720 	 St: c09b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25428720----T: 25431325 	 St: c07ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25428720----T: 25431325 	 St: c01f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25431325----T: 25433930 	 St: c07cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25431325----T: 25433930 	 St: c0971000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25433930----T: 25436535 	 St: c07d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25433930----T: 25436535 	 St: c092c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25436535----T: 25439140 	 St: c07e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25436535----T: 25439140 	 St: c09af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25439140----T: 25441745 	 St: c07e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25439140----T: 25441745 	 St: c0988000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25441745----T: 25444350 	 St: c07ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25441745----T: 25444350 	 St: c091f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25444350----T: 25446955 	 St: c07ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25444350----T: 25446955 	 St: c0970000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25446955----T: 25449560 	 St: c07af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25446955----T: 25449560 	 St: c0921000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25449560----T: 25452165 	 St: c07d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25449560----T: 25452165 	 St: c0923000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25452165----T: 25454770 	 St: c07d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25452165----T: 25454770 	 St: c0901000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25454770----T: 25457375 	 St: c07e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25454770----T: 25457375 	 St: c093b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25457375----T: 25459980 	 St: c07ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25457375----T: 25459980 	 St: c0981000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25459980----T: 25462585 	 St: c07eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25459980----T: 25462585 	 St: c08e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25462585----T: 25465190 	 St: c07d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25462585----T: 25465190 	 St: c0951000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25465190----T: 25467795 	 St: c07d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25465190----T: 25467795 	 St: c09a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25467795----T: 25470400 	 St: c07d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25467795----T: 25470400 	 St: c08f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25470400----T: 25473005 	 St: c07ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25470400----T: 25473005 	 St: c099a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25473005----T: 25475610 	 St: c07ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25473005----T: 25475610 	 St: c0911000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25475610----T: 25478215 	 St: c07b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25475610----T: 25478215 	 St: c0941000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25478215----T: 25480820 	 St: c07b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25478215----T: 25480820 	 St: c0993000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25480820----T: 25483425 	 St: c07b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25480820----T: 25483425 	 St: c095e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25483425----T: 25486030 	 St: c07b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25483426----T: 25486031 	 St: c08b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25486423----T: 25489028 	 St: c01d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25486423----T: 25489028 	 St: c095d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25489028----T: 25491633 	 St: c01ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25489028----T: 25491633 	 St: c096e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25491633----T: 25494238 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25491633----T: 25494238 	 St: c093c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25494238----T: 25496843 	 St: c01c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25494238----T: 25496843 	 St: c08e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25496843----T: 25499448 	 St: c01cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25496843----T: 25499448 	 St: c08f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25499448----T: 25502053 	 St: c01d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25499448----T: 25502053 	 St: c09ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25502053----T: 25504658 	 St: c01cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25502053----T: 25504658 	 St: c0937000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25504658----T: 25507263 	 St: c01d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25504658----T: 25507263 	 St: c08ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25507263----T: 25509868 	 St: c01c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25507263----T: 25509868 	 St: c0977000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25509868----T: 25512473 	 St: c01be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25509868----T: 25512473 	 St: c095c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25512473----T: 25515078 	 St: c01bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25512473----T: 25515078 	 St: c08b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25515078----T: 25517683 	 St: c01bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25515078----T: 25517683 	 St: c08d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25517683----T: 25520288 	 St: c01c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25517683----T: 25520288 	 St: c09ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25520288----T: 25522893 	 St: c01f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25520288----T: 25522893 	 St: c08d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25522893----T: 25525498 	 St: c01e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25522893----T: 25525498 	 St: c08fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25525498----T: 25528103 	 St: c01cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25525498----T: 25528103 	 St: c090d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25528103----T: 25530708 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25528103----T: 25530708 	 St: c09bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25530708----T: 25533313 	 St: c01d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25530708----T: 25533313 	 St: c08e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25533313----T: 25535918 	 St: c01cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25533313----T: 25535918 	 St: c093d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25535918----T: 25538523 	 St: c01c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25535918----T: 25538523 	 St: c0920000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25538523----T: 25541128 	 St: c01ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25538523----T: 25541128 	 St: c08dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25541128----T: 25543733 	 St: c01d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25541128----T: 25543733 	 St: c08e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25543733----T: 25546338 	 St: c01d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25543733----T: 25546338 	 St: c08cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25546338----T: 25548943 	 St: c01c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25546338----T: 25548943 	 St: c097c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25548943----T: 25551548 	 St: c01e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25548943----T: 25551548 	 St: c097e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25551548----T: 25554153 	 St: c01e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25551548----T: 25554153 	 St: c08c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25554153----T: 25556758 	 St: c01d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25554153----T: 25556758 	 St: c0950000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25556758----T: 25559363 	 St: c01c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25556758----T: 25559363 	 St: c08eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25559363----T: 25561968 	 St: c01c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25559363----T: 25561968 	 St: c08f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25561968----T: 25564573 	 St: c01c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25561968----T: 25564573 	 St: c0931000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25564573----T: 25567178 	 St: c01c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25564573----T: 25567178 	 St: c0980000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25567178----T: 25569783 	 St: c01c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25567178----T: 25569783 	 St: c09bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25569783----T: 25572388 	 St: c01df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25569783----T: 25572388 	 St: c09b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25572388----T: 25574993 	 St: c01d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25572388----T: 25574993 	 St: c0936000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25574993----T: 25577598 	 St: c01ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25574993----T: 25577598 	 St: c0955000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25577598----T: 25580203 	 St: c01f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25577598----T: 25580203 	 St: c0925000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25580203----T: 25582808 	 St: c01e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25580203----T: 25582808 	 St: c08d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25582808----T: 25585413 	 St: c01ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25582808----T: 25585413 	 St: c0947000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25585413----T: 25588018 	 St: c01f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25585413----T: 25588018 	 St: c08e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25588018----T: 25590623 	 St: c01f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25588018----T: 25590623 	 St: c08fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25590623----T: 25593228 	 St: c01e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25590623----T: 25593228 	 St: c093f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25593228----T: 25595833 	 St: c01e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25593228----T: 25595833 	 St: c09a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25595833----T: 25598438 	 St: c01eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25595833----T: 25598438 	 St: c0959000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25598438----T: 25601043 	 St: c01e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25598438----T: 25601043 	 St: c0919000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25601043----T: 25603648 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25601043----T: 25603648 	 St: c08c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25603648----T: 25606253 	 St: c01f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25603648----T: 25606253 	 St: c0908000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25606253----T: 25608858 	 St: c01e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25606253----T: 25608858 	 St: c08c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25608858----T: 25611463 	 St: c01ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25608858----T: 25611463 	 St: c08ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25611463----T: 25614068 	 St: c01de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25611463----T: 25614068 	 St: c08d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25614068----T: 25616673 	 St: c01dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25614068----T: 25616673 	 St: c0982000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25616673----T: 25619278 	 St: c01db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25616673----T: 25619278 	 St: c08aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25619278----T: 25621883 	 St: c01dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25619278----T: 25621883 	 St: c0915000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25621883----T: 25624488 	 St: c01da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25621883----T: 25624488 	 St: c09b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25624488----T: 25627093 	 St: c01e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25624488----T: 25627093 	 St: c08e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25627093----T: 25629698 	 St: c01ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25627093----T: 25629698 	 St: c090a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25629698----T: 25632303 	 St: c01e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25629698----T: 25632303 	 St: c08f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25632303----T: 25634908 	 St: c01f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25632303----T: 25634908 	 St: c091a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25634908----T: 25637513 	 St: c01f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25634908----T: 25637513 	 St: c08dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25637513----T: 25640118 	 St: c01fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25637513----T: 25640118 	 St: c08f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25640118----T: 25642723 	 St: c01f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25640118----T: 25642723 	 St: c0907000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25642723----T: 25645328 	 St: c01f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25642723----T: 25645328 	 St: c0999000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25645328----T: 25647933 	 St: c08b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25645328----T: 25647933 	 St: c091b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25647933----T: 25650538 	 St: c0848000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25647933----T: 25650538 	 St: c0961000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25650538----T: 25653143 	 St: c0849000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25650538----T: 25653143 	 St: c099c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25653143----T: 25655748 	 St: c084a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25653143----T: 25655748 	 St: c09b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25655748----T: 25658353 	 St: c084b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25655748----T: 25658353 	 St: c08ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25658353----T: 25660958 	 St: c081f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25658353----T: 25660958 	 St: c0903000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25660958----T: 25663563 	 St: c0820000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25660958----T: 25663563 	 St: c09ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25663563----T: 25666168 	 St: c081e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25663563----T: 25666168 	 St: c0946000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25666168----T: 25668773 	 St: c0821000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25666168----T: 25668773 	 St: c08c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25668773----T: 25671378 	 St: c0833000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25668773----T: 25671378 	 St: c08db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25671378----T: 25673983 	 St: c0834000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25671378----T: 25673983 	 St: c099e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25673983----T: 25676588 	 St: c0836000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25673983----T: 25676588 	 St: c0912000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25676588----T: 25679193 	 St: c0835000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25676588----T: 25679193 	 St: c094e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25679193----T: 25681798 	 St: c081d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25679193----T: 25681798 	 St: c095b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25681798----T: 25684403 	 St: c081b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25681798----T: 25684403 	 St: c099d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25684403----T: 25687008 	 St: c081c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25684403----T: 25687008 	 St: c09b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25687008----T: 25689613 	 St: c0822000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25687008----T: 25689613 	 St: c08cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25689613----T: 25692218 	 St: c0823000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25689613----T: 25692218 	 St: c08c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25692218----T: 25694823 	 St: c0824000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25692218----T: 25694823 	 St: c090e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25694823----T: 25697428 	 St: c0845000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25694823----T: 25697428 	 St: c0900000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25697428----T: 25700033 	 St: c0846000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25697428----T: 25700033 	 St: c090c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25700033----T: 25702638 	 St: c0847000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25700033----T: 25702638 	 St: c08c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25702638----T: 25705243 	 St: c0825000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25702638----T: 25705243 	 St: c0934000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25705243----T: 25707848 	 St: c0826000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25705243----T: 25707848 	 St: c098b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25707848----T: 25710453 	 St: c0827000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25707848----T: 25710453 	 St: c08de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25710453----T: 25713058 	 St: c083d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25710453----T: 25713058 	 St: c0909000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25713058----T: 25715663 	 St: c083e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25713058----T: 25715663 	 St: c098e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25715663----T: 25718268 	 St: c083c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25715663----T: 25718268 	 St: c0991000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25718268----T: 25720873 	 St: c083f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25718268----T: 25720873 	 St: c09ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25720873----T: 25723478 	 St: c0800000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25720873----T: 25723478 	 St: c095a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25723478----T: 25726083 	 St: c0801000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25723478----T: 25726083 	 St: c0930000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25726083----T: 25728688 	 St: c0802000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25726083----T: 25728688 	 St: c0935000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25728688----T: 25731293 	 St: c0803000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25728688----T: 25731293 	 St: c0985000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25731293----T: 25733898 	 St: c07fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25731293----T: 25733898 	 St: c08e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25733898----T: 25736503 	 St: c07fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25733898----T: 25736503 	 St: c0948000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25736503----T: 25739108 	 St: c07fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25736503----T: 25739108 	 St: c099f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25739108----T: 25741713 	 St: c07fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25739108----T: 25741713 	 St: c0960000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25741713----T: 25744318 	 St: c07fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25741713----T: 25744318 	 St: c09a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25744318----T: 25746923 	 St: c07ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25744318----T: 25746923 	 St: c098f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25746923----T: 25749528 	 St: c07f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25746923----T: 25749528 	 St: c0940000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25749528----T: 25752133 	 St: c07f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25749528----T: 25752133 	 St: c0973000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25752133----T: 25754738 	 St: c080a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25752133----T: 25754738 	 St: c09a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25754738----T: 25757343 	 St: c080b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25754738----T: 25757343 	 St: c09b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25757343----T: 25759948 	 St: c0809000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25757343----T: 25759948 	 St: c091e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25759948----T: 25762553 	 St: c080c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25759948----T: 25762553 	 St: c08df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25762553----T: 25765158 	 St: c089c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25762553----T: 25765158 	 St: c0942000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25765158----T: 25767763 	 St: c089d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25765158----T: 25767763 	 St: c09a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25767763----T: 25770368 	 St: c089e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25767763----T: 25770368 	 St: c08c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25770368----T: 25772973 	 St: c089b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25770368----T: 25772973 	 St: c0933000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25772973----T: 25775578 	 St: c086d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25772973----T: 25775578 	 St: c096c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25775578----T: 25778183 	 St: c086e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25775578----T: 25778183 	 St: c08d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25778183----T: 25780788 	 St: c086f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25778183----T: 25780788 	 St: c0983000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25780788----T: 25783393 	 St: c086c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25780788----T: 25783393 	 St: c091d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25783393----T: 25785998 	 St: c082a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25783393----T: 25785998 	 St: c0944000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25785998----T: 25788603 	 St: c0829000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25785998----T: 25788603 	 St: c0965000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25788603----T: 25791208 	 St: c0828000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25788603----T: 25791208 	 St: c0945000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25791208----T: 25793813 	 St: c0830000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25791208----T: 25793813 	 St: c0913000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25793813----T: 25796418 	 St: c0831000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25793813----T: 25796418 	 St: c0964000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25796418----T: 25799023 	 St: c0832000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25796418----T: 25799023 	 St: c0976000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25799023----T: 25801628 	 St: c0840000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25799023----T: 25801628 	 St: c08e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25801628----T: 25804233 	 St: c0841000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25801628----T: 25804233 	 St: c09a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25804233----T: 25806838 	 St: c0842000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25804233----T: 25806838 	 St: c0968000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25806838----T: 25809443 	 St: c082d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25806838----T: 25809443 	 St: c097d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25809443----T: 25812048 	 St: c082e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25809443----T: 25812048 	 St: c0929000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25812048----T: 25814653 	 St: c082f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25812048----T: 25814653 	 St: c08ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25814653----T: 25817258 	 St: c0815000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25814653----T: 25817258 	 St: c09a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25817258----T: 25819863 	 St: c0816000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25817258----T: 25819863 	 St: c09ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25819863----T: 25822468 	 St: c0817000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25819863----T: 25822468 	 St: c09bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25822468----T: 25825073 	 St: c0818000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25822468----T: 25825073 	 St: c08ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25825073----T: 25827678 	 St: c082b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25825073----T: 25827678 	 St: c096d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25827678----T: 25830283 	 St: c082c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25827678----T: 25830283 	 St: c0917000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25830283----T: 25832888 	 St: c0837000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25830283----T: 25832888 	 St: c09a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25832888----T: 25835493 	 St: c0839000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25832888----T: 25835493 	 St: c0927000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25835493----T: 25838098 	 St: c0838000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25835493----T: 25838098 	 St: c092a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25838098----T: 25840703 	 St: c083a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25838098----T: 25840703 	 St: c08ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25840703----T: 25843308 	 St: c083b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25840703----T: 25843308 	 St: c0924000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25843308----T: 25845913 	 St: c0819000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25843308----T: 25845913 	 St: c09b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25845913----T: 25848518 	 St: c081a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25845913----T: 25848518 	 St: c095f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25848518----T: 25851123 	 St: c0866000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25848518----T: 25851123 	 St: c0997000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25851123----T: 25853728 	 St: c0868000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25851123----T: 25853728 	 St: c092b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25853728----T: 25856333 	 St: c0867000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25853728----T: 25856333 	 St: c0972000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25856333----T: 25858938 	 St: c0874000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25856333----T: 25858938 	 St: c0995000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25858938----T: 25861543 	 St: c0873000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25858938----T: 25861543 	 St: c08f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25861543----T: 25864148 	 St: c0872000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25861543----T: 25864148 	 St: c0956000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25864148----T: 25866753 	 St: c0875000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25864148----T: 25866753 	 St: c08fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25866753----T: 25869358 	 St: c0844000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25866753----T: 25869358 	 St: c09a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25869358----T: 25871963 	 St: c0843000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25869358----T: 25871963 	 St: c09b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25871963----T: 25874568 	 St: c0810000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25871963----T: 25874568 	 St: c091c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25874568----T: 25877173 	 St: c0811000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25874568----T: 25877173 	 St: c08fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25877173----T: 25879778 	 St: c080f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25877173----T: 25879778 	 St: c098c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25879778----T: 25882383 	 St: c0812000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25879778----T: 25882383 	 St: c09be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25882383----T: 25884988 	 St: c0805000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25882383----T: 25884988 	 St: c0922000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25884988----T: 25887593 	 St: c0804000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25884988----T: 25887593 	 St: c0242000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25887593----T: 25890198 	 St: c0806000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25887593----T: 25890198 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25890198----T: 25892803 	 St: c080e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25890198----T: 25892803 	 St: c0245000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25892803----T: 25895408 	 St: c080d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25892803----T: 25895408 	 St: c0241000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25895408----T: 25898013 	 St: c0808000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25895408----T: 25898013 	 St: c0243000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25898013----T: 25900618 	 St: c0807000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25898013----T: 25900618 	 St: c0244000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25900618----T: 25903223 	 St: c0813000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25900618----T: 25903223 	 St: c0249000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25903223----T: 25905828 	 St: c0814000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25903223----T: 25905828 	 St: c024c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25905828----T: 25908433 	 St: c085e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25905828----T: 25908433 	 St: c024d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25908433----T: 25911038 	 St: c085f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25908433----T: 25911038 	 St: c0247000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25911038----T: 25913643 	 St: c0860000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25911038----T: 25913643 	 St: c024a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25913643----T: 25916248 	 St: c085d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25913643----T: 25916248 	 St: c024b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25916248----T: 25918853 	 St: c084c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25916248----T: 25918853 	 St: c024e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25918853----T: 25921458 	 St: c084d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25918853----T: 25921458 	 St: c0252000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25921458----T: 25924063 	 St: c084e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25921458----T: 25924063 	 St: c024f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25924063----T: 25926668 	 St: c0887000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25924063----T: 25926668 	 St: c0250000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25926668----T: 25929273 	 St: c0889000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25926668----T: 25929273 	 St: c0251000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25929273----T: 25931878 	 St: c0888000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25929273----T: 25931878 	 St: c0253000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25931878----T: 25934483 	 St: c0890000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25931878----T: 25934483 	 St: c0254000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25934483----T: 25937088 	 St: c0891000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25934483----T: 25937088 	 St: c0255000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25937088----T: 25939693 	 St: c0892000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25937088----T: 25939693 	 St: c0257000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25939693----T: 25942298 	 St: c0878000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25939693----T: 25942298 	 St: c0256000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25942298----T: 25944903 	 St: c0879000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25942298----T: 25944903 	 St: c025b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25944903----T: 25947508 	 St: c087a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25944903----T: 25947508 	 St: c0258000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25947508----T: 25950113 	 St: c088c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25947508----T: 25950113 	 St: c025a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25950113----T: 25952718 	 St: c088b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25950113----T: 25952718 	 St: c0259000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25952718----T: 25955323 	 St: c088a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25952718----T: 25955323 	 St: c025c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25955323----T: 25957928 	 St: c0896000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25955323----T: 25957928 	 St: c025e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25957928----T: 25960533 	 St: c0897000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25957928----T: 25960533 	 St: c025f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25960533----T: 25963138 	 St: c0898000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25960533----T: 25963138 	 St: c025d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25963138----T: 25965743 	 St: c089a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25963138----T: 25965743 	 St: c0262000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25965743----T: 25968348 	 St: c0899000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25965743----T: 25968348 	 St: c0263000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25968348----T: 25970953 	 St: c0876000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25968348----T: 25970953 	 St: c0261000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25970953----T: 25973558 	 St: c0877000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25970953----T: 25973558 	 St: c0260000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25973558----T: 25976163 	 St: c086b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25973558----T: 25976163 	 St: c0264000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25976163----T: 25978768 	 St: c0869000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25976163----T: 25978768 	 St: c0265000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25978768----T: 25981373 	 St: c086a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25978768----T: 25981373 	 St: c0266000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25981373----T: 25983978 	 St: c0881000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25981373----T: 25983978 	 St: c0267000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25983978----T: 25986583 	 St: c0883000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25983978----T: 25986583 	 St: c0268000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25986583----T: 25989188 	 St: c0882000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25986583----T: 25989188 	 St: c026a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25989188----T: 25991793 	 St: c0870000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25989188----T: 25991793 	 St: c026c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25991793----T: 25994398 	 St: c0871000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25991793----T: 25994398 	 St: c026b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25994398----T: 25997003 	 St: c0886000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25994398----T: 25997003 	 St: c026d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25997003----T: 25999608 	 St: c0885000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25997003----T: 25999608 	 St: c026e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 25999608----T: 26002213 	 St: c0884000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 25999608----T: 26002213 	 St: c0271000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26002213----T: 26004818 	 St: c0894000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26002213----T: 26004818 	 St: c026f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26004818----T: 26007423 	 St: c0893000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26004818----T: 26007423 	 St: c0272000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26007423----T: 26010028 	 St: c0895000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26007423----T: 26010028 	 St: c0270000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26010028----T: 26012633 	 St: c087c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26010028----T: 26012633 	 St: c0273000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26012633----T: 26015238 	 St: c087b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26012633----T: 26015238 	 St: c0275000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26015238----T: 26017843 	 St: c087d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26015238----T: 26017843 	 St: c0274000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26017843----T: 26020448 	 St: c087e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26017843----T: 26020448 	 St: c0277000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26020448----T: 26023053 	 St: c087f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26020448----T: 26023053 	 St: c0276000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26023053----T: 26025658 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26023053----T: 26025658 	 St: c0279000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26025658----T: 26028263 	 St: c085a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26025658----T: 26028263 	 St: c0278000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26028263----T: 26030868 	 St: c085b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26028263----T: 26030868 	 St: c027a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26030868----T: 26033473 	 St: c085c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26030868----T: 26033473 	 St: c027b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26033473----T: 26036078 	 St: c0856000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26033473----T: 26036078 	 St: c027c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26036078----T: 26038683 	 St: c0854000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26036078----T: 26038683 	 St: c027e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26038683----T: 26041288 	 St: c0855000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26038683----T: 26041288 	 St: c027d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26041288----T: 26043893 	 St: c0857000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26041288----T: 26043893 	 St: c0200000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26043893----T: 26046498 	 St: c0851000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26043893----T: 26046498 	 St: c0201000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26046498----T: 26049103 	 St: c0853000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26046498----T: 26049103 	 St: c0202000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26049103----T: 26051708 	 St: c0852000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26049103----T: 26051708 	 St: c0203000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26051708----T: 26054313 	 St: c0858000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26051708----T: 26054313 	 St: c0205000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26054313----T: 26056918 	 St: c0859000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26054313----T: 26056918 	 St: c0204000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26056918----T: 26059523 	 St: c084f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26056918----T: 26059523 	 St: c0206000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26059523----T: 26062128 	 St: c0850000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26059523----T: 26062128 	 St: c0207000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26062128----T: 26064733 	 St: c0863000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26062128----T: 26064733 	 St: c0209000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26064733----T: 26067338 	 St: c0864000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26064733----T: 26067338 	 St: c0208000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26067338----T: 26069943 	 St: c0865000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26067338----T: 26069943 	 St: c020d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26069943----T: 26072548 	 St: c088e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26069943----T: 26072548 	 St: c020c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26072548----T: 26075153 	 St: c088f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26072548----T: 26075153 	 St: c020a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26075153----T: 26077758 	 St: c088d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26075153----T: 26077758 	 St: c020b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26077758----T: 26080363 	 St: c0861000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26077758----T: 26080363 	 St: c0043000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26080363----T: 26082968 	 St: c0862000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26080363----T: 26082968 	 St: c003e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26082968----T: 26085573 	 St: c089f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26082968----T: 26085573 	 St: c0053000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26085573----T: 26088178 	 St: c08a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26085573----T: 26088178 	 St: c0038000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26088178----T: 26090783 	 St: c08a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26088178----T: 26090783 	 St: c004e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26090783----T: 26093388 	 St: c08a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26090783----T: 26093388 	 St: c004a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26093388----T: 26095993 	 St: c08a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26093388----T: 26095993 	 St: c004b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26095993----T: 26098598 	 St: c08aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26095993----T: 26098598 	 St: c0051000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26098598----T: 26101203 	 St: c08a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26098598----T: 26101203 	 St: c0044000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26101203----T: 26103808 	 St: c08b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26101203----T: 26103808 	 St: c0048000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26103808----T: 26106413 	 St: c08b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26103808----T: 26106413 	 St: c0050000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26106413----T: 26109018 	 St: c08b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26106413----T: 26109018 	 St: c0045000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26109018----T: 26111623 	 St: c08a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26109018----T: 26111623 	 St: c0052000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26111623----T: 26114228 	 St: c08a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26111623----T: 26114228 	 St: c004d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26114228----T: 26116833 	 St: c08a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26114228----T: 26116833 	 St: c003f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26116833----T: 26119438 	 St: c08a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26116833----T: 26119438 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26119438----T: 26122043 	 St: c08a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26119438----T: 26122043 	 St: c0041000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26122043----T: 26124648 	 St: c09b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26122043----T: 26124648 	 St: c006b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26124648----T: 26127253 	 St: c09ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26124649----T: 26127254 	 St: c0042000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26352527----T: 26515769 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(110.224174)
F: 26352857----T: 26355462 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26352857----T: 26355462 	 St: c003b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26355462----T: 26358067 	 St: c0243000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26355462----T: 26358067 	 St: c003c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26358067----T: 26360672 	 St: c0241000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26358067----T: 26360672 	 St: c0058000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26360672----T: 26363277 	 St: c0242000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26360672----T: 26363277 	 St: c0059000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26363277----T: 26365882 	 St: c0244000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26363277----T: 26365882 	 St: c0069000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26365882----T: 26368487 	 St: c0245000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26365882----T: 26368487 	 St: c006a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26368487----T: 26371092 	 St: c0247000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26368487----T: 26371092 	 St: c005f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26371092----T: 26373697 	 St: c0249000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26371092----T: 26373697 	 St: c03b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26373697----T: 26376302 	 St: c024a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26373697----T: 26376302 	 St: c037d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26376302----T: 26378907 	 St: c024b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26376302----T: 26378907 	 St: c0381000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26378907----T: 26381512 	 St: c024c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26378907----T: 26381512 	 St: c03b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26381512----T: 26384117 	 St: c024d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26381512----T: 26384117 	 St: c037c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26384117----T: 26386722 	 St: c0206000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26384117----T: 26386722 	 St: c03b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26386722----T: 26389327 	 St: c0208000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26386723----T: 26389328 	 St: c037f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26389638----T: 26392243 	 St: c024f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26389638----T: 26392243 	 St: c0382000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26392243----T: 26394848 	 St: c0252000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26392243----T: 26394848 	 St: c03a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26394848----T: 26397453 	 St: c024e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26394848----T: 26397453 	 St: c03cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26397453----T: 26400058 	 St: c0250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26397453----T: 26400058 	 St: c03fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26400058----T: 26402663 	 St: c0251000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26400058----T: 26402663 	 St: c03ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26402663----T: 26405268 	 St: c0253000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26402663----T: 26405268 	 St: c038c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26405268----T: 26407873 	 St: c0254000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26405268----T: 26407873 	 St: c0387000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26407873----T: 26410478 	 St: c0255000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26407873----T: 26410478 	 St: c0376000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26410478----T: 26413083 	 St: c0256000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26410478----T: 26413083 	 St: c039f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26413083----T: 26415688 	 St: c0257000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26413083----T: 26415688 	 St: c0384000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26415688----T: 26418293 	 St: c0258000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26415688----T: 26418293 	 St: c0373000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26418293----T: 26420898 	 St: c0259000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26418293----T: 26420898 	 St: c03b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26420898----T: 26423503 	 St: c025a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26420898----T: 26423503 	 St: c03b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26423503----T: 26426108 	 St: c025b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26423504----T: 26426109 	 St: c03ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26426396----T: 26429001 	 St: c025e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26426396----T: 26429001 	 St: c036a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26429001----T: 26431606 	 St: c025d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26429001----T: 26431606 	 St: c03fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26431606----T: 26434211 	 St: c025f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26431606----T: 26434211 	 St: c0402000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26434211----T: 26436816 	 St: c0261000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26434211----T: 26436816 	 St: c0400000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26436816----T: 26439421 	 St: c0262000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26436816----T: 26439421 	 St: c0390000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26439421----T: 26442026 	 St: c025c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26439421----T: 26442026 	 St: c038f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26442026----T: 26444631 	 St: c0260000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26442026----T: 26444631 	 St: c038a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26444631----T: 26447236 	 St: c0263000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26444631----T: 26447236 	 St: c03a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26447236----T: 26449841 	 St: c0264000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26447236----T: 26449841 	 St: c03ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26449841----T: 26452446 	 St: c0265000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26449841----T: 26452446 	 St: c038e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26452446----T: 26455051 	 St: c0266000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26452446----T: 26455051 	 St: c03a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26455051----T: 26457656 	 St: c0267000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26455051----T: 26457656 	 St: c0403000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26457656----T: 26460261 	 St: c0268000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26457657----T: 26460262 	 St: c03fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26460555----T: 26463160 	 St: c026b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26460555----T: 26463160 	 St: c0401000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26463160----T: 26465765 	 St: c026c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26463160----T: 26465765 	 St: c03a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26465765----T: 26468370 	 St: c026f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26465765----T: 26468370 	 St: c037b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26468370----T: 26470975 	 St: c026a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26468370----T: 26470975 	 St: c03b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26470975----T: 26473580 	 St: c026d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26470975----T: 26473580 	 St: c0389000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26473580----T: 26476185 	 St: c026e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26473580----T: 26476185 	 St: c0383000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26476185----T: 26478790 	 St: c0270000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26476185----T: 26478790 	 St: c0375000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26478790----T: 26481395 	 St: c0271000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26478790----T: 26481395 	 St: c0385000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26481395----T: 26484000 	 St: c0272000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26481395----T: 26484000 	 St: c03b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26484000----T: 26486605 	 St: c0273000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26484000----T: 26486605 	 St: c03b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26486605----T: 26489210 	 St: c0274000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26486605----T: 26489210 	 St: c03b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26489210----T: 26491815 	 St: c0275000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26489210----T: 26491815 	 St: c03cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26491815----T: 26494420 	 St: c0276000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26491816----T: 26494421 	 St: c03ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26494651----T: 26497256 	 St: c0278000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26494651----T: 26497256 	 St: c03a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26497256----T: 26499861 	 St: c0279000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26497256----T: 26499861 	 St: c03cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26499861----T: 26502466 	 St: c027c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26499861----T: 26502466 	 St: c0391000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26502466----T: 26505071 	 St: c027d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26502466----T: 26505071 	 St: c0372000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26505071----T: 26507676 	 St: c0277000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26505071----T: 26507676 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26507676----T: 26510281 	 St: c027a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26507676----T: 26510281 	 St: c000f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26510281----T: 26512886 	 St: c027b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26510281----T: 26512886 	 St: c0374000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26512886----T: 26515491 	 St: c027e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26512887----T: 26515492 	 St: c03c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26515769----T: 26518304 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 26518305----T: 26520840 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 26742991----T: 26783907 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(27.627279)
F: 26743283----T: 26745888 	 St: c0200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26743283----T: 26745888 	 St: c039a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26745888----T: 26748493 	 St: c0201000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26745888----T: 26748493 	 St: c0388000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26748493----T: 26751098 	 St: c0202000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26748493----T: 26751098 	 St: c03bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26751098----T: 26753703 	 St: c0203000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26751098----T: 26753703 	 St: c03aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26753703----T: 26756308 	 St: c0204000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26753703----T: 26756308 	 St: c037e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26756308----T: 26758913 	 St: c0205000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26756308----T: 26758913 	 St: c0386000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26758913----T: 26761518 	 St: c0207000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26758913----T: 26761518 	 St: c03a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26761518----T: 26764123 	 St: c0209000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26761518----T: 26764123 	 St: c03df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26764123----T: 26766728 	 St: c020a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26764123----T: 26766728 	 St: c03de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26766728----T: 26769333 	 St: c020b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26766728----T: 26769333 	 St: c0369000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26769333----T: 26771938 	 St: c020c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26769333----T: 26771938 	 St: c038b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26771938----T: 26774543 	 St: c020d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26771938----T: 26774543 	 St: c0399000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26774543----T: 26777148 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26774544----T: 26777149 	 St: c038d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 26777724----T: 26780329 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 26777724----T: 26780329 	 St: c0015000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F: 27006057----T: 27009248 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(2.154625)
F: 27009248----T: 27011783 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 27011784----T: 27014389 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 27011784----T: 27020024 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 27022629----T: 27025234 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 27022629----T: 27030869 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 27033474----T: 27036079 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 27033474----T: 27049169 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 27051774----T: 27054379 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 27051774----T: 27082497 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 27085102----T: 27087707 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 27085102----T: 27145938 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 27148543----T: 27151148 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 27148543----T: 27232914 	 St: 0 Sz: 724992 	 Sm: 0 	 T: device_sync(56.968941)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 22068692(cycle), 14901.209961(us)
Tot_kernel_exec_time_and_fault_time: 534368807(cycle), 360816.218750(us)
Tot_memcpy_h2d_time: 21251506(cycle), 14349.429688(us)
Tot_memcpy_d2h_time: 27885(cycle), 18.828495(us)
Tot_memcpy_time: 21279391(cycle), 14368.259766(us)
Tot_devicesync_time: 223735(cycle), 151.070221(us)
Tot_writeback_time: 20774875(cycle), 14027.600586(us)
Tot_dma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 21026495(cycle), 14197.499023(us)
GPGPU-Sim: *** exit detected ***
