#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Dec 16 22:10:21 2021
# Process ID: 19176
# Current directory: C:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.runs/impl_1
# Command line: vivado.exe -log Hex_Editor_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Hex_Editor_wrapper.tcl -notrace
# Log file: C:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.runs/impl_1/Hex_Editor_wrapper.vdi
# Journal file: C:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source Hex_Editor_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1037.555 ; gain = 20.867
Command: link_design -top Hex_Editor_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/sources_1/bd/Hex_Editor/ip/Hex_Editor_AsciiCharsMem_0_0/Hex_Editor_AsciiCharsMem_0_0.dcp' for cell 'Hex_Editor_i/AsciiCharsMem_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/sources_1/bd/Hex_Editor/ip/Hex_Editor_Debounce_Switch_0_0/Hex_Editor_Debounce_Switch_0_0.dcp' for cell 'Hex_Editor_i/Debounce_Switch_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/sources_1/bd/Hex_Editor/ip/Hex_Editor_Debounce_Switch_1_0/Hex_Editor_Debounce_Switch_1_0.dcp' for cell 'Hex_Editor_i/Debounce_Switch_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/sources_1/bd/Hex_Editor/ip/Hex_Editor_Debounce_Switch_2_0/Hex_Editor_Debounce_Switch_2_0.dcp' for cell 'Hex_Editor_i/Debounce_Switch_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/sources_1/bd/Hex_Editor/ip/Hex_Editor_ScreenBufferMem_0_0/Hex_Editor_ScreenBufferMem_0_0.dcp' for cell 'Hex_Editor_i/ScreenBufferMem_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/sources_1/bd/Hex_Editor/ip/Hex_Editor_VGA_pattern_0_0/Hex_Editor_VGA_pattern_0_0.dcp' for cell 'Hex_Editor_i/VGA_pattern_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/sources_1/bd/Hex_Editor/ip/Hex_Editor_VGA_timings_0_0/Hex_Editor_VGA_timings_0_0.dcp' for cell 'Hex_Editor_i/VGA_timings_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/sources_1/bd/Hex_Editor/ip/Hex_Editor_clk_wiz_0_0/Hex_Editor_clk_wiz_0_0.dcp' for cell 'Hex_Editor_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/sources_1/bd/Hex_Editor/ip/Hex_Editor_num_capture_4bit_0_0/Hex_Editor_num_capture_4bit_0_0.dcp' for cell 'Hex_Editor_i/num_capture_4bit_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1037.555 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2821 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'Hex_Editor_wrapper' is not ideal for floorplanning, since the cellview 'Hex_Editor_ScreenBufferMem_0_0_ScreenBufferMem' defined in file 'Hex_Editor_ScreenBufferMem_0_0.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, Hex_Editor_i/clk_wiz_0/inst/clkin1_ibufg, from the path connected to top-level port: iClk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'Hex_Editor_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/sources_1/bd/Hex_Editor/ip/Hex_Editor_clk_wiz_0_0/Hex_Editor_clk_wiz_0_0_board.xdc] for cell 'Hex_Editor_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/sources_1/bd/Hex_Editor/ip/Hex_Editor_clk_wiz_0_0/Hex_Editor_clk_wiz_0_0_board.xdc] for cell 'Hex_Editor_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/sources_1/bd/Hex_Editor/ip/Hex_Editor_clk_wiz_0_0/Hex_Editor_clk_wiz_0_0.xdc] for cell 'Hex_Editor_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/sources_1/bd/Hex_Editor/ip/Hex_Editor_clk_wiz_0_0/Hex_Editor_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/sources_1/bd/Hex_Editor/ip/Hex_Editor_clk_wiz_0_0/Hex_Editor_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1336.695 ; gain = 299.141
Finished Parsing XDC File [c:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/sources_1/bd/Hex_Editor/ip/Hex_Editor_clk_wiz_0_0/Hex_Editor_clk_wiz_0_0.xdc] for cell 'Hex_Editor_i/clk_wiz_0/inst'
Parsing XDC File [C:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/constrs_1/imports/Downloads/PYNQ-Z2 v1.0.xdc]
Finished Parsing XDC File [C:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.srcs/constrs_1/imports/Downloads/PYNQ-Z2 v1.0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1336.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

22 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1336.695 ; gain = 299.141
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1336.695 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1662542f3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.345 . Memory (MB): peak = 1353.637 ; gain = 16.941

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 200b2faee

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.496 . Memory (MB): peak = 1550.484 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 1 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1ce617dc3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1550.484 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 4632 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16a572e1d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1550.484 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2229 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG iClk_IBUF_BUFG_inst to drive 58 load(s) on clock net iClk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 133d3ec86

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1550.484 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 133d3ec86

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1550.484 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 133d3ec86

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1550.484 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               1  |               1  |                                              1  |
|  Constant propagation         |               0  |            4632  |                                              0  |
|  Sweep                        |               0  |            2229  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1550.484 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1de25c2bf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1550.484 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 1de25c2bf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1634.340 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1de25c2bf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1634.340 ; gain = 83.855

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1de25c2bf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1634.340 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1634.340 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1de25c2bf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1634.340 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1634.340 ; gain = 297.645
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1634.340 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.runs/impl_1/Hex_Editor_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Hex_Editor_wrapper_drc_opted.rpt -pb Hex_Editor_wrapper_drc_opted.pb -rpx Hex_Editor_wrapper_drc_opted.rpx
Command: report_drc -file Hex_Editor_wrapper_drc_opted.rpt -pb Hex_Editor_wrapper_drc_opted.pb -rpx Hex_Editor_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.runs/impl_1/Hex_Editor_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1634.340 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 131de79f1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1634.340 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1634.340 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1238a6f85

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.739 . Memory (MB): peak = 1634.340 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1dbb4dbbc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1634.340 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1dbb4dbbc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1634.340 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1dbb4dbbc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1634.340 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c8fd787b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1634.340 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 801 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 378 nets or cells. Created 0 new cell, deleted 378 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1634.340 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            378  |                   378  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            378  |                   378  |           0  |           3  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: e6756e6d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1634.340 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 10bb7ec11

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1634.340 ; gain = 0.000
Phase 2 Global Placement | Checksum: 10bb7ec11

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1634.340 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e9815bc5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1634.340 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c7c30724

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1634.340 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 138adf22e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1634.340 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: ded18a51

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1634.340 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: bca5ffcb

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1634.340 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 15874fc28

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1634.340 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1bed265c5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1634.340 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1bed265c5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1634.340 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b5460f5c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.722 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b26cfc32

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.279 . Memory (MB): peak = 1634.340 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 20a07a136

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.333 . Memory (MB): peak = 1634.340 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b5460f5c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1634.340 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.722. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 19a9c2361

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1634.340 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 19a9c2361

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1634.340 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19a9c2361

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1634.340 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 19a9c2361

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1634.340 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1634.340 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1d3ce97d4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1634.340 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d3ce97d4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1634.340 ; gain = 0.000
Ending Placer Task | Checksum: 196f2ccdb

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1634.340 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1634.340 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.615 . Memory (MB): peak = 1634.340 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.runs/impl_1/Hex_Editor_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Hex_Editor_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1634.340 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Hex_Editor_wrapper_utilization_placed.rpt -pb Hex_Editor_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Hex_Editor_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1634.340 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.542 . Memory (MB): peak = 1634.340 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.runs/impl_1/Hex_Editor_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: af205bf8 ConstDB: 0 ShapeSum: e7d270e3 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f79db37d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1736.000 ; gain = 101.660
Post Restoration Checksum: NetGraph: 8227200e NumContArr: 7576936f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f79db37d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1736.012 ; gain = 101.672

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f79db37d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1742.766 ; gain = 108.426

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f79db37d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1742.766 ; gain = 108.426
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 211a11b0b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 1766.996 ; gain = 132.656
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.758  | TNS=0.000  | WHS=-0.110 | THS=-1.645 |

Phase 2 Router Initialization | Checksum: 249a2b9d9

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 1766.996 ; gain = 132.656

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7029
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7029
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b7e67cf9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 1773.172 ; gain = 138.832

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1110
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.201  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 11565d7b8

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 1773.172 ; gain = 138.832
Phase 4 Rip-up And Reroute | Checksum: 11565d7b8

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 1773.172 ; gain = 138.832

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 87eff0ff

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 1773.172 ; gain = 138.832
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.201  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 87eff0ff

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 1773.172 ; gain = 138.832

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 87eff0ff

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 1773.172 ; gain = 138.832
Phase 5 Delay and Skew Optimization | Checksum: 87eff0ff

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 1773.172 ; gain = 138.832

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 121761f98

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 1773.172 ; gain = 138.832
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.201  | TNS=0.000  | WHS=0.194  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: e4f9546d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 1773.172 ; gain = 138.832
Phase 6 Post Hold Fix | Checksum: e4f9546d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 1773.172 ; gain = 138.832

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.80346 %
  Global Horizontal Routing Utilization  = 2.18687 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: c461bfa3

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 1773.172 ; gain = 138.832

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: c461bfa3

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 1773.172 ; gain = 138.832

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 165f5c957

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 1773.172 ; gain = 138.832

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.201  | TNS=0.000  | WHS=0.194  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 165f5c957

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 1773.172 ; gain = 138.832
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 1773.172 ; gain = 138.832

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:31 . Memory (MB): peak = 1773.172 ; gain = 138.832
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.788 . Memory (MB): peak = 1774.977 ; gain = 1.805
INFO: [Common 17-1381] The checkpoint 'C:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.runs/impl_1/Hex_Editor_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Hex_Editor_wrapper_drc_routed.rpt -pb Hex_Editor_wrapper_drc_routed.pb -rpx Hex_Editor_wrapper_drc_routed.rpx
Command: report_drc -file Hex_Editor_wrapper_drc_routed.rpt -pb Hex_Editor_wrapper_drc_routed.pb -rpx Hex_Editor_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.runs/impl_1/Hex_Editor_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Hex_Editor_wrapper_methodology_drc_routed.rpt -pb Hex_Editor_wrapper_methodology_drc_routed.pb -rpx Hex_Editor_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Hex_Editor_wrapper_methodology_drc_routed.rpt -pb Hex_Editor_wrapper_methodology_drc_routed.pb -rpx Hex_Editor_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.runs/impl_1/Hex_Editor_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Hex_Editor_wrapper_power_routed.rpt -pb Hex_Editor_wrapper_power_summary_routed.pb -rpx Hex_Editor_wrapper_power_routed.rpx
Command: report_power -file Hex_Editor_wrapper_power_routed.rpt -pb Hex_Editor_wrapper_power_summary_routed.pb -rpx Hex_Editor_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
118 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Hex_Editor_wrapper_route_status.rpt -pb Hex_Editor_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Hex_Editor_wrapper_timing_summary_routed.rpt -pb Hex_Editor_wrapper_timing_summary_routed.pb -rpx Hex_Editor_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Hex_Editor_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Hex_Editor_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Hex_Editor_wrapper_bus_skew_routed.rpt -pb Hex_Editor_wrapper_bus_skew_routed.pb -rpx Hex_Editor_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force Hex_Editor_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Hex_Editor_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/PsilosC/Desktop/Hex_Editor_Final/Hex_Editor_Final.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Dec 16 22:12:22 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
138 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2253.590 ; gain = 415.168
INFO: [Common 17-206] Exiting Vivado at Thu Dec 16 22:12:22 2021...
