Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [IPv6:2610:10:20:722:a800:ff:fe36:1795])
	by mail.lfdr.de (Postfix) with ESMTPS id 76D2A74A30C
	for <lists+amd-gfx@lfdr.de>; Thu,  6 Jul 2023 19:27:00 +0200 (CEST)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id 24A0010E445;
	Thu,  6 Jul 2023 17:26:59 +0000 (UTC)
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from mail-ot1-x32b.google.com (mail-ot1-x32b.google.com
 [IPv6:2607:f8b0:4864:20::32b])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 5F39A10E445
 for <amd-gfx@lists.freedesktop.org>; Thu,  6 Jul 2023 17:26:57 +0000 (UTC)
Received: by mail-ot1-x32b.google.com with SMTP id
 46e09a7af769-6b74e2d8c98so863320a34.2
 for <amd-gfx@lists.freedesktop.org>; Thu, 06 Jul 2023 10:26:57 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=gmail.com; s=20221208; t=1688664416; x=1691256416;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:from:to:cc:subject:date
 :message-id:reply-to;
 bh=IS5tTx76jb7OU0huZ+iBPWKhCvlvI3AMHtB9X7PiJlU=;
 b=Dbl+FH1ZwWZqAXXZG61V5reXznGG++EAwDww/OuD/9or4bTSLlmAQcbR35EVaz7Dzx
 DC7sSYxSB3vHkutvvqWS2LgyBtAB79hp65MpYDR1qHSbHGMgRCbum5YTOx8Jp96+xRZR
 8PX0iiBMfX1SO9BfHMhyNYny3+lYePOOgjvxoAu1czpT8bLc/V90LpeSsjHMU+mFiTSO
 yvJXOUrahIKiwRGl6AijibF4AxHNkhO+NDl223sOXj/go4v9U1UE4Nkj4CwWXzRdOU8p
 P0k0EnaeuH2PW/xmFIzoyydI5vW+fQL9jiEFo2ecWVb9JzPbADJJqU2IPaRPABl+1L8P
 smGg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20221208; t=1688664416; x=1691256416;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=IS5tTx76jb7OU0huZ+iBPWKhCvlvI3AMHtB9X7PiJlU=;
 b=X4hZZJb8fOXtN4BpXH8Pzb2ZJveJtrDIMCrw5bx/pmIVYfUSqgXelTZLkxIW7S008f
 yGue/XYepeAjeLL+lMI/DepKgQu7Qrm1GJuxBpywFfCzxDPVXZrR7LS5nMAz5rx/3Tjj
 FvsMbgCpJ/0HcW2WbQ1hoyvRVLd55hFEKYzeDM9Lrnu/1M3OxjLLiDHHUjFLl9eX44N5
 pDdGDPag5SIK+Tp/Z8UifAYyEl18D/A5MieBlT952jWy77Bq9kqXPVz5RvDQJK+5Ic7/
 lmx3yt/NwhMF2n7fXCiTGa2+nir3tc+ltvUDyLyw3EQ6tvQnOth217FGxC3RnkzTYrVt
 AunQ==
X-Gm-Message-State: ABy/qLYxT1m92q2Fpi2Ic6rt8QbF7QfsjPHwP1DsZ/V8jZzipjEDkNVh
 GKsR9tLg6ZzJY05HA/d7HMbhLcoiwJCqmLhmlDgfUCRGvDs=
X-Google-Smtp-Source: APBJJlFQD9a7NiqGCUU5ZdYs3j0g9oTuRfJXKZgg4CDZr52ZMFlA+af8yg234LoXShohEmZXd7vxpsRNHhwZJM4a5EM=
X-Received: by 2002:a05:6870:79e:b0:1b0:22b3:25ff with SMTP id
 en30-20020a056870079e00b001b022b325ffmr2737079oab.47.1688664416265; Thu, 06
 Jul 2023 10:26:56 -0700 (PDT)
MIME-Version: 1.0
References: <20230706123602.2331-1-shashank.sharma@amd.com>
 <20230706123602.2331-7-shashank.sharma@amd.com>
 <CADnq5_PS6Q=OqBf1OzYXkKbO=3EiKoTCk++n7fRKv2BGEk7tYg@mail.gmail.com>
 <59b6e3ff-3a5c-3beb-32bc-49720c530b5b@amd.com>
In-Reply-To: <59b6e3ff-3a5c-3beb-32bc-49720c530b5b@amd.com>
From: Alex Deucher <alexdeucher@gmail.com>
Date: Thu, 6 Jul 2023 13:26:44 -0400
Message-ID: <CADnq5_O_Os1ToTAodrtXiyj=MQeNpe+SnwBOynXV-MUxUvrU2g@mail.gmail.com>
Subject: Re: [PATCH v5 06/10] drm/amdgpu: map usermode queue into MES
To: Shashank Sharma <shashank.sharma@amd.com>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Cc: Alex Deucher <alexander.deucher@amd.com>, arvind.yadav@amd.com,
 Christian Koenig <christian.koenig@amd.com>, amd-gfx@lists.freedesktop.org
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>

On Thu, Jul 6, 2023 at 1:15=E2=80=AFPM Shashank Sharma <shashank.sharma@amd=
.com> wrote:
>
>
> On 06/07/2023 18:52, Alex Deucher wrote:
> > On Thu, Jul 6, 2023 at 8:36=E2=80=AFAM Shashank Sharma <shashank.sharma=
@amd.com> wrote:
> >> This patch adds new functions to map/unmap a usermode queue into
> >> the FW, using the MES ring. As soon as this mapping is done, the
> >> queue would  be considered ready to accept the workload.
> >>
> >> V1: Addressed review comments from Alex on the RFC patch series
> >>      - Map/Unmap should be IP specific.
> >> V2:
> >>      Addressed review comments from Christian:
> >>      - Fix the wptr_mc_addr calculation (moved into another patch)
> >>      Addressed review comments from Alex:
> >>      - Do not add fptrs for map/unmap
> >>
> >> V3: Integration with doorbell manager
> >> V4: Rebase
> >> V5: Use gfx_v11_0 for function names (Alex)
> >>
> >> Cc: Alex Deucher <alexander.deucher@amd.com>
> >> Cc: Christian Koenig <christian.koenig@amd.com>
> >> Signed-off-by: Shashank Sharma <shashank.sharma@amd.com>
> >> ---
> >>   drivers/gpu/drm/amd/amdgpu/gfx_v11_0.c | 70 ++++++++++++++++++++++++=
++
> >>   1 file changed, 70 insertions(+)
> >>
> >> diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v11_0.c b/drivers/gpu/drm/=
amd/amdgpu/gfx_v11_0.c
> >> index 7d3b19e08bbb..b4a0f26a0e8c 100644
> >> --- a/drivers/gpu/drm/amd/amdgpu/gfx_v11_0.c
> >> +++ b/drivers/gpu/drm/amd/amdgpu/gfx_v11_0.c
> >> @@ -6491,6 +6491,65 @@ const struct amdgpu_ip_block_version gfx_v11_0_=
ip_block =3D
> >>          .funcs =3D &gfx_v11_0_ip_funcs,
> >>   };
> >>
> >> +static void gfx_v11_0_userq_unmap(struct amdgpu_userq_mgr *uq_mgr,
> >> +                                 struct amdgpu_usermode_queue *queue)
> >> +{
> >> +       struct amdgpu_device *adev =3D uq_mgr->adev;
> >> +       struct mes_remove_queue_input queue_input;
> >> +       int r;
> >> +
> >> +       memset(&queue_input, 0x0, sizeof(struct mes_remove_queue_input=
));
> >> +       queue_input.doorbell_offset =3D queue->doorbell_index;
> >> +       queue_input.gang_context_addr =3D queue->gang_ctx_gpu_addr;
> >> +
> >> +       amdgpu_mes_lock(&adev->mes);
> >> +       r =3D adev->mes.funcs->remove_hw_queue(&adev->mes, &queue_inpu=
t);
> >> +       amdgpu_mes_unlock(&adev->mes);
> >> +       if (r)
> >> +               DRM_ERROR("Failed to unmap queue in HW, err (%d)\n", r=
);
> >> +}
> >> +
> >> +static int gfx_v11_0_userq_map(struct amdgpu_userq_mgr *uq_mgr,
> >> +                              struct amdgpu_usermode_queue *queue,
> >> +                              struct amdgpu_mqd_prop *userq_props)
> >> +{
> >> +       struct amdgpu_device *adev =3D uq_mgr->adev;
> >> +       struct mes_add_queue_input queue_input;
> >> +       int r;
> >> +
> >> +       memset(&queue_input, 0x0, sizeof(struct mes_add_queue_input));
> >> +
> >> +       queue_input.process_va_start =3D 0;
> >> +       queue_input.process_va_end =3D (adev->vm_manager.max_pfn - 1) =
<< AMDGPU_GPU_PAGE_SHIFT;
> >> +       queue_input.process_quantum =3D 100000; /* 10ms */
> >> +       queue_input.gang_quantum =3D 10000; /* 1ms */
> >> +       queue_input.paging =3D false;
> >> +
> >> +       queue_input.gang_context_addr =3D queue->gang_ctx_gpu_addr;
> >> +       queue_input.process_context_addr =3D queue->proc_ctx_gpu_addr;
> >> +       queue_input.inprocess_gang_priority =3D AMDGPU_MES_PRIORITY_LE=
VEL_NORMAL;
> >> +       queue_input.gang_global_priority_level =3D AMDGPU_MES_PRIORITY=
_LEVEL_NORMAL;
> > Was there an option in the MQD to specify a priority?
>
> I checked the gfx_v11_MQD structure and this MQD does have an option to
> specify the priority of a queue (offset 134), but as we are re-using the
> mqd_init function from gfx_v11_ip_funcs which sets this offset to 0 by
> default, its not being used.
>
> We can add a parameter for queue priority and overwrite the init values.
>
> The priority which we are setting here in this function, is for queue
> mapping using MES, and its the gang priority.

Thinking about this more, the priority would come from the context.
E.g., ctx->init_priority and ctx->override_priority (see
amdgpu_ctx_init()).  We should take that into account when creating
the queue.

>
> >   What about
> > secure settings?  If not, we should validate those flags properly and
> > return an error if they are not currently supported.
> >> +
> >> +       queue_input.process_id =3D queue->vm->pasid;
> >> +       queue_input.queue_type =3D queue->queue_type;
> >> +       queue_input.mqd_addr =3D queue->mqd.gpu_addr;
> >> +       queue_input.wptr_addr =3D userq_props->wptr_gpu_addr;
> >> +       queue_input.queue_size =3D userq_props->queue_size >> 2;
> > Do we validate the size anywhere?
>
> We are validating the whole structure/user_MQD size, but not
> specifically queue size. But based on your suggestion on libDRM UAPI, we
> are planing to add an USERQ_INFO_IOCTL in a separate patch series, which
> will then introduce the IP based dynamic size checking, and also the
> checks related to alignment and queue size.

We just want to protect from userspace doing something crazy like
making a 10M queue or something like that.  We should add an interface
to query the sizes per IP, but we need to validate the inputs as well.

Alex

>
> - Shashank
>
> >
> >> +       queue_input.doorbell_offset =3D userq_props->doorbell_index;
> >> +       queue_input.page_table_base_addr =3D amdgpu_gmc_pd_addr(queue-=
>vm->root.bo);
> >> +
> >> +       amdgpu_mes_lock(&adev->mes);
> >> +       r =3D adev->mes.funcs->add_hw_queue(&adev->mes, &queue_input);
> >> +       amdgpu_mes_unlock(&adev->mes);
> >> +       if (r) {
> >> +               DRM_ERROR("Failed to map queue in HW, err (%d)\n", r);
> >> +               return r;
> >> +       }
> >> +
> >> +       DRM_DEBUG_DRIVER("Queue (doorbell:%d) mapped successfully\n", =
userq_props->doorbell_index);
> >> +       return 0;
> >> +}
> >> +
> >>   static void gfx_v11_0_userq_destroy_ctx_space(struct amdgpu_userq_mg=
r *uq_mgr,
> >>                                                struct amdgpu_usermode_=
queue *queue)
> >>   {
> >> @@ -6601,8 +6660,18 @@ static int gfx_v11_0_userq_mqd_create(struct am=
dgpu_userq_mgr *uq_mgr,
> >>                  goto free_mqd;
> >>          }
> >>
> >> +       /* Map userqueue into FW using MES */
> >> +       r =3D gfx_v11_0_userq_map(uq_mgr, queue, &userq_props);
> >> +       if (r) {
> >> +               DRM_ERROR("Failed to init MQD\n");
> >> +               goto free_ctx;
> >> +       }
> >> +
> >>          return 0;
> >>
> >> +free_ctx:
> >> +       gfx_v11_0_userq_destroy_ctx_space(uq_mgr, queue);
> >> +
> >>   free_mqd:
> >>          amdgpu_bo_free_kernel(&queue->mqd.obj, &queue->mqd.gpu_addr, =
&queue->mqd.cpu_ptr);
> >>          return r;
> >> @@ -6613,6 +6682,7 @@ gfx_v11_0_userq_mqd_destroy(struct amdgpu_userq_=
mgr *uq_mgr, struct amdgpu_userm
> >>   {
> >>          struct amdgpu_userq_obj *mqd =3D &queue->mqd;
> >>
> >> +       gfx_v11_0_userq_unmap(uq_mgr, queue);
> >>          gfx_v11_0_userq_destroy_ctx_space(uq_mgr, queue);
> >>          amdgpu_bo_free_kernel(&mqd->obj, &mqd->gpu_addr, &mqd->cpu_pt=
r);
> >>   }
> >> --
> >> 2.40.1
> >>
