# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project timed-counter-sim
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter_tb.vhd was successful with warnings.
# Compile of timed_counter.vhd was successful.
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# 5 compiles, 0 failed with no errors.
vsim work.timed_counter_tb
# vsim work.timed_counter_tb 
# Start time: 12:32:22 on Sep 10,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.print_pkg(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.float_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_pkg
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading work.timed_counter_tb(testbench)#1
# Loading work.timed_counter(behavior)#1
add wave sim:/timed_counter_tb/*
run -all
# Testing 100 ns timer: enabled
# Testing 100 ns timer: disabled
# Testing 100 ns timer: enabled for multiple periods
# Testing 100 ns timer: enabled
# ** Failure: error in test case 'counter not done'
#    Time: 871 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/noah/FPGA/labs-and-homework-Noah-Netz/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/noah/FPGA/labs-and-homework-Noah-Netz/sim/common/assert_pkg.vhd line 63
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
run -all
# Testing 100 ns timer: enabled
# Testing 100 ns timer: disabled
# Testing 100 ns timer: enabled for multiple periods
# Testing 100 ns timer: enabled
# ** Failure: error in test case 'counter not done'
#    Time: 871 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/noah/FPGA/labs-and-homework-Noah-Netz/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/noah/FPGA/labs-and-homework-Noah-Netz/sim/common/assert_pkg.vhd line 63
run -all
# ** Failure: error in test case 'counter is done'
#    Time: 891 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/noah/FPGA/labs-and-homework-Noah-Netz/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/noah/FPGA/labs-and-homework-Noah-Netz/sim/common/assert_pkg.vhd line 63
run -all
# Testing 100 ns timer: disabled
# Testing 100 ns timer: enabled for multiple periods
# Testing 100 ns timer: enabled
# ** Failure: error in test case 'counter not done'
#    Time: 1631 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/noah/FPGA/labs-and-homework-Noah-Netz/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/noah/FPGA/labs-and-homework-Noah-Netz/sim/common/assert_pkg.vhd line 63
run -all
# ** Failure: error in test case 'counter is done'
#    Time: 1651 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/noah/FPGA/labs-and-homework-Noah-Netz/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/noah/FPGA/labs-and-homework-Noah-Netz/sim/common/assert_pkg.vhd line 63
# Break key hit
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter_tb.vhd was successful with warnings.
# Compile of timed_counter.vhd was successful.
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# 5 compiles, 0 failed with no errors.
# Load canceled
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.print_pkg(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.float_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_pkg
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading std.env(body)
# Loading work.timed_counter_tb(testbench)#1
# Loading work.timed_counter(behavior)#1
run -all
# Testing 100 ns timer: enabled
# Testing 100 ns timer: disabled
# Testing 100 ns timer: enabled for multiple periods
# 1
# Break in Process stimuli_and_checker at /home/noah/FPGA/labs-and-homework-Noah-Netz/sim/timed-counter/timed_counter_tb.vhd line 107
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter_tb.vhd was successful with warnings.
# Compile of timed_counter.vhd was successful.
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.print_pkg(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.float_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_pkg
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading std.env(body)
# Loading work.timed_counter_tb(testbench)#1
# Loading work.timed_counter(behavior)#1
# Loading work.timed_counter(behavior)#2
# Warning in wave window restart: (vish-4014) No objects found matching '/timed_counter_tb/counter_TB'. 
add wave sim:/timed_counter_tb/*
run -all
# Testing 240 ns timer: enabled
# Testing 100 ns timer: enabled
# Testing 100 ns timer: disabled
# Testing 240 ns timer: disabled
# Testing 100 ns timer: enabled for multiple periods
# 1
# Break in Process stimuli_and_checker_100ns at /home/noah/FPGA/labs-and-homework-Noah-Netz/sim/timed-counter/timed_counter_tb.vhd line 124
run -all
# Testing 100 ns timer: enabled
# Testing 240 ns timer: enabled for multiple periods
# ** Failure: error in test case 'counter not done'
#    Time: 871 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker_100ns File: /home/noah/FPGA/labs-and-homework-Noah-Netz/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/noah/FPGA/labs-and-homework-Noah-Netz/sim/common/assert_pkg.vhd line 63
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter_tb.vhd was successful with warnings.
# Compile of timed_counter.vhd was successful.
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.print_pkg(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.float_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_pkg
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading std.env(body)
# Loading work.timed_counter_tb(testbench)#1
# Loading work.timed_counter(behavior)#1
# Warning in wave window restart: (vish-4014) No objects found matching '/timed_counter_tb/counter_100ns_TB'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/timed_counter_tb/enable_240ns_tb'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/timed_counter_tb/done_240ns_tb'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/timed_counter_tb/counter_240ns_TB'. 
add wave sim:/timed_counter_tb/*
vsim work.timed_counter_tb
# End time: 12:44:36 on Sep 10,2024, Elapsed time: 0:12:14
# Errors: 0, Warnings: 1
# vsim work.timed_counter_tb 
# Start time: 12:44:36 on Sep 10,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.print_pkg(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.float_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_pkg
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading std.env(body)
# Loading work.timed_counter_tb(testbench)#1
# Loading work.timed_counter(behavior)#1
add wave sim:/timed_counter_tb/*
run -all
# Testing 100 ns timer: enabled
# Testing 100 ns timer: disabled
# Testing 100 ns timer: enabled for multiple periods
# 1
# Break in Process stimuli_and_checker at /home/noah/FPGA/labs-and-homework-Noah-Netz/sim/timed-counter/timed_counter_tb.vhd line 107
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter_tb.vhd was successful with warnings.
# Compile of timed_counter.vhd was successful.
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.print_pkg(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.float_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_pkg
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading std.env(body)
# Loading work.timed_counter_tb(testbench)#1
# Loading work.timed_counter(behavior)#1
# Loading work.timed_counter(behavior)#2
# Warning in wave window restart: (vish-4014) No objects found matching '/timed_counter_tb/counter_TB'. 
add wave sim:/timed_counter_tb/*
run -all
# Testing 240 ns timer: enabled
# Testing 100 ns timer: enabled
# Testing 100 ns timer: disabled
# Testing 240 ns timer: disabled
# Testing 100 ns timer: enabled for multiple periods
# 1
# Break in Process stimuli_and_checker_100ns at /home/noah/FPGA/labs-and-homework-Noah-Netz/sim/timed-counter/timed_counter_tb.vhd line 124
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter_tb.vhd was successful with warnings.
# Compile of timed_counter.vhd was successful.
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# 5 compiles, 0 failed with no errors.
vsim work.timed_counter_tb
# End time: 18:50:32 on Sep 10,2024, Elapsed time: 6:05:56
# Errors: 0, Warnings: 2
# vsim work.timed_counter_tb 
# Start time: 18:50:32 on Sep 10,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.print_pkg(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.float_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_pkg
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading std.env(body)
# Loading work.timed_counter_tb(testbench)#1
# Loading work.timed_counter(behavior)#1
# Loading work.timed_counter(behavior)#2
add wave sim:/timed_counter_tb/*
run -all
# Testing 240 ns timer: enabled
# Testing 100 ns timer: enabled
# Testing 100 ns timer: disabled
# Testing 240 ns timer: disabled
# Testing 100 ns timer: enabled for multiple periods
# Testing 100 ns timer: enabled
# Testing 240 ns timer: enabled for multiple periods
# ** Failure: error in test case 'counter not done'
#    Time: 871 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker_100ns File: /home/noah/FPGA/labs-and-homework-Noah-Netz/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/noah/FPGA/labs-and-homework-Noah-Netz/sim/common/assert_pkg.vhd line 63
quit -sim
# End time: 19:00:08 on Sep 10,2024, Elapsed time: 0:09:36
# Errors: 1, Warnings: 1
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter_tb.vhd was successful with warnings.
# Compile of timed_counter.vhd was successful.
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# 5 compiles, 0 failed with no errors.
vsim work.timed_counter_tb
# vsim work.timed_counter_tb 
# Start time: 19:00:26 on Sep 10,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.print_pkg(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.float_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_pkg
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading std.env(body)
# Loading work.timed_counter_tb(testbench)#1
# Loading work.timed_counter(behavior)#1
# Loading work.timed_counter(behavior)#2
add wave sim:/timed_counter_tb/*
run -all
# Testing 240 ns timer: enabled
# Testing 100 ns timer: enabled
# Testing 100 ns timer: disabled
# Testing 240 ns timer: disabled
# Testing 100 ns timer: enabled for multiple periods
# Testing 100 ns timer: enabled
# Testing 240 ns timer: enabled for multiple periods
# ** Failure: error in test case 'counter not done at iteration 3'
#    Time: 871 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker_100ns File: /home/noah/FPGA/labs-and-homework-Noah-Netz/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/noah/FPGA/labs-and-homework-Noah-Netz/sim/common/assert_pkg.vhd line 63
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter_tb.vhd was successful with warnings.
# Compile of timed_counter.vhd was successful.
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# 5 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.print_pkg(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.float_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_pkg
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading std.env(body)
# Loading work.timed_counter_tb(testbench)#1
# Loading work.timed_counter(behavior)#1
# Loading work.timed_counter(behavior)#2
# Warning in wave window restart: (vish-4014) No objects found matching '/timed_counter_tb/tests_finished'. 
add wave sim:/timed_counter_tb/*
run -all
# Testing 240 ns timer: enabled
# Testing 100 ns timer: enabled
# Testing 100 ns timer: disabled
# Testing 240 ns timer: disabled
# Testing 100 ns timer: enabled for multiple periods
# 1
# Break in Process stimuli_and_checker_100ns at /home/noah/FPGA/labs-and-homework-Noah-Netz/sim/timed-counter/timed_counter_tb.vhd line 124
quit -sim
# End time: 19:02:28 on Sep 10,2024, Elapsed time: 0:02:02
# Errors: 0, Warnings: 1
vsim work.timed_counter_tb
# vsim work.timed_counter_tb 
# Start time: 19:02:35 on Sep 10,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.print_pkg(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.float_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_pkg
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading std.env(body)
# Loading work.timed_counter_tb(testbench)#1
# Loading work.timed_counter(behavior)#1
# Loading work.timed_counter(behavior)#2
add wave sim:/timed_counter_tb/*
run -all
# Testing 240 ns timer: enabled
# Testing 100 ns timer: enabled
# Testing 100 ns timer: disabled
# Testing 240 ns timer: disabled
# Testing 100 ns timer: enabled for multiple periods
# 1
# Break in Process stimuli_and_checker_100ns at /home/noah/FPGA/labs-and-homework-Noah-Netz/sim/timed-counter/timed_counter_tb.vhd line 124
run
# Testing 100 ns timer: enabled
# Testing 240 ns timer: enabled for multiple periods
# End time: 22:25:47 on Sep 10,2024, Elapsed time: 3:23:12
# Errors: 0, Warnings: 1
