-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLRx/full_rx_ip_src_h_crc_rx.vhd
-- Created: 2024-10-02 12:29:28
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: full_rx_ip_src_h_crc_rx
-- Source Path: HDLRx/full_rx/h_rx_full/h_crc_rx
-- Hierarchy Level: 2
-- Model version: 1.100
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY full_rx_ip_src_h_crc_rx IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb                               :   IN    std_logic;
        data_in                           :   IN    std_logic;
        ctrl_in_start                     :   IN    std_logic;
        ctrl_in_end                       :   IN    std_logic;
        ctrl_in_valid                     :   IN    std_logic;
        data_out                          :   OUT   std_logic;
        ctrl_out_start                    :   OUT   std_logic;
        ctrl_out_valid                    :   OUT   std_logic;
        err                               :   OUT   std_logic
        );
END full_rx_ip_src_h_crc_rx;


ARCHITECTURE rtl OF full_rx_ip_src_h_crc_rx IS

  -- Component Declarations
  COMPONENT full_rx_ip_src_General_CRC_Syndrome_Detector_HDL_Optimized
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb                             :   IN    std_logic;
          dataIn                          :   IN    std_logic;
          startIn                         :   IN    std_logic;
          endIn                           :   IN    std_logic;
          validIn                         :   IN    std_logic;
          dataOut                         :   OUT   std_logic;
          startOut                        :   OUT   std_logic;
          endOut                          :   OUT   std_logic;
          validOut                        :   OUT   std_logic;
          err                             :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT full_rx_ip_src_Sample_Control_Bus_Creator
    PORT( In1                             :   IN    std_logic;
          In3                             :   IN    std_logic;
          Out1_start                      :   OUT   std_logic;
          Out1_valid                      :   OUT   std_logic
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : full_rx_ip_src_General_CRC_Syndrome_Detector_HDL_Optimized
    USE ENTITY work.full_rx_ip_src_General_CRC_Syndrome_Detector_HDL_Optimized(rtl);

  FOR ALL : full_rx_ip_src_Sample_Control_Bus_Creator
    USE ENTITY work.full_rx_ip_src_Sample_Control_Bus_Creator(rtl);

  -- Signals
  SIGNAL start                            : std_logic;
  SIGNAL end_rsvd                         : std_logic;
  SIGNAL valid                            : std_logic;
  SIGNAL General_CRC_Syndrome_Detector_HDL_Optimized_out1 : std_logic;
  SIGNAL General_CRC_Syndrome_Detector_HDL_Optimized_out2 : std_logic;
  SIGNAL General_CRC_Syndrome_Detector_HDL_Optimized_out3 : std_logic;
  SIGNAL General_CRC_Syndrome_Detector_HDL_Optimized_out4 : std_logic;
  SIGNAL General_CRC_Syndrome_Detector_HDL_Optimized_out5 : std_logic;
  SIGNAL Sample_Control_Bus_Creator_out1_start : std_logic;
  SIGNAL Sample_Control_Bus_Creator_out1_valid : std_logic;
  SIGNAL Switch_out1                      : std_logic;
  SIGNAL Unit_Delay_out1                  : std_logic;

BEGIN
  u_General_CRC_Syndrome_Detector_HDL_Optimized : full_rx_ip_src_General_CRC_Syndrome_Detector_HDL_Optimized
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              dataIn => data_in,
              startIn => start,
              endIn => end_rsvd,
              validIn => valid,
              dataOut => General_CRC_Syndrome_Detector_HDL_Optimized_out1,
              startOut => General_CRC_Syndrome_Detector_HDL_Optimized_out2,
              endOut => General_CRC_Syndrome_Detector_HDL_Optimized_out3,
              validOut => General_CRC_Syndrome_Detector_HDL_Optimized_out4,
              err => General_CRC_Syndrome_Detector_HDL_Optimized_out5
              );

  u_Sample_Control_Bus_Creator : full_rx_ip_src_Sample_Control_Bus_Creator
    PORT MAP( In1 => General_CRC_Syndrome_Detector_HDL_Optimized_out2,
              In3 => General_CRC_Syndrome_Detector_HDL_Optimized_out4,
              Out1_start => Sample_Control_Bus_Creator_out1_start,
              Out1_valid => Sample_Control_Bus_Creator_out1_valid
              );

  start <= ctrl_in_start;

  end_rsvd <= ctrl_in_end;

  valid <= ctrl_in_valid;

  Unit_Delay_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Unit_Delay_out1 <= '0';
      ELSIF enb = '1' THEN
        Unit_Delay_out1 <= Switch_out1;
      END IF;
    END IF;
  END PROCESS Unit_Delay_process;


  
  Switch_out1 <= Unit_Delay_out1 WHEN General_CRC_Syndrome_Detector_HDL_Optimized_out3 = '0' ELSE
      General_CRC_Syndrome_Detector_HDL_Optimized_out5;

  data_out <= General_CRC_Syndrome_Detector_HDL_Optimized_out1;

  ctrl_out_start <= Sample_Control_Bus_Creator_out1_start;

  ctrl_out_valid <= Sample_Control_Bus_Creator_out1_valid;

  err <= Switch_out1;

END rtl;

