#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\fpga_competition\FPGA_competition\ziguangtongchuang_file\MES50HP_v3\set_up\set_up_file\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: Thecomputerofmartin
Generated by Fabric Compiler (version 2022.1 build 99559) at Sat May 11 13:40:57 2024
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/hdmi_test_revised.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/hdmi_test_revised.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/hdmi_test_revised.v(line number: 8)] Analyzing module hdmi_test_revised (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/hdmi_test_revised.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/hdmi_top.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/hdmi_top.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/hdmi_top.v(line number: 7)] Analyzing module hdmi_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/hdmi_top.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/iic_dri.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/iic_dri.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/iic_dri.v(line number: 23)] Analyzing module iic_dri (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/iic_dri.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms72xx_ctl.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms72xx_ctl.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms72xx_ctl.v(line number: 22)] Analyzing module ms72xx_ctl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms72xx_ctl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms7200_ctl.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms7200_ctl.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms7200_ctl.v(line number: 22)] Analyzing module ms7200_ctl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms7200_ctl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms7210_ctl.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms7210_ctl.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms7210_ctl.v(line number: 22)] Analyzing module ms7210_ctl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms7210_ctl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/pattern_vg_revised.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/pattern_vg_revised.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/pattern_vg_revised.v(line number: 24)] Analyzing module pattern_vg_revised (library work)
W: Verilog-2006: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/pattern_vg_revised.v(line number: 54)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/pattern_vg_revised.v(line number: 55)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/pattern_vg_revised.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/rw_ram_ctrl.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/rw_ram_ctrl.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/rw_ram_ctrl.v(line number: 3)] Analyzing module rw_ram_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/rw_ram_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/single_ram.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/single_ram.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/single_ram.v(line number: 5)] Analyzing module single_ram (library work)
W: Verilog-2010: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/single_ram.v(line number: 27)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/single_ram.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/sync_vg_revised.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/sync_vg_revised.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/sync_vg_revised.v(line number: 35)] Analyzing module sync_vg_revised (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/sync_vg_revised.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 20)] Analyzing module pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v successfully.
I: Module "hdmi_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.334s wall, 0.016s user + 0.016s system = 0.031s CPU (2.3%)

Start rtl-elaborate.
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/hdmi_top.v(line number: 7)] Elaborating module hdmi_top
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/hdmi_top.v(line number: 40)] Elaborating instance pll_inst
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 20)] Elaborating module pll
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 232)] Elaborating instance u_pll_e3
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 119)] Net clkfb in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 122)] Net pfden in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 123)] Net clkout0_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 124)] Net clkout0_2pad_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 125)] Net clkout1_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 126)] Net clkout2_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 127)] Net clkout3_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 128)] Net clkout4_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 129)] Net clkout5_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 130)] Net dyn_idiv in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 131)] Net dyn_odiv0 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 132)] Net dyn_odiv1 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 133)] Net dyn_odiv2 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 134)] Net dyn_odiv3 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 135)] Net dyn_odiv4 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 136)] Net dyn_fdiv in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 137)] Net dyn_duty0 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 138)] Net dyn_duty1 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 139)] Net dyn_duty2 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 140)] Net dyn_duty3 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 141)] Net dyn_duty4 in pll(original module pll) does not have a driver, tie it to 0
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/hdmi_top.v(line number: 51)] Elaborating instance rw_ram_ctrl_inst
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/rw_ram_ctrl.v(line number: 3)] Elaborating module rw_ram_ctrl
I: Module instance {hdmi_top.rw_ram_ctrl_inst} parameter value:
    TRANSFORM_LEN = 32'b00000000000000000000000100000000
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/rw_ram_ctrl.v(line number: 105)] Elaborating instance single_ram_inst
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/single_ram.v(line number: 5)] Elaborating module single_ram
I: Module instance {hdmi_top.rw_ram_ctrl_inst.single_ram_inst} parameter value:
    C_ADDR_WIDTH = 32'b00000000000000000000000000001111
    C_DATA_WIDTH = 32'b00000000000000000000000000001100
E: Verilog-4092: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/single_ram.v(line number: 29)] Loop limit 2000 exceeded
Program Error Out.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Sat May 11 13:40:59 2024
Action compile: Peak memory pool usage is 128 MB
