$date
	Sun Jul 13 21:36:06 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # exp $end
$var reg 1 $ n $end
$var reg 1 % reset $end
$scope module uut $end
$var wire 1 $ bit $end
$var wire 1 " clk $end
$var wire 1 % reset $end
$var wire 1 ! out $end
$var reg 2 & n_state [1:0] $end
$var reg 2 ' state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
b0 &
1%
0$
x#
0"
x!
$end
#5
1!
b0 '
1"
#10
0"
0%
#15
1"
#20
b1 &
0"
1$
#25
b0 &
0!
b1 '
1"
#30
0"
#35
b1 &
1!
b0 '
1"
#40
0"
1#
#41
b0 &
0$
1%
#45
1"
#50
0"
#51
0%
#55
1"
#60
0"
#65
1"
#70
0"
#71
b1 &
1$
#75
b0 &
0!
b1 '
1"
#80
0"
#85
b1 &
1!
b0 '
1"
#90
0"
#91
b0 &
0$
#95
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
0"
#121
