[
  {
    "author": [
      {
        "literal": "AND 001 Tom Anderson and Robin Bhagat"
      }
    ],
    "container-title": [
      "Integrated System Design"
    ],
    "date": [
      "2000-11"
    ],
    "title": [
      "Tackling Functional Verification for Virtual Components"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Anderson",
        "given": "Tom"
      },
      {
        "family": "Anderson",
        "given": "Thomas L."
      }
    ],
    "container-title": [
      "Designcon 2004 Conference Proceedings",
      "Electronic Engineering Times"
    ],
    "date": [
      "2002-12-23",
      "2004-01"
    ],
    "genre": [
      "[AND 021",
      "[AND 041"
    ],
    "title": [
      "Verification reuse enables design reuse",
      "Functional Verification in the Context of Design Reuse"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "literal": "ARM 951 J. Armstrong"
      }
    ],
    "container-title": [
      "Spring 1995 VIUF Proceedings"
    ],
    "date": [
      "1995"
    ],
    "title": [
      "High Level Generation of VHDL Testbenches"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ashenden",
        "given": "A.S.H.] P.J."
      },
      {
        "family": "Mermet",
        "given": "J.P."
      },
      {
        "given": "R."
      },
      {
        "family": "Bailey",
        "given": "B."
      },
      {
        "family": "Jong",
        "given": "G.",
        "particle": "De"
      },
      {
        "family": "Schaumont",
        "given": "P."
      },
      {
        "family": "Lennard",
        "given": "C."
      }
    ],
    "container-title": [
      "Forum on Design Languages Proceedings"
    ],
    "date": [
      "2000"
    ],
    "genre": [
      "[BAI 001"
    ],
    "pages": [
      "200 1"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Seepold, editors, System-on-chip Methodologies and Design Languages",
      "Interface Based Design"
    ],
    "type": "paper-conference"
  },
  {
    "date": [
      "2005"
    ],
    "editor": [
      {
        "family": "Bailey",
        "given": "B."
      }
    ],
    "genre": [
      "[BAI 051"
    ],
    "publisher": [
      "IEC Press"
    ],
    "title": [
      "The Functional Verification of Electronic Systems: an overview from various points of view"
    ],
    "type": null
  },
  {
    "author": [
      {
        "literal": "BAY 991 J. Bayer"
      },
      {
        "family": "Flege",
        "given": "P.Knauber"
      },
      {
        "family": "Laqua",
        "given": "R."
      },
      {
        "family": "Muthig",
        "given": "D."
      },
      {
        "family": "Schmid",
        "given": "K."
      },
      {
        "family": "Widen",
        "given": "T."
      },
      {
        "family": "DeBaud",
        "given": "J.-M."
      }
    ],
    "citation-number": [
      "0."
    ],
    "container-title": [
      "Proceedings of the Fifrh ACM SIGSOFT Symposium on Software Reusability (SSR99"
    ],
    "date": [
      "1999-05"
    ],
    "pages": [
      "122–13 1,"
    ],
    "title": [
      "PULSE: A Methodology to Develop Software Product Lines"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Blahut",
        "given": "R."
      }
    ],
    "date": [
      "1985"
    ],
    "genre": [
      "[BLAH 851"
    ],
    "publisher": [
      "Addison Wesley"
    ],
    "title": [
      "Fast Algorithms for Digital Signal Processing"
    ],
    "type": null
  },
  {
    "author": [
      {
        "given": "C.A.F.E."
      },
      {
        "family": "Cemy",
        "given": "E."
      },
      {
        "family": "Dudani",
        "given": "S."
      }
    ],
    "container-title": [
      "Proceedings of the International Workshop on IP-Based System-on-Chip Design"
    ],
    "date": [
      "2002-10"
    ],
    "genre": [
      "[CER 021"
    ],
    "title": [
      "Concepts to Action in System-Family Engineering (CAF@, ITEA Project 00004, http://www.esi.es/en/Projects/Cafe/cafe.html,2004",
      "Authoring Assertion IP using OpenVera Assertion Language"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "CHA 991 Henry Chang, Larry Cooke, Merrill Hunt, Grant Martin, Andrew McNelly and Lee Todd"
      }
    ],
    "date": [
      "1999"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Surviving the SOC Revolution: A Guide to Platform-Based Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "CLE 021 Paul Clements and Linda Northrop"
      }
    ],
    "date": [
      "2002"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Software Product Lines: Practices and Patterns"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Davidow",
        "given": "William H."
      }
    ],
    "date": [
      "1986"
    ],
    "genre": [
      "[DAV 861"
    ],
    "publisher": [
      "Free Press"
    ],
    "title": [
      "Marketing High Technology: An Insider's View"
    ],
    "type": null
  },
  {
    "author": [
      {
        "literal": "DEB 991 Jean-Marc DeBaud and Klaus Schmid"
      }
    ],
    "container-title": [
      "Proceedings of the 1999 International Conference on Software Engineering"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "34–49,"
    ],
    "title": [
      "A Systematic Approach to Derive the Scope of Software Product Lines"
    ],
    "type": "paper-conference"
  },
  {
    "container-title": [
      "Free On-line Dictionary of Computing"
    ],
    "date": [
      "2004"
    ],
    "editor": [
      {
        "family": "Howe",
        "given": "D.I.C.T.] Denis"
      }
    ],
    "type": "chapter",
    "url": [
      "http:Nwww.foldoc.orgl,"
    ]
  },
  {
    "author": [
      {
        "literal": "DON 041 Adam Donlin"
      }
    ],
    "container-title": [
      "Proceedings of CODES+ISSS 2004"
    ],
    "pages": [
      "75–80,2004"
    ],
    "title": [
      "Transaction level modeling: flows and use models"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "DONBR 041 Adam Donlin, Axel Braun, and Adam Rose"
      },
      {
        "family": "Ecker",
        "given": "W."
      },
      {
        "family": "Hofmeister",
        "given": "M."
      }
    ],
    "container-title": [
      "Proceedings of FPL 2004",
      "Proceedings of the EURO-VHDL"
    ],
    "date": [
      "1992"
    ],
    "genre": [
      "[ECK 921"
    ],
    "pages": [
      "81 1–820,2004",
      "752–757,"
    ],
    "title": [
      "SystemC for the Design and Modeling of Programmable Systems",
      "The Design Cube -A Model for VHDL Design flow Representation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "E.S.A.P.S."
      }
    ],
    "date": [
      "2004"
    ],
    "genre": [
      "ITEA Project 99005,"
    ],
    "title": [
      "Engineering Software Architectures, Processes, and Platformsfor System Families (ESAPS"
    ],
    "type": null,
    "url": [
      "http://www.esi.es/en/Projects/esaps/esaps.html,"
    ]
  },
  {
    "author": [
      {
        "literal": "FAM 941 S. Farnorzadeh, et. al."
      }
    ],
    "container-title": [
      "Proceedings of RASSP Annual Conference"
    ],
    "date": [
      "1994-08"
    ],
    "title": [
      "Rapid Prototyping of Digital Systems with COTS/ASIC Components"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "FOS 031 Harry D. Foster, Adam C. Krolnik and David C. Lacey"
      }
    ],
    "date": [
      "2003"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Assertion-Based Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "FOSBEN 011 Harry Foster and Lionel Bening"
      }
    ],
    "date": [
      "2001"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Principles of Verzpable Verilog Design: Second Edition"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "FOSCOE 011 Harry Foster and Claudionor Coelho"
      }
    ],
    "container-title": [
      "The 10th Annual International HDL Conference Proceedings"
    ],
    "date": [
      "2001-03"
    ],
    "title": [
      "Assertions Targeting a Diverse Set of Verification Tools"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "GAW 021 Annette Gawer and Michael Cusumano"
      }
    ],
    "date": [
      "2002"
    ],
    "publisher": [
      "Harvard Business School Press"
    ],
    "title": [
      "Platform Leadership: How Intel, Microsoft, and Cisco Drive Industry Innovation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "HASH 991 M M Kamal Hashmi"
      }
    ],
    "container-title": [
      "Forum for Design Languages"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "FDL '99"
    ],
    "location": [
      "Lyon, France"
    ],
    "title": [
      "Virtual Component Interfaces"
    ],
    "type": "article-journal",
    "volume": [
      "1999"
    ]
  },
  {
    "container-title": [
      "IEEE 10761 1076-2002 IEEE Standard VHDL Language Reference Manual, IEEE, http://standards.ieee.org/faqs/order.html,2002. [IEEE 11491 ll49.1-2OOl IEEE Standard Test Access Port and Boundary-Scan Architecture, IEEE"
    ],
    "type": "chapter",
    "url": [
      "http://standards.ieee.org/faqs/order.html,200"
    ]
  },
  {
    "container-title": [
      "IEEE 13641 1364-2001 IEEE Standard for Verilog Hardware Description Language, IEEE"
    ],
    "type": "chapter",
    "url": [
      "http://standards.ieee.org/faqs/order.html,2001."
    ]
  },
  {
    "date": [
      "2000"
    ],
    "genre": [
      "[IEEE 14711"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "1471-2000 IEEE Recommended Practice for Architectural Description for Sofmare-Intensive Systems"
    ],
    "type": null
  },
  {
    "citation-number": [
      "IS0"
    ],
    "date": [
      "2003"
    ],
    "publisher": [
      "ISO"
    ],
    "title": [
      "99451 ISO/IEC 9945-~2003,Information Technolog --Portable Operating System Interface (POSIX"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Jantsch",
        "given": "J.A.N.T.S.C.H.] Axel"
      }
    ],
    "date": [
      "2004"
    ],
    "publisher": [
      "Morgan-Kaufmann Publishers"
    ],
    "title": [
      "Modeling Embedded Systems and SoC's: Concurrency and Time in Models of Computation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "KEU 001 Kurt Keutzer, A. R. Newton, J. M. Rabaey, and Alberto Sangiovanni-Vincentelli"
      }
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2000-12"
    ],
    "pages": [
      "1523–1543,"
    ],
    "title": [
      "System Level Design: Orthogonalization of Concerns and Platform-Based Design"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "E.A."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1998-12"
    ],
    "genre": [
      "[LEE 981"
    ],
    "title": [
      "A framework for comparing models of computation"
    ],
    "type": "article-journal",
    "volume": [
      "l7(l2):1217-1229"
    ]
  },
  {
    "author": [
      {
        "literal": "MADI 951 V. Madisetti"
      }
    ],
    "container-title": [
      "VIUF Spring"
    ],
    "date": [
      "1995"
    ],
    "title": [
      "System-Level Synthesis and Simulation VHDL: A Taxonomy and Proposal Towards Standardization"
    ],
    "type": "article-journal"
  },
  {
    "container-title": [
      "Winning the SOC Revolution: Experiences in Real Design"
    ],
    "date": [
      "2003"
    ],
    "editor": [
      {
        "family": "Martin",
        "given": "Grant"
      },
      {
        "family": "Chang",
        "given": "Henry"
      }
    ],
    "genre": [
      "[MAR 031"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "literal": "MER 011 Jean Mermet, Peter Ashenden and Ralf Seepold"
      }
    ],
    "date": [
      "2001"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "System-on-Chip Methodologies and Design Languages"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "MEY 971 Marc H. Meyer and Alvin P. Lehnerd"
      }
    ],
    "date": [
      "1997"
    ],
    "publisher": [
      "Free Press"
    ],
    "title": [
      "The Power of Product Platforms: Building Value and Cost Leadership"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "OVL] OVL Reference Manual, Accellera, http://www.verificationlib.org,June"
      }
    ],
    "date": [
      "2003"
    ],
    "type": null
  },
  {
    "author": [
      {
        "given": "P.S.L."
      }
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Property Speczjkation Language Reference Manual Version 1.0, Accellera"
    ],
    "type": null,
    "url": [
      "http://www.accellera.org/pslvlOl"
    ]
  },
  {
    "container-title": [
      "RASSP 981 VHDL Modeling Terminology and Taxonomy Revision 2.4, RASSP Taxonomy Working Group (RTWG"
    ],
    "date": [
      "1998"
    ],
    "type": "chapter",
    "url": [
      "http://www.eda.org/rassp/index.html,February"
    ]
  },
  {
    "author": [
      {
        "literal": "SAN 991 A. Sangiovanni-Vincentelli and A. Ferrari"
      }
    ],
    "date": [
      "1999-10"
    ],
    "pages": [
      "2–12,"
    ],
    "title": [
      "System Design -Traditional Concepts and New Paradigms"
    ],
    "type": null,
    "volume": [
      "ICCD 99"
    ]
  },
  {
    "author": [
      {
        "literal": "SAN 011 Alberto Sangiovanni-Vincentelli and Grant Martin"
      }
    ],
    "container-title": [
      "IEEE Design & Test of Computers"
    ],
    "date": [
      "2001"
    ],
    "genre": [
      "[SATH 011"
    ],
    "note": [
      "References 17 1 [SAN 021 Alberto Sangiovanni-Vincentelli, DeJining platform-based design, EEdesign,",
      "Ramesh Sathianathan and Tom Anderson, \"Assertion Methodologies for Verilog Design,\" Integrated System Design, May, 2001."
    ],
    "pages": [
      "23–33,"
    ],
    "publisher": [
      "November-December"
    ],
    "title": [
      "Platform-Based Design and Software Design Methodology for Embedded Systems",
      "5,2002"
    ],
    "type": "article-journal",
    "url": [
      "http://www.eedesign.com/features/exclusive/0EG20020204S0062,February"
    ]
  },
  {
    "author": [
      {
        "given": "S.E.I.P.L.P."
      }
    ],
    "date": [
      "2004"
    ],
    "title": [
      "The Software Engineering Institute Product Line Practice (PLP) Initiative"
    ],
    "type": null,
    "url": [
      "http://www.sei.cmu.edu/productlines/index.html,"
    ]
  },
  {
    "author": [
      {
        "given": "S.R.S."
      }
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Functional Verzfzcation Semiconductor Reuse Standard V3.0, Motorola"
    ],
    "type": null,
    "url": [
      "http://www.motorola.com"
    ]
  },
  {
    "author": [
      {
        "given": "S.V."
      }
    ],
    "container-title": [
      "Accellera"
    ],
    "date": [
      "2004-05"
    ],
    "title": [
      "System Verilog 3. l a Language Reference Manual"
    ],
    "type": "article-journal"
  },
  {
    "date": [
      "1990"
    ],
    "genre": [
      "[TI 901"
    ],
    "publisher": [
      "Texas Instruments Semiconductor Group"
    ],
    "title": [
      "Modeling and Simulation"
    ],
    "type": null
  },
  {
    "date": [
      "2004"
    ],
    "note": [
      "TRUE] Truescope Technologies,"
    ],
    "type": null,
    "url": [
      "http://www.truescope-tech.com"
    ]
  },
  {
    "author": [
      {
        "family": "VHDL",
        "given": "A."
      }
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "2399–3957 ,"
    ],
    "title": [
      "Department of Defense Handbook - Documentation of Digital Electronic Systems With VHDL"
    ],
    "type": null,
    "url": [
      "http://www.combatindex.com/mil~docs/pd~opperMIL-HDBWCI-62-MH"
    ]
  },
  {
    "author": [
      {
        "family": "VSIA",
        "given": "A.M.S."
      }
    ],
    "container-title": [
      "2.2), VSIA Analog/Mixed-Signal DWG"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "2"
    ],
    "publisher": [
      "February"
    ],
    "title": [
      "Analog/Mixed-Signal VSI Extension Speczfzcation Version"
    ],
    "type": "article-journal",
    "url": [
      "http://www.vsi.org"
    ],
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "VSIA",
        "given": "F.V."
      }
    ],
    "container-title": [
      "VSIA Functional Verification DWG"
    ],
    "date": [
      "2004-03"
    ],
    "title": [
      "VC/SoC Functional VeriJication Specfication Version I (VER 21.0"
    ],
    "type": "chapter",
    "url": [
      "http://www.vsi.org"
    ]
  },
  {
    "author": [
      {
        "literal": "VSIA IV] Soft and Hard VC Structural"
      },
      {
        "literal": "I), VSIA ImplementationNerification DWG, http://www.vsi.org, January"
      }
    ],
    "container-title": [
      "VSIA OCB] On-Chip Bus Attributes Specifcation Version I (OCB 1 2.0), VSIA On-Chip Bus DWG"
    ],
    "date": [
      "2001-09"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "2"
    ],
    "title": [
      "Performance and Physical Modeling Speczfzcation Version",
      "200 1"
    ],
    "type": "article-journal",
    "url": [
      "http://www.vsi.org"
    ],
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "VSIA",
        "given": "S.L.I.F."
      }
    ],
    "container-title": [
      "VSIA System-Level Design DWG"
    ],
    "date": [
      "2000-03"
    ],
    "title": [
      "System-Level Interface Behavioral Documentation Standard Version I (SLD I 1.0"
    ],
    "type": "chapter",
    "url": [
      "http://www.vsi.org"
    ]
  },
  {
    "author": [
      {
        "family": "VSIA",
        "given": "V.C.T."
      }
    ],
    "container-title": [
      "VSIA Virtual Component Transfer DWG"
    ],
    "date": [
      "2001-01"
    ],
    "title": [
      "Virtual Component Transfer Specification Version 2 (VCT 1 2. I"
    ],
    "type": "chapter",
    "url": [
      "http://www.vsi.org"
    ]
  },
  {
    "author": [
      {
        "literal": "WAL 971 Susan Walsh Sanderson and Mustafa Uzumeri"
      }
    ],
    "date": [
      "1997"
    ],
    "publisher": [
      "Irwin Professional Publishing"
    ],
    "title": [
      "The Innovation Imperative: Strategies for Managing Product Models and Families"
    ],
    "type": "book"
  },
  {
    "date": [
      "2004"
    ],
    "note": [
      "WEB] Webster Dictionary,"
    ],
    "type": null,
    "url": [
      "http://www.webster-dictionary.net"
    ]
  },
  {
    "note": [
      "WIKI 031 Wikipedia,the Free Encyclopaedia,"
    ],
    "type": null,
    "url": [
      "http://www.wikipedia.org/wiki,2003."
    ]
  }
]
