
***

# SystemVerilog

I currently can't find a compiler/library for making SystemVerilog source code projects work yet for this project, but support for the language exists. This `README.md` file is a placeholder for when I add better support for this language.

## Module info

<details open><summary><p lang="en">Click/tap here to expand/collapse this section</p></summary>

**Repo link:** [Coming soon](https://www.example.com/)

**Version(s):** `?`

**Year:** `2002`

**Developer(s):** `Synopsys (old versions) IEEE (newer versions)`

**First appeared:** `2002`

**File extension(s):** `*.sv *.svh (header)`

**License:** `?`

**Language support:** `English, ?`

</details>

***

## File info

<details open><summary><p lang="en">Click/tap here to expand/collapse this section</p></summary>

**File version:** `1 (2021, Saturday, December 25th at 3:44 pm)`

**File type:** `Markdown document (*.md *.mkd *.mdown *.markdown)`

**Line count (including blank lines and compiler line):** `57`

**All times are UTC-7 (PDT/Pacific Time) (please also account for daylight savings time)**

**You may need special rendering support for the `<dropdown>` HTML tag being used in this document**

</details>

***

## Footer

You have reached the end of this document.

###### EOF

***
