set ::env(PROJECT_NAME) 68hc05
set ::env(DESIGN_TOP) UR6805
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/processors/68hc05/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/processors/68hc05/rtl/6805.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
