$date
	Thu Jun 16 17:10:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! clk_8 $end
$var wire 1 " clk_4 $end
$var wire 1 # clk_2 $end
$var wire 1 $ clk_16 $end
$var reg 1 % clk $end
$var reg 1 & rst $end
$scope module DUT $end
$var wire 1 % clk $end
$var wire 1 & rst $end
$var wire 1 ! clk_8 $end
$var wire 1 " clk_4 $end
$var wire 1 # clk_2 $end
$var wire 1 $ clk_16 $end
$var reg 4 ' count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
0&
0%
0$
0#
0"
0!
$end
#10
1#
b1 '
1%
#20
0%
#30
0#
1"
b10 '
1%
#40
0%
#50
1#
b11 '
1%
#60
0%
#70
0#
0"
1!
b100 '
1%
#80
0%
#90
1#
b101 '
1%
#100
0%
#110
0#
1"
b110 '
1%
#120
0%
#130
1#
b111 '
1%
#140
0%
#150
0#
0"
0!
1$
b1000 '
1%
#160
0%
#170
1#
b1001 '
1%
#180
0%
#190
0#
1"
b1010 '
1%
#200
0%
#210
1#
b1011 '
1%
#220
0%
#230
0#
0"
1!
b1100 '
1%
#240
0%
#250
1#
b1101 '
1%
#260
0%
#270
0#
1"
b1110 '
1%
#280
0%
#290
1#
b1111 '
1%
#300
0%
#310
0#
0"
0!
0$
b0 '
1%
#320
0%
#330
1#
b1 '
1%
#340
0%
#350
0#
1"
b10 '
1%
#360
0%
#370
1#
b11 '
1%
#380
0%
#390
0#
0"
1!
b100 '
1%
#400
0%
#410
1#
b101 '
1%
#420
0%
#430
0#
1"
b110 '
1%
#440
0%
#450
1#
b111 '
1%
#460
0%
#470
0#
0"
0!
1$
b1000 '
1%
#480
0%
1&
#490
0$
b0 '
1%
#500
0%
#510
1%
#520
0%
#530
1%
#540
0%
