{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1474564590349 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1474564590361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 22 10:16:30 2016 " "Processing started: Thu Sep 22 10:16:30 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1474564590361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1474564590361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1474564590362 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1474564591287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updatebalance.v 1 1 " "Found 1 design units, including 1 entities, in source file updatebalance.v" { { "Info" "ISGN_ENTITY_NAME" "1 updatebalance " "Found entity 1: updatebalance" {  } { { "updatebalance.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/updatebalance.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474564615427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474564615427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.v 2 2 " "Found 2 design units, including 2 entities, in source file statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 statemachine " "Found entity 1: statemachine" {  } { { "statemachine.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/statemachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474564615440 ""} { "Info" "ISGN_ENTITY_NAME" "2 flipflop " "Found entity 2: flipflop" {  } { { "statemachine.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/statemachine.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474564615440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474564615440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scorehand.v 1 1 " "Found 1 design units, including 1 entities, in source file scorehand.v" { { "Info" "ISGN_ENTITY_NAME" "1 scorehand " "Found entity 1: scorehand" {  } { { "scorehand.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/scorehand.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474564615449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474564615449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Found entity 1: lab1" {  } { { "lab1.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/lab1.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474564615454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474564615454 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dealcard.v(11) " "Verilog HDL information at dealcard.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "dealcard.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/dealcard.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1474564615464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dealcard.v 1 1 " "Found 1 design units, including 1 entities, in source file dealcard.v" { { "Info" "ISGN_ENTITY_NAME" "1 dealcard " "Found entity 1: dealcard" {  } { { "dealcard.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/dealcard.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474564615466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474564615466 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pcard3_out PCard3_out datapath.v(14) " "Verilog HDL Declaration information at datapath.v(14): object \"pcard3_out\" differs only in case from object \"PCard3_out\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/datapath.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1474564615476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 3 3 " "Found 3 design units, including 3 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474564615478 ""} { "Info" "ISGN_ENTITY_NAME" "2 flipflope " "Found entity 2: flipflope" {  } { { "datapath.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/datapath.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474564615478 ""} { "Info" "ISGN_ENTITY_NAME" "3 betflipflop " "Found entity 3: betflipflop" {  } { { "datapath.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/datapath.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474564615478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474564615478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "card7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file card7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 card7seg " "Found entity 1: card7seg" {  } { { "card7seg.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/card7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474564615494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474564615494 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1 " "Elaborating entity \"lab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1474564615713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "lab1.v" "dp" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/lab1.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474564615762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflope datapath:dp\|flipflope:moneyerrff " "Elaborating entity \"flipflope\" for hierarchy \"datapath:dp\|flipflope:moneyerrff\"" {  } { { "datapath.v" "moneyerrff" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/datapath.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474564615780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "card7seg datapath:dp\|card7seg:playerdsp_1 " "Elaborating entity \"card7seg\" for hierarchy \"datapath:dp\|card7seg:playerdsp_1\"" {  } { { "datapath.v" "playerdsp_1" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/datapath.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474564615795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflope datapath:dp\|flipflope:playerreg_1 " "Elaborating entity \"flipflope\" for hierarchy \"datapath:dp\|flipflope:playerreg_1\"" {  } { { "datapath.v" "playerreg_1" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/datapath.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474564615812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scorehand datapath:dp\|scorehand:playerscore " "Elaborating entity \"scorehand\" for hierarchy \"datapath:dp\|scorehand:playerscore\"" {  } { { "datapath.v" "playerscore" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/datapath.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474564615828 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 scorehand.v(11) " "Verilog HDL assignment warning at scorehand.v(11): truncated value with size 32 to match size of target (4)" {  } { { "scorehand.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/scorehand.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1474564615846 "|lab1|datapath:dp|scorehand:playerscore"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dealcard datapath:dp\|dealcard:carddealer " "Elaborating entity \"dealcard\" for hierarchy \"datapath:dp\|dealcard:carddealer\"" {  } { { "datapath.v" "carddealer" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/datapath.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474564615849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflope datapath:dp\|flipflope:bettypereg " "Elaborating entity \"flipflope\" for hierarchy \"datapath:dp\|flipflope:bettypereg\"" {  } { { "datapath.v" "bettypereg" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/datapath.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474564615866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflope datapath:dp\|flipflope:betamtreg " "Elaborating entity \"flipflope\" for hierarchy \"datapath:dp\|flipflope:betamtreg\"" {  } { { "datapath.v" "betamtreg" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/datapath.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474564615885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "betflipflop datapath:dp\|betflipflop:balancer " "Elaborating entity \"betflipflop\" for hierarchy \"datapath:dp\|betflipflop:balancer\"" {  } { { "datapath.v" "balancer" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/datapath.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474564615899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "updatebalance datapath:dp\|updatebalance:balanceupdater " "Elaborating entity \"updatebalance\" for hierarchy \"datapath:dp\|updatebalance:balanceupdater\"" {  } { { "datapath.v" "balanceupdater" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/datapath.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474564615913 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 updatebalance.v(18) " "Verilog HDL assignment warning at updatebalance.v(18): truncated value with size 32 to match size of target (8)" {  } { { "updatebalance.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/updatebalance.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1474564615929 "|lab1|datapath:dp|updatebalance:balanceupdater"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "statemachine statemachine:statem " "Elaborating entity \"statemachine\" for hierarchy \"statemachine:statem\"" {  } { { "lab1.v" "statem" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/lab1.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474564615931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop statemachine:statem\|flipflop:stateff " "Elaborating entity \"flipflop\" for hierarchy \"statemachine:statem\|flipflop:stateff\"" {  } { { "statemachine.v" "stateff" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/statemachine.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474564615950 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "datapath:dp\|scorehand:playerscore\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"datapath:dp\|scorehand:playerscore\|Mod0\"" {  } { { "scorehand.v" "Mod0" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/scorehand.v" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474564617298 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "datapath:dp\|scorehand:dealerscore\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"datapath:dp\|scorehand:dealerscore\|Mod0\"" {  } { { "scorehand.v" "Mod0" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/scorehand.v" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474564617298 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1474564617298 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dp\|scorehand:playerscore\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"datapath:dp\|scorehand:playerscore\|lpm_divide:Mod0\"" {  } { { "scorehand.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/scorehand.v" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474564617512 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dp\|scorehand:playerscore\|lpm_divide:Mod0 " "Instantiated megafunction \"datapath:dp\|scorehand:playerscore\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474564617514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474564617514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474564617514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474564617514 ""}  } { { "scorehand.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/scorehand.v" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1474564617514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/db/lpm_divide_62m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474564617661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474564617661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474564617702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474564617702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/db/alt_u_div_ose.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474564617746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474564617746 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1474564620972 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/output_files/lab1.map.smsg " "Generated suppressed messages file C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/output_files/lab1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1474564621646 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1474564621953 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474564621953 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lab1.v" "" { Text "C:/Users/Peter/Desktop/LocalCPENGitRepo/CPEN311/lab1/Task3.4/lab1.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474564622114 "|lab1|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1474564622114 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "338 " "Implemented 338 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1474564622117 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1474564622117 ""} { "Info" "ICUT_CUT_TM_LCELLS" "271 " "Implemented 271 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1474564622117 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1474564622117 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "749 " "Peak virtual memory: 749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1474564622178 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 22 10:17:02 2016 " "Processing ended: Thu Sep 22 10:17:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1474564622178 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1474564622178 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1474564622178 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1474564622178 ""}
