# //  Questa Sim-64
# //  Version 2023.2 linux_x86_64 Apr 11 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -debugDB -voptargs=""+acc"" top_clear_tb 
# Start time: 14:43:34 on Apr 20,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.top_clear_tb(fast)
# Loading work.clear_redraw(fast)
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
add wave sim:/top_clear_tb/*

run -all
# ** Note: $stop    : testbench_clear.v(546)
#    Time: 2720 ns  Iteration: 0  Instance: /top_clear_tb
# Break in Module top_clear_tb at testbench_clear.v line 546
# End time: 14:48:53 on Apr 20,2024, Elapsed time: 0:05:19
# Errors: 0, Warnings: 0
