git clone --depth 1 --no-tags https://github.com/mirkocuidado/Very_Large_Scale_Integration.git f:/verilog_sva_gh_scraper/data/full_repos/322417120
git clone --depth 1 --no-tags https://github.com/animesh-sahu/Adder_design.git f:/verilog_sva_gh_scraper/data/full_repos/324409045
git clone --depth 1 --no-tags https://github.com/sharmavins23/SD-Card-Binary-Readout.git f:/verilog_sva_gh_scraper/data/full_repos/324057085
git clone --depth 1 --no-tags https://github.com/sepehrmoghiseh/lc_fall99.git f:/verilog_sva_gh_scraper/data/full_repos/326624231
git clone --depth 1 --no-tags https://github.com/AJAbanto/COE_111.git f:/verilog_sva_gh_scraper/data/full_repos/327229456
git clone --depth 1 --no-tags https://github.com/fz11/RISC-V-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/328272854
git clone --depth 1 --no-tags https://github.com/jfiagar/Electronica-Digital-2.git f:/verilog_sva_gh_scraper/data/full_repos/322656767
git clone --depth 1 --no-tags https://github.com/Manasmw01/Newspaper-vending-machine.git f:/verilog_sva_gh_scraper/data/full_repos/322052654
git clone --depth 1 --no-tags https://github.com/Hassan1503/Project-ambaPrecessor.git f:/verilog_sva_gh_scraper/data/full_repos/329987711
git clone --depth 1 --no-tags https://github.com/susiejojo/IPA_tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/330371754
git clone --depth 1 --no-tags https://github.com/Jason-Du/VSD_FINAL_one_layer.git f:/verilog_sva_gh_scraper/data/full_repos/330289726
git clone --depth 1 --no-tags https://github.com/Lisa304/logical-design.git f:/verilog_sva_gh_scraper/data/full_repos/328944610
git clone --depth 1 --no-tags https://github.com/Raj21-21/AMBA-3-AHB_LITE.git f:/verilog_sva_gh_scraper/data/full_repos/329202956
git clone --depth 1 --no-tags https://github.com/thelonewolf123/RISC-Net_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/329805172
git clone --depth 1 --no-tags https://github.com/AhmedAlhajeh/CPU-Control-Logic.git f:/verilog_sva_gh_scraper/data/full_repos/323733162
git clone --depth 1 --no-tags https://github.com/Jason-Du/VSD_CNN_system_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/323783027
git clone --depth 1 --no-tags https://github.com/RSPwFPGAs/briscv.git f:/verilog_sva_gh_scraper/data/full_repos/328278472
git clone --depth 1 --no-tags https://github.com/DanielW33/Misc-VerilogCode.git f:/verilog_sva_gh_scraper/data/full_repos/329185469
git clone --depth 1 --no-tags https://github.com/sahanashettigar/shift-registers.git f:/verilog_sva_gh_scraper/data/full_repos/327815354
git clone --depth 1 --no-tags https://github.com/wwwwwwOwO/Single-circle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/327887908
git clone --depth 1 --no-tags https://github.com/alantsd/RTL-lib.git f:/verilog_sva_gh_scraper/data/full_repos/327709682
git clone --depth 1 --no-tags https://github.com/NicoCasas/Tp_3_Arqui.git f:/verilog_sva_gh_scraper/data/full_repos/327707731
git clone --depth 1 --no-tags https://github.com/ganz125/seven_segments.git f:/verilog_sva_gh_scraper/data/full_repos/325709718
git clone --depth 1 --no-tags https://github.com/EthanCua/random-normal-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/328089746
git clone --depth 1 --no-tags https://github.com/Maxvlsichaps/vlsichaps.git f:/verilog_sva_gh_scraper/data/full_repos/328344990
git clone --depth 1 --no-tags https://github.com/15095801973/myrtl.git f:/verilog_sva_gh_scraper/data/full_repos/324802485
git clone --depth 1 --no-tags https://github.com/eraser333/shudian.git f:/verilog_sva_gh_scraper/data/full_repos/324539126
git clone --depth 1 --no-tags https://github.com/deva0310/7-SEGMENT-DISPLAY-COUNTER.git f:/verilog_sva_gh_scraper/data/full_repos/326760909
git clone --depth 1 --no-tags https://github.com/saramkhalaf/engr378.git f:/verilog_sva_gh_scraper/data/full_repos/328557346
git clone --depth 1 --no-tags https://github.com/caasig1/CSC258.git f:/verilog_sva_gh_scraper/data/full_repos/327999045
git clone --depth 1 --no-tags https://github.com/max-wickham/MipsCPU.git f:/verilog_sva_gh_scraper/data/full_repos/330015523
git clone --depth 1 --no-tags https://github.com/mzaieda/RISCV32I-M-Processor-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/329735169
git clone --depth 1 --no-tags https://github.com/Featherweight-IP/fwpic.git f:/verilog_sva_gh_scraper/data/full_repos/331074765
git clone --depth 1 --no-tags https://github.com/huanglaotou/elec491.git f:/verilog_sva_gh_scraper/data/full_repos/330860700
git clone --depth 1 --no-tags https://github.com/pybfms/pybfms-gpio.git f:/verilog_sva_gh_scraper/data/full_repos/331086304
git clone --depth 1 --no-tags https://github.com/abdulmuneeb-lm/caravel_tinyriscv.git f:/verilog_sva_gh_scraper/data/full_repos/325285555
git clone --depth 1 --no-tags https://github.com/ElektroNeo/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/327043140
git clone --depth 1 --no-tags https://github.com/diamond2nv/Digital-Logic-Design.git f:/verilog_sva_gh_scraper/data/full_repos/327011557
git clone --depth 1 --no-tags https://github.com/giulio-naggi/isa33Lab2.git f:/verilog_sva_gh_scraper/data/full_repos/322063875
git clone --depth 1 --no-tags https://github.com/XtratoS/Computer-Organization-Project.git f:/verilog_sva_gh_scraper/data/full_repos/323369254
git clone --depth 1 --no-tags https://github.com/unal-edigital2-labs/2020-2-w07_entrega-_final-grupo05.git f:/verilog_sva_gh_scraper/data/full_repos/321861734
git clone --depth 1 --no-tags https://github.com/vulkanbets/Mips_Matrix_Multiplication_Pipelined.git f:/verilog_sva_gh_scraper/data/full_repos/322495477
git clone --depth 1 --no-tags https://github.com/kingkwon/week8_.git f:/verilog_sva_gh_scraper/data/full_repos/322544389
git clone --depth 1 --no-tags https://github.com/yxnan/verilog-6502.git f:/verilog_sva_gh_scraper/data/full_repos/323760348
git clone --depth 1 --no-tags https://github.com/GerardoVielma/HexDisplay-Complementer.git f:/verilog_sva_gh_scraper/data/full_repos/324025336
git clone --depth 1 --no-tags https://github.com/Sarthakchandra/FloatingPointIP.git f:/verilog_sva_gh_scraper/data/full_repos/324136981
git clone --depth 1 --no-tags https://github.com/sangyou16/MIPS-32bit-Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/324047445
git clone --depth 1 --no-tags https://github.com/PlusSevenWang/Ten-Instruction-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/327602833
git clone --depth 1 --no-tags https://github.com/AraAssim/AraAssim-Vector-magnitude-and-arctangent-approximation.git f:/verilog_sva_gh_scraper/data/full_repos/323203241
git clone --depth 1 --no-tags https://github.com/raphaellacet/Verilog-Vivado.git f:/verilog_sva_gh_scraper/data/full_repos/323785709
git clone --depth 1 --no-tags https://github.com/Kentahayakawa/UCLA-CS-M152A.git f:/verilog_sva_gh_scraper/data/full_repos/322992653
git clone --depth 1 --no-tags https://github.com/yaohongliu/VerilogProject.git f:/verilog_sva_gh_scraper/data/full_repos/322978877
git clone --depth 1 --no-tags https://github.com/sammyli0106/UCLA_CS_M152A_Introductory_Digital_Design_Laboratory_Fall_2020.git f:/verilog_sva_gh_scraper/data/full_repos/324242661
git clone --depth 1 --no-tags https://github.com/syee19/MIPS-32bit-Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/323881966
git clone --depth 1 --no-tags https://github.com/thegamingbot/Computer-Architecture-Practice.git f:/verilog_sva_gh_scraper/data/full_repos/326392756
git clone --depth 1 --no-tags https://github.com/kussbandara/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/326520340
git clone --depth 1 --no-tags https://github.com/EyobelB/ARMv8_Datapath.git f:/verilog_sva_gh_scraper/data/full_repos/326274601
git clone --depth 1 --no-tags https://github.com/diamond2nv/Xilinx_Basys3_Fibonacci_Counter.git f:/verilog_sva_gh_scraper/data/full_repos/327048098
git clone --depth 1 --no-tags https://github.com/ganz125/gI2C_mini_master.git f:/verilog_sva_gh_scraper/data/full_repos/326098046
git clone --depth 1 --no-tags https://github.com/casperx/cpe223-final-simple-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/326478047
git clone --depth 1 --no-tags https://github.com/alicjamysliwiec/Architektura_Komputerow.git f:/verilog_sva_gh_scraper/data/full_repos/322389030
git clone --depth 1 --no-tags https://github.com/wmarone/alchitry_cu_icestorm.git f:/verilog_sva_gh_scraper/data/full_repos/321883953
git clone --depth 1 --no-tags https://github.com/VinhTA-Computer-Master/VerilogHDL-32bit_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/321848687
git clone --depth 1 --no-tags https://github.com/rigoorozco/basic-fpga-project.git f:/verilog_sva_gh_scraper/data/full_repos/328046647
git clone --depth 1 --no-tags https://github.com/mmagm/max7219_ledmatrix.git f:/verilog_sva_gh_scraper/data/full_repos/328123852
git clone --depth 1 --no-tags https://github.com/adithi-su/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/330340042
git clone --depth 1 --no-tags https://github.com/andres-alcala-gutier/mips-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/323411313
git clone --depth 1 --no-tags https://github.com/charlietzhu12/Verilog-Project.git f:/verilog_sva_gh_scraper/data/full_repos/323471560
git clone --depth 1 --no-tags https://github.com/iremkalkanli/RTL-Design-of-FB-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/328808295
git clone --depth 1 --no-tags https://github.com/knmrtkt/sdcard-for-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/328886987
git clone --depth 1 --no-tags https://github.com/erik-fox/ViterbiPRML.git f:/verilog_sva_gh_scraper/data/full_repos/329410235
git clone --depth 1 --no-tags https://github.com/SuperRongxiang/MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/329830904
git clone --depth 1 --no-tags https://github.com/geaninasandu/RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/328985145
git clone --depth 1 --no-tags https://github.com/RYANLMJ/uart.git f:/verilog_sva_gh_scraper/data/full_repos/328867271
git clone --depth 1 --no-tags https://github.com/pan402945786/embed-second-hw.git f:/verilog_sva_gh_scraper/data/full_repos/328641154
git clone --depth 1 --no-tags https://github.com/cike128/Image_Process.git f:/verilog_sva_gh_scraper/data/full_repos/328326709
git clone --depth 1 --no-tags https://github.com/j0106223/Altera-DE0-NIOS-II.git f:/verilog_sva_gh_scraper/data/full_repos/328330580
git clone --depth 1 --no-tags https://github.com/j0106223/Verilog-circuit.git f:/verilog_sva_gh_scraper/data/full_repos/328040961
git clone --depth 1 --no-tags https://github.com/Sunthui/test.git f:/verilog_sva_gh_scraper/data/full_repos/330570583
git clone --depth 1 --no-tags https://github.com/benx45h/de0_nano_tests.git f:/verilog_sva_gh_scraper/data/full_repos/324482785
git clone --depth 1 --no-tags https://github.com/Lingxing-GT/---1902.git f:/verilog_sva_gh_scraper/data/full_repos/325499328
git clone --depth 1 --no-tags https://github.com/makharadzemisho/FinalHomework.git f:/verilog_sva_gh_scraper/data/full_repos/323338807
git clone --depth 1 --no-tags https://github.com/rrrjjj2019/seal_architecture.git f:/verilog_sva_gh_scraper/data/full_repos/323594998
git clone --depth 1 --no-tags https://github.com/LIParadise/NTUEE-2020-Autumn-IC-Design-HW3.git f:/verilog_sva_gh_scraper/data/full_repos/322664141
git clone --depth 1 --no-tags https://github.com/mayankshadwani/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/330456686
git clone --depth 1 --no-tags https://github.com/dariosol/LiteDTU.git f:/verilog_sva_gh_scraper/data/full_repos/330920163
git clone --depth 1 --no-tags https://github.com/Tatev2919/Haming_code.git f:/verilog_sva_gh_scraper/data/full_repos/330606444
git clone --depth 1 --no-tags https://github.com/ganz125/uart_transmitter.git f:/verilog_sva_gh_scraper/data/full_repos/326046571
git clone --depth 1 --no-tags https://github.com/zhuyh128/Cpu-RISCV-32I.git f:/verilog_sva_gh_scraper/data/full_repos/328614609
git clone --depth 1 --no-tags https://github.com/raha96/jerilog.git f:/verilog_sva_gh_scraper/data/full_repos/330895924
git clone --depth 1 --no-tags https://github.com/VinhTA-Computer-Master/VerilogHDL-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/321878831
git clone --depth 1 --no-tags https://github.com/SriCharanKathirvel/simple-flip-flops-using-verilog-with-test-bench.git f:/verilog_sva_gh_scraper/data/full_repos/321882580
git clone --depth 1 --no-tags https://github.com/lhx6355/SEP_UART.git f:/verilog_sva_gh_scraper/data/full_repos/321912244
git clone --depth 1 --no-tags https://github.com/unal-edigital2-labs/2020-2-w07_entrega-_final-grupo01.git f:/verilog_sva_gh_scraper/data/full_repos/321826974
git clone --depth 1 --no-tags https://github.com/suoglu/Simple-I2C.git f:/verilog_sva_gh_scraper/data/full_repos/322747088
git clone --depth 1 --no-tags https://github.com/mario-yankov-todorov/Internship_exercises.git f:/verilog_sva_gh_scraper/data/full_repos/322613272
git clone --depth 1 --no-tags https://github.com/BeLeap/COSE222-mips-processor-assignment.git f:/verilog_sva_gh_scraper/data/full_repos/322635487
git clone --depth 1 --no-tags https://github.com/Che100r/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/322686163
git clone --depth 1 --no-tags https://github.com/scorp85/fpga-synth.git f:/verilog_sva_gh_scraper/data/full_repos/323947124
git clone --depth 1 --no-tags https://github.com/mhorne1/Verilog_Training.git f:/verilog_sva_gh_scraper/data/full_repos/324935753
