Warning (10268): Verilog HDL information at selector.sv(10): always construct contains both blocking and non-blocking assignments File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/selector.sv Line: 10
Warning (10273): Verilog HDL warning at sign_extend.sv(18): extended using "x" or "z" File: /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/sign_extend.sv Line: 18
