design_1_PWM_12b_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_PWM_12b_0_0/sim/design_1_PWM_12b_0_0.v,incdir="$ref_dir/../../../../FastPinPmodTest.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../FastPinPmodTest.srcs/sources_1/bd/design_1/ipshared/b65a"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../FastPinPmodTest.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../FastPinPmodTest.srcs/sources_1/bd/design_1/ipshared/b65a"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="$ref_dir/../../../../FastPinPmodTest.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../FastPinPmodTest.srcs/sources_1/bd/design_1/ipshared/b65a"
design_1_PWM_12b_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_PWM_12b_1_0/sim/design_1_PWM_12b_1_0.v,incdir="$ref_dir/../../../../FastPinPmodTest.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../FastPinPmodTest.srcs/sources_1/bd/design_1/ipshared/b65a"
design_1_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,incdir="$ref_dir/../../../../FastPinPmodTest.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../FastPinPmodTest.srcs/sources_1/bd/design_1/ipshared/b65a"
design_1_xlconstant_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v,incdir="$ref_dir/../../../../FastPinPmodTest.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../FastPinPmodTest.srcs/sources_1/bd/design_1/ipshared/b65a"
design_1_xlconstant_1_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_1_1/sim/design_1_xlconstant_1_1.v,incdir="$ref_dir/../../../../FastPinPmodTest.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../FastPinPmodTest.srcs/sources_1/bd/design_1/ipshared/b65a"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../FastPinPmodTest.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../FastPinPmodTest.srcs/sources_1/bd/design_1/ipshared/b65a"
glbl.v,Verilog,xil_defaultlib,glbl.v
