/// Auto-generated register definitions for USBHS
/// Family: samv71
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::samv71::usbhs {

// ============================================================================
// USBHS - USB High-Speed Interface
// Base Address: 0x40038000
// ============================================================================

/// USBHS Register Structure
struct USBHS_Registers {
    /// Device General Control Register
    /// Offset: 0x0000
    volatile uint32_t DEVCTRL;

    /// Device DMA Channel Next Descriptor Address Register
    /// Offset: 0x0000
    volatile uint32_t DEVDMANXTDSC;

    /// Host DMA Channel Next Descriptor Address Register
    /// Offset: 0x0000
    volatile uint32_t HSTDMANXTDSC;

    /// Device Global Interrupt Status Register
    /// Offset: 0x0004
    /// Access: read-only
    volatile uint32_t DEVISR;

    /// Device DMA Channel Address Register
    /// Offset: 0x0004
    volatile uint32_t DEVDMAADDRESS;

    /// Host DMA Channel Address Register
    /// Offset: 0x0004
    volatile uint32_t HSTDMAADDRESS;

    /// Device Global Interrupt Clear Register
    /// Offset: 0x0008
    /// Access: write-only
    volatile uint32_t DEVICR;

    /// Device DMA Channel Control Register
    /// Offset: 0x0008
    volatile uint32_t DEVDMACONTROL;

    /// Host DMA Channel Control Register
    /// Offset: 0x0008
    volatile uint32_t HSTDMACONTROL;

    /// Device Global Interrupt Set Register
    /// Offset: 0x000C
    /// Access: write-only
    volatile uint32_t DEVIFR;

    /// Device DMA Channel Status Register
    /// Offset: 0x000C
    volatile uint32_t DEVDMASTATUS;

    /// Host DMA Channel Status Register
    /// Offset: 0x000C
    volatile uint32_t HSTDMASTATUS;

    /// Device Global Interrupt Mask Register
    /// Offset: 0x0010
    /// Access: read-only
    volatile uint32_t DEVIMR;

    /// Device Global Interrupt Disable Register
    /// Offset: 0x0014
    /// Access: write-only
    volatile uint32_t DEVIDR;

    /// Device Global Interrupt Enable Register
    /// Offset: 0x0018
    /// Access: write-only
    volatile uint32_t DEVIER;

    /// Device Endpoint Register
    /// Offset: 0x001C
    volatile uint32_t DEVEPT;

    /// Device Frame Number Register
    /// Offset: 0x0020
    /// Access: read-only
    volatile uint32_t DEVFNUM;
    uint8_t RESERVED_0024[220];  ///< Reserved

    /// Device Endpoint Configuration Register
    /// Offset: 0x0100
    volatile uint32_t DEVEPTCFG[10][10];
    uint8_t RESERVED_0128[8];  ///< Reserved

    /// Device Endpoint Interrupt Status Register
    /// Offset: 0x0130
    /// Access: read-only
    volatile uint32_t DEVEPTISR_CTRL_MODE[10][10];

    /// Device Endpoint Interrupt Status Register
    /// Offset: 0x0130
    /// Access: read-only
    volatile uint32_t DEVEPTISR_ISO_MODE[10][10];

    /// Device Endpoint Interrupt Status Register
    /// Offset: 0x0130
    /// Access: read-only
    volatile uint32_t DEVEPTISR_BLK_MODE[10][10];

    /// Device Endpoint Interrupt Status Register
    /// Offset: 0x0130
    /// Access: read-only
    volatile uint32_t DEVEPTISR_INTRPT_MODE[10][10];
    uint8_t RESERVED_0158[8];  ///< Reserved

    /// Device Endpoint Interrupt Clear Register
    /// Offset: 0x0160
    /// Access: write-only
    volatile uint32_t DEVEPTICR_CTRL_MODE[10][10];

    /// Device Endpoint Interrupt Clear Register
    /// Offset: 0x0160
    /// Access: write-only
    volatile uint32_t DEVEPTICR_ISO_MODE[10][10];

    /// Device Endpoint Interrupt Clear Register
    /// Offset: 0x0160
    /// Access: write-only
    volatile uint32_t DEVEPTICR_BLK_MODE[10][10];

    /// Device Endpoint Interrupt Clear Register
    /// Offset: 0x0160
    /// Access: write-only
    volatile uint32_t DEVEPTICR_INTRPT_MODE[10][10];
    uint8_t RESERVED_0188[8];  ///< Reserved

    /// Device Endpoint Interrupt Set Register
    /// Offset: 0x0190
    /// Access: write-only
    volatile uint32_t DEVEPTIFR_CTRL_MODE[10][10];

    /// Device Endpoint Interrupt Set Register
    /// Offset: 0x0190
    /// Access: write-only
    volatile uint32_t DEVEPTIFR_ISO_MODE[10][10];

    /// Device Endpoint Interrupt Set Register
    /// Offset: 0x0190
    /// Access: write-only
    volatile uint32_t DEVEPTIFR_BLK_MODE[10][10];

    /// Device Endpoint Interrupt Set Register
    /// Offset: 0x0190
    /// Access: write-only
    volatile uint32_t DEVEPTIFR_INTRPT_MODE[10][10];
    uint8_t RESERVED_01B8[8];  ///< Reserved

    /// Device Endpoint Interrupt Mask Register
    /// Offset: 0x01C0
    /// Access: read-only
    volatile uint32_t DEVEPTIMR_CTRL_MODE[10][10];

    /// Device Endpoint Interrupt Mask Register
    /// Offset: 0x01C0
    /// Access: read-only
    volatile uint32_t DEVEPTIMR_ISO_MODE[10][10];

    /// Device Endpoint Interrupt Mask Register
    /// Offset: 0x01C0
    /// Access: read-only
    volatile uint32_t DEVEPTIMR_BLK_MODE[10][10];

    /// Device Endpoint Interrupt Mask Register
    /// Offset: 0x01C0
    /// Access: read-only
    volatile uint32_t DEVEPTIMR_INTRPT_MODE[10][10];
    uint8_t RESERVED_01E8[8];  ///< Reserved

    /// Device Endpoint Interrupt Enable Register
    /// Offset: 0x01F0
    /// Access: write-only
    volatile uint32_t DEVEPTIER_CTRL_MODE[10][10];

    /// Device Endpoint Interrupt Enable Register
    /// Offset: 0x01F0
    /// Access: write-only
    volatile uint32_t DEVEPTIER_ISO_MODE[10][10];

    /// Device Endpoint Interrupt Enable Register
    /// Offset: 0x01F0
    /// Access: write-only
    volatile uint32_t DEVEPTIER_BLK_MODE[10][10];

    /// Device Endpoint Interrupt Enable Register
    /// Offset: 0x01F0
    /// Access: write-only
    volatile uint32_t DEVEPTIER_INTRPT_MODE[10][10];
    uint8_t RESERVED_0218[8];  ///< Reserved

    /// Device Endpoint Interrupt Disable Register
    /// Offset: 0x0220
    /// Access: write-only
    volatile uint32_t DEVEPTIDR_CTRL_MODE[10][10];

    /// Device Endpoint Interrupt Disable Register
    /// Offset: 0x0220
    /// Access: write-only
    volatile uint32_t DEVEPTIDR_ISO_MODE[10][10];

    /// Device Endpoint Interrupt Disable Register
    /// Offset: 0x0220
    /// Access: write-only
    volatile uint32_t DEVEPTIDR_BLK_MODE[10][10];

    /// Device Endpoint Interrupt Disable Register
    /// Offset: 0x0220
    /// Access: write-only
    volatile uint32_t DEVEPTIDR_INTRPT_MODE[10][10];
    uint8_t RESERVED_0248[440];  ///< Reserved

    /// Host General Control Register
    /// Offset: 0x0400
    volatile uint32_t HSTCTRL;

    /// Host Global Interrupt Status Register
    /// Offset: 0x0404
    /// Access: read-only
    volatile uint32_t HSTISR;

    /// Host Global Interrupt Clear Register
    /// Offset: 0x0408
    /// Access: write-only
    volatile uint32_t HSTICR;

    /// Host Global Interrupt Set Register
    /// Offset: 0x040C
    /// Access: write-only
    volatile uint32_t HSTIFR;

    /// Host Global Interrupt Mask Register
    /// Offset: 0x0410
    /// Access: read-only
    volatile uint32_t HSTIMR;

    /// Host Global Interrupt Disable Register
    /// Offset: 0x0414
    /// Access: write-only
    volatile uint32_t HSTIDR;

    /// Host Global Interrupt Enable Register
    /// Offset: 0x0418
    /// Access: write-only
    volatile uint32_t HSTIER;

    /// Host Pipe Register
    /// Offset: 0x041C
    volatile uint32_t HSTPIP;

    /// Host Frame Number Register
    /// Offset: 0x0420
    volatile uint32_t HSTFNUM;

    /// Host Address 1 Register
    /// Offset: 0x0424
    volatile uint32_t HSTADDR1;

    /// Host Address 2 Register
    /// Offset: 0x0428
    volatile uint32_t HSTADDR2;

    /// Host Address 3 Register
    /// Offset: 0x042C
    volatile uint32_t HSTADDR3;
    uint8_t RESERVED_0430[208];  ///< Reserved

    /// Host Pipe Configuration Register
    /// Offset: 0x0500
    volatile uint32_t HSTPIPCFG[10][10];

    /// Host Pipe Configuration Register
    /// Offset: 0x0500
    volatile uint32_t HSTPIPCFG_CTRL_BULK_MODE[10][10];
    uint8_t RESERVED_0528[8];  ///< Reserved

    /// Host Pipe Status Register
    /// Offset: 0x0530
    /// Access: read-only
    volatile uint32_t HSTPIPISR_CTRL_MODE[10][10];

    /// Host Pipe Status Register
    /// Offset: 0x0530
    /// Access: read-only
    volatile uint32_t HSTPIPISR_ISO_MODE[10][10];

    /// Host Pipe Status Register
    /// Offset: 0x0530
    /// Access: read-only
    volatile uint32_t HSTPIPISR_BLK_MODE[10][10];

    /// Host Pipe Status Register
    /// Offset: 0x0530
    /// Access: read-only
    volatile uint32_t HSTPIPISR_INTRPT_MODE[10][10];
    uint8_t RESERVED_0558[8];  ///< Reserved

    /// Host Pipe Clear Register
    /// Offset: 0x0560
    /// Access: write-only
    volatile uint32_t HSTPIPICR_CTRL_MODE[10][10];

    /// Host Pipe Clear Register
    /// Offset: 0x0560
    /// Access: write-only
    volatile uint32_t HSTPIPICR_ISO_MODE[10][10];

    /// Host Pipe Clear Register
    /// Offset: 0x0560
    /// Access: write-only
    volatile uint32_t HSTPIPICR_BLK_MODE[10][10];

    /// Host Pipe Clear Register
    /// Offset: 0x0560
    /// Access: write-only
    volatile uint32_t HSTPIPICR_INTRPT_MODE[10][10];
    uint8_t RESERVED_0588[8];  ///< Reserved

    /// Host Pipe Set Register
    /// Offset: 0x0590
    /// Access: write-only
    volatile uint32_t HSTPIPIFR_CTRL_MODE[10][10];

    /// Host Pipe Set Register
    /// Offset: 0x0590
    /// Access: write-only
    volatile uint32_t HSTPIPIFR_ISO_MODE[10][10];

    /// Host Pipe Set Register
    /// Offset: 0x0590
    /// Access: write-only
    volatile uint32_t HSTPIPIFR_BLK_MODE[10][10];

    /// Host Pipe Set Register
    /// Offset: 0x0590
    /// Access: write-only
    volatile uint32_t HSTPIPIFR_INTRPT_MODE[10][10];
    uint8_t RESERVED_05B8[8];  ///< Reserved

    /// Host Pipe Mask Register
    /// Offset: 0x05C0
    /// Access: read-only
    volatile uint32_t HSTPIPIMR_CTRL_MODE[10][10];

    /// Host Pipe Mask Register
    /// Offset: 0x05C0
    /// Access: read-only
    volatile uint32_t HSTPIPIMR_ISO_MODE[10][10];

    /// Host Pipe Mask Register
    /// Offset: 0x05C0
    /// Access: read-only
    volatile uint32_t HSTPIPIMR_BLK_MODE[10][10];

    /// Host Pipe Mask Register
    /// Offset: 0x05C0
    /// Access: read-only
    volatile uint32_t HSTPIPIMR_INTRPT_MODE[10][10];
    uint8_t RESERVED_05E8[8];  ///< Reserved

    /// Host Pipe Enable Register
    /// Offset: 0x05F0
    /// Access: write-only
    volatile uint32_t HSTPIPIER_CTRL_MODE[10][10];

    /// Host Pipe Enable Register
    /// Offset: 0x05F0
    /// Access: write-only
    volatile uint32_t HSTPIPIER_ISO_MODE[10][10];

    /// Host Pipe Enable Register
    /// Offset: 0x05F0
    /// Access: write-only
    volatile uint32_t HSTPIPIER_BLK_MODE[10][10];

    /// Host Pipe Enable Register
    /// Offset: 0x05F0
    /// Access: write-only
    volatile uint32_t HSTPIPIER_INTRPT_MODE[10][10];
    uint8_t RESERVED_0618[8];  ///< Reserved

    /// Host Pipe Disable Register
    /// Offset: 0x0620
    /// Access: write-only
    volatile uint32_t HSTPIPIDR_CTRL_MODE[10][10];

    /// Host Pipe Disable Register
    /// Offset: 0x0620
    /// Access: write-only
    volatile uint32_t HSTPIPIDR_ISO_MODE[10][10];

    /// Host Pipe Disable Register
    /// Offset: 0x0620
    /// Access: write-only
    volatile uint32_t HSTPIPIDR_BLK_MODE[10][10];

    /// Host Pipe Disable Register
    /// Offset: 0x0620
    /// Access: write-only
    volatile uint32_t HSTPIPIDR_INTRPT_MODE[10][10];
    uint8_t RESERVED_0648[8];  ///< Reserved

    /// Host Pipe IN Request Register
    /// Offset: 0x0650
    volatile uint32_t HSTPIPINRQ[10][10];
    uint8_t RESERVED_0678[8];  ///< Reserved

    /// Host Pipe Error Register
    /// Offset: 0x0680
    volatile uint32_t HSTPIPERR[10][10];
    uint8_t RESERVED_06A8[344];  ///< Reserved

    /// General Control Register
    /// Offset: 0x0800
    volatile uint32_t CTRL;

    /// General Status Register
    /// Offset: 0x0804
    /// Access: read-only
    volatile uint32_t SR;

    /// General Status Clear Register
    /// Offset: 0x0808
    /// Access: write-only
    volatile uint32_t SCR;

    /// General Status Set Register
    /// Offset: 0x080C
    /// Access: write-only
    volatile uint32_t SFR;
};

static_assert(sizeof(USBHS_Registers) >= 2064, "USBHS_Registers size mismatch");

/// USBHS peripheral instance
inline USBHS_Registers* USBHS() {
    return reinterpret_cast<USBHS_Registers*>(0x40038000);
}

}  // namespace alloy::hal::atmel::samv71::usbhs
