Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec 19 13:43:02 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file SCS_CT_OV_wrapper_timing_summary_routed.rpt -pb SCS_CT_OV_wrapper_timing_summary_routed.pb -rpx SCS_CT_OV_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : SCS_CT_OV_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.902     -392.426                    164                 2362        0.050        0.000                      0                 2362        0.019        0.000                       0                  1274  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
SCS_CT_OV_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_SCS_CT_OV_clk_wiz_0_0    {0.000 1.087}        2.174           460.000         
  clk_out2_SCS_CT_OV_clk_wiz_0_0    {0.543 1.630}        2.174           460.000         
  clk_out3_SCS_CT_OV_clk_wiz_0_0    {1.087 2.174}        2.174           460.000         
  clk_out4_SCS_CT_OV_clk_wiz_0_0    {1.630 2.717}        2.174           460.000         
  clkfbout_SCS_CT_OV_clk_wiz_0_0    {0.000 25.000}       50.000          20.000          
clk_fpga_0                          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SCS_CT_OV_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_SCS_CT_OV_clk_wiz_0_0         -0.683      -32.808                     96                  162        0.109        0.000                      0                  162        0.019        0.000                       0                    89  
  clk_out2_SCS_CT_OV_clk_wiz_0_0                                                                                                                                                      0.019        0.000                       0                     4  
  clk_out3_SCS_CT_OV_clk_wiz_0_0                                                                                                                                                      0.019        0.000                       0                     4  
  clk_out4_SCS_CT_OV_clk_wiz_0_0                                                                                                                                                      0.019        0.000                       0                     4  
  clkfbout_SCS_CT_OV_clk_wiz_0_0                                                                                                                                                     47.845        0.000                       0                     3  
clk_fpga_0                                3.982        0.000                      0                 2141        0.050        0.000                      0                 2141        4.020        0.000                       0                  1169  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_SCS_CT_OV_clk_wiz_0_0  clk_out1_SCS_CT_OV_clk_wiz_0_0       -0.266       -0.342                      2                    2        0.282        0.000                      0                    2  
clk_out3_SCS_CT_OV_clk_wiz_0_0  clk_out1_SCS_CT_OV_clk_wiz_0_0       -0.384       -0.708                      2                    2        0.710        0.000                      0                    2  
clk_out4_SCS_CT_OV_clk_wiz_0_0  clk_out1_SCS_CT_OV_clk_wiz_0_0       -1.010       -1.882                      2                    2        1.263        0.000                      0                    2  
clk_fpga_0                      clk_out1_SCS_CT_OV_clk_wiz_0_0       -3.902     -372.500                    105                  105        0.127        0.000                      0                  105  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
  To Clock:  SCS_CT_OV_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SCS_CT_OV_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SCS_CT_OV_clk_wiz_0_0
  To Clock:  clk_out1_SCS_CT_OV_clk_wiz_0_0

Setup :           96  Failing Endpoints,  Worst Slack       -0.683ns,  Total Violation      -32.808ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.784ns  (logic 2.016ns (72.405%)  route 0.768ns (27.595%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 3.657 - 2.174 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.806     1.806    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.651     1.654    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y90         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.456     2.110 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=2, routed)           0.768     2.878    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[4]
    SLICE_X48Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.534 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.534    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.648 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.648    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.762 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.762    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.876 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.876    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.990 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.990    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.104 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.104    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.438 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     4.438    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[29]
    SLICE_X48Y96         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.612     3.786    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.480     3.657    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y96         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
                         clock pessimism              0.148     3.805    
                         clock uncertainty           -0.111     3.694    
    SLICE_X48Y96         FDRE (Setup_fdre_C_D)        0.062     3.756    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]
  -------------------------------------------------------------------
                         required time                          3.756    
                         arrival time                          -4.438    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.679ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 2.130ns (76.570%)  route 0.652ns (23.430%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 3.657 - 2.174 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.806     1.806    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.650     1.653    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y88         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.456     2.109 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=2, routed)           0.652     2.761    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_val[1]
    SLICE_X49Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.417 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.417    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[4]_i_1_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.531 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.531    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[8]_i_1_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.645    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[12]_i_1_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.759 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.759    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[16]_i_1_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.873 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.873    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[20]_i_1_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.987 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.987    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[24]_i_1_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.101 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.101    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[28]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.435 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.435    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_1_in[30]
    SLICE_X49Y96         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.612     3.786    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.480     3.657    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X49Y96         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[30]/C
                         clock pessimism              0.148     3.805    
                         clock uncertainty           -0.111     3.694    
    SLICE_X49Y96         FDRE (Setup_fdre_C_D)        0.062     3.756    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[30]
  -------------------------------------------------------------------
                         required time                          3.756    
                         arrival time                          -4.435    
  -------------------------------------------------------------------
                         slack                                 -0.679    

Slack (VIOLATED) :        -0.662ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.995ns (72.195%)  route 0.768ns (27.805%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 3.657 - 2.174 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.806     1.806    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.651     1.654    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y90         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.456     2.110 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=2, routed)           0.768     2.878    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[4]
    SLICE_X48Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.534 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.534    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.648 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.648    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.762 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.762    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.876 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.876    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.990 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.990    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.104 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.104    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.417 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     4.417    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[31]
    SLICE_X48Y96         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.612     3.786    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.480     3.657    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y96         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
                         clock pessimism              0.148     3.805    
                         clock uncertainty           -0.111     3.694    
    SLICE_X48Y96         FDRE (Setup_fdre_C_D)        0.062     3.756    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]
  -------------------------------------------------------------------
                         required time                          3.756    
                         arrival time                          -4.417    
  -------------------------------------------------------------------
                         slack                                 -0.662    

Slack (VIOLATED) :        -0.641ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 1.315ns (53.526%)  route 1.142ns (46.474%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 3.655 - 2.174 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.806     1.806    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.651     1.654    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y89         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDRE (Prop_fdre_C_Q)         0.456     2.110 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=2, routed)           0.755     2.865    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[3]
    SLICE_X48Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     3.390 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.390    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.724 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.387     4.111    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[5]
    SLICE_X48Y90         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.612     3.786    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.478     3.655    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y90         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.148     3.803    
                         clock uncertainty           -0.111     3.692    
    SLICE_X48Y90         FDRE (Setup_fdre_C_D)       -0.222     3.470    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                          3.470    
                         arrival time                          -4.111    
  -------------------------------------------------------------------
                         slack                                 -0.641    

Slack (VIOLATED) :        -0.588ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.689ns  (logic 1.921ns (71.430%)  route 0.768ns (28.570%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 3.657 - 2.174 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.806     1.806    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.651     1.654    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y90         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.456     2.110 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=2, routed)           0.768     2.878    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[4]
    SLICE_X48Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.534 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.534    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.648 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.648    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.762 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.762    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.876 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.876    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.990 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.990    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.104 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.104    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.343 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     4.343    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[30]
    SLICE_X48Y96         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.612     3.786    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.480     3.657    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y96         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
                         clock pessimism              0.148     3.805    
                         clock uncertainty           -0.111     3.694    
    SLICE_X48Y96         FDRE (Setup_fdre_C_D)        0.062     3.756    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]
  -------------------------------------------------------------------
                         required time                          3.756    
                         arrival time                          -4.343    
  -------------------------------------------------------------------
                         slack                                 -0.588    

Slack (VIOLATED) :        -0.584ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 2.035ns (75.741%)  route 0.652ns (24.259%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 3.657 - 2.174 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.806     1.806    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.650     1.653    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y88         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.456     2.109 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=2, routed)           0.652     2.761    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_val[1]
    SLICE_X49Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.417 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.417    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[4]_i_1_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.531 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.531    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[8]_i_1_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.645    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[12]_i_1_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.759 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.759    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[16]_i_1_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.873 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.873    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[20]_i_1_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.987 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.987    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[24]_i_1_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.101 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.101    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[28]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.340 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.340    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_1_in[31]
    SLICE_X49Y96         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.612     3.786    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.480     3.657    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X49Y96         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[31]/C
                         clock pessimism              0.148     3.805    
                         clock uncertainty           -0.111     3.694    
    SLICE_X49Y96         FDRE (Setup_fdre_C_D)        0.062     3.756    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[31]
  -------------------------------------------------------------------
                         required time                          3.756    
                         arrival time                          -4.340    
  -------------------------------------------------------------------
                         slack                                 -0.584    

Slack (VIOLATED) :        -0.572ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 1.905ns (71.259%)  route 0.768ns (28.741%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 3.657 - 2.174 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.806     1.806    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.651     1.654    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y90         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.456     2.110 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=2, routed)           0.768     2.878    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[4]
    SLICE_X48Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.534 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.534    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.648 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.648    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.762 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.762    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.876 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.876    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.990 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.990    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.104 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.104    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.327 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     4.327    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[28]
    SLICE_X48Y96         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.612     3.786    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.480     3.657    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y96         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                         clock pessimism              0.148     3.805    
                         clock uncertainty           -0.111     3.694    
    SLICE_X48Y96         FDRE (Setup_fdre_C_D)        0.062     3.756    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]
  -------------------------------------------------------------------
                         required time                          3.756    
                         arrival time                          -4.327    
  -------------------------------------------------------------------
                         slack                                 -0.572    

Slack (VIOLATED) :        -0.569ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 1.902ns (71.227%)  route 0.768ns (28.773%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 3.657 - 2.174 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.806     1.806    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.651     1.654    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y90         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.456     2.110 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=2, routed)           0.768     2.878    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[4]
    SLICE_X48Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.534 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.534    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.648 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.648    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.762 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.762    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.876 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.876    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.990 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.990    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.324 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     4.324    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[25]
    SLICE_X48Y95         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.612     3.786    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.480     3.657    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y95         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/C
                         clock pessimism              0.148     3.805    
                         clock uncertainty           -0.111     3.694    
    SLICE_X48Y95         FDRE (Setup_fdre_C_D)        0.062     3.756    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]
  -------------------------------------------------------------------
                         required time                          3.756    
                         arrival time                          -4.324    
  -------------------------------------------------------------------
                         slack                                 -0.569    

Slack (VIOLATED) :        -0.568ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 2.019ns (75.596%)  route 0.652ns (24.404%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 3.657 - 2.174 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.806     1.806    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.650     1.653    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y88         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.456     2.109 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=2, routed)           0.652     2.761    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_val[1]
    SLICE_X49Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.417 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.417    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[4]_i_1_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.531 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.531    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[8]_i_1_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.645    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[12]_i_1_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.759 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.759    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[16]_i_1_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.873 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.873    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[20]_i_1_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.987 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.987    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[24]_i_1_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.101 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.101    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[28]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.324 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.324    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_1_in[29]
    SLICE_X49Y96         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.612     3.786    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.480     3.657    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X49Y96         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[29]/C
                         clock pessimism              0.148     3.805    
                         clock uncertainty           -0.111     3.694    
    SLICE_X49Y96         FDRE (Setup_fdre_C_D)        0.062     3.756    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[29]
  -------------------------------------------------------------------
                         required time                          3.756    
                         arrival time                          -4.324    
  -------------------------------------------------------------------
                         slack                                 -0.568    

Slack (VIOLATED) :        -0.565ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 2.016ns (75.568%)  route 0.652ns (24.432%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 3.657 - 2.174 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.806     1.806    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.650     1.653    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y88         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.456     2.109 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=2, routed)           0.652     2.761    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_val[1]
    SLICE_X49Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.417 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.417    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[4]_i_1_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.531 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.531    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[8]_i_1_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.645    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[12]_i_1_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.759 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.759    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[16]_i_1_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.873 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.873    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[20]_i_1_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.987 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.987    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[24]_i_1_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.321 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.321    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_1_in[26]
    SLICE_X49Y95         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.612     3.786    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.480     3.657    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X49Y95         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[26]/C
                         clock pessimism              0.148     3.805    
                         clock uncertainty           -0.111     3.694    
    SLICE_X49Y95         FDRE (Setup_fdre_C_D)        0.062     3.756    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[26]
  -------------------------------------------------------------------
                         required time                          3.756    
                         arrival time                          -4.321    
  -------------------------------------------------------------------
                         slack                                 -0.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.226ns (48.328%)  route 0.242ns (51.672%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.597     0.597    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.553     0.555    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X52Y92         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.128     0.683 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]/Q
                         net (fo=2, routed)           0.242     0.924    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0[1]
    SLICE_X45Y92         LUT3 (Prop_lut3_I0_O)        0.098     1.022 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[1]_i_1/O
                         net (fo=1, routed)           0.000     1.022    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[1]_i_1_n_0
    SLICE_X45Y92         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.825     0.827    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X45Y92         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[1]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X45Y92         FDRE (Hold_fdre_C_D)         0.091     0.913    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.801%)  route 0.319ns (63.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.597     0.597    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.553     0.555    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X52Y92         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[0]/Q
                         net (fo=2, routed)           0.319     1.015    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1[0]
    SLICE_X46Y93         LUT3 (Prop_lut3_I0_O)        0.045     1.060 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL[0]_i_1/O
                         net (fo=1, routed)           0.000     1.060    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL[0]_i_1_n_0
    SLICE_X46Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.826     0.828    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X46Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[0]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X46Y93         FDRE (Hold_fdre_C_D)         0.121     0.944    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/sd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.237%)  route 0.091ns (32.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.597     0.597    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.558     0.560    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X47Y94         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/sd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/sd_reg/Q
                         net (fo=5, routed)           0.091     0.791    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/sd
    SLICE_X46Y94         LUT6 (Prop_lut6_I0_O)        0.045     0.836 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_rst_i_1/O
                         net (fo=1, routed)           0.000     0.836    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_rst_i_1_n_0
    SLICE_X46Y94         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.826     0.828    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X46Y94         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_rst_reg/C
                         clock pessimism             -0.255     0.573    
    SLICE_X46Y94         FDRE (Hold_fdre_C_D)         0.121     0.694    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_rst_reg
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.166%)  route 0.343ns (64.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.597     0.597    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.553     0.555    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X52Y92         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[0]/Q
                         net (fo=2, routed)           0.343     1.039    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0[0]
    SLICE_X45Y92         LUT3 (Prop_lut3_I0_O)        0.045     1.084 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[0]_i_1/O
                         net (fo=1, routed)           0.000     1.084    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[0]_i_1_n_0
    SLICE_X45Y92         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.825     0.827    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X45Y92         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[0]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X45Y92         FDRE (Hold_fdre_C_D)         0.092     0.914    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.226ns (39.102%)  route 0.352ns (60.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.597     0.597    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.553     0.555    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X52Y92         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.128     0.683 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]/Q
                         net (fo=2, routed)           0.352     1.035    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0[1]
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.098     1.133 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL[1]_i_1/O
                         net (fo=1, routed)           0.000     1.133    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL[1]_i_1_n_0
    SLICE_X46Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.826     0.828    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X46Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[1]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X46Y93         FDRE (Hold_fdre_C_D)         0.120     0.943    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.251ns (79.720%)  route 0.064ns (20.280%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.597     0.597    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.556     0.558    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y91         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=2, routed)           0.064     0.763    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_val[10]
    SLICE_X49Y91         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.873 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.873    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_1_in[10]
    SLICE_X49Y91         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.825     0.827    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X49Y91         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[10]/C
                         clock pessimism             -0.256     0.571    
    SLICE_X49Y91         FDRE (Hold_fdre_C_D)         0.105     0.676    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.251ns (79.720%)  route 0.064ns (20.280%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.597     0.597    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.556     0.558    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y92         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/Q
                         net (fo=2, routed)           0.064     0.763    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_val[14]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.873 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.873    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_1_in[14]
    SLICE_X49Y92         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.825     0.827    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X49Y92         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[14]/C
                         clock pessimism             -0.256     0.571    
    SLICE_X49Y92         FDRE (Hold_fdre_C_D)         0.105     0.676    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.251ns (79.720%)  route 0.064ns (20.280%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.597     0.597    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.557     0.559    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/Q
                         net (fo=2, routed)           0.064     0.764    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_val[18]
    SLICE_X49Y93         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.874 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.874    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_1_in[18]
    SLICE_X49Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.826     0.828    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X49Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[18]/C
                         clock pessimism             -0.256     0.572    
    SLICE_X49Y93         FDRE (Hold_fdre_C_D)         0.105     0.677    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.251ns (79.720%)  route 0.064ns (20.280%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.597     0.597    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.557     0.559    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y94         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/Q
                         net (fo=2, routed)           0.064     0.764    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_val[22]
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.874 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.874    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_1_in[22]
    SLICE_X49Y94         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.826     0.828    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X49Y94         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[22]/C
                         clock pessimism             -0.256     0.572    
    SLICE_X49Y94         FDRE (Hold_fdre_C_D)         0.105     0.677    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.251ns (79.720%)  route 0.064ns (20.280%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.597     0.597    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.557     0.559    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y95         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/Q
                         net (fo=2, routed)           0.064     0.764    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_val[26]
    SLICE_X49Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.874 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.874    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_1_in[26]
    SLICE_X49Y95         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.826     0.828    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X49Y95         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[26]/C
                         clock pessimism             -0.256     0.572    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.105     0.677    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SCS_CT_OV_clk_wiz_0_0
Waveform(ns):       { 0.000 1.087 }
Period(ns):         2.174
Sources:            { SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y0    SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.174       0.925      MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X49Y92     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X49Y92     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X49Y92     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X49Y92     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X49Y93     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X49Y93     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X49Y93     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X49Y89     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.174       211.186    MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y89     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y89     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y89     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y89     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y90     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y90     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y90     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y90     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X48Y89     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y88     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y93     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y93     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y93     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y93     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y93     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y93     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y93     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y93     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y94     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y94     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SCS_CT_OV_clk_wiz_0_0
  To Clock:  clk_out2_SCS_CT_OV_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_SCS_CT_OV_clk_wiz_0_0
Waveform(ns):       { 0.543 1.630 }
Period(ns):         2.174
Sources:            { SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y1    SCS_CT_OV_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.174       0.925      MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X45Y95     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_0/U0/idline_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X45Y95     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_1/U0/idline_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.174       211.186    MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X45Y95     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_0/U0/idline_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X45Y95     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_1/U0/idline_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X45Y95     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_0/U0/idline_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X45Y95     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_1/U0/idline_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X45Y95     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_0/U0/idline_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X45Y95     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_0/U0/idline_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X45Y95     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_1/U0/idline_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X45Y95     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_1/U0/idline_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_SCS_CT_OV_clk_wiz_0_0
  To Clock:  clk_out3_SCS_CT_OV_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_SCS_CT_OV_clk_wiz_0_0
Waveform(ns):       { 1.087 2.174 }
Period(ns):         2.174
Sources:            { SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y2    SCS_CT_OV_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         2.174       0.925      MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X51Y92     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_0/U0/idline_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X46Y95     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_1/U0/idline_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       2.174       211.186    MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X46Y95     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_1/U0/idline_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X51Y92     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_0/U0/idline_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X51Y92     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_0/U0/idline_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X46Y95     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_1/U0/idline_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X51Y92     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_0/U0/idline_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X46Y95     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_1/U0/idline_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X51Y92     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_0/U0/idline_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X46Y95     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_1/U0/idline_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_SCS_CT_OV_clk_wiz_0_0
  To Clock:  clk_out4_SCS_CT_OV_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_SCS_CT_OV_clk_wiz_0_0
Waveform(ns):       { 1.630 2.717 }
Period(ns):         2.174
Sources:            { SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y3    SCS_CT_OV_i/clk_wiz_0/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         2.174       0.925      MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X47Y95     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_0/U0/idline_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X45Y96     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_1/U0/idline_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       2.174       211.186    MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y95     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_0/U0/idline_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X45Y96     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_1/U0/idline_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y95     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_0/U0/idline_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X45Y96     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_1/U0/idline_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y95     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_0/U0/idline_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y95     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_0/U0/idline_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X45Y96     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_1/U0/idline_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X45Y96     SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_1/U0/idline_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SCS_CT_OV_clk_wiz_0_0
  To Clock:  clkfbout_SCS_CT_OV_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SCS_CT_OV_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4    SCS_CT_OV_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.982ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.982ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.913ns  (logic 2.809ns (47.508%)  route 3.104ns (52.492%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.653     2.947    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X32Y99         FDSE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDSE (Prop_fdse_C_Q)         0.478     3.425 f  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          0.838     4.263    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X33Y97         LUT2 (Prop_lut2_I0_O)        0.321     4.584 f  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.819     5.403    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X33Y95         LUT5 (Prop_lut5_I2_O)        0.354     5.757 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.802     6.559    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X33Y91         LUT4 (Prop_lut4_I3_O)        0.326     6.885 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.885    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X33Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.435 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.435    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.549    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.883 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.645     8.528    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X33Y94         LUT3 (Prop_lut3_I0_O)        0.332     8.860 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     8.860    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X33Y94         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.479    12.658    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y94         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.263    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X33Y94         FDRE (Setup_fdre_C_D)        0.075    12.842    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                          -8.860    
  -------------------------------------------------------------------
                         slack                                  3.982    

Slack (MET) :             4.025ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 2.690ns (45.828%)  route 3.180ns (54.172%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.653     2.947    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X32Y99         FDSE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDSE (Prop_fdse_C_Q)         0.478     3.425 f  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          0.838     4.263    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X33Y97         LUT2 (Prop_lut2_I0_O)        0.321     4.584 f  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.819     5.403    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X33Y95         LUT5 (Prop_lut5_I2_O)        0.354     5.757 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.802     6.559    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X33Y91         LUT4 (Prop_lut4_I3_O)        0.326     6.885 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.885    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X33Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.435 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.435    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.549    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.771 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.721     8.492    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X33Y94         LUT3 (Prop_lut3_I0_O)        0.325     8.817 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     8.817    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X33Y94         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.479    12.658    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y94         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.263    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X33Y94         FDRE (Setup_fdre_C_D)        0.075    12.842    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                          -8.817    
  -------------------------------------------------------------------
                         slack                                  4.025    

Slack (MET) :             4.029ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.876ns  (logic 2.677ns (45.557%)  route 3.199ns (54.443%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.653     2.947    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X32Y99         FDSE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDSE (Prop_fdse_C_Q)         0.478     3.425 f  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          0.838     4.263    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X33Y97         LUT2 (Prop_lut2_I0_O)        0.321     4.584 f  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.819     5.403    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X33Y95         LUT5 (Prop_lut5_I2_O)        0.354     5.757 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.802     6.559    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X33Y91         LUT4 (Prop_lut4_I3_O)        0.326     6.885 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.885    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X33Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.435 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.435    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.748 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.740     8.488    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X34Y93         LUT3 (Prop_lut3_I0_O)        0.335     8.823 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     8.823    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X34Y93         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.480    12.659    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y93         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X34Y93         FDRE (Setup_fdre_C_D)        0.118    12.852    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                          -8.823    
  -------------------------------------------------------------------
                         slack                                  4.029    

Slack (MET) :             4.194ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.701ns  (logic 2.387ns (41.873%)  route 3.314ns (58.127%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.653     2.947    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X32Y99         FDSE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDSE (Prop_fdse_C_Q)         0.478     3.425 f  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          0.838     4.263    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X33Y97         LUT2 (Prop_lut2_I0_O)        0.321     4.584 f  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.819     5.403    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X33Y95         LUT5 (Prop_lut5_I2_O)        0.354     5.757 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.802     6.559    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X33Y91         LUT4 (Prop_lut4_I3_O)        0.326     6.885 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.885    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X33Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.465 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.855     8.320    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]
    SLICE_X33Y94         LUT3 (Prop_lut3_I0_O)        0.328     8.648 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/O
                         net (fo=1, routed)           0.000     8.648    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[2]
    SLICE_X33Y94         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.479    12.658    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y94         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.263    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X33Y94         FDRE (Setup_fdre_C_D)        0.075    12.842    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                          -8.648    
  -------------------------------------------------------------------
                         slack                                  4.194    

Slack (MET) :             4.197ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 1.473ns (30.320%)  route 3.385ns (69.680%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.653     2.947    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X32Y99         FDSE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDSE (Prop_fdse_C_Q)         0.478     3.425 f  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          0.838     4.263    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X33Y97         LUT2 (Prop_lut2_I0_O)        0.321     4.584 f  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.819     5.403    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X33Y95         LUT5 (Prop_lut5_I2_O)        0.354     5.757 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.237     6.993    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next
    SLICE_X37Y86         LUT5 (Prop_lut5_I0_O)        0.320     7.313 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0/O
                         net (fo=5, routed)           0.492     7.805    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_1
    SLICE_X36Y85         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.474    12.653    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X36Y85         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X36Y85         FDRE (Setup_fdre_C_R)       -0.726    12.002    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.002    
                         arrival time                          -7.805    
  -------------------------------------------------------------------
                         slack                                  4.197    

Slack (MET) :             4.197ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 1.473ns (30.320%)  route 3.385ns (69.680%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.653     2.947    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X32Y99         FDSE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDSE (Prop_fdse_C_Q)         0.478     3.425 f  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          0.838     4.263    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X33Y97         LUT2 (Prop_lut2_I0_O)        0.321     4.584 f  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.819     5.403    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X33Y95         LUT5 (Prop_lut5_I2_O)        0.354     5.757 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.237     6.993    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next
    SLICE_X37Y86         LUT5 (Prop_lut5_I0_O)        0.320     7.313 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0/O
                         net (fo=5, routed)           0.492     7.805    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_1
    SLICE_X36Y85         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.474    12.653    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X36Y85         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X36Y85         FDRE (Setup_fdre_C_R)       -0.726    12.002    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.002    
                         arrival time                          -7.805    
  -------------------------------------------------------------------
                         slack                                  4.197    

Slack (MET) :             4.219ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.645ns  (logic 2.762ns (48.925%)  route 2.883ns (51.075%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.653     2.947    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X32Y99         FDSE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDSE (Prop_fdse_C_Q)         0.478     3.425 f  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          0.838     4.263    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X33Y97         LUT2 (Prop_lut2_I0_O)        0.321     4.584 f  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.819     5.403    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X33Y95         LUT5 (Prop_lut5_I2_O)        0.354     5.757 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.802     6.559    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X33Y91         LUT4 (Prop_lut4_I3_O)        0.326     6.885 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.885    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X33Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.435 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.435    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.549    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.862 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.425     8.286    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X34Y93         LUT3 (Prop_lut3_I0_O)        0.306     8.592 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     8.592    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X34Y93         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.480    12.659    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y93         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X34Y93         FDRE (Setup_fdre_C_D)        0.077    12.811    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.811    
                         arrival time                          -8.592    
  -------------------------------------------------------------------
                         slack                                  4.219    

Slack (MET) :             4.238ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.667ns  (logic 2.451ns (43.253%)  route 3.216ns (56.747%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.653     2.947    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X32Y99         FDSE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDSE (Prop_fdse_C_Q)         0.478     3.425 f  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          0.838     4.263    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X33Y97         LUT2 (Prop_lut2_I0_O)        0.321     4.584 f  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.819     5.403    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X33Y95         LUT5 (Prop_lut5_I2_O)        0.354     5.757 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.802     6.559    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X33Y91         LUT4 (Prop_lut4_I3_O)        0.326     6.885 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.885    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X33Y91         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.525 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.757     8.282    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X34Y93         LUT3 (Prop_lut3_I0_O)        0.332     8.614 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     8.614    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X34Y93         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.480    12.659    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y93         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X34Y93         FDRE (Setup_fdre_C_D)        0.118    12.852    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                          -8.614    
  -------------------------------------------------------------------
                         slack                                  4.238    

Slack (MET) :             4.242ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 2.550ns (45.326%)  route 3.076ns (54.674%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.653     2.947    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X32Y99         FDSE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDSE (Prop_fdse_C_Q)         0.478     3.425 f  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          0.838     4.263    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X33Y97         LUT2 (Prop_lut2_I0_O)        0.321     4.584 f  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.819     5.403    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X33Y95         LUT5 (Prop_lut5_I2_O)        0.354     5.757 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.802     6.559    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X33Y91         LUT4 (Prop_lut4_I3_O)        0.326     6.885 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.885    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X33Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.435 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.435    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.657 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.617     8.274    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X34Y93         LUT3 (Prop_lut3_I0_O)        0.299     8.573 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     8.573    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X34Y93         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.480    12.659    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y93         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X34Y93         FDRE (Setup_fdre_C_D)        0.081    12.815    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.815    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                  4.242    

Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.616ns  (logic 2.570ns (45.766%)  route 3.046ns (54.234%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.653     2.947    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X32Y99         FDSE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDSE (Prop_fdse_C_Q)         0.478     3.425 f  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          0.838     4.263    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X33Y97         LUT2 (Prop_lut2_I0_O)        0.321     4.584 f  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.819     5.403    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X33Y95         LUT5 (Prop_lut5_I2_O)        0.354     5.757 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.802     6.559    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X33Y91         LUT4 (Prop_lut4_I3_O)        0.326     6.885 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.885    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X33Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.435 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.435    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.674 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.587     8.261    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X34Y93         LUT3 (Prop_lut3_I0_O)        0.302     8.563 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     8.563    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X34Y93         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.480    12.659    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y93         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X34Y93         FDRE (Setup_fdre_C_D)        0.079    12.813    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.813    
                         arrival time                          -8.563    
  -------------------------------------------------------------------
                         slack                                  4.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/DATA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/DATA/U0/gpio_core_1/Dual.gpio_Data_In_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.424%)  route 0.178ns (54.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.551     0.887    SCS_CT_OV_i/DATA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X50Y92         FDRE                                         r  SCS_CT_OV_i/DATA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  SCS_CT_OV_i/DATA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.178     1.212    SCS_CT_OV_i/DATA/U0/gpio_core_1/gpio_io_i_d2[31]
    SLICE_X46Y92         FDRE                                         r  SCS_CT_OV_i/DATA/U0/gpio_core_1/Dual.gpio_Data_In_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.823     1.189    SCS_CT_OV_i/DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y92         FDRE                                         r  SCS_CT_OV_i/DATA/U0/gpio_core_1/Dual.gpio_Data_In_reg[31]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X46Y92         FDRE (Hold_fdre_C_D)         0.009     1.163    SCS_CT_OV_i/DATA/U0/gpio_core_1/Dual.gpio_Data_In_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.990%)  route 0.230ns (62.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.656     0.992    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.230     1.363    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X26Y98         SRL16E                                       r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.844     1.210    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.616%)  route 0.120ns (48.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.577     0.913    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y98         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.120     1.161    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y98         SRL16E                                       r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.844     1.210    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.129     1.075    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.079%)  route 0.104ns (44.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.575     0.911    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y91         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.128     1.039 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.104     1.143    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X30Y90         SRLC32E                                      r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.843     1.209    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.057    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.833%)  route 0.173ns (55.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.558     0.894    SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y95         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/Q
                         net (fo=1, routed)           0.173     1.208    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[18]
    SLICE_X32Y94         SRLC32E                                      r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.825     1.191    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y94         SRLC32E                                      r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X32Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.077%)  route 0.179ns (55.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.555     0.891    SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y91         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.179     1.210    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y91         SRLC32E                                      r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.824     1.190    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.556     0.892    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X35Y89         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/Q
                         net (fo=1, routed)           0.054     1.087    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[1]
    SLICE_X34Y89         LUT5 (Prop_lut5_I4_O)        0.045     1.132 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.132    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[1]_i_1__0_n_0
    SLICE_X34Y89         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.823     1.189    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X34Y89         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/C
                         clock pessimism             -0.284     0.905    
    SLICE_X34Y89         FDRE (Hold_fdre_C_D)         0.121     1.026    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.557     0.893    SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y90         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  SCS_CT_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/Q
                         net (fo=1, routed)           0.116     1.149    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[12]
    SLICE_X32Y90         SRLC32E                                      r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.824     1.190    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y90         SRLC32E                                      r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X32Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.043    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.724%)  route 0.159ns (49.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.575     0.911    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X30Y92         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.159     1.234    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y91         SRLC32E                                      r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.842     1.208    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.577     0.913    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y98         FDRE                                         r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.118     1.171    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X26Y98         SRL16E                                       r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.844     1.210    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.063    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X40Y94    SCS_CT_OV_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y94    SCS_CT_OV_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y93    SCS_CT_OV_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y93    SCS_CT_OV_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y94    SCS_CT_OV_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y94    SCS_CT_OV_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y94    SCS_CT_OV_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y97    SCS_CT_OV_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y97    SCS_CT_OV_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[5].reg1_reg[5]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y98    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y98    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y89    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y88    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y88    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y89    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y98    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y98    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y96    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y97    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y96    SCS_CT_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SCS_CT_OV_clk_wiz_0_0
  To Clock:  clk_out1_SCS_CT_OV_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.266ns,  Total Violation       -0.342ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.266ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_0/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_CT_OV_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.630ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_CT_OV_clk_wiz_0_0 rise@0.543ns)
  Data Path Delay:        1.243ns  (logic 0.456ns (36.681%)  route 0.787ns (63.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 3.645 - 2.174 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 2.200 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.806     2.349    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.444 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     0.445    SCS_CT_OV_i/clk_wiz_0/inst/clk_out2_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.546 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.654     2.200    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_0/U0/SCS_CLKS[0]
    SLICE_X45Y95         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_0/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.456     2.656 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_0/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.787     3.444    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/DLINE0[1]
    SLICE_X52Y92         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.612     3.786    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.468     3.645    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X52Y92         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]/C
                         clock pessimism             -0.174     3.471    
                         clock uncertainty           -0.231     3.240    
    SLICE_X52Y92         FDRE (Setup_fdre_C_D)       -0.062     3.178    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]
  -------------------------------------------------------------------
                         required time                          3.178    
                         arrival time                          -3.444    
  -------------------------------------------------------------------
                         slack                                 -0.266    

Slack (VIOLATED) :        -0.076ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_1/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_CT_OV_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.630ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_CT_OV_clk_wiz_0_0 rise@0.543ns)
  Data Path Delay:        1.066ns  (logic 0.456ns (42.777%)  route 0.610ns (57.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 3.658 - 2.174 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 2.200 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.806     2.349    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.444 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     0.445    SCS_CT_OV_i/clk_wiz_0/inst/clk_out2_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.546 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           1.654     2.200    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_1/U0/SCS_CLKS[0]
    SLICE_X45Y95         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_1/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.456     2.656 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_1/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.610     3.266    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/DLINE1[1]
    SLICE_X47Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.612     3.786    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.481     3.658    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X47Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[1]/C
                         clock pessimism             -0.174     3.484    
                         clock uncertainty           -0.231     3.253    
    SLICE_X47Y93         FDRE (Setup_fdre_C_D)       -0.062     3.191    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[1]
  -------------------------------------------------------------------
                         required time                          3.191    
                         arrival time                          -3.266    
  -------------------------------------------------------------------
                         slack                                 -0.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_1/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_CT_OV_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_CT_OV_clk_wiz_0_0 rise@0.543ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.278%)  route 0.218ns (60.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns = ( 1.103 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.597     1.140    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.009 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.519    SCS_CT_OV_i/clk_wiz_0/inst/clk_out2_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.558     1.103    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_1/U0/SCS_CLKS[0]
    SLICE_X45Y95         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_1/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.141     1.244 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_1/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.218     1.462    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/DLINE1[1]
    SLICE_X47Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.826     0.828    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X47Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[1]/C
                         clock pessimism              0.050     0.878    
                         clock uncertainty            0.231     1.109    
    SLICE_X47Y93         FDRE (Hold_fdre_C_D)         0.071     1.180    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_0/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_CT_OV_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_CT_OV_clk_wiz_0_0 rise@0.543ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.780%)  route 0.289ns (67.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.560ns = ( 1.103 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.597     1.140    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.009 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.519    SCS_CT_OV_i/clk_wiz_0/inst/clk_out2_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.558     1.103    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_0/U0/SCS_CLKS[0]
    SLICE_X45Y95         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_0/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.141     1.244 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_0/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.289     1.533    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/DLINE0[1]
    SLICE_X52Y92         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.821     0.823    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X52Y92         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]/C
                         clock pessimism              0.050     0.873    
                         clock uncertainty            0.231     1.104    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.071     1.175    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.358    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_SCS_CT_OV_clk_wiz_0_0
  To Clock:  clk_out1_SCS_CT_OV_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.384ns,  Total Violation       -0.708ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.384ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_1/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_CT_OV_clk_wiz_0_0  {rise@1.087ns fall@2.174ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.087ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_CT_OV_clk_wiz_0_0 rise@1.087ns)
  Data Path Delay:        0.849ns  (logic 0.518ns (60.995%)  route 0.331ns (39.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 3.658 - 2.174 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 2.744 - 1.087 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      1.087     1.087 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.087 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.806     2.893    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -0.900 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     0.989    SCS_CT_OV_i/clk_wiz_0/inst/clk_out3_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.090 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2, routed)           1.654     2.744    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_1/U0/SCS_CLKS[1]
    SLICE_X46Y95         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_1/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDRE (Prop_fdre_C_Q)         0.518     3.262 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_1/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.331     3.593    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/DLINE1[2]
    SLICE_X47Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.612     3.786    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.481     3.658    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X47Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]/C
                         clock pessimism             -0.174     3.484    
                         clock uncertainty           -0.231     3.253    
    SLICE_X47Y93         FDRE (Setup_fdre_C_D)       -0.043     3.210    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]
  -------------------------------------------------------------------
                         required time                          3.210    
                         arrival time                          -3.593    
  -------------------------------------------------------------------
                         slack                                 -0.384    

Slack (VIOLATED) :        -0.324ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_0/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_CT_OV_clk_wiz_0_0  {rise@1.087ns fall@2.174ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.087ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_CT_OV_clk_wiz_0_0 rise@1.087ns)
  Data Path Delay:        0.786ns  (logic 0.456ns (58.025%)  route 0.330ns (41.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 3.645 - 2.174 ) 
    Source Clock Delay      (SCD):    1.644ns = ( 2.731 - 1.087 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      1.087     1.087 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.087 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.806     2.893    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -0.900 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     0.989    SCS_CT_OV_i/clk_wiz_0/inst/clk_out3_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.090 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2, routed)           1.641     2.731    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_0/U0/SCS_CLKS[1]
    SLICE_X51Y92         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_0/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.456     3.187 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_0/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.330     3.517    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/DLINE0[2]
    SLICE_X52Y92         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.612     3.786    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.468     3.645    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X52Y92         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[2]/C
                         clock pessimism             -0.174     3.471    
                         clock uncertainty           -0.231     3.240    
    SLICE_X52Y92         FDRE (Setup_fdre_C_D)       -0.047     3.193    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[2]
  -------------------------------------------------------------------
                         required time                          3.193    
                         arrival time                          -3.517    
  -------------------------------------------------------------------
                         slack                                 -0.324    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_0/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_CT_OV_clk_wiz_0_0  {rise@1.087ns fall@2.174ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.087ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_CT_OV_clk_wiz_0_0 rise@1.087ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.886%)  route 0.107ns (43.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns = ( 1.642 - 1.087 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      1.087     1.087 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.087 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.597     1.684    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.534 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.063    SCS_CT_OV_i/clk_wiz_0/inst/clk_out3_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.089 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2, routed)           0.553     1.642    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_0/U0/SCS_CLKS[1]
    SLICE_X51Y92         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_0/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141     1.783 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_0/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.107     1.890    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/DLINE0[2]
    SLICE_X52Y92         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.821     0.823    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X52Y92         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[2]/C
                         clock pessimism              0.050     0.873    
                         clock uncertainty            0.231     1.104    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.075     1.179    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_1/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_CT_OV_clk_wiz_0_0  {rise@1.087ns fall@2.174ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.087ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_CT_OV_clk_wiz_0_0 rise@1.087ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.730%)  route 0.115ns (41.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns = ( 1.647 - 1.087 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      1.087     1.087 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.087 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.597     1.684    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.534 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.063    SCS_CT_OV_i/clk_wiz_0/inst/clk_out3_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.089 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2, routed)           0.558     1.647    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_1/U0/SCS_CLKS[1]
    SLICE_X46Y95         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_1/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDRE (Prop_fdre_C_Q)         0.164     1.811 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_1/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.115     1.926    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/DLINE1[2]
    SLICE_X47Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.826     0.828    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X47Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]/C
                         clock pessimism              0.050     0.878    
                         clock uncertainty            0.231     1.109    
    SLICE_X47Y93         FDRE (Hold_fdre_C_D)         0.076     1.185    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.741    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_SCS_CT_OV_clk_wiz_0_0
  To Clock:  clk_out1_SCS_CT_OV_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -1.010ns,  Total Violation       -1.882ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.263ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.010ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_1/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_CT_OV_clk_wiz_0_0  {rise@1.630ns fall@2.717ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out4_SCS_CT_OV_clk_wiz_0_0 rise@1.630ns)
  Data Path Delay:        0.935ns  (logic 0.456ns (48.751%)  route 0.479ns (51.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 3.658 - 2.174 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 3.287 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      1.630     1.630 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.806     3.436    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -0.357 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889     1.532    SCS_CT_OV_i/clk_wiz_0/inst/clk_out4_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.633 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2, routed)           1.654     3.287    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_1/U0/SCS_CLKS[2]
    SLICE_X45Y96         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_1/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.456     3.743 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_1/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.479     4.223    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/DLINE1[3]
    SLICE_X47Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.612     3.786    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.481     3.658    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X47Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[3]/C
                         clock pessimism             -0.174     3.484    
                         clock uncertainty           -0.231     3.253    
    SLICE_X47Y93         FDRE (Setup_fdre_C_D)       -0.040     3.213    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[3]
  -------------------------------------------------------------------
                         required time                          3.213    
                         arrival time                          -4.223    
  -------------------------------------------------------------------
                         slack                                 -1.010    

Slack (VIOLATED) :        -0.872ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_0/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_CT_OV_clk_wiz_0_0  {rise@1.630ns fall@2.717ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@2.174ns - clk_out4_SCS_CT_OV_clk_wiz_0_0 rise@1.630ns)
  Data Path Delay:        0.790ns  (logic 0.456ns (57.704%)  route 0.334ns (42.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 3.658 - 2.174 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 3.287 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      1.630     1.630 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.806     3.436    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -0.357 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889     1.532    SCS_CT_OV_i/clk_wiz_0/inst/clk_out4_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.633 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2, routed)           1.654     3.287    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_0/U0/SCS_CLKS[2]
    SLICE_X47Y95         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_0/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.456     3.743 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_0/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.334     4.078    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/DLINE0[3]
    SLICE_X47Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.612     3.786    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.481     3.658    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X47Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[3]/C
                         clock pessimism             -0.174     3.484    
                         clock uncertainty           -0.231     3.253    
    SLICE_X47Y93         FDRE (Setup_fdre_C_D)       -0.047     3.206    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[3]
  -------------------------------------------------------------------
                         required time                          3.206    
                         arrival time                          -4.078    
  -------------------------------------------------------------------
                         slack                                 -0.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.263ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_0/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_CT_OV_clk_wiz_0_0  {rise@1.630ns fall@2.717ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.630ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_CT_OV_clk_wiz_0_0 rise@1.630ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns = ( 2.190 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      1.630     1.630 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.597     2.227    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     1.078 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.606    SCS_CT_OV_i/clk_wiz_0/inst/clk_out4_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.632 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2, routed)           0.558     2.190    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_0/U0/SCS_CLKS[2]
    SLICE_X47Y95         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_0/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.141     2.331 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_0/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.116     2.447    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/DLINE0[3]
    SLICE_X47Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.826     0.828    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X47Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[3]/C
                         clock pessimism              0.050     0.878    
                         clock uncertainty            0.231     1.109    
    SLICE_X47Y93         FDRE (Hold_fdre_C_D)         0.075     1.184    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.303ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_1/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_CT_OV_clk_wiz_0_0  {rise@1.630ns fall@2.717ns period=2.174ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.630ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_CT_OV_clk_wiz_0_0 rise@1.630ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.943%)  route 0.159ns (53.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns = ( 2.190 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      1.630     1.630 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.597     2.227    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     1.078 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.606    SCS_CT_OV_i/clk_wiz_0/inst/clk_out4_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.632 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2, routed)           0.558     2.190    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_1/U0/SCS_CLKS[2]
    SLICE_X45Y96         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_1/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.141     2.331 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/cdelay_1/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.159     2.491    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/DLINE1[3]
    SLICE_X47Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.826     0.828    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X47Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[3]/C
                         clock pessimism              0.050     0.878    
                         clock uncertainty            0.231     1.109    
    SLICE_X47Y93         FDRE (Hold_fdre_C_D)         0.078     1.187    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  1.303    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_SCS_CT_OV_clk_wiz_0_0

Setup :          105  Failing Endpoints,  Worst Slack       -3.902ns,  Total Violation     -372.500ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.902ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.954ns  (logic 0.580ns (29.684%)  route 1.374ns (70.316%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 31.915 - 30.435 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 32.945 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.651    32.945    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.456    33.401 f  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.584    33.985    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/resetn
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    34.109 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[3]_i_1/O
                         net (fo=53, routed)          0.790    34.899    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_0_in
    SLICE_X49Y89         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.612    32.047    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.478    31.915    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X49Y89         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[1]/C
                         clock pessimism              0.000    31.915    
                         clock uncertainty           -0.490    31.426    
    SLICE_X49Y89         FDRE (Setup_fdre_C_R)       -0.429    30.997    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[1]
  -------------------------------------------------------------------
                         required time                         30.997    
                         arrival time                         -34.899    
  -------------------------------------------------------------------
                         slack                                 -3.902    

Slack (VIOLATED) :        -3.902ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.954ns  (logic 0.580ns (29.684%)  route 1.374ns (70.316%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 31.915 - 30.435 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 32.945 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.651    32.945    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.456    33.401 f  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.584    33.985    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/resetn
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    34.109 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[3]_i_1/O
                         net (fo=53, routed)          0.790    34.899    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_0_in
    SLICE_X49Y89         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.612    32.047    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.478    31.915    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X49Y89         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[2]/C
                         clock pessimism              0.000    31.915    
                         clock uncertainty           -0.490    31.426    
    SLICE_X49Y89         FDRE (Setup_fdre_C_R)       -0.429    30.997    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[2]
  -------------------------------------------------------------------
                         required time                         30.997    
                         arrival time                         -34.899    
  -------------------------------------------------------------------
                         slack                                 -3.902    

Slack (VIOLATED) :        -3.902ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.954ns  (logic 0.580ns (29.684%)  route 1.374ns (70.316%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 31.915 - 30.435 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 32.945 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.651    32.945    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.456    33.401 f  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.584    33.985    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/resetn
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    34.109 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[3]_i_1/O
                         net (fo=53, routed)          0.790    34.899    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_0_in
    SLICE_X49Y89         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.612    32.047    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.478    31.915    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X49Y89         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[3]/C
                         clock pessimism              0.000    31.915    
                         clock uncertainty           -0.490    31.426    
    SLICE_X49Y89         FDRE (Setup_fdre_C_R)       -0.429    30.997    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[3]
  -------------------------------------------------------------------
                         required time                         30.997    
                         arrival time                         -34.899    
  -------------------------------------------------------------------
                         slack                                 -3.902    

Slack (VIOLATED) :        -3.902ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.954ns  (logic 0.580ns (29.684%)  route 1.374ns (70.316%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 31.915 - 30.435 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 32.945 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.651    32.945    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.456    33.401 f  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.584    33.985    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/resetn
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    34.109 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[3]_i_1/O
                         net (fo=53, routed)          0.790    34.899    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_0_in
    SLICE_X49Y89         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.612    32.047    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.478    31.915    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X49Y89         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[4]/C
                         clock pessimism              0.000    31.915    
                         clock uncertainty           -0.490    31.426    
    SLICE_X49Y89         FDRE (Setup_fdre_C_R)       -0.429    30.997    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[4]
  -------------------------------------------------------------------
                         required time                         30.997    
                         arrival time                         -34.899    
  -------------------------------------------------------------------
                         slack                                 -3.902    

Slack (VIOLATED) :        -3.853ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.905ns  (logic 0.580ns (30.447%)  route 1.325ns (69.553%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 31.915 - 30.435 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 32.945 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.651    32.945    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.456    33.401 f  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.584    33.985    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/resetn
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    34.109 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[3]_i_1/O
                         net (fo=53, routed)          0.741    34.850    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_0_in
    SLICE_X49Y90         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.612    32.047    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.478    31.915    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X49Y90         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[5]/C
                         clock pessimism              0.000    31.915    
                         clock uncertainty           -0.490    31.426    
    SLICE_X49Y90         FDRE (Setup_fdre_C_R)       -0.429    30.997    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[5]
  -------------------------------------------------------------------
                         required time                         30.997    
                         arrival time                         -34.850    
  -------------------------------------------------------------------
                         slack                                 -3.853    

Slack (VIOLATED) :        -3.853ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.905ns  (logic 0.580ns (30.447%)  route 1.325ns (69.553%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 31.915 - 30.435 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 32.945 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.651    32.945    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.456    33.401 f  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.584    33.985    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/resetn
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    34.109 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[3]_i_1/O
                         net (fo=53, routed)          0.741    34.850    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_0_in
    SLICE_X49Y90         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.612    32.047    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.478    31.915    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X49Y90         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[6]/C
                         clock pessimism              0.000    31.915    
                         clock uncertainty           -0.490    31.426    
    SLICE_X49Y90         FDRE (Setup_fdre_C_R)       -0.429    30.997    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[6]
  -------------------------------------------------------------------
                         required time                         30.997    
                         arrival time                         -34.850    
  -------------------------------------------------------------------
                         slack                                 -3.853    

Slack (VIOLATED) :        -3.853ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.905ns  (logic 0.580ns (30.447%)  route 1.325ns (69.553%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 31.915 - 30.435 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 32.945 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.651    32.945    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.456    33.401 f  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.584    33.985    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/resetn
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    34.109 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[3]_i_1/O
                         net (fo=53, routed)          0.741    34.850    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_0_in
    SLICE_X49Y90         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.612    32.047    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.478    31.915    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X49Y90         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[7]/C
                         clock pessimism              0.000    31.915    
                         clock uncertainty           -0.490    31.426    
    SLICE_X49Y90         FDRE (Setup_fdre_C_R)       -0.429    30.997    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[7]
  -------------------------------------------------------------------
                         required time                         30.997    
                         arrival time                         -34.850    
  -------------------------------------------------------------------
                         slack                                 -3.853    

Slack (VIOLATED) :        -3.853ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.905ns  (logic 0.580ns (30.447%)  route 1.325ns (69.553%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 31.915 - 30.435 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 32.945 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.651    32.945    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.456    33.401 f  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.584    33.985    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/resetn
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    34.109 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[3]_i_1/O
                         net (fo=53, routed)          0.741    34.850    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_0_in
    SLICE_X49Y90         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.612    32.047    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.478    31.915    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X49Y90         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[8]/C
                         clock pessimism              0.000    31.915    
                         clock uncertainty           -0.490    31.426    
    SLICE_X49Y90         FDRE (Setup_fdre_C_R)       -0.429    30.997    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[8]
  -------------------------------------------------------------------
                         required time                         30.997    
                         arrival time                         -34.850    
  -------------------------------------------------------------------
                         slack                                 -3.853    

Slack (VIOLATED) :        -3.850ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.903ns  (logic 0.580ns (30.476%)  route 1.323ns (69.524%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 31.917 - 30.435 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 32.945 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.651    32.945    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.456    33.401 f  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.584    33.985    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/resetn
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    34.109 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[3]_i_1/O
                         net (fo=53, routed)          0.739    34.848    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_0_in
    SLICE_X49Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.612    32.047    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.480    31.917    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X49Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[17]/C
                         clock pessimism              0.000    31.917    
                         clock uncertainty           -0.490    31.428    
    SLICE_X49Y93         FDRE (Setup_fdre_C_R)       -0.429    30.999    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[17]
  -------------------------------------------------------------------
                         required time                         30.999    
                         arrival time                         -34.848    
  -------------------------------------------------------------------
                         slack                                 -3.850    

Slack (VIOLATED) :        -3.850ns  (required time - arrival time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.903ns  (logic 0.580ns (30.476%)  route 1.323ns (69.524%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 31.917 - 30.435 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 32.945 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.651    32.945    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.456    33.401 f  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.584    33.985    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/resetn
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    34.109 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[3]_i_1/O
                         net (fo=53, routed)          0.739    34.848    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/p_0_in
    SLICE_X49Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        1.612    32.047    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.480    31.917    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X49Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[18]/C
                         clock pessimism              0.000    31.917    
                         clock uncertainty           -0.490    31.428    
    SLICE_X49Y93         FDRE (Setup_fdre_C_R)       -0.429    30.999    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[18]
  -------------------------------------------------------------------
                         required time                         30.999    
                         arrival time                         -34.848    
  -------------------------------------------------------------------
                         slack                                 -3.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.186ns (27.566%)  route 0.489ns (72.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.556     0.892    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=14, routed)          0.489     1.521    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/FSEL
    SLICE_X46Y93         LUT3 (Prop_lut3_I1_O)        0.045     1.566 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL[2]_i_1/O
                         net (fo=1, routed)           0.000     1.566    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL[2]_i_1_n_0
    SLICE_X46Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.826     0.828    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X46Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[2]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.490     1.318    
    SLICE_X46Y93         FDRE (Hold_fdre_C_D)         0.121     1.439    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.186ns (34.407%)  route 0.355ns (65.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.556     0.892    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=14, routed)          0.254     1.286    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/FSEL
    SLICE_X44Y93         LUT6 (Prop_lut6_I2_O)        0.045     1.331 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL[3]_i_1/O
                         net (fo=4, routed)           0.101     1.432    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL[3]_i_1_n_0
    SLICE_X46Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.826     0.828    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X46Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[0]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.490     1.318    
    SLICE_X46Y93         FDRE (Hold_fdre_C_CE)       -0.016     1.302    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.186ns (34.407%)  route 0.355ns (65.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.556     0.892    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=14, routed)          0.254     1.286    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/FSEL
    SLICE_X44Y93         LUT6 (Prop_lut6_I2_O)        0.045     1.331 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL[3]_i_1/O
                         net (fo=4, routed)           0.101     1.432    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL[3]_i_1_n_0
    SLICE_X46Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.826     0.828    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X46Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[1]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.490     1.318    
    SLICE_X46Y93         FDRE (Hold_fdre_C_CE)       -0.016     1.302    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.186ns (34.407%)  route 0.355ns (65.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.556     0.892    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=14, routed)          0.254     1.286    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/FSEL
    SLICE_X44Y93         LUT6 (Prop_lut6_I2_O)        0.045     1.331 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL[3]_i_1/O
                         net (fo=4, routed)           0.101     1.432    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL[3]_i_1_n_0
    SLICE_X46Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.826     0.828    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X46Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[2]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.490     1.318    
    SLICE_X46Y93         FDRE (Hold_fdre_C_CE)       -0.016     1.302    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.186ns (34.407%)  route 0.355ns (65.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.556     0.892    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=14, routed)          0.254     1.286    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/FSEL
    SLICE_X44Y93         LUT6 (Prop_lut6_I2_O)        0.045     1.331 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL[3]_i_1/O
                         net (fo=4, routed)           0.101     1.432    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL[3]_i_1_n_0
    SLICE_X46Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.826     0.828    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X46Y93         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[3]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.490     1.318    
    SLICE_X46Y93         FDRE (Hold_fdre_C_CE)       -0.016     1.302    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.186ns (27.303%)  route 0.495ns (72.697%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.556     0.892    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.495     1.528    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/resetn
    SLICE_X46Y94         LUT6 (Prop_lut6_I5_O)        0.045     1.573 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_rst_i_1/O
                         net (fo=1, routed)           0.000     1.573    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_rst_i_1_n_0
    SLICE_X46Y94         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.826     0.828    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X46Y94         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_rst_reg/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.490     1.318    
    SLICE_X46Y94         FDRE (Hold_fdre_C_D)         0.121     1.439    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/sd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.396%)  route 0.469ns (71.604%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.556     0.892    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=14, routed)          0.469     1.502    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/FSEL
    SLICE_X47Y94         LUT5 (Prop_lut5_I2_O)        0.045     1.547 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/sd_i_1/O
                         net (fo=1, routed)           0.000     1.547    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/sd_i_1_n_0
    SLICE_X47Y94         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/sd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.826     0.828    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X47Y94         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/sd_reg/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.490     1.318    
    SLICE_X47Y94         FDRE (Hold_fdre_C_D)         0.092     1.410    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/sd_reg
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.458%)  route 0.339ns (64.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.556     0.892    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=14, routed)          0.215     1.248    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/FSEL
    SLICE_X46Y92         LUT6 (Prop_lut6_I2_O)        0.045     1.293 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[3]_i_2/O
                         net (fo=37, routed)          0.124     1.416    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[3]_i_2_n_0
    SLICE_X45Y92         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.825     0.827    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X45Y92         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[0]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.490     1.317    
    SLICE_X45Y92         FDRE (Hold_fdre_C_CE)       -0.039     1.278    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.458%)  route 0.339ns (64.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.556     0.892    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=14, routed)          0.215     1.248    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/FSEL
    SLICE_X46Y92         LUT6 (Prop_lut6_I2_O)        0.045     1.293 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[3]_i_2/O
                         net (fo=37, routed)          0.124     1.416    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[3]_i_2_n_0
    SLICE_X45Y92         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.825     0.827    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X45Y92         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[1]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.490     1.317    
    SLICE_X45Y92         FDRE (Hold_fdre_C_CE)       -0.039     1.278    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_CT_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_CT_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_CT_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.458%)  route 0.339ns (64.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_CT_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.556     0.892    SCS_CT_OV_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  SCS_CT_OV_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=14, routed)          0.215     1.248    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/FSEL
    SLICE_X46Y92         LUT6 (Prop_lut6_I2_O)        0.045     1.293 r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[3]_i_2/O
                         net (fo=37, routed)          0.124     1.416    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL[3]_i_2_n_0
    SLICE_X45Y92         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_CT_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_CT_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1170, routed)        0.864     0.864    SCS_CT_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_CT_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_CT_OV_i/clk_wiz_0/inst/clk_out1_SCS_CT_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_CT_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.825     0.827    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X45Y92         FDRE                                         r  SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[2]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.490     1.317    
    SLICE_X45Y92         FDRE (Hold_fdre_C_CE)       -0.039     1.278    SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.138    





