INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thuyh/OneDrive/Documents/Risingedge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RisingEdgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thuyh/OneDrive/Documents/counter_/counter_.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thuyh/OneDrive/Documents/counter_/counter_.srcs/sources_1/new/counter_hour.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_hour
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thuyh/OneDrive/Documents/counter_/counter_.srcs/sources_1/new/counter_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_min
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thuyh/OneDrive/Documents/counter_/counter_.srcs/sources_1/new/counter_second.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_second
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thuyh/OneDrive/Documents/counter_/counter_.srcs/sources_1/new/counter_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_sum
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/thuyh/OneDrive/Documents/counter_/counter_.srcs/sources_1/new/counter_sum.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thuyh/OneDrive/Documents/counter_/counter_.srcs/sources_1/new/pause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pause
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thuyh/OneDrive/Documents/counter_/counter_.srcs/sim_1/new/counter2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter2_tb
