// Seed: 1294739053
macromodule module_0 (
    input wire id_0,
    input wor id_1,
    output tri1 id_2,
    input tri1 id_3,
    input uwire id_4,
    output uwire id_5,
    input tri1 id_6,
    output supply0 id_7,
    input supply0 id_8,
    input wand id_9,
    input wire id_10,
    output wire id_11,
    output wor id_12
);
  assign id_11 = id_9;
  logic id_14 = id_9 & id_10, id_15, id_16;
  assign id_16 = -1;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri1  id_1,
    input  tri1  id_2
    , id_11,
    output tri0  id_3,
    input  uwire id_4,
    input  tri1  id_5,
    input  wire  id_6,
    output tri   id_7,
    input  wand  id_8,
    input  tri   id_9
);
  wire  id_12;
  logic id_13;
  ;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_3,
      id_5,
      id_2,
      id_7,
      id_9,
      id_7,
      id_6,
      id_8,
      id_1,
      id_7,
      id_3
  );
  assign modCall_1.id_6 = 0;
endmodule
