###############################################################
#  Generated by:      Cadence Innovus 20.14-s095_1
#  OS:                Linux x86_64(Host ID nethammer.lnx.int.nextsilicon.com)
#  Generated on:      Thu Aug 25 19:14:28 2022
#  Design:            grid_quadrant
#  Command:           write_def -selected -routing ../inter/grid_clk_levelx_tap_clock_port_net_fix.def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN grid_quadrant ;
UNITS DISTANCE MICRONS 2000 ;

PROPERTYDEFINITIONS
    DESIGN ER_routing_mode STRING "trial_opt" ;
    DESIGN flow_implementation_stage STRING "place_opt" ;
    DESIGN AVAGOTECH_REV_TAG STRING "PN85.1.07Apr2022" ;
    NET be_detailed_net_length STRING ;
    NET be_net_length REAL ;
    COMPONENT showBlockEdgeNum INTEGER ;
    COMPONENT showIlmPhysicalView INTEGER ;
    NET StnRoutedCapScaleProp REAL ;
    NET StnRoutedResScaleProp REAL ;
    NET be_sorted_detailed_net_length STRING ;
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 0.0000 ;
    DESIGN FE_CORE_BOX_UR_X REAL 9876.0480 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 0.0000 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 8940.9600 ;
END PROPERTYDEFINITIONS

DIEAREA ( 1410864 0 ) ( 1410864 2076480 )
        ( 0 2076480 ) ( 0 17881920 )
        ( 19426512 17881920 ) ( 19426512 17357760 )
        ( 19752096 17357760 ) ( 19752096 8930880 )
        ( 19643568 8930880 ) ( 19643568 8487360 )
        ( 19752096 8487360 ) ( 19752096 463680 )
        ( 19643568 463680 ) ( 19643568 0 ) ;

VIAS 90 ;
- VIA01_1cut_BW14_UW20
 + RECT M0 + MASK 1 ( -33 -14 ) ( 33 14 )
 + RECT M1 + MASK 1 ( -20 -74 ) ( 20 74 )
 + RECT VIA0 ( -14 -14 ) ( 14 14 )
 ;
- VIA01_1cut_BW14_UW20_UL170
 + RECT M0 + MASK 1 ( -33 -14 ) ( 33 14 )
 + RECT M1 + MASK 1 ( -20 -58 ) ( 20 58 )
 + RECT VIA0 ( -14 -14 ) ( 14 14 )
 ;
- VIA12_1cut_BW20_UW20
 + RECT M1 + MASK 1 ( -20 -76 ) ( 20 76 )
 + RECT M2 + MASK 1 ( -76 -20 ) ( 76 20 )
 + RECT VIA1 ( -16 -16 ) ( 16 16 )
 ;
- VIA12_1cut_BW20_UW20_BL170
 + RECT M1 + MASK 1 ( -20 -60 ) ( 20 60 )
 + RECT M2 + MASK 1 ( -76 -20 ) ( 76 20 )
 + RECT VIA1 ( -16 -16 ) ( 16 16 )
 ;
- VIA23_1cut_BW20_UW20
 + RECT M2 + MASK 1 ( -76 -20 ) ( 76 20 )
 + RECT M3 + MASK 1 ( -20 -76 ) ( 20 76 )
 + RECT VIA2 ( -16 -16 ) ( 16 16 )
 ;
- VIA34_1cut_BW20_UW20
 + RECT M3 + MASK 1 ( -20 -80 ) ( 20 80 )
 + RECT M4 + MASK 1 ( -80 -20 ) ( 80 20 )
 + RECT VIA3 ( -20 -20 ) ( 20 20 )
 ;
- VIA45_1cut_BW20_UW38
 + RECT M4 + MASK 1 ( -80 -20 ) ( 80 20 )
 + RECT M5 ( -38 -120 ) ( 38 120 )
 + RECT VIA4 ( -20 -20 ) ( 20 20 )
 ;
- VIA45_1cut_BW20_UW38_ISO
 + RECT M4 + MASK 1 ( -120 -20 ) ( 120 20 )
 + RECT M5 ( -38 -120 ) ( 38 120 )
 + RECT VIA4 ( -20 -20 ) ( 20 20 )
 ;
- VIA45_1cut_BW20_UW76
 + RECT M4 + MASK 1 ( -80 -20 ) ( 80 20 )
 + RECT M5 ( -76 -60 ) ( 76 60 )
 + RECT VIA4 ( -20 -20 ) ( 20 20 )
 ;
- VIA56_1cut_BW38_UW80
 + RECT M5 ( -38 -138 ) ( 38 138 )
 + RECT M6 ( -80 -80 ) ( 80 80 )
 + RECT VIA5 ( -38 -38 ) ( 38 38 )
 ;
- VIA56_1cut_BW38_UW120
 + RECT M5 ( -38 -138 ) ( 38 138 )
 + RECT M6 ( -78 -120 ) ( 78 120 )
 + RECT VIA5 ( -38 -38 ) ( 38 38 )
 ;
- VIA67_big_BW80_UW76
 + RECT M6 ( -152 -80 ) ( 152 80 )
 + RECT M7 ( -76 -152 ) ( 76 152 )
 + RECT VIA6 ( -58 -58 ) ( 58 58 )
 ;
- VIA67_big_BW120_UW76
 + RECT M6 ( -152 -120 ) ( 152 120 )
 + RECT M7 ( -76 -152 ) ( 76 152 )
 + RECT VIA6 ( -58 -58 ) ( 58 58 )
 ;
- VIA67_big_BW120_UW114
 + RECT M6 ( -152 -120 ) ( 152 120 )
 + RECT M7 ( -114 -138 ) ( 114 138 )
 + RECT VIA6 ( -58 -58 ) ( 58 58 )
 ;
- VIA78_big_BW76_UW80
 + RECT M7 ( -76 -152 ) ( 76 152 )
 + RECT M8 ( -152 -80 ) ( 152 80 )
 + RECT VIA7 ( -58 -58 ) ( 58 58 )
 ;
- VIA78_big_BW114_UW120
 + RECT M7 ( -114 -152 ) ( 114 152 )
 + RECT M8 ( -138 -120 ) ( 138 120 )
 + RECT VIA7 ( -58 -58 ) ( 58 58 )
 ;
- VIA89_big_BW80_UW76
 + RECT M8 ( -152 -80 ) ( 152 80 )
 + RECT M9 ( -76 -152 ) ( 76 152 )
 + RECT VIA8 ( -58 -58 ) ( 58 58 )
 ;
- VIA89_big_BW120_UW114
 + RECT M8 ( -152 -120 ) ( 152 120 )
 + RECT M9 ( -114 -138 ) ( 114 138 )
 + RECT VIA8 ( -58 -58 ) ( 58 58 )
 ;
- VIA910_big_BW76_UW80
 + RECT M9 ( -76 -152 ) ( 76 152 )
 + RECT M10 ( -152 -80 ) ( 152 80 )
 + RECT VIA9 ( -58 -58 ) ( 58 58 )
 ;
- VIA910_big_BW114_UW120
 + RECT M9 ( -114 -152 ) ( 114 152 )
 + RECT M10 ( -138 -120 ) ( 138 120 )
 + RECT VIA9 ( -58 -58 ) ( 58 58 )
 ;
- VIA1011_big_BW80_UW76
 + RECT M10 ( -152 -80 ) ( 152 80 )
 + RECT M11 ( -76 -152 ) ( 76 152 )
 + RECT VIA10 ( -58 -58 ) ( 58 58 )
 ;
- VIA1011_big_BW120_UW114
 + RECT M10 ( -152 -120 ) ( 152 120 )
 + RECT M11 ( -114 -138 ) ( 114 138 )
 + RECT VIA10 ( -58 -58 ) ( 58 58 )
 ;
- VIA1112_1cut
 + RECT M11 ( -114 -76 ) ( 114 76 )
 + RECT M12 ( -116 -62 ) ( 116 62 )
 + RECT VIA11 ( -62 -62 ) ( 62 62 )
 ;
- VIA1112_1cut_BW76_UW62
 + RECT M11 ( -76 -162 ) ( 76 162 )
 + RECT M12 ( -116 -62 ) ( 116 62 )
 + RECT VIA11 ( -62 -62 ) ( 62 62 )
 ;
- VIA1213_1cut
 + RECT M12 ( -116 -62 ) ( 116 62 )
 + RECT M13 ( -62 -116 ) ( 62 116 )
 + RECT VIA12 ( -62 -62 ) ( 62 62 )
 ;
- VIA1314_1cut
 + RECT M13 ( -156 -208 ) ( 156 208 )
 + RECT M14 ( -208 -126 ) ( 208 126 )
 + RECT VIA13 ( -126 -126 ) ( 126 126 )
 ;
- VIA1415_1cut
 + RECT M14 ( -208 -126 ) ( 208 126 )
 + RECT M15 ( -126 -208 ) ( 126 208 )
 + RECT VIA14 ( -126 -126 ) ( 126 126 )
 ;
- VIA1516_1cut
 + RECT M15 ( -450 -558 ) ( 450 558 )
 + RECT M16 ( -558 -450 ) ( 558 450 )
 + RECT VIA15 ( -414 -414 ) ( 414 414 )
 ;
- VIA1617_1cut
 + RECT M16 ( -558 -450 ) ( 558 450 )
 + RECT M17 ( -450 -558 ) ( 450 558 )
 + RECT VIA16 ( -414 -414 ) ( 414 414 )
 ;
- VIA17AP_1cut
 + RECT M17 ( -3600 -3600 ) ( 3600 3600 )
 + RECT AP ( -3600 -3600 ) ( 3600 3600 )
 + RECT RV ( -2700 -2700 ) ( 2700 2700 )
 ;
- VIA56_LONG_V_BW38_UW200_NDR
 + RECT M5 ( -38 -200 ) ( 38 200 )
 + RECT M6 ( -114 -200 ) ( 114 200 )
 + RECT VIA5 ( -38 -100 ) ( 38 100 )
 ;
- VIA67_big_BW200_UW152_NDR
 + RECT M6 ( -166 -200 ) ( 166 200 )
 + RECT M7 ( -152 -152 ) ( 152 152 )
 + RECT VIA6 ( -58 -58 ) ( 58 58 )
 ;
- VIA67_big_BW200_UW180_NDR
 + RECT M6 ( -166 -200 ) ( 166 200 )
 + RECT M7 ( -180 -152 ) ( 180 152 )
 + RECT VIA6 ( -58 -58 ) ( 58 58 )
 ;
- VIA78_big_BW152_UW154_NDR
 + RECT M7 ( -152 -114 ) ( 152 114 )
 + RECT M8 ( -114 -154 ) ( 114 154 )
 + RECT VIA7 ( -58 -58 ) ( 58 58 )
 ;
- VIA78_big_BW180_UW180_NDR
 + RECT M7 ( -180 -114 ) ( 180 114 )
 + RECT M8 ( -114 -180 ) ( 114 180 )
 + RECT VIA7 ( -58 -58 ) ( 58 58 )
 ;
- VIA89_big_BW154_UW152_NDR
 + RECT M8 ( -114 -154 ) ( 114 154 )
 + RECT M9 ( -152 -114 ) ( 152 114 )
 + RECT VIA8 ( -58 -58 ) ( 58 58 )
 ;
- VIA89_big_BW180_UW180_NDR
 + RECT M8 ( -114 -180 ) ( 114 180 )
 + RECT M9 ( -180 -114 ) ( 180 114 )
 + RECT VIA8 ( -58 -58 ) ( 58 58 )
 ;
- VIA910_big_BW152_UW154_NDR
 + RECT M9 ( -152 -114 ) ( 152 114 )
 + RECT M10 ( -114 -154 ) ( 114 154 )
 + RECT VIA9 ( -58 -58 ) ( 58 58 )
 ;
- VIA910_big_BW180_UW180_NDR
 + RECT M9 ( -180 -114 ) ( 180 114 )
 + RECT M10 ( -114 -180 ) ( 114 180 )
 + RECT VIA9 ( -58 -58 ) ( 58 58 )
 ;
- VIA1011_big_BW154_UW152_NDR
 + RECT M10 ( -114 -154 ) ( 114 154 )
 + RECT M11 ( -152 -114 ) ( 152 114 )
 + RECT VIA10 ( -58 -58 ) ( 58 58 )
 ;
- VIA1011_big_BW180_UW180_NDR
 + RECT M10 ( -114 -180 ) ( 114 180 )
 + RECT M11 ( -180 -114 ) ( 180 114 )
 + RECT VIA10 ( -58 -58 ) ( 58 58 )
 ;
- VIA1011_big_BW180_UW230_NDR
 + RECT M10 ( -114 -230 ) ( 114 230 )
 + RECT M11 ( -180 -114 ) ( 180 114 )
 + RECT VIA10 ( -58 -58 ) ( 58 58 )
 ;
- VIA1112_1cut_BW114_UW62_NDR
 + RECT M11 ( -114 -162 ) ( 114 162 )
 + RECT M12 ( -116 -62 ) ( 116 62 )
 + RECT VIA11 ( -62 -62 ) ( 62 62 )
 ;
- VIA1112_1cut_BW152_UW170_NDR
 + RECT M11 ( -152 -162 ) ( 152 162 )
 + RECT M12 ( -116 -170 ) ( 116 170 )
 + RECT VIA11 ( -62 -62 ) ( 62 62 )
 ;
- VIA1112_1cut_BW180_UW170_NDR
 + RECT M11 ( -180 -162 ) ( 180 162 )
 + RECT M12 ( -116 -170 ) ( 116 170 )
 + RECT VIA11 ( -62 -62 ) ( 62 62 )
 ;
- VIA1112_2cut_v_NDR
 + RECT M11 ( -230 -240 ) ( 230 240 )
 + RECT M12 ( -98 -378 ) ( 98 378 )
 + RECT VIA11 ( -62 -188 ) ( 62 -64 )
 + RECT VIA11 ( -62 64 ) ( 62 188 )
 ;
- VIA1112_2x2_NDR
 + RECT M11 ( -230 -289 ) ( 230 289 )
 + RECT M12 ( -240 -289 ) ( 240 289 )
 + RECT VIA11 ( -188 -213 ) ( -64 -89 )
 + RECT VIA11 ( 64 -213 ) ( 188 -89 )
 + RECT VIA11 ( -188 89 ) ( -64 213 )
 + RECT VIA11 ( 64 89 ) ( 188 213 )
 ;
- VIA1112_2x3_NDR
 + RECT M11 ( -269 -400 ) ( 269 400 )
 + RECT M12 ( -382 -525 ) ( 382 525 )
 + RECT VIA11 ( -205 -348 ) ( -81 -224 )
 + RECT VIA11 ( 81 -348 ) ( 205 -224 )
 + RECT VIA11 ( -205 -62 ) ( -81 62 )
 + RECT VIA11 ( 81 -62 ) ( 205 62 )
 + RECT VIA11 ( -205 224 ) ( -81 348 )
 + RECT VIA11 ( 81 224 ) ( 205 348 )
 ;
- VIA1112_2x4_NDR
 + RECT M11 ( -269 -525 ) ( 269 525 )
 + RECT M12 ( -265 -525 ) ( 265 525 )
 + RECT VIA11 ( -213 -440 ) ( -89 -316 )
 + RECT VIA11 ( 89 -440 ) ( 213 -316 )
 + RECT VIA11 ( -213 -188 ) ( -89 -64 )
 + RECT VIA11 ( 89 -188 ) ( 213 -64 )
 + RECT VIA11 ( -213 64 ) ( -89 188 )
 + RECT VIA11 ( 89 64 ) ( 213 188 )
 + RECT VIA11 ( -213 316 ) ( -89 440 )
 + RECT VIA11 ( 89 316 ) ( 213 440 )
 ;
- VIA1213_1cut_BW170_UW170_NDR
 + RECT M12 ( -116 -170 ) ( 116 170 )
 + RECT M13 ( -170 -116 ) ( 170 116 )
 + RECT VIA12 ( -62 -62 ) ( 62 62 )
 ;
- VIA1213_2x2_NDR
 + RECT M12 ( -228 -378 ) ( 228 378 )
 + RECT M13 ( -378 -228 ) ( 378 228 )
 + RECT VIA12 ( -188 -188 ) ( -64 -64 )
 + RECT VIA12 ( 64 -188 ) ( 188 -64 )
 + RECT VIA12 ( -188 64 ) ( -64 188 )
 + RECT VIA12 ( 64 64 ) ( 188 188 )
 ;
- VIA1314_2cut_h_NDR
 + RECT M13 ( -408 -208 ) ( 408 208 )
 + RECT M14 ( -460 -358 ) ( 460 358 )
 + RECT VIA13 ( -378 -126 ) ( -126 126 )
 + RECT VIA13 ( 126 -126 ) ( 378 126 )
 ;
- VIA1314_2cut_v_NDR
 + RECT M13 ( -208 -408 ) ( 208 408 )
 + RECT M14 ( -208 -408 ) ( 208 408 )
 + RECT VIA13 ( -126 -378 ) ( 126 -126 )
 + RECT VIA13 ( -126 126 ) ( 126 378 )
 ;
- VIA1314_2x2_NDR
 + RECT M13 ( -408 -460 ) ( 408 460 )
 + RECT M14 ( -460 -408 ) ( 460 408 )
 + RECT VIA13 ( -378 -378 ) ( -126 -126 )
 + RECT VIA13 ( 126 -378 ) ( 378 -126 )
 + RECT VIA13 ( -378 126 ) ( -126 378 )
 + RECT VIA13 ( 126 126 ) ( 378 378 )
 ;
- VIA1415_BW_252_2cut_h_NDR
 + RECT M14 ( -460 -252 ) ( 460 252 )
 + RECT M15 ( -378 -252 ) ( 378 252 )
 + RECT VIA14 ( -378 -126 ) ( -126 126 )
 + RECT VIA14 ( 126 -126 ) ( 378 126 )
 ;
- VIA1415_UW_252_2cut_v_NDR
 + RECT M14 ( -252 -378 ) ( 252 378 )
 + RECT M15 ( -252 -460 ) ( 252 460 )
 + RECT VIA14 ( -126 -378 ) ( 126 -126 )
 + RECT VIA14 ( -126 126 ) ( 126 378 )
 ;
- VIA1415_2cut_h_NDR
 + RECT M14 ( -460 -358 ) ( 460 358 )
 + RECT M15 ( -408 -208 ) ( 408 208 )
 + RECT VIA14 ( -378 -126 ) ( -126 126 )
 + RECT VIA14 ( 126 -126 ) ( 378 126 )
 ;
- VIA1415_2cut_v_NDR
 + RECT M14 ( -208 -408 ) ( 208 408 )
 + RECT M15 ( -208 -408 ) ( 208 408 )
 + RECT VIA14 ( -126 -378 ) ( 126 -126 )
 + RECT VIA14 ( -126 126 ) ( 126 378 )
 ;
- VIA1415_2x2_NDR
 + RECT M14 ( -460 -408 ) ( 460 408 )
 + RECT M15 ( -408 -460 ) ( 408 460 )
 + RECT VIA14 ( -378 -378 ) ( -126 -126 )
 + RECT VIA14 ( 126 -378 ) ( 378 -126 )
 + RECT VIA14 ( -378 126 ) ( -126 378 )
 + RECT VIA14 ( 126 126 ) ( 378 378 )
 ;
- VIA1213_DFM_P5_VIAyy_LE0v27_W62v62_C1v2_S0v64_HE0v27_HES
 + RECT M12 ( -368 -62 ) ( 116 62 )
 + RECT M13 ( -314 -116 ) ( 62 116 )
 + RECT VIA12 ( -314 -62 ) ( -190 62 )
 + RECT VIA12 ( -62 -62 ) ( 62 62 )
 ;
- VIA1213_DFM_P5_VIAyy_LE0v27_W62v62_C1v2_S0v64_HE0v27_HWS
 + RECT M12 ( -116 -62 ) ( 368 62 )
 + RECT M13 ( -62 -116 ) ( 314 116 )
 + RECT VIA12 ( -62 -62 ) ( 62 62 )
 + RECT VIA12 ( 190 -62 ) ( 314 62 )
 ;
- NR_VIA14_VH_E
 + VIARULE VIAGEN1314
 + CUTSIZE 252 252
 + LAYERS M13 VIA13 M14
 + CUTSPACING 0 0
 + ENCLOSURE 30 82 82 0
 + ROWCOL 1 1
 + ORIGIN 94 0
 ;
- NR_VIA6_VH
 + VIARULE VIAGEN56
 + CUTSIZE 76 76
 + LAYERS M5 VIA5 M6
 + CUTSPACING 0 0
 + ENCLOSURE 0 130 130 2
 + ROWCOL 1 1
 ;
- NR_VIA7_HV
 + VIARULE VIAGEN67
 + CUTSIZE 76 76
 + LAYERS M6 VIA6 M7
 + CUTSPACING 0 0
 + ENCLOSURE 130 2 0 130
 + ROWCOL 1 1
 ;
- NR_VIA11_HV
 + VIARULE VIAGEN1011
 + CUTSIZE 76 76
 + LAYERS M10 VIA10 M11
 + CUTSPACING 0 0
 + ENCLOSURE 130 2 0 130
 + ROWCOL 1 1
 ;
- NR_VIA13_1x4_HV_H
 + VIARULE VIAGEN1213
 + CUTSIZE 124 124
 + LAYERS M12 VIA12 M13
 + CUTSPACING 128 0
 + ENCLOSURE 54 0 0 54
 + ROWCOL 1 4
 ;
- NR_VIA15_1x4_HV_H
 + VIARULE VIAGEN1415
 + CUTSIZE 252 252
 + LAYERS M14 VIA14 M15
 + CUTSPACING 252 0
 + ENCLOSURE 82 0 0 82
 + ROWCOL 1 4
 ;
- NR_VIA6_VDOUBLECUT_VH_V
 + VIARULE VIAGEN56_RECT_V
 + CUTSIZE 76 200
 + LAYERS M5 VIA5 M6
 + CUTSPACING 0 0
 + ENCLOSURE 0 130 130 52
 + ROWCOL 1 1
 ;
- NR_VIA8_VDOUBLECUT_VH_V
 + VIARULE VIAGEN78_RECT_V
 + CUTSIZE 76 200
 + LAYERS M7 VIA7 M8
 + CUTSPACING 0 0
 + ENCLOSURE 0 130 130 52
 + ROWCOL 1 1
 ;
- NR_VIA9_VDOUBLECUT_HV_V
 + VIARULE VIAGEN89_RECT_V
 + CUTSIZE 76 200
 + LAYERS M8 VIA8 M9
 + CUTSPACING 0 0
 + ENCLOSURE 130 52 0 130
 + ROWCOL 1 1
 ;
- NR_VIA10_VDOUBLECUT_VH_H
 + VIARULE VIAGEN910_RECT_V
 + CUTSIZE 200 76
 + LAYERS M9 VIA9 M10
 + CUTSPACING 0 0
 + ENCLOSURE 14 130 130 2
 + ROWCOL 1 1
 ;
- NR_VIA10_VDOUBLECUT_VH_V
 + VIARULE VIAGEN910_RECT_V
 + CUTSIZE 76 200
 + LAYERS M9 VIA9 M10
 + CUTSPACING 0 0
 + ENCLOSURE 0 130 130 52
 + ROWCOL 1 1
 ;
- NR_VIA11_VDOUBLECUT_HV_V
 + VIARULE VIAGEN1011_RECT_V
 + CUTSIZE 76 200
 + LAYERS M10 VIA10 M11
 + CUTSPACING 0 0
 + ENCLOSURE 130 52 0 130
 + ROWCOL 1 1
 ;
- NR_VIA12_2x1_VH_VN
 + VIARULE VIAGEN1112
 + CUTSIZE 124 124
 + LAYERS M11 VIA11 M12
 + CUTSPACING 0 128
 + ENCLOSURE 14 100 54 0
 + ROWCOL 2 1
 + ORIGIN 0 126
 ;
- NR_VIA12_2x1_VH_VS
 + VIARULE VIAGEN1112
 + CUTSIZE 124 124
 + LAYERS M11 VIA11 M12
 + CUTSPACING 0 128
 + ENCLOSURE 14 100 54 0
 + ROWCOL 2 1
 + ORIGIN 0 -126
 ;
- NR_VIA14_1x2_VH_H
 + VIARULE VIAGEN1314
 + CUTSIZE 252 252
 + LAYERS M13 VIA13 M14
 + CUTSPACING 252 0
 + ENCLOSURE 30 82 82 0
 + ROWCOL 1 2
 ;
- NR_grid_clk_vp_rule_VIA16_VH
 + VIARULE VIAGEN1516
 + CUTSIZE 828 828
 + LAYERS M15 VIA15 M16
 + CUTSPACING 0 0
 + ENCLOSURE 286 286 144 36
 + ROWCOL 1 1
 ;
- NR_grid_clk_vp_rule_VIA11_VDOUBLECUT_HV_V
 + VIARULE VIAGEN1011_RECT_V
 + CUTSIZE 76 200
 + LAYERS M10 VIA10 M11
 + CUTSPACING 0 0
 + ENCLOSURE 130 52 38 130
 + ROWCOL 1 1
 ;
- NR_grid_clk_vp_rule_VIA14_1x2_VV_H
 + VIARULE VIAGEN1314
 + CUTSIZE 252 252
 + LAYERS M13 VIA13 M14
 + CUTSPACING 252 0
 + ENCLOSURE 310 562 18 270
 + ROWCOL 1 2
 ;
- NR_grid_clk_vp_rule_VIA14_2x1_VH_V
 + VIARULE VIAGEN1314
 + CUTSIZE 252 252
 + LAYERS M13 VIA13 M14
 + CUTSPACING 0 252
 + ENCLOSURE 562 310 270 18
 + ROWCOL 2 1
 ;
- NR_grid_clk_vp_rule_VIA15_1x2_VV_H
 + VIARULE VIAGEN1415
 + CUTSIZE 252 252
 + LAYERS M14 VIA14 M15
 + CUTSPACING 252 0
 + ENCLOSURE 18 270 322 574
 + ROWCOL 1 2
 ;
- NR_grid_clk_vp_rule_VIA16_1x2_VH_H
 + VIARULE VIAGEN1516
 + CUTSIZE 828 828
 + LAYERS M15 VIA15 M16
 + CUTSPACING 792 0
 + ENCLOSURE 36 286 144 36
 + ROWCOL 1 2
 ;
- NR_grid_clk_vp_rule_VIA16_2x1_VH_VN
 + VIARULE VIAGEN1516
 + CUTSIZE 828 828
 + LAYERS M15 VIA15 M16
 + CUTSPACING 0 792
 + ENCLOSURE 286 144 144 36
 + ROWCOL 2 1
 + ORIGIN 0 810
 ;
- NR_grid_clk_vp_rule_VIA16_2x1_VH_VS
 + VIARULE VIAGEN1516
 + CUTSIZE 828 828
 + LAYERS M15 VIA15 M16
 + CUTSPACING 0 792
 + ENCLOSURE 286 144 144 36
 + ROWCOL 2 1
 + ORIGIN 0 -810
 ;
- NR_grid_clk_vp_rule_VIA13_1x4_HV_H
 + VIARULE VIAGEN1213
 + CUTSIZE 124 124
 + LAYERS M12 VIA12 M13
 + CUTSPACING 128 0
 + ENCLOSURE 54 0 248 626
 + ROWCOL 1 4
 ;
- NR_grid_clk_vp_rule_VIA13_1x9_HV_H
 + VIARULE VIAGEN1213
 + CUTSIZE 124 124
 + LAYERS M12 VIA12 M13
 + CUTSPACING 162 0
 + ENCLOSURE 54 0 0 626
 + ROWCOL 1 9
 ;
- NR_grid_clk_vp_rule_VIA14_2x2_VH
 + VIARULE VIAGEN1314
 + CUTSIZE 252 252
 + LAYERS M13 VIA13 M14
 + CUTSPACING 252 252
 + ENCLOSURE 310 310 82 18
 + ROWCOL 2 2
 ;
- NR_grid_clk_vp_rule_VIA15_1x4_HV_H
 + VIARULE VIAGEN1415
 + CUTSIZE 252 252
 + LAYERS M14 VIA14 M15
 + CUTSPACING 252 0
 + ENCLOSURE 82 270 0 574
 + ROWCOL 1 4
 ;
- NR_grid_clk_vp_rule_VIA15_2x2_HV
 + VIARULE VIAGEN1415
 + CUTSIZE 252 252
 + LAYERS M14 VIA14 M15
 + CUTSPACING 252 252
 + ENCLOSURE 82 18 322 322
 + ROWCOL 2 2
 ;
- NR_grid_clk_vp_rule_2_VIA11_HH
 + VIARULE VIAGEN1011
 + CUTSIZE 76 76
 + LAYERS M10 VIA10 M11
 + CUTSPACING 0 0
 + ENCLOSURE 130 2 38 38
 + ROWCOL 1 1
 ;
END VIAS

NONDEFAULTRULES 20 ;
- DEFAULT_SHLD
  + LAYER M0 WIDTH 28
    SPACING 28
  + LAYER M1 WIDTH 40
    SPACING 28
  + LAYER M2 WIDTH 40
    SPACING 30
  + LAYER M3 WIDTH 40
    SPACING 44
  + LAYER M4 WIDTH 40
    SPACING 44
  + LAYER M5 WIDTH 76
    SPACING 76
  + LAYER M6 WIDTH 80
    SPACING 80
  + LAYER M7 WIDTH 76
    SPACING 76
  + LAYER M8 WIDTH 80
    SPACING 80
  + LAYER M9 WIDTH 76
    SPACING 76
  + LAYER M10 WIDTH 80
    SPACING 80
  + LAYER M11 WIDTH 76
    SPACING 76
  + LAYER M12 WIDTH 124
    SPACING 128
  + LAYER M13 WIDTH 124
    SPACING 142
  + LAYER M14 WIDTH 252
    SPACING 252
  + LAYER M15 WIDTH 252
    SPACING 280
  + LAYER M16 WIDTH 900
    SPACING 1116
  + LAYER M17 WIDTH 900
    SPACING 1038
  + LAYER AP WIDTH 3600
    SPACING 3600
  + VIA NR_VIA14_VH_E
  + VIA NR_VIA6_VH
  + VIA NR_VIA7_HV
  + VIA NR_VIA11_HV
  + VIA NR_VIA13_1x4_HV_H
  + VIA NR_VIA15_1x4_HV_H
  + VIA NR_VIA6_VDOUBLECUT_VH_V
  + VIA NR_VIA8_VDOUBLECUT_VH_V
  + VIA NR_VIA9_VDOUBLECUT_HV_V
  + VIA NR_VIA10_VDOUBLECUT_VH_H
  + VIA NR_VIA10_VDOUBLECUT_VH_V
  + VIA NR_VIA11_VDOUBLECUT_HV_V
  + VIA NR_VIA12_2x1_VH_VN
  + VIA NR_VIA12_2x1_VH_VS
  + VIA NR_VIA14_1x2_VH_H
 ;
- NDR_A__m6_p080__m7_p076__m8_p080__m9_p076__m10_p080__m11_p076
  + LAYER M0 WIDTH 28
    SPACING 28
  + LAYER M1 WIDTH 40
    SPACING 28
  + LAYER M2 WIDTH 40
    SPACING 30
  + LAYER M3 WIDTH 40
    SPACING 44
  + LAYER M4 WIDTH 40
    SPACING 44
  + LAYER M5 WIDTH 76
    SPACING 76
  + LAYER M6 WIDTH 160
    SPACING 160
  + LAYER M7 WIDTH 152
    SPACING 152
  + LAYER M8 WIDTH 160
    SPACING 160
  + LAYER M9 WIDTH 152
    SPACING 152
  + LAYER M10 WIDTH 160
    SPACING 160
  + LAYER M11 WIDTH 152
    SPACING 152
  + LAYER M12 WIDTH 124
    SPACING 128
  + LAYER M13 WIDTH 124
    SPACING 142
  + LAYER M14 WIDTH 252
    SPACING 252
  + LAYER M15 WIDTH 252
    SPACING 280
  + LAYER M16 WIDTH 900
    SPACING 1116
  + LAYER M17 WIDTH 900
    SPACING 1038
  + LAYER AP WIDTH 3600
    SPACING 3600
  + VIA VIA01_1cut_BW14_UW20
  + VIA VIA12_1cut_BW20_UW20
  + VIA VIA23_1cut_BW20_UW20
  + VIA VIA34_1cut_BW20_UW20
  + VIA VIA45_1cut_BW20_UW38
  + VIA VIA56_1cut_BW38_UW80
  + VIA VIA67_big_BW80_UW76
  + VIA VIA78_big_BW76_UW80
  + VIA VIA89_big_BW80_UW76
  + VIA VIA910_big_BW76_UW80
  + VIA VIA1011_big_BW80_UW76
  + VIA VIA1112_1cut_BW76_UW62
  + VIA VIA1213_1cut
  + VIA VIA1314_1cut
  + VIA VIA1415_1cut
  + VIA VIA1516_1cut
  + VIA VIA1617_1cut
  + VIA VIA17AP_1cut
  + VIA NR_VIA14_VH_E
  + VIA NR_VIA13_1x4_HV_H
  + VIA NR_VIA15_1x4_HV_H
  + VIA NR_VIA6_VDOUBLECUT_VH_V
  + VIA NR_VIA12_2x1_VH_VN
  + VIA NR_VIA12_2x1_VH_VS
  + VIA NR_VIA14_1x2_VH_H
  + VIA VIA45_1cut_BW20_UW38_ISO
  + VIA VIA1213_DFM_P5_VIAyy_LE0v27_W62v62_C1v2_S0v64_HE0v27_HWS
  + VIA VIA12_1cut_BW20_UW20_BL170
  + VIA VIA01_1cut_BW14_UW20_UL170
  + VIA VIA1213_DFM_P5_VIAyy_LE0v27_W62v62_C1v2_S0v64_HE0v27_HES
 ;
- NDR_A__m6_p080__m7_p076__m8_p080__m9_p076__m10_p080__m11_p076_SHLD
  + LAYER M0 WIDTH 28
    SPACING 28
  + LAYER M1 WIDTH 40
    SPACING 28
  + LAYER M2 WIDTH 40
    SPACING 30
  + LAYER M3 WIDTH 40
    SPACING 44
  + LAYER M4 WIDTH 40
    SPACING 44
  + LAYER M5 WIDTH 76
    SPACING 76
  + LAYER M6 WIDTH 160
    SPACING 160
  + LAYER M7 WIDTH 152
    SPACING 152
  + LAYER M8 WIDTH 160
    SPACING 160
  + LAYER M9 WIDTH 152
    SPACING 152
  + LAYER M10 WIDTH 160
    SPACING 160
  + LAYER M11 WIDTH 152
    SPACING 152
  + LAYER M12 WIDTH 124
    SPACING 128
  + LAYER M13 WIDTH 124
    SPACING 142
  + LAYER M14 WIDTH 252
    SPACING 252
  + LAYER M15 WIDTH 252
    SPACING 280
  + LAYER M16 WIDTH 900
    SPACING 1116
  + LAYER M17 WIDTH 900
    SPACING 1038
  + LAYER AP WIDTH 3600
    SPACING 3600
  + VIA VIA01_1cut_BW14_UW20
  + VIA VIA12_1cut_BW20_UW20
  + VIA VIA23_1cut_BW20_UW20
  + VIA VIA34_1cut_BW20_UW20
  + VIA VIA45_1cut_BW20_UW38
  + VIA VIA56_1cut_BW38_UW80
  + VIA VIA67_big_BW80_UW76
  + VIA VIA78_big_BW76_UW80
  + VIA VIA89_big_BW80_UW76
  + VIA VIA910_big_BW76_UW80
  + VIA VIA1011_big_BW80_UW76
  + VIA VIA1112_1cut_BW76_UW62
  + VIA VIA1213_1cut
  + VIA VIA1314_1cut
  + VIA VIA1415_1cut
  + VIA VIA1516_1cut
  + VIA VIA1617_1cut
  + VIA VIA17AP_1cut
  + VIA NR_VIA14_VH_E
  + VIA NR_VIA13_1x4_HV_H
  + VIA NR_VIA15_1x4_HV_H
  + VIA NR_VIA6_VDOUBLECUT_VH_V
  + VIA NR_VIA12_2x1_VH_VN
  + VIA NR_VIA12_2x1_VH_VS
  + VIA NR_VIA14_1x2_VH_H
  + VIA VIA1213_DFM_P5_VIAyy_LE0v27_W62v62_C1v2_S0v64_HE0v27_HES
  + VIA VIA45_1cut_BW20_UW38_ISO
  + VIA VIA1213_DFM_P5_VIAyy_LE0v27_W62v62_C1v2_S0v64_HE0v27_HWS
  + VIA VIA12_1cut_BW20_UW20_BL170
  + VIA VIA01_1cut_BW14_UW20_UL170
 ;
- NDR_B__m6_p120__m7_p076__m8_p080__m9_p076__m10_p080__m11_p076
  + LAYER M0 WIDTH 28
    SPACING 28
  + LAYER M1 WIDTH 40
    SPACING 28
  + LAYER M2 WIDTH 40
    SPACING 30
  + LAYER M3 WIDTH 40
    SPACING 44
  + LAYER M4 WIDTH 40
    SPACING 44
  + LAYER M5 WIDTH 76
    SPACING 76
  + LAYER M6 WIDTH 240
    SPACING 240
  + LAYER M7 WIDTH 152
    SPACING 152
  + LAYER M8 WIDTH 160
    SPACING 160
  + LAYER M9 WIDTH 152
    SPACING 152
  + LAYER M10 WIDTH 160
    SPACING 160
  + LAYER M11 WIDTH 152
    SPACING 152
  + LAYER M12 WIDTH 124
    SPACING 128
  + LAYER M13 WIDTH 124
    SPACING 142
  + LAYER M14 WIDTH 252
    SPACING 252
  + LAYER M15 WIDTH 252
    SPACING 280
  + LAYER M16 WIDTH 900
    SPACING 1116
  + LAYER M17 WIDTH 900
    SPACING 1038
  + LAYER AP WIDTH 3600
    SPACING 3600
  + VIA VIA01_1cut_BW14_UW20
  + VIA VIA12_1cut_BW20_UW20
  + VIA VIA23_1cut_BW20_UW20
  + VIA VIA34_1cut_BW20_UW20
  + VIA VIA45_1cut_BW20_UW38
  + VIA VIA56_1cut_BW38_UW120
  + VIA VIA67_big_BW120_UW76
  + VIA VIA78_big_BW76_UW80
  + VIA VIA89_big_BW80_UW76
  + VIA VIA910_big_BW76_UW80
  + VIA VIA1011_big_BW80_UW76
  + VIA VIA1112_1cut_BW76_UW62
  + VIA VIA1213_1cut
  + VIA VIA1314_1cut
  + VIA VIA1415_1cut
  + VIA VIA1516_1cut
  + VIA VIA1617_1cut
  + VIA VIA17AP_1cut
  + VIA NR_VIA14_VH_E
  + VIA NR_VIA13_1x4_HV_H
  + VIA NR_VIA15_1x4_HV_H
  + VIA NR_VIA12_2x1_VH_VN
  + VIA NR_VIA12_2x1_VH_VS
  + VIA NR_VIA14_1x2_VH_H
 ;
- NDR_B__m6_p120__m7_p076__m8_p080__m9_p076__m10_p080__m11_p076_SHLD
  + LAYER M0 WIDTH 28
    SPACING 28
  + LAYER M1 WIDTH 40
    SPACING 28
  + LAYER M2 WIDTH 40
    SPACING 30
  + LAYER M3 WIDTH 40
    SPACING 44
  + LAYER M4 WIDTH 40
    SPACING 44
  + LAYER M5 WIDTH 76
    SPACING 76
  + LAYER M6 WIDTH 240
    SPACING 240
  + LAYER M7 WIDTH 152
    SPACING 152
  + LAYER M8 WIDTH 160
    SPACING 160
  + LAYER M9 WIDTH 152
    SPACING 152
  + LAYER M10 WIDTH 160
    SPACING 160
  + LAYER M11 WIDTH 152
    SPACING 152
  + LAYER M12 WIDTH 124
    SPACING 128
  + LAYER M13 WIDTH 124
    SPACING 142
  + LAYER M14 WIDTH 252
    SPACING 252
  + LAYER M15 WIDTH 252
    SPACING 280
  + LAYER M16 WIDTH 900
    SPACING 1116
  + LAYER M17 WIDTH 900
    SPACING 1038
  + LAYER AP WIDTH 3600
    SPACING 3600
  + VIA VIA01_1cut_BW14_UW20
  + VIA VIA12_1cut_BW20_UW20
  + VIA VIA23_1cut_BW20_UW20
  + VIA VIA34_1cut_BW20_UW20
  + VIA VIA45_1cut_BW20_UW38
  + VIA VIA56_1cut_BW38_UW120
  + VIA VIA67_big_BW120_UW76
  + VIA VIA78_big_BW76_UW80
  + VIA VIA89_big_BW80_UW76
  + VIA VIA910_big_BW76_UW80
  + VIA VIA1011_big_BW80_UW76
  + VIA VIA1112_1cut_BW76_UW62
  + VIA VIA1213_1cut
  + VIA VIA1314_1cut
  + VIA VIA1415_1cut
  + VIA VIA1516_1cut
  + VIA VIA1617_1cut
  + VIA VIA17AP_1cut
  + VIA NR_VIA14_VH_E
  + VIA NR_VIA13_1x4_HV_H
  + VIA NR_VIA15_1x4_HV_H
  + VIA NR_VIA12_2x1_VH_VN
  + VIA NR_VIA12_2x1_VH_VS
  + VIA NR_VIA14_1x2_VH_H
 ;
- NDR_C__m6_p200__m7_p152__m8_p154__m9_p152__m10_p154__m11_p152__m1213_p170
  + LAYER M0 WIDTH 28
    SPACING 28
  + LAYER M1 WIDTH 40
    SPACING 28
  + LAYER M2 WIDTH 40
    SPACING 30
  + LAYER M3 WIDTH 40
    SPACING 44
  + LAYER M4 WIDTH 40
    SPACING 44
  + LAYER M5 WIDTH 76
    SPACING 76
  + LAYER M6 WIDTH 400
    SPACING 228
  + LAYER M7 WIDTH 304
    SPACING 228
  + LAYER M8 WIDTH 308
    SPACING 228
  + LAYER M9 WIDTH 304
    SPACING 228
  + LAYER M10 WIDTH 308
    SPACING 228
  + LAYER M11 WIDTH 304
    SPACING 228
  + LAYER M12 WIDTH 340
    SPACING 188
  + LAYER M13 WIDTH 340
    SPACING 188
  + LAYER M14 WIDTH 252
    SPACING 252
  + LAYER M15 WIDTH 252
    SPACING 280
  + LAYER M16 WIDTH 900
    SPACING 1116
  + LAYER M17 WIDTH 900
    SPACING 1038
  + LAYER AP WIDTH 3600
    SPACING 3600
  + VIA VIA01_1cut_BW14_UW20
  + VIA VIA12_1cut_BW20_UW20
  + VIA VIA23_1cut_BW20_UW20
  + VIA VIA34_1cut_BW20_UW20
  + VIA VIA45_1cut_BW20_UW38
  + VIA VIA56_LONG_V_BW38_UW200_NDR
  + VIA VIA67_big_BW200_UW152_NDR
  + VIA VIA78_big_BW152_UW154_NDR
  + VIA VIA89_big_BW154_UW152_NDR
  + VIA VIA910_big_BW152_UW154_NDR
  + VIA VIA1011_big_BW154_UW152_NDR
  + VIA VIA1112_1cut_BW152_UW170_NDR
  + VIA VIA1213_1cut
  + VIA VIA1314_1cut
  + VIA VIA1415_1cut
  + VIA VIA1516_1cut
  + VIA VIA1617_1cut
  + VIA VIA17AP_1cut
  + VIA NR_VIA15_1x4_HV_H
  + VIA NR_VIA14_1x2_VH_H
 ;
- NDR_C__m6_p200__m7_p152__m8_p154__m9_p152__m10_p154__m11_p152__m1213_p170_SHLD
  + LAYER M0 WIDTH 28
    SPACING 28
  + LAYER M1 WIDTH 40
    SPACING 28
  + LAYER M2 WIDTH 40
    SPACING 30
  + LAYER M3 WIDTH 40
    SPACING 44
  + LAYER M4 WIDTH 40
    SPACING 44
  + LAYER M5 WIDTH 76
    SPACING 76
  + LAYER M6 WIDTH 400
    SPACING 228
  + LAYER M7 WIDTH 304
    SPACING 228
  + LAYER M8 WIDTH 308
    SPACING 228
  + LAYER M9 WIDTH 304
    SPACING 228
  + LAYER M10 WIDTH 308
    SPACING 228
  + LAYER M11 WIDTH 304
    SPACING 228
  + LAYER M12 WIDTH 340
    SPACING 188
  + LAYER M13 WIDTH 340
    SPACING 188
  + LAYER M14 WIDTH 252
    SPACING 252
  + LAYER M15 WIDTH 252
    SPACING 280
  + LAYER M16 WIDTH 900
    SPACING 1116
  + LAYER M17 WIDTH 900
    SPACING 1038
  + LAYER AP WIDTH 3600
    SPACING 3600
  + VIA VIA01_1cut_BW14_UW20
  + VIA VIA12_1cut_BW20_UW20
  + VIA VIA23_1cut_BW20_UW20
  + VIA VIA34_1cut_BW20_UW20
  + VIA VIA45_1cut_BW20_UW38
  + VIA VIA56_LONG_V_BW38_UW200_NDR
  + VIA VIA67_big_BW200_UW152_NDR
  + VIA VIA78_big_BW152_UW154_NDR
  + VIA VIA89_big_BW154_UW152_NDR
  + VIA VIA910_big_BW152_UW154_NDR
  + VIA VIA1011_big_BW154_UW152_NDR
  + VIA VIA1112_1cut_BW152_UW170_NDR
  + VIA VIA1213_1cut
  + VIA VIA1314_1cut
  + VIA VIA1415_1cut
  + VIA VIA1516_1cut
  + VIA VIA1617_1cut
  + VIA VIA17AP_1cut
  + VIA NR_VIA15_1x4_HV_H
  + VIA NR_VIA14_1x2_VH_H
 ;
- NDR_D__m6_p200__m7891011_p180__m1213_p170
  + LAYER M0 WIDTH 28
    SPACING 28
  + LAYER M1 WIDTH 40
    SPACING 28
  + LAYER M2 WIDTH 40
    SPACING 30
  + LAYER M3 WIDTH 40
    SPACING 44
  + LAYER M4 WIDTH 40
    SPACING 44
  + LAYER M5 WIDTH 76
    SPACING 76
  + LAYER M6 WIDTH 400
    SPACING 240
  + LAYER M7 WIDTH 360
    SPACING 228
  + LAYER M8 WIDTH 360
    SPACING 240
  + LAYER M9 WIDTH 360
    SPACING 228
  + LAYER M10 WIDTH 360
    SPACING 240
  + LAYER M11 WIDTH 360
    SPACING 228
  + LAYER M12 WIDTH 340
    SPACING 188
  + LAYER M13 WIDTH 340
    SPACING 188
  + LAYER M14 WIDTH 252
    SPACING 252
  + LAYER M15 WIDTH 252
    SPACING 280
  + LAYER M16 WIDTH 900
    SPACING 1116
  + LAYER M17 WIDTH 900
    SPACING 1038
  + LAYER AP WIDTH 3600
    SPACING 3600
  + VIA VIA01_1cut_BW14_UW20
  + VIA VIA12_1cut_BW20_UW20
  + VIA VIA23_1cut_BW20_UW20
  + VIA VIA34_1cut_BW20_UW20
  + VIA VIA45_1cut_BW20_UW38
  + VIA VIA56_LONG_V_BW38_UW200_NDR
  + VIA VIA67_big_BW200_UW180_NDR
  + VIA VIA78_big_BW180_UW180_NDR
  + VIA VIA89_big_BW180_UW180_NDR
  + VIA VIA910_big_BW180_UW180_NDR
  + VIA VIA1011_big_BW180_UW180_NDR
  + VIA VIA1112_1cut_BW180_UW170_NDR
  + VIA VIA1213_1cut_BW170_UW170_NDR
  + VIA VIA1314_1cut
  + VIA VIA1415_1cut
  + VIA VIA1516_1cut
  + VIA VIA1617_1cut
  + VIA VIA17AP_1cut
  + VIA NR_VIA15_1x4_HV_H
  + VIA NR_VIA14_1x2_VH_H
 ;
- NDR_D__m6_p200__m7891011_p180__m1213_p170_SHLD
  + LAYER M0 WIDTH 28
    SPACING 28
  + LAYER M1 WIDTH 40
    SPACING 28
  + LAYER M2 WIDTH 40
    SPACING 30
  + LAYER M3 WIDTH 40
    SPACING 44
  + LAYER M4 WIDTH 40
    SPACING 44
  + LAYER M5 WIDTH 76
    SPACING 76
  + LAYER M6 WIDTH 400
    SPACING 240
  + LAYER M7 WIDTH 360
    SPACING 228
  + LAYER M8 WIDTH 360
    SPACING 240
  + LAYER M9 WIDTH 360
    SPACING 228
  + LAYER M10 WIDTH 360
    SPACING 240
  + LAYER M11 WIDTH 360
    SPACING 228
  + LAYER M12 WIDTH 340
    SPACING 188
  + LAYER M13 WIDTH 340
    SPACING 188
  + LAYER M14 WIDTH 252
    SPACING 252
  + LAYER M15 WIDTH 252
    SPACING 280
  + LAYER M16 WIDTH 900
    SPACING 1116
  + LAYER M17 WIDTH 900
    SPACING 1038
  + LAYER AP WIDTH 3600
    SPACING 3600
  + VIA VIA01_1cut_BW14_UW20
  + VIA VIA12_1cut_BW20_UW20
  + VIA VIA23_1cut_BW20_UW20
  + VIA VIA34_1cut_BW20_UW20
  + VIA VIA45_1cut_BW20_UW38
  + VIA VIA56_LONG_V_BW38_UW200_NDR
  + VIA VIA67_big_BW200_UW180_NDR
  + VIA VIA78_big_BW180_UW180_NDR
  + VIA VIA89_big_BW180_UW180_NDR
  + VIA VIA910_big_BW180_UW180_NDR
  + VIA VIA1011_big_BW180_UW180_NDR
  + VIA VIA1112_1cut_BW180_UW170_NDR
  + VIA VIA1213_1cut_BW170_UW170_NDR
  + VIA VIA1314_1cut
  + VIA VIA1415_1cut
  + VIA VIA1516_1cut
  + VIA VIA1617_1cut
  + VIA VIA17AP_1cut
  + VIA NR_VIA15_1x4_HV_H
  + VIA NR_VIA14_1x2_VH_H
 ;
- NDR_E__m6_p200__m78910_p180__m11_p230__m1213_p378__m1415_p252
  + LAYER M0 WIDTH 28
    SPACING 28
  + LAYER M1 WIDTH 40
    SPACING 28
  + LAYER M2 WIDTH 40
    SPACING 30
  + LAYER M3 WIDTH 40
    SPACING 44
  + LAYER M4 WIDTH 40
    SPACING 44
  + LAYER M5 WIDTH 76
    SPACING 76
  + LAYER M6 WIDTH 400
    SPACING 240
  + LAYER M7 WIDTH 360
    SPACING 228
  + LAYER M8 WIDTH 360
    SPACING 240
  + LAYER M9 WIDTH 360
    SPACING 228
  + LAYER M10 WIDTH 360
    SPACING 240
  + LAYER M11 WIDTH 460
    SPACING 300
  + LAYER M12 WIDTH 756
    SPACING 300
  + LAYER M13 WIDTH 756
    SPACING 270
  + LAYER M14 WIDTH 504
    SPACING 504
  + LAYER M15 WIDTH 504
    SPACING 504
  + LAYER M16 WIDTH 900
    SPACING 1116
  + LAYER M17 WIDTH 900
    SPACING 1038
  + LAYER AP WIDTH 3600
    SPACING 3600
  + VIA VIA01_1cut_BW14_UW20
  + VIA VIA12_1cut_BW20_UW20
  + VIA VIA23_1cut_BW20_UW20
  + VIA VIA34_1cut_BW20_UW20
  + VIA VIA45_1cut_BW20_UW38
  + VIA VIA56_LONG_V_BW38_UW200_NDR
  + VIA VIA67_big_BW200_UW180_NDR
  + VIA VIA78_big_BW180_UW180_NDR
  + VIA VIA89_big_BW180_UW180_NDR
  + VIA VIA910_big_BW180_UW180_NDR
  + VIA VIA1011_big_BW180_UW230_NDR
  + VIA VIA1112_2x4_NDR
  + VIA VIA1112_2x3_NDR
  + VIA VIA1112_2x2_NDR
  + VIA VIA1112_2cut_v_NDR
  + VIA VIA1112_1cut
  + VIA VIA1213_2x2_NDR
  + VIA VIA1213_1cut
  + VIA VIA1314_2x2_NDR
  + VIA VIA1314_2cut_h_NDR
  + VIA VIA1314_2cut_v_NDR
  + VIA VIA1314_1cut
  + VIA VIA1415_2x2_NDR
  + VIA VIA1415_2cut_h_NDR
  + VIA VIA1415_2cut_v_NDR
  + VIA VIA1415_BW_252_2cut_h_NDR
  + VIA VIA1415_UW_252_2cut_v_NDR
  + VIA VIA1415_1cut
  + VIA VIA1516_1cut
  + VIA VIA1617_1cut
  + VIA VIA17AP_1cut
 ;
- NDR_E__m6_p200__m78910_p180__m11_p230__m1213_p378__m1415_p252_SHLD
  + LAYER M0 WIDTH 28
    SPACING 28
  + LAYER M1 WIDTH 40
    SPACING 28
  + LAYER M2 WIDTH 40
    SPACING 30
  + LAYER M3 WIDTH 40
    SPACING 44
  + LAYER M4 WIDTH 40
    SPACING 44
  + LAYER M5 WIDTH 76
    SPACING 76
  + LAYER M6 WIDTH 400
    SPACING 240
  + LAYER M7 WIDTH 360
    SPACING 228
  + LAYER M8 WIDTH 360
    SPACING 240
  + LAYER M9 WIDTH 360
    SPACING 228
  + LAYER M10 WIDTH 360
    SPACING 240
  + LAYER M11 WIDTH 460
    SPACING 300
  + LAYER M12 WIDTH 756
    SPACING 300
  + LAYER M13 WIDTH 756
    SPACING 270
  + LAYER M14 WIDTH 504
    SPACING 504
  + LAYER M15 WIDTH 504
    SPACING 504
  + LAYER M16 WIDTH 900
    SPACING 1116
  + LAYER M17 WIDTH 900
    SPACING 1038
  + LAYER AP WIDTH 3600
    SPACING 3600
  + VIA VIA01_1cut_BW14_UW20
  + VIA VIA12_1cut_BW20_UW20
  + VIA VIA23_1cut_BW20_UW20
  + VIA VIA34_1cut_BW20_UW20
  + VIA VIA45_1cut_BW20_UW38
  + VIA VIA56_LONG_V_BW38_UW200_NDR
  + VIA VIA67_big_BW200_UW180_NDR
  + VIA VIA78_big_BW180_UW180_NDR
  + VIA VIA89_big_BW180_UW180_NDR
  + VIA VIA910_big_BW180_UW180_NDR
  + VIA VIA1011_big_BW180_UW230_NDR
  + VIA VIA1112_2x4_NDR
  + VIA VIA1112_2x3_NDR
  + VIA VIA1112_2x2_NDR
  + VIA VIA1112_2cut_v_NDR
  + VIA VIA1112_1cut
  + VIA VIA1213_2x2_NDR
  + VIA VIA1213_1cut
  + VIA VIA1314_2x2_NDR
  + VIA VIA1314_2cut_h_NDR
  + VIA VIA1314_2cut_v_NDR
  + VIA VIA1314_1cut
  + VIA VIA1415_2x2_NDR
  + VIA VIA1415_2cut_h_NDR
  + VIA VIA1415_2cut_v_NDR
  + VIA VIA1415_BW_252_2cut_h_NDR
  + VIA VIA1415_UW_252_2cut_v_NDR
  + VIA VIA1415_1cut
  + VIA VIA1516_1cut
  + VIA VIA1617_1cut
  + VIA VIA17AP_1cut
 ;
- NDR_F__m6_p200__m78910_p180__m11_p230__m1213_p525__m1415_p540
  + LAYER M0 WIDTH 28
    SPACING 28
  + LAYER M1 WIDTH 40
    SPACING 28
  + LAYER M2 WIDTH 40
    SPACING 30
  + LAYER M3 WIDTH 40
    SPACING 44
  + LAYER M4 WIDTH 40
    SPACING 44
  + LAYER M5 WIDTH 76
    SPACING 76
  + LAYER M6 WIDTH 400
    SPACING 240
  + LAYER M7 WIDTH 360
    SPACING 240
  + LAYER M8 WIDTH 360
    SPACING 240
  + LAYER M9 WIDTH 360
    SPACING 240
  + LAYER M10 WIDTH 360
    SPACING 240
  + LAYER M11 WIDTH 460
    SPACING 300
  + LAYER M12 WIDTH 1050
    SPACING 270
  + LAYER M13 WIDTH 1050
    SPACING 270
  + LAYER M14 WIDTH 1080
    SPACING 504
  + LAYER M15 WIDTH 1080
    SPACING 504
  + LAYER M16 WIDTH 900
    SPACING 1116
  + LAYER M17 WIDTH 900
    SPACING 1038
  + LAYER AP WIDTH 3600
    SPACING 3600
  + VIA VIA01_1cut_BW14_UW20
  + VIA VIA12_1cut_BW20_UW20
  + VIA VIA23_1cut_BW20_UW20
  + VIA VIA34_1cut_BW20_UW20
  + VIA VIA45_1cut_BW20_UW76
  + VIA VIA56_LONG_V_BW38_UW200_NDR
  + VIA VIA67_big_BW200_UW180_NDR
  + VIA VIA78_big_BW180_UW180_NDR
  + VIA VIA89_big_BW180_UW180_NDR
  + VIA VIA910_big_BW180_UW180_NDR
  + VIA VIA1011_big_BW180_UW230_NDR
  + VIA VIA1112_2x4_NDR
  + VIA VIA1112_2x3_NDR
  + VIA VIA1112_2x2_NDR
  + VIA VIA1112_2cut_v_NDR
  + VIA VIA1112_1cut
  + VIA VIA1213_2x2_NDR
  + VIA VIA1213_1cut
  + VIA VIA1314_2x2_NDR
  + VIA VIA1314_2cut_h_NDR
  + VIA VIA1314_2cut_v_NDR
  + VIA VIA1314_1cut
  + VIA VIA1415_2x2_NDR
  + VIA VIA1415_2cut_h_NDR
  + VIA VIA1415_2cut_v_NDR
  + VIA VIA1415_1cut
  + VIA VIA1516_1cut
  + VIA VIA1617_1cut
  + VIA VIA17AP_1cut
 ;
- NDR_F__m6_p200__m78910_p180__m11_p230__m1213_p525__m1415_p540_SHLD
  + LAYER M0 WIDTH 28
    SPACING 28
  + LAYER M1 WIDTH 40
    SPACING 28
  + LAYER M2 WIDTH 40
    SPACING 30
  + LAYER M3 WIDTH 40
    SPACING 44
  + LAYER M4 WIDTH 40
    SPACING 44
  + LAYER M5 WIDTH 76
    SPACING 76
  + LAYER M6 WIDTH 400
    SPACING 240
  + LAYER M7 WIDTH 360
    SPACING 240
  + LAYER M8 WIDTH 360
    SPACING 240
  + LAYER M9 WIDTH 360
    SPACING 240
  + LAYER M10 WIDTH 360
    SPACING 240
  + LAYER M11 WIDTH 460
    SPACING 300
  + LAYER M12 WIDTH 1050
    SPACING 270
  + LAYER M13 WIDTH 1050
    SPACING 270
  + LAYER M14 WIDTH 1080
    SPACING 504
  + LAYER M15 WIDTH 1080
    SPACING 504
  + LAYER M16 WIDTH 900
    SPACING 1116
  + LAYER M17 WIDTH 900
    SPACING 1038
  + LAYER AP WIDTH 3600
    SPACING 3600
  + VIA VIA01_1cut_BW14_UW20
  + VIA VIA12_1cut_BW20_UW20
  + VIA VIA23_1cut_BW20_UW20
  + VIA VIA34_1cut_BW20_UW20
  + VIA VIA45_1cut_BW20_UW76
  + VIA VIA56_LONG_V_BW38_UW200_NDR
  + VIA VIA67_big_BW200_UW180_NDR
  + VIA VIA78_big_BW180_UW180_NDR
  + VIA VIA89_big_BW180_UW180_NDR
  + VIA VIA910_big_BW180_UW180_NDR
  + VIA VIA1011_big_BW180_UW230_NDR
  + VIA VIA1112_2x4_NDR
  + VIA VIA1112_2x3_NDR
  + VIA VIA1112_2x2_NDR
  + VIA VIA1112_2cut_v_NDR
  + VIA VIA1112_1cut
  + VIA VIA1213_2x2_NDR
  + VIA VIA1213_1cut
  + VIA VIA1314_2x2_NDR
  + VIA VIA1314_2cut_h_NDR
  + VIA VIA1314_2cut_v_NDR
  + VIA VIA1314_1cut
  + VIA VIA1415_2x2_NDR
  + VIA VIA1415_2cut_h_NDR
  + VIA VIA1415_2cut_v_NDR
  + VIA VIA1415_1cut
  + VIA VIA1516_1cut
  + VIA VIA1617_1cut
  + VIA VIA17AP_1cut
 ;
- NDR_CLKA__m6810_p120_m7911_p114
  + LAYER M0 WIDTH 28
    SPACING 28
  + LAYER M1 WIDTH 40
    SPACING 28
  + LAYER M2 WIDTH 40
    SPACING 30
  + LAYER M3 WIDTH 40
    SPACING 44
  + LAYER M4 WIDTH 40
    SPACING 44
  + LAYER M5 WIDTH 76
    SPACING 76
  + LAYER M6 WIDTH 240
    SPACING 240
  + LAYER M7 WIDTH 228
    SPACING 152
  + LAYER M8 WIDTH 240
    SPACING 160
  + LAYER M9 WIDTH 228
    SPACING 152
  + LAYER M10 WIDTH 240
    SPACING 160
  + LAYER M11 WIDTH 228
    SPACING 152
  + LAYER M12 WIDTH 124
    SPACING 128
  + LAYER M13 WIDTH 124
    SPACING 142
  + LAYER M14 WIDTH 252
    SPACING 252
  + LAYER M15 WIDTH 252
    SPACING 280
  + LAYER M16 WIDTH 900
    SPACING 1116
  + LAYER M17 WIDTH 900
    SPACING 1038
  + LAYER AP WIDTH 3600
    SPACING 3600
  + VIA VIA01_1cut_BW14_UW20
  + VIA VIA12_1cut_BW20_UW20
  + VIA VIA23_1cut_BW20_UW20
  + VIA VIA34_1cut_BW20_UW20
  + VIA VIA45_1cut_BW20_UW38
  + VIA VIA56_1cut_BW38_UW120
  + VIA VIA67_big_BW120_UW114
  + VIA VIA78_big_BW114_UW120
  + VIA VIA89_big_BW120_UW114
  + VIA VIA910_big_BW114_UW120
  + VIA VIA1011_big_BW120_UW114
  + VIA VIA1112_1cut_BW114_UW62_NDR
  + VIA VIA1213_1cut
  + VIA VIA1314_1cut
  + VIA VIA1415_1cut
  + VIA VIA1516_1cut
  + VIA VIA1617_1cut
  + VIA VIA17AP_1cut
  + VIA NR_VIA14_VH_E
  + VIA NR_VIA13_1x4_HV_H
  + VIA NR_VIA15_1x4_HV_H
  + VIA NR_VIA14_1x2_VH_H
 ;
- NDR_CLKA__m6810_p120_m7911_p114_SHLD
  + LAYER M0 WIDTH 28
    SPACING 28
  + LAYER M1 WIDTH 40
    SPACING 28
  + LAYER M2 WIDTH 40
    SPACING 30
  + LAYER M3 WIDTH 40
    SPACING 44
  + LAYER M4 WIDTH 40
    SPACING 44
  + LAYER M5 WIDTH 76
    SPACING 76
  + LAYER M6 WIDTH 240
    SPACING 240
  + LAYER M7 WIDTH 228
    SPACING 152
  + LAYER M8 WIDTH 240
    SPACING 160
  + LAYER M9 WIDTH 228
    SPACING 152
  + LAYER M10 WIDTH 240
    SPACING 160
  + LAYER M11 WIDTH 228
    SPACING 152
  + LAYER M12 WIDTH 124
    SPACING 128
  + LAYER M13 WIDTH 124
    SPACING 142
  + LAYER M14 WIDTH 252
    SPACING 252
  + LAYER M15 WIDTH 252
    SPACING 280
  + LAYER M16 WIDTH 900
    SPACING 1116
  + LAYER M17 WIDTH 900
    SPACING 1038
  + LAYER AP WIDTH 3600
    SPACING 3600
  + VIA VIA01_1cut_BW14_UW20
  + VIA VIA12_1cut_BW20_UW20
  + VIA VIA23_1cut_BW20_UW20
  + VIA VIA34_1cut_BW20_UW20
  + VIA VIA45_1cut_BW20_UW38
  + VIA VIA56_1cut_BW38_UW120
  + VIA VIA67_big_BW120_UW114
  + VIA VIA78_big_BW114_UW120
  + VIA VIA89_big_BW120_UW114
  + VIA VIA910_big_BW114_UW120
  + VIA VIA1011_big_BW120_UW114
  + VIA VIA1112_1cut_BW114_UW62_NDR
  + VIA VIA1213_1cut
  + VIA VIA1314_1cut
  + VIA VIA1415_1cut
  + VIA VIA1516_1cut
  + VIA VIA1617_1cut
  + VIA VIA17AP_1cut
  + VIA NR_VIA14_VH_E
  + VIA NR_VIA13_1x4_HV_H
  + VIA NR_VIA15_1x4_HV_H
  + VIA NR_VIA14_1x2_VH_H
 ;
- 2w_2s
  + LAYER M0 WIDTH 28
    SPACING 28
  + LAYER M1 WIDTH 40
    SPACING 28
  + LAYER M2 WIDTH 40
    SPACING 30
  + LAYER M3 WIDTH 40
    SPACING 44
  + LAYER M4 WIDTH 40
    SPACING 44
  + LAYER M5 WIDTH 152
    SPACING 152
  + LAYER M6 WIDTH 160
    SPACING 160
  + LAYER M7 WIDTH 152
    SPACING 152
  + LAYER M8 WIDTH 160
    SPACING 160
  + LAYER M9 WIDTH 152
    SPACING 152
  + LAYER M10 WIDTH 160
    SPACING 160
  + LAYER M11 WIDTH 152
    SPACING 152
  + LAYER M12 WIDTH 248
    SPACING 256
  + LAYER M13 WIDTH 248
    SPACING 256
  + LAYER M14 WIDTH 504
    SPACING 504
  + LAYER M15 WIDTH 504
    SPACING 504
  + LAYER M16 WIDTH 1800
    SPACING 1800
  + LAYER M17 WIDTH 1800
    SPACING 1800
  + LAYER AP WIDTH 3600
    SPACING 3600
  + MINCUTS VIA5 2
  + MINCUTS VIA6 2
  + MINCUTS VIA7 2
  + MINCUTS VIA8 2
  + MINCUTS VIA9 2
  + MINCUTS VIA10 2
  + MINCUTS VIA11 2
  + MINCUTS VIA12 2
  + MINCUTS VIA13 2
  + MINCUTS VIA14 2
  + MINCUTS VIA15 2
  + MINCUTS VIA16 2
 ;
- SNetWidthRule1
  + LAYER M13 WIDTH 1376
  + LAYER M14 WIDTH 792
  + LAYER M15 WIDTH 1400
  + VIA NR_VIA6_VH
  + VIA NR_VIA7_HV
  + VIA NR_VIA11_HV
  + VIA NR_VIA6_VDOUBLECUT_VH_V
  + VIA NR_VIA8_VDOUBLECUT_VH_V
  + VIA NR_VIA9_VDOUBLECUT_HV_V
  + VIA NR_VIA10_VDOUBLECUT_VH_H
  + VIA NR_VIA10_VDOUBLECUT_VH_V
  + VIA NR_VIA11_VDOUBLECUT_HV_V
  + VIA NR_VIA12_2x1_VH_VN
  + VIA NR_VIA12_2x1_VH_VS
 ;
- SNetWidthRule1_0
  + LAYER M13 WIDTH 1376
  + LAYER M14 WIDTH 792
  + VIA NR_VIA6_VH
  + VIA NR_VIA7_HV
  + VIA NR_VIA11_HV
  + VIA NR_VIA6_VDOUBLECUT_VH_V
  + VIA NR_VIA8_VDOUBLECUT_VH_V
  + VIA NR_VIA9_VDOUBLECUT_HV_V
  + VIA NR_VIA10_VDOUBLECUT_VH_H
  + VIA NR_VIA10_VDOUBLECUT_VH_V
  + VIA NR_VIA11_VDOUBLECUT_HV_V
  + VIA NR_VIA12_2x1_VH_VN
  + VIA NR_VIA12_2x1_VH_VS
 ;
- grid_clk_vp_rule
  + LAYER M0 WIDTH 28
    SPACING 28
  + LAYER M1 WIDTH 40
    SPACING 28
  + LAYER M2 WIDTH 40
    SPACING 30
  + LAYER M3 WIDTH 40
    SPACING 44
  + LAYER M4 WIDTH 40
    SPACING 44
  + LAYER M5 WIDTH 76
    SPACING 76
  + LAYER M6 WIDTH 160
    SPACING 160
  + LAYER M7 WIDTH 152
    SPACING 152
  + LAYER M8 WIDTH 160
    SPACING 160
  + LAYER M9 WIDTH 152
    SPACING 152
  + LAYER M10 WIDTH 160
    SPACING 160
  + LAYER M11 WIDTH 152
    SPACING 152
  + LAYER M12 WIDTH 124
    SPACING 128
  + LAYER M13 WIDTH 1376
    SPACING 142
  + LAYER M14 WIDTH 792
    SPACING 252
  + LAYER M15 WIDTH 1400
    SPACING 280
  + LAYER M16 WIDTH 900
    SPACING 1116
  + LAYER M17 WIDTH 900
    SPACING 1038
  + LAYER AP WIDTH 3600
    SPACING 3600
  + VIA NR_grid_clk_vp_rule_VIA16_VH
  + VIA NR_grid_clk_vp_rule_VIA11_VDOUBLECUT_HV_V
  + VIA NR_grid_clk_vp_rule_VIA14_1x2_VV_H
  + VIA NR_grid_clk_vp_rule_VIA14_2x1_VH_V
  + VIA NR_grid_clk_vp_rule_VIA15_1x2_VV_H
  + VIA NR_grid_clk_vp_rule_VIA16_1x2_VH_H
  + VIA NR_grid_clk_vp_rule_VIA16_2x1_VH_VN
  + VIA NR_grid_clk_vp_rule_VIA16_2x1_VH_VS
  + VIA NR_grid_clk_vp_rule_VIA13_1x4_HV_H
  + VIA NR_grid_clk_vp_rule_VIA13_1x9_HV_H
  + VIA NR_grid_clk_vp_rule_VIA14_2x2_VH
  + VIA NR_grid_clk_vp_rule_VIA15_1x4_HV_H
  + VIA NR_grid_clk_vp_rule_VIA15_2x2_HV
 ;
- grid_clk_vp_rule_2
  + LAYER M0 WIDTH 28
    SPACING 28
  + LAYER M1 WIDTH 40
    SPACING 28
  + LAYER M2 WIDTH 40
    SPACING 30
  + LAYER M3 WIDTH 40
    SPACING 44
  + LAYER M4 WIDTH 40
    SPACING 44
  + LAYER M5 WIDTH 76
    SPACING 76
  + LAYER M6 WIDTH 80
    SPACING 80
  + LAYER M7 WIDTH 76
    SPACING 76
  + LAYER M8 WIDTH 80
    SPACING 80
  + LAYER M9 WIDTH 76
    SPACING 76
  + LAYER M10 WIDTH 80
    SPACING 80
  + LAYER M11 WIDTH 152
    SPACING 152
  + LAYER M12 WIDTH 124
    SPACING 128
  + LAYER M13 WIDTH 1376
    SPACING 142
  + LAYER M14 WIDTH 792
    SPACING 252
  + LAYER M15 WIDTH 1400
    SPACING 280
  + LAYER M16 WIDTH 900
    SPACING 1116
  + LAYER M17 WIDTH 900
    SPACING 1038
  + LAYER AP WIDTH 3600
    SPACING 3600
  + VIA NR_grid_clk_vp_rule_VIA16_VH
  + VIA VIA45_1cut_BW20_UW38_ISO
  + VIA VIA1112_1cut_BW76_UW62
  + VIA VIA23_1cut_BW20_UW20
  + VIA VIA34_1cut_BW20_UW20
  + VIA VIA1617_1cut
  + VIA VIA01_1cut_BW14_UW20_UL170
  + VIA VIA12_1cut_BW20_UW20_BL170
  + VIA NR_grid_clk_vp_rule_2_VIA11_HH
  + VIA NR_grid_clk_vp_rule_VIA11_VDOUBLECUT_HV_V
  + VIA NR_grid_clk_vp_rule_VIA14_1x2_VV_H
  + VIA NR_grid_clk_vp_rule_VIA14_2x1_VH_V
  + VIA NR_grid_clk_vp_rule_VIA15_1x2_VV_H
  + VIA NR_grid_clk_vp_rule_VIA16_1x2_VH_H
  + VIA NR_grid_clk_vp_rule_VIA16_2x1_VH_VN
  + VIA NR_grid_clk_vp_rule_VIA16_2x1_VH_VS
  + VIA NR_grid_clk_vp_rule_VIA13_1x4_HV_H
  + VIA NR_grid_clk_vp_rule_VIA13_1x9_HV_H
  + VIA NR_grid_clk_vp_rule_VIA14_2x2_VH
  + VIA NR_grid_clk_vp_rule_VIA15_1x4_HV_H
  + VIA NR_grid_clk_vp_rule_VIA15_2x2_HV
  + VIA NR_VIA6_VH
  + VIA NR_VIA7_HV
  + VIA NR_VIA8_VDOUBLECUT_VH_V
  + VIA NR_VIA9_VDOUBLECUT_HV_V
  + VIA NR_VIA10_VDOUBLECUT_VH_H
  + VIA NR_VIA10_VDOUBLECUT_VH_V
  + VIA NR_VIA12_2x1_VH_VN
  + VIA NR_VIA12_2x1_VH_VS
  + VIA NR_VIA6_VDOUBLECUT_VH_V
 ;
END NONDEFAULTRULES

PINS 0 ;
END PINS

NETS 2 ;
- grid_clk
  ( PIN grid_clk )
  + SHIELDNET VSS
  + NONDEFAULTRULE grid_clk_vp_rule_2
  + ROUTED M16 ( 9759768 3024 ) ( 9760870 * ) NR_grid_clk_vp_rule_VIA16_2x1_VH_VN
  + FIXED M11 ( 9760756 2016 ) ( * 2720 ) NR_grid_clk_vp_rule_VIA11_VDOUBLECUT_HV_V
    NEW M1 ( 9760686 3150 ) MASK 2 ( * 3878 0 )
    NEW M2 ( 9760632 3150 ) MASK 2 ( 9760686 * ) MASK 202 VIA12_1cut_BW20_UW20_BL170
    NEW M3 ( 9760632 3108 ) MASK 1 ( * 3150 ) MASK 102 VIA23_1cut_BW20_UW20
    NEW M4 ( 9760604 3108 ) MASK 2 ( 9760632 * ) MASK 201 VIA34_1cut_BW20_UW20
    NEW M5 ( 9760604 2800 ) ( * 3108 ) MASK 2 VIA45_1cut_BW20_UW38_ISO
    NEW M7 ( 9760604 2720 ) ( * 2800 ) NR_VIA7_HV
  + ROUTED M14 ( 9760338 1512 ) ( * 2016 )
    NEW M7 ( 9760604 2720 ) RECT ( -38 -386 38 404 )
    NEW M9 ( 9760604 2720 ) RECT ( -38 -395 38 395 )
    NEW M5 ( 9760604 2800 ) RECT ( -38 -296 38 494 )
    NEW M4 ( 9760632 3108 ) MASK 2 RECT ( -20 -20 268 20 )
    NEW M4 ( 9760632 3108 ) MASK 2 RECT ( -28 -20 20 20 )
    NEW M3 ( 9760632 3150 ) MASK 1 RECT ( -20 -20 20 294 )
    NEW M2 ( 9760686 3150 ) MASK 2 RECT ( -20 -20 190 20 )
    NEW M14 ( 9760338 1512 ) ( 9760870 * ) NR_grid_clk_vp_rule_VIA15_1x2_VV_H
    NEW M14 ( 9760338 2016 ) ( 9760870 * ) NR_grid_clk_vp_rule_VIA14_2x2_VH
  + FIXED M10 ( 9760604 2720 ) ( 9760756 * )
    NEW M12 ( 9760756 2016 ) ( 9760870 * ) NR_grid_clk_vp_rule_VIA13_1x9_HV_H
  + ROUTED M15 ( 9760870 1512 ) ( * 3024 )
    NEW M17 ( 9759768 3024 ) VIA1617_1cut
  + FIXED M8 ( 9760604 2720 ) NR_VIA8_VDOUBLECUT_VH_V
    NEW M9 ( 9760604 2720 ) NR_VIA9_VDOUBLECUT_HV_V
    NEW M10 ( 9760604 2720 ) NR_VIA10_VDOUBLECUT_VH_V
    NEW M6 ( 9760604 2800 ) NR_VIA6_VDOUBLECUT_VH_V
    NEW M12 ( 9760756 2016 ) NR_VIA12_2x1_VH_VS
  + FREQUENCY 1600000023.841858
  + USE CLOCK
  + PROPERTY be_detailed_net_length "{ M16 4.219 } { M14 2.261 } { M15 0.504 } { M2 0.111 } { M10 0.076 } { M7 0.04 } { M3 0.028 } { M5 0.028 } { M11 0.016 } { M4 0.006 }" be_net_length 7.289000
 ;
- levelx_tap_clock_port_net

  + SHIELDNET VSS
  + NONDEFAULTRULE NDR_A__m6_p080__m7_p076__m8_p080__m9_p076__m10_p080__m11_p076_SHLD
  + FIXED M16 TAPER ( 9787998 13104 ) ( 9788534 * ) VIA1516_1cut
    NEW M5 TAPER ( 9788724 14000 ) ( * 14028 ) MASK 2 VIA45_1cut_BW20_UW38_ISO
    NEW M7 TAPER ( 9788724 13920 ) ( * 14000 ) NR_VIA7_HV
    NEW M9 TAPER ( 9788724 13120 ) ( * 13920 ) NR_VIA9_VDOUBLECUT_HV_V
    NEW M10 TAPER ( 9788572 13120 ) ( 9788724 * ) NR_VIA10_VDOUBLECUT_VH_H
    NEW M3 TAPER ( 9788688 14028 ) MASK 1 ( * 14070 ) MASK 102 VIA23_1cut_BW20_UW20
    NEW M12 TAPER ( 9788534 13104 ) ( 9788572 * )
  + ROUTED M14 ( 9778426 12600 ) ( 9788534 * )
    NEW M15 ( 9778426 4032 ) ( * 12600 ) VIA1415_1cut
    NEW M14 ( 9761668 4032 ) ( 9778426 * ) VIA1415_1cut
  + FIXED M12 TAPER ( 9760604 4000 ) ( * 4032 )
  + ROUTED M7 ( 9760604 4000 ) RECT ( -38 -386 38 404 )
    NEW M9 ( 9760604 4000 ) RECT ( -38 -395 38 395 )
    NEW M11 ( 9760604 4000 ) RECT ( -76 -230 76 414 )
    NEW M5 ( 9760604 4080 ) RECT ( -38 -395 38 395 )
    NEW M6 ( 9760604 4080 ) RECT ( -375 -40 375 40 )
    NEW M4 ( 9760632 4116 ) MASK 2 RECT ( -20 -20 268 20 )
    NEW M4 ( 9760632 4116 ) MASK 2 RECT ( -28 -20 20 20 )
    NEW M13 ( 9761668 4032 ) RECT ( -62 -499 62 0 )
    NEW M13 ( 9788534 13104 ) RECT ( -440 -208 440 208 )
    NEW M11 ( 9788572 13120 ) RECT ( -76 -168 76 414 )
    NEW M3 ( 9788688 14070 ) MASK 1 RECT ( -20 -20 20 294 )
    NEW M10 ( 9788724 13120 ) RECT ( -420 -40 330 40 )
    NEW M7 ( 9788724 13920 ) RECT ( -38 -386 38 404 )
    NEW M5 ( 9788724 14000 ) RECT ( -38 -395 38 395 )
    NEW M4 ( 9788724 14028 ) MASK 2 RECT ( -20 -20 296 20 )
  + FIXED M7 TAPER ( 9760604 4000 ) ( * 4080 ) NR_VIA7_HV
    NEW M12 TAPER ( 9760604 4032 ) ( 9761668 * )
    NEW M5 TAPER ( 9760604 4080 ) ( * 4116 ) MASK 2 VIA45_1cut_BW20_UW38_ISO
    NEW M4 TAPER ( 9760604 4116 ) MASK 2 ( 9760632 * ) MASK 201 VIA34_1cut_BW20_UW20
    NEW M3 TAPER ( 9760632 4116 ) MASK 1 ( * 4410 ) MASK 102 VIA23_1cut_BW20_UW20
  + ROUTED M14 ( 9788534 12600 ) ( * 13104 )
  + FIXED M12 TAPER ( 9788572 13104 ) ( * 13120 ) NR_VIA12_2x1_VH_VN
    NEW M4 TAPER ( 9788688 14028 ) MASK 2 ( 9788724 * )
    NEW M8 TAPER ( 9760604 4000 ) NR_VIA8_VDOUBLECUT_VH_V
    NEW M9 TAPER ( 9760604 4000 ) NR_VIA9_VDOUBLECUT_HV_V
    NEW M10 TAPER ( 9760604 4000 ) NR_VIA10_VDOUBLECUT_VH_V
    NEW M11 TAPER ( 9760604 4000 ) NR_VIA11_VDOUBLECUT_HV_V
    NEW M12 TAPER ( 9760604 4000 ) NR_VIA12_2x1_VH_VN
    NEW M6 TAPER ( 9760604 4080 ) NR_VIA6_VH
  + ROUTED M13 ( 9761668 4032 ) VIA1213_1cut
    NEW M14 ( 9761668 4032 ) NR_VIA14_VH_E
  + FIXED M13 TAPER ( 9788534 13104 ) NR_VIA13_1x4_HV_H
    NEW M14 TAPER ( 9788534 13104 ) NR_VIA14_1x2_VH_H
    NEW M15 TAPER ( 9788534 13104 ) NR_VIA15_1x4_HV_H
    NEW M11 TAPER ( 9788572 13120 ) NR_VIA11_HV
    NEW M4 TAPER ( 9788688 14028 ) MASK 201 VIA34_1cut_BW20_UW20
    NEW M8 TAPER ( 9788724 13920 ) NR_VIA8_VDOUBLECUT_VH_V
    NEW M6 TAPER ( 9788724 14000 ) NR_VIA6_VDOUBLECUT_VH_V
  + FREQUENCY 1600000023.841858
  + USE CLOCK
  + PROPERTY be_detailed_net_length "{ M6 7.828 } { M3 3.822 } { M7 0.64 } { M5 0.494 } { M4 0.194 } { M2 0.005 }" be_net_length 12.983000
 ;
END NETS

END DESIGN
