Warning (10268): Verilog HDL information at clockdivider.v(16): always construct contains both blocking and non-blocking assignments File: C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/clockdivider.v Line: 16
