// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="ChenIDct,hls_ip_2017_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-i,HLS_INPUT_CLOCK=3.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.625000,HLS_SYN_LAT=584,HLS_SYN_TPT=none,HLS_SYN_MEM=6,HLS_SYN_DSP=128,HLS_SYN_FF=13222,HLS_SYN_LUT=12141}" *)

module ChenIDct (
        ap_clk,
        ap_rst_n,
        m_axi_BUS_SRC_DST_AWVALID,
        m_axi_BUS_SRC_DST_AWREADY,
        m_axi_BUS_SRC_DST_AWADDR,
        m_axi_BUS_SRC_DST_AWID,
        m_axi_BUS_SRC_DST_AWLEN,
        m_axi_BUS_SRC_DST_AWSIZE,
        m_axi_BUS_SRC_DST_AWBURST,
        m_axi_BUS_SRC_DST_AWLOCK,
        m_axi_BUS_SRC_DST_AWCACHE,
        m_axi_BUS_SRC_DST_AWPROT,
        m_axi_BUS_SRC_DST_AWQOS,
        m_axi_BUS_SRC_DST_AWREGION,
        m_axi_BUS_SRC_DST_AWUSER,
        m_axi_BUS_SRC_DST_WVALID,
        m_axi_BUS_SRC_DST_WREADY,
        m_axi_BUS_SRC_DST_WDATA,
        m_axi_BUS_SRC_DST_WSTRB,
        m_axi_BUS_SRC_DST_WLAST,
        m_axi_BUS_SRC_DST_WID,
        m_axi_BUS_SRC_DST_WUSER,
        m_axi_BUS_SRC_DST_ARVALID,
        m_axi_BUS_SRC_DST_ARREADY,
        m_axi_BUS_SRC_DST_ARADDR,
        m_axi_BUS_SRC_DST_ARID,
        m_axi_BUS_SRC_DST_ARLEN,
        m_axi_BUS_SRC_DST_ARSIZE,
        m_axi_BUS_SRC_DST_ARBURST,
        m_axi_BUS_SRC_DST_ARLOCK,
        m_axi_BUS_SRC_DST_ARCACHE,
        m_axi_BUS_SRC_DST_ARPROT,
        m_axi_BUS_SRC_DST_ARQOS,
        m_axi_BUS_SRC_DST_ARREGION,
        m_axi_BUS_SRC_DST_ARUSER,
        m_axi_BUS_SRC_DST_RVALID,
        m_axi_BUS_SRC_DST_RREADY,
        m_axi_BUS_SRC_DST_RDATA,
        m_axi_BUS_SRC_DST_RLAST,
        m_axi_BUS_SRC_DST_RID,
        m_axi_BUS_SRC_DST_RUSER,
        m_axi_BUS_SRC_DST_RRESP,
        m_axi_BUS_SRC_DST_BVALID,
        m_axi_BUS_SRC_DST_BREADY,
        m_axi_BUS_SRC_DST_BRESP,
        m_axi_BUS_SRC_DST_BID,
        m_axi_BUS_SRC_DST_BUSER,
        s_axi_BUS_CTRL_AWVALID,
        s_axi_BUS_CTRL_AWREADY,
        s_axi_BUS_CTRL_AWADDR,
        s_axi_BUS_CTRL_WVALID,
        s_axi_BUS_CTRL_WREADY,
        s_axi_BUS_CTRL_WDATA,
        s_axi_BUS_CTRL_WSTRB,
        s_axi_BUS_CTRL_ARVALID,
        s_axi_BUS_CTRL_ARREADY,
        s_axi_BUS_CTRL_ARADDR,
        s_axi_BUS_CTRL_RVALID,
        s_axi_BUS_CTRL_RREADY,
        s_axi_BUS_CTRL_RDATA,
        s_axi_BUS_CTRL_RRESP,
        s_axi_BUS_CTRL_BVALID,
        s_axi_BUS_CTRL_BREADY,
        s_axi_BUS_CTRL_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 67'd1;
parameter    ap_ST_fsm_state2 = 67'd2;
parameter    ap_ST_fsm_state3 = 67'd4;
parameter    ap_ST_fsm_state4 = 67'd8;
parameter    ap_ST_fsm_state5 = 67'd16;
parameter    ap_ST_fsm_state6 = 67'd32;
parameter    ap_ST_fsm_state7 = 67'd64;
parameter    ap_ST_fsm_state8 = 67'd128;
parameter    ap_ST_fsm_pp0_stage0 = 67'd256;
parameter    ap_ST_fsm_state12 = 67'd512;
parameter    ap_ST_fsm_state13 = 67'd1024;
parameter    ap_ST_fsm_state14 = 67'd2048;
parameter    ap_ST_fsm_state15 = 67'd4096;
parameter    ap_ST_fsm_state16 = 67'd8192;
parameter    ap_ST_fsm_state17 = 67'd16384;
parameter    ap_ST_fsm_state18 = 67'd32768;
parameter    ap_ST_fsm_pp1_stage0 = 67'd65536;
parameter    ap_ST_fsm_state22 = 67'd131072;
parameter    ap_ST_fsm_state23 = 67'd262144;
parameter    ap_ST_fsm_state24 = 67'd524288;
parameter    ap_ST_fsm_state25 = 67'd1048576;
parameter    ap_ST_fsm_state26 = 67'd2097152;
parameter    ap_ST_fsm_state27 = 67'd4194304;
parameter    ap_ST_fsm_state28 = 67'd8388608;
parameter    ap_ST_fsm_state29 = 67'd16777216;
parameter    ap_ST_fsm_state30 = 67'd33554432;
parameter    ap_ST_fsm_state31 = 67'd67108864;
parameter    ap_ST_fsm_state32 = 67'd134217728;
parameter    ap_ST_fsm_state33 = 67'd268435456;
parameter    ap_ST_fsm_state34 = 67'd536870912;
parameter    ap_ST_fsm_state35 = 67'd1073741824;
parameter    ap_ST_fsm_state36 = 67'd2147483648;
parameter    ap_ST_fsm_state37 = 67'd4294967296;
parameter    ap_ST_fsm_state38 = 67'd8589934592;
parameter    ap_ST_fsm_state39 = 67'd17179869184;
parameter    ap_ST_fsm_state40 = 67'd34359738368;
parameter    ap_ST_fsm_state41 = 67'd68719476736;
parameter    ap_ST_fsm_state42 = 67'd137438953472;
parameter    ap_ST_fsm_state43 = 67'd274877906944;
parameter    ap_ST_fsm_state44 = 67'd549755813888;
parameter    ap_ST_fsm_state45 = 67'd1099511627776;
parameter    ap_ST_fsm_state46 = 67'd2199023255552;
parameter    ap_ST_fsm_state47 = 67'd4398046511104;
parameter    ap_ST_fsm_pp2_stage0 = 67'd8796093022208;
parameter    ap_ST_fsm_state51 = 67'd17592186044416;
parameter    ap_ST_fsm_state52 = 67'd35184372088832;
parameter    ap_ST_fsm_state53 = 67'd70368744177664;
parameter    ap_ST_fsm_state54 = 67'd140737488355328;
parameter    ap_ST_fsm_state55 = 67'd281474976710656;
parameter    ap_ST_fsm_state56 = 67'd562949953421312;
parameter    ap_ST_fsm_state57 = 67'd1125899906842624;
parameter    ap_ST_fsm_state58 = 67'd2251799813685248;
parameter    ap_ST_fsm_state59 = 67'd4503599627370496;
parameter    ap_ST_fsm_state60 = 67'd9007199254740992;
parameter    ap_ST_fsm_state61 = 67'd18014398509481984;
parameter    ap_ST_fsm_state62 = 67'd36028797018963968;
parameter    ap_ST_fsm_state63 = 67'd72057594037927936;
parameter    ap_ST_fsm_pp3_stage0 = 67'd144115188075855872;
parameter    ap_ST_fsm_state67 = 67'd288230376151711744;
parameter    ap_ST_fsm_state68 = 67'd576460752303423488;
parameter    ap_ST_fsm_state69 = 67'd1152921504606846976;
parameter    ap_ST_fsm_pp4_stage0 = 67'd2305843009213693952;
parameter    ap_ST_fsm_state72 = 67'd4611686018427387904;
parameter    ap_ST_fsm_state73 = 67'd9223372036854775808;
parameter    ap_ST_fsm_state74 = 67'd18446744073709551616;
parameter    ap_ST_fsm_state75 = 67'd36893488147419103232;
parameter    ap_ST_fsm_state76 = 67'd73786976294838206464;
parameter    C_S_AXI_BUS_CTRL_DATA_WIDTH = 32;
parameter    C_S_AXI_BUS_CTRL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_BUS_SRC_DST_ID_WIDTH = 1;
parameter    C_M_AXI_BUS_SRC_DST_ADDR_WIDTH = 64;
parameter    C_M_AXI_BUS_SRC_DST_DATA_WIDTH = 32;
parameter    C_M_AXI_BUS_SRC_DST_AWUSER_WIDTH = 1;
parameter    C_M_AXI_BUS_SRC_DST_ARUSER_WIDTH = 1;
parameter    C_M_AXI_BUS_SRC_DST_WUSER_WIDTH = 1;
parameter    C_M_AXI_BUS_SRC_DST_RUSER_WIDTH = 1;
parameter    C_M_AXI_BUS_SRC_DST_BUSER_WIDTH = 1;
parameter    C_M_AXI_BUS_SRC_DST_USER_VALUE = 0;
parameter    C_M_AXI_BUS_SRC_DST_PROT_VALUE = 0;
parameter    C_M_AXI_BUS_SRC_DST_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_BUS_CTRL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_BUS_SRC_DST_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_BUS_SRC_DST_AWVALID;
input   m_axi_BUS_SRC_DST_AWREADY;
output  [C_M_AXI_BUS_SRC_DST_ADDR_WIDTH - 1:0] m_axi_BUS_SRC_DST_AWADDR;
output  [C_M_AXI_BUS_SRC_DST_ID_WIDTH - 1:0] m_axi_BUS_SRC_DST_AWID;
output  [7:0] m_axi_BUS_SRC_DST_AWLEN;
output  [2:0] m_axi_BUS_SRC_DST_AWSIZE;
output  [1:0] m_axi_BUS_SRC_DST_AWBURST;
output  [1:0] m_axi_BUS_SRC_DST_AWLOCK;
output  [3:0] m_axi_BUS_SRC_DST_AWCACHE;
output  [2:0] m_axi_BUS_SRC_DST_AWPROT;
output  [3:0] m_axi_BUS_SRC_DST_AWQOS;
output  [3:0] m_axi_BUS_SRC_DST_AWREGION;
output  [C_M_AXI_BUS_SRC_DST_AWUSER_WIDTH - 1:0] m_axi_BUS_SRC_DST_AWUSER;
output   m_axi_BUS_SRC_DST_WVALID;
input   m_axi_BUS_SRC_DST_WREADY;
output  [C_M_AXI_BUS_SRC_DST_DATA_WIDTH - 1:0] m_axi_BUS_SRC_DST_WDATA;
output  [C_M_AXI_BUS_SRC_DST_WSTRB_WIDTH - 1:0] m_axi_BUS_SRC_DST_WSTRB;
output   m_axi_BUS_SRC_DST_WLAST;
output  [C_M_AXI_BUS_SRC_DST_ID_WIDTH - 1:0] m_axi_BUS_SRC_DST_WID;
output  [C_M_AXI_BUS_SRC_DST_WUSER_WIDTH - 1:0] m_axi_BUS_SRC_DST_WUSER;
output   m_axi_BUS_SRC_DST_ARVALID;
input   m_axi_BUS_SRC_DST_ARREADY;
output  [C_M_AXI_BUS_SRC_DST_ADDR_WIDTH - 1:0] m_axi_BUS_SRC_DST_ARADDR;
output  [C_M_AXI_BUS_SRC_DST_ID_WIDTH - 1:0] m_axi_BUS_SRC_DST_ARID;
output  [7:0] m_axi_BUS_SRC_DST_ARLEN;
output  [2:0] m_axi_BUS_SRC_DST_ARSIZE;
output  [1:0] m_axi_BUS_SRC_DST_ARBURST;
output  [1:0] m_axi_BUS_SRC_DST_ARLOCK;
output  [3:0] m_axi_BUS_SRC_DST_ARCACHE;
output  [2:0] m_axi_BUS_SRC_DST_ARPROT;
output  [3:0] m_axi_BUS_SRC_DST_ARQOS;
output  [3:0] m_axi_BUS_SRC_DST_ARREGION;
output  [C_M_AXI_BUS_SRC_DST_ARUSER_WIDTH - 1:0] m_axi_BUS_SRC_DST_ARUSER;
input   m_axi_BUS_SRC_DST_RVALID;
output   m_axi_BUS_SRC_DST_RREADY;
input  [C_M_AXI_BUS_SRC_DST_DATA_WIDTH - 1:0] m_axi_BUS_SRC_DST_RDATA;
input   m_axi_BUS_SRC_DST_RLAST;
input  [C_M_AXI_BUS_SRC_DST_ID_WIDTH - 1:0] m_axi_BUS_SRC_DST_RID;
input  [C_M_AXI_BUS_SRC_DST_RUSER_WIDTH - 1:0] m_axi_BUS_SRC_DST_RUSER;
input  [1:0] m_axi_BUS_SRC_DST_RRESP;
input   m_axi_BUS_SRC_DST_BVALID;
output   m_axi_BUS_SRC_DST_BREADY;
input  [1:0] m_axi_BUS_SRC_DST_BRESP;
input  [C_M_AXI_BUS_SRC_DST_ID_WIDTH - 1:0] m_axi_BUS_SRC_DST_BID;
input  [C_M_AXI_BUS_SRC_DST_BUSER_WIDTH - 1:0] m_axi_BUS_SRC_DST_BUSER;
input   s_axi_BUS_CTRL_AWVALID;
output   s_axi_BUS_CTRL_AWREADY;
input  [C_S_AXI_BUS_CTRL_ADDR_WIDTH - 1:0] s_axi_BUS_CTRL_AWADDR;
input   s_axi_BUS_CTRL_WVALID;
output   s_axi_BUS_CTRL_WREADY;
input  [C_S_AXI_BUS_CTRL_DATA_WIDTH - 1:0] s_axi_BUS_CTRL_WDATA;
input  [C_S_AXI_BUS_CTRL_WSTRB_WIDTH - 1:0] s_axi_BUS_CTRL_WSTRB;
input   s_axi_BUS_CTRL_ARVALID;
output   s_axi_BUS_CTRL_ARREADY;
input  [C_S_AXI_BUS_CTRL_ADDR_WIDTH - 1:0] s_axi_BUS_CTRL_ARADDR;
output   s_axi_BUS_CTRL_RVALID;
input   s_axi_BUS_CTRL_RREADY;
output  [C_S_AXI_BUS_CTRL_DATA_WIDTH - 1:0] s_axi_BUS_CTRL_RDATA;
output  [1:0] s_axi_BUS_CTRL_RRESP;
output   s_axi_BUS_CTRL_BVALID;
input   s_axi_BUS_CTRL_BREADY;
output  [1:0] s_axi_BUS_CTRL_BRESP;
output   interrupt;

reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [66:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] x;
wire   [63:0] y;
reg    BUS_SRC_DST_blk_n_AR;
wire    ap_CS_fsm_state12;
reg    BUS_SRC_DST_blk_n_R;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] exitcond2_reg_6579;
reg    BUS_SRC_DST_blk_n_AW;
wire    ap_CS_fsm_state36;
wire   [0:0] exitcond8_fu_4033_p2;
reg    BUS_SRC_DST_blk_n_B;
wire    ap_CS_fsm_state55;
wire    ap_CS_fsm_state56;
wire    ap_CS_fsm_state62;
reg    BUS_SRC_DST_blk_n_W;
reg    ap_enable_reg_pp2_iter2;
wire    ap_block_pp2_stage0;
reg   [0:0] exitcond3_reg_7307;
reg   [0:0] ap_reg_pp2_iter1_exitcond3_reg_7307;
wire    ap_CS_fsm_pp3_stage0;
reg    ap_enable_reg_pp3_iter1;
wire    ap_block_pp3_stage0;
reg   [0:0] exitcond4_reg_7330;
wire    ap_CS_fsm_pp4_stage0;
reg    ap_enable_reg_pp4_iter1;
wire    ap_block_pp4_stage0;
reg   [0:0] exitcond5_reg_7824;
wire    ap_CS_fsm_state76;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond1_reg_6565;
reg    BUS_SRC_DST_AWVALID;
wire    BUS_SRC_DST_AWREADY;
reg    BUS_SRC_DST_WVALID;
wire    BUS_SRC_DST_WREADY;
reg   [31:0] BUS_SRC_DST_WDATA;
reg    BUS_SRC_DST_ARVALID;
wire    BUS_SRC_DST_ARREADY;
reg   [63:0] BUS_SRC_DST_ARADDR;
wire    BUS_SRC_DST_RVALID;
reg    BUS_SRC_DST_RREADY;
wire   [31:0] BUS_SRC_DST_RDATA;
wire    BUS_SRC_DST_RLAST;
wire   [0:0] BUS_SRC_DST_RID;
wire   [0:0] BUS_SRC_DST_RUSER;
wire   [1:0] BUS_SRC_DST_RRESP;
wire    BUS_SRC_DST_BVALID;
reg    BUS_SRC_DST_BREADY;
wire   [1:0] BUS_SRC_DST_BRESP;
wire   [0:0] BUS_SRC_DST_BID;
wire   [0:0] BUS_SRC_DST_BUSER;
reg   [6:0] indvar_reg_483;
reg   [6:0] ap_reg_pp0_iter1_indvar_reg_483;
wire    ap_block_state9_pp0_stage0_iter0;
reg    ap_block_state10_pp0_stage0_iter1;
wire    ap_block_state11_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [6:0] indvar1_reg_495;
reg   [6:0] ap_reg_pp1_iter1_indvar1_reg_495;
wire    ap_block_state19_pp1_stage0_iter0;
reg    ap_block_state20_pp1_stage0_iter1;
wire    ap_block_state21_pp1_stage0_iter2;
reg    ap_block_pp1_stage0_11001;
reg   [6:0] indvar2_reg_530;
reg   [5:0] indvar3_reg_936;
reg   [31:0] inp3_buf_15_1_1_reg_947;
reg   [31:0] inp3_buf_15_0_1_reg_958;
reg   [31:0] inp3_buf_14_1_1_reg_969;
reg   [31:0] inp3_buf_14_0_1_reg_980;
reg   [31:0] inp3_buf_13_1_1_reg_991;
reg   [31:0] inp3_buf_13_0_1_reg_1002;
reg   [31:0] inp3_buf_12_1_1_reg_1013;
reg   [31:0] inp3_buf_12_0_1_reg_1024;
reg   [31:0] inp3_buf_11_1_1_reg_1035;
reg   [31:0] inp3_buf_11_0_1_reg_1046;
reg   [31:0] inp3_buf_10_1_1_reg_1057;
reg   [31:0] inp3_buf_10_0_1_reg_1068;
reg   [31:0] inp3_buf_9_1_1_reg_1079;
reg   [31:0] inp3_buf_9_0_1_reg_1090;
reg   [31:0] inp3_buf_8_1_1_reg_1101;
reg   [31:0] inp3_buf_8_0_1_reg_1112;
reg   [31:0] inp3_buf_7_1_1_reg_1123;
reg   [31:0] inp3_buf_7_0_1_reg_1134;
reg   [31:0] inp3_buf_6_1_1_reg_1145;
reg   [31:0] inp3_buf_6_0_1_reg_1156;
reg   [31:0] inp3_buf_5_1_1_reg_1167;
reg   [31:0] inp3_buf_5_0_1_reg_1178;
reg   [31:0] inp3_buf_4_1_1_reg_1189;
reg   [31:0] inp3_buf_4_0_1_reg_1200;
reg   [31:0] inp3_buf_3_1_1_reg_1211;
reg   [31:0] inp3_buf_3_0_1_reg_1222;
reg   [31:0] inp3_buf_2_1_1_reg_1233;
reg   [31:0] inp3_buf_2_0_1_reg_1244;
reg   [31:0] inp3_buf_1_1_1_reg_1255;
reg   [31:0] inp3_buf_1_0_1_reg_1266;
reg   [31:0] inp3_buf_0_1_1_reg_1277;
reg   [31:0] inp3_buf_0_0_1_reg_1288;
reg   [5:0] indvar4_reg_3422;
reg   [31:0] reg_3433;
wire    ap_block_state64_pp3_stage0_iter0;
reg    ap_block_state65_pp3_stage0_iter1;
wire    ap_block_state66_pp3_stage0_iter2;
reg    ap_block_pp3_stage0_11001;
wire   [31:0] inp1_buf_q0;
reg   [31:0] reg_3438;
wire    ap_CS_fsm_state24;
wire   [31:0] inp1_buf_q1;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
reg   [31:0] reg_3443;
wire   [31:0] inp2_buf_q1;
reg  signed [31:0] reg_3448;
wire    ap_CS_fsm_state37;
wire   [31:0] inp2_buf_q0;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_state48_pp2_stage0_iter0;
wire    ap_block_state49_pp2_stage0_iter1;
wire    ap_block_state50_pp2_stage0_iter2;
reg    ap_sig_ioackin_BUS_SRC_DST_WREADY;
reg    ap_block_state50_io;
reg    ap_block_pp2_stage0_11001;
reg   [63:0] BUS_SRC_DST_addr_reg_6551;
reg   [63:0] BUS_SRC_DST_addr_1_reg_6559;
wire   [0:0] exitcond1_fu_3494_p2;
reg   [0:0] ap_reg_pp0_iter1_exitcond1_reg_6565;
wire   [6:0] indvar_next_fu_3500_p2;
reg   [6:0] indvar_next_reg_6569;
reg    ap_enable_reg_pp0_iter0;
reg   [31:0] BUS_SRC_DST_addr_1_r_1_reg_6574;
wire   [0:0] exitcond2_fu_3511_p2;
reg   [0:0] ap_reg_pp1_iter1_exitcond2_reg_6579;
wire   [6:0] indvar_next1_fu_3517_p2;
reg   [6:0] indvar_next1_reg_6583;
reg    ap_enable_reg_pp1_iter0;
wire   [5:0] i_cast1_fu_3528_p1;
reg   [5:0] i_cast1_reg_6588;
wire    ap_CS_fsm_state23;
wire   [3:0] i_3_fu_3538_p2;
reg   [3:0] i_3_reg_6596;
wire   [3:0] tmp_4_fu_3544_p2;
reg   [3:0] tmp_4_reg_6601;
wire   [0:0] exitcond9_fu_3532_p2;
wire   [63:0] tmp_5_fu_3550_p1;
reg   [63:0] tmp_5_reg_6606;
wire   [63:0] tmp_3_fu_3559_p1;
reg   [63:0] tmp_3_reg_6616;
wire   [63:0] tmp_10_fu_3569_p1;
reg   [63:0] tmp_10_reg_6626;
wire   [63:0] tmp_13_fu_3577_p1;
reg   [63:0] tmp_13_reg_6636;
reg   [31:0] inp1_buf_load_5_reg_6646;
wire    ap_CS_fsm_state25;
reg   [31:0] inp1_buf_load_7_reg_6651;
wire   [63:0] tmp_2_fu_3582_p1;
reg   [63:0] tmp_2_reg_6656;
wire    ap_CS_fsm_state26;
wire   [4:0] tmp_6_fu_3593_p3;
reg   [4:0] tmp_6_reg_6666;
wire   [63:0] tmp_8_fu_3601_p1;
reg   [63:0] tmp_8_reg_6671;
wire  signed [40:0] tmp_22_cast_fu_3650_p1;
wire  signed [40:0] tmp_24_cast_fu_3660_p1;
wire   [63:0] tmp_9_fu_3702_p1;
reg   [63:0] tmp_9_reg_6713;
wire   [63:0] tmp_11_fu_3710_p1;
reg   [63:0] tmp_11_reg_6723;
wire   [39:0] grp_fu_3630_p2;
reg   [39:0] tmp_15_reg_6733;
wire   [40:0] grp_fu_3644_p2;
reg   [40:0] tmp_16_reg_6738;
wire   [40:0] grp_fu_3654_p2;
reg   [40:0] tmp_18_reg_6743;
wire   [40:0] grp_fu_3664_p2;
reg   [40:0] tmp_19_reg_6748;
wire   [40:0] grp_fu_3670_p2;
reg   [40:0] tmp_21_reg_6753;
wire   [40:0] grp_fu_3676_p2;
reg   [40:0] tmp_22_reg_6758;
wire   [40:0] grp_fu_3682_p2;
reg   [40:0] tmp_24_reg_6763;
wire   [39:0] grp_fu_3688_p2;
reg   [39:0] tmp_25_reg_6768;
reg   [31:0] c0_reg_6773;
reg   [31:0] c1_reg_6779;
reg   [31:0] c2_reg_6785;
reg   [31:0] c3_reg_6791;
wire   [31:0] tmp_27_fu_3791_p2;
reg  signed [31:0] tmp_27_reg_6797;
wire   [31:0] tmp_29_fu_3797_p2;
reg  signed [31:0] tmp_29_reg_6802;
wire    ap_CS_fsm_state29;
wire  signed [40:0] tmp_44_cast_fu_3824_p1;
wire  signed [40:0] tmp_46_cast_fu_3834_p1;
wire   [31:0] a0_6_fu_3856_p2;
reg   [31:0] a0_6_reg_6824;
wire   [31:0] a3_6_fu_3868_p2;
reg   [31:0] a3_6_reg_6830;
wire   [31:0] tmp_37_fu_3872_p2;
reg  signed [31:0] tmp_37_reg_6836;
wire   [31:0] tmp_39_fu_3878_p2;
reg  signed [31:0] tmp_39_reg_6841;
wire    ap_CS_fsm_state30;
reg   [31:0] a1_1_reg_6851;
wire   [40:0] grp_fu_3828_p2;
reg   [40:0] tmp_31_reg_6857;
wire   [40:0] grp_fu_3838_p2;
reg   [40:0] tmp_32_reg_6862;
wire   [40:0] grp_fu_3844_p2;
reg   [40:0] tmp_34_reg_6867;
wire   [40:0] grp_fu_3850_p2;
reg   [40:0] tmp_35_reg_6872;
reg   [31:0] a0_1_reg_6887;
wire    ap_CS_fsm_state31;
reg   [31:0] a3_1_reg_6893;
wire   [31:0] b1_1_fu_3959_p2;
reg   [31:0] b1_1_reg_6899;
wire   [31:0] b2_1_fu_3964_p2;
reg   [31:0] b2_1_reg_6905;
reg   [31:0] c1_1_reg_6911;
reg   [31:0] c2_1_reg_6917;
wire   [31:0] b0_1_fu_3989_p2;
reg   [31:0] b0_1_reg_6923;
wire    ap_CS_fsm_state32;
wire   [31:0] b3_1_fu_3993_p2;
reg   [31:0] b3_1_reg_6929;
wire   [31:0] tmp_46_fu_4007_p2;
reg   [31:0] tmp_46_reg_6935;
wire   [31:0] tmp_47_fu_4011_p2;
reg   [31:0] tmp_47_reg_6940;
wire   [31:0] tmp_45_fu_4025_p2;
reg   [31:0] tmp_45_reg_6945;
wire    ap_CS_fsm_state33;
wire   [31:0] tmp_48_fu_4029_p2;
reg   [31:0] tmp_48_reg_6950;
reg    ap_sig_ioackin_BUS_SRC_DST_AWREADY;
reg    ap_block_state36_io;
wire   [3:0] i_4_fu_4039_p2;
reg   [3:0] i_4_reg_6959;
wire   [5:0] tmp_50_fu_4049_p3;
reg   [5:0] tmp_50_reg_6964;
wire   [5:0] aptr_assign_15_sum1_fu_4057_p2;
reg   [5:0] aptr_assign_15_sum1_reg_6970;
reg   [5:0] aptr_1_reg_6975;
wire   [5:0] aptr_assign_13_sum2_fu_4068_p2;
reg   [5:0] aptr_assign_13_sum2_reg_6980;
reg   [5:0] aptr_3_reg_6985;
wire   [6:0] aptr_assign_13_sum2_s_fu_4079_p1;
reg   [6:0] aptr_assign_13_sum2_s_reg_6990;
reg   [31:0] a1_3_reg_6996;
reg   [5:0] aptr_5_reg_7001;
reg   [5:0] aptr_7_reg_7006;
reg   [5:0] aptr_reg_7011;
wire    ap_CS_fsm_state38;
reg   [5:0] aptr_2_reg_7016;
reg   [31:0] a2_3_reg_7021;
reg  signed [31:0] a3_3_reg_7026;
reg   [31:0] b0_2_reg_7032;
wire    ap_CS_fsm_state39;
reg   [31:0] b2_2_reg_7038;
reg   [5:0] aptr_4_reg_7043;
reg   [5:0] aptr_6_reg_7048;
wire  signed [40:0] tmp_78_cast_fu_4167_p1;
wire  signed [40:0] tmp_80_cast_fu_4176_p1;
wire   [31:0] tmp_64_fu_4209_p2;
reg  signed [31:0] tmp_64_reg_7085;
wire   [31:0] tmp_66_fu_4214_p2;
reg  signed [31:0] tmp_66_reg_7090;
wire   [39:0] grp_fu_4149_p2;
reg   [39:0] tmp_52_reg_7095;
wire    ap_CS_fsm_state41;
wire   [40:0] grp_fu_4161_p2;
reg   [40:0] tmp_53_reg_7100;
wire   [40:0] grp_fu_4170_p2;
reg   [40:0] tmp_55_reg_7105;
wire   [40:0] grp_fu_4179_p2;
reg   [40:0] tmp_56_reg_7110;
wire   [40:0] grp_fu_4185_p2;
reg   [40:0] tmp_58_reg_7115;
wire   [40:0] grp_fu_4191_p2;
reg   [40:0] tmp_59_reg_7120;
wire   [40:0] grp_fu_4197_p2;
reg   [40:0] tmp_61_reg_7125;
wire   [39:0] grp_fu_4203_p2;
reg   [39:0] tmp_62_reg_7130;
wire  signed [40:0] tmp_100_cast_fu_4228_p1;
wire  signed [40:0] tmp_102_cast_fu_4237_p1;
reg   [31:0] c0_2_reg_7152;
wire    ap_CS_fsm_state42;
reg   [31:0] c1_2_reg_7158;
reg   [31:0] c2_2_reg_7164;
reg   [31:0] c3_2_reg_7170;
reg   [31:0] a0_4_reg_7176;
wire   [40:0] grp_fu_4231_p2;
reg   [40:0] tmp_68_reg_7182;
wire   [40:0] grp_fu_4241_p2;
reg   [40:0] tmp_69_reg_7187;
wire   [40:0] grp_fu_4247_p2;
reg   [40:0] tmp_71_reg_7192;
wire   [40:0] grp_fu_4253_p2;
reg   [40:0] tmp_72_reg_7197;
wire    ap_CS_fsm_state43;
reg   [31:0] a2_4_reg_7207;
wire   [31:0] b0_3_fu_4370_p2;
reg   [31:0] b0_3_reg_7213;
wire   [31:0] b3_3_fu_4375_p2;
reg   [31:0] b3_3_reg_7219;
wire   [31:0] a0_7_fu_4380_p2;
reg   [31:0] a0_7_reg_7225;
wire   [31:0] a3_7_fu_4392_p2;
reg   [31:0] a3_7_reg_7231;
wire   [31:0] tmp_74_fu_4396_p2;
reg  signed [31:0] tmp_74_reg_7237;
wire   [31:0] tmp_76_fu_4402_p2;
reg  signed [31:0] tmp_76_reg_7242;
reg   [31:0] a1_4_reg_7247;
wire    ap_CS_fsm_state44;
wire   [31:0] tmp_82_fu_4446_p2;
reg   [31:0] tmp_82_reg_7263;
wire   [31:0] tmp_85_fu_4450_p2;
reg   [31:0] tmp_85_reg_7268;
wire   [31:0] b1_3_fu_4454_p2;
reg   [31:0] b1_3_reg_7273;
wire    ap_CS_fsm_state45;
wire   [31:0] b2_3_fu_4458_p2;
reg   [31:0] b2_3_reg_7279;
reg   [31:0] c1_3_reg_7285;
reg   [31:0] c2_3_reg_7291;
wire   [31:0] tmp_83_fu_4492_p2;
reg   [31:0] tmp_83_reg_7297;
wire    ap_CS_fsm_state46;
wire   [31:0] tmp_84_fu_4496_p2;
reg   [31:0] tmp_84_reg_7302;
wire   [0:0] exitcond3_fu_4500_p2;
wire   [6:0] indvar_next2_fu_4506_p2;
reg    ap_enable_reg_pp2_iter0;
wire   [0:0] exitcond7_fu_4517_p2;
wire    ap_CS_fsm_state63;
wire   [1:0] i_5_fu_4523_p2;
reg   [1:0] i_5_reg_7325;
wire   [0:0] exitcond4_fu_4529_p2;
reg   [0:0] ap_reg_pp3_iter1_exitcond4_reg_7330;
wire   [5:0] indvar_next3_fu_4535_p2;
reg    ap_enable_reg_pp3_iter0;
wire   [3:0] tmp_87_fu_4541_p1;
reg   [3:0] tmp_87_reg_7339;
reg   [3:0] ap_reg_pp3_iter1_tmp_87_reg_7339;
reg   [0:0] tmp_88_reg_7343;
reg   [0:0] ap_reg_pp3_iter1_tmp_88_reg_7343;
wire   [0:0] exitcond_fu_4809_p2;
wire    ap_CS_fsm_state68;
wire   [0:0] tmp_89_fu_4815_p3;
reg   [0:0] tmp_89_reg_7383;
reg   [0:0] tmp_92_reg_7419;
reg   [27:0] tmp_93_reg_7424;
reg   [27:0] tmp_94_reg_7429;
reg   [0:0] tmp_96_reg_7434;
reg   [27:0] tmp_97_reg_7439;
reg   [27:0] tmp_98_reg_7444;
reg   [0:0] tmp_100_reg_7449;
reg   [27:0] tmp_101_reg_7454;
reg   [27:0] tmp_102_reg_7459;
reg   [0:0] tmp_104_reg_7464;
reg   [27:0] tmp_105_reg_7469;
reg   [27:0] tmp_106_reg_7474;
reg   [0:0] tmp_108_reg_7479;
reg   [27:0] tmp_109_reg_7484;
reg   [27:0] tmp_110_reg_7489;
reg   [0:0] tmp_112_reg_7494;
reg   [27:0] tmp_113_reg_7499;
reg   [27:0] tmp_114_reg_7504;
reg   [0:0] tmp_116_reg_7509;
reg   [27:0] tmp_117_reg_7514;
reg   [27:0] tmp_118_reg_7519;
reg   [0:0] tmp_122_reg_7524;
reg   [27:0] tmp_120_reg_7529;
reg   [27:0] tmp_121_reg_7534;
reg   [0:0] tmp_128_reg_7539;
reg   [27:0] tmp_123_reg_7544;
reg   [27:0] tmp_124_reg_7549;
reg   [0:0] tmp_135_reg_7554;
reg   [27:0] tmp_126_reg_7559;
reg   [27:0] tmp_127_reg_7564;
reg   [0:0] tmp_140_reg_7569;
reg   [27:0] tmp_129_reg_7574;
reg   [27:0] tmp_130_reg_7579;
reg   [0:0] tmp_146_reg_7584;
reg   [27:0] tmp_132_reg_7589;
reg   [27:0] tmp_136_reg_7594;
reg   [0:0] tmp_151_reg_7599;
reg   [27:0] tmp_138_reg_7604;
reg   [27:0] tmp_139_reg_7609;
reg   [0:0] tmp_153_reg_7614;
reg   [27:0] tmp_141_reg_7619;
reg   [27:0] tmp_142_reg_7624;
reg   [0:0] tmp_155_reg_7629;
reg   [27:0] tmp_144_reg_7634;
reg   [27:0] tmp_145_reg_7639;
reg   [0:0] tmp_157_reg_7644;
reg   [27:0] tmp_147_reg_7649;
reg   [27:0] tmp_148_reg_7654;
wire   [5:0] k_s_fu_5847_p2;
reg   [5:0] k_s_reg_7659;
wire   [31:0] inp3_buf_0_1_4_fu_5876_p3;
wire    ap_CS_fsm_state69;
wire   [31:0] inp3_buf_0_1_8_fu_5883_p3;
wire   [31:0] inp3_buf_1_1_4_fu_5913_p3;
wire   [31:0] inp3_buf_1_1_8_fu_5920_p3;
wire   [31:0] inp3_buf_2_1_4_fu_5950_p3;
wire   [31:0] inp3_buf_2_1_8_fu_5957_p3;
wire   [31:0] inp3_buf_3_1_4_fu_5987_p3;
wire   [31:0] inp3_buf_3_1_8_fu_5994_p3;
wire   [31:0] inp3_buf_4_1_4_fu_6024_p3;
wire   [31:0] inp3_buf_4_1_8_fu_6031_p3;
wire   [31:0] inp3_buf_5_1_4_fu_6061_p3;
wire   [31:0] inp3_buf_5_1_8_fu_6068_p3;
wire   [31:0] inp3_buf_6_1_4_fu_6098_p3;
wire   [31:0] inp3_buf_6_1_8_fu_6105_p3;
wire   [31:0] inp3_buf_7_1_4_fu_6135_p3;
wire   [31:0] inp3_buf_7_1_8_fu_6142_p3;
wire   [31:0] inp3_buf_8_1_4_fu_6172_p3;
wire   [31:0] inp3_buf_8_1_8_fu_6179_p3;
wire   [31:0] inp3_buf_9_1_4_fu_6209_p3;
wire   [31:0] inp3_buf_9_1_8_fu_6216_p3;
wire   [31:0] inp3_buf_10_1_4_fu_6246_p3;
wire   [31:0] inp3_buf_10_1_8_fu_6253_p3;
wire   [31:0] inp3_buf_11_1_4_fu_6283_p3;
wire   [31:0] inp3_buf_11_1_8_fu_6290_p3;
wire   [31:0] inp3_buf_12_1_4_fu_6320_p3;
wire   [31:0] inp3_buf_12_1_8_fu_6327_p3;
wire   [31:0] inp3_buf_13_1_4_fu_6357_p3;
wire   [31:0] inp3_buf_13_1_8_fu_6364_p3;
wire   [31:0] inp3_buf_14_1_4_fu_6394_p3;
wire   [31:0] inp3_buf_14_1_8_fu_6401_p3;
wire   [31:0] inp3_buf_15_1_4_fu_6431_p3;
wire   [31:0] inp3_buf_15_1_24_fu_6438_p3;
wire   [0:0] exitcond5_fu_6445_p2;
wire    ap_block_state70_pp4_stage0_iter0;
wire    ap_block_state71_pp4_stage0_iter1;
reg    ap_block_state71_io;
reg    ap_block_pp4_stage0_11001;
wire   [5:0] indvar_next4_fu_6451_p2;
reg    ap_enable_reg_pp4_iter0;
wire   [31:0] tmp_149_fu_6481_p34;
reg   [31:0] tmp_149_reg_7833;
wire    ap_CS_fsm_state8;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state9;
reg    ap_enable_reg_pp0_iter2;
wire    ap_CS_fsm_state18;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state19;
reg    ap_enable_reg_pp1_iter2;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state48;
reg    ap_block_pp3_stage0_subdone;
reg    ap_enable_reg_pp3_iter2;
reg    ap_block_pp4_stage0_subdone;
reg    ap_condition_pp4_exit_iter0_state70;
reg   [5:0] inp1_buf_address0;
reg    inp1_buf_ce0;
reg    inp1_buf_we0;
reg   [5:0] inp1_buf_address1;
reg    inp1_buf_ce1;
reg   [5:0] inp2_buf_address0;
reg    inp2_buf_ce0;
reg    inp2_buf_we0;
reg   [31:0] inp2_buf_d0;
reg   [5:0] inp2_buf_address1;
reg    inp2_buf_ce1;
reg    inp2_buf_we1;
reg   [31:0] inp2_buf_d1;
reg   [6:0] ap_phi_mux_indvar_phi_fu_487_p4;
reg   [6:0] ap_phi_mux_indvar1_phi_fu_499_p4;
reg   [3:0] i_reg_507;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state22;
reg   [3:0] i_1_reg_519;
wire    ap_CS_fsm_state47;
reg   [31:0] inp3_buf_15_1_3_reg_3027;
reg   [31:0] inp3_buf_15_1_reg_541;
wire    ap_CS_fsm_state72;
reg   [31:0] inp3_buf_15_0_3_reg_3039;
reg   [31:0] inp3_buf_15_0_reg_553;
reg   [31:0] inp3_buf_14_1_3_reg_3051;
reg   [31:0] inp3_buf_14_1_reg_565;
reg   [31:0] inp3_buf_14_0_3_reg_3063;
reg   [31:0] inp3_buf_14_0_reg_577;
reg   [31:0] inp3_buf_13_1_3_reg_3075;
reg   [31:0] inp3_buf_13_1_reg_589;
reg   [31:0] inp3_buf_13_0_3_reg_3087;
reg   [31:0] inp3_buf_13_0_reg_601;
reg   [31:0] inp3_buf_12_1_3_reg_3099;
reg   [31:0] inp3_buf_12_1_reg_613;
reg   [31:0] inp3_buf_12_0_3_reg_3111;
reg   [31:0] inp3_buf_12_0_reg_625;
reg   [31:0] inp3_buf_11_1_3_reg_3123;
reg   [31:0] inp3_buf_11_1_reg_637;
reg   [31:0] inp3_buf_11_0_3_reg_3135;
reg   [31:0] inp3_buf_11_0_reg_649;
reg   [31:0] inp3_buf_10_1_3_reg_3147;
reg   [31:0] inp3_buf_10_1_reg_661;
reg   [31:0] inp3_buf_10_0_3_reg_3159;
reg   [31:0] inp3_buf_10_0_reg_673;
reg   [31:0] inp3_buf_9_1_3_reg_3171;
reg   [31:0] inp3_buf_9_1_reg_685;
reg   [31:0] inp3_buf_9_0_3_reg_3183;
reg   [31:0] inp3_buf_9_0_reg_697;
reg   [31:0] inp3_buf_8_1_3_reg_3195;
reg   [31:0] inp3_buf_8_1_reg_709;
reg   [31:0] inp3_buf_8_0_3_reg_3207;
reg   [31:0] inp3_buf_8_0_reg_721;
reg   [31:0] inp3_buf_7_1_3_reg_3219;
reg   [31:0] inp3_buf_7_1_reg_733;
reg   [31:0] inp3_buf_7_0_3_reg_3231;
reg   [31:0] inp3_buf_7_0_reg_745;
reg   [31:0] inp3_buf_6_1_3_reg_3243;
reg   [31:0] inp3_buf_6_1_reg_757;
reg   [31:0] inp3_buf_6_0_3_reg_3255;
reg   [31:0] inp3_buf_6_0_reg_769;
reg   [31:0] inp3_buf_5_1_3_reg_3267;
reg   [31:0] inp3_buf_5_1_reg_781;
reg   [31:0] inp3_buf_5_0_3_reg_3279;
reg   [31:0] inp3_buf_5_0_reg_793;
reg   [31:0] inp3_buf_4_1_3_reg_3291;
reg   [31:0] inp3_buf_4_1_reg_805;
reg   [31:0] inp3_buf_4_0_3_reg_3303;
reg   [31:0] inp3_buf_4_0_reg_817;
reg   [31:0] inp3_buf_3_1_3_reg_3315;
reg   [31:0] inp3_buf_3_1_reg_829;
reg   [31:0] inp3_buf_3_0_3_reg_3327;
reg   [31:0] inp3_buf_3_0_reg_841;
reg   [31:0] inp3_buf_2_1_3_reg_3339;
reg   [31:0] inp3_buf_2_1_reg_853;
reg   [31:0] inp3_buf_2_0_3_reg_3351;
reg   [31:0] inp3_buf_2_0_reg_865;
reg   [31:0] inp3_buf_1_1_3_reg_3363;
reg   [31:0] inp3_buf_1_1_reg_877;
reg   [31:0] inp3_buf_1_0_3_reg_3375;
reg   [31:0] inp3_buf_1_0_reg_889;
reg   [31:0] inp3_buf_0_1_3_reg_3387;
reg   [31:0] inp3_buf_0_1_reg_901;
reg   [31:0] inp3_buf_0_0_s_reg_3399;
reg   [31:0] inp3_buf_0_0_reg_913;
reg   [1:0] i_2_reg_925;
reg   [31:0] ap_phi_mux_inp3_buf_15_1_2_phi_fu_1303_p32;
reg   [31:0] ap_phi_mux_inp3_buf_15_0_s_phi_fu_1357_p32;
reg   [31:0] ap_phi_mux_inp3_buf_14_1_2_phi_fu_1411_p32;
reg   [31:0] ap_phi_mux_inp3_buf_14_0_s_phi_fu_1465_p32;
reg   [31:0] ap_phi_mux_inp3_buf_13_1_2_phi_fu_1519_p32;
reg   [31:0] ap_phi_mux_inp3_buf_13_0_s_phi_fu_1573_p32;
reg   [31:0] ap_phi_mux_inp3_buf_12_1_2_phi_fu_1627_p32;
reg   [31:0] ap_phi_mux_inp3_buf_12_0_s_phi_fu_1681_p32;
reg   [31:0] ap_phi_mux_inp3_buf_11_1_2_phi_fu_1735_p32;
reg   [31:0] ap_phi_mux_inp3_buf_11_0_s_phi_fu_1789_p32;
reg   [31:0] ap_phi_mux_inp3_buf_10_1_2_phi_fu_1843_p32;
reg   [31:0] ap_phi_mux_inp3_buf_10_0_s_phi_fu_1897_p32;
reg   [31:0] ap_phi_mux_inp3_buf_9_1_2_phi_fu_1951_p32;
reg   [31:0] ap_phi_mux_inp3_buf_9_0_s_phi_fu_2005_p32;
reg   [31:0] ap_phi_mux_inp3_buf_8_1_2_phi_fu_2059_p32;
reg   [31:0] ap_phi_mux_inp3_buf_8_0_s_phi_fu_2113_p32;
reg   [31:0] ap_phi_mux_inp3_buf_7_1_2_phi_fu_2167_p32;
reg   [31:0] ap_phi_mux_inp3_buf_7_0_s_phi_fu_2221_p32;
reg   [31:0] ap_phi_mux_inp3_buf_6_1_2_phi_fu_2275_p32;
reg   [31:0] ap_phi_mux_inp3_buf_6_0_s_phi_fu_2329_p32;
reg   [31:0] ap_phi_mux_inp3_buf_5_1_2_phi_fu_2383_p32;
reg   [31:0] ap_phi_mux_inp3_buf_5_0_s_phi_fu_2437_p32;
reg   [31:0] ap_phi_mux_inp3_buf_4_1_2_phi_fu_2491_p32;
reg   [31:0] ap_phi_mux_inp3_buf_4_0_s_phi_fu_2545_p32;
reg   [31:0] ap_phi_mux_inp3_buf_3_1_2_phi_fu_2599_p32;
reg   [31:0] ap_phi_mux_inp3_buf_3_0_s_phi_fu_2653_p32;
reg   [31:0] ap_phi_mux_inp3_buf_2_1_2_phi_fu_2707_p32;
reg   [31:0] ap_phi_mux_inp3_buf_2_0_s_phi_fu_2761_p32;
reg   [31:0] ap_phi_mux_inp3_buf_1_1_2_phi_fu_2815_p32;
reg   [31:0] ap_phi_mux_inp3_buf_1_0_s_phi_fu_2869_p32;
reg   [31:0] ap_phi_mux_inp3_buf_0_1_2_phi_fu_2923_p32;
reg   [31:0] ap_phi_mux_inp3_buf_0_0_2_phi_fu_2977_p32;
wire   [31:0] inp3_buf_15_1_5_fu_4793_p3;
wire   [31:0] ap_phi_reg_pp3_iter2_inp3_buf_15_1_2_reg_1299;
wire   [31:0] inp3_buf_15_1_7_fu_4801_p3;
wire   [31:0] ap_phi_reg_pp3_iter2_inp3_buf_15_0_s_reg_1353;
wire   [31:0] ap_phi_reg_pp3_iter2_inp3_buf_14_1_2_reg_1407;
wire   [31:0] inp3_buf_14_1_5_fu_4553_p3;
wire   [31:0] ap_phi_reg_pp3_iter2_inp3_buf_14_0_s_reg_1461;
wire   [31:0] inp3_buf_15_1_22_fu_4561_p3;
wire   [31:0] ap_phi_reg_pp3_iter2_inp3_buf_13_1_2_reg_1515;
wire   [31:0] inp3_buf_13_1_5_fu_4569_p3;
wire   [31:0] ap_phi_reg_pp3_iter2_inp3_buf_13_0_s_reg_1569;
wire   [31:0] inp3_buf_15_1_21_fu_4577_p3;
wire   [31:0] ap_phi_reg_pp3_iter2_inp3_buf_12_1_2_reg_1623;
wire   [31:0] inp3_buf_12_1_5_fu_4585_p3;
wire   [31:0] ap_phi_reg_pp3_iter2_inp3_buf_12_0_s_reg_1677;
wire   [31:0] inp3_buf_15_1_20_fu_4593_p3;
wire   [31:0] ap_phi_reg_pp3_iter2_inp3_buf_11_1_2_reg_1731;
wire   [31:0] inp3_buf_11_1_5_fu_4601_p3;
wire   [31:0] ap_phi_reg_pp3_iter2_inp3_buf_11_0_s_reg_1785;
wire   [31:0] inp3_buf_15_1_19_fu_4609_p3;
wire   [31:0] ap_phi_reg_pp3_iter2_inp3_buf_10_1_2_reg_1839;
wire   [31:0] inp3_buf_10_1_5_fu_4617_p3;
wire   [31:0] ap_phi_reg_pp3_iter2_inp3_buf_10_0_s_reg_1893;
wire   [31:0] inp3_buf_15_1_18_fu_4625_p3;
wire   [31:0] ap_phi_reg_pp3_iter2_inp3_buf_9_1_2_reg_1947;
wire   [31:0] inp3_buf_9_1_5_fu_4633_p3;
wire   [31:0] ap_phi_reg_pp3_iter2_inp3_buf_9_0_s_reg_2001;
wire   [31:0] inp3_buf_15_1_17_fu_4641_p3;
wire   [31:0] ap_phi_reg_pp3_iter2_inp3_buf_8_1_2_reg_2055;
wire   [31:0] inp3_buf_8_1_5_fu_4649_p3;
wire   [31:0] ap_phi_reg_pp3_iter2_inp3_buf_8_0_s_reg_2109;
wire   [31:0] inp3_buf_15_1_16_fu_4657_p3;
wire   [31:0] ap_phi_reg_pp3_iter2_inp3_buf_7_1_2_reg_2163;
wire   [31:0] inp3_buf_7_1_5_fu_4665_p3;
wire   [31:0] ap_phi_reg_pp3_iter2_inp3_buf_7_0_s_reg_2217;
wire   [31:0] inp3_buf_15_1_15_fu_4673_p3;
wire   [31:0] ap_phi_reg_pp3_iter2_inp3_buf_6_1_2_reg_2271;
wire   [31:0] inp3_buf_6_1_5_fu_4681_p3;
wire   [31:0] ap_phi_reg_pp3_iter2_inp3_buf_6_0_s_reg_2325;
wire   [31:0] inp3_buf_15_1_14_fu_4689_p3;
wire   [31:0] ap_phi_reg_pp3_iter2_inp3_buf_5_1_2_reg_2379;
wire   [31:0] inp3_buf_5_1_5_fu_4697_p3;
wire   [31:0] ap_phi_reg_pp3_iter2_inp3_buf_5_0_s_reg_2433;
wire   [31:0] inp3_buf_15_1_13_fu_4705_p3;
wire   [31:0] ap_phi_reg_pp3_iter2_inp3_buf_4_1_2_reg_2487;
wire   [31:0] inp3_buf_4_1_5_fu_4713_p3;
wire   [31:0] ap_phi_reg_pp3_iter2_inp3_buf_4_0_s_reg_2541;
wire   [31:0] inp3_buf_15_1_12_fu_4721_p3;
wire   [31:0] ap_phi_reg_pp3_iter2_inp3_buf_3_1_2_reg_2595;
wire   [31:0] inp3_buf_3_1_5_fu_4729_p3;
wire   [31:0] ap_phi_reg_pp3_iter2_inp3_buf_3_0_s_reg_2649;
wire   [31:0] inp3_buf_15_1_11_fu_4737_p3;
wire   [31:0] ap_phi_reg_pp3_iter2_inp3_buf_2_1_2_reg_2703;
wire   [31:0] inp3_buf_2_1_5_fu_4745_p3;
wire   [31:0] ap_phi_reg_pp3_iter2_inp3_buf_2_0_s_reg_2757;
wire   [31:0] inp3_buf_15_1_10_fu_4753_p3;
wire   [31:0] ap_phi_reg_pp3_iter2_inp3_buf_1_1_2_reg_2811;
wire   [31:0] inp3_buf_1_1_5_fu_4761_p3;
wire   [31:0] ap_phi_reg_pp3_iter2_inp3_buf_1_0_s_reg_2865;
wire   [31:0] inp3_buf_15_1_9_fu_4769_p3;
wire   [31:0] ap_phi_reg_pp3_iter2_inp3_buf_0_1_2_reg_2919;
wire   [31:0] inp3_buf_0_1_5_fu_4777_p3;
wire   [31:0] ap_phi_reg_pp3_iter2_inp3_buf_0_0_2_reg_2973;
wire   [31:0] inp3_buf_15_1_8_fu_4785_p3;
wire    ap_CS_fsm_state67;
reg   [5:0] k1_reg_3411;
wire   [63:0] tmp_fu_3506_p1;
wire   [63:0] tmp_1_fu_3523_p1;
wire    ap_CS_fsm_state34;
wire   [63:0] aptr_assign_15_sum1_1_fu_4063_p1;
wire   [63:0] aptr_assign_13_sum2_1_fu_4074_p1;
wire   [63:0] aptr_assign_11_sum_c_fu_4088_p1;
wire   [63:0] aptr_assign_9_sum3_c_fu_4098_p1;
wire   [63:0] tmp_51_fu_4103_p1;
wire   [63:0] aptr_assign_14_sum_c_fu_4116_p1;
wire   [63:0] aptr_assign_12_sum_c_fu_4126_p1;
wire   [63:0] aptr_assign_10_sum_c_fu_4136_p1;
wire   [63:0] tmp_86_fu_4512_p1;
wire   [63:0] tmp_12_fu_3464_p1;
wire   [63:0] tmp_14_fu_3484_p1;
reg    ap_reg_ioackin_BUS_SRC_DST_ARREADY;
reg    ap_sig_ioackin_BUS_SRC_DST_ARREADY;
reg    ap_reg_ioackin_BUS_SRC_DST_AWREADY;
reg    ap_reg_ioackin_BUS_SRC_DST_WREADY;
wire    ap_block_pp2_stage0_01001;
wire    ap_block_pp4_stage0_01001;
wire   [31:0] tmp_42_fu_3997_p2;
wire   [31:0] tmp_43_fu_4002_p2;
wire   [31:0] tmp_41_fu_4015_p2;
wire   [31:0] tmp_44_fu_4020_p2;
wire   [31:0] tmp_78_fu_4436_p2;
wire   [31:0] tmp_81_fu_4441_p2;
wire   [31:0] tmp_79_fu_4482_p2;
wire   [31:0] tmp_80_fu_4487_p2;
wire   [61:0] y3_fu_3454_p4;
wire   [61:0] x1_fu_3474_p4;
wire  signed [4:0] tmp_cast_fu_3555_p1;
wire   [5:0] tmp_s_fu_3564_p2;
wire  signed [5:0] tmp_14_cast_fu_3574_p1;
wire  signed [31:0] a0_fu_3587_p2;
wire   [7:0] grp_fu_3630_p0;
wire  signed [31:0] a3_fu_3617_p2;
wire  signed [9:0] grp_fu_3644_p0;
wire   [31:0] a2_fu_3612_p2;
wire   [9:0] grp_fu_3654_p0;
wire  signed [31:0] grp_fu_3654_p1;
wire   [31:0] a1_fu_3606_p2;
wire  signed [9:0] grp_fu_3664_p0;
wire  signed [31:0] grp_fu_3664_p1;
wire   [9:0] grp_fu_3670_p0;
wire  signed [31:0] grp_fu_3670_p1;
wire   [9:0] grp_fu_3676_p0;
wire  signed [31:0] grp_fu_3676_p1;
wire   [9:0] grp_fu_3682_p0;
wire   [7:0] grp_fu_3688_p0;
wire   [5:0] tmp_7_fu_3694_p3;
wire  signed [5:0] tmp_12_cast_fu_3707_p1;
wire  signed [40:0] tmp_17_cast_fu_3727_p1;
wire   [40:0] tmp_17_fu_3730_p2;
wire   [40:0] tmp_20_fu_3745_p2;
wire   [40:0] tmp_23_fu_3759_p2;
wire  signed [40:0] tmp_33_cast_fu_3773_p1;
wire   [40:0] tmp_26_fu_3776_p2;
wire   [31:0] b1_fu_3721_p2;
wire   [31:0] b0_fu_3715_p2;
wire   [9:0] grp_fu_3818_p0;
wire   [31:0] b2_fu_3803_p2;
wire   [8:0] grp_fu_3828_p0;
wire  signed [31:0] grp_fu_3828_p1;
wire   [31:0] b3_fu_3809_p2;
wire  signed [9:0] grp_fu_3838_p0;
wire  signed [31:0] grp_fu_3838_p1;
wire   [9:0] grp_fu_3844_p0;
wire  signed [31:0] grp_fu_3844_p1;
wire   [8:0] grp_fu_3850_p0;
wire  signed [31:0] grp_fu_3850_p1;
wire   [31:0] a2_2_fu_3864_p2;
wire   [31:0] a1_2_fu_3860_p2;
wire   [9:0] grp_fu_3887_p0;
wire   [40:0] grp_fu_3818_p2;
wire   [9:0] grp_fu_3906_p0;
wire   [9:0] grp_fu_3915_p0;
wire   [40:0] grp_fu_3887_p2;
wire   [40:0] tmp_33_fu_3931_p2;
wire   [40:0] tmp_36_fu_3945_p2;
wire   [31:0] a2_1_fu_3935_p4;
wire   [40:0] grp_fu_3906_p2;
wire   [40:0] grp_fu_3915_p2;
wire   [2:0] tmp_49_fu_4045_p1;
wire   [6:0] aptr_assign_11_sum_fu_4082_p2;
wire   [5:0] aptr_assign_9_sum3_fu_4093_p2;
wire   [6:0] aptr_assign_15_sum1_s_fu_4107_p1;
wire   [6:0] aptr_assign_14_sum_fu_4110_p2;
wire   [6:0] aptr_assign_12_sum_fu_4121_p2;
wire   [6:0] aptr_assign_10_sum_fu_4131_p2;
wire   [7:0] grp_fu_4149_p0;
wire  signed [9:0] grp_fu_4161_p0;
wire   [9:0] grp_fu_4170_p0;
wire  signed [31:0] grp_fu_4170_p1;
wire  signed [9:0] grp_fu_4179_p0;
wire  signed [31:0] grp_fu_4179_p1;
wire   [9:0] grp_fu_4185_p0;
wire  signed [31:0] grp_fu_4185_p1;
wire   [9:0] grp_fu_4191_p0;
wire  signed [31:0] grp_fu_4191_p1;
wire   [9:0] grp_fu_4197_p0;
wire   [7:0] grp_fu_4203_p0;
wire   [9:0] grp_fu_4222_p0;
wire   [8:0] grp_fu_4231_p0;
wire  signed [31:0] grp_fu_4231_p1;
wire  signed [9:0] grp_fu_4241_p0;
wire  signed [31:0] grp_fu_4241_p1;
wire   [9:0] grp_fu_4247_p0;
wire  signed [31:0] grp_fu_4247_p1;
wire   [8:0] grp_fu_4253_p0;
wire  signed [31:0] grp_fu_4253_p1;
wire  signed [40:0] tmp_73_cast_fu_4259_p1;
wire   [40:0] tmp_54_fu_4262_p2;
wire   [40:0] tmp_57_fu_4277_p2;
wire   [40:0] tmp_60_fu_4291_p2;
wire  signed [40:0] tmp_89_cast_fu_4305_p1;
wire   [40:0] tmp_63_fu_4308_p2;
wire   [40:0] grp_fu_4222_p2;
wire   [9:0] grp_fu_4336_p0;
wire   [40:0] tmp_70_fu_4342_p2;
wire   [40:0] tmp_73_fu_4356_p2;
wire   [31:0] a3_4_fu_4360_p4;
wire   [31:0] a2_5_fu_4388_p2;
wire   [31:0] a1_5_fu_4384_p2;
wire   [40:0] grp_fu_4336_p2;
wire   [9:0] grp_fu_4421_p0;
wire   [9:0] grp_fu_4430_p0;
wire   [40:0] grp_fu_4421_p2;
wire   [40:0] grp_fu_4430_p2;
wire   [31:0] inp3_buf_load_0_phi_fu_4823_p3;
wire   [0:0] tmp_90_fu_4831_p3;
wire   [31:0] tmp_131_cast_cast_fu_4839_p3;
wire   [31:0] tmp_91_fu_4847_p2;
wire   [31:0] p_neg_fu_4861_p2;
wire   [31:0] inp3_buf_load_113_ph_fu_4887_p3;
wire   [0:0] tmp_95_fu_4895_p3;
wire   [31:0] tmp_139_cast_cast_fu_4903_p3;
wire   [31:0] tmp_136_1_fu_4911_p2;
wire   [31:0] p_neg_1_fu_4925_p2;
wire   [31:0] inp3_buf_load_2_phi_fu_4951_p3;
wire   [0:0] tmp_99_fu_4959_p3;
wire   [31:0] tmp_142_cast_cast_fu_4967_p3;
wire   [31:0] tmp_136_2_fu_4975_p2;
wire   [31:0] p_neg_2_fu_4989_p2;
wire   [31:0] inp3_buf_load_3_phi_fu_5015_p3;
wire   [0:0] tmp_103_fu_5023_p3;
wire   [31:0] tmp_145_cast_cast_fu_5031_p3;
wire   [31:0] tmp_136_3_fu_5039_p2;
wire   [31:0] p_neg_3_fu_5053_p2;
wire   [31:0] inp3_buf_load_4_phi_fu_5079_p3;
wire   [0:0] tmp_107_fu_5087_p3;
wire   [31:0] tmp_148_cast_cast_fu_5095_p3;
wire   [31:0] tmp_136_4_fu_5103_p2;
wire   [31:0] p_neg_4_fu_5117_p2;
wire   [31:0] inp3_buf_load_5_phi_fu_5143_p3;
wire   [0:0] tmp_111_fu_5151_p3;
wire   [31:0] tmp_151_cast_cast_fu_5159_p3;
wire   [31:0] tmp_136_5_fu_5167_p2;
wire   [31:0] p_neg_5_fu_5181_p2;
wire   [31:0] inp3_buf_load_6_phi_fu_5207_p3;
wire   [0:0] tmp_115_fu_5215_p3;
wire   [31:0] tmp_154_cast_cast_fu_5223_p3;
wire   [31:0] tmp_136_6_fu_5231_p2;
wire   [31:0] p_neg_6_fu_5245_p2;
wire   [31:0] inp3_buf_load_7_phi_fu_5271_p3;
wire   [0:0] tmp_119_fu_5279_p3;
wire   [31:0] tmp_157_cast_cast_fu_5287_p3;
wire   [31:0] tmp_136_7_fu_5295_p2;
wire   [31:0] p_neg_7_fu_5309_p2;
wire   [31:0] inp3_buf_load_8_phi_fu_5335_p3;
wire   [0:0] tmp_125_fu_5343_p3;
wire   [31:0] tmp_160_cast_cast_fu_5351_p3;
wire   [31:0] tmp_136_8_fu_5359_p2;
wire   [31:0] p_neg_8_fu_5373_p2;
wire   [31:0] inp3_buf_load_9_phi_fu_5399_p3;
wire   [0:0] tmp_131_fu_5407_p3;
wire   [31:0] tmp_163_cast_cast_fu_5415_p3;
wire   [31:0] tmp_136_9_fu_5423_p2;
wire   [31:0] p_neg_9_fu_5437_p2;
wire   [31:0] inp3_buf_load_10_phi_fu_5463_p3;
wire   [0:0] tmp_137_fu_5471_p3;
wire   [31:0] tmp_166_cast_cast_fu_5479_p3;
wire   [31:0] tmp_136_s_fu_5487_p2;
wire   [31:0] p_neg_s_fu_5501_p2;
wire   [31:0] inp3_buf_load_11_phi_fu_5527_p3;
wire   [0:0] tmp_143_fu_5535_p3;
wire   [31:0] tmp_169_cast_cast_fu_5543_p3;
wire   [31:0] tmp_136_10_fu_5551_p2;
wire   [31:0] p_neg_10_fu_5565_p2;
wire   [31:0] inp3_buf_load_12_phi_fu_5591_p3;
wire   [0:0] tmp_150_fu_5599_p3;
wire   [31:0] tmp_172_cast_cast_fu_5607_p3;
wire   [31:0] tmp_136_11_fu_5615_p2;
wire   [31:0] p_neg_11_fu_5629_p2;
wire   [31:0] inp3_buf_load_13_phi_fu_5655_p3;
wire   [0:0] tmp_152_fu_5663_p3;
wire   [31:0] tmp_175_cast_cast_fu_5671_p3;
wire   [31:0] tmp_136_12_fu_5679_p2;
wire   [31:0] p_neg_12_fu_5693_p2;
wire   [31:0] inp3_buf_load_14_phi_fu_5719_p3;
wire   [0:0] tmp_154_fu_5727_p3;
wire   [31:0] tmp_178_cast_cast_fu_5735_p3;
wire   [31:0] tmp_136_13_fu_5743_p2;
wire   [31:0] p_neg_13_fu_5757_p2;
wire   [31:0] inp3_buf_load_15_phi_fu_5783_p3;
wire   [0:0] tmp_156_fu_5791_p3;
wire   [31:0] tmp_181_cast_cast_fu_5799_p3;
wire   [31:0] tmp_136_14_fu_5807_p2;
wire   [31:0] p_neg_14_fu_5821_p2;
wire   [28:0] p_lshr_cast_fu_5853_p1;
wire   [28:0] p_neg_t_fu_5856_p2;
wire   [28:0] p_lshr_f_cast_fu_5862_p1;
wire   [28:0] inp3_buf_0_1_9_fu_5865_p3;
wire  signed [31:0] inp3_buf_0_0_3_cas_fu_5872_p1;
wire   [28:0] p_lshr_1_cast_fu_5890_p1;
wire   [28:0] p_neg_t_1_fu_5893_p2;
wire   [28:0] p_lshr_f_1_cast_fu_5899_p1;
wire   [28:0] inp3_buf_1_1_9_fu_5902_p3;
wire  signed [31:0] inp3_buf_1_0_2_cas_fu_5909_p1;
wire   [28:0] p_lshr_2_cast_fu_5927_p1;
wire   [28:0] p_neg_t_2_fu_5930_p2;
wire   [28:0] p_lshr_f_2_cast_fu_5936_p1;
wire   [28:0] inp3_buf_2_1_9_fu_5939_p3;
wire  signed [31:0] inp3_buf_2_0_2_cas_fu_5946_p1;
wire   [28:0] p_lshr_3_cast_fu_5964_p1;
wire   [28:0] p_neg_t_3_fu_5967_p2;
wire   [28:0] p_lshr_f_3_cast_fu_5973_p1;
wire   [28:0] inp3_buf_3_1_9_fu_5976_p3;
wire  signed [31:0] inp3_buf_3_0_2_cas_fu_5983_p1;
wire   [28:0] p_lshr_4_cast_fu_6001_p1;
wire   [28:0] p_neg_t_4_fu_6004_p2;
wire   [28:0] p_lshr_f_4_cast_fu_6010_p1;
wire   [28:0] inp3_buf_4_1_9_fu_6013_p3;
wire  signed [31:0] inp3_buf_4_0_2_cas_fu_6020_p1;
wire   [28:0] p_lshr_5_cast_fu_6038_p1;
wire   [28:0] p_neg_t_5_fu_6041_p2;
wire   [28:0] p_lshr_f_5_cast_fu_6047_p1;
wire   [28:0] inp3_buf_5_1_9_fu_6050_p3;
wire  signed [31:0] inp3_buf_5_0_2_cas_fu_6057_p1;
wire   [28:0] p_lshr_6_cast_fu_6075_p1;
wire   [28:0] p_neg_t_6_fu_6078_p2;
wire   [28:0] p_lshr_f_6_cast_fu_6084_p1;
wire   [28:0] inp3_buf_6_1_9_fu_6087_p3;
wire  signed [31:0] inp3_buf_6_0_2_cas_fu_6094_p1;
wire   [28:0] p_lshr_7_cast_fu_6112_p1;
wire   [28:0] p_neg_t_7_fu_6115_p2;
wire   [28:0] p_lshr_f_7_cast_fu_6121_p1;
wire   [28:0] inp3_buf_7_1_9_fu_6124_p3;
wire  signed [31:0] inp3_buf_7_0_2_cas_fu_6131_p1;
wire   [28:0] p_lshr_8_cast_fu_6149_p1;
wire   [28:0] p_neg_t_8_fu_6152_p2;
wire   [28:0] p_lshr_f_8_cast_fu_6158_p1;
wire   [28:0] inp3_buf_8_1_9_fu_6161_p3;
wire  signed [31:0] inp3_buf_8_0_2_cas_fu_6168_p1;
wire   [28:0] p_lshr_9_cast_fu_6186_p1;
wire   [28:0] p_neg_t_9_fu_6189_p2;
wire   [28:0] p_lshr_f_9_cast_fu_6195_p1;
wire   [28:0] inp3_buf_9_1_9_fu_6198_p3;
wire  signed [31:0] inp3_buf_9_0_2_cas_fu_6205_p1;
wire   [28:0] p_lshr_cast_44_fu_6223_p1;
wire   [28:0] p_neg_t_s_fu_6226_p2;
wire   [28:0] p_lshr_f_cast_45_fu_6232_p1;
wire   [28:0] inp3_buf_10_1_9_fu_6235_p3;
wire  signed [31:0] inp3_buf_10_0_2_ca_fu_6242_p1;
wire   [28:0] p_lshr_10_cast_fu_6260_p1;
wire   [28:0] p_neg_t_10_fu_6263_p2;
wire   [28:0] p_lshr_f_10_cast_fu_6269_p1;
wire   [28:0] inp3_buf_11_1_9_fu_6272_p3;
wire  signed [31:0] inp3_buf_11_0_2_ca_fu_6279_p1;
wire   [28:0] p_lshr_11_cast_fu_6297_p1;
wire   [28:0] p_neg_t_11_fu_6300_p2;
wire   [28:0] p_lshr_f_11_cast_fu_6306_p1;
wire   [28:0] inp3_buf_12_1_9_fu_6309_p3;
wire  signed [31:0] inp3_buf_12_0_2_ca_fu_6316_p1;
wire   [28:0] p_lshr_12_cast_fu_6334_p1;
wire   [28:0] p_neg_t_12_fu_6337_p2;
wire   [28:0] p_lshr_f_12_cast_fu_6343_p1;
wire   [28:0] inp3_buf_13_1_9_fu_6346_p3;
wire  signed [31:0] inp3_buf_13_0_2_ca_fu_6353_p1;
wire   [28:0] p_lshr_13_cast_fu_6371_p1;
wire   [28:0] p_neg_t_13_fu_6374_p2;
wire   [28:0] p_lshr_f_13_cast_fu_6380_p1;
wire   [28:0] inp3_buf_14_1_9_fu_6383_p3;
wire  signed [31:0] inp3_buf_14_0_2_ca_fu_6390_p1;
wire   [28:0] p_lshr_14_cast_fu_6408_p1;
wire   [28:0] p_neg_t_14_fu_6411_p2;
wire   [28:0] p_lshr_f_14_cast_fu_6417_p1;
wire   [28:0] inp3_buf_15_1_25_fu_6420_p3;
wire  signed [31:0] inp3_buf_15_0_2_ca_fu_6427_p1;
wire   [3:0] tmp_158_fu_6457_p1;
wire   [0:0] tmp_159_fu_6461_p3;
wire   [4:0] tmp_133_fu_6469_p3;
wire   [5:0] tmp_149_fu_6481_p33;
reg   [66:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
reg    ap_idle_pp4;
wire    ap_enable_pp4;
reg    ap_condition_2064;
reg    ap_condition_2075;

// power-on initialization
initial begin
#0 ap_CS_fsm = 67'd1;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp4_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp4_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
#0 ap_reg_ioackin_BUS_SRC_DST_ARREADY = 1'b0;
#0 ap_reg_ioackin_BUS_SRC_DST_AWREADY = 1'b0;
#0 ap_reg_ioackin_BUS_SRC_DST_WREADY = 1'b0;
end

ChenIDct_BUS_CTRL_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_BUS_CTRL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_BUS_CTRL_DATA_WIDTH ))
ChenIDct_BUS_CTRL_s_axi_U(
    .AWVALID(s_axi_BUS_CTRL_AWVALID),
    .AWREADY(s_axi_BUS_CTRL_AWREADY),
    .AWADDR(s_axi_BUS_CTRL_AWADDR),
    .WVALID(s_axi_BUS_CTRL_WVALID),
    .WREADY(s_axi_BUS_CTRL_WREADY),
    .WDATA(s_axi_BUS_CTRL_WDATA),
    .WSTRB(s_axi_BUS_CTRL_WSTRB),
    .ARVALID(s_axi_BUS_CTRL_ARVALID),
    .ARREADY(s_axi_BUS_CTRL_ARREADY),
    .ARADDR(s_axi_BUS_CTRL_ARADDR),
    .RVALID(s_axi_BUS_CTRL_RVALID),
    .RREADY(s_axi_BUS_CTRL_RREADY),
    .RDATA(s_axi_BUS_CTRL_RDATA),
    .RRESP(s_axi_BUS_CTRL_RRESP),
    .BVALID(s_axi_BUS_CTRL_BVALID),
    .BREADY(s_axi_BUS_CTRL_BREADY),
    .BRESP(s_axi_BUS_CTRL_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .x(x),
    .y(y)
);

ChenIDct_BUS_SRC_DST_m_axi #(
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_BUS_SRC_DST_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_BUS_SRC_DST_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_BUS_SRC_DST_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_BUS_SRC_DST_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_BUS_SRC_DST_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_BUS_SRC_DST_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_BUS_SRC_DST_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_BUS_SRC_DST_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_BUS_SRC_DST_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_BUS_SRC_DST_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_BUS_SRC_DST_CACHE_VALUE ))
ChenIDct_BUS_SRC_DST_m_axi_U(
    .AWVALID(m_axi_BUS_SRC_DST_AWVALID),
    .AWREADY(m_axi_BUS_SRC_DST_AWREADY),
    .AWADDR(m_axi_BUS_SRC_DST_AWADDR),
    .AWID(m_axi_BUS_SRC_DST_AWID),
    .AWLEN(m_axi_BUS_SRC_DST_AWLEN),
    .AWSIZE(m_axi_BUS_SRC_DST_AWSIZE),
    .AWBURST(m_axi_BUS_SRC_DST_AWBURST),
    .AWLOCK(m_axi_BUS_SRC_DST_AWLOCK),
    .AWCACHE(m_axi_BUS_SRC_DST_AWCACHE),
    .AWPROT(m_axi_BUS_SRC_DST_AWPROT),
    .AWQOS(m_axi_BUS_SRC_DST_AWQOS),
    .AWREGION(m_axi_BUS_SRC_DST_AWREGION),
    .AWUSER(m_axi_BUS_SRC_DST_AWUSER),
    .WVALID(m_axi_BUS_SRC_DST_WVALID),
    .WREADY(m_axi_BUS_SRC_DST_WREADY),
    .WDATA(m_axi_BUS_SRC_DST_WDATA),
    .WSTRB(m_axi_BUS_SRC_DST_WSTRB),
    .WLAST(m_axi_BUS_SRC_DST_WLAST),
    .WID(m_axi_BUS_SRC_DST_WID),
    .WUSER(m_axi_BUS_SRC_DST_WUSER),
    .ARVALID(m_axi_BUS_SRC_DST_ARVALID),
    .ARREADY(m_axi_BUS_SRC_DST_ARREADY),
    .ARADDR(m_axi_BUS_SRC_DST_ARADDR),
    .ARID(m_axi_BUS_SRC_DST_ARID),
    .ARLEN(m_axi_BUS_SRC_DST_ARLEN),
    .ARSIZE(m_axi_BUS_SRC_DST_ARSIZE),
    .ARBURST(m_axi_BUS_SRC_DST_ARBURST),
    .ARLOCK(m_axi_BUS_SRC_DST_ARLOCK),
    .ARCACHE(m_axi_BUS_SRC_DST_ARCACHE),
    .ARPROT(m_axi_BUS_SRC_DST_ARPROT),
    .ARQOS(m_axi_BUS_SRC_DST_ARQOS),
    .ARREGION(m_axi_BUS_SRC_DST_ARREGION),
    .ARUSER(m_axi_BUS_SRC_DST_ARUSER),
    .RVALID(m_axi_BUS_SRC_DST_RVALID),
    .RREADY(m_axi_BUS_SRC_DST_RREADY),
    .RDATA(m_axi_BUS_SRC_DST_RDATA),
    .RLAST(m_axi_BUS_SRC_DST_RLAST),
    .RID(m_axi_BUS_SRC_DST_RID),
    .RUSER(m_axi_BUS_SRC_DST_RUSER),
    .RRESP(m_axi_BUS_SRC_DST_RRESP),
    .BVALID(m_axi_BUS_SRC_DST_BVALID),
    .BREADY(m_axi_BUS_SRC_DST_BREADY),
    .BRESP(m_axi_BUS_SRC_DST_BRESP),
    .BID(m_axi_BUS_SRC_DST_BID),
    .BUSER(m_axi_BUS_SRC_DST_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(BUS_SRC_DST_ARVALID),
    .I_ARREADY(BUS_SRC_DST_ARREADY),
    .I_ARADDR(BUS_SRC_DST_ARADDR),
    .I_ARID(1'd0),
    .I_ARLEN(32'd64),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(BUS_SRC_DST_RVALID),
    .I_RREADY(BUS_SRC_DST_RREADY),
    .I_RDATA(BUS_SRC_DST_RDATA),
    .I_RID(BUS_SRC_DST_RID),
    .I_RUSER(BUS_SRC_DST_RUSER),
    .I_RRESP(BUS_SRC_DST_RRESP),
    .I_RLAST(BUS_SRC_DST_RLAST),
    .I_AWVALID(BUS_SRC_DST_AWVALID),
    .I_AWREADY(BUS_SRC_DST_AWREADY),
    .I_AWADDR(BUS_SRC_DST_addr_reg_6551),
    .I_AWID(1'd0),
    .I_AWLEN(32'd64),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(BUS_SRC_DST_WVALID),
    .I_WREADY(BUS_SRC_DST_WREADY),
    .I_WDATA(BUS_SRC_DST_WDATA),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(4'd15),
    .I_BVALID(BUS_SRC_DST_BVALID),
    .I_BREADY(BUS_SRC_DST_BREADY),
    .I_BRESP(BUS_SRC_DST_BRESP),
    .I_BID(BUS_SRC_DST_BID),
    .I_BUSER(BUS_SRC_DST_BUSER)
);

ChenIDct_inp1_buf #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
inp1_buf_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp1_buf_address0),
    .ce0(inp1_buf_ce0),
    .we0(inp1_buf_we0),
    .d0(BUS_SRC_DST_addr_1_r_1_reg_6574),
    .q0(inp1_buf_q0),
    .address1(inp1_buf_address1),
    .ce1(inp1_buf_ce1),
    .q1(inp1_buf_q1)
);

ChenIDct_inp2_buf #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
inp2_buf_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp2_buf_address0),
    .ce0(inp2_buf_ce0),
    .we0(inp2_buf_we0),
    .d0(inp2_buf_d0),
    .q0(inp2_buf_q0),
    .address1(inp2_buf_address1),
    .ce1(inp2_buf_ce1),
    .we1(inp2_buf_we1),
    .d1(inp2_buf_d1),
    .q1(inp2_buf_q1)
);

ChenIDct_mul_8ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 40 ))
ChenIDct_mul_8ns_bkb_U1(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3630_p0),
    .din1(a0_fu_3587_p2),
    .ce(1'b1),
    .dout(grp_fu_3630_p2)
);

ChenIDct_mul_10s_cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
ChenIDct_mul_10s_cud_U2(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3644_p0),
    .din1(a3_fu_3617_p2),
    .ce(1'b1),
    .dout(grp_fu_3644_p2)
);

ChenIDct_mul_10nsdEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
ChenIDct_mul_10nsdEe_U3(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3654_p0),
    .din1(grp_fu_3654_p1),
    .ce(1'b1),
    .dout(grp_fu_3654_p2)
);

ChenIDct_mul_10s_cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
ChenIDct_mul_10s_cud_U4(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3664_p0),
    .din1(grp_fu_3664_p1),
    .ce(1'b1),
    .dout(grp_fu_3664_p2)
);

ChenIDct_mul_10nsdEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
ChenIDct_mul_10nsdEe_U5(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3670_p0),
    .din1(grp_fu_3670_p1),
    .ce(1'b1),
    .dout(grp_fu_3670_p2)
);

ChenIDct_mul_10nsdEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
ChenIDct_mul_10nsdEe_U6(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3676_p0),
    .din1(grp_fu_3676_p1),
    .ce(1'b1),
    .dout(grp_fu_3676_p2)
);

ChenIDct_mul_10nsdEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
ChenIDct_mul_10nsdEe_U7(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3682_p0),
    .din1(a0_fu_3587_p2),
    .ce(1'b1),
    .dout(grp_fu_3682_p2)
);

ChenIDct_mul_8ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 40 ))
ChenIDct_mul_8ns_bkb_U8(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3688_p0),
    .din1(a3_fu_3617_p2),
    .ce(1'b1),
    .dout(grp_fu_3688_p2)
);

ChenIDct_mul_10nsdEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
ChenIDct_mul_10nsdEe_U9(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3818_p0),
    .din1(tmp_29_reg_6802),
    .ce(1'b1),
    .dout(grp_fu_3818_p2)
);

ChenIDct_mul_9ns_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
ChenIDct_mul_9ns_eOg_U10(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3828_p0),
    .din1(grp_fu_3828_p1),
    .ce(1'b1),
    .dout(grp_fu_3828_p2)
);

ChenIDct_mul_10s_cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
ChenIDct_mul_10s_cud_U11(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3838_p0),
    .din1(grp_fu_3838_p1),
    .ce(1'b1),
    .dout(grp_fu_3838_p2)
);

ChenIDct_mul_10nsdEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
ChenIDct_mul_10nsdEe_U12(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3844_p0),
    .din1(grp_fu_3844_p1),
    .ce(1'b1),
    .dout(grp_fu_3844_p2)
);

ChenIDct_mul_9ns_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
ChenIDct_mul_9ns_eOg_U13(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3850_p0),
    .din1(grp_fu_3850_p1),
    .ce(1'b1),
    .dout(grp_fu_3850_p2)
);

ChenIDct_mul_10nsdEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
ChenIDct_mul_10nsdEe_U14(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3887_p0),
    .din1(tmp_27_reg_6797),
    .ce(1'b1),
    .dout(grp_fu_3887_p2)
);

ChenIDct_mul_10nsdEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
ChenIDct_mul_10nsdEe_U15(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3906_p0),
    .din1(tmp_37_reg_6836),
    .ce(1'b1),
    .dout(grp_fu_3906_p2)
);

ChenIDct_mul_10nsdEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
ChenIDct_mul_10nsdEe_U16(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3915_p0),
    .din1(tmp_39_reg_6841),
    .ce(1'b1),
    .dout(grp_fu_3915_p2)
);

ChenIDct_mul_8ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 40 ))
ChenIDct_mul_8ns_bkb_U17(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4149_p0),
    .din1(reg_3448),
    .ce(1'b1),
    .dout(grp_fu_4149_p2)
);

ChenIDct_mul_10s_cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
ChenIDct_mul_10s_cud_U18(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4161_p0),
    .din1(a3_3_reg_7026),
    .ce(1'b1),
    .dout(grp_fu_4161_p2)
);

ChenIDct_mul_10nsdEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
ChenIDct_mul_10nsdEe_U19(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4170_p0),
    .din1(grp_fu_4170_p1),
    .ce(1'b1),
    .dout(grp_fu_4170_p2)
);

ChenIDct_mul_10s_cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
ChenIDct_mul_10s_cud_U20(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4179_p0),
    .din1(grp_fu_4179_p1),
    .ce(1'b1),
    .dout(grp_fu_4179_p2)
);

ChenIDct_mul_10nsdEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
ChenIDct_mul_10nsdEe_U21(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4185_p0),
    .din1(grp_fu_4185_p1),
    .ce(1'b1),
    .dout(grp_fu_4185_p2)
);

ChenIDct_mul_10nsdEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
ChenIDct_mul_10nsdEe_U22(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4191_p0),
    .din1(grp_fu_4191_p1),
    .ce(1'b1),
    .dout(grp_fu_4191_p2)
);

ChenIDct_mul_10nsdEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
ChenIDct_mul_10nsdEe_U23(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4197_p0),
    .din1(reg_3448),
    .ce(1'b1),
    .dout(grp_fu_4197_p2)
);

ChenIDct_mul_8ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 40 ))
ChenIDct_mul_8ns_bkb_U24(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4203_p0),
    .din1(a3_3_reg_7026),
    .ce(1'b1),
    .dout(grp_fu_4203_p2)
);

ChenIDct_mul_10nsdEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
ChenIDct_mul_10nsdEe_U25(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4222_p0),
    .din1(tmp_64_reg_7085),
    .ce(1'b1),
    .dout(grp_fu_4222_p2)
);

ChenIDct_mul_9ns_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
ChenIDct_mul_9ns_eOg_U26(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4231_p0),
    .din1(grp_fu_4231_p1),
    .ce(1'b1),
    .dout(grp_fu_4231_p2)
);

ChenIDct_mul_10s_cud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
ChenIDct_mul_10s_cud_U27(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4241_p0),
    .din1(grp_fu_4241_p1),
    .ce(1'b1),
    .dout(grp_fu_4241_p2)
);

ChenIDct_mul_10nsdEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
ChenIDct_mul_10nsdEe_U28(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4247_p0),
    .din1(grp_fu_4247_p1),
    .ce(1'b1),
    .dout(grp_fu_4247_p2)
);

ChenIDct_mul_9ns_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
ChenIDct_mul_9ns_eOg_U29(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4253_p0),
    .din1(grp_fu_4253_p1),
    .ce(1'b1),
    .dout(grp_fu_4253_p2)
);

ChenIDct_mul_10nsdEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
ChenIDct_mul_10nsdEe_U30(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4336_p0),
    .din1(tmp_66_reg_7090),
    .ce(1'b1),
    .dout(grp_fu_4336_p2)
);

ChenIDct_mul_10nsdEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
ChenIDct_mul_10nsdEe_U31(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4421_p0),
    .din1(tmp_74_reg_7237),
    .ce(1'b1),
    .dout(grp_fu_4421_p2)
);

ChenIDct_mul_10nsdEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 41 ))
ChenIDct_mul_10nsdEe_U32(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4430_p0),
    .din1(tmp_76_reg_7242),
    .ce(1'b1),
    .dout(grp_fu_4430_p2)
);

ChenIDct_mux_326_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
ChenIDct_mux_326_fYi_U33(
    .din0(inp3_buf_0_0_s_reg_3399),
    .din1(inp3_buf_0_1_3_reg_3387),
    .din2(inp3_buf_1_0_3_reg_3375),
    .din3(inp3_buf_1_1_3_reg_3363),
    .din4(inp3_buf_2_0_3_reg_3351),
    .din5(inp3_buf_2_1_3_reg_3339),
    .din6(inp3_buf_3_0_3_reg_3327),
    .din7(inp3_buf_3_1_3_reg_3315),
    .din8(inp3_buf_4_0_3_reg_3303),
    .din9(inp3_buf_4_1_3_reg_3291),
    .din10(inp3_buf_5_0_3_reg_3279),
    .din11(inp3_buf_5_1_3_reg_3267),
    .din12(inp3_buf_6_0_3_reg_3255),
    .din13(inp3_buf_6_1_3_reg_3243),
    .din14(inp3_buf_7_0_3_reg_3231),
    .din15(inp3_buf_7_1_3_reg_3219),
    .din16(inp3_buf_8_0_3_reg_3207),
    .din17(inp3_buf_8_1_3_reg_3195),
    .din18(inp3_buf_9_0_3_reg_3183),
    .din19(inp3_buf_9_1_3_reg_3171),
    .din20(inp3_buf_10_0_3_reg_3159),
    .din21(inp3_buf_10_1_3_reg_3147),
    .din22(inp3_buf_11_0_3_reg_3135),
    .din23(inp3_buf_11_1_3_reg_3123),
    .din24(inp3_buf_12_0_3_reg_3111),
    .din25(inp3_buf_12_1_3_reg_3099),
    .din26(inp3_buf_13_0_3_reg_3087),
    .din27(inp3_buf_13_1_3_reg_3075),
    .din28(inp3_buf_14_0_3_reg_3063),
    .din29(inp3_buf_14_1_3_reg_3051),
    .din30(inp3_buf_15_0_3_reg_3039),
    .din31(inp3_buf_15_1_3_reg_3027),
    .din32(tmp_149_fu_6481_p33),
    .dout(tmp_149_fu_6481_p34)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state9) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state9)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state9);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state19) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state18)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state19)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state19);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end else if ((1'b1 == ap_CS_fsm_state18)) begin
            ap_enable_reg_pp1_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_condition_pp2_exit_iter0_state48) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if (((1'b0 == ap_block_state36_io) & (1'b1 == ap_CS_fsm_state36) & (exitcond8_fu_4033_p2 == 1'd1))) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp2_exit_iter0_state48)) begin
                ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state48);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end else if (((1'b0 == ap_block_state36_io) & (1'b1 == ap_CS_fsm_state36) & (exitcond8_fu_4033_p2 == 1'd1))) begin
            ap_enable_reg_pp2_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp3_stage0) & (exitcond4_fu_4529_p2 == 1'd1) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state63) & (exitcond7_fu_4517_p2 == 1'd0))) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
        end else if (((1'b1 == ap_CS_fsm_state63) & (exitcond7_fu_4517_p2 == 1'd0))) begin
            ap_enable_reg_pp3_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp4_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b1 == ap_condition_pp4_exit_iter0_state70) & (1'b0 == ap_block_pp4_stage0_subdone))) begin
            ap_enable_reg_pp4_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state68) & (exitcond_fu_4809_p2 == 1'd1))) begin
            ap_enable_reg_pp4_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp4_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp4_exit_iter0_state70) & (1'b0 == ap_block_pp4_stage0_subdone))) begin
            ap_enable_reg_pp4_iter1 <= (1'b1 ^ ap_condition_pp4_exit_iter0_state70);
        end else if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
        end else if (((1'b1 == ap_CS_fsm_state68) & (exitcond_fu_4809_p2 == 1'd1))) begin
            ap_enable_reg_pp4_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_BUS_SRC_DST_ARREADY <= 1'b0;
    end else begin
        if ((((ap_sig_ioackin_BUS_SRC_DST_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2)) | ((ap_sig_ioackin_BUS_SRC_DST_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state56)) | ((ap_sig_ioackin_BUS_SRC_DST_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12)))) begin
            ap_reg_ioackin_BUS_SRC_DST_ARREADY <= 1'b0;
        end else if ((((1'b1 == BUS_SRC_DST_ARREADY) & (1'b1 == ap_CS_fsm_state2)) | ((1'b1 == BUS_SRC_DST_ARREADY) & (1'b1 == ap_CS_fsm_state56)) | ((1'b1 == BUS_SRC_DST_ARREADY) & (1'b1 == ap_CS_fsm_state12)))) begin
            ap_reg_ioackin_BUS_SRC_DST_ARREADY <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_BUS_SRC_DST_AWREADY <= 1'b0;
    end else begin
        if ((((ap_sig_ioackin_BUS_SRC_DST_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state62)) | ((1'b0 == ap_block_state36_io) & (1'b1 == ap_CS_fsm_state36) & (exitcond8_fu_4033_p2 == 1'd1)))) begin
            ap_reg_ioackin_BUS_SRC_DST_AWREADY <= 1'b0;
        end else if ((((1'b1 == BUS_SRC_DST_AWREADY) & (1'b1 == ap_CS_fsm_state62)) | ((1'b1 == BUS_SRC_DST_AWREADY) & (1'b1 == ap_CS_fsm_state36) & (exitcond8_fu_4033_p2 == 1'd1)))) begin
            ap_reg_ioackin_BUS_SRC_DST_AWREADY <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_BUS_SRC_DST_WREADY <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (exitcond5_reg_7824 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (ap_reg_pp2_iter1_exitcond3_reg_7307 == 1'd0)))) begin
            ap_reg_ioackin_BUS_SRC_DST_WREADY <= 1'b0;
        end else if ((((1'b0 == ap_block_pp4_stage0_01001) & (1'b1 == BUS_SRC_DST_WREADY) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (exitcond5_reg_7824 == 1'd0)) | ((1'b0 == ap_block_pp2_stage0_01001) & (1'b1 == BUS_SRC_DST_WREADY) & (ap_enable_reg_pp2_iter2 == 1'b1) & (ap_reg_pp2_iter1_exitcond3_reg_7307 == 1'd0)))) begin
            ap_reg_ioackin_BUS_SRC_DST_WREADY <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state23) & (exitcond9_fu_3532_p2 == 1'd1))) begin
        i_1_reg_519 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        i_1_reg_519 <= i_4_reg_6959;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        i_2_reg_925 <= i_5_reg_7325;
    end else if (((ap_sig_ioackin_BUS_SRC_DST_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state62))) begin
        i_2_reg_925 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        i_reg_507 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        i_reg_507 <= i_3_reg_6596;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        indvar1_reg_495 <= 7'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond2_reg_6579 == 1'd0))) begin
        indvar1_reg_495 <= indvar_next1_reg_6583;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state36_io) & (1'b1 == ap_CS_fsm_state36) & (exitcond8_fu_4033_p2 == 1'd1))) begin
        indvar2_reg_530 <= 7'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (exitcond3_fu_4500_p2 == 1'd0))) begin
        indvar2_reg_530 <= indvar_next2_fu_4506_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (exitcond4_fu_4529_p2 == 1'd0))) begin
        indvar3_reg_936 <= indvar_next3_fu_4535_p2;
    end else if (((1'b1 == ap_CS_fsm_state63) & (exitcond7_fu_4517_p2 == 1'd0))) begin
        indvar3_reg_936 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state68) & (exitcond_fu_4809_p2 == 1'd1))) begin
        indvar4_reg_3422 <= 6'd0;
    end else if (((1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond5_fu_6445_p2 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        indvar4_reg_3422 <= indvar_next4_fu_6451_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond1_reg_6565 == 1'd0))) begin
        indvar_reg_483 <= indvar_next_reg_6569;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        indvar_reg_483 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0))) begin
        inp3_buf_0_0_1_reg_1288 <= ap_phi_mux_inp3_buf_0_0_2_phi_fu_2977_p32;
    end else if (((1'b1 == ap_CS_fsm_state63) & (exitcond7_fu_4517_p2 == 1'd0))) begin
        inp3_buf_0_0_1_reg_1288 <= inp3_buf_0_0_reg_913;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        inp3_buf_0_0_s_reg_3399 <= inp3_buf_0_0_1_reg_1288;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        inp3_buf_0_0_s_reg_3399 <= inp3_buf_0_1_8_fu_5883_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0))) begin
        inp3_buf_0_1_1_reg_1277 <= ap_phi_mux_inp3_buf_0_1_2_phi_fu_2923_p32;
    end else if (((1'b1 == ap_CS_fsm_state63) & (exitcond7_fu_4517_p2 == 1'd0))) begin
        inp3_buf_0_1_1_reg_1277 <= inp3_buf_0_1_reg_901;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        inp3_buf_0_1_3_reg_3387 <= inp3_buf_0_1_1_reg_1277;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        inp3_buf_0_1_3_reg_3387 <= inp3_buf_0_1_4_fu_5876_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0))) begin
        inp3_buf_10_0_1_reg_1068 <= ap_phi_mux_inp3_buf_10_0_s_phi_fu_1897_p32;
    end else if (((1'b1 == ap_CS_fsm_state63) & (exitcond7_fu_4517_p2 == 1'd0))) begin
        inp3_buf_10_0_1_reg_1068 <= inp3_buf_10_0_reg_673;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        inp3_buf_10_0_3_reg_3159 <= inp3_buf_10_0_1_reg_1068;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        inp3_buf_10_0_3_reg_3159 <= inp3_buf_10_1_8_fu_6253_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0))) begin
        inp3_buf_10_1_1_reg_1057 <= ap_phi_mux_inp3_buf_10_1_2_phi_fu_1843_p32;
    end else if (((1'b1 == ap_CS_fsm_state63) & (exitcond7_fu_4517_p2 == 1'd0))) begin
        inp3_buf_10_1_1_reg_1057 <= inp3_buf_10_1_reg_661;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        inp3_buf_10_1_3_reg_3147 <= inp3_buf_10_1_1_reg_1057;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        inp3_buf_10_1_3_reg_3147 <= inp3_buf_10_1_4_fu_6246_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0))) begin
        inp3_buf_11_0_1_reg_1046 <= ap_phi_mux_inp3_buf_11_0_s_phi_fu_1789_p32;
    end else if (((1'b1 == ap_CS_fsm_state63) & (exitcond7_fu_4517_p2 == 1'd0))) begin
        inp3_buf_11_0_1_reg_1046 <= inp3_buf_11_0_reg_649;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        inp3_buf_11_0_3_reg_3135 <= inp3_buf_11_0_1_reg_1046;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        inp3_buf_11_0_3_reg_3135 <= inp3_buf_11_1_8_fu_6290_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0))) begin
        inp3_buf_11_1_1_reg_1035 <= ap_phi_mux_inp3_buf_11_1_2_phi_fu_1735_p32;
    end else if (((1'b1 == ap_CS_fsm_state63) & (exitcond7_fu_4517_p2 == 1'd0))) begin
        inp3_buf_11_1_1_reg_1035 <= inp3_buf_11_1_reg_637;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        inp3_buf_11_1_3_reg_3123 <= inp3_buf_11_1_1_reg_1035;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        inp3_buf_11_1_3_reg_3123 <= inp3_buf_11_1_4_fu_6283_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0))) begin
        inp3_buf_12_0_1_reg_1024 <= ap_phi_mux_inp3_buf_12_0_s_phi_fu_1681_p32;
    end else if (((1'b1 == ap_CS_fsm_state63) & (exitcond7_fu_4517_p2 == 1'd0))) begin
        inp3_buf_12_0_1_reg_1024 <= inp3_buf_12_0_reg_625;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        inp3_buf_12_0_3_reg_3111 <= inp3_buf_12_0_1_reg_1024;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        inp3_buf_12_0_3_reg_3111 <= inp3_buf_12_1_8_fu_6327_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0))) begin
        inp3_buf_12_1_1_reg_1013 <= ap_phi_mux_inp3_buf_12_1_2_phi_fu_1627_p32;
    end else if (((1'b1 == ap_CS_fsm_state63) & (exitcond7_fu_4517_p2 == 1'd0))) begin
        inp3_buf_12_1_1_reg_1013 <= inp3_buf_12_1_reg_613;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        inp3_buf_12_1_3_reg_3099 <= inp3_buf_12_1_1_reg_1013;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        inp3_buf_12_1_3_reg_3099 <= inp3_buf_12_1_4_fu_6320_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0))) begin
        inp3_buf_13_0_1_reg_1002 <= ap_phi_mux_inp3_buf_13_0_s_phi_fu_1573_p32;
    end else if (((1'b1 == ap_CS_fsm_state63) & (exitcond7_fu_4517_p2 == 1'd0))) begin
        inp3_buf_13_0_1_reg_1002 <= inp3_buf_13_0_reg_601;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        inp3_buf_13_0_3_reg_3087 <= inp3_buf_13_0_1_reg_1002;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        inp3_buf_13_0_3_reg_3087 <= inp3_buf_13_1_8_fu_6364_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0))) begin
        inp3_buf_13_1_1_reg_991 <= ap_phi_mux_inp3_buf_13_1_2_phi_fu_1519_p32;
    end else if (((1'b1 == ap_CS_fsm_state63) & (exitcond7_fu_4517_p2 == 1'd0))) begin
        inp3_buf_13_1_1_reg_991 <= inp3_buf_13_1_reg_589;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        inp3_buf_13_1_3_reg_3075 <= inp3_buf_13_1_1_reg_991;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        inp3_buf_13_1_3_reg_3075 <= inp3_buf_13_1_4_fu_6357_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0))) begin
        inp3_buf_14_0_1_reg_980 <= ap_phi_mux_inp3_buf_14_0_s_phi_fu_1465_p32;
    end else if (((1'b1 == ap_CS_fsm_state63) & (exitcond7_fu_4517_p2 == 1'd0))) begin
        inp3_buf_14_0_1_reg_980 <= inp3_buf_14_0_reg_577;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        inp3_buf_14_0_3_reg_3063 <= inp3_buf_14_0_1_reg_980;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        inp3_buf_14_0_3_reg_3063 <= inp3_buf_14_1_8_fu_6401_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0))) begin
        inp3_buf_14_1_1_reg_969 <= ap_phi_mux_inp3_buf_14_1_2_phi_fu_1411_p32;
    end else if (((1'b1 == ap_CS_fsm_state63) & (exitcond7_fu_4517_p2 == 1'd0))) begin
        inp3_buf_14_1_1_reg_969 <= inp3_buf_14_1_reg_565;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        inp3_buf_14_1_3_reg_3051 <= inp3_buf_14_1_1_reg_969;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        inp3_buf_14_1_3_reg_3051 <= inp3_buf_14_1_4_fu_6394_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0))) begin
        inp3_buf_15_0_1_reg_958 <= ap_phi_mux_inp3_buf_15_0_s_phi_fu_1357_p32;
    end else if (((1'b1 == ap_CS_fsm_state63) & (exitcond7_fu_4517_p2 == 1'd0))) begin
        inp3_buf_15_0_1_reg_958 <= inp3_buf_15_0_reg_553;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        inp3_buf_15_0_3_reg_3039 <= inp3_buf_15_0_1_reg_958;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        inp3_buf_15_0_3_reg_3039 <= inp3_buf_15_1_24_fu_6438_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0))) begin
        inp3_buf_15_1_1_reg_947 <= ap_phi_mux_inp3_buf_15_1_2_phi_fu_1303_p32;
    end else if (((1'b1 == ap_CS_fsm_state63) & (exitcond7_fu_4517_p2 == 1'd0))) begin
        inp3_buf_15_1_1_reg_947 <= inp3_buf_15_1_reg_541;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        inp3_buf_15_1_3_reg_3027 <= inp3_buf_15_1_1_reg_947;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        inp3_buf_15_1_3_reg_3027 <= inp3_buf_15_1_4_fu_6431_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0))) begin
        inp3_buf_1_0_1_reg_1266 <= ap_phi_mux_inp3_buf_1_0_s_phi_fu_2869_p32;
    end else if (((1'b1 == ap_CS_fsm_state63) & (exitcond7_fu_4517_p2 == 1'd0))) begin
        inp3_buf_1_0_1_reg_1266 <= inp3_buf_1_0_reg_889;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        inp3_buf_1_0_3_reg_3375 <= inp3_buf_1_0_1_reg_1266;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        inp3_buf_1_0_3_reg_3375 <= inp3_buf_1_1_8_fu_5920_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0))) begin
        inp3_buf_1_1_1_reg_1255 <= ap_phi_mux_inp3_buf_1_1_2_phi_fu_2815_p32;
    end else if (((1'b1 == ap_CS_fsm_state63) & (exitcond7_fu_4517_p2 == 1'd0))) begin
        inp3_buf_1_1_1_reg_1255 <= inp3_buf_1_1_reg_877;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        inp3_buf_1_1_3_reg_3363 <= inp3_buf_1_1_1_reg_1255;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        inp3_buf_1_1_3_reg_3363 <= inp3_buf_1_1_4_fu_5913_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0))) begin
        inp3_buf_2_0_1_reg_1244 <= ap_phi_mux_inp3_buf_2_0_s_phi_fu_2761_p32;
    end else if (((1'b1 == ap_CS_fsm_state63) & (exitcond7_fu_4517_p2 == 1'd0))) begin
        inp3_buf_2_0_1_reg_1244 <= inp3_buf_2_0_reg_865;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        inp3_buf_2_0_3_reg_3351 <= inp3_buf_2_0_1_reg_1244;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        inp3_buf_2_0_3_reg_3351 <= inp3_buf_2_1_8_fu_5957_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0))) begin
        inp3_buf_2_1_1_reg_1233 <= ap_phi_mux_inp3_buf_2_1_2_phi_fu_2707_p32;
    end else if (((1'b1 == ap_CS_fsm_state63) & (exitcond7_fu_4517_p2 == 1'd0))) begin
        inp3_buf_2_1_1_reg_1233 <= inp3_buf_2_1_reg_853;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        inp3_buf_2_1_3_reg_3339 <= inp3_buf_2_1_1_reg_1233;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        inp3_buf_2_1_3_reg_3339 <= inp3_buf_2_1_4_fu_5950_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0))) begin
        inp3_buf_3_0_1_reg_1222 <= ap_phi_mux_inp3_buf_3_0_s_phi_fu_2653_p32;
    end else if (((1'b1 == ap_CS_fsm_state63) & (exitcond7_fu_4517_p2 == 1'd0))) begin
        inp3_buf_3_0_1_reg_1222 <= inp3_buf_3_0_reg_841;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        inp3_buf_3_0_3_reg_3327 <= inp3_buf_3_0_1_reg_1222;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        inp3_buf_3_0_3_reg_3327 <= inp3_buf_3_1_8_fu_5994_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0))) begin
        inp3_buf_3_1_1_reg_1211 <= ap_phi_mux_inp3_buf_3_1_2_phi_fu_2599_p32;
    end else if (((1'b1 == ap_CS_fsm_state63) & (exitcond7_fu_4517_p2 == 1'd0))) begin
        inp3_buf_3_1_1_reg_1211 <= inp3_buf_3_1_reg_829;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        inp3_buf_3_1_3_reg_3315 <= inp3_buf_3_1_1_reg_1211;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        inp3_buf_3_1_3_reg_3315 <= inp3_buf_3_1_4_fu_5987_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0))) begin
        inp3_buf_4_0_1_reg_1200 <= ap_phi_mux_inp3_buf_4_0_s_phi_fu_2545_p32;
    end else if (((1'b1 == ap_CS_fsm_state63) & (exitcond7_fu_4517_p2 == 1'd0))) begin
        inp3_buf_4_0_1_reg_1200 <= inp3_buf_4_0_reg_817;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        inp3_buf_4_0_3_reg_3303 <= inp3_buf_4_0_1_reg_1200;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        inp3_buf_4_0_3_reg_3303 <= inp3_buf_4_1_8_fu_6031_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0))) begin
        inp3_buf_4_1_1_reg_1189 <= ap_phi_mux_inp3_buf_4_1_2_phi_fu_2491_p32;
    end else if (((1'b1 == ap_CS_fsm_state63) & (exitcond7_fu_4517_p2 == 1'd0))) begin
        inp3_buf_4_1_1_reg_1189 <= inp3_buf_4_1_reg_805;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        inp3_buf_4_1_3_reg_3291 <= inp3_buf_4_1_1_reg_1189;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        inp3_buf_4_1_3_reg_3291 <= inp3_buf_4_1_4_fu_6024_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0))) begin
        inp3_buf_5_0_1_reg_1178 <= ap_phi_mux_inp3_buf_5_0_s_phi_fu_2437_p32;
    end else if (((1'b1 == ap_CS_fsm_state63) & (exitcond7_fu_4517_p2 == 1'd0))) begin
        inp3_buf_5_0_1_reg_1178 <= inp3_buf_5_0_reg_793;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        inp3_buf_5_0_3_reg_3279 <= inp3_buf_5_0_1_reg_1178;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        inp3_buf_5_0_3_reg_3279 <= inp3_buf_5_1_8_fu_6068_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0))) begin
        inp3_buf_5_1_1_reg_1167 <= ap_phi_mux_inp3_buf_5_1_2_phi_fu_2383_p32;
    end else if (((1'b1 == ap_CS_fsm_state63) & (exitcond7_fu_4517_p2 == 1'd0))) begin
        inp3_buf_5_1_1_reg_1167 <= inp3_buf_5_1_reg_781;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        inp3_buf_5_1_3_reg_3267 <= inp3_buf_5_1_1_reg_1167;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        inp3_buf_5_1_3_reg_3267 <= inp3_buf_5_1_4_fu_6061_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0))) begin
        inp3_buf_6_0_1_reg_1156 <= ap_phi_mux_inp3_buf_6_0_s_phi_fu_2329_p32;
    end else if (((1'b1 == ap_CS_fsm_state63) & (exitcond7_fu_4517_p2 == 1'd0))) begin
        inp3_buf_6_0_1_reg_1156 <= inp3_buf_6_0_reg_769;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        inp3_buf_6_0_3_reg_3255 <= inp3_buf_6_0_1_reg_1156;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        inp3_buf_6_0_3_reg_3255 <= inp3_buf_6_1_8_fu_6105_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0))) begin
        inp3_buf_6_1_1_reg_1145 <= ap_phi_mux_inp3_buf_6_1_2_phi_fu_2275_p32;
    end else if (((1'b1 == ap_CS_fsm_state63) & (exitcond7_fu_4517_p2 == 1'd0))) begin
        inp3_buf_6_1_1_reg_1145 <= inp3_buf_6_1_reg_757;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        inp3_buf_6_1_3_reg_3243 <= inp3_buf_6_1_1_reg_1145;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        inp3_buf_6_1_3_reg_3243 <= inp3_buf_6_1_4_fu_6098_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0))) begin
        inp3_buf_7_0_1_reg_1134 <= ap_phi_mux_inp3_buf_7_0_s_phi_fu_2221_p32;
    end else if (((1'b1 == ap_CS_fsm_state63) & (exitcond7_fu_4517_p2 == 1'd0))) begin
        inp3_buf_7_0_1_reg_1134 <= inp3_buf_7_0_reg_745;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        inp3_buf_7_0_3_reg_3231 <= inp3_buf_7_0_1_reg_1134;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        inp3_buf_7_0_3_reg_3231 <= inp3_buf_7_1_8_fu_6142_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0))) begin
        inp3_buf_7_1_1_reg_1123 <= ap_phi_mux_inp3_buf_7_1_2_phi_fu_2167_p32;
    end else if (((1'b1 == ap_CS_fsm_state63) & (exitcond7_fu_4517_p2 == 1'd0))) begin
        inp3_buf_7_1_1_reg_1123 <= inp3_buf_7_1_reg_733;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        inp3_buf_7_1_3_reg_3219 <= inp3_buf_7_1_1_reg_1123;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        inp3_buf_7_1_3_reg_3219 <= inp3_buf_7_1_4_fu_6135_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0))) begin
        inp3_buf_8_0_1_reg_1112 <= ap_phi_mux_inp3_buf_8_0_s_phi_fu_2113_p32;
    end else if (((1'b1 == ap_CS_fsm_state63) & (exitcond7_fu_4517_p2 == 1'd0))) begin
        inp3_buf_8_0_1_reg_1112 <= inp3_buf_8_0_reg_721;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        inp3_buf_8_0_3_reg_3207 <= inp3_buf_8_0_1_reg_1112;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        inp3_buf_8_0_3_reg_3207 <= inp3_buf_8_1_8_fu_6179_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0))) begin
        inp3_buf_8_1_1_reg_1101 <= ap_phi_mux_inp3_buf_8_1_2_phi_fu_2059_p32;
    end else if (((1'b1 == ap_CS_fsm_state63) & (exitcond7_fu_4517_p2 == 1'd0))) begin
        inp3_buf_8_1_1_reg_1101 <= inp3_buf_8_1_reg_709;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        inp3_buf_8_1_3_reg_3195 <= inp3_buf_8_1_1_reg_1101;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        inp3_buf_8_1_3_reg_3195 <= inp3_buf_8_1_4_fu_6172_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0))) begin
        inp3_buf_9_0_1_reg_1090 <= ap_phi_mux_inp3_buf_9_0_s_phi_fu_2005_p32;
    end else if (((1'b1 == ap_CS_fsm_state63) & (exitcond7_fu_4517_p2 == 1'd0))) begin
        inp3_buf_9_0_1_reg_1090 <= inp3_buf_9_0_reg_697;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        inp3_buf_9_0_3_reg_3183 <= inp3_buf_9_0_1_reg_1090;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        inp3_buf_9_0_3_reg_3183 <= inp3_buf_9_1_8_fu_6216_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0))) begin
        inp3_buf_9_1_1_reg_1079 <= ap_phi_mux_inp3_buf_9_1_2_phi_fu_1951_p32;
    end else if (((1'b1 == ap_CS_fsm_state63) & (exitcond7_fu_4517_p2 == 1'd0))) begin
        inp3_buf_9_1_1_reg_1079 <= inp3_buf_9_1_reg_685;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        inp3_buf_9_1_3_reg_3171 <= inp3_buf_9_1_1_reg_1079;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        inp3_buf_9_1_3_reg_3171 <= inp3_buf_9_1_4_fu_6209_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        k1_reg_3411 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        k1_reg_3411 <= k_s_reg_7659;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        reg_3438 <= inp1_buf_q1;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state24))) begin
        reg_3438 <= inp1_buf_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        reg_3443 <= inp1_buf_q0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        reg_3443 <= inp1_buf_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        reg_3448 <= inp2_buf_q0;
    end else if (((1'b1 == ap_CS_fsm_state37) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (exitcond3_reg_7307 == 1'd0)))) begin
        reg_3448 <= inp2_buf_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond1_reg_6565 == 1'd0))) begin
        BUS_SRC_DST_addr_1_r_1_reg_6574 <= BUS_SRC_DST_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        BUS_SRC_DST_addr_1_reg_6559[61 : 0] <= tmp_14_fu_3484_p1[61 : 0];
        BUS_SRC_DST_addr_reg_6551[61 : 0] <= tmp_12_fu_3464_p1[61 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        a0_1_reg_6887 <= {{grp_fu_3887_p2[40:9]}};
        a3_1_reg_6893 <= {{tmp_36_fu_3945_p2[40:9]}};
        b1_1_reg_6899 <= b1_1_fu_3959_p2;
        b2_1_reg_6905 <= b2_1_fu_3964_p2;
        c1_1_reg_6911 <= {{grp_fu_3906_p2[40:9]}};
        c2_1_reg_6917 <= {{grp_fu_3915_p2[40:9]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        a0_4_reg_7176 <= {{grp_fu_4222_p2[40:9]}};
        c0_2_reg_7152 <= {{tmp_54_fu_4262_p2[40:9]}};
        c1_2_reg_7158 <= {{tmp_57_fu_4277_p2[40:9]}};
        c2_2_reg_7164 <= {{tmp_60_fu_4291_p2[40:9]}};
        c3_2_reg_7170 <= {{tmp_63_fu_4308_p2[40:9]}};
        tmp_68_reg_7182 <= grp_fu_4231_p2;
        tmp_69_reg_7187 <= grp_fu_4241_p2;
        tmp_71_reg_7192 <= grp_fu_4247_p2;
        tmp_72_reg_7197 <= grp_fu_4253_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        a0_6_reg_6824 <= a0_6_fu_3856_p2;
        a3_6_reg_6830 <= a3_6_fu_3868_p2;
        tmp_37_reg_6836 <= tmp_37_fu_3872_p2;
        tmp_39_reg_6841 <= tmp_39_fu_3878_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        a0_7_reg_7225 <= a0_7_fu_4380_p2;
        a2_4_reg_7207 <= {{tmp_70_fu_4342_p2[40:9]}};
        a3_7_reg_7231 <= a3_7_fu_4392_p2;
        b0_3_reg_7213 <= b0_3_fu_4370_p2;
        b3_3_reg_7219 <= b3_3_fu_4375_p2;
        tmp_74_reg_7237 <= tmp_74_fu_4396_p2;
        tmp_76_reg_7242 <= tmp_76_fu_4402_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        a1_1_reg_6851 <= {{grp_fu_3818_p2[40:9]}};
        tmp_31_reg_6857 <= grp_fu_3828_p2;
        tmp_32_reg_6862 <= grp_fu_3838_p2;
        tmp_34_reg_6867 <= grp_fu_3844_p2;
        tmp_35_reg_6872 <= grp_fu_3850_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        a1_3_reg_6996 <= inp2_buf_q0;
        aptr_5_reg_7001[5 : 3] <= aptr_assign_11_sum_c_fu_4088_p1[5 : 3];
        aptr_7_reg_7006[5 : 3] <= aptr_assign_9_sum3_c_fu_4098_p1[5 : 3];
        aptr_assign_13_sum2_s_reg_6990[5 : 3] <= aptr_assign_13_sum2_s_fu_4079_p1[5 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        a1_4_reg_7247 <= {{grp_fu_4336_p2[40:9]}};
        tmp_82_reg_7263 <= tmp_82_fu_4446_p2;
        tmp_85_reg_7268 <= tmp_85_fu_4450_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        a2_3_reg_7021 <= inp2_buf_q1;
        a3_3_reg_7026 <= inp2_buf_q0;
        aptr_2_reg_7016[5 : 3] <= aptr_assign_14_sum_c_fu_4116_p1[5 : 3];
        aptr_reg_7011[5 : 3] <= tmp_51_fu_4103_p1[5 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_reg_pp0_iter1_exitcond1_reg_6565 <= exitcond1_reg_6565;
        ap_reg_pp0_iter1_indvar_reg_483 <= indvar_reg_483;
        exitcond1_reg_6565 <= exitcond1_fu_3494_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_reg_pp1_iter1_exitcond2_reg_6579 <= exitcond2_reg_6579;
        ap_reg_pp1_iter1_indvar1_reg_495 <= indvar1_reg_495;
        exitcond2_reg_6579 <= exitcond2_fu_3511_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_reg_pp2_iter1_exitcond3_reg_7307 <= exitcond3_reg_7307;
        exitcond3_reg_7307 <= exitcond3_fu_4500_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        ap_reg_pp3_iter1_exitcond4_reg_7330 <= exitcond4_reg_7330;
        ap_reg_pp3_iter1_tmp_87_reg_7339 <= tmp_87_reg_7339;
        ap_reg_pp3_iter1_tmp_88_reg_7343 <= tmp_88_reg_7343;
        exitcond4_reg_7330 <= exitcond4_fu_4529_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state36_io) & (1'b1 == ap_CS_fsm_state36) & (exitcond8_fu_4033_p2 == 1'd0))) begin
        aptr_1_reg_6975[5 : 3] <= aptr_assign_15_sum1_1_fu_4063_p1[5 : 3];
        aptr_3_reg_6985[5 : 3] <= aptr_assign_13_sum2_1_fu_4074_p1[5 : 3];
        aptr_assign_13_sum2_reg_6980[5 : 3] <= aptr_assign_13_sum2_fu_4068_p2[5 : 3];
        aptr_assign_15_sum1_reg_6970[5 : 3] <= aptr_assign_15_sum1_fu_4057_p2[5 : 3];
        tmp_50_reg_6964[5 : 3] <= tmp_50_fu_4049_p3[5 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        aptr_4_reg_7043[5 : 3] <= aptr_assign_12_sum_c_fu_4126_p1[5 : 3];
        aptr_6_reg_7048[5 : 3] <= aptr_assign_10_sum_c_fu_4136_p1[5 : 3];
        b0_2_reg_7032 <= inp2_buf_q1;
        b2_2_reg_7038 <= inp2_buf_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        b0_1_reg_6923 <= b0_1_fu_3989_p2;
        b3_1_reg_6929 <= b3_1_fu_3993_p2;
        tmp_46_reg_6935 <= tmp_46_fu_4007_p2;
        tmp_47_reg_6940 <= tmp_47_fu_4011_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        b1_3_reg_7273 <= b1_3_fu_4454_p2;
        b2_3_reg_7279 <= b2_3_fu_4458_p2;
        c1_3_reg_7285 <= {{grp_fu_4421_p2[40:9]}};
        c2_3_reg_7291 <= {{grp_fu_4430_p2[40:9]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        c0_reg_6773 <= {{tmp_17_fu_3730_p2[40:9]}};
        c1_reg_6779 <= {{tmp_20_fu_3745_p2[40:9]}};
        c2_reg_6785 <= {{tmp_23_fu_3759_p2[40:9]}};
        c3_reg_6791 <= {{tmp_26_fu_3776_p2[40:9]}};
        tmp_27_reg_6797[31 : 2] <= tmp_27_fu_3791_p2[31 : 2];
        tmp_29_reg_6802[31 : 2] <= tmp_29_fu_3797_p2[31 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        exitcond5_reg_7824 <= exitcond5_fu_6445_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        i_3_reg_6596 <= i_3_fu_3538_p2;
        i_cast1_reg_6588[3 : 0] <= i_cast1_fu_3528_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state36_io) & (1'b1 == ap_CS_fsm_state36))) begin
        i_4_reg_6959 <= i_4_fu_4039_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        i_5_reg_7325 <= i_5_fu_4523_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        indvar_next1_reg_6583 <= indvar_next1_fu_3517_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_next_reg_6569 <= indvar_next_fu_3500_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        inp1_buf_load_5_reg_6646 <= inp1_buf_q1;
        inp1_buf_load_7_reg_6651 <= inp1_buf_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        inp3_buf_0_0_reg_913 <= inp3_buf_0_0_s_reg_3399;
        inp3_buf_0_1_reg_901 <= inp3_buf_0_1_3_reg_3387;
        inp3_buf_10_0_reg_673 <= inp3_buf_10_0_3_reg_3159;
        inp3_buf_10_1_reg_661 <= inp3_buf_10_1_3_reg_3147;
        inp3_buf_11_0_reg_649 <= inp3_buf_11_0_3_reg_3135;
        inp3_buf_11_1_reg_637 <= inp3_buf_11_1_3_reg_3123;
        inp3_buf_12_0_reg_625 <= inp3_buf_12_0_3_reg_3111;
        inp3_buf_12_1_reg_613 <= inp3_buf_12_1_3_reg_3099;
        inp3_buf_13_0_reg_601 <= inp3_buf_13_0_3_reg_3087;
        inp3_buf_13_1_reg_589 <= inp3_buf_13_1_3_reg_3075;
        inp3_buf_14_0_reg_577 <= inp3_buf_14_0_3_reg_3063;
        inp3_buf_14_1_reg_565 <= inp3_buf_14_1_3_reg_3051;
        inp3_buf_15_0_reg_553 <= inp3_buf_15_0_3_reg_3039;
        inp3_buf_15_1_reg_541 <= inp3_buf_15_1_3_reg_3027;
        inp3_buf_1_0_reg_889 <= inp3_buf_1_0_3_reg_3375;
        inp3_buf_1_1_reg_877 <= inp3_buf_1_1_3_reg_3363;
        inp3_buf_2_0_reg_865 <= inp3_buf_2_0_3_reg_3351;
        inp3_buf_2_1_reg_853 <= inp3_buf_2_1_3_reg_3339;
        inp3_buf_3_0_reg_841 <= inp3_buf_3_0_3_reg_3327;
        inp3_buf_3_1_reg_829 <= inp3_buf_3_1_3_reg_3315;
        inp3_buf_4_0_reg_817 <= inp3_buf_4_0_3_reg_3303;
        inp3_buf_4_1_reg_805 <= inp3_buf_4_1_3_reg_3291;
        inp3_buf_5_0_reg_793 <= inp3_buf_5_0_3_reg_3279;
        inp3_buf_5_1_reg_781 <= inp3_buf_5_1_3_reg_3267;
        inp3_buf_6_0_reg_769 <= inp3_buf_6_0_3_reg_3255;
        inp3_buf_6_1_reg_757 <= inp3_buf_6_1_3_reg_3243;
        inp3_buf_7_0_reg_745 <= inp3_buf_7_0_3_reg_3231;
        inp3_buf_7_1_reg_733 <= inp3_buf_7_1_3_reg_3219;
        inp3_buf_8_0_reg_721 <= inp3_buf_8_0_3_reg_3207;
        inp3_buf_8_1_reg_709 <= inp3_buf_8_1_3_reg_3195;
        inp3_buf_9_0_reg_697 <= inp3_buf_9_0_3_reg_3183;
        inp3_buf_9_1_reg_685 <= inp3_buf_9_1_3_reg_3171;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state68) & (exitcond_fu_4809_p2 == 1'd0))) begin
        k_s_reg_7659 <= k_s_fu_5847_p2;
        tmp_100_reg_7449 <= tmp_136_2_fu_4975_p2[32'd31];
        tmp_101_reg_7454 <= {{p_neg_2_fu_4989_p2[31:4]}};
        tmp_102_reg_7459 <= {{tmp_136_2_fu_4975_p2[31:4]}};
        tmp_104_reg_7464 <= tmp_136_3_fu_5039_p2[32'd31];
        tmp_105_reg_7469 <= {{p_neg_3_fu_5053_p2[31:4]}};
        tmp_106_reg_7474 <= {{tmp_136_3_fu_5039_p2[31:4]}};
        tmp_108_reg_7479 <= tmp_136_4_fu_5103_p2[32'd31];
        tmp_109_reg_7484 <= {{p_neg_4_fu_5117_p2[31:4]}};
        tmp_110_reg_7489 <= {{tmp_136_4_fu_5103_p2[31:4]}};
        tmp_112_reg_7494 <= tmp_136_5_fu_5167_p2[32'd31];
        tmp_113_reg_7499 <= {{p_neg_5_fu_5181_p2[31:4]}};
        tmp_114_reg_7504 <= {{tmp_136_5_fu_5167_p2[31:4]}};
        tmp_116_reg_7509 <= tmp_136_6_fu_5231_p2[32'd31];
        tmp_117_reg_7514 <= {{p_neg_6_fu_5245_p2[31:4]}};
        tmp_118_reg_7519 <= {{tmp_136_6_fu_5231_p2[31:4]}};
        tmp_120_reg_7529 <= {{p_neg_7_fu_5309_p2[31:4]}};
        tmp_121_reg_7534 <= {{tmp_136_7_fu_5295_p2[31:4]}};
        tmp_122_reg_7524 <= tmp_136_7_fu_5295_p2[32'd31];
        tmp_123_reg_7544 <= {{p_neg_8_fu_5373_p2[31:4]}};
        tmp_124_reg_7549 <= {{tmp_136_8_fu_5359_p2[31:4]}};
        tmp_126_reg_7559 <= {{p_neg_9_fu_5437_p2[31:4]}};
        tmp_127_reg_7564 <= {{tmp_136_9_fu_5423_p2[31:4]}};
        tmp_128_reg_7539 <= tmp_136_8_fu_5359_p2[32'd31];
        tmp_129_reg_7574 <= {{p_neg_s_fu_5501_p2[31:4]}};
        tmp_130_reg_7579 <= {{tmp_136_s_fu_5487_p2[31:4]}};
        tmp_132_reg_7589 <= {{p_neg_10_fu_5565_p2[31:4]}};
        tmp_135_reg_7554 <= tmp_136_9_fu_5423_p2[32'd31];
        tmp_136_reg_7594 <= {{tmp_136_10_fu_5551_p2[31:4]}};
        tmp_138_reg_7604 <= {{p_neg_11_fu_5629_p2[31:4]}};
        tmp_139_reg_7609 <= {{tmp_136_11_fu_5615_p2[31:4]}};
        tmp_140_reg_7569 <= tmp_136_s_fu_5487_p2[32'd31];
        tmp_141_reg_7619 <= {{p_neg_12_fu_5693_p2[31:4]}};
        tmp_142_reg_7624 <= {{tmp_136_12_fu_5679_p2[31:4]}};
        tmp_144_reg_7634 <= {{p_neg_13_fu_5757_p2[31:4]}};
        tmp_145_reg_7639 <= {{tmp_136_13_fu_5743_p2[31:4]}};
        tmp_146_reg_7584 <= tmp_136_10_fu_5551_p2[32'd31];
        tmp_147_reg_7649 <= {{p_neg_14_fu_5821_p2[31:4]}};
        tmp_148_reg_7654 <= {{tmp_136_14_fu_5807_p2[31:4]}};
        tmp_151_reg_7599 <= tmp_136_11_fu_5615_p2[32'd31];
        tmp_153_reg_7614 <= tmp_136_12_fu_5679_p2[32'd31];
        tmp_155_reg_7629 <= tmp_136_13_fu_5743_p2[32'd31];
        tmp_157_reg_7644 <= tmp_136_14_fu_5807_p2[32'd31];
        tmp_89_reg_7383 <= k1_reg_3411[32'd4];
        tmp_92_reg_7419 <= tmp_91_fu_4847_p2[32'd31];
        tmp_93_reg_7424 <= {{p_neg_fu_4861_p2[31:4]}};
        tmp_94_reg_7429 <= {{tmp_91_fu_4847_p2[31:4]}};
        tmp_96_reg_7434 <= tmp_136_1_fu_4911_p2[32'd31];
        tmp_97_reg_7439 <= {{p_neg_1_fu_4925_p2[31:4]}};
        tmp_98_reg_7444 <= {{tmp_136_1_fu_4911_p2[31:4]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (exitcond4_reg_7330 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond2_reg_6579 == 1'd0)))) begin
        reg_3433 <= BUS_SRC_DST_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        tmp_10_reg_6626[5 : 0] <= tmp_10_fu_3569_p1[5 : 0];
        tmp_13_reg_6636[5 : 0] <= tmp_13_fu_3577_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        tmp_11_reg_6723[3 : 0] <= tmp_11_fu_3710_p1[3 : 0];
        tmp_15_reg_6733 <= grp_fu_3630_p2;
        tmp_16_reg_6738 <= grp_fu_3644_p2;
        tmp_18_reg_6743 <= grp_fu_3654_p2;
        tmp_19_reg_6748 <= grp_fu_3664_p2;
        tmp_21_reg_6753 <= grp_fu_3670_p2;
        tmp_22_reg_6758 <= grp_fu_3676_p2;
        tmp_24_reg_6763 <= grp_fu_3682_p2;
        tmp_25_reg_6768 <= grp_fu_3688_p2;
        tmp_9_reg_6713[3 : 0] <= tmp_9_fu_3702_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage0) & (exitcond5_fu_6445_p2 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001))) begin
        tmp_149_reg_7833 <= tmp_149_fu_6481_p34;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        tmp_2_reg_6656[3 : 0] <= tmp_2_fu_3582_p1[3 : 0];
        tmp_6_reg_6666[3 : 0] <= tmp_6_fu_3593_p3[3 : 0];
        tmp_8_reg_6671[3 : 0] <= tmp_8_fu_3601_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state23) & (exitcond9_fu_3532_p2 == 1'd0))) begin
        tmp_3_reg_6616[4 : 0] <= tmp_3_fu_3559_p1[4 : 0];
        tmp_4_reg_6601 <= tmp_4_fu_3544_p2;
        tmp_5_reg_6606[3 : 0] <= tmp_5_fu_3550_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        tmp_45_reg_6945 <= tmp_45_fu_4025_p2;
        tmp_48_reg_6950 <= tmp_48_fu_4029_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        tmp_52_reg_7095 <= grp_fu_4149_p2;
        tmp_53_reg_7100 <= grp_fu_4161_p2;
        tmp_55_reg_7105 <= grp_fu_4170_p2;
        tmp_56_reg_7110 <= grp_fu_4179_p2;
        tmp_58_reg_7115 <= grp_fu_4185_p2;
        tmp_59_reg_7120 <= grp_fu_4191_p2;
        tmp_61_reg_7125 <= grp_fu_4197_p2;
        tmp_62_reg_7130 <= grp_fu_4203_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        tmp_64_reg_7085 <= tmp_64_fu_4209_p2;
        tmp_66_reg_7090 <= tmp_66_fu_4214_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        tmp_83_reg_7297 <= tmp_83_fu_4492_p2;
        tmp_84_reg_7302 <= tmp_84_fu_4496_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (exitcond4_fu_4529_p2 == 1'd0))) begin
        tmp_87_reg_7339 <= tmp_87_fu_4541_p1;
        tmp_88_reg_7343 <= indvar3_reg_936[32'd4];
    end
end

always @ (*) begin
    if ((((ap_reg_ioackin_BUS_SRC_DST_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state56)) | ((ap_reg_ioackin_BUS_SRC_DST_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state12)))) begin
        BUS_SRC_DST_ARADDR = BUS_SRC_DST_addr_reg_6551;
    end else if (((ap_reg_ioackin_BUS_SRC_DST_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state2))) begin
        BUS_SRC_DST_ARADDR = BUS_SRC_DST_addr_1_reg_6559;
    end else begin
        BUS_SRC_DST_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((ap_reg_ioackin_BUS_SRC_DST_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state2)) | ((ap_reg_ioackin_BUS_SRC_DST_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state56)) | ((ap_reg_ioackin_BUS_SRC_DST_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state12)))) begin
        BUS_SRC_DST_ARVALID = 1'b1;
    end else begin
        BUS_SRC_DST_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_reg_ioackin_BUS_SRC_DST_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state62)) | ((ap_reg_ioackin_BUS_SRC_DST_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state36) & (exitcond8_fu_4033_p2 == 1'd1)))) begin
        BUS_SRC_DST_AWVALID = 1'b1;
    end else begin
        BUS_SRC_DST_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == BUS_SRC_DST_BVALID) & (1'b1 == ap_CS_fsm_state76)) | ((1'b1 == BUS_SRC_DST_BVALID) & (1'b1 == ap_CS_fsm_state55)))) begin
        BUS_SRC_DST_BREADY = 1'b1;
    end else begin
        BUS_SRC_DST_BREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond1_reg_6565 == 1'd0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (exitcond4_reg_7330 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond2_reg_6579 == 1'd0)))) begin
        BUS_SRC_DST_RREADY = 1'b1;
    end else begin
        BUS_SRC_DST_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_BUS_SRC_DST_WREADY == 1'b0)) begin
        if ((1'b1 == ap_condition_2075)) begin
            BUS_SRC_DST_WDATA = tmp_149_reg_7833;
        end else if ((1'b1 == ap_condition_2064)) begin
            BUS_SRC_DST_WDATA = reg_3448;
        end else begin
            BUS_SRC_DST_WDATA = 'bx;
        end
    end else begin
        BUS_SRC_DST_WDATA = 'bx;
    end
end

always @ (*) begin
    if ((((ap_reg_ioackin_BUS_SRC_DST_WREADY == 1'b0) & (1'b0 == ap_block_pp4_stage0_01001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (exitcond5_reg_7824 == 1'd0)) | ((ap_reg_ioackin_BUS_SRC_DST_WREADY == 1'b0) & (1'b0 == ap_block_pp2_stage0_01001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (ap_reg_pp2_iter1_exitcond3_reg_7307 == 1'd0)))) begin
        BUS_SRC_DST_WVALID = 1'b1;
    end else begin
        BUS_SRC_DST_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state12))) begin
        BUS_SRC_DST_blk_n_AR = m_axi_BUS_SRC_DST_ARREADY;
    end else begin
        BUS_SRC_DST_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | ((1'b1 == ap_CS_fsm_state36) & (exitcond8_fu_4033_p2 == 1'd1)))) begin
        BUS_SRC_DST_blk_n_AW = m_axi_BUS_SRC_DST_AWREADY;
    end else begin
        BUS_SRC_DST_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state55))) begin
        BUS_SRC_DST_blk_n_B = m_axi_BUS_SRC_DST_BVALID;
    end else begin
        BUS_SRC_DST_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond1_reg_6565 == 1'd0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (exitcond4_reg_7330 == 1'd0)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond2_reg_6579 == 1'd0) & (1'b0 == ap_block_pp1_stage0)))) begin
        BUS_SRC_DST_blk_n_R = m_axi_BUS_SRC_DST_RVALID;
    end else begin
        BUS_SRC_DST_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (exitcond5_reg_7824 == 1'd0)) | ((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (ap_reg_pp2_iter1_exitcond3_reg_7307 == 1'd0)))) begin
        BUS_SRC_DST_blk_n_W = m_axi_BUS_SRC_DST_WREADY;
    end else begin
        BUS_SRC_DST_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((exitcond1_fu_3494_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state9 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state9 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond2_fu_3511_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state19 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state19 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond3_fu_4500_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state48 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state48 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond5_fu_6445_p2 == 1'd1)) begin
        ap_condition_pp4_exit_iter0_state70 = 1'b1;
    end else begin
        ap_condition_pp4_exit_iter0_state70 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == BUS_SRC_DST_BVALID) & (1'b1 == ap_CS_fsm_state76))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter2 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b0))) begin
        ap_idle_pp4 = 1'b1;
    end else begin
        ap_idle_pp4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond2_reg_6579 == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_indvar1_phi_fu_499_p4 = indvar_next1_reg_6583;
    end else begin
        ap_phi_mux_indvar1_phi_fu_499_p4 = indvar1_reg_495;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond1_reg_6565 == 1'd0))) begin
        ap_phi_mux_indvar_phi_fu_487_p4 = indvar_next_reg_6569;
    end else begin
        ap_phi_mux_indvar_phi_fu_487_p4 = indvar_reg_483;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd0))) begin
        ap_phi_mux_inp3_buf_0_0_2_phi_fu_2977_p32 = inp3_buf_15_1_8_fu_4785_p3;
    end else if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd2)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd3)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd4)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd5)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd6)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd7)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd8)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd9)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd10)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd11)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd12)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd13)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd14)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd15)))) begin
        ap_phi_mux_inp3_buf_0_0_2_phi_fu_2977_p32 = inp3_buf_0_0_1_reg_1288;
    end else begin
        ap_phi_mux_inp3_buf_0_0_2_phi_fu_2977_p32 = ap_phi_reg_pp3_iter2_inp3_buf_0_0_2_reg_2973;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd0))) begin
        ap_phi_mux_inp3_buf_0_1_2_phi_fu_2923_p32 = inp3_buf_0_1_5_fu_4777_p3;
    end else if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd2)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd3)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd4)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd5)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd6)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd7)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd8)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd9)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd10)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd11)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd12)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd13)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd14)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd15)))) begin
        ap_phi_mux_inp3_buf_0_1_2_phi_fu_2923_p32 = inp3_buf_0_1_1_reg_1277;
    end else begin
        ap_phi_mux_inp3_buf_0_1_2_phi_fu_2923_p32 = ap_phi_reg_pp3_iter2_inp3_buf_0_1_2_reg_2919;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd10))) begin
        ap_phi_mux_inp3_buf_10_0_s_phi_fu_1897_p32 = inp3_buf_15_1_18_fu_4625_p3;
    end else if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd2)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd3)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd4)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd5)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd6)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd7)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd8)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd9)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd11)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd12)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd13)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd14)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd15)))) begin
        ap_phi_mux_inp3_buf_10_0_s_phi_fu_1897_p32 = inp3_buf_10_0_1_reg_1068;
    end else begin
        ap_phi_mux_inp3_buf_10_0_s_phi_fu_1897_p32 = ap_phi_reg_pp3_iter2_inp3_buf_10_0_s_reg_1893;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd10))) begin
        ap_phi_mux_inp3_buf_10_1_2_phi_fu_1843_p32 = inp3_buf_10_1_5_fu_4617_p3;
    end else if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd2)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd3)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd4)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd5)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd6)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd7)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd8)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd9)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd11)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd12)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd13)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd14)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd15)))) begin
        ap_phi_mux_inp3_buf_10_1_2_phi_fu_1843_p32 = inp3_buf_10_1_1_reg_1057;
    end else begin
        ap_phi_mux_inp3_buf_10_1_2_phi_fu_1843_p32 = ap_phi_reg_pp3_iter2_inp3_buf_10_1_2_reg_1839;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd11))) begin
        ap_phi_mux_inp3_buf_11_0_s_phi_fu_1789_p32 = inp3_buf_15_1_19_fu_4609_p3;
    end else if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd2)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd3)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd4)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd5)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd6)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd7)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd8)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd9)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd10)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd12)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd13)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd14)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd15)))) begin
        ap_phi_mux_inp3_buf_11_0_s_phi_fu_1789_p32 = inp3_buf_11_0_1_reg_1046;
    end else begin
        ap_phi_mux_inp3_buf_11_0_s_phi_fu_1789_p32 = ap_phi_reg_pp3_iter2_inp3_buf_11_0_s_reg_1785;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd11))) begin
        ap_phi_mux_inp3_buf_11_1_2_phi_fu_1735_p32 = inp3_buf_11_1_5_fu_4601_p3;
    end else if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd2)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd3)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd4)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd5)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd6)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd7)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd8)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd9)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd10)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd12)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd13)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd14)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd15)))) begin
        ap_phi_mux_inp3_buf_11_1_2_phi_fu_1735_p32 = inp3_buf_11_1_1_reg_1035;
    end else begin
        ap_phi_mux_inp3_buf_11_1_2_phi_fu_1735_p32 = ap_phi_reg_pp3_iter2_inp3_buf_11_1_2_reg_1731;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd12))) begin
        ap_phi_mux_inp3_buf_12_0_s_phi_fu_1681_p32 = inp3_buf_15_1_20_fu_4593_p3;
    end else if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd2)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd3)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd4)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd5)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd6)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd7)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd8)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd9)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd10)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd11)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd13)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd14)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd15)))) begin
        ap_phi_mux_inp3_buf_12_0_s_phi_fu_1681_p32 = inp3_buf_12_0_1_reg_1024;
    end else begin
        ap_phi_mux_inp3_buf_12_0_s_phi_fu_1681_p32 = ap_phi_reg_pp3_iter2_inp3_buf_12_0_s_reg_1677;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd12))) begin
        ap_phi_mux_inp3_buf_12_1_2_phi_fu_1627_p32 = inp3_buf_12_1_5_fu_4585_p3;
    end else if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd2)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd3)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd4)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd5)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd6)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd7)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd8)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd9)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd10)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd11)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd13)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd14)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd15)))) begin
        ap_phi_mux_inp3_buf_12_1_2_phi_fu_1627_p32 = inp3_buf_12_1_1_reg_1013;
    end else begin
        ap_phi_mux_inp3_buf_12_1_2_phi_fu_1627_p32 = ap_phi_reg_pp3_iter2_inp3_buf_12_1_2_reg_1623;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd13))) begin
        ap_phi_mux_inp3_buf_13_0_s_phi_fu_1573_p32 = inp3_buf_15_1_21_fu_4577_p3;
    end else if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd2)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd3)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd4)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd5)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd6)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd7)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd8)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd9)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd10)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd11)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd12)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd14)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd15)))) begin
        ap_phi_mux_inp3_buf_13_0_s_phi_fu_1573_p32 = inp3_buf_13_0_1_reg_1002;
    end else begin
        ap_phi_mux_inp3_buf_13_0_s_phi_fu_1573_p32 = ap_phi_reg_pp3_iter2_inp3_buf_13_0_s_reg_1569;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd13))) begin
        ap_phi_mux_inp3_buf_13_1_2_phi_fu_1519_p32 = inp3_buf_13_1_5_fu_4569_p3;
    end else if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd2)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd3)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd4)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd5)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd6)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd7)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd8)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd9)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd10)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd11)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd12)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd14)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd15)))) begin
        ap_phi_mux_inp3_buf_13_1_2_phi_fu_1519_p32 = inp3_buf_13_1_1_reg_991;
    end else begin
        ap_phi_mux_inp3_buf_13_1_2_phi_fu_1519_p32 = ap_phi_reg_pp3_iter2_inp3_buf_13_1_2_reg_1515;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd14))) begin
        ap_phi_mux_inp3_buf_14_0_s_phi_fu_1465_p32 = inp3_buf_15_1_22_fu_4561_p3;
    end else if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd2)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd3)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd4)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd5)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd6)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd7)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd8)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd9)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd10)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd11)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd12)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd13)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd15)))) begin
        ap_phi_mux_inp3_buf_14_0_s_phi_fu_1465_p32 = inp3_buf_14_0_1_reg_980;
    end else begin
        ap_phi_mux_inp3_buf_14_0_s_phi_fu_1465_p32 = ap_phi_reg_pp3_iter2_inp3_buf_14_0_s_reg_1461;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd14))) begin
        ap_phi_mux_inp3_buf_14_1_2_phi_fu_1411_p32 = inp3_buf_14_1_5_fu_4553_p3;
    end else if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd2)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd3)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd4)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd5)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd6)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd7)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd8)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd9)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd10)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd11)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd12)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd13)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd15)))) begin
        ap_phi_mux_inp3_buf_14_1_2_phi_fu_1411_p32 = inp3_buf_14_1_1_reg_969;
    end else begin
        ap_phi_mux_inp3_buf_14_1_2_phi_fu_1411_p32 = ap_phi_reg_pp3_iter2_inp3_buf_14_1_2_reg_1407;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd2)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd3)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd4)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd5)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd6)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd7)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd8)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd9)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd10)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd11)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd12)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd13)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd14)))) begin
        ap_phi_mux_inp3_buf_15_0_s_phi_fu_1357_p32 = inp3_buf_15_0_1_reg_958;
    end else if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd15))) begin
        ap_phi_mux_inp3_buf_15_0_s_phi_fu_1357_p32 = inp3_buf_15_1_7_fu_4801_p3;
    end else begin
        ap_phi_mux_inp3_buf_15_0_s_phi_fu_1357_p32 = ap_phi_reg_pp3_iter2_inp3_buf_15_0_s_reg_1353;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd2)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd3)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd4)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd5)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd6)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd7)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd8)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd9)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd10)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd11)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd12)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd13)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd14)))) begin
        ap_phi_mux_inp3_buf_15_1_2_phi_fu_1303_p32 = inp3_buf_15_1_1_reg_947;
    end else if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd15))) begin
        ap_phi_mux_inp3_buf_15_1_2_phi_fu_1303_p32 = inp3_buf_15_1_5_fu_4793_p3;
    end else begin
        ap_phi_mux_inp3_buf_15_1_2_phi_fu_1303_p32 = ap_phi_reg_pp3_iter2_inp3_buf_15_1_2_reg_1299;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd1))) begin
        ap_phi_mux_inp3_buf_1_0_s_phi_fu_2869_p32 = inp3_buf_15_1_9_fu_4769_p3;
    end else if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd2)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd3)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd4)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd5)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd6)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd7)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd8)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd9)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd10)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd11)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd12)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd13)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd14)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd15)))) begin
        ap_phi_mux_inp3_buf_1_0_s_phi_fu_2869_p32 = inp3_buf_1_0_1_reg_1266;
    end else begin
        ap_phi_mux_inp3_buf_1_0_s_phi_fu_2869_p32 = ap_phi_reg_pp3_iter2_inp3_buf_1_0_s_reg_2865;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd1))) begin
        ap_phi_mux_inp3_buf_1_1_2_phi_fu_2815_p32 = inp3_buf_1_1_5_fu_4761_p3;
    end else if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd2)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd3)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd4)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd5)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd6)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd7)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd8)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd9)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd10)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd11)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd12)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd13)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd14)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd15)))) begin
        ap_phi_mux_inp3_buf_1_1_2_phi_fu_2815_p32 = inp3_buf_1_1_1_reg_1255;
    end else begin
        ap_phi_mux_inp3_buf_1_1_2_phi_fu_2815_p32 = ap_phi_reg_pp3_iter2_inp3_buf_1_1_2_reg_2811;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd2))) begin
        ap_phi_mux_inp3_buf_2_0_s_phi_fu_2761_p32 = inp3_buf_15_1_10_fu_4753_p3;
    end else if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd3)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd4)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd5)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd6)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd7)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd8)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd9)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd10)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd11)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd12)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd13)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd14)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd15)))) begin
        ap_phi_mux_inp3_buf_2_0_s_phi_fu_2761_p32 = inp3_buf_2_0_1_reg_1244;
    end else begin
        ap_phi_mux_inp3_buf_2_0_s_phi_fu_2761_p32 = ap_phi_reg_pp3_iter2_inp3_buf_2_0_s_reg_2757;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd2))) begin
        ap_phi_mux_inp3_buf_2_1_2_phi_fu_2707_p32 = inp3_buf_2_1_5_fu_4745_p3;
    end else if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd3)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd4)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd5)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd6)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd7)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd8)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd9)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd10)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd11)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd12)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd13)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd14)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd15)))) begin
        ap_phi_mux_inp3_buf_2_1_2_phi_fu_2707_p32 = inp3_buf_2_1_1_reg_1233;
    end else begin
        ap_phi_mux_inp3_buf_2_1_2_phi_fu_2707_p32 = ap_phi_reg_pp3_iter2_inp3_buf_2_1_2_reg_2703;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd3))) begin
        ap_phi_mux_inp3_buf_3_0_s_phi_fu_2653_p32 = inp3_buf_15_1_11_fu_4737_p3;
    end else if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd2)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd4)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd5)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd6)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd7)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd8)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd9)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd10)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd11)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd12)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd13)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd14)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd15)))) begin
        ap_phi_mux_inp3_buf_3_0_s_phi_fu_2653_p32 = inp3_buf_3_0_1_reg_1222;
    end else begin
        ap_phi_mux_inp3_buf_3_0_s_phi_fu_2653_p32 = ap_phi_reg_pp3_iter2_inp3_buf_3_0_s_reg_2649;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd3))) begin
        ap_phi_mux_inp3_buf_3_1_2_phi_fu_2599_p32 = inp3_buf_3_1_5_fu_4729_p3;
    end else if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd2)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd4)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd5)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd6)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd7)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd8)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd9)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd10)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd11)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd12)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd13)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd14)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd15)))) begin
        ap_phi_mux_inp3_buf_3_1_2_phi_fu_2599_p32 = inp3_buf_3_1_1_reg_1211;
    end else begin
        ap_phi_mux_inp3_buf_3_1_2_phi_fu_2599_p32 = ap_phi_reg_pp3_iter2_inp3_buf_3_1_2_reg_2595;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd4))) begin
        ap_phi_mux_inp3_buf_4_0_s_phi_fu_2545_p32 = inp3_buf_15_1_12_fu_4721_p3;
    end else if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd2)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd3)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd5)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd6)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd7)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd8)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd9)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd10)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd11)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd12)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd13)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd14)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd15)))) begin
        ap_phi_mux_inp3_buf_4_0_s_phi_fu_2545_p32 = inp3_buf_4_0_1_reg_1200;
    end else begin
        ap_phi_mux_inp3_buf_4_0_s_phi_fu_2545_p32 = ap_phi_reg_pp3_iter2_inp3_buf_4_0_s_reg_2541;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd4))) begin
        ap_phi_mux_inp3_buf_4_1_2_phi_fu_2491_p32 = inp3_buf_4_1_5_fu_4713_p3;
    end else if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd2)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd3)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd5)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd6)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd7)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd8)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd9)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd10)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd11)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd12)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd13)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd14)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd15)))) begin
        ap_phi_mux_inp3_buf_4_1_2_phi_fu_2491_p32 = inp3_buf_4_1_1_reg_1189;
    end else begin
        ap_phi_mux_inp3_buf_4_1_2_phi_fu_2491_p32 = ap_phi_reg_pp3_iter2_inp3_buf_4_1_2_reg_2487;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd5))) begin
        ap_phi_mux_inp3_buf_5_0_s_phi_fu_2437_p32 = inp3_buf_15_1_13_fu_4705_p3;
    end else if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd2)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd3)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd4)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd6)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd7)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd8)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd9)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd10)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd11)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd12)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd13)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd14)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd15)))) begin
        ap_phi_mux_inp3_buf_5_0_s_phi_fu_2437_p32 = inp3_buf_5_0_1_reg_1178;
    end else begin
        ap_phi_mux_inp3_buf_5_0_s_phi_fu_2437_p32 = ap_phi_reg_pp3_iter2_inp3_buf_5_0_s_reg_2433;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd5))) begin
        ap_phi_mux_inp3_buf_5_1_2_phi_fu_2383_p32 = inp3_buf_5_1_5_fu_4697_p3;
    end else if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd2)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd3)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd4)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd6)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd7)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd8)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd9)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd10)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd11)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd12)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd13)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd14)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd15)))) begin
        ap_phi_mux_inp3_buf_5_1_2_phi_fu_2383_p32 = inp3_buf_5_1_1_reg_1167;
    end else begin
        ap_phi_mux_inp3_buf_5_1_2_phi_fu_2383_p32 = ap_phi_reg_pp3_iter2_inp3_buf_5_1_2_reg_2379;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd6))) begin
        ap_phi_mux_inp3_buf_6_0_s_phi_fu_2329_p32 = inp3_buf_15_1_14_fu_4689_p3;
    end else if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd2)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd3)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd4)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd5)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd7)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd8)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd9)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd10)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd11)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd12)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd13)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd14)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd15)))) begin
        ap_phi_mux_inp3_buf_6_0_s_phi_fu_2329_p32 = inp3_buf_6_0_1_reg_1156;
    end else begin
        ap_phi_mux_inp3_buf_6_0_s_phi_fu_2329_p32 = ap_phi_reg_pp3_iter2_inp3_buf_6_0_s_reg_2325;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd6))) begin
        ap_phi_mux_inp3_buf_6_1_2_phi_fu_2275_p32 = inp3_buf_6_1_5_fu_4681_p3;
    end else if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd2)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd3)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd4)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd5)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd7)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd8)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd9)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd10)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd11)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd12)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd13)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd14)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd15)))) begin
        ap_phi_mux_inp3_buf_6_1_2_phi_fu_2275_p32 = inp3_buf_6_1_1_reg_1145;
    end else begin
        ap_phi_mux_inp3_buf_6_1_2_phi_fu_2275_p32 = ap_phi_reg_pp3_iter2_inp3_buf_6_1_2_reg_2271;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd7))) begin
        ap_phi_mux_inp3_buf_7_0_s_phi_fu_2221_p32 = inp3_buf_15_1_15_fu_4673_p3;
    end else if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd2)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd3)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd4)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd5)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd6)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd8)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd9)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd10)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd11)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd12)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd13)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd14)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd15)))) begin
        ap_phi_mux_inp3_buf_7_0_s_phi_fu_2221_p32 = inp3_buf_7_0_1_reg_1134;
    end else begin
        ap_phi_mux_inp3_buf_7_0_s_phi_fu_2221_p32 = ap_phi_reg_pp3_iter2_inp3_buf_7_0_s_reg_2217;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd7))) begin
        ap_phi_mux_inp3_buf_7_1_2_phi_fu_2167_p32 = inp3_buf_7_1_5_fu_4665_p3;
    end else if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd2)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd3)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd4)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd5)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd6)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd8)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd9)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd10)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd11)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd12)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd13)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd14)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd15)))) begin
        ap_phi_mux_inp3_buf_7_1_2_phi_fu_2167_p32 = inp3_buf_7_1_1_reg_1123;
    end else begin
        ap_phi_mux_inp3_buf_7_1_2_phi_fu_2167_p32 = ap_phi_reg_pp3_iter2_inp3_buf_7_1_2_reg_2163;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd8))) begin
        ap_phi_mux_inp3_buf_8_0_s_phi_fu_2113_p32 = inp3_buf_15_1_16_fu_4657_p3;
    end else if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd2)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd3)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd4)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd5)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd6)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd7)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd9)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd10)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd11)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd12)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd13)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd14)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd15)))) begin
        ap_phi_mux_inp3_buf_8_0_s_phi_fu_2113_p32 = inp3_buf_8_0_1_reg_1112;
    end else begin
        ap_phi_mux_inp3_buf_8_0_s_phi_fu_2113_p32 = ap_phi_reg_pp3_iter2_inp3_buf_8_0_s_reg_2109;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd8))) begin
        ap_phi_mux_inp3_buf_8_1_2_phi_fu_2059_p32 = inp3_buf_8_1_5_fu_4649_p3;
    end else if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd2)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd3)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd4)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd5)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd6)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd7)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd9)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd10)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd11)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd12)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd13)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd14)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd15)))) begin
        ap_phi_mux_inp3_buf_8_1_2_phi_fu_2059_p32 = inp3_buf_8_1_1_reg_1101;
    end else begin
        ap_phi_mux_inp3_buf_8_1_2_phi_fu_2059_p32 = ap_phi_reg_pp3_iter2_inp3_buf_8_1_2_reg_2055;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd9))) begin
        ap_phi_mux_inp3_buf_9_0_s_phi_fu_2005_p32 = inp3_buf_15_1_17_fu_4641_p3;
    end else if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd2)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd3)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd4)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd5)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd6)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd7)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd8)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd10)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd11)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd12)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd13)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd14)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd15)))) begin
        ap_phi_mux_inp3_buf_9_0_s_phi_fu_2005_p32 = inp3_buf_9_0_1_reg_1090;
    end else begin
        ap_phi_mux_inp3_buf_9_0_s_phi_fu_2005_p32 = ap_phi_reg_pp3_iter2_inp3_buf_9_0_s_reg_2001;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd9))) begin
        ap_phi_mux_inp3_buf_9_1_2_phi_fu_1951_p32 = inp3_buf_9_1_5_fu_4633_p3;
    end else if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd0)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd1)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd2)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd3)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd4)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd5)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd6)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd7)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd8)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd10)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd11)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd12)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd13)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd14)) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (ap_reg_pp3_iter1_exitcond4_reg_7330 == 1'd0) & (ap_reg_pp3_iter1_tmp_87_reg_7339 == 4'd15)))) begin
        ap_phi_mux_inp3_buf_9_1_2_phi_fu_1951_p32 = inp3_buf_9_1_1_reg_1079;
    end else begin
        ap_phi_mux_inp3_buf_9_1_2_phi_fu_1951_p32 = ap_phi_reg_pp3_iter2_inp3_buf_9_1_2_reg_1947;
    end
end

always @ (*) begin
    if (((1'b1 == BUS_SRC_DST_BVALID) & (1'b1 == ap_CS_fsm_state76))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_BUS_SRC_DST_ARREADY == 1'b0)) begin
        ap_sig_ioackin_BUS_SRC_DST_ARREADY = BUS_SRC_DST_ARREADY;
    end else begin
        ap_sig_ioackin_BUS_SRC_DST_ARREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_BUS_SRC_DST_AWREADY == 1'b0)) begin
        ap_sig_ioackin_BUS_SRC_DST_AWREADY = BUS_SRC_DST_AWREADY;
    end else begin
        ap_sig_ioackin_BUS_SRC_DST_AWREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_BUS_SRC_DST_WREADY == 1'b0)) begin
        ap_sig_ioackin_BUS_SRC_DST_WREADY = BUS_SRC_DST_WREADY;
    end else begin
        ap_sig_ioackin_BUS_SRC_DST_WREADY = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        inp1_buf_address0 = tmp_11_fu_3710_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        inp1_buf_address0 = tmp_8_fu_3601_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        inp1_buf_address0 = tmp_13_fu_3577_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        inp1_buf_address0 = tmp_5_fu_3550_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inp1_buf_address0 = tmp_fu_3506_p1;
    end else begin
        inp1_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        inp1_buf_address1 = tmp_9_fu_3702_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        inp1_buf_address1 = tmp_2_fu_3582_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        inp1_buf_address1 = tmp_10_fu_3569_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        inp1_buf_address1 = tmp_3_fu_3559_p1;
    end else begin
        inp1_buf_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state24) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        inp1_buf_ce0 = 1'b1;
    end else begin
        inp1_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state24))) begin
        inp1_buf_ce1 = 1'b1;
    end else begin
        inp1_buf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond1_reg_6565 == 1'd0))) begin
        inp1_buf_we0 = 1'b1;
    end else begin
        inp1_buf_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        inp2_buf_address0 = aptr_6_reg_7048;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        inp2_buf_address0 = aptr_2_reg_7016;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        inp2_buf_address0 = aptr_7_reg_7006;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        inp2_buf_address0 = aptr_3_reg_6985;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        inp2_buf_address0 = aptr_assign_10_sum_c_fu_4136_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        inp2_buf_address0 = aptr_assign_14_sum_c_fu_4116_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        inp2_buf_address0 = aptr_assign_9_sum3_c_fu_4098_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        inp2_buf_address0 = aptr_assign_13_sum2_1_fu_4074_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        inp2_buf_address0 = tmp_13_reg_6636;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        inp2_buf_address0 = tmp_10_reg_6626;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        inp2_buf_address0 = tmp_3_reg_6616;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        inp2_buf_address0 = tmp_5_reg_6606;
    end else if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        inp2_buf_address0 = tmp_1_fu_3523_p1;
    end else begin
        inp2_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        inp2_buf_address1 = tmp_86_fu_4512_p1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        inp2_buf_address1 = aptr_5_reg_7001;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        inp2_buf_address1 = aptr_1_reg_6975;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        inp2_buf_address1 = aptr_4_reg_7043;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        inp2_buf_address1 = aptr_reg_7011;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        inp2_buf_address1 = aptr_assign_12_sum_c_fu_4126_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        inp2_buf_address1 = tmp_51_fu_4103_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        inp2_buf_address1 = aptr_assign_11_sum_c_fu_4088_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        inp2_buf_address1 = aptr_assign_15_sum1_1_fu_4063_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        inp2_buf_address1 = tmp_11_reg_6723;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        inp2_buf_address1 = tmp_9_reg_6713;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        inp2_buf_address1 = tmp_2_reg_6656;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        inp2_buf_address1 = tmp_8_reg_6671;
    end else begin
        inp2_buf_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state35) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_state36_io) & (1'b1 == ap_CS_fsm_state36)))) begin
        inp2_buf_ce0 = 1'b1;
    end else begin
        inp2_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state35) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_state36_io) & (1'b1 == ap_CS_fsm_state36)))) begin
        inp2_buf_ce1 = 1'b1;
    end else begin
        inp2_buf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        inp2_buf_d0 = tmp_84_reg_7302;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        inp2_buf_d0 = tmp_80_fu_4487_p2;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        inp2_buf_d0 = tmp_85_reg_7268;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        inp2_buf_d0 = tmp_81_fu_4441_p2;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        inp2_buf_d0 = tmp_48_reg_6950;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        inp2_buf_d0 = tmp_46_reg_6935;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        inp2_buf_d0 = tmp_44_fu_4020_p2;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        inp2_buf_d0 = tmp_42_fu_3997_p2;
    end else if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        inp2_buf_d0 = reg_3433;
    end else begin
        inp2_buf_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        inp2_buf_d1 = tmp_83_reg_7297;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        inp2_buf_d1 = tmp_79_fu_4482_p2;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        inp2_buf_d1 = tmp_82_reg_7263;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        inp2_buf_d1 = tmp_78_fu_4436_p2;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        inp2_buf_d1 = tmp_47_reg_6940;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        inp2_buf_d1 = tmp_45_reg_6945;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        inp2_buf_d1 = tmp_41_fu_4015_p2;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        inp2_buf_d1 = tmp_43_fu_4002_p2;
    end else begin
        inp2_buf_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state35) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_reg_pp1_iter1_exitcond2_reg_6579 == 1'd0)))) begin
        inp2_buf_we0 = 1'b1;
    end else begin
        inp2_buf_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state35))) begin
        inp2_buf_we1 = 1'b1;
    end else begin
        inp2_buf_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((ap_sig_ioackin_BUS_SRC_DST_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond1_fu_3494_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone)) & ~((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond1_fu_3494_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((ap_sig_ioackin_BUS_SRC_DST_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond2_fu_3511_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)) & ~((ap_enable_reg_pp1_iter2 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond2_fu_3511_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((1'b1 == ap_CS_fsm_state23) & (exitcond9_fu_3532_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state36 : begin
            if (((1'b0 == ap_block_state36_io) & (1'b1 == ap_CS_fsm_state36) & (exitcond8_fu_4033_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((1'b0 == ap_block_state36_io) & (1'b1 == ap_CS_fsm_state36) & (exitcond8_fu_4033_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond3_fu_4500_p2 == 1'd1) & (1'b0 == ap_block_pp2_stage0_subdone)) & ~((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if ((((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond3_fu_4500_p2 == 1'd1) & (1'b0 == ap_block_pp2_stage0_subdone)) | ((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            if (((1'b1 == BUS_SRC_DST_BVALID) & (1'b1 == ap_CS_fsm_state55))) begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end
        end
        ap_ST_fsm_state56 : begin
            if (((ap_sig_ioackin_BUS_SRC_DST_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state56))) begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            if (((ap_sig_ioackin_BUS_SRC_DST_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state62))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end
        end
        ap_ST_fsm_state63 : begin
            if (((1'b1 == ap_CS_fsm_state63) & (exitcond7_fu_4517_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end
        end
        ap_ST_fsm_pp3_stage0 : begin
            if (~((ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if (((ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            if (((1'b1 == ap_CS_fsm_state68) & (exitcond_fu_4809_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_pp4_stage0 : begin
            if (~((ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond5_fu_6445_p2 == 1'd1) & (1'b0 == ap_block_pp4_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end else if (((ap_enable_reg_pp4_iter0 == 1'b1) & (exitcond5_fu_6445_p2 == 1'd1) & (1'b0 == ap_block_pp4_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            if (((1'b1 == BUS_SRC_DST_BVALID) & (1'b1 == ap_CS_fsm_state76))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a0_6_fu_3856_p2 = (c0_reg_6773 + c1_reg_6779);

assign a0_7_fu_4380_p2 = (c0_2_reg_7152 + c1_2_reg_7158);

assign a0_fu_3587_p2 = reg_3438 << 32'd2;

assign a1_2_fu_3860_p2 = (c0_reg_6773 - c1_reg_6779);

assign a1_5_fu_4384_p2 = (c0_2_reg_7152 - c1_2_reg_7158);

assign a1_fu_3606_p2 = reg_3443 << 32'd2;

assign a2_1_fu_3935_p4 = {{tmp_33_fu_3931_p2[40:9]}};

assign a2_2_fu_3864_p2 = (c3_reg_6791 - c2_reg_6785);

assign a2_5_fu_4388_p2 = (c3_2_reg_7170 - c2_2_reg_7164);

assign a2_fu_3612_p2 = inp1_buf_load_5_reg_6646 << 32'd2;

assign a3_4_fu_4360_p4 = {{tmp_73_fu_4356_p2[40:9]}};

assign a3_6_fu_3868_p2 = (c3_reg_6791 + c2_reg_6785);

assign a3_7_fu_4392_p2 = (c3_2_reg_7170 + c2_2_reg_7164);

assign a3_fu_3617_p2 = inp1_buf_load_7_reg_6651 << 32'd2;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_pp4_stage0 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((1'b0 == BUS_SRC_DST_RVALID) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond1_reg_6565 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == BUS_SRC_DST_RVALID) & (ap_enable_reg_pp0_iter1 == 1'b1) & (exitcond1_reg_6565 == 1'd0));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((1'b0 == BUS_SRC_DST_RVALID) & (ap_enable_reg_pp1_iter1 == 1'b1) & (exitcond2_reg_6579 == 1'd0));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((1'b0 == BUS_SRC_DST_RVALID) & (ap_enable_reg_pp1_iter1 == 1'b1) & (exitcond2_reg_6579 == 1'd0));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_11001 = ((1'b1 == ap_block_state50_io) & (ap_enable_reg_pp2_iter2 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = ((1'b1 == ap_block_state50_io) & (ap_enable_reg_pp2_iter2 == 1'b1));
end

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage0_11001 = ((1'b0 == BUS_SRC_DST_RVALID) & (ap_enable_reg_pp3_iter1 == 1'b1) & (exitcond4_reg_7330 == 1'd0));
end

always @ (*) begin
    ap_block_pp3_stage0_subdone = ((1'b0 == BUS_SRC_DST_RVALID) & (ap_enable_reg_pp3_iter1 == 1'b1) & (exitcond4_reg_7330 == 1'd0));
end

assign ap_block_pp4_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp4_stage0_11001 = ((1'b1 == ap_block_state71_io) & (ap_enable_reg_pp4_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp4_stage0_subdone = ((1'b1 == ap_block_state71_io) & (ap_enable_reg_pp4_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_state10_pp0_stage0_iter1 = ((1'b0 == BUS_SRC_DST_RVALID) & (exitcond1_reg_6565 == 1'd0));
end

assign ap_block_state11_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state20_pp1_stage0_iter1 = ((1'b0 == BUS_SRC_DST_RVALID) & (exitcond2_reg_6579 == 1'd0));
end

assign ap_block_state21_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state36_io = ((ap_sig_ioackin_BUS_SRC_DST_AWREADY == 1'b0) & (exitcond8_fu_4033_p2 == 1'd1));
end

assign ap_block_state48_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state50_io = ((ap_sig_ioackin_BUS_SRC_DST_WREADY == 1'b0) & (ap_reg_pp2_iter1_exitcond3_reg_7307 == 1'd0));
end

assign ap_block_state50_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state65_pp3_stage0_iter1 = ((1'b0 == BUS_SRC_DST_RVALID) & (exitcond4_reg_7330 == 1'd0));
end

assign ap_block_state66_pp3_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp4_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state71_io = ((ap_sig_ioackin_BUS_SRC_DST_WREADY == 1'b0) & (exitcond5_reg_7824 == 1'd0));
end

assign ap_block_state71_pp4_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2064 = ((1'b0 == ap_block_pp2_stage0_01001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (ap_reg_pp2_iter1_exitcond3_reg_7307 == 1'd0));
end

always @ (*) begin
    ap_condition_2075 = ((1'b0 == ap_block_pp4_stage0_01001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (exitcond5_reg_7824 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_enable_pp4 = (ap_idle_pp4 ^ 1'b1);

assign ap_phi_reg_pp3_iter2_inp3_buf_0_0_2_reg_2973 = 'bx;

assign ap_phi_reg_pp3_iter2_inp3_buf_0_1_2_reg_2919 = 'bx;

assign ap_phi_reg_pp3_iter2_inp3_buf_10_0_s_reg_1893 = 'bx;

assign ap_phi_reg_pp3_iter2_inp3_buf_10_1_2_reg_1839 = 'bx;

assign ap_phi_reg_pp3_iter2_inp3_buf_11_0_s_reg_1785 = 'bx;

assign ap_phi_reg_pp3_iter2_inp3_buf_11_1_2_reg_1731 = 'bx;

assign ap_phi_reg_pp3_iter2_inp3_buf_12_0_s_reg_1677 = 'bx;

assign ap_phi_reg_pp3_iter2_inp3_buf_12_1_2_reg_1623 = 'bx;

assign ap_phi_reg_pp3_iter2_inp3_buf_13_0_s_reg_1569 = 'bx;

assign ap_phi_reg_pp3_iter2_inp3_buf_13_1_2_reg_1515 = 'bx;

assign ap_phi_reg_pp3_iter2_inp3_buf_14_0_s_reg_1461 = 'bx;

assign ap_phi_reg_pp3_iter2_inp3_buf_14_1_2_reg_1407 = 'bx;

assign ap_phi_reg_pp3_iter2_inp3_buf_15_0_s_reg_1353 = 'bx;

assign ap_phi_reg_pp3_iter2_inp3_buf_15_1_2_reg_1299 = 'bx;

assign ap_phi_reg_pp3_iter2_inp3_buf_1_0_s_reg_2865 = 'bx;

assign ap_phi_reg_pp3_iter2_inp3_buf_1_1_2_reg_2811 = 'bx;

assign ap_phi_reg_pp3_iter2_inp3_buf_2_0_s_reg_2757 = 'bx;

assign ap_phi_reg_pp3_iter2_inp3_buf_2_1_2_reg_2703 = 'bx;

assign ap_phi_reg_pp3_iter2_inp3_buf_3_0_s_reg_2649 = 'bx;

assign ap_phi_reg_pp3_iter2_inp3_buf_3_1_2_reg_2595 = 'bx;

assign ap_phi_reg_pp3_iter2_inp3_buf_4_0_s_reg_2541 = 'bx;

assign ap_phi_reg_pp3_iter2_inp3_buf_4_1_2_reg_2487 = 'bx;

assign ap_phi_reg_pp3_iter2_inp3_buf_5_0_s_reg_2433 = 'bx;

assign ap_phi_reg_pp3_iter2_inp3_buf_5_1_2_reg_2379 = 'bx;

assign ap_phi_reg_pp3_iter2_inp3_buf_6_0_s_reg_2325 = 'bx;

assign ap_phi_reg_pp3_iter2_inp3_buf_6_1_2_reg_2271 = 'bx;

assign ap_phi_reg_pp3_iter2_inp3_buf_7_0_s_reg_2217 = 'bx;

assign ap_phi_reg_pp3_iter2_inp3_buf_7_1_2_reg_2163 = 'bx;

assign ap_phi_reg_pp3_iter2_inp3_buf_8_0_s_reg_2109 = 'bx;

assign ap_phi_reg_pp3_iter2_inp3_buf_8_1_2_reg_2055 = 'bx;

assign ap_phi_reg_pp3_iter2_inp3_buf_9_0_s_reg_2001 = 'bx;

assign ap_phi_reg_pp3_iter2_inp3_buf_9_1_2_reg_1947 = 'bx;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign aptr_assign_10_sum_c_fu_4136_p1 = aptr_assign_10_sum_fu_4131_p2;

assign aptr_assign_10_sum_fu_4131_p2 = (7'd3 + aptr_assign_13_sum2_s_reg_6990);

assign aptr_assign_11_sum_c_fu_4088_p1 = aptr_assign_11_sum_fu_4082_p2;

assign aptr_assign_11_sum_fu_4082_p2 = (7'd2 + aptr_assign_13_sum2_s_fu_4079_p1);

assign aptr_assign_12_sum_c_fu_4126_p1 = aptr_assign_12_sum_fu_4121_p2;

assign aptr_assign_12_sum_fu_4121_p2 = (7'd1 + aptr_assign_13_sum2_s_reg_6990);

assign aptr_assign_13_sum2_1_fu_4074_p1 = aptr_assign_13_sum2_fu_4068_p2;

assign aptr_assign_13_sum2_fu_4068_p2 = (tmp_50_fu_4049_p3 | 6'd3);

assign aptr_assign_13_sum2_s_fu_4079_p1 = aptr_assign_13_sum2_reg_6980;

assign aptr_assign_14_sum_c_fu_4116_p1 = aptr_assign_14_sum_fu_4110_p2;

assign aptr_assign_14_sum_fu_4110_p2 = (7'd1 + aptr_assign_15_sum1_s_fu_4107_p1);

assign aptr_assign_15_sum1_1_fu_4063_p1 = aptr_assign_15_sum1_fu_4057_p2;

assign aptr_assign_15_sum1_fu_4057_p2 = (tmp_50_fu_4049_p3 | 6'd1);

assign aptr_assign_15_sum1_s_fu_4107_p1 = aptr_assign_15_sum1_reg_6970;

assign aptr_assign_9_sum3_c_fu_4098_p1 = aptr_assign_9_sum3_fu_4093_p2;

assign aptr_assign_9_sum3_fu_4093_p2 = (tmp_50_reg_6964 | 6'd7);

assign b0_1_fu_3989_p2 = (a3_1_reg_6893 + a0_1_reg_6887);

assign b0_3_fu_4370_p2 = (a3_4_fu_4360_p4 + a0_4_reg_7176);

assign b0_fu_3715_p2 = reg_3438 << 32'd2;

assign b1_1_fu_3959_p2 = (a2_1_fu_3935_p4 + a1_1_reg_6851);

assign b1_3_fu_4454_p2 = (a2_4_reg_7207 + a1_4_reg_7247);

assign b1_fu_3721_p2 = inp1_buf_q1 << 32'd2;

assign b2_1_fu_3964_p2 = (a1_1_reg_6851 - a2_1_fu_3935_p4);

assign b2_3_fu_4458_p2 = (a1_4_reg_7247 - a2_4_reg_7207);

assign b2_fu_3803_p2 = reg_3443 << 32'd2;

assign b3_1_fu_3993_p2 = (a0_1_reg_6887 - a3_1_reg_6893);

assign b3_3_fu_4375_p2 = (a0_4_reg_7176 - a3_4_fu_4360_p4);

assign b3_fu_3809_p2 = reg_3438 << 32'd2;

assign exitcond1_fu_3494_p2 = ((ap_phi_mux_indvar_phi_fu_487_p4 == 7'd64) ? 1'b1 : 1'b0);

assign exitcond2_fu_3511_p2 = ((ap_phi_mux_indvar1_phi_fu_499_p4 == 7'd64) ? 1'b1 : 1'b0);

assign exitcond3_fu_4500_p2 = ((indvar2_reg_530 == 7'd64) ? 1'b1 : 1'b0);

assign exitcond4_fu_4529_p2 = ((indvar3_reg_936 == 6'd32) ? 1'b1 : 1'b0);

assign exitcond5_fu_6445_p2 = ((indvar4_reg_3422 == 6'd32) ? 1'b1 : 1'b0);

assign exitcond7_fu_4517_p2 = ((i_2_reg_925 == 2'd2) ? 1'b1 : 1'b0);

assign exitcond8_fu_4033_p2 = ((i_1_reg_519 == 4'd8) ? 1'b1 : 1'b0);

assign exitcond9_fu_3532_p2 = ((i_reg_507 == 4'd8) ? 1'b1 : 1'b0);

assign exitcond_fu_4809_p2 = ((k1_reg_3411 == 6'd32) ? 1'b1 : 1'b0);

assign grp_fu_3630_p0 = 40'd100;

assign grp_fu_3644_p0 = 41'd2199023255050;

assign grp_fu_3654_p0 = 41'd426;

assign grp_fu_3654_p1 = tmp_22_cast_fu_3650_p1;

assign grp_fu_3664_p0 = 41'd2199023255268;

assign grp_fu_3664_p1 = tmp_24_cast_fu_3660_p1;

assign grp_fu_3670_p0 = 41'd426;

assign grp_fu_3670_p1 = tmp_24_cast_fu_3660_p1;

assign grp_fu_3676_p0 = 41'd284;

assign grp_fu_3676_p1 = tmp_22_cast_fu_3650_p1;

assign grp_fu_3682_p0 = 41'd502;

assign grp_fu_3688_p0 = 40'd100;

assign grp_fu_3818_p0 = 41'd362;

assign grp_fu_3828_p0 = 41'd196;

assign grp_fu_3828_p1 = tmp_44_cast_fu_3824_p1;

assign grp_fu_3838_p0 = 41'd2199023255079;

assign grp_fu_3838_p1 = tmp_46_cast_fu_3834_p1;

assign grp_fu_3844_p0 = 41'd473;

assign grp_fu_3844_p1 = tmp_44_cast_fu_3824_p1;

assign grp_fu_3850_p0 = 41'd196;

assign grp_fu_3850_p1 = tmp_46_cast_fu_3834_p1;

assign grp_fu_3887_p0 = 41'd362;

assign grp_fu_3906_p0 = 41'd362;

assign grp_fu_3915_p0 = 41'd362;

assign grp_fu_4149_p0 = 40'd100;

assign grp_fu_4161_p0 = 41'd2199023255050;

assign grp_fu_4170_p0 = 41'd426;

assign grp_fu_4170_p1 = tmp_78_cast_fu_4167_p1;

assign grp_fu_4179_p0 = 41'd2199023255268;

assign grp_fu_4179_p1 = tmp_80_cast_fu_4176_p1;

assign grp_fu_4185_p0 = 41'd426;

assign grp_fu_4185_p1 = tmp_80_cast_fu_4176_p1;

assign grp_fu_4191_p0 = 41'd284;

assign grp_fu_4191_p1 = tmp_78_cast_fu_4167_p1;

assign grp_fu_4197_p0 = 41'd502;

assign grp_fu_4203_p0 = 40'd100;

assign grp_fu_4222_p0 = 41'd362;

assign grp_fu_4231_p0 = 41'd196;

assign grp_fu_4231_p1 = tmp_100_cast_fu_4228_p1;

assign grp_fu_4241_p0 = 41'd2199023255079;

assign grp_fu_4241_p1 = tmp_102_cast_fu_4237_p1;

assign grp_fu_4247_p0 = 41'd473;

assign grp_fu_4247_p1 = tmp_100_cast_fu_4228_p1;

assign grp_fu_4253_p0 = 41'd196;

assign grp_fu_4253_p1 = tmp_102_cast_fu_4237_p1;

assign grp_fu_4336_p0 = 41'd362;

assign grp_fu_4421_p0 = 41'd362;

assign grp_fu_4430_p0 = 41'd362;

assign i_3_fu_3538_p2 = (i_reg_507 + 4'd1);

assign i_4_fu_4039_p2 = (i_1_reg_519 + 4'd1);

assign i_5_fu_4523_p2 = (i_2_reg_925 + 2'd1);

assign i_cast1_fu_3528_p1 = i_reg_507;

assign indvar_next1_fu_3517_p2 = (ap_phi_mux_indvar1_phi_fu_499_p4 + 7'd1);

assign indvar_next2_fu_4506_p2 = (indvar2_reg_530 + 7'd1);

assign indvar_next3_fu_4535_p2 = (indvar3_reg_936 + 6'd1);

assign indvar_next4_fu_6451_p2 = (indvar4_reg_3422 + 6'd1);

assign indvar_next_fu_3500_p2 = (ap_phi_mux_indvar_phi_fu_487_p4 + 7'd1);

assign inp3_buf_0_0_3_cas_fu_5872_p1 = $signed(inp3_buf_0_1_9_fu_5865_p3);

assign inp3_buf_0_1_4_fu_5876_p3 = ((tmp_89_reg_7383[0:0] === 1'b1) ? inp3_buf_0_0_3_cas_fu_5872_p1 : inp3_buf_0_1_3_reg_3387);

assign inp3_buf_0_1_5_fu_4777_p3 = ((ap_reg_pp3_iter1_tmp_88_reg_7343[0:0] === 1'b1) ? reg_3433 : inp3_buf_0_1_1_reg_1277);

assign inp3_buf_0_1_8_fu_5883_p3 = ((tmp_89_reg_7383[0:0] === 1'b1) ? inp3_buf_0_0_s_reg_3399 : inp3_buf_0_0_3_cas_fu_5872_p1);

assign inp3_buf_0_1_9_fu_5865_p3 = ((tmp_92_reg_7419[0:0] === 1'b1) ? p_neg_t_fu_5856_p2 : p_lshr_f_cast_fu_5862_p1);

assign inp3_buf_10_0_2_ca_fu_6242_p1 = $signed(inp3_buf_10_1_9_fu_6235_p3);

assign inp3_buf_10_1_4_fu_6246_p3 = ((tmp_89_reg_7383[0:0] === 1'b1) ? inp3_buf_10_0_2_ca_fu_6242_p1 : inp3_buf_10_1_3_reg_3147);

assign inp3_buf_10_1_5_fu_4617_p3 = ((ap_reg_pp3_iter1_tmp_88_reg_7343[0:0] === 1'b1) ? reg_3433 : inp3_buf_10_1_1_reg_1057);

assign inp3_buf_10_1_8_fu_6253_p3 = ((tmp_89_reg_7383[0:0] === 1'b1) ? inp3_buf_10_0_3_reg_3159 : inp3_buf_10_0_2_ca_fu_6242_p1);

assign inp3_buf_10_1_9_fu_6235_p3 = ((tmp_140_reg_7569[0:0] === 1'b1) ? p_neg_t_s_fu_6226_p2 : p_lshr_f_cast_45_fu_6232_p1);

assign inp3_buf_11_0_2_ca_fu_6279_p1 = $signed(inp3_buf_11_1_9_fu_6272_p3);

assign inp3_buf_11_1_4_fu_6283_p3 = ((tmp_89_reg_7383[0:0] === 1'b1) ? inp3_buf_11_0_2_ca_fu_6279_p1 : inp3_buf_11_1_3_reg_3123);

assign inp3_buf_11_1_5_fu_4601_p3 = ((ap_reg_pp3_iter1_tmp_88_reg_7343[0:0] === 1'b1) ? reg_3433 : inp3_buf_11_1_1_reg_1035);

assign inp3_buf_11_1_8_fu_6290_p3 = ((tmp_89_reg_7383[0:0] === 1'b1) ? inp3_buf_11_0_3_reg_3135 : inp3_buf_11_0_2_ca_fu_6279_p1);

assign inp3_buf_11_1_9_fu_6272_p3 = ((tmp_146_reg_7584[0:0] === 1'b1) ? p_neg_t_10_fu_6263_p2 : p_lshr_f_10_cast_fu_6269_p1);

assign inp3_buf_12_0_2_ca_fu_6316_p1 = $signed(inp3_buf_12_1_9_fu_6309_p3);

assign inp3_buf_12_1_4_fu_6320_p3 = ((tmp_89_reg_7383[0:0] === 1'b1) ? inp3_buf_12_0_2_ca_fu_6316_p1 : inp3_buf_12_1_3_reg_3099);

assign inp3_buf_12_1_5_fu_4585_p3 = ((ap_reg_pp3_iter1_tmp_88_reg_7343[0:0] === 1'b1) ? reg_3433 : inp3_buf_12_1_1_reg_1013);

assign inp3_buf_12_1_8_fu_6327_p3 = ((tmp_89_reg_7383[0:0] === 1'b1) ? inp3_buf_12_0_3_reg_3111 : inp3_buf_12_0_2_ca_fu_6316_p1);

assign inp3_buf_12_1_9_fu_6309_p3 = ((tmp_151_reg_7599[0:0] === 1'b1) ? p_neg_t_11_fu_6300_p2 : p_lshr_f_11_cast_fu_6306_p1);

assign inp3_buf_13_0_2_ca_fu_6353_p1 = $signed(inp3_buf_13_1_9_fu_6346_p3);

assign inp3_buf_13_1_4_fu_6357_p3 = ((tmp_89_reg_7383[0:0] === 1'b1) ? inp3_buf_13_0_2_ca_fu_6353_p1 : inp3_buf_13_1_3_reg_3075);

assign inp3_buf_13_1_5_fu_4569_p3 = ((ap_reg_pp3_iter1_tmp_88_reg_7343[0:0] === 1'b1) ? reg_3433 : inp3_buf_13_1_1_reg_991);

assign inp3_buf_13_1_8_fu_6364_p3 = ((tmp_89_reg_7383[0:0] === 1'b1) ? inp3_buf_13_0_3_reg_3087 : inp3_buf_13_0_2_ca_fu_6353_p1);

assign inp3_buf_13_1_9_fu_6346_p3 = ((tmp_153_reg_7614[0:0] === 1'b1) ? p_neg_t_12_fu_6337_p2 : p_lshr_f_12_cast_fu_6343_p1);

assign inp3_buf_14_0_2_ca_fu_6390_p1 = $signed(inp3_buf_14_1_9_fu_6383_p3);

assign inp3_buf_14_1_4_fu_6394_p3 = ((tmp_89_reg_7383[0:0] === 1'b1) ? inp3_buf_14_0_2_ca_fu_6390_p1 : inp3_buf_14_1_3_reg_3051);

assign inp3_buf_14_1_5_fu_4553_p3 = ((ap_reg_pp3_iter1_tmp_88_reg_7343[0:0] === 1'b1) ? reg_3433 : inp3_buf_14_1_1_reg_969);

assign inp3_buf_14_1_8_fu_6401_p3 = ((tmp_89_reg_7383[0:0] === 1'b1) ? inp3_buf_14_0_3_reg_3063 : inp3_buf_14_0_2_ca_fu_6390_p1);

assign inp3_buf_14_1_9_fu_6383_p3 = ((tmp_155_reg_7629[0:0] === 1'b1) ? p_neg_t_13_fu_6374_p2 : p_lshr_f_13_cast_fu_6380_p1);

assign inp3_buf_15_0_2_ca_fu_6427_p1 = $signed(inp3_buf_15_1_25_fu_6420_p3);

assign inp3_buf_15_1_10_fu_4753_p3 = ((ap_reg_pp3_iter1_tmp_88_reg_7343[0:0] === 1'b1) ? inp3_buf_2_0_1_reg_1244 : reg_3433);

assign inp3_buf_15_1_11_fu_4737_p3 = ((ap_reg_pp3_iter1_tmp_88_reg_7343[0:0] === 1'b1) ? inp3_buf_3_0_1_reg_1222 : reg_3433);

assign inp3_buf_15_1_12_fu_4721_p3 = ((ap_reg_pp3_iter1_tmp_88_reg_7343[0:0] === 1'b1) ? inp3_buf_4_0_1_reg_1200 : reg_3433);

assign inp3_buf_15_1_13_fu_4705_p3 = ((ap_reg_pp3_iter1_tmp_88_reg_7343[0:0] === 1'b1) ? inp3_buf_5_0_1_reg_1178 : reg_3433);

assign inp3_buf_15_1_14_fu_4689_p3 = ((ap_reg_pp3_iter1_tmp_88_reg_7343[0:0] === 1'b1) ? inp3_buf_6_0_1_reg_1156 : reg_3433);

assign inp3_buf_15_1_15_fu_4673_p3 = ((ap_reg_pp3_iter1_tmp_88_reg_7343[0:0] === 1'b1) ? inp3_buf_7_0_1_reg_1134 : reg_3433);

assign inp3_buf_15_1_16_fu_4657_p3 = ((ap_reg_pp3_iter1_tmp_88_reg_7343[0:0] === 1'b1) ? inp3_buf_8_0_1_reg_1112 : reg_3433);

assign inp3_buf_15_1_17_fu_4641_p3 = ((ap_reg_pp3_iter1_tmp_88_reg_7343[0:0] === 1'b1) ? inp3_buf_9_0_1_reg_1090 : reg_3433);

assign inp3_buf_15_1_18_fu_4625_p3 = ((ap_reg_pp3_iter1_tmp_88_reg_7343[0:0] === 1'b1) ? inp3_buf_10_0_1_reg_1068 : reg_3433);

assign inp3_buf_15_1_19_fu_4609_p3 = ((ap_reg_pp3_iter1_tmp_88_reg_7343[0:0] === 1'b1) ? inp3_buf_11_0_1_reg_1046 : reg_3433);

assign inp3_buf_15_1_20_fu_4593_p3 = ((ap_reg_pp3_iter1_tmp_88_reg_7343[0:0] === 1'b1) ? inp3_buf_12_0_1_reg_1024 : reg_3433);

assign inp3_buf_15_1_21_fu_4577_p3 = ((ap_reg_pp3_iter1_tmp_88_reg_7343[0:0] === 1'b1) ? inp3_buf_13_0_1_reg_1002 : reg_3433);

assign inp3_buf_15_1_22_fu_4561_p3 = ((ap_reg_pp3_iter1_tmp_88_reg_7343[0:0] === 1'b1) ? inp3_buf_14_0_1_reg_980 : reg_3433);

assign inp3_buf_15_1_24_fu_6438_p3 = ((tmp_89_reg_7383[0:0] === 1'b1) ? inp3_buf_15_0_3_reg_3039 : inp3_buf_15_0_2_ca_fu_6427_p1);

assign inp3_buf_15_1_25_fu_6420_p3 = ((tmp_157_reg_7644[0:0] === 1'b1) ? p_neg_t_14_fu_6411_p2 : p_lshr_f_14_cast_fu_6417_p1);

assign inp3_buf_15_1_4_fu_6431_p3 = ((tmp_89_reg_7383[0:0] === 1'b1) ? inp3_buf_15_0_2_ca_fu_6427_p1 : inp3_buf_15_1_3_reg_3027);

assign inp3_buf_15_1_5_fu_4793_p3 = ((ap_reg_pp3_iter1_tmp_88_reg_7343[0:0] === 1'b1) ? reg_3433 : inp3_buf_15_1_1_reg_947);

assign inp3_buf_15_1_7_fu_4801_p3 = ((ap_reg_pp3_iter1_tmp_88_reg_7343[0:0] === 1'b1) ? inp3_buf_15_0_1_reg_958 : reg_3433);

assign inp3_buf_15_1_8_fu_4785_p3 = ((ap_reg_pp3_iter1_tmp_88_reg_7343[0:0] === 1'b1) ? inp3_buf_0_0_1_reg_1288 : reg_3433);

assign inp3_buf_15_1_9_fu_4769_p3 = ((ap_reg_pp3_iter1_tmp_88_reg_7343[0:0] === 1'b1) ? inp3_buf_1_0_1_reg_1266 : reg_3433);

assign inp3_buf_1_0_2_cas_fu_5909_p1 = $signed(inp3_buf_1_1_9_fu_5902_p3);

assign inp3_buf_1_1_4_fu_5913_p3 = ((tmp_89_reg_7383[0:0] === 1'b1) ? inp3_buf_1_0_2_cas_fu_5909_p1 : inp3_buf_1_1_3_reg_3363);

assign inp3_buf_1_1_5_fu_4761_p3 = ((ap_reg_pp3_iter1_tmp_88_reg_7343[0:0] === 1'b1) ? reg_3433 : inp3_buf_1_1_1_reg_1255);

assign inp3_buf_1_1_8_fu_5920_p3 = ((tmp_89_reg_7383[0:0] === 1'b1) ? inp3_buf_1_0_3_reg_3375 : inp3_buf_1_0_2_cas_fu_5909_p1);

assign inp3_buf_1_1_9_fu_5902_p3 = ((tmp_96_reg_7434[0:0] === 1'b1) ? p_neg_t_1_fu_5893_p2 : p_lshr_f_1_cast_fu_5899_p1);

assign inp3_buf_2_0_2_cas_fu_5946_p1 = $signed(inp3_buf_2_1_9_fu_5939_p3);

assign inp3_buf_2_1_4_fu_5950_p3 = ((tmp_89_reg_7383[0:0] === 1'b1) ? inp3_buf_2_0_2_cas_fu_5946_p1 : inp3_buf_2_1_3_reg_3339);

assign inp3_buf_2_1_5_fu_4745_p3 = ((ap_reg_pp3_iter1_tmp_88_reg_7343[0:0] === 1'b1) ? reg_3433 : inp3_buf_2_1_1_reg_1233);

assign inp3_buf_2_1_8_fu_5957_p3 = ((tmp_89_reg_7383[0:0] === 1'b1) ? inp3_buf_2_0_3_reg_3351 : inp3_buf_2_0_2_cas_fu_5946_p1);

assign inp3_buf_2_1_9_fu_5939_p3 = ((tmp_100_reg_7449[0:0] === 1'b1) ? p_neg_t_2_fu_5930_p2 : p_lshr_f_2_cast_fu_5936_p1);

assign inp3_buf_3_0_2_cas_fu_5983_p1 = $signed(inp3_buf_3_1_9_fu_5976_p3);

assign inp3_buf_3_1_4_fu_5987_p3 = ((tmp_89_reg_7383[0:0] === 1'b1) ? inp3_buf_3_0_2_cas_fu_5983_p1 : inp3_buf_3_1_3_reg_3315);

assign inp3_buf_3_1_5_fu_4729_p3 = ((ap_reg_pp3_iter1_tmp_88_reg_7343[0:0] === 1'b1) ? reg_3433 : inp3_buf_3_1_1_reg_1211);

assign inp3_buf_3_1_8_fu_5994_p3 = ((tmp_89_reg_7383[0:0] === 1'b1) ? inp3_buf_3_0_3_reg_3327 : inp3_buf_3_0_2_cas_fu_5983_p1);

assign inp3_buf_3_1_9_fu_5976_p3 = ((tmp_104_reg_7464[0:0] === 1'b1) ? p_neg_t_3_fu_5967_p2 : p_lshr_f_3_cast_fu_5973_p1);

assign inp3_buf_4_0_2_cas_fu_6020_p1 = $signed(inp3_buf_4_1_9_fu_6013_p3);

assign inp3_buf_4_1_4_fu_6024_p3 = ((tmp_89_reg_7383[0:0] === 1'b1) ? inp3_buf_4_0_2_cas_fu_6020_p1 : inp3_buf_4_1_3_reg_3291);

assign inp3_buf_4_1_5_fu_4713_p3 = ((ap_reg_pp3_iter1_tmp_88_reg_7343[0:0] === 1'b1) ? reg_3433 : inp3_buf_4_1_1_reg_1189);

assign inp3_buf_4_1_8_fu_6031_p3 = ((tmp_89_reg_7383[0:0] === 1'b1) ? inp3_buf_4_0_3_reg_3303 : inp3_buf_4_0_2_cas_fu_6020_p1);

assign inp3_buf_4_1_9_fu_6013_p3 = ((tmp_108_reg_7479[0:0] === 1'b1) ? p_neg_t_4_fu_6004_p2 : p_lshr_f_4_cast_fu_6010_p1);

assign inp3_buf_5_0_2_cas_fu_6057_p1 = $signed(inp3_buf_5_1_9_fu_6050_p3);

assign inp3_buf_5_1_4_fu_6061_p3 = ((tmp_89_reg_7383[0:0] === 1'b1) ? inp3_buf_5_0_2_cas_fu_6057_p1 : inp3_buf_5_1_3_reg_3267);

assign inp3_buf_5_1_5_fu_4697_p3 = ((ap_reg_pp3_iter1_tmp_88_reg_7343[0:0] === 1'b1) ? reg_3433 : inp3_buf_5_1_1_reg_1167);

assign inp3_buf_5_1_8_fu_6068_p3 = ((tmp_89_reg_7383[0:0] === 1'b1) ? inp3_buf_5_0_3_reg_3279 : inp3_buf_5_0_2_cas_fu_6057_p1);

assign inp3_buf_5_1_9_fu_6050_p3 = ((tmp_112_reg_7494[0:0] === 1'b1) ? p_neg_t_5_fu_6041_p2 : p_lshr_f_5_cast_fu_6047_p1);

assign inp3_buf_6_0_2_cas_fu_6094_p1 = $signed(inp3_buf_6_1_9_fu_6087_p3);

assign inp3_buf_6_1_4_fu_6098_p3 = ((tmp_89_reg_7383[0:0] === 1'b1) ? inp3_buf_6_0_2_cas_fu_6094_p1 : inp3_buf_6_1_3_reg_3243);

assign inp3_buf_6_1_5_fu_4681_p3 = ((ap_reg_pp3_iter1_tmp_88_reg_7343[0:0] === 1'b1) ? reg_3433 : inp3_buf_6_1_1_reg_1145);

assign inp3_buf_6_1_8_fu_6105_p3 = ((tmp_89_reg_7383[0:0] === 1'b1) ? inp3_buf_6_0_3_reg_3255 : inp3_buf_6_0_2_cas_fu_6094_p1);

assign inp3_buf_6_1_9_fu_6087_p3 = ((tmp_116_reg_7509[0:0] === 1'b1) ? p_neg_t_6_fu_6078_p2 : p_lshr_f_6_cast_fu_6084_p1);

assign inp3_buf_7_0_2_cas_fu_6131_p1 = $signed(inp3_buf_7_1_9_fu_6124_p3);

assign inp3_buf_7_1_4_fu_6135_p3 = ((tmp_89_reg_7383[0:0] === 1'b1) ? inp3_buf_7_0_2_cas_fu_6131_p1 : inp3_buf_7_1_3_reg_3219);

assign inp3_buf_7_1_5_fu_4665_p3 = ((ap_reg_pp3_iter1_tmp_88_reg_7343[0:0] === 1'b1) ? reg_3433 : inp3_buf_7_1_1_reg_1123);

assign inp3_buf_7_1_8_fu_6142_p3 = ((tmp_89_reg_7383[0:0] === 1'b1) ? inp3_buf_7_0_3_reg_3231 : inp3_buf_7_0_2_cas_fu_6131_p1);

assign inp3_buf_7_1_9_fu_6124_p3 = ((tmp_122_reg_7524[0:0] === 1'b1) ? p_neg_t_7_fu_6115_p2 : p_lshr_f_7_cast_fu_6121_p1);

assign inp3_buf_8_0_2_cas_fu_6168_p1 = $signed(inp3_buf_8_1_9_fu_6161_p3);

assign inp3_buf_8_1_4_fu_6172_p3 = ((tmp_89_reg_7383[0:0] === 1'b1) ? inp3_buf_8_0_2_cas_fu_6168_p1 : inp3_buf_8_1_3_reg_3195);

assign inp3_buf_8_1_5_fu_4649_p3 = ((ap_reg_pp3_iter1_tmp_88_reg_7343[0:0] === 1'b1) ? reg_3433 : inp3_buf_8_1_1_reg_1101);

assign inp3_buf_8_1_8_fu_6179_p3 = ((tmp_89_reg_7383[0:0] === 1'b1) ? inp3_buf_8_0_3_reg_3207 : inp3_buf_8_0_2_cas_fu_6168_p1);

assign inp3_buf_8_1_9_fu_6161_p3 = ((tmp_128_reg_7539[0:0] === 1'b1) ? p_neg_t_8_fu_6152_p2 : p_lshr_f_8_cast_fu_6158_p1);

assign inp3_buf_9_0_2_cas_fu_6205_p1 = $signed(inp3_buf_9_1_9_fu_6198_p3);

assign inp3_buf_9_1_4_fu_6209_p3 = ((tmp_89_reg_7383[0:0] === 1'b1) ? inp3_buf_9_0_2_cas_fu_6205_p1 : inp3_buf_9_1_3_reg_3171);

assign inp3_buf_9_1_5_fu_4633_p3 = ((ap_reg_pp3_iter1_tmp_88_reg_7343[0:0] === 1'b1) ? reg_3433 : inp3_buf_9_1_1_reg_1079);

assign inp3_buf_9_1_8_fu_6216_p3 = ((tmp_89_reg_7383[0:0] === 1'b1) ? inp3_buf_9_0_3_reg_3183 : inp3_buf_9_0_2_cas_fu_6205_p1);

assign inp3_buf_9_1_9_fu_6198_p3 = ((tmp_135_reg_7554[0:0] === 1'b1) ? p_neg_t_9_fu_6189_p2 : p_lshr_f_9_cast_fu_6195_p1);

assign inp3_buf_load_0_phi_fu_4823_p3 = ((tmp_89_fu_4815_p3[0:0] === 1'b1) ? inp3_buf_0_1_3_reg_3387 : inp3_buf_0_0_s_reg_3399);

assign inp3_buf_load_10_phi_fu_5463_p3 = ((tmp_89_fu_4815_p3[0:0] === 1'b1) ? inp3_buf_10_1_3_reg_3147 : inp3_buf_10_0_3_reg_3159);

assign inp3_buf_load_113_ph_fu_4887_p3 = ((tmp_89_fu_4815_p3[0:0] === 1'b1) ? inp3_buf_1_1_3_reg_3363 : inp3_buf_1_0_3_reg_3375);

assign inp3_buf_load_11_phi_fu_5527_p3 = ((tmp_89_fu_4815_p3[0:0] === 1'b1) ? inp3_buf_11_1_3_reg_3123 : inp3_buf_11_0_3_reg_3135);

assign inp3_buf_load_12_phi_fu_5591_p3 = ((tmp_89_fu_4815_p3[0:0] === 1'b1) ? inp3_buf_12_1_3_reg_3099 : inp3_buf_12_0_3_reg_3111);

assign inp3_buf_load_13_phi_fu_5655_p3 = ((tmp_89_fu_4815_p3[0:0] === 1'b1) ? inp3_buf_13_1_3_reg_3075 : inp3_buf_13_0_3_reg_3087);

assign inp3_buf_load_14_phi_fu_5719_p3 = ((tmp_89_fu_4815_p3[0:0] === 1'b1) ? inp3_buf_14_1_3_reg_3051 : inp3_buf_14_0_3_reg_3063);

assign inp3_buf_load_15_phi_fu_5783_p3 = ((tmp_89_fu_4815_p3[0:0] === 1'b1) ? inp3_buf_15_1_3_reg_3027 : inp3_buf_15_0_3_reg_3039);

assign inp3_buf_load_2_phi_fu_4951_p3 = ((tmp_89_fu_4815_p3[0:0] === 1'b1) ? inp3_buf_2_1_3_reg_3339 : inp3_buf_2_0_3_reg_3351);

assign inp3_buf_load_3_phi_fu_5015_p3 = ((tmp_89_fu_4815_p3[0:0] === 1'b1) ? inp3_buf_3_1_3_reg_3315 : inp3_buf_3_0_3_reg_3327);

assign inp3_buf_load_4_phi_fu_5079_p3 = ((tmp_89_fu_4815_p3[0:0] === 1'b1) ? inp3_buf_4_1_3_reg_3291 : inp3_buf_4_0_3_reg_3303);

assign inp3_buf_load_5_phi_fu_5143_p3 = ((tmp_89_fu_4815_p3[0:0] === 1'b1) ? inp3_buf_5_1_3_reg_3267 : inp3_buf_5_0_3_reg_3279);

assign inp3_buf_load_6_phi_fu_5207_p3 = ((tmp_89_fu_4815_p3[0:0] === 1'b1) ? inp3_buf_6_1_3_reg_3243 : inp3_buf_6_0_3_reg_3255);

assign inp3_buf_load_7_phi_fu_5271_p3 = ((tmp_89_fu_4815_p3[0:0] === 1'b1) ? inp3_buf_7_1_3_reg_3219 : inp3_buf_7_0_3_reg_3231);

assign inp3_buf_load_8_phi_fu_5335_p3 = ((tmp_89_fu_4815_p3[0:0] === 1'b1) ? inp3_buf_8_1_3_reg_3195 : inp3_buf_8_0_3_reg_3207);

assign inp3_buf_load_9_phi_fu_5399_p3 = ((tmp_89_fu_4815_p3[0:0] === 1'b1) ? inp3_buf_9_1_3_reg_3171 : inp3_buf_9_0_3_reg_3183);

assign k_s_fu_5847_p2 = (k1_reg_3411 + 6'd16);

assign p_lshr_10_cast_fu_6260_p1 = tmp_132_reg_7589;

assign p_lshr_11_cast_fu_6297_p1 = tmp_138_reg_7604;

assign p_lshr_12_cast_fu_6334_p1 = tmp_141_reg_7619;

assign p_lshr_13_cast_fu_6371_p1 = tmp_144_reg_7634;

assign p_lshr_14_cast_fu_6408_p1 = tmp_147_reg_7649;

assign p_lshr_1_cast_fu_5890_p1 = tmp_97_reg_7439;

assign p_lshr_2_cast_fu_5927_p1 = tmp_101_reg_7454;

assign p_lshr_3_cast_fu_5964_p1 = tmp_105_reg_7469;

assign p_lshr_4_cast_fu_6001_p1 = tmp_109_reg_7484;

assign p_lshr_5_cast_fu_6038_p1 = tmp_113_reg_7499;

assign p_lshr_6_cast_fu_6075_p1 = tmp_117_reg_7514;

assign p_lshr_7_cast_fu_6112_p1 = tmp_120_reg_7529;

assign p_lshr_8_cast_fu_6149_p1 = tmp_123_reg_7544;

assign p_lshr_9_cast_fu_6186_p1 = tmp_126_reg_7559;

assign p_lshr_cast_44_fu_6223_p1 = tmp_129_reg_7574;

assign p_lshr_cast_fu_5853_p1 = tmp_93_reg_7424;

assign p_lshr_f_10_cast_fu_6269_p1 = tmp_136_reg_7594;

assign p_lshr_f_11_cast_fu_6306_p1 = tmp_139_reg_7609;

assign p_lshr_f_12_cast_fu_6343_p1 = tmp_142_reg_7624;

assign p_lshr_f_13_cast_fu_6380_p1 = tmp_145_reg_7639;

assign p_lshr_f_14_cast_fu_6417_p1 = tmp_148_reg_7654;

assign p_lshr_f_1_cast_fu_5899_p1 = tmp_98_reg_7444;

assign p_lshr_f_2_cast_fu_5936_p1 = tmp_102_reg_7459;

assign p_lshr_f_3_cast_fu_5973_p1 = tmp_106_reg_7474;

assign p_lshr_f_4_cast_fu_6010_p1 = tmp_110_reg_7489;

assign p_lshr_f_5_cast_fu_6047_p1 = tmp_114_reg_7504;

assign p_lshr_f_6_cast_fu_6084_p1 = tmp_118_reg_7519;

assign p_lshr_f_7_cast_fu_6121_p1 = tmp_121_reg_7534;

assign p_lshr_f_8_cast_fu_6158_p1 = tmp_124_reg_7549;

assign p_lshr_f_9_cast_fu_6195_p1 = tmp_127_reg_7564;

assign p_lshr_f_cast_45_fu_6232_p1 = tmp_130_reg_7579;

assign p_lshr_f_cast_fu_5862_p1 = tmp_94_reg_7429;

assign p_neg_10_fu_5565_p2 = (32'd0 - tmp_136_10_fu_5551_p2);

assign p_neg_11_fu_5629_p2 = (32'd0 - tmp_136_11_fu_5615_p2);

assign p_neg_12_fu_5693_p2 = (32'd0 - tmp_136_12_fu_5679_p2);

assign p_neg_13_fu_5757_p2 = (32'd0 - tmp_136_13_fu_5743_p2);

assign p_neg_14_fu_5821_p2 = (32'd0 - tmp_136_14_fu_5807_p2);

assign p_neg_1_fu_4925_p2 = (32'd0 - tmp_136_1_fu_4911_p2);

assign p_neg_2_fu_4989_p2 = (32'd0 - tmp_136_2_fu_4975_p2);

assign p_neg_3_fu_5053_p2 = (32'd0 - tmp_136_3_fu_5039_p2);

assign p_neg_4_fu_5117_p2 = (32'd0 - tmp_136_4_fu_5103_p2);

assign p_neg_5_fu_5181_p2 = (32'd0 - tmp_136_5_fu_5167_p2);

assign p_neg_6_fu_5245_p2 = (32'd0 - tmp_136_6_fu_5231_p2);

assign p_neg_7_fu_5309_p2 = (32'd0 - tmp_136_7_fu_5295_p2);

assign p_neg_8_fu_5373_p2 = (32'd0 - tmp_136_8_fu_5359_p2);

assign p_neg_9_fu_5437_p2 = (32'd0 - tmp_136_9_fu_5423_p2);

assign p_neg_fu_4861_p2 = (32'd0 - tmp_91_fu_4847_p2);

assign p_neg_s_fu_5501_p2 = (32'd0 - tmp_136_s_fu_5487_p2);

assign p_neg_t_10_fu_6263_p2 = (29'd0 - p_lshr_10_cast_fu_6260_p1);

assign p_neg_t_11_fu_6300_p2 = (29'd0 - p_lshr_11_cast_fu_6297_p1);

assign p_neg_t_12_fu_6337_p2 = (29'd0 - p_lshr_12_cast_fu_6334_p1);

assign p_neg_t_13_fu_6374_p2 = (29'd0 - p_lshr_13_cast_fu_6371_p1);

assign p_neg_t_14_fu_6411_p2 = (29'd0 - p_lshr_14_cast_fu_6408_p1);

assign p_neg_t_1_fu_5893_p2 = (29'd0 - p_lshr_1_cast_fu_5890_p1);

assign p_neg_t_2_fu_5930_p2 = (29'd0 - p_lshr_2_cast_fu_5927_p1);

assign p_neg_t_3_fu_5967_p2 = (29'd0 - p_lshr_3_cast_fu_5964_p1);

assign p_neg_t_4_fu_6004_p2 = (29'd0 - p_lshr_4_cast_fu_6001_p1);

assign p_neg_t_5_fu_6041_p2 = (29'd0 - p_lshr_5_cast_fu_6038_p1);

assign p_neg_t_6_fu_6078_p2 = (29'd0 - p_lshr_6_cast_fu_6075_p1);

assign p_neg_t_7_fu_6115_p2 = (29'd0 - p_lshr_7_cast_fu_6112_p1);

assign p_neg_t_8_fu_6152_p2 = (29'd0 - p_lshr_8_cast_fu_6149_p1);

assign p_neg_t_9_fu_6189_p2 = (29'd0 - p_lshr_9_cast_fu_6186_p1);

assign p_neg_t_fu_5856_p2 = (29'd0 - p_lshr_cast_fu_5853_p1);

assign p_neg_t_s_fu_6226_p2 = (29'd0 - p_lshr_cast_44_fu_6223_p1);

assign tmp_100_cast_fu_4228_p1 = $signed(b2_2_reg_7038);

assign tmp_102_cast_fu_4237_p1 = reg_3448;

assign tmp_103_fu_5023_p3 = inp3_buf_load_3_phi_fu_5015_p3[32'd31];

assign tmp_107_fu_5087_p3 = inp3_buf_load_4_phi_fu_5079_p3[32'd31];

assign tmp_10_fu_3569_p1 = tmp_s_fu_3564_p2;

assign tmp_111_fu_5151_p3 = inp3_buf_load_5_phi_fu_5143_p3[32'd31];

assign tmp_115_fu_5215_p3 = inp3_buf_load_6_phi_fu_5207_p3[32'd31];

assign tmp_119_fu_5279_p3 = inp3_buf_load_7_phi_fu_5271_p3[32'd31];

assign tmp_11_fu_3710_p1 = $unsigned(tmp_12_cast_fu_3707_p1);

assign tmp_125_fu_5343_p3 = inp3_buf_load_8_phi_fu_5335_p3[32'd31];

assign tmp_12_cast_fu_3707_p1 = $signed(tmp_6_reg_6666);

assign tmp_12_fu_3464_p1 = y3_fu_3454_p4;

assign tmp_131_cast_cast_fu_4839_p3 = ((tmp_90_fu_4831_p3[0:0] === 1'b1) ? 32'd4294967288 : 32'd8);

assign tmp_131_fu_5407_p3 = inp3_buf_load_9_phi_fu_5399_p3[32'd31];

assign tmp_133_fu_6469_p3 = {{tmp_158_fu_6457_p1}, {tmp_159_fu_6461_p3}};

assign tmp_136_10_fu_5551_p2 = (tmp_169_cast_cast_fu_5543_p3 + inp3_buf_load_11_phi_fu_5527_p3);

assign tmp_136_11_fu_5615_p2 = (tmp_172_cast_cast_fu_5607_p3 + inp3_buf_load_12_phi_fu_5591_p3);

assign tmp_136_12_fu_5679_p2 = (tmp_175_cast_cast_fu_5671_p3 + inp3_buf_load_13_phi_fu_5655_p3);

assign tmp_136_13_fu_5743_p2 = (tmp_178_cast_cast_fu_5735_p3 + inp3_buf_load_14_phi_fu_5719_p3);

assign tmp_136_14_fu_5807_p2 = (tmp_181_cast_cast_fu_5799_p3 + inp3_buf_load_15_phi_fu_5783_p3);

assign tmp_136_1_fu_4911_p2 = (tmp_139_cast_cast_fu_4903_p3 + inp3_buf_load_113_ph_fu_4887_p3);

assign tmp_136_2_fu_4975_p2 = (tmp_142_cast_cast_fu_4967_p3 + inp3_buf_load_2_phi_fu_4951_p3);

assign tmp_136_3_fu_5039_p2 = (tmp_145_cast_cast_fu_5031_p3 + inp3_buf_load_3_phi_fu_5015_p3);

assign tmp_136_4_fu_5103_p2 = (tmp_148_cast_cast_fu_5095_p3 + inp3_buf_load_4_phi_fu_5079_p3);

assign tmp_136_5_fu_5167_p2 = (tmp_151_cast_cast_fu_5159_p3 + inp3_buf_load_5_phi_fu_5143_p3);

assign tmp_136_6_fu_5231_p2 = (tmp_154_cast_cast_fu_5223_p3 + inp3_buf_load_6_phi_fu_5207_p3);

assign tmp_136_7_fu_5295_p2 = (tmp_157_cast_cast_fu_5287_p3 + inp3_buf_load_7_phi_fu_5271_p3);

assign tmp_136_8_fu_5359_p2 = (tmp_160_cast_cast_fu_5351_p3 + inp3_buf_load_8_phi_fu_5335_p3);

assign tmp_136_9_fu_5423_p2 = (tmp_163_cast_cast_fu_5415_p3 + inp3_buf_load_9_phi_fu_5399_p3);

assign tmp_136_s_fu_5487_p2 = (tmp_166_cast_cast_fu_5479_p3 + inp3_buf_load_10_phi_fu_5463_p3);

assign tmp_137_fu_5471_p3 = inp3_buf_load_10_phi_fu_5463_p3[32'd31];

assign tmp_139_cast_cast_fu_4903_p3 = ((tmp_95_fu_4895_p3[0:0] === 1'b1) ? 32'd4294967288 : 32'd8);

assign tmp_13_fu_3577_p1 = $unsigned(tmp_14_cast_fu_3574_p1);

assign tmp_142_cast_cast_fu_4967_p3 = ((tmp_99_fu_4959_p3[0:0] === 1'b1) ? 32'd4294967288 : 32'd8);

assign tmp_143_fu_5535_p3 = inp3_buf_load_11_phi_fu_5527_p3[32'd31];

assign tmp_145_cast_cast_fu_5031_p3 = ((tmp_103_fu_5023_p3[0:0] === 1'b1) ? 32'd4294967288 : 32'd8);

assign tmp_148_cast_cast_fu_5095_p3 = ((tmp_107_fu_5087_p3[0:0] === 1'b1) ? 32'd4294967288 : 32'd8);

assign tmp_149_fu_6481_p33 = tmp_133_fu_6469_p3;

assign tmp_14_cast_fu_3574_p1 = $signed(tmp_4_reg_6601);

assign tmp_14_fu_3484_p1 = x1_fu_3474_p4;

assign tmp_150_fu_5599_p3 = inp3_buf_load_12_phi_fu_5591_p3[32'd31];

assign tmp_151_cast_cast_fu_5159_p3 = ((tmp_111_fu_5151_p3[0:0] === 1'b1) ? 32'd4294967288 : 32'd8);

assign tmp_152_fu_5663_p3 = inp3_buf_load_13_phi_fu_5655_p3[32'd31];

assign tmp_154_cast_cast_fu_5223_p3 = ((tmp_115_fu_5215_p3[0:0] === 1'b1) ? 32'd4294967288 : 32'd8);

assign tmp_154_fu_5727_p3 = inp3_buf_load_14_phi_fu_5719_p3[32'd31];

assign tmp_156_fu_5791_p3 = inp3_buf_load_15_phi_fu_5783_p3[32'd31];

assign tmp_157_cast_cast_fu_5287_p3 = ((tmp_119_fu_5279_p3[0:0] === 1'b1) ? 32'd4294967288 : 32'd8);

assign tmp_158_fu_6457_p1 = indvar4_reg_3422[3:0];

assign tmp_159_fu_6461_p3 = indvar4_reg_3422[32'd4];

assign tmp_160_cast_cast_fu_5351_p3 = ((tmp_125_fu_5343_p3[0:0] === 1'b1) ? 32'd4294967288 : 32'd8);

assign tmp_163_cast_cast_fu_5415_p3 = ((tmp_131_fu_5407_p3[0:0] === 1'b1) ? 32'd4294967288 : 32'd8);

assign tmp_166_cast_cast_fu_5479_p3 = ((tmp_137_fu_5471_p3[0:0] === 1'b1) ? 32'd4294967288 : 32'd8);

assign tmp_169_cast_cast_fu_5543_p3 = ((tmp_143_fu_5535_p3[0:0] === 1'b1) ? 32'd4294967288 : 32'd8);

assign tmp_172_cast_cast_fu_5607_p3 = ((tmp_150_fu_5599_p3[0:0] === 1'b1) ? 32'd4294967288 : 32'd8);

assign tmp_175_cast_cast_fu_5671_p3 = ((tmp_152_fu_5663_p3[0:0] === 1'b1) ? 32'd4294967288 : 32'd8);

assign tmp_178_cast_cast_fu_5735_p3 = ((tmp_154_fu_5727_p3[0:0] === 1'b1) ? 32'd4294967288 : 32'd8);

assign tmp_17_cast_fu_3727_p1 = $signed(tmp_15_reg_6733);

assign tmp_17_fu_3730_p2 = ($signed(tmp_16_reg_6738) + $signed(tmp_17_cast_fu_3727_p1));

assign tmp_181_cast_cast_fu_5799_p3 = ((tmp_156_fu_5791_p3[0:0] === 1'b1) ? 32'd4294967288 : 32'd8);

assign tmp_1_fu_3523_p1 = ap_reg_pp1_iter1_indvar1_reg_495;

assign tmp_20_fu_3745_p2 = (tmp_18_reg_6743 + tmp_19_reg_6748);

assign tmp_22_cast_fu_3650_p1 = $signed(a2_fu_3612_p2);

assign tmp_23_fu_3759_p2 = (tmp_22_reg_6758 + tmp_21_reg_6753);

assign tmp_24_cast_fu_3660_p1 = $signed(a1_fu_3606_p2);

assign tmp_26_fu_3776_p2 = ($signed(tmp_33_cast_fu_3773_p1) + $signed(tmp_24_reg_6763));

assign tmp_27_fu_3791_p2 = (b1_fu_3721_p2 + b0_fu_3715_p2);

assign tmp_29_fu_3797_p2 = (b0_fu_3715_p2 - b1_fu_3721_p2);

assign tmp_2_fu_3582_p1 = i_reg_507;

assign tmp_33_cast_fu_3773_p1 = $signed(tmp_25_reg_6768);

assign tmp_33_fu_3931_p2 = (tmp_32_reg_6862 + tmp_31_reg_6857);

assign tmp_36_fu_3945_p2 = (tmp_35_reg_6872 + tmp_34_reg_6867);

assign tmp_37_fu_3872_p2 = (a2_2_fu_3864_p2 - a1_2_fu_3860_p2);

assign tmp_39_fu_3878_p2 = (a2_2_fu_3864_p2 + a1_2_fu_3860_p2);

assign tmp_3_fu_3559_p1 = $unsigned(tmp_cast_fu_3555_p1);

assign tmp_41_fu_4015_p2 = (a3_6_reg_6830 + b0_1_reg_6923);

assign tmp_42_fu_3997_p2 = (c2_1_reg_6917 + b1_1_reg_6899);

assign tmp_43_fu_4002_p2 = (c1_1_reg_6911 + b2_1_reg_6905);

assign tmp_44_cast_fu_3824_p1 = $signed(b2_fu_3803_p2);

assign tmp_44_fu_4020_p2 = (a0_6_reg_6824 + b3_1_reg_6929);

assign tmp_45_fu_4025_p2 = (b3_1_reg_6929 - a0_6_reg_6824);

assign tmp_46_cast_fu_3834_p1 = $signed(b3_fu_3809_p2);

assign tmp_46_fu_4007_p2 = (b2_1_reg_6905 - c1_1_reg_6911);

assign tmp_47_fu_4011_p2 = (b1_1_reg_6899 - c2_1_reg_6917);

assign tmp_48_fu_4029_p2 = (b0_1_reg_6923 - a3_6_reg_6830);

assign tmp_49_fu_4045_p1 = i_1_reg_519[2:0];

assign tmp_4_fu_3544_p2 = (i_reg_507 ^ 4'd8);

assign tmp_50_fu_4049_p3 = {{tmp_49_fu_4045_p1}, {3'd0}};

assign tmp_51_fu_4103_p1 = tmp_50_reg_6964;

assign tmp_54_fu_4262_p2 = ($signed(tmp_53_reg_7100) + $signed(tmp_73_cast_fu_4259_p1));

assign tmp_57_fu_4277_p2 = (tmp_55_reg_7105 + tmp_56_reg_7110);

assign tmp_5_fu_3550_p1 = tmp_4_fu_3544_p2;

assign tmp_60_fu_4291_p2 = (tmp_59_reg_7120 + tmp_58_reg_7115);

assign tmp_63_fu_4308_p2 = ($signed(tmp_89_cast_fu_4305_p1) + $signed(tmp_61_reg_7125));

assign tmp_64_fu_4209_p2 = (inp2_buf_q1 + b0_2_reg_7032);

assign tmp_66_fu_4214_p2 = (b0_2_reg_7032 - inp2_buf_q1);

assign tmp_6_fu_3593_p3 = {{1'd1}, {i_reg_507}};

assign tmp_70_fu_4342_p2 = (tmp_69_reg_7187 + tmp_68_reg_7182);

assign tmp_73_cast_fu_4259_p1 = $signed(tmp_52_reg_7095);

assign tmp_73_fu_4356_p2 = (tmp_72_reg_7197 + tmp_71_reg_7192);

assign tmp_74_fu_4396_p2 = (a2_5_fu_4388_p2 - a1_5_fu_4384_p2);

assign tmp_76_fu_4402_p2 = (a2_5_fu_4388_p2 + a1_5_fu_4384_p2);

assign tmp_78_cast_fu_4167_p1 = $signed(a2_3_reg_7021);

assign tmp_78_fu_4436_p2 = (a3_7_reg_7231 + b0_3_reg_7213);

assign tmp_79_fu_4482_p2 = (c2_3_reg_7291 + b1_3_reg_7273);

assign tmp_7_fu_3694_p3 = {{2'd2}, {i_reg_507}};

assign tmp_80_cast_fu_4176_p1 = $signed(a1_3_reg_6996);

assign tmp_80_fu_4487_p2 = (c1_3_reg_7285 + b2_3_reg_7279);

assign tmp_81_fu_4441_p2 = (a0_7_reg_7225 + b3_3_reg_7219);

assign tmp_82_fu_4446_p2 = (b3_3_reg_7219 - a0_7_reg_7225);

assign tmp_83_fu_4492_p2 = (b2_3_reg_7279 - c1_3_reg_7285);

assign tmp_84_fu_4496_p2 = (b1_3_reg_7273 - c2_3_reg_7291);

assign tmp_85_fu_4450_p2 = (b0_3_reg_7213 - a3_7_reg_7231);

assign tmp_86_fu_4512_p1 = indvar2_reg_530;

assign tmp_87_fu_4541_p1 = indvar3_reg_936[3:0];

assign tmp_89_cast_fu_4305_p1 = $signed(tmp_62_reg_7130);

assign tmp_89_fu_4815_p3 = k1_reg_3411[32'd4];

assign tmp_8_fu_3601_p1 = tmp_6_fu_3593_p3;

assign tmp_90_fu_4831_p3 = inp3_buf_load_0_phi_fu_4823_p3[32'd31];

assign tmp_91_fu_4847_p2 = (tmp_131_cast_cast_fu_4839_p3 + inp3_buf_load_0_phi_fu_4823_p3);

assign tmp_95_fu_4895_p3 = inp3_buf_load_113_ph_fu_4887_p3[32'd31];

assign tmp_99_fu_4959_p3 = inp3_buf_load_2_phi_fu_4951_p3[32'd31];

assign tmp_9_fu_3702_p1 = tmp_7_fu_3694_p3;

assign tmp_cast_fu_3555_p1 = $signed(tmp_4_fu_3544_p2);

assign tmp_fu_3506_p1 = ap_reg_pp0_iter1_indvar_reg_483;

assign tmp_s_fu_3564_p2 = ($signed(6'd40) + $signed(i_cast1_reg_6588));

assign x1_fu_3474_p4 = {{x[63:2]}};

assign y3_fu_3454_p4 = {{y[63:2]}};

always @ (posedge ap_clk) begin
    BUS_SRC_DST_addr_reg_6551[63:62] <= 2'b00;
    BUS_SRC_DST_addr_1_reg_6559[63:62] <= 2'b00;
    i_cast1_reg_6588[5:4] <= 2'b00;
    tmp_5_reg_6606[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    tmp_3_reg_6616[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    tmp_10_reg_6626[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_13_reg_6636[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_2_reg_6656[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    tmp_6_reg_6666[4] <= 1'b1;
    tmp_8_reg_6671[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000001;
    tmp_9_reg_6713[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000010;
    tmp_11_reg_6723[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000011;
    tmp_27_reg_6797[1:0] <= 2'b00;
    tmp_29_reg_6802[1:0] <= 2'b00;
    tmp_50_reg_6964[2:0] <= 3'b000;
    aptr_assign_15_sum1_reg_6970[2:0] <= 3'b001;
    aptr_1_reg_6975[2:0] <= 3'b001;
    aptr_assign_13_sum2_reg_6980[2:0] <= 3'b011;
    aptr_3_reg_6985[2:0] <= 3'b011;
    aptr_assign_13_sum2_s_reg_6990[2:0] <= 3'b011;
    aptr_assign_13_sum2_s_reg_6990[6] <= 1'b0;
    aptr_5_reg_7001[2:0] <= 3'b101;
    aptr_7_reg_7006[2:0] <= 3'b111;
    aptr_reg_7011[2:0] <= 3'b000;
    aptr_2_reg_7016[2:0] <= 3'b010;
    aptr_4_reg_7043[2:0] <= 3'b100;
    aptr_6_reg_7048[2:0] <= 3'b110;
end

endmodule //ChenIDct
