Found 1 solution(s) in hls4ml_projects/pytorch_layernorm_uniform//myproject_prj.
Reports for solution "solution1":

C SIMULATION RESULT:
INFO: [SIM 2] *************** CSIM start ***************
INFO: [SIM 4] CSIM will launch GCC as the compiler.
   Compiling ../../../../myproject_test.cpp in debug mode
   Compiling ../../../../firmware/myproject.cpp in debug mode
   Generating csim.exe
Processing input 0
Predictions
0.382989 1.10918 0.0236245 0.354218 -1.87001 0.531327 -0.221671 -1.84912 0.949012 0.590449 0.115475 -1.47586 -0.6942 1.35584 0.69874 -0.630427 1.25077 -1.59307 0.369921 0.602804 
Quantized predictions
0.368164 1.06641 0.0224609 0.339844 -1.7998 0.529297 -0.220703 -1.84277 0.944336 0.587891 0.114258 -1.47461 -0.694336 1.35352 0.697266 -0.642578 1.27539 -1.62402 0.376953 0.614258 
INFO: Saved inference results to file: tb_data/csim_results.log
INFO: [SIM 1] CSim done with 0 errors.
INFO: [SIM 3] *************** CSIM finish ***************

SYNTHESIS REPORT:
================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Wed Nov 20 14:28:07 2024

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.285 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       24|       24| 0.120 us | 0.120 us |   10|   10| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                                 |                                                                |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                                     Instance                                    |                             Module                             |   min   |   max   |    min    |    max    | min | max |   Type   |
        +---------------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_261        |layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  |        4|        4| 20.000 ns | 20.000 ns |    1|    1| function |
        |grp_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s_fu_272        |transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s  |       10|       10| 50.000 ns | 50.000 ns |   10|   10| function |
        |call_ret2_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_278  |transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s  |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        +---------------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        4|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |       10|     17|      959|      894|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      394|     -|
|Register             |        -|      -|      766|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       10|     17|     1725|     1292|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                     Instance                                    |                             Module                             | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_261        |layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  |       10|  17|  659|  722|    0|
    |grp_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s_fu_272        |transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s  |        0|   0|  300|  172|    0|
    |call_ret2_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_278  |transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s  |        0|   0|    0|    0|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                            |                                                                |       10|  17|  959|  894|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |ap_block_pp0_stage0_11001  |    and   |   0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|   4|           2|           3|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                        Name                                       | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                                          |  50|         11|    1|         11|
    |ap_enable_reg_pp0_iter0                                                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                                                            |   9|          2|    1|          2|
    |grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_261_p_read   |  27|          5|   16|         80|
    |grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_261_p_read1  |  27|          5|   16|         80|
    |grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_261_p_read2  |  27|          5|   16|         80|
    |grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_261_p_read3  |  27|          5|   16|         80|
    |grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_261_p_read4  |  27|          5|   16|         80|
    |layer2_out_address0                                                                |  50|         11|    5|         55|
    |layer2_out_address1                                                                |  50|         11|    5|         55|
    |layer2_out_d0                                                                      |  47|         10|   16|        160|
    |layer2_out_d1                                                                      |  44|          9|   16|        144|
    +-----------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                              | 394|         81|  125|        829|
    +-----------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                          Name                                          | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                               |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0_reg                                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                                 |   1|   0|    1|          0|
    |grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_261_ap_start_reg  |   1|   0|    1|          0|
    |in_val_V_0_1_reg_617                                                                    |  16|   0|   16|          0|
    |in_val_V_0_2_reg_642                                                                    |  16|   0|   16|          0|
    |in_val_V_0_3_reg_667                                                                    |  16|   0|   16|          0|
    |in_val_V_1_1_reg_622                                                                    |  16|   0|   16|          0|
    |in_val_V_1_2_reg_647                                                                    |  16|   0|   16|          0|
    |in_val_V_1_3_reg_672                                                                    |  16|   0|   16|          0|
    |in_val_V_2_1_reg_627                                                                    |  16|   0|   16|          0|
    |in_val_V_2_2_reg_652                                                                    |  16|   0|   16|          0|
    |in_val_V_2_3_reg_677                                                                    |  16|   0|   16|          0|
    |in_val_V_3_1_reg_632                                                                    |  16|   0|   16|          0|
    |in_val_V_3_2_reg_657                                                                    |  16|   0|   16|          0|
    |in_val_V_3_3_reg_682                                                                    |  16|   0|   16|          0|
    |in_val_V_4_1_reg_637                                                                    |  16|   0|   16|          0|
    |in_val_V_4_2_reg_662                                                                    |  16|   0|   16|          0|
    |in_val_V_4_3_reg_687                                                                    |  16|   0|   16|          0|
    |layer3_out_V_0_reg_517                                                                  |  16|   0|   16|          0|
    |layer3_out_V_10_reg_567                                                                 |  16|   0|   16|          0|
    |layer3_out_V_11_reg_572                                                                 |  16|   0|   16|          0|
    |layer3_out_V_12_reg_577                                                                 |  16|   0|   16|          0|
    |layer3_out_V_13_reg_582                                                                 |  16|   0|   16|          0|
    |layer3_out_V_14_reg_587                                                                 |  16|   0|   16|          0|
    |layer3_out_V_15_reg_592                                                                 |  16|   0|   16|          0|
    |layer3_out_V_16_reg_597                                                                 |  16|   0|   16|          0|
    |layer3_out_V_17_reg_602                                                                 |  16|   0|   16|          0|
    |layer3_out_V_18_reg_607                                                                 |  16|   0|   16|          0|
    |layer3_out_V_19_reg_612                                                                 |  16|   0|   16|          0|
    |layer3_out_V_1_reg_522                                                                  |  16|   0|   16|          0|
    |layer3_out_V_2_reg_527                                                                  |  16|   0|   16|          0|
    |layer3_out_V_3_reg_532                                                                  |  16|   0|   16|          0|
    |layer3_out_V_4_reg_537                                                                  |  16|   0|   16|          0|
    |layer3_out_V_5_reg_542                                                                  |  16|   0|   16|          0|
    |layer3_out_V_6_reg_547                                                                  |  16|   0|   16|          0|
    |layer3_out_V_7_reg_552                                                                  |  16|   0|   16|          0|
    |layer3_out_V_8_reg_557                                                                  |  16|   0|   16|          0|
    |layer3_out_V_9_reg_562                                                                  |  16|   0|   16|          0|
    |outval_V_0_3_reg_712                                                                    |  16|   0|   16|          0|
    |outval_V_1_2_reg_697                                                                    |  16|   0|   16|          0|
    |outval_V_2_2_reg_702                                                                    |  16|   0|   16|          0|
    |outval_V_3_2_reg_707                                                                    |  16|   0|   16|          0|
    |outval_V_3_3_reg_717                                                                    |  16|   0|   16|          0|
    |outval_V_4_1_reg_692                                                                    |  16|   0|   16|          0|
    |outval_V_4_3_reg_722                                                                    |  16|   0|   16|          0|
    |reg_324                                                                                 |  16|   0|   16|          0|
    |reg_330                                                                                 |  16|   0|   16|          0|
    |reg_336                                                                                 |  16|   0|   16|          0|
    |reg_341                                                                                 |  16|   0|   16|          0|
    |reg_347                                                                                 |  16|   0|   16|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                   | 766|   0|  766|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start             |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done              | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle              | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready             | out |    1| ap_ctrl_hs |   myproject  | return value |
|input_1_address0     | out |    5|  ap_memory |    input_1   |     array    |
|input_1_ce0          | out |    1|  ap_memory |    input_1   |     array    |
|input_1_q0           |  in |   16|  ap_memory |    input_1   |     array    |
|input_1_address1     | out |    5|  ap_memory |    input_1   |     array    |
|input_1_ce1          | out |    1|  ap_memory |    input_1   |     array    |
|input_1_q1           |  in |   16|  ap_memory |    input_1   |     array    |
|layer2_out_address0  | out |    5|  ap_memory |  layer2_out  |     array    |
|layer2_out_ce0       | out |    1|  ap_memory |  layer2_out  |     array    |
|layer2_out_we0       | out |    1|  ap_memory |  layer2_out  |     array    |
|layer2_out_d0        | out |   16|  ap_memory |  layer2_out  |     array    |
|layer2_out_address1  | out |    5|  ap_memory |  layer2_out  |     array    |
|layer2_out_ce1       | out |    1|  ap_memory |  layer2_out  |     array    |
|layer2_out_we1       | out |    1|  ap_memory |  layer2_out  |     array    |
|layer2_out_d1        | out |   16|  ap_memory |  layer2_out  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

CO-SIMULATION RESULT:
Report time       : Wed Nov 20 02:28:27 PM EST 2024.
Solution          : solution1.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+
|          |          |             Latency(Clock Cycles)             |              Interval(Clock Cycles)           | Total Execution Time |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+    (Clock Cycles)    +
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |                      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|                    NA|
|   Verilog|      Pass|             NA|             NA|             NA|             NA|             NA|             NA|                    NA|
+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+

