// Seed: 664512022
module module_0 (
    input  wor   id_0,
    input  tri0  id_1,
    output uwire id_2
);
  assign id_2 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    output wor id_2,
    input wor id_3
    , id_16,
    input wand id_4,
    output supply1 id_5,
    input tri1 id_6,
    input uwire id_7,
    input tri id_8,
    output uwire id_9,
    output supply0 id_10,
    input supply0 id_11,
    inout supply1 id_12,
    output supply0 id_13,
    output tri1 id_14
);
  wire id_17;
  assign id_9 = 1;
  module_0(
      id_6, id_11, id_13
  );
endmodule
