library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity twos_comp_decoder is          
	port (TWOS_COMP_IN   : in  std_logic_vector (3 downto 0);                
			HEX_OUT  : out std_logic_vector (6 downto 0);
			SIGN_OUT  : out std_logic_vector (6 downto 0));       
end entity;


architecture char_decoder_arch of char_decoder is


	begin	
	
	process (TWOS_COMP_IN)
		begin
			case (BIN_IN) is
				when x"0000"	=>		HEX_OUT <= "1000000";
				when x"0001"	=>		HEX_OUT <= "1111001";
				when x"0010"	=>		HEX_OUT <= "0100100";
				when x"0011"	=>		HEX_OUT <= "0110000";
				--
				when x"0100"	=>		HEX_OUT <= "0011001";
				when x"0101"	=>		HEX_OUT <= "0010010";
				when x"0110"	=>		HEX_OUT <= "0000010";
				when x"0111"	=>		HEX_OUT <= "1111000";
				--
				when x"1000"	=>		HEX_OUT <= "0000000";
				when x"1001"	=>		HEX_OUT <= "1111000";
				when x"1010"	=>		HEX_OUT <= "0000010";
				when x"1011"	=>		HEX_OUT <= "0010010";
				--
				when x"1100"	=>		HEX_OUT <= "0011001";
				when x"1101"	=>		HEX_OUT <= "0110000";
				when x"1110"	=>		HEX_OUT <= "0100100";
				when x"1111"	=>		HEX_OUT <= "1111001";
				when others =>		HEX_OUT <= "1111111";
			end case;
	end process;
	
	
end architecture;