Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:24
gem5 executing on mnemosyne07.ecn.purdue.edu, pid 6339
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/freqmine/ns_l_latop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec freqmine -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/freqmine --router_map_file configs/topologies/paper_solutions/ns_l_latop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_l_latop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_l_latop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd877630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd87e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd8866a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd8916a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd8996a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd8236a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd82b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd8346a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd83e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd8466a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd8506a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd8586a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd7e26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd7ea6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd7f46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd7fc6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd8076a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd80f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd8186a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd7a16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd7a96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd7b36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd7bc6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd7c76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd7cf6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd7d86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd7616a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd76a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd7746a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd77d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd7866a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd78e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd7986a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd7206a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd7296a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd7326a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd73c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd7456a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd74e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd7576a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd6e16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd6ea6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd6f26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd6fb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd7046a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd70d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd7166a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd6a06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd6a96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd6b26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd6bb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd6c56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd6ce6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd6d76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd6606a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd6696a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd6726a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd67b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd6846a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd68c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd6966a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd69e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd6286a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff6bd6306a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd63b390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd63bdd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd641860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd64c2e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd64cd30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd6547b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd65e240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd65ec88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd5e4710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd5f1198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd5f1be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd5f7668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd6010f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd601b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd6075c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd613048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd613a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd61d518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd61df60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd5a79e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd5ae470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd5aeeb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd5b6940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd5c13c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd5c1e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd5c8898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd5d3320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd5d3d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd5d97f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd565278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd565cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd56d748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd5781d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd578c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd57d6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd588128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd588b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd5925f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd59a080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd59aac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd524550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd524f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd52fa20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd5374a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd537ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd53d978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd548400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd548e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd54f8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd55a358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd55ada0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd4e2828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd4eb2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd4ebcf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd4f2780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd4ff208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd4ffc50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd5076d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6be5bd080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6be5bdb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd5165c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd4a0048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd4a0a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff6bd4a9518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7ff6bd4a9e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff6bd4b00b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff6bd4b02e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff6bd4b0518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff6bd4b0748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff6bd4b0978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff6bd4b0ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff6bd4b0dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff6bd4bd048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff6bd4bd278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff6bd4bd4a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff6bd4bd6d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff6bd4bd908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff6bd4bdb38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff6bd4bdd68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff6bd4bdf98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7ff6bd46feb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7ff6bd478518>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_l_latop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_l_latop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_l_latop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 37198828285500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 37245439137000 because a thread reached the max instruction count
