// Seed: 3142635466
module module_0 (
    id_1
);
  output wire id_1;
  string id_2;
  module_2 modCall_1 ();
  id_3 :
  assert property (@(posedge id_2 or posedge "") id_2)
  else;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = 1;
  module_0 modCall_1 (id_3);
  assign modCall_1.id_2 = "";
endmodule
module module_2 #(
    parameter id_2 = 32'd36,
    parameter id_3 = 32'd11
) ();
  always @(1) id_1 <= 1;
  defparam id_2.id_3 = id_2;
endmodule
