/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [48:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [11:0] celloutsig_1_11z;
  wire [38:0] celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [9:0] celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~(celloutsig_0_3z[3] & celloutsig_0_5z[0]);
  assign celloutsig_1_6z = !(in_data[177] ? celloutsig_1_5z : celloutsig_1_5z);
  assign celloutsig_0_4z = ~(celloutsig_0_3z[3] | in_data[19]);
  assign celloutsig_0_1z = ~(in_data[82] | celloutsig_0_0z[2]);
  assign celloutsig_1_8z = ~(celloutsig_1_2z | celloutsig_1_7z);
  assign celloutsig_1_1z = ~celloutsig_1_0z[30];
  assign celloutsig_1_4z = ~celloutsig_1_0z[1];
  assign celloutsig_0_2z = ~in_data[50];
  assign celloutsig_0_3z = { celloutsig_0_2z, celloutsig_0_0z } & { in_data[70], celloutsig_0_0z };
  assign celloutsig_1_19z = { celloutsig_1_18z[8:5], celloutsig_1_2z, celloutsig_1_13z } & { celloutsig_1_0z[32:25], celloutsig_1_1z };
  assign celloutsig_0_10z = { celloutsig_0_5z[0], celloutsig_0_0z } & { in_data[51:50], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_13z = { in_data[124:122], celloutsig_1_6z } & celloutsig_1_10z;
  assign celloutsig_1_15z = celloutsig_1_10z[3:1] === celloutsig_1_3z[2:0];
  assign celloutsig_0_11z = ! { celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_16z = ! celloutsig_0_14z[2:0];
  assign celloutsig_1_2z = ! celloutsig_1_0z[28:23];
  assign celloutsig_1_5z = ! { celloutsig_1_3z[3:2], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_10z = { celloutsig_1_0z[37], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z } % { 1'h1, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_7z, celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_7z, celloutsig_1_7z } * celloutsig_1_12z[34:25];
  assign celloutsig_1_0z = in_data[153:105] * in_data[152:104];
  assign celloutsig_1_12z = { in_data[136:103], celloutsig_1_3z, celloutsig_1_4z } * { in_data[129:115], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_9z };
  assign celloutsig_0_5z = { celloutsig_0_3z[0], celloutsig_0_1z, celloutsig_0_2z } >> { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_14z = in_data[12:9] << { celloutsig_0_10z[3:1], celloutsig_0_6z };
  assign celloutsig_0_15z = in_data[52:45] >> { celloutsig_0_3z[3:1], celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_1_11z = { in_data[181:173], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_6z } >> { celloutsig_1_0z[0], celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_1_7z = ~((celloutsig_1_0z[23] & celloutsig_1_0z[21]) | celloutsig_1_2z);
  assign celloutsig_1_9z = ~((celloutsig_1_4z & celloutsig_1_8z) | celloutsig_1_3z[3]);
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_0z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[13:11];
  always_latch
    if (clkin_data[64]) celloutsig_1_3z = 4'h0;
    else if (clkin_data[32]) celloutsig_1_3z = { in_data[114:112], celloutsig_1_2z };
  assign { out_data[137:128], out_data[104:96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
