// Seed: 1426175928
module module_0 (
    output wor id_0,
    input tri id_1,
    input supply1 id_2,
    output supply1 id_3,
    input tri0 id_4,
    output tri id_5,
    output tri id_6,
    input supply0 id_7,
    output uwire id_8,
    input tri0 id_9,
    input wand id_10
);
  assign id_6 = -1;
endmodule
module module_1 #(
    parameter id_1  = 32'd35,
    parameter id_13 = 32'd47
) (
    output tri1 id_0,
    input wor _id_1,
    output tri1 id_2,
    output wire id_3,
    output wire id_4,
    input tri id_5,
    input supply1 id_6,
    input wire id_7,
    input tri1 id_8,
    input tri0 id_9,
    output wor id_10,
    output wire id_11
);
  wire  [  id_1  :  -1 'b0 ]  _id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ;
  wire  id_31;
  wire  id_32;
  logic id_33;
  ;
  wire [id_13 : -1 'b0] id_34;
  wire id_35;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_7,
      id_3,
      id_9,
      id_11,
      id_10,
      id_5,
      id_4,
      id_6,
      id_5
  );
  parameter id_36 = 1;
endmodule
