
31_Task_Notifications.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007778  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000190  080078b8  080078b8  000178b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08007a48  08007a48  00017a48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08007a50  08007a50  00017a50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08007a54  08007a54  00017a54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000074  20000004  08007a58  00020004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001e20  20000078  08007acc  00020078  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20001e98  08007acc  00021e98  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 10 .debug_info   000268a9  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000048ef  00000000  00000000  00046951  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000022a0  00000000  00000000  0004b240  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 000020e8  00000000  00000000  0004d4e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000256d7  00000000  00000000  0004f5c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00021123  00000000  00000000  00074c9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000ef6df  00000000  00000000  00095dc2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  001854a1  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000098f0  00000000  00000000  001854f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000078 	.word	0x20000078
 800015c:	00000000 	.word	0x00000000
 8000160:	080078a0 	.word	0x080078a0

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	2000007c 	.word	0x2000007c
 800017c:	080078a0 	.word	0x080078a0

08000180 <__aeabi_uldivmod>:
 8000180:	b953      	cbnz	r3, 8000198 <__aeabi_uldivmod+0x18>
 8000182:	b94a      	cbnz	r2, 8000198 <__aeabi_uldivmod+0x18>
 8000184:	2900      	cmp	r1, #0
 8000186:	bf08      	it	eq
 8000188:	2800      	cmpeq	r0, #0
 800018a:	bf1c      	itt	ne
 800018c:	f04f 31ff 	movne.w	r1, #4294967295
 8000190:	f04f 30ff 	movne.w	r0, #4294967295
 8000194:	f000 b974 	b.w	8000480 <__aeabi_idiv0>
 8000198:	f1ad 0c08 	sub.w	ip, sp, #8
 800019c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001a0:	f000 f806 	bl	80001b0 <__udivmoddi4>
 80001a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001ac:	b004      	add	sp, #16
 80001ae:	4770      	bx	lr

080001b0 <__udivmoddi4>:
 80001b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001b4:	9d08      	ldr	r5, [sp, #32]
 80001b6:	4604      	mov	r4, r0
 80001b8:	468e      	mov	lr, r1
 80001ba:	2b00      	cmp	r3, #0
 80001bc:	d14d      	bne.n	800025a <__udivmoddi4+0xaa>
 80001be:	428a      	cmp	r2, r1
 80001c0:	4694      	mov	ip, r2
 80001c2:	d969      	bls.n	8000298 <__udivmoddi4+0xe8>
 80001c4:	fab2 f282 	clz	r2, r2
 80001c8:	b152      	cbz	r2, 80001e0 <__udivmoddi4+0x30>
 80001ca:	fa01 f302 	lsl.w	r3, r1, r2
 80001ce:	f1c2 0120 	rsb	r1, r2, #32
 80001d2:	fa20 f101 	lsr.w	r1, r0, r1
 80001d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80001da:	ea41 0e03 	orr.w	lr, r1, r3
 80001de:	4094      	lsls	r4, r2
 80001e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80001e4:	0c21      	lsrs	r1, r4, #16
 80001e6:	fbbe f6f8 	udiv	r6, lr, r8
 80001ea:	fa1f f78c 	uxth.w	r7, ip
 80001ee:	fb08 e316 	mls	r3, r8, r6, lr
 80001f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80001f6:	fb06 f107 	mul.w	r1, r6, r7
 80001fa:	4299      	cmp	r1, r3
 80001fc:	d90a      	bls.n	8000214 <__udivmoddi4+0x64>
 80001fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000202:	f106 30ff 	add.w	r0, r6, #4294967295
 8000206:	f080 811f 	bcs.w	8000448 <__udivmoddi4+0x298>
 800020a:	4299      	cmp	r1, r3
 800020c:	f240 811c 	bls.w	8000448 <__udivmoddi4+0x298>
 8000210:	3e02      	subs	r6, #2
 8000212:	4463      	add	r3, ip
 8000214:	1a5b      	subs	r3, r3, r1
 8000216:	b2a4      	uxth	r4, r4
 8000218:	fbb3 f0f8 	udiv	r0, r3, r8
 800021c:	fb08 3310 	mls	r3, r8, r0, r3
 8000220:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000224:	fb00 f707 	mul.w	r7, r0, r7
 8000228:	42a7      	cmp	r7, r4
 800022a:	d90a      	bls.n	8000242 <__udivmoddi4+0x92>
 800022c:	eb1c 0404 	adds.w	r4, ip, r4
 8000230:	f100 33ff 	add.w	r3, r0, #4294967295
 8000234:	f080 810a 	bcs.w	800044c <__udivmoddi4+0x29c>
 8000238:	42a7      	cmp	r7, r4
 800023a:	f240 8107 	bls.w	800044c <__udivmoddi4+0x29c>
 800023e:	4464      	add	r4, ip
 8000240:	3802      	subs	r0, #2
 8000242:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000246:	1be4      	subs	r4, r4, r7
 8000248:	2600      	movs	r6, #0
 800024a:	b11d      	cbz	r5, 8000254 <__udivmoddi4+0xa4>
 800024c:	40d4      	lsrs	r4, r2
 800024e:	2300      	movs	r3, #0
 8000250:	e9c5 4300 	strd	r4, r3, [r5]
 8000254:	4631      	mov	r1, r6
 8000256:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800025a:	428b      	cmp	r3, r1
 800025c:	d909      	bls.n	8000272 <__udivmoddi4+0xc2>
 800025e:	2d00      	cmp	r5, #0
 8000260:	f000 80ef 	beq.w	8000442 <__udivmoddi4+0x292>
 8000264:	2600      	movs	r6, #0
 8000266:	e9c5 0100 	strd	r0, r1, [r5]
 800026a:	4630      	mov	r0, r6
 800026c:	4631      	mov	r1, r6
 800026e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000272:	fab3 f683 	clz	r6, r3
 8000276:	2e00      	cmp	r6, #0
 8000278:	d14a      	bne.n	8000310 <__udivmoddi4+0x160>
 800027a:	428b      	cmp	r3, r1
 800027c:	d302      	bcc.n	8000284 <__udivmoddi4+0xd4>
 800027e:	4282      	cmp	r2, r0
 8000280:	f200 80f9 	bhi.w	8000476 <__udivmoddi4+0x2c6>
 8000284:	1a84      	subs	r4, r0, r2
 8000286:	eb61 0303 	sbc.w	r3, r1, r3
 800028a:	2001      	movs	r0, #1
 800028c:	469e      	mov	lr, r3
 800028e:	2d00      	cmp	r5, #0
 8000290:	d0e0      	beq.n	8000254 <__udivmoddi4+0xa4>
 8000292:	e9c5 4e00 	strd	r4, lr, [r5]
 8000296:	e7dd      	b.n	8000254 <__udivmoddi4+0xa4>
 8000298:	b902      	cbnz	r2, 800029c <__udivmoddi4+0xec>
 800029a:	deff      	udf	#255	; 0xff
 800029c:	fab2 f282 	clz	r2, r2
 80002a0:	2a00      	cmp	r2, #0
 80002a2:	f040 8092 	bne.w	80003ca <__udivmoddi4+0x21a>
 80002a6:	eba1 010c 	sub.w	r1, r1, ip
 80002aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002ae:	fa1f fe8c 	uxth.w	lr, ip
 80002b2:	2601      	movs	r6, #1
 80002b4:	0c20      	lsrs	r0, r4, #16
 80002b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80002ba:	fb07 1113 	mls	r1, r7, r3, r1
 80002be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80002c2:	fb0e f003 	mul.w	r0, lr, r3
 80002c6:	4288      	cmp	r0, r1
 80002c8:	d908      	bls.n	80002dc <__udivmoddi4+0x12c>
 80002ca:	eb1c 0101 	adds.w	r1, ip, r1
 80002ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80002d2:	d202      	bcs.n	80002da <__udivmoddi4+0x12a>
 80002d4:	4288      	cmp	r0, r1
 80002d6:	f200 80cb 	bhi.w	8000470 <__udivmoddi4+0x2c0>
 80002da:	4643      	mov	r3, r8
 80002dc:	1a09      	subs	r1, r1, r0
 80002de:	b2a4      	uxth	r4, r4
 80002e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80002e4:	fb07 1110 	mls	r1, r7, r0, r1
 80002e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80002ec:	fb0e fe00 	mul.w	lr, lr, r0
 80002f0:	45a6      	cmp	lr, r4
 80002f2:	d908      	bls.n	8000306 <__udivmoddi4+0x156>
 80002f4:	eb1c 0404 	adds.w	r4, ip, r4
 80002f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80002fc:	d202      	bcs.n	8000304 <__udivmoddi4+0x154>
 80002fe:	45a6      	cmp	lr, r4
 8000300:	f200 80bb 	bhi.w	800047a <__udivmoddi4+0x2ca>
 8000304:	4608      	mov	r0, r1
 8000306:	eba4 040e 	sub.w	r4, r4, lr
 800030a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800030e:	e79c      	b.n	800024a <__udivmoddi4+0x9a>
 8000310:	f1c6 0720 	rsb	r7, r6, #32
 8000314:	40b3      	lsls	r3, r6
 8000316:	fa22 fc07 	lsr.w	ip, r2, r7
 800031a:	ea4c 0c03 	orr.w	ip, ip, r3
 800031e:	fa20 f407 	lsr.w	r4, r0, r7
 8000322:	fa01 f306 	lsl.w	r3, r1, r6
 8000326:	431c      	orrs	r4, r3
 8000328:	40f9      	lsrs	r1, r7
 800032a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800032e:	fa00 f306 	lsl.w	r3, r0, r6
 8000332:	fbb1 f8f9 	udiv	r8, r1, r9
 8000336:	0c20      	lsrs	r0, r4, #16
 8000338:	fa1f fe8c 	uxth.w	lr, ip
 800033c:	fb09 1118 	mls	r1, r9, r8, r1
 8000340:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000344:	fb08 f00e 	mul.w	r0, r8, lr
 8000348:	4288      	cmp	r0, r1
 800034a:	fa02 f206 	lsl.w	r2, r2, r6
 800034e:	d90b      	bls.n	8000368 <__udivmoddi4+0x1b8>
 8000350:	eb1c 0101 	adds.w	r1, ip, r1
 8000354:	f108 3aff 	add.w	sl, r8, #4294967295
 8000358:	f080 8088 	bcs.w	800046c <__udivmoddi4+0x2bc>
 800035c:	4288      	cmp	r0, r1
 800035e:	f240 8085 	bls.w	800046c <__udivmoddi4+0x2bc>
 8000362:	f1a8 0802 	sub.w	r8, r8, #2
 8000366:	4461      	add	r1, ip
 8000368:	1a09      	subs	r1, r1, r0
 800036a:	b2a4      	uxth	r4, r4
 800036c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000370:	fb09 1110 	mls	r1, r9, r0, r1
 8000374:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000378:	fb00 fe0e 	mul.w	lr, r0, lr
 800037c:	458e      	cmp	lr, r1
 800037e:	d908      	bls.n	8000392 <__udivmoddi4+0x1e2>
 8000380:	eb1c 0101 	adds.w	r1, ip, r1
 8000384:	f100 34ff 	add.w	r4, r0, #4294967295
 8000388:	d26c      	bcs.n	8000464 <__udivmoddi4+0x2b4>
 800038a:	458e      	cmp	lr, r1
 800038c:	d96a      	bls.n	8000464 <__udivmoddi4+0x2b4>
 800038e:	3802      	subs	r0, #2
 8000390:	4461      	add	r1, ip
 8000392:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000396:	fba0 9402 	umull	r9, r4, r0, r2
 800039a:	eba1 010e 	sub.w	r1, r1, lr
 800039e:	42a1      	cmp	r1, r4
 80003a0:	46c8      	mov	r8, r9
 80003a2:	46a6      	mov	lr, r4
 80003a4:	d356      	bcc.n	8000454 <__udivmoddi4+0x2a4>
 80003a6:	d053      	beq.n	8000450 <__udivmoddi4+0x2a0>
 80003a8:	b15d      	cbz	r5, 80003c2 <__udivmoddi4+0x212>
 80003aa:	ebb3 0208 	subs.w	r2, r3, r8
 80003ae:	eb61 010e 	sbc.w	r1, r1, lr
 80003b2:	fa01 f707 	lsl.w	r7, r1, r7
 80003b6:	fa22 f306 	lsr.w	r3, r2, r6
 80003ba:	40f1      	lsrs	r1, r6
 80003bc:	431f      	orrs	r7, r3
 80003be:	e9c5 7100 	strd	r7, r1, [r5]
 80003c2:	2600      	movs	r6, #0
 80003c4:	4631      	mov	r1, r6
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	f1c2 0320 	rsb	r3, r2, #32
 80003ce:	40d8      	lsrs	r0, r3
 80003d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80003d4:	fa21 f303 	lsr.w	r3, r1, r3
 80003d8:	4091      	lsls	r1, r2
 80003da:	4301      	orrs	r1, r0
 80003dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003e0:	fa1f fe8c 	uxth.w	lr, ip
 80003e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80003e8:	fb07 3610 	mls	r6, r7, r0, r3
 80003ec:	0c0b      	lsrs	r3, r1, #16
 80003ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80003f2:	fb00 f60e 	mul.w	r6, r0, lr
 80003f6:	429e      	cmp	r6, r3
 80003f8:	fa04 f402 	lsl.w	r4, r4, r2
 80003fc:	d908      	bls.n	8000410 <__udivmoddi4+0x260>
 80003fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000402:	f100 38ff 	add.w	r8, r0, #4294967295
 8000406:	d22f      	bcs.n	8000468 <__udivmoddi4+0x2b8>
 8000408:	429e      	cmp	r6, r3
 800040a:	d92d      	bls.n	8000468 <__udivmoddi4+0x2b8>
 800040c:	3802      	subs	r0, #2
 800040e:	4463      	add	r3, ip
 8000410:	1b9b      	subs	r3, r3, r6
 8000412:	b289      	uxth	r1, r1
 8000414:	fbb3 f6f7 	udiv	r6, r3, r7
 8000418:	fb07 3316 	mls	r3, r7, r6, r3
 800041c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000420:	fb06 f30e 	mul.w	r3, r6, lr
 8000424:	428b      	cmp	r3, r1
 8000426:	d908      	bls.n	800043a <__udivmoddi4+0x28a>
 8000428:	eb1c 0101 	adds.w	r1, ip, r1
 800042c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000430:	d216      	bcs.n	8000460 <__udivmoddi4+0x2b0>
 8000432:	428b      	cmp	r3, r1
 8000434:	d914      	bls.n	8000460 <__udivmoddi4+0x2b0>
 8000436:	3e02      	subs	r6, #2
 8000438:	4461      	add	r1, ip
 800043a:	1ac9      	subs	r1, r1, r3
 800043c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000440:	e738      	b.n	80002b4 <__udivmoddi4+0x104>
 8000442:	462e      	mov	r6, r5
 8000444:	4628      	mov	r0, r5
 8000446:	e705      	b.n	8000254 <__udivmoddi4+0xa4>
 8000448:	4606      	mov	r6, r0
 800044a:	e6e3      	b.n	8000214 <__udivmoddi4+0x64>
 800044c:	4618      	mov	r0, r3
 800044e:	e6f8      	b.n	8000242 <__udivmoddi4+0x92>
 8000450:	454b      	cmp	r3, r9
 8000452:	d2a9      	bcs.n	80003a8 <__udivmoddi4+0x1f8>
 8000454:	ebb9 0802 	subs.w	r8, r9, r2
 8000458:	eb64 0e0c 	sbc.w	lr, r4, ip
 800045c:	3801      	subs	r0, #1
 800045e:	e7a3      	b.n	80003a8 <__udivmoddi4+0x1f8>
 8000460:	4646      	mov	r6, r8
 8000462:	e7ea      	b.n	800043a <__udivmoddi4+0x28a>
 8000464:	4620      	mov	r0, r4
 8000466:	e794      	b.n	8000392 <__udivmoddi4+0x1e2>
 8000468:	4640      	mov	r0, r8
 800046a:	e7d1      	b.n	8000410 <__udivmoddi4+0x260>
 800046c:	46d0      	mov	r8, sl
 800046e:	e77b      	b.n	8000368 <__udivmoddi4+0x1b8>
 8000470:	3b02      	subs	r3, #2
 8000472:	4461      	add	r1, ip
 8000474:	e732      	b.n	80002dc <__udivmoddi4+0x12c>
 8000476:	4630      	mov	r0, r6
 8000478:	e709      	b.n	800028e <__udivmoddi4+0xde>
 800047a:	4464      	add	r4, ip
 800047c:	3802      	subs	r0, #2
 800047e:	e742      	b.n	8000306 <__udivmoddi4+0x156>

08000480 <__aeabi_idiv0>:
 8000480:	4770      	bx	lr
 8000482:	bf00      	nop

08000484 <read_analog_sensor>:
	ADC1->SQR1 = 0;						//Conversion sequence length 1
	ADC1->CR |= 1;						//Enable ADC1
}

uint32_t read_analog_sensor(void)
{
 8000484:	b480      	push	{r7}
 8000486:	af00      	add	r7, sp, #0
	ADC1->CR |= (1U<<30);
 8000488:	4b09      	ldr	r3, [pc, #36]	; (80004b0 <read_analog_sensor+0x2c>)
 800048a:	689b      	ldr	r3, [r3, #8]
 800048c:	4a08      	ldr	r2, [pc, #32]	; (80004b0 <read_analog_sensor+0x2c>)
 800048e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8000492:	6093      	str	r3, [r2, #8]
	while((ADC1->ISR & 2))				//2 = b10 (Waiting for conversion to complete)
 8000494:	bf00      	nop
 8000496:	4b06      	ldr	r3, [pc, #24]	; (80004b0 <read_analog_sensor+0x2c>)
 8000498:	681b      	ldr	r3, [r3, #0]
 800049a:	f003 0302 	and.w	r3, r3, #2
 800049e:	2b00      	cmp	r3, #0
 80004a0:	d1f9      	bne.n	8000496 <read_analog_sensor+0x12>
	{ }
	return ADC1->DR;
 80004a2:	4b03      	ldr	r3, [pc, #12]	; (80004b0 <read_analog_sensor+0x2c>)
 80004a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80004a6:	4618      	mov	r0, r3
 80004a8:	46bd      	mov	sp, r7
 80004aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ae:	4770      	bx	lr
 80004b0:	50040000 	.word	0x50040000

080004b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80004b4:	b480      	push	{r7}
 80004b6:	b083      	sub	sp, #12
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	4603      	mov	r3, r0
 80004bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80004be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004c2:	2b00      	cmp	r3, #0
 80004c4:	db0b      	blt.n	80004de <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80004c6:	79fb      	ldrb	r3, [r7, #7]
 80004c8:	f003 021f 	and.w	r2, r3, #31
 80004cc:	4907      	ldr	r1, [pc, #28]	; (80004ec <__NVIC_EnableIRQ+0x38>)
 80004ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004d2:	095b      	lsrs	r3, r3, #5
 80004d4:	2001      	movs	r0, #1
 80004d6:	fa00 f202 	lsl.w	r2, r0, r2
 80004da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80004de:	bf00      	nop
 80004e0:	370c      	adds	r7, #12
 80004e2:	46bd      	mov	sp, r7
 80004e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e8:	4770      	bx	lr
 80004ea:	bf00      	nop
 80004ec:	e000e100 	.word	0xe000e100

080004f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80004f0:	b480      	push	{r7}
 80004f2:	b083      	sub	sp, #12
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	4603      	mov	r3, r0
 80004f8:	6039      	str	r1, [r7, #0]
 80004fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80004fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000500:	2b00      	cmp	r3, #0
 8000502:	db0a      	blt.n	800051a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000504:	683b      	ldr	r3, [r7, #0]
 8000506:	b2da      	uxtb	r2, r3
 8000508:	490c      	ldr	r1, [pc, #48]	; (800053c <__NVIC_SetPriority+0x4c>)
 800050a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800050e:	0112      	lsls	r2, r2, #4
 8000510:	b2d2      	uxtb	r2, r2
 8000512:	440b      	add	r3, r1
 8000514:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000518:	e00a      	b.n	8000530 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800051a:	683b      	ldr	r3, [r7, #0]
 800051c:	b2da      	uxtb	r2, r3
 800051e:	4908      	ldr	r1, [pc, #32]	; (8000540 <__NVIC_SetPriority+0x50>)
 8000520:	79fb      	ldrb	r3, [r7, #7]
 8000522:	f003 030f 	and.w	r3, r3, #15
 8000526:	3b04      	subs	r3, #4
 8000528:	0112      	lsls	r2, r2, #4
 800052a:	b2d2      	uxtb	r2, r2
 800052c:	440b      	add	r3, r1
 800052e:	761a      	strb	r2, [r3, #24]
}
 8000530:	bf00      	nop
 8000532:	370c      	adds	r7, #12
 8000534:	46bd      	mov	sp, r7
 8000536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053a:	4770      	bx	lr
 800053c:	e000e100 	.word	0xe000e100
 8000540:	e000ed00 	.word	0xe000ed00

08000544 <p13_interrupt_init>:
#include "stm32wbxx_hal.h"
#include "exti.h"

void p13_interrupt_init(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	af00      	add	r7, sp, #0
//	Enable GPIOC clock
	RCC->AHB1ENR |= 4;	//4 = 0b 0100 => Port D =0, Port C = 1, Port B = 0, Port A = 0.
 8000548:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800054c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800054e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000552:	f043 0304 	orr.w	r3, r3, #4
 8000556:	6493      	str	r3, [r2, #72]	; 0x48
//	Enable SYSCFG clock
	RCC->APB2ENR |= 0x4000;
 8000558:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800055c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800055e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000562:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000566:	6613      	str	r3, [r2, #96]	; 0x60
//	Configure PC13 for push button interrupt
	GPIOC->MODER &= ~0x0c000000;
 8000568:	4b11      	ldr	r3, [pc, #68]	; (80005b0 <p13_interrupt_init+0x6c>)
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	4a10      	ldr	r2, [pc, #64]	; (80005b0 <p13_interrupt_init+0x6c>)
 800056e:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8000572:	6013      	str	r3, [r2, #0]
//	Clear port selection for EXTI13
	SYSCFG->EXTICR[3] |= 0x0020;
 8000574:	4b0f      	ldr	r3, [pc, #60]	; (80005b4 <p13_interrupt_init+0x70>)
 8000576:	695b      	ldr	r3, [r3, #20]
 8000578:	4a0e      	ldr	r2, [pc, #56]	; (80005b4 <p13_interrupt_init+0x70>)
 800057a:	f043 0320 	orr.w	r3, r3, #32
 800057e:	6153      	str	r3, [r2, #20]
//	Unmask EXTI13
	EXTI->IMR1 |= 0x2000;
 8000580:	4b0d      	ldr	r3, [pc, #52]	; (80005b8 <p13_interrupt_init+0x74>)
 8000582:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000586:	4a0c      	ldr	r2, [pc, #48]	; (80005b8 <p13_interrupt_init+0x74>)
 8000588:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800058c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
//	Select falling edge trigger
	EXTI->FTSR1 |= 0x2000;
 8000590:	4b09      	ldr	r3, [pc, #36]	; (80005b8 <p13_interrupt_init+0x74>)
 8000592:	685b      	ldr	r3, [r3, #4]
 8000594:	4a08      	ldr	r2, [pc, #32]	; (80005b8 <p13_interrupt_init+0x74>)
 8000596:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800059a:	6053      	str	r3, [r2, #4]
//
	NVIC_SetPriority(EXTI15_10_IRQn, 6);
 800059c:	2106      	movs	r1, #6
 800059e:	2028      	movs	r0, #40	; 0x28
 80005a0:	f7ff ffa6 	bl	80004f0 <__NVIC_SetPriority>
//
	NVIC_EnableIRQ(EXTI15_10_IRQn);
 80005a4:	2028      	movs	r0, #40	; 0x28
 80005a6:	f7ff ff85 	bl	80004b4 <__NVIC_EnableIRQ>
}
 80005aa:	bf00      	nop
 80005ac:	bd80      	pop	{r7, pc}
 80005ae:	bf00      	nop
 80005b0:	48000800 	.word	0x48000800
 80005b4:	40010000 	.word	0x40010000
 80005b8:	58000800 	.word	0x58000800

080005bc <read_digital_sensor>:

}


uint8_t read_digital_sensor(void)
{
 80005bc:	b480      	push	{r7}
 80005be:	af00      	add	r7, sp, #0
	if(GPIOC->IDR & 0x2000)		// Compares the two values this is Bitwise AND
 80005c0:	4b06      	ldr	r3, [pc, #24]	; (80005dc <read_digital_sensor+0x20>)
 80005c2:	691b      	ldr	r3, [r3, #16]
 80005c4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	d001      	beq.n	80005d0 <read_digital_sensor+0x14>
	{
		return 1;
 80005cc:	2301      	movs	r3, #1
 80005ce:	e000      	b.n	80005d2 <read_digital_sensor+0x16>
	}
	else
	{
		return 0;
 80005d0:	2300      	movs	r3, #0
	}
}
 80005d2:	4618      	mov	r0, r3
 80005d4:	46bd      	mov	sp, r7
 80005d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005da:	4770      	bx	lr
 80005dc:	48000800 	.word	0x48000800

080005e0 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 80005e0:	b480      	push	{r7}
 80005e2:	b083      	sub	sp, #12
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 80005e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80005ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80005f0:	f023 0218 	bic.w	r2, r3, #24
 80005f4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	4313      	orrs	r3, r2
 80005fc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8000600:	bf00      	nop
 8000602:	370c      	adds	r7, #12
 8000604:	46bd      	mov	sp, r7
 8000606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060a:	4770      	bx	lr

0800060c <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 800060c:	b480      	push	{r7}
 800060e:	b085      	sub	sp, #20
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000614:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000618:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800061a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	4313      	orrs	r3, r2
 8000622:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000624:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000628:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	4013      	ands	r3, r2
 800062e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000630:	68fb      	ldr	r3, [r7, #12]
}
 8000632:	bf00      	nop
 8000634:	3714      	adds	r7, #20
 8000636:	46bd      	mov	sp, r7
 8000638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063c:	4770      	bx	lr
	...

08000640 <main>:

uint8_t btn_state;
uint32_t sensor_value;

int main(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b082      	sub	sp, #8
 8000644:	af02      	add	r7, sp, #8

  HAL_Init();
 8000646:	f000 fc7b 	bl	8000f40 <HAL_Init>
  SystemClock_Config();
 800064a:	f000 f865 	bl	8000718 <SystemClock_Config>
  MX_GPIO_Init();
 800064e:	f000 f901 	bl	8000854 <MX_GPIO_Init>
  MX_USB_PCD_Init();
 8000652:	f000 f8d7 	bl	8000804 <MX_USB_PCD_Init>
  LPUART1_UART_TX_Init();
 8000656:	f000 fbe9 	bl	8000e2c <LPUART1_UART_TX_Init>
  p13_interrupt_init();
 800065a:	f7ff ff73 	bl	8000544 <p13_interrupt_init>

  xTaskCreate(
 800065e:	4b0c      	ldr	r3, [pc, #48]	; (8000690 <main+0x50>)
 8000660:	9301      	str	r3, [sp, #4]
 8000662:	2303      	movs	r3, #3
 8000664:	9300      	str	r3, [sp, #0]
 8000666:	2300      	movs	r3, #0
 8000668:	2280      	movs	r2, #128	; 0x80
 800066a:	490a      	ldr	r1, [pc, #40]	; (8000694 <main+0x54>)
 800066c:	480a      	ldr	r0, [pc, #40]	; (8000698 <main+0x58>)
 800066e:	f004 fc70 	bl	8004f52 <xTaskCreate>
		  STACK_SIZE,
		  NULL,
		  3,
		  &xHandlerTask);

  vTaskStartScheduler();
 8000672:	f004 fdc9 	bl	8005208 <vTaskStartScheduler>

  while (1)
  {
    /* USER CODE END WHILE */
	  btn_state = read_digital_sensor();
 8000676:	f7ff ffa1 	bl	80005bc <read_digital_sensor>
 800067a:	4603      	mov	r3, r0
 800067c:	461a      	mov	r2, r3
 800067e:	4b07      	ldr	r3, [pc, #28]	; (800069c <main+0x5c>)
 8000680:	701a      	strb	r2, [r3, #0]
	  sensor_value = read_analog_sensor();
 8000682:	f7ff feff 	bl	8000484 <read_analog_sensor>
 8000686:	4603      	mov	r3, r0
 8000688:	4a05      	ldr	r2, [pc, #20]	; (80006a0 <main+0x60>)
 800068a:	6013      	str	r3, [r2, #0]
	  btn_state = read_digital_sensor();
 800068c:	e7f3      	b.n	8000676 <main+0x36>
 800068e:	bf00      	nop
 8000690:	2000038c 	.word	0x2000038c
 8000694:	080078b8 	.word	0x080078b8
 8000698:	080006a5 	.word	0x080006a5
 800069c:	20000390 	.word	0x20000390
 80006a0:	20000394 	.word	0x20000394

080006a4 <HandlerTask>:
}



void HandlerTask(void *pvParameters)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b084      	sub	sp, #16
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
	const TickType_t xMaxExpectedBlockTime = pdMS_TO_TICKS(100);
 80006ac:	2364      	movs	r3, #100	; 0x64
 80006ae:	60fb      	str	r3, [r7, #12]

	while(1)
	{
		if(ulTaskNotifyTake(pdFALSE, xMaxExpectedBlockTime) != 0)
 80006b0:	68f9      	ldr	r1, [r7, #12]
 80006b2:	2000      	movs	r0, #0
 80006b4:	f005 fa90 	bl	8005bd8 <ulTaskNotifyTake>
 80006b8:	4603      	mov	r3, r0
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d0f8      	beq.n	80006b0 <HandlerTask+0xc>
		{
			printf("Handler task - Processing event. \r\n");
 80006be:	4802      	ldr	r0, [pc, #8]	; (80006c8 <HandlerTask+0x24>)
 80006c0:	f006 fd80 	bl	80071c4 <puts>
		if(ulTaskNotifyTake(pdFALSE, xMaxExpectedBlockTime) != 0)
 80006c4:	e7f4      	b.n	80006b0 <HandlerTask+0xc>
 80006c6:	bf00      	nop
 80006c8:	080078c4 	.word	0x080078c4

080006cc <EXTI15_10_IRQHandler>:
		}
	}
}

void EXTI15_10_IRQHandler(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80006d2:	2300      	movs	r3, #0
 80006d4:	607b      	str	r3, [r7, #4]

	vTaskNotifyGiveFromISR(xHandlerTask, &xHigherPriorityTaskWoken);
 80006d6:	4b0d      	ldr	r3, [pc, #52]	; (800070c <EXTI15_10_IRQHandler+0x40>)
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	1d3a      	adds	r2, r7, #4
 80006dc:	4611      	mov	r1, r2
 80006de:	4618      	mov	r0, r3
 80006e0:	f005 fac6 	bl	8005c70 <vTaskNotifyGiveFromISR>

//	Clear interrupt pending flag
	EXTI->PR1 = 0x2000;
 80006e4:	4b0a      	ldr	r3, [pc, #40]	; (8000710 <EXTI15_10_IRQHandler+0x44>)
 80006e6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80006ea:	60da      	str	r2, [r3, #12]

//	request a context switch
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d007      	beq.n	8000702 <EXTI15_10_IRQHandler+0x36>
 80006f2:	4b08      	ldr	r3, [pc, #32]	; (8000714 <EXTI15_10_IRQHandler+0x48>)
 80006f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80006f8:	601a      	str	r2, [r3, #0]
 80006fa:	f3bf 8f4f 	dsb	sy
 80006fe:	f3bf 8f6f 	isb	sy
}
 8000702:	bf00      	nop
 8000704:	3708      	adds	r7, #8
 8000706:	46bd      	mov	sp, r7
 8000708:	bd80      	pop	{r7, pc}
 800070a:	bf00      	nop
 800070c:	2000038c 	.word	0x2000038c
 8000710:	58000800 	.word	0x58000800
 8000714:	e000ed04 	.word	0xe000ed04

08000718 <SystemClock_Config>:


void SystemClock_Config(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b09a      	sub	sp, #104	; 0x68
 800071c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800071e:	f107 0320 	add.w	r3, r7, #32
 8000722:	2248      	movs	r2, #72	; 0x48
 8000724:	2100      	movs	r1, #0
 8000726:	4618      	mov	r0, r3
 8000728:	f006 fc41 	bl	8006fae <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800072c:	1d3b      	adds	r3, r7, #4
 800072e:	2200      	movs	r2, #0
 8000730:	601a      	str	r2, [r3, #0]
 8000732:	605a      	str	r2, [r3, #4]
 8000734:	609a      	str	r2, [r3, #8]
 8000736:	60da      	str	r2, [r3, #12]
 8000738:	611a      	str	r2, [r3, #16]
 800073a:	615a      	str	r2, [r3, #20]
 800073c:	619a      	str	r2, [r3, #24]

  /** Macro to configure the PLL multiplication factor
  */
  __HAL_RCC_PLL_PLLM_CONFIG(RCC_PLLM_DIV1);
 800073e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000742:	68db      	ldr	r3, [r3, #12]
 8000744:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000748:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800074c:	60d3      	str	r3, [r2, #12]

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_MSI);
 800074e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000752:	68db      	ldr	r3, [r3, #12]
 8000754:	f023 0303 	bic.w	r3, r3, #3
 8000758:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800075c:	f043 0301 	orr.w	r3, r3, #1
 8000760:	60d3      	str	r3, [r2, #12]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000762:	f001 f843 	bl	80017ec <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000766:	2000      	movs	r0, #0
 8000768:	f7ff ff3a 	bl	80005e0 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800076c:	4b24      	ldr	r3, [pc, #144]	; (8000800 <SystemClock_Config+0xe8>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000774:	4a22      	ldr	r2, [pc, #136]	; (8000800 <SystemClock_Config+0xe8>)
 8000776:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800077a:	6013      	str	r3, [r2, #0]
 800077c:	4b20      	ldr	r3, [pc, #128]	; (8000800 <SystemClock_Config+0xe8>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000784:	603b      	str	r3, [r7, #0]
 8000786:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 8000788:	2327      	movs	r3, #39	; 0x27
 800078a:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800078c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000790:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000792:	2301      	movs	r3, #1
 8000794:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000796:	f44f 7380 	mov.w	r3, #256	; 0x100
 800079a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800079c:	2301      	movs	r3, #1
 800079e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007a0:	2340      	movs	r3, #64	; 0x40
 80007a2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80007a4:	2300      	movs	r3, #0
 80007a6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80007a8:	2360      	movs	r3, #96	; 0x60
 80007aa:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80007ac:	2300      	movs	r3, #0
 80007ae:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007b0:	f107 0320 	add.w	r3, r7, #32
 80007b4:	4618      	mov	r0, r3
 80007b6:	f001 fc0b 	bl	8001fd0 <HAL_RCC_OscConfig>
 80007ba:	4603      	mov	r3, r0
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d001      	beq.n	80007c4 <SystemClock_Config+0xac>
  {
    Error_Handler();
 80007c0:	f000 f8b2 	bl	8000928 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 80007c4:	236f      	movs	r3, #111	; 0x6f
 80007c6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80007c8:	2302      	movs	r3, #2
 80007ca:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007cc:	2300      	movs	r3, #0
 80007ce:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007d0:	2300      	movs	r3, #0
 80007d2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007d4:	2300      	movs	r3, #0
 80007d6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 80007d8:	2300      	movs	r3, #0
 80007da:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 80007dc:	2300      	movs	r3, #0
 80007de:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80007e0:	1d3b      	adds	r3, r7, #4
 80007e2:	2101      	movs	r1, #1
 80007e4:	4618      	mov	r0, r3
 80007e6:	f001 ff67 	bl	80026b8 <HAL_RCC_ClockConfig>
 80007ea:	4603      	mov	r3, r0
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d001      	beq.n	80007f4 <SystemClock_Config+0xdc>
  {
    Error_Handler();
 80007f0:	f000 f89a 	bl	8000928 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80007f4:	f002 fd54 	bl	80032a0 <HAL_RCCEx_EnableMSIPLLMode>
}
 80007f8:	bf00      	nop
 80007fa:	3768      	adds	r7, #104	; 0x68
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bd80      	pop	{r7, pc}
 8000800:	58000400 	.word	0x58000400

08000804 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8000808:	4b10      	ldr	r3, [pc, #64]	; (800084c <MX_USB_PCD_Init+0x48>)
 800080a:	4a11      	ldr	r2, [pc, #68]	; (8000850 <MX_USB_PCD_Init+0x4c>)
 800080c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800080e:	4b0f      	ldr	r3, [pc, #60]	; (800084c <MX_USB_PCD_Init+0x48>)
 8000810:	2208      	movs	r2, #8
 8000812:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8000814:	4b0d      	ldr	r3, [pc, #52]	; (800084c <MX_USB_PCD_Init+0x48>)
 8000816:	2202      	movs	r2, #2
 8000818:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800081a:	4b0c      	ldr	r3, [pc, #48]	; (800084c <MX_USB_PCD_Init+0x48>)
 800081c:	2202      	movs	r2, #2
 800081e:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8000820:	4b0a      	ldr	r3, [pc, #40]	; (800084c <MX_USB_PCD_Init+0x48>)
 8000822:	2200      	movs	r2, #0
 8000824:	615a      	str	r2, [r3, #20]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8000826:	4b09      	ldr	r3, [pc, #36]	; (800084c <MX_USB_PCD_Init+0x48>)
 8000828:	2200      	movs	r2, #0
 800082a:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800082c:	4b07      	ldr	r3, [pc, #28]	; (800084c <MX_USB_PCD_Init+0x48>)
 800082e:	2200      	movs	r2, #0
 8000830:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8000832:	4b06      	ldr	r3, [pc, #24]	; (800084c <MX_USB_PCD_Init+0x48>)
 8000834:	2200      	movs	r2, #0
 8000836:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8000838:	4804      	ldr	r0, [pc, #16]	; (800084c <MX_USB_PCD_Init+0x48>)
 800083a:	f000 fe35 	bl	80014a8 <HAL_PCD_Init>
 800083e:	4603      	mov	r3, r0
 8000840:	2b00      	cmp	r3, #0
 8000842:	d001      	beq.n	8000848 <MX_USB_PCD_Init+0x44>
  {
    Error_Handler();
 8000844:	f000 f870 	bl	8000928 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8000848:	bf00      	nop
 800084a:	bd80      	pop	{r7, pc}
 800084c:	20000094 	.word	0x20000094
 8000850:	40006800 	.word	0x40006800

08000854 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b086      	sub	sp, #24
 8000858:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800085a:	1d3b      	adds	r3, r7, #4
 800085c:	2200      	movs	r2, #0
 800085e:	601a      	str	r2, [r3, #0]
 8000860:	605a      	str	r2, [r3, #4]
 8000862:	609a      	str	r2, [r3, #8]
 8000864:	60da      	str	r2, [r3, #12]
 8000866:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000868:	2004      	movs	r0, #4
 800086a:	f7ff fecf 	bl	800060c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800086e:	2001      	movs	r0, #1
 8000870:	f7ff fecc 	bl	800060c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000874:	2002      	movs	r0, #2
 8000876:	f7ff fec9 	bl	800060c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800087a:	2008      	movs	r0, #8
 800087c:	f7ff fec6 	bl	800060c <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD2_Pin|LD3_Pin|LD1_Pin, GPIO_PIN_RESET);
 8000880:	2200      	movs	r2, #0
 8000882:	2123      	movs	r1, #35	; 0x23
 8000884:	481c      	ldr	r0, [pc, #112]	; (80008f8 <MX_GPIO_Init+0xa4>)
 8000886:	f000 fdf7 	bl	8001478 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800088a:	2310      	movs	r3, #16
 800088c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800088e:	2300      	movs	r3, #0
 8000890:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000892:	2300      	movs	r3, #0
 8000894:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000896:	1d3b      	adds	r3, r7, #4
 8000898:	4619      	mov	r1, r3
 800089a:	4818      	ldr	r0, [pc, #96]	; (80008fc <MX_GPIO_Init+0xa8>)
 800089c:	f000 fc7c 	bl	8001198 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LD3_Pin LD1_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LD3_Pin|LD1_Pin;
 80008a0:	2323      	movs	r3, #35	; 0x23
 80008a2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008a4:	2301      	movs	r3, #1
 80008a6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a8:	2300      	movs	r3, #0
 80008aa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ac:	2300      	movs	r3, #0
 80008ae:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008b0:	1d3b      	adds	r3, r7, #4
 80008b2:	4619      	mov	r1, r3
 80008b4:	4810      	ldr	r0, [pc, #64]	; (80008f8 <MX_GPIO_Init+0xa4>)
 80008b6:	f000 fc6f 	bl	8001198 <HAL_GPIO_Init>

  /*Configure GPIO pins : B2_Pin B3_Pin */
  GPIO_InitStruct.Pin = B2_Pin|B3_Pin;
 80008ba:	2303      	movs	r3, #3
 80008bc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008be:	2300      	movs	r3, #0
 80008c0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c2:	2300      	movs	r3, #0
 80008c4:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008c6:	1d3b      	adds	r3, r7, #4
 80008c8:	4619      	mov	r1, r3
 80008ca:	480d      	ldr	r0, [pc, #52]	; (8000900 <MX_GPIO_Init+0xac>)
 80008cc:	f000 fc64 	bl	8001198 <HAL_GPIO_Init>

  /*Configure GPIO pins : STLINK_RX_Pin STLINK_TX_Pin */
  GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 80008d0:	23c0      	movs	r3, #192	; 0xc0
 80008d2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008d4:	2302      	movs	r3, #2
 80008d6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008d8:	2301      	movs	r3, #1
 80008da:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008dc:	2300      	movs	r3, #0
 80008de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80008e0:	2307      	movs	r3, #7
 80008e2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008e4:	1d3b      	adds	r3, r7, #4
 80008e6:	4619      	mov	r1, r3
 80008e8:	4803      	ldr	r0, [pc, #12]	; (80008f8 <MX_GPIO_Init+0xa4>)
 80008ea:	f000 fc55 	bl	8001198 <HAL_GPIO_Init>

}
 80008ee:	bf00      	nop
 80008f0:	3718      	adds	r7, #24
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	bf00      	nop
 80008f8:	48000400 	.word	0x48000400
 80008fc:	48000800 	.word	0x48000800
 8000900:	48000c00 	.word	0x48000c00

08000904 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b082      	sub	sp, #8
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	4a04      	ldr	r2, [pc, #16]	; (8000924 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000912:	4293      	cmp	r3, r2
 8000914:	d101      	bne.n	800091a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000916:	f000 fb33 	bl	8000f80 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800091a:	bf00      	nop
 800091c:	3708      	adds	r7, #8
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	40012c00 	.word	0x40012c00

08000928 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000928:	b480      	push	{r7}
 800092a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800092c:	b672      	cpsid	i
}
 800092e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000930:	e7fe      	b.n	8000930 <Error_Handler+0x8>

08000932 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000932:	b480      	push	{r7}
 8000934:	b085      	sub	sp, #20
 8000936:	af00      	add	r7, sp, #0
 8000938:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 800093a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800093e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000940:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	4313      	orrs	r3, r2
 8000948:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800094a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800094e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	4013      	ands	r3, r2
 8000954:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000956:	68fb      	ldr	r3, [r7, #12]
}
 8000958:	bf00      	nop
 800095a:	3714      	adds	r7, #20
 800095c:	46bd      	mov	sp, r7
 800095e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000962:	4770      	bx	lr

08000964 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000964:	b480      	push	{r7}
 8000966:	b085      	sub	sp, #20
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 800096c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000970:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000972:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	4313      	orrs	r3, r2
 800097a:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800097c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000980:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	4013      	ands	r3, r2
 8000986:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000988:	68fb      	ldr	r3, [r7, #12]
}
 800098a:	bf00      	nop
 800098c:	3714      	adds	r7, #20
 800098e:	46bd      	mov	sp, r7
 8000990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000994:	4770      	bx	lr

08000996 <LL_APB1_GRP2_EnableClock>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 8000996:	b480      	push	{r7}
 8000998:	b085      	sub	sp, #20
 800099a:	af00      	add	r7, sp, #0
 800099c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 800099e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80009a2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80009a4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	4313      	orrs	r3, r2
 80009ac:	65cb      	str	r3, [r1, #92]	; 0x5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 80009ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80009b2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	4013      	ands	r3, r2
 80009b8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80009ba:	68fb      	ldr	r3, [r7, #12]
}
 80009bc:	bf00      	nop
 80009be:	3714      	adds	r7, #20
 80009c0:	46bd      	mov	sp, r7
 80009c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c6:	4770      	bx	lr

080009c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */
  PWR_PVDTypeDef sConfigPVD = {0};
 80009ce:	463b      	mov	r3, r7
 80009d0:	2200      	movs	r2, #0
 80009d2:	601a      	str	r2, [r3, #0]
 80009d4:	605a      	str	r2, [r3, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80009d6:	2200      	movs	r2, #0
 80009d8:	210f      	movs	r1, #15
 80009da:	f06f 0001 	mvn.w	r0, #1
 80009de:	f000 fbb3 	bl	8001148 <HAL_NVIC_SetPriority>

  /** PVD Configuration
  */
  sConfigPVD.PVDLevel = PWR_PVDLEVEL_0;
 80009e2:	2300      	movs	r3, #0
 80009e4:	603b      	str	r3, [r7, #0]
  sConfigPVD.Mode = PWR_PVD_MODE_NORMAL;
 80009e6:	2300      	movs	r3, #0
 80009e8:	607b      	str	r3, [r7, #4]
  HAL_PWR_ConfigPVD(&sConfigPVD);
 80009ea:	463b      	mov	r3, r7
 80009ec:	4618      	mov	r0, r3
 80009ee:	f000 ff0d 	bl	800180c <HAL_PWR_ConfigPVD>

  /** Enable the PVD Output
  */
  HAL_PWR_EnablePVD();
 80009f2:	f000 ff4d 	bl	8001890 <HAL_PWR_EnablePVD>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009f6:	bf00      	nop
 80009f8:	3708      	adds	r7, #8
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}
	...

08000a00 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b09c      	sub	sp, #112	; 0x70
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a08:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	601a      	str	r2, [r3, #0]
 8000a10:	605a      	str	r2, [r3, #4]
 8000a12:	609a      	str	r2, [r3, #8]
 8000a14:	60da      	str	r2, [r3, #12]
 8000a16:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a18:	f107 030c 	add.w	r3, r7, #12
 8000a1c:	2250      	movs	r2, #80	; 0x50
 8000a1e:	2100      	movs	r1, #0
 8000a20:	4618      	mov	r0, r3
 8000a22:	f006 fac4 	bl	8006fae <memset>
  if(huart->Instance==LPUART1)
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	4a16      	ldr	r2, [pc, #88]	; (8000a84 <HAL_UART_MspInit+0x84>)
 8000a2c:	4293      	cmp	r3, r2
 8000a2e:	d124      	bne.n	8000a7a <HAL_UART_MspInit+0x7a>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000a30:	2302      	movs	r3, #2
 8000a32:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000a34:	2300      	movs	r3, #0
 8000a36:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a38:	f107 030c 	add.w	r3, r7, #12
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	f002 fab9 	bl	8002fb4 <HAL_RCCEx_PeriphCLKConfig>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d001      	beq.n	8000a4c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000a48:	f7ff ff6e 	bl	8000928 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000a4c:	2001      	movs	r0, #1
 8000a4e:	f7ff ffa2 	bl	8000996 <LL_APB1_GRP2_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a52:	2001      	movs	r0, #1
 8000a54:	f7ff ff6d 	bl	8000932 <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000a58:	230c      	movs	r3, #12
 8000a5a:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a5c:	2302      	movs	r3, #2
 8000a5e:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a60:	2300      	movs	r3, #0
 8000a62:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a64:	2300      	movs	r3, #0
 8000a66:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000a68:	2308      	movs	r3, #8
 8000a6a:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a6c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000a70:	4619      	mov	r1, r3
 8000a72:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a76:	f000 fb8f 	bl	8001198 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8000a7a:	bf00      	nop
 8000a7c:	3770      	adds	r7, #112	; 0x70
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	bd80      	pop	{r7, pc}
 8000a82:	bf00      	nop
 8000a84:	40008000 	.word	0x40008000

08000a88 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b09c      	sub	sp, #112	; 0x70
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a90:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000a94:	2200      	movs	r2, #0
 8000a96:	601a      	str	r2, [r3, #0]
 8000a98:	605a      	str	r2, [r3, #4]
 8000a9a:	609a      	str	r2, [r3, #8]
 8000a9c:	60da      	str	r2, [r3, #12]
 8000a9e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000aa0:	f107 030c 	add.w	r3, r7, #12
 8000aa4:	2250      	movs	r2, #80	; 0x50
 8000aa6:	2100      	movs	r1, #0
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f006 fa80 	bl	8006fae <memset>
  if(hpcd->Instance==USB)
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	4a1f      	ldr	r2, [pc, #124]	; (8000b30 <HAL_PCD_MspInit+0xa8>)
 8000ab4:	4293      	cmp	r3, r2
 8000ab6:	d136      	bne.n	8000b26 <HAL_PCD_MspInit+0x9e>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000ab8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000abc:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.PLLSAI1.PLLN = 24;
 8000abe:	2318      	movs	r3, #24
 8000ac0:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 8000ac2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ac6:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 8000ac8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000acc:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV2;
 8000ace:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8000ad2:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_USBCLK;
 8000ad4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000ad8:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8000ada:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8000ade:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ae0:	f107 030c 	add.w	r3, r7, #12
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f002 fa65 	bl	8002fb4 <HAL_RCCEx_PeriphCLKConfig>
 8000aea:	4603      	mov	r3, r0
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d001      	beq.n	8000af4 <HAL_PCD_MspInit+0x6c>
    {
      Error_Handler();
 8000af0:	f7ff ff1a 	bl	8000928 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000af4:	2001      	movs	r0, #1
 8000af6:	f7ff ff1c 	bl	8000932 <LL_AHB2_GRP1_EnableClock>
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000afa:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000afe:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b00:	2302      	movs	r3, #2
 8000b02:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b04:	2300      	movs	r3, #0
 8000b06:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8000b0c:	230a      	movs	r3, #10
 8000b0e:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b10:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000b14:	4619      	mov	r1, r3
 8000b16:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b1a:	f000 fb3d 	bl	8001198 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8000b1e:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8000b22:	f7ff ff1f 	bl	8000964 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8000b26:	bf00      	nop
 8000b28:	3770      	adds	r7, #112	; 0x70
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	40006800 	.word	0x40006800

08000b34 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000b34:	b480      	push	{r7}
 8000b36:	b085      	sub	sp, #20
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000b3c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000b40:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000b42:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	4313      	orrs	r3, r2
 8000b4a:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000b4c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000b50:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	4013      	ands	r3, r2
 8000b56:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000b58:	68fb      	ldr	r3, [r7, #12]
}
 8000b5a:	bf00      	nop
 8000b5c:	3714      	adds	r7, #20
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b64:	4770      	bx	lr
	...

08000b68 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b08c      	sub	sp, #48	; 0x30
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000b70:	2300      	movs	r3, #0
 8000b72:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000b74:	2300      	movs	r3, #0
 8000b76:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0);
 8000b78:	2200      	movs	r2, #0
 8000b7a:	6879      	ldr	r1, [r7, #4]
 8000b7c:	2019      	movs	r0, #25
 8000b7e:	f000 fae3 	bl	8001148 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000b82:	2019      	movs	r0, #25
 8000b84:	f000 fafa 	bl	800117c <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000b88:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8000b8c:	f7ff ffd2 	bl	8000b34 <LL_APB2_GRP1_EnableClock>

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b90:	f107 0208 	add.w	r2, r7, #8
 8000b94:	f107 030c 	add.w	r3, r7, #12
 8000b98:	4611      	mov	r1, r2
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	f001 ff78 	bl	8002a90 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000ba0:	f001 ff60 	bl	8002a64 <HAL_RCC_GetPCLK2Freq>
 8000ba4:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000ba6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ba8:	4a12      	ldr	r2, [pc, #72]	; (8000bf4 <HAL_InitTick+0x8c>)
 8000baa:	fba2 2303 	umull	r2, r3, r2, r3
 8000bae:	0c9b      	lsrs	r3, r3, #18
 8000bb0:	3b01      	subs	r3, #1
 8000bb2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000bb4:	4b10      	ldr	r3, [pc, #64]	; (8000bf8 <HAL_InitTick+0x90>)
 8000bb6:	4a11      	ldr	r2, [pc, #68]	; (8000bfc <HAL_InitTick+0x94>)
 8000bb8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000bba:	4b0f      	ldr	r3, [pc, #60]	; (8000bf8 <HAL_InitTick+0x90>)
 8000bbc:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000bc0:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000bc2:	4a0d      	ldr	r2, [pc, #52]	; (8000bf8 <HAL_InitTick+0x90>)
 8000bc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000bc6:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000bc8:	4b0b      	ldr	r3, [pc, #44]	; (8000bf8 <HAL_InitTick+0x90>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bce:	4b0a      	ldr	r3, [pc, #40]	; (8000bf8 <HAL_InitTick+0x90>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000bd4:	4808      	ldr	r0, [pc, #32]	; (8000bf8 <HAL_InitTick+0x90>)
 8000bd6:	f002 fc7a 	bl	80034ce <HAL_TIM_Base_Init>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d104      	bne.n	8000bea <HAL_InitTick+0x82>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000be0:	4805      	ldr	r0, [pc, #20]	; (8000bf8 <HAL_InitTick+0x90>)
 8000be2:	f002 fcd5 	bl	8003590 <HAL_TIM_Base_Start_IT>
 8000be6:	4603      	mov	r3, r0
 8000be8:	e000      	b.n	8000bec <HAL_InitTick+0x84>
  }

  /* Return function status */
  return HAL_ERROR;
 8000bea:	2301      	movs	r3, #1
}
 8000bec:	4618      	mov	r0, r3
 8000bee:	3730      	adds	r7, #48	; 0x30
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	431bde83 	.word	0x431bde83
 8000bf8:	20000398 	.word	0x20000398
 8000bfc:	40012c00 	.word	0x40012c00

08000c00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c04:	e7fe      	b.n	8000c04 <NMI_Handler+0x4>

08000c06 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c06:	b480      	push	{r7}
 8000c08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c0a:	e7fe      	b.n	8000c0a <HardFault_Handler+0x4>

08000c0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c10:	e7fe      	b.n	8000c10 <MemManage_Handler+0x4>

08000c12 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c12:	b480      	push	{r7}
 8000c14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c16:	e7fe      	b.n	8000c16 <BusFault_Handler+0x4>

08000c18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c1c:	e7fe      	b.n	8000c1c <UsageFault_Handler+0x4>

08000c1e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c1e:	b480      	push	{r7}
 8000c20:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c22:	bf00      	nop
 8000c24:	46bd      	mov	sp, r7
 8000c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2a:	4770      	bx	lr

08000c2c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000c30:	4802      	ldr	r0, [pc, #8]	; (8000c3c <TIM1_UP_TIM16_IRQHandler+0x10>)
 8000c32:	f002 fcfb 	bl	800362c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8000c36:	bf00      	nop
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	20000398 	.word	0x20000398

08000c40 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b086      	sub	sp, #24
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	60f8      	str	r0, [r7, #12]
 8000c48:	60b9      	str	r1, [r7, #8]
 8000c4a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	617b      	str	r3, [r7, #20]
 8000c50:	e00a      	b.n	8000c68 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000c52:	f3af 8000 	nop.w
 8000c56:	4601      	mov	r1, r0
 8000c58:	68bb      	ldr	r3, [r7, #8]
 8000c5a:	1c5a      	adds	r2, r3, #1
 8000c5c:	60ba      	str	r2, [r7, #8]
 8000c5e:	b2ca      	uxtb	r2, r1
 8000c60:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c62:	697b      	ldr	r3, [r7, #20]
 8000c64:	3301      	adds	r3, #1
 8000c66:	617b      	str	r3, [r7, #20]
 8000c68:	697a      	ldr	r2, [r7, #20]
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	429a      	cmp	r2, r3
 8000c6e:	dbf0      	blt.n	8000c52 <_read+0x12>
	}

return len;
 8000c70:	687b      	ldr	r3, [r7, #4]
}
 8000c72:	4618      	mov	r0, r3
 8000c74:	3718      	adds	r7, #24
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}

08000c7a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c7a:	b580      	push	{r7, lr}
 8000c7c:	b086      	sub	sp, #24
 8000c7e:	af00      	add	r7, sp, #0
 8000c80:	60f8      	str	r0, [r7, #12]
 8000c82:	60b9      	str	r1, [r7, #8]
 8000c84:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c86:	2300      	movs	r3, #0
 8000c88:	617b      	str	r3, [r7, #20]
 8000c8a:	e009      	b.n	8000ca0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000c8c:	68bb      	ldr	r3, [r7, #8]
 8000c8e:	1c5a      	adds	r2, r3, #1
 8000c90:	60ba      	str	r2, [r7, #8]
 8000c92:	781b      	ldrb	r3, [r3, #0]
 8000c94:	4618      	mov	r0, r3
 8000c96:	f000 f90f 	bl	8000eb8 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c9a:	697b      	ldr	r3, [r7, #20]
 8000c9c:	3301      	adds	r3, #1
 8000c9e:	617b      	str	r3, [r7, #20]
 8000ca0:	697a      	ldr	r2, [r7, #20]
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	429a      	cmp	r2, r3
 8000ca6:	dbf1      	blt.n	8000c8c <_write+0x12>
	}
	return len;
 8000ca8:	687b      	ldr	r3, [r7, #4]
}
 8000caa:	4618      	mov	r0, r3
 8000cac:	3718      	adds	r7, #24
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}

08000cb2 <_close>:

int _close(int file)
{
 8000cb2:	b480      	push	{r7}
 8000cb4:	b083      	sub	sp, #12
 8000cb6:	af00      	add	r7, sp, #0
 8000cb8:	6078      	str	r0, [r7, #4]
	return -1;
 8000cba:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	370c      	adds	r7, #12
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc8:	4770      	bx	lr

08000cca <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000cca:	b480      	push	{r7}
 8000ccc:	b083      	sub	sp, #12
 8000cce:	af00      	add	r7, sp, #0
 8000cd0:	6078      	str	r0, [r7, #4]
 8000cd2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000cd4:	683b      	ldr	r3, [r7, #0]
 8000cd6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000cda:	605a      	str	r2, [r3, #4]
	return 0;
 8000cdc:	2300      	movs	r3, #0
}
 8000cde:	4618      	mov	r0, r3
 8000ce0:	370c      	adds	r7, #12
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce8:	4770      	bx	lr

08000cea <_isatty>:

int _isatty(int file)
{
 8000cea:	b480      	push	{r7}
 8000cec:	b083      	sub	sp, #12
 8000cee:	af00      	add	r7, sp, #0
 8000cf0:	6078      	str	r0, [r7, #4]
	return 1;
 8000cf2:	2301      	movs	r3, #1
}
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	370c      	adds	r7, #12
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfe:	4770      	bx	lr

08000d00 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d00:	b480      	push	{r7}
 8000d02:	b085      	sub	sp, #20
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	60f8      	str	r0, [r7, #12]
 8000d08:	60b9      	str	r1, [r7, #8]
 8000d0a:	607a      	str	r2, [r7, #4]
	return 0;
 8000d0c:	2300      	movs	r3, #0
}
 8000d0e:	4618      	mov	r0, r3
 8000d10:	3714      	adds	r7, #20
 8000d12:	46bd      	mov	sp, r7
 8000d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d18:	4770      	bx	lr
	...

08000d1c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b086      	sub	sp, #24
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d24:	4a14      	ldr	r2, [pc, #80]	; (8000d78 <_sbrk+0x5c>)
 8000d26:	4b15      	ldr	r3, [pc, #84]	; (8000d7c <_sbrk+0x60>)
 8000d28:	1ad3      	subs	r3, r2, r3
 8000d2a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d2c:	697b      	ldr	r3, [r7, #20]
 8000d2e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d30:	4b13      	ldr	r3, [pc, #76]	; (8000d80 <_sbrk+0x64>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d102      	bne.n	8000d3e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d38:	4b11      	ldr	r3, [pc, #68]	; (8000d80 <_sbrk+0x64>)
 8000d3a:	4a12      	ldr	r2, [pc, #72]	; (8000d84 <_sbrk+0x68>)
 8000d3c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d3e:	4b10      	ldr	r3, [pc, #64]	; (8000d80 <_sbrk+0x64>)
 8000d40:	681a      	ldr	r2, [r3, #0]
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	4413      	add	r3, r2
 8000d46:	693a      	ldr	r2, [r7, #16]
 8000d48:	429a      	cmp	r2, r3
 8000d4a:	d207      	bcs.n	8000d5c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d4c:	f005 fffe 	bl	8006d4c <__errno>
 8000d50:	4603      	mov	r3, r0
 8000d52:	220c      	movs	r2, #12
 8000d54:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d56:	f04f 33ff 	mov.w	r3, #4294967295
 8000d5a:	e009      	b.n	8000d70 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d5c:	4b08      	ldr	r3, [pc, #32]	; (8000d80 <_sbrk+0x64>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d62:	4b07      	ldr	r3, [pc, #28]	; (8000d80 <_sbrk+0x64>)
 8000d64:	681a      	ldr	r2, [r3, #0]
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	4413      	add	r3, r2
 8000d6a:	4a05      	ldr	r2, [pc, #20]	; (8000d80 <_sbrk+0x64>)
 8000d6c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d6e:	68fb      	ldr	r3, [r7, #12]
}
 8000d70:	4618      	mov	r0, r3
 8000d72:	3718      	adds	r7, #24
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}
 8000d78:	20030000 	.word	0x20030000
 8000d7c:	00000400 	.word	0x00000400
 8000d80:	200003e4 	.word	0x200003e4
 8000d84:	20001e98 	.word	0x20001e98

08000d88 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8000d8c:	4b24      	ldr	r3, [pc, #144]	; (8000e20 <SystemInit+0x98>)
 8000d8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d92:	4a23      	ldr	r2, [pc, #140]	; (8000e20 <SystemInit+0x98>)
 8000d94:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d98:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000d9c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000da6:	f043 0301 	orr.w	r3, r3, #1
 8000daa:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8000dac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000db0:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8000db4:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8000db6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000dba:	681a      	ldr	r2, [r3, #0]
 8000dbc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000dc0:	4b18      	ldr	r3, [pc, #96]	; (8000e24 <SystemInit+0x9c>)
 8000dc2:	4013      	ands	r3, r2
 8000dc4:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8000dc6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000dca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000dce:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000dd2:	f023 0305 	bic.w	r3, r3, #5
 8000dd6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8000dda:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000dde:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8000de2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000de6:	f023 0301 	bic.w	r3, r3, #1
 8000dea:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8000dee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000df2:	4a0d      	ldr	r2, [pc, #52]	; (8000e28 <SystemInit+0xa0>)
 8000df4:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8000df6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000dfa:	4a0b      	ldr	r2, [pc, #44]	; (8000e28 <SystemInit+0xa0>)
 8000dfc:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000dfe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000e08:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e0c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000e0e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000e12:	2200      	movs	r2, #0
 8000e14:	619a      	str	r2, [r3, #24]
}
 8000e16:	bf00      	nop
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1e:	4770      	bx	lr
 8000e20:	e000ed00 	.word	0xe000ed00
 8000e24:	faf6fefb 	.word	0xfaf6fefb
 8000e28:	22041000 	.word	0x22041000

08000e2c <LPUART1_UART_TX_Init>:
#include "stm32wbxx_hal.h"

UART_HandleTypeDef hlpuart1;

void LPUART1_UART_TX_Init(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000e30:	4b13      	ldr	r3, [pc, #76]	; (8000e80 <LPUART1_UART_TX_Init+0x54>)
 8000e32:	4a14      	ldr	r2, [pc, #80]	; (8000e84 <LPUART1_UART_TX_Init+0x58>)
 8000e34:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8000e36:	4b12      	ldr	r3, [pc, #72]	; (8000e80 <LPUART1_UART_TX_Init+0x54>)
 8000e38:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000e3c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000e3e:	4b10      	ldr	r3, [pc, #64]	; (8000e80 <LPUART1_UART_TX_Init+0x54>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000e44:	4b0e      	ldr	r3, [pc, #56]	; (8000e80 <LPUART1_UART_TX_Init+0x54>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000e4a:	4b0d      	ldr	r3, [pc, #52]	; (8000e80 <LPUART1_UART_TX_Init+0x54>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX;
 8000e50:	4b0b      	ldr	r3, [pc, #44]	; (8000e80 <LPUART1_UART_TX_Init+0x54>)
 8000e52:	2208      	movs	r2, #8
 8000e54:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e56:	4b0a      	ldr	r3, [pc, #40]	; (8000e80 <LPUART1_UART_TX_Init+0x54>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e5c:	4b08      	ldr	r3, [pc, #32]	; (8000e80 <LPUART1_UART_TX_Init+0x54>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000e62:	4b07      	ldr	r3, [pc, #28]	; (8000e80 <LPUART1_UART_TX_Init+0x54>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e68:	4b05      	ldr	r3, [pc, #20]	; (8000e80 <LPUART1_UART_TX_Init+0x54>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8000e6e:	4b04      	ldr	r3, [pc, #16]	; (8000e80 <LPUART1_UART_TX_Init+0x54>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000e74:	4802      	ldr	r0, [pc, #8]	; (8000e80 <LPUART1_UART_TX_Init+0x54>)
 8000e76:	f002 fdc3 	bl	8003a00 <HAL_UART_Init>
  {
  }
}
 8000e7a:	bf00      	nop
 8000e7c:	bd80      	pop	{r7, pc}
 8000e7e:	bf00      	nop
 8000e80:	200003e8 	.word	0x200003e8
 8000e84:	40008000 	.word	0x40008000

08000e88 <LPUART1_write>:
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
  {
  }
}

int LPUART1_write(int ch) {
 8000e88:	b480      	push	{r7}
 8000e8a:	b083      	sub	sp, #12
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
	while(!(LPUART1->ISR & 0x0080)){}
 8000e90:	bf00      	nop
 8000e92:	4b08      	ldr	r3, [pc, #32]	; (8000eb4 <LPUART1_write+0x2c>)
 8000e94:	69db      	ldr	r3, [r3, #28]
 8000e96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d0f9      	beq.n	8000e92 <LPUART1_write+0xa>
	LPUART1->RDR = (ch & 0xFF);
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	4a04      	ldr	r2, [pc, #16]	; (8000eb4 <LPUART1_write+0x2c>)
 8000ea2:	b2db      	uxtb	r3, r3
 8000ea4:	6253      	str	r3, [r2, #36]	; 0x24
	return ch;
 8000ea6:	687b      	ldr	r3, [r7, #4]
}
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	370c      	adds	r7, #12
 8000eac:	46bd      	mov	sp, r7
 8000eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb2:	4770      	bx	lr
 8000eb4:	40008000 	.word	0x40008000

08000eb8 <__io_putchar>:

int __io_putchar(int ch) {
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b082      	sub	sp, #8
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
	LPUART1_write(ch);
 8000ec0:	6878      	ldr	r0, [r7, #4]
 8000ec2:	f7ff ffe1 	bl	8000e88 <LPUART1_write>
	return ch;
 8000ec6:	687b      	ldr	r3, [r7, #4]
}
 8000ec8:	4618      	mov	r0, r3
 8000eca:	3708      	adds	r7, #8
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}

08000ed0 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8000ed0:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ed2:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ed4:	3304      	adds	r3, #4

08000ed6 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ed6:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ed8:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8000eda:	d3f9      	bcc.n	8000ed0 <CopyDataInit>
  bx lr
 8000edc:	4770      	bx	lr

08000ede <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8000ede:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8000ee0:	3004      	adds	r0, #4

08000ee2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8000ee2:	4288      	cmp	r0, r1
  bcc FillZerobss
 8000ee4:	d3fb      	bcc.n	8000ede <FillZerobss>
  bx lr
 8000ee6:	4770      	bx	lr

08000ee8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ee8:	480c      	ldr	r0, [pc, #48]	; (8000f1c <LoopForever+0x4>)
  mov   sp, r0          /* set stack pointer */
 8000eea:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000eec:	f7ff ff4c 	bl	8000d88 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8000ef0:	480b      	ldr	r0, [pc, #44]	; (8000f20 <LoopForever+0x8>)
 8000ef2:	490c      	ldr	r1, [pc, #48]	; (8000f24 <LoopForever+0xc>)
 8000ef4:	4a0c      	ldr	r2, [pc, #48]	; (8000f28 <LoopForever+0x10>)
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	f7ff ffed 	bl	8000ed6 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8000efc:	480b      	ldr	r0, [pc, #44]	; (8000f2c <LoopForever+0x14>)
 8000efe:	490c      	ldr	r1, [pc, #48]	; (8000f30 <LoopForever+0x18>)
 8000f00:	2300      	movs	r3, #0
 8000f02:	f7ff ffee 	bl	8000ee2 <LoopFillZerobss>
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8000f06:	480b      	ldr	r0, [pc, #44]	; (8000f34 <LoopForever+0x1c>)
 8000f08:	490b      	ldr	r1, [pc, #44]	; (8000f38 <LoopForever+0x20>)
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	f7ff ffe9 	bl	8000ee2 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000f10:	f006 f818 	bl	8006f44 <__libc_init_array>
/* Call the application s entry point.*/
	bl	main
 8000f14:	f7ff fb94 	bl	8000640 <main>

08000f18 <LoopForever>:

LoopForever:
  b LoopForever
 8000f18:	e7fe      	b.n	8000f18 <LoopForever>
 8000f1a:	0000      	.short	0x0000
  ldr   r0, =_estack
 8000f1c:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8000f20:	20000004 	.word	0x20000004
 8000f24:	20000078 	.word	0x20000078
 8000f28:	08007a58 	.word	0x08007a58
  INIT_BSS _sbss, _ebss
 8000f2c:	20000078 	.word	0x20000078
 8000f30:	20001e98 	.word	0x20001e98
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8000f34:	20030000 	.word	0x20030000
 8000f38:	20030000 	.word	0x20030000

08000f3c <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000f3c:	e7fe      	b.n	8000f3c <ADC1_IRQHandler>
	...

08000f40 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000f46:	2300      	movs	r3, #0
 8000f48:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f4a:	4b0c      	ldr	r3, [pc, #48]	; (8000f7c <HAL_Init+0x3c>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	4a0b      	ldr	r2, [pc, #44]	; (8000f7c <HAL_Init+0x3c>)
 8000f50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f54:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f56:	2003      	movs	r0, #3
 8000f58:	f000 f8eb 	bl	8001132 <HAL_NVIC_SetPriorityGrouping>
  
  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f5c:	200f      	movs	r0, #15
 8000f5e:	f7ff fe03 	bl	8000b68 <HAL_InitTick>
 8000f62:	4603      	mov	r3, r0
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d002      	beq.n	8000f6e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000f68:	2301      	movs	r3, #1
 8000f6a:	71fb      	strb	r3, [r7, #7]
 8000f6c:	e001      	b.n	8000f72 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000f6e:	f7ff fd2b 	bl	80009c8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000f72:	79fb      	ldrb	r3, [r7, #7]
}
 8000f74:	4618      	mov	r0, r3
 8000f76:	3708      	adds	r7, #8
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	58004000 	.word	0x58004000

08000f80 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000f84:	4b06      	ldr	r3, [pc, #24]	; (8000fa0 <HAL_IncTick+0x20>)
 8000f86:	781b      	ldrb	r3, [r3, #0]
 8000f88:	461a      	mov	r2, r3
 8000f8a:	4b06      	ldr	r3, [pc, #24]	; (8000fa4 <HAL_IncTick+0x24>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	4413      	add	r3, r2
 8000f90:	4a04      	ldr	r2, [pc, #16]	; (8000fa4 <HAL_IncTick+0x24>)
 8000f92:	6013      	str	r3, [r2, #0]
}
 8000f94:	bf00      	nop
 8000f96:	46bd      	mov	sp, r7
 8000f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop
 8000fa0:	2000000c 	.word	0x2000000c
 8000fa4:	20000478 	.word	0x20000478

08000fa8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	af00      	add	r7, sp, #0
  return uwTick;
 8000fac:	4b03      	ldr	r3, [pc, #12]	; (8000fbc <HAL_GetTick+0x14>)
 8000fae:	681b      	ldr	r3, [r3, #0]
}
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb8:	4770      	bx	lr
 8000fba:	bf00      	nop
 8000fbc:	20000478 	.word	0x20000478

08000fc0 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8000fc4:	4b03      	ldr	r3, [pc, #12]	; (8000fd4 <HAL_GetTickPrio+0x14>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
}
 8000fc8:	4618      	mov	r0, r3
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop
 8000fd4:	20000008 	.word	0x20000008

08000fd8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	b085      	sub	sp, #20
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	f003 0307 	and.w	r3, r3, #7
 8000fe6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fe8:	4b0c      	ldr	r3, [pc, #48]	; (800101c <__NVIC_SetPriorityGrouping+0x44>)
 8000fea:	68db      	ldr	r3, [r3, #12]
 8000fec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fee:	68ba      	ldr	r2, [r7, #8]
 8000ff0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ff4:	4013      	ands	r3, r2
 8000ff6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ffc:	68bb      	ldr	r3, [r7, #8]
 8000ffe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001000:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001004:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001008:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800100a:	4a04      	ldr	r2, [pc, #16]	; (800101c <__NVIC_SetPriorityGrouping+0x44>)
 800100c:	68bb      	ldr	r3, [r7, #8]
 800100e:	60d3      	str	r3, [r2, #12]
}
 8001010:	bf00      	nop
 8001012:	3714      	adds	r7, #20
 8001014:	46bd      	mov	sp, r7
 8001016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101a:	4770      	bx	lr
 800101c:	e000ed00 	.word	0xe000ed00

08001020 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001020:	b480      	push	{r7}
 8001022:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001024:	4b04      	ldr	r3, [pc, #16]	; (8001038 <__NVIC_GetPriorityGrouping+0x18>)
 8001026:	68db      	ldr	r3, [r3, #12]
 8001028:	0a1b      	lsrs	r3, r3, #8
 800102a:	f003 0307 	and.w	r3, r3, #7
}
 800102e:	4618      	mov	r0, r3
 8001030:	46bd      	mov	sp, r7
 8001032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001036:	4770      	bx	lr
 8001038:	e000ed00 	.word	0xe000ed00

0800103c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	4603      	mov	r3, r0
 8001044:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001046:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800104a:	2b00      	cmp	r3, #0
 800104c:	db0b      	blt.n	8001066 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800104e:	79fb      	ldrb	r3, [r7, #7]
 8001050:	f003 021f 	and.w	r2, r3, #31
 8001054:	4907      	ldr	r1, [pc, #28]	; (8001074 <__NVIC_EnableIRQ+0x38>)
 8001056:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800105a:	095b      	lsrs	r3, r3, #5
 800105c:	2001      	movs	r0, #1
 800105e:	fa00 f202 	lsl.w	r2, r0, r2
 8001062:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001066:	bf00      	nop
 8001068:	370c      	adds	r7, #12
 800106a:	46bd      	mov	sp, r7
 800106c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001070:	4770      	bx	lr
 8001072:	bf00      	nop
 8001074:	e000e100 	.word	0xe000e100

08001078 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001078:	b480      	push	{r7}
 800107a:	b083      	sub	sp, #12
 800107c:	af00      	add	r7, sp, #0
 800107e:	4603      	mov	r3, r0
 8001080:	6039      	str	r1, [r7, #0]
 8001082:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001084:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001088:	2b00      	cmp	r3, #0
 800108a:	db0a      	blt.n	80010a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	b2da      	uxtb	r2, r3
 8001090:	490c      	ldr	r1, [pc, #48]	; (80010c4 <__NVIC_SetPriority+0x4c>)
 8001092:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001096:	0112      	lsls	r2, r2, #4
 8001098:	b2d2      	uxtb	r2, r2
 800109a:	440b      	add	r3, r1
 800109c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010a0:	e00a      	b.n	80010b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	b2da      	uxtb	r2, r3
 80010a6:	4908      	ldr	r1, [pc, #32]	; (80010c8 <__NVIC_SetPriority+0x50>)
 80010a8:	79fb      	ldrb	r3, [r7, #7]
 80010aa:	f003 030f 	and.w	r3, r3, #15
 80010ae:	3b04      	subs	r3, #4
 80010b0:	0112      	lsls	r2, r2, #4
 80010b2:	b2d2      	uxtb	r2, r2
 80010b4:	440b      	add	r3, r1
 80010b6:	761a      	strb	r2, [r3, #24]
}
 80010b8:	bf00      	nop
 80010ba:	370c      	adds	r7, #12
 80010bc:	46bd      	mov	sp, r7
 80010be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c2:	4770      	bx	lr
 80010c4:	e000e100 	.word	0xe000e100
 80010c8:	e000ed00 	.word	0xe000ed00

080010cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010cc:	b480      	push	{r7}
 80010ce:	b089      	sub	sp, #36	; 0x24
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	60f8      	str	r0, [r7, #12]
 80010d4:	60b9      	str	r1, [r7, #8]
 80010d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	f003 0307 	and.w	r3, r3, #7
 80010de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010e0:	69fb      	ldr	r3, [r7, #28]
 80010e2:	f1c3 0307 	rsb	r3, r3, #7
 80010e6:	2b04      	cmp	r3, #4
 80010e8:	bf28      	it	cs
 80010ea:	2304      	movcs	r3, #4
 80010ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010ee:	69fb      	ldr	r3, [r7, #28]
 80010f0:	3304      	adds	r3, #4
 80010f2:	2b06      	cmp	r3, #6
 80010f4:	d902      	bls.n	80010fc <NVIC_EncodePriority+0x30>
 80010f6:	69fb      	ldr	r3, [r7, #28]
 80010f8:	3b03      	subs	r3, #3
 80010fa:	e000      	b.n	80010fe <NVIC_EncodePriority+0x32>
 80010fc:	2300      	movs	r3, #0
 80010fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001100:	f04f 32ff 	mov.w	r2, #4294967295
 8001104:	69bb      	ldr	r3, [r7, #24]
 8001106:	fa02 f303 	lsl.w	r3, r2, r3
 800110a:	43da      	mvns	r2, r3
 800110c:	68bb      	ldr	r3, [r7, #8]
 800110e:	401a      	ands	r2, r3
 8001110:	697b      	ldr	r3, [r7, #20]
 8001112:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001114:	f04f 31ff 	mov.w	r1, #4294967295
 8001118:	697b      	ldr	r3, [r7, #20]
 800111a:	fa01 f303 	lsl.w	r3, r1, r3
 800111e:	43d9      	mvns	r1, r3
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001124:	4313      	orrs	r3, r2
         );
}
 8001126:	4618      	mov	r0, r3
 8001128:	3724      	adds	r7, #36	; 0x24
 800112a:	46bd      	mov	sp, r7
 800112c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001130:	4770      	bx	lr

08001132 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001132:	b580      	push	{r7, lr}
 8001134:	b082      	sub	sp, #8
 8001136:	af00      	add	r7, sp, #0
 8001138:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800113a:	6878      	ldr	r0, [r7, #4]
 800113c:	f7ff ff4c 	bl	8000fd8 <__NVIC_SetPriorityGrouping>
}
 8001140:	bf00      	nop
 8001142:	3708      	adds	r7, #8
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}

08001148 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b086      	sub	sp, #24
 800114c:	af00      	add	r7, sp, #0
 800114e:	4603      	mov	r3, r0
 8001150:	60b9      	str	r1, [r7, #8]
 8001152:	607a      	str	r2, [r7, #4]
 8001154:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001156:	f7ff ff63 	bl	8001020 <__NVIC_GetPriorityGrouping>
 800115a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800115c:	687a      	ldr	r2, [r7, #4]
 800115e:	68b9      	ldr	r1, [r7, #8]
 8001160:	6978      	ldr	r0, [r7, #20]
 8001162:	f7ff ffb3 	bl	80010cc <NVIC_EncodePriority>
 8001166:	4602      	mov	r2, r0
 8001168:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800116c:	4611      	mov	r1, r2
 800116e:	4618      	mov	r0, r3
 8001170:	f7ff ff82 	bl	8001078 <__NVIC_SetPriority>
}
 8001174:	bf00      	nop
 8001176:	3718      	adds	r7, #24
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}

0800117c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
 8001182:	4603      	mov	r3, r0
 8001184:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001186:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800118a:	4618      	mov	r0, r3
 800118c:	f7ff ff56 	bl	800103c <__NVIC_EnableIRQ>
}
 8001190:	bf00      	nop
 8001192:	3708      	adds	r7, #8
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}

08001198 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001198:	b480      	push	{r7}
 800119a:	b087      	sub	sp, #28
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
 80011a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80011a2:	2300      	movs	r3, #0
 80011a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011a6:	e14c      	b.n	8001442 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	681a      	ldr	r2, [r3, #0]
 80011ac:	2101      	movs	r1, #1
 80011ae:	697b      	ldr	r3, [r7, #20]
 80011b0:	fa01 f303 	lsl.w	r3, r1, r3
 80011b4:	4013      	ands	r3, r2
 80011b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	f000 813e 	beq.w	800143c <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	f003 0303 	and.w	r3, r3, #3
 80011c8:	2b01      	cmp	r3, #1
 80011ca:	d005      	beq.n	80011d8 <HAL_GPIO_Init+0x40>
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	685b      	ldr	r3, [r3, #4]
 80011d0:	f003 0303 	and.w	r3, r3, #3
 80011d4:	2b02      	cmp	r3, #2
 80011d6:	d130      	bne.n	800123a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	689b      	ldr	r3, [r3, #8]
 80011dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80011de:	697b      	ldr	r3, [r7, #20]
 80011e0:	005b      	lsls	r3, r3, #1
 80011e2:	2203      	movs	r2, #3
 80011e4:	fa02 f303 	lsl.w	r3, r2, r3
 80011e8:	43db      	mvns	r3, r3
 80011ea:	693a      	ldr	r2, [r7, #16]
 80011ec:	4013      	ands	r3, r2
 80011ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	68da      	ldr	r2, [r3, #12]
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	005b      	lsls	r3, r3, #1
 80011f8:	fa02 f303 	lsl.w	r3, r2, r3
 80011fc:	693a      	ldr	r2, [r7, #16]
 80011fe:	4313      	orrs	r3, r2
 8001200:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	693a      	ldr	r2, [r7, #16]
 8001206:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	685b      	ldr	r3, [r3, #4]
 800120c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800120e:	2201      	movs	r2, #1
 8001210:	697b      	ldr	r3, [r7, #20]
 8001212:	fa02 f303 	lsl.w	r3, r2, r3
 8001216:	43db      	mvns	r3, r3
 8001218:	693a      	ldr	r2, [r7, #16]
 800121a:	4013      	ands	r3, r2
 800121c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	685b      	ldr	r3, [r3, #4]
 8001222:	091b      	lsrs	r3, r3, #4
 8001224:	f003 0201 	and.w	r2, r3, #1
 8001228:	697b      	ldr	r3, [r7, #20]
 800122a:	fa02 f303 	lsl.w	r3, r2, r3
 800122e:	693a      	ldr	r2, [r7, #16]
 8001230:	4313      	orrs	r3, r2
 8001232:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	693a      	ldr	r2, [r7, #16]
 8001238:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800123a:	683b      	ldr	r3, [r7, #0]
 800123c:	685b      	ldr	r3, [r3, #4]
 800123e:	f003 0303 	and.w	r3, r3, #3
 8001242:	2b03      	cmp	r3, #3
 8001244:	d017      	beq.n	8001276 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	68db      	ldr	r3, [r3, #12]
 800124a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800124c:	697b      	ldr	r3, [r7, #20]
 800124e:	005b      	lsls	r3, r3, #1
 8001250:	2203      	movs	r2, #3
 8001252:	fa02 f303 	lsl.w	r3, r2, r3
 8001256:	43db      	mvns	r3, r3
 8001258:	693a      	ldr	r2, [r7, #16]
 800125a:	4013      	ands	r3, r2
 800125c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	689a      	ldr	r2, [r3, #8]
 8001262:	697b      	ldr	r3, [r7, #20]
 8001264:	005b      	lsls	r3, r3, #1
 8001266:	fa02 f303 	lsl.w	r3, r2, r3
 800126a:	693a      	ldr	r2, [r7, #16]
 800126c:	4313      	orrs	r3, r2
 800126e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	693a      	ldr	r2, [r7, #16]
 8001274:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	f003 0303 	and.w	r3, r3, #3
 800127e:	2b02      	cmp	r3, #2
 8001280:	d123      	bne.n	80012ca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001282:	697b      	ldr	r3, [r7, #20]
 8001284:	08da      	lsrs	r2, r3, #3
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	3208      	adds	r2, #8
 800128a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800128e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001290:	697b      	ldr	r3, [r7, #20]
 8001292:	f003 0307 	and.w	r3, r3, #7
 8001296:	009b      	lsls	r3, r3, #2
 8001298:	220f      	movs	r2, #15
 800129a:	fa02 f303 	lsl.w	r3, r2, r3
 800129e:	43db      	mvns	r3, r3
 80012a0:	693a      	ldr	r2, [r7, #16]
 80012a2:	4013      	ands	r3, r2
 80012a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	691a      	ldr	r2, [r3, #16]
 80012aa:	697b      	ldr	r3, [r7, #20]
 80012ac:	f003 0307 	and.w	r3, r3, #7
 80012b0:	009b      	lsls	r3, r3, #2
 80012b2:	fa02 f303 	lsl.w	r3, r2, r3
 80012b6:	693a      	ldr	r2, [r7, #16]
 80012b8:	4313      	orrs	r3, r2
 80012ba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80012bc:	697b      	ldr	r3, [r7, #20]
 80012be:	08da      	lsrs	r2, r3, #3
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	3208      	adds	r2, #8
 80012c4:	6939      	ldr	r1, [r7, #16]
 80012c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80012d0:	697b      	ldr	r3, [r7, #20]
 80012d2:	005b      	lsls	r3, r3, #1
 80012d4:	2203      	movs	r2, #3
 80012d6:	fa02 f303 	lsl.w	r3, r2, r3
 80012da:	43db      	mvns	r3, r3
 80012dc:	693a      	ldr	r2, [r7, #16]
 80012de:	4013      	ands	r3, r2
 80012e0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	f003 0203 	and.w	r2, r3, #3
 80012ea:	697b      	ldr	r3, [r7, #20]
 80012ec:	005b      	lsls	r3, r3, #1
 80012ee:	fa02 f303 	lsl.w	r3, r2, r3
 80012f2:	693a      	ldr	r2, [r7, #16]
 80012f4:	4313      	orrs	r3, r2
 80012f6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	693a      	ldr	r2, [r7, #16]
 80012fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80012fe:	683b      	ldr	r3, [r7, #0]
 8001300:	685b      	ldr	r3, [r3, #4]
 8001302:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001306:	2b00      	cmp	r3, #0
 8001308:	f000 8098 	beq.w	800143c <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 800130c:	4a54      	ldr	r2, [pc, #336]	; (8001460 <HAL_GPIO_Init+0x2c8>)
 800130e:	697b      	ldr	r3, [r7, #20]
 8001310:	089b      	lsrs	r3, r3, #2
 8001312:	3302      	adds	r3, #2
 8001314:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001318:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800131a:	697b      	ldr	r3, [r7, #20]
 800131c:	f003 0303 	and.w	r3, r3, #3
 8001320:	009b      	lsls	r3, r3, #2
 8001322:	220f      	movs	r2, #15
 8001324:	fa02 f303 	lsl.w	r3, r2, r3
 8001328:	43db      	mvns	r3, r3
 800132a:	693a      	ldr	r2, [r7, #16]
 800132c:	4013      	ands	r3, r2
 800132e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001336:	d019      	beq.n	800136c <HAL_GPIO_Init+0x1d4>
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	4a4a      	ldr	r2, [pc, #296]	; (8001464 <HAL_GPIO_Init+0x2cc>)
 800133c:	4293      	cmp	r3, r2
 800133e:	d013      	beq.n	8001368 <HAL_GPIO_Init+0x1d0>
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	4a49      	ldr	r2, [pc, #292]	; (8001468 <HAL_GPIO_Init+0x2d0>)
 8001344:	4293      	cmp	r3, r2
 8001346:	d00d      	beq.n	8001364 <HAL_GPIO_Init+0x1cc>
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	4a48      	ldr	r2, [pc, #288]	; (800146c <HAL_GPIO_Init+0x2d4>)
 800134c:	4293      	cmp	r3, r2
 800134e:	d007      	beq.n	8001360 <HAL_GPIO_Init+0x1c8>
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	4a47      	ldr	r2, [pc, #284]	; (8001470 <HAL_GPIO_Init+0x2d8>)
 8001354:	4293      	cmp	r3, r2
 8001356:	d101      	bne.n	800135c <HAL_GPIO_Init+0x1c4>
 8001358:	2304      	movs	r3, #4
 800135a:	e008      	b.n	800136e <HAL_GPIO_Init+0x1d6>
 800135c:	2307      	movs	r3, #7
 800135e:	e006      	b.n	800136e <HAL_GPIO_Init+0x1d6>
 8001360:	2303      	movs	r3, #3
 8001362:	e004      	b.n	800136e <HAL_GPIO_Init+0x1d6>
 8001364:	2302      	movs	r3, #2
 8001366:	e002      	b.n	800136e <HAL_GPIO_Init+0x1d6>
 8001368:	2301      	movs	r3, #1
 800136a:	e000      	b.n	800136e <HAL_GPIO_Init+0x1d6>
 800136c:	2300      	movs	r3, #0
 800136e:	697a      	ldr	r2, [r7, #20]
 8001370:	f002 0203 	and.w	r2, r2, #3
 8001374:	0092      	lsls	r2, r2, #2
 8001376:	4093      	lsls	r3, r2
 8001378:	693a      	ldr	r2, [r7, #16]
 800137a:	4313      	orrs	r3, r2
 800137c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800137e:	4938      	ldr	r1, [pc, #224]	; (8001460 <HAL_GPIO_Init+0x2c8>)
 8001380:	697b      	ldr	r3, [r7, #20]
 8001382:	089b      	lsrs	r3, r3, #2
 8001384:	3302      	adds	r3, #2
 8001386:	693a      	ldr	r2, [r7, #16]
 8001388:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800138c:	4b39      	ldr	r3, [pc, #228]	; (8001474 <HAL_GPIO_Init+0x2dc>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	43db      	mvns	r3, r3
 8001396:	693a      	ldr	r2, [r7, #16]
 8001398:	4013      	ands	r3, r2
 800139a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	685b      	ldr	r3, [r3, #4]
 80013a0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d003      	beq.n	80013b0 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 80013a8:	693a      	ldr	r2, [r7, #16]
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	4313      	orrs	r3, r2
 80013ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80013b0:	4a30      	ldr	r2, [pc, #192]	; (8001474 <HAL_GPIO_Init+0x2dc>)
 80013b2:	693b      	ldr	r3, [r7, #16]
 80013b4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80013b6:	4b2f      	ldr	r3, [pc, #188]	; (8001474 <HAL_GPIO_Init+0x2dc>)
 80013b8:	685b      	ldr	r3, [r3, #4]
 80013ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	43db      	mvns	r3, r3
 80013c0:	693a      	ldr	r2, [r7, #16]
 80013c2:	4013      	ands	r3, r2
 80013c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	685b      	ldr	r3, [r3, #4]
 80013ca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d003      	beq.n	80013da <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 80013d2:	693a      	ldr	r2, [r7, #16]
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	4313      	orrs	r3, r2
 80013d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80013da:	4a26      	ldr	r2, [pc, #152]	; (8001474 <HAL_GPIO_Init+0x2dc>)
 80013dc:	693b      	ldr	r3, [r7, #16]
 80013de:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80013e0:	4b24      	ldr	r3, [pc, #144]	; (8001474 <HAL_GPIO_Init+0x2dc>)
 80013e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80013e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	43db      	mvns	r3, r3
 80013ec:	693a      	ldr	r2, [r7, #16]
 80013ee:	4013      	ands	r3, r2
 80013f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d003      	beq.n	8001406 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 80013fe:	693a      	ldr	r2, [r7, #16]
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	4313      	orrs	r3, r2
 8001404:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001406:	4a1b      	ldr	r2, [pc, #108]	; (8001474 <HAL_GPIO_Init+0x2dc>)
 8001408:	693b      	ldr	r3, [r7, #16]
 800140a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 800140e:	4b19      	ldr	r3, [pc, #100]	; (8001474 <HAL_GPIO_Init+0x2dc>)
 8001410:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001414:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	43db      	mvns	r3, r3
 800141a:	693a      	ldr	r2, [r7, #16]
 800141c:	4013      	ands	r3, r2
 800141e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001428:	2b00      	cmp	r3, #0
 800142a:	d003      	beq.n	8001434 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 800142c:	693a      	ldr	r2, [r7, #16]
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	4313      	orrs	r3, r2
 8001432:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001434:	4a0f      	ldr	r2, [pc, #60]	; (8001474 <HAL_GPIO_Init+0x2dc>)
 8001436:	693b      	ldr	r3, [r7, #16]
 8001438:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      }
    }

    position++;
 800143c:	697b      	ldr	r3, [r7, #20]
 800143e:	3301      	adds	r3, #1
 8001440:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	681a      	ldr	r2, [r3, #0]
 8001446:	697b      	ldr	r3, [r7, #20]
 8001448:	fa22 f303 	lsr.w	r3, r2, r3
 800144c:	2b00      	cmp	r3, #0
 800144e:	f47f aeab 	bne.w	80011a8 <HAL_GPIO_Init+0x10>
  }
}
 8001452:	bf00      	nop
 8001454:	bf00      	nop
 8001456:	371c      	adds	r7, #28
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr
 8001460:	40010000 	.word	0x40010000
 8001464:	48000400 	.word	0x48000400
 8001468:	48000800 	.word	0x48000800
 800146c:	48000c00 	.word	0x48000c00
 8001470:	48001000 	.word	0x48001000
 8001474:	58000800 	.word	0x58000800

08001478 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001478:	b480      	push	{r7}
 800147a:	b083      	sub	sp, #12
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
 8001480:	460b      	mov	r3, r1
 8001482:	807b      	strh	r3, [r7, #2]
 8001484:	4613      	mov	r3, r2
 8001486:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001488:	787b      	ldrb	r3, [r7, #1]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d003      	beq.n	8001496 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800148e:	887a      	ldrh	r2, [r7, #2]
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001494:	e002      	b.n	800149c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001496:	887a      	ldrh	r2, [r7, #2]
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800149c:	bf00      	nop
 800149e:	370c      	adds	r7, #12
 80014a0:	46bd      	mov	sp, r7
 80014a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a6:	4770      	bx	lr

080014a8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80014a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014aa:	b08b      	sub	sp, #44	; 0x2c
 80014ac:	af06      	add	r7, sp, #24
 80014ae:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d101      	bne.n	80014ba <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80014b6:	2301      	movs	r3, #1
 80014b8:	e0dd      	b.n	8001676 <HAL_PCD_Init+0x1ce>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	f893 32ad 	ldrb.w	r3, [r3, #685]	; 0x2ad
 80014c0:	b2db      	uxtb	r3, r3
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d106      	bne.n	80014d4 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	2200      	movs	r2, #0
 80014ca:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80014ce:	6878      	ldr	r0, [r7, #4]
 80014d0:	f7ff fada 	bl	8000a88 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	2203      	movs	r2, #3
 80014d8:	f883 22ad 	strb.w	r2, [r3, #685]	; 0x2ad

  /* DMA Not supported for FS instance, Force to Zero */
  hpcd->Init.dma_enable = 0U;
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	2200      	movs	r2, #0
 80014e0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	4618      	mov	r0, r3
 80014e8:	f002 feb5 	bl	8004256 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80014ec:	2300      	movs	r3, #0
 80014ee:	73fb      	strb	r3, [r7, #15]
 80014f0:	e04d      	b.n	800158e <HAL_PCD_Init+0xe6>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80014f2:	7bfb      	ldrb	r3, [r7, #15]
 80014f4:	6879      	ldr	r1, [r7, #4]
 80014f6:	1c5a      	adds	r2, r3, #1
 80014f8:	4613      	mov	r3, r2
 80014fa:	009b      	lsls	r3, r3, #2
 80014fc:	4413      	add	r3, r2
 80014fe:	00db      	lsls	r3, r3, #3
 8001500:	440b      	add	r3, r1
 8001502:	3305      	adds	r3, #5
 8001504:	2201      	movs	r2, #1
 8001506:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001508:	7bfb      	ldrb	r3, [r7, #15]
 800150a:	6879      	ldr	r1, [r7, #4]
 800150c:	1c5a      	adds	r2, r3, #1
 800150e:	4613      	mov	r3, r2
 8001510:	009b      	lsls	r3, r3, #2
 8001512:	4413      	add	r3, r2
 8001514:	00db      	lsls	r3, r3, #3
 8001516:	440b      	add	r3, r1
 8001518:	3304      	adds	r3, #4
 800151a:	7bfa      	ldrb	r2, [r7, #15]
 800151c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800151e:	7bfa      	ldrb	r2, [r7, #15]
 8001520:	7bfb      	ldrb	r3, [r7, #15]
 8001522:	b298      	uxth	r0, r3
 8001524:	6879      	ldr	r1, [r7, #4]
 8001526:	4613      	mov	r3, r2
 8001528:	009b      	lsls	r3, r3, #2
 800152a:	4413      	add	r3, r2
 800152c:	00db      	lsls	r3, r3, #3
 800152e:	440b      	add	r3, r1
 8001530:	333a      	adds	r3, #58	; 0x3a
 8001532:	4602      	mov	r2, r0
 8001534:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001536:	7bfb      	ldrb	r3, [r7, #15]
 8001538:	6879      	ldr	r1, [r7, #4]
 800153a:	1c5a      	adds	r2, r3, #1
 800153c:	4613      	mov	r3, r2
 800153e:	009b      	lsls	r3, r3, #2
 8001540:	4413      	add	r3, r2
 8001542:	00db      	lsls	r3, r3, #3
 8001544:	440b      	add	r3, r1
 8001546:	3307      	adds	r3, #7
 8001548:	2200      	movs	r2, #0
 800154a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800154c:	7bfa      	ldrb	r2, [r7, #15]
 800154e:	6879      	ldr	r1, [r7, #4]
 8001550:	4613      	mov	r3, r2
 8001552:	009b      	lsls	r3, r3, #2
 8001554:	4413      	add	r3, r2
 8001556:	00db      	lsls	r3, r3, #3
 8001558:	440b      	add	r3, r1
 800155a:	333c      	adds	r3, #60	; 0x3c
 800155c:	2200      	movs	r2, #0
 800155e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001560:	7bfa      	ldrb	r2, [r7, #15]
 8001562:	6879      	ldr	r1, [r7, #4]
 8001564:	4613      	mov	r3, r2
 8001566:	009b      	lsls	r3, r3, #2
 8001568:	4413      	add	r3, r2
 800156a:	00db      	lsls	r3, r3, #3
 800156c:	440b      	add	r3, r1
 800156e:	3340      	adds	r3, #64	; 0x40
 8001570:	2200      	movs	r2, #0
 8001572:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001574:	7bfa      	ldrb	r2, [r7, #15]
 8001576:	6879      	ldr	r1, [r7, #4]
 8001578:	4613      	mov	r3, r2
 800157a:	009b      	lsls	r3, r3, #2
 800157c:	4413      	add	r3, r2
 800157e:	00db      	lsls	r3, r3, #3
 8001580:	440b      	add	r3, r1
 8001582:	3344      	adds	r3, #68	; 0x44
 8001584:	2200      	movs	r2, #0
 8001586:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001588:	7bfb      	ldrb	r3, [r7, #15]
 800158a:	3301      	adds	r3, #1
 800158c:	73fb      	strb	r3, [r7, #15]
 800158e:	7bfa      	ldrb	r2, [r7, #15]
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	429a      	cmp	r2, r3
 8001596:	d3ac      	bcc.n	80014f2 <HAL_PCD_Init+0x4a>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001598:	2300      	movs	r3, #0
 800159a:	73fb      	strb	r3, [r7, #15]
 800159c:	e044      	b.n	8001628 <HAL_PCD_Init+0x180>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800159e:	7bfa      	ldrb	r2, [r7, #15]
 80015a0:	6879      	ldr	r1, [r7, #4]
 80015a2:	4613      	mov	r3, r2
 80015a4:	009b      	lsls	r3, r3, #2
 80015a6:	4413      	add	r3, r2
 80015a8:	00db      	lsls	r3, r3, #3
 80015aa:	440b      	add	r3, r1
 80015ac:	f203 136d 	addw	r3, r3, #365	; 0x16d
 80015b0:	2200      	movs	r2, #0
 80015b2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80015b4:	7bfa      	ldrb	r2, [r7, #15]
 80015b6:	6879      	ldr	r1, [r7, #4]
 80015b8:	4613      	mov	r3, r2
 80015ba:	009b      	lsls	r3, r3, #2
 80015bc:	4413      	add	r3, r2
 80015be:	00db      	lsls	r3, r3, #3
 80015c0:	440b      	add	r3, r1
 80015c2:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 80015c6:	7bfa      	ldrb	r2, [r7, #15]
 80015c8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80015ca:	7bfa      	ldrb	r2, [r7, #15]
 80015cc:	6879      	ldr	r1, [r7, #4]
 80015ce:	4613      	mov	r3, r2
 80015d0:	009b      	lsls	r3, r3, #2
 80015d2:	4413      	add	r3, r2
 80015d4:	00db      	lsls	r3, r3, #3
 80015d6:	440b      	add	r3, r1
 80015d8:	f203 136f 	addw	r3, r3, #367	; 0x16f
 80015dc:	2200      	movs	r2, #0
 80015de:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80015e0:	7bfa      	ldrb	r2, [r7, #15]
 80015e2:	6879      	ldr	r1, [r7, #4]
 80015e4:	4613      	mov	r3, r2
 80015e6:	009b      	lsls	r3, r3, #2
 80015e8:	4413      	add	r3, r2
 80015ea:	00db      	lsls	r3, r3, #3
 80015ec:	440b      	add	r3, r1
 80015ee:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 80015f2:	2200      	movs	r2, #0
 80015f4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80015f6:	7bfa      	ldrb	r2, [r7, #15]
 80015f8:	6879      	ldr	r1, [r7, #4]
 80015fa:	4613      	mov	r3, r2
 80015fc:	009b      	lsls	r3, r3, #2
 80015fe:	4413      	add	r3, r2
 8001600:	00db      	lsls	r3, r3, #3
 8001602:	440b      	add	r3, r1
 8001604:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8001608:	2200      	movs	r2, #0
 800160a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800160c:	7bfa      	ldrb	r2, [r7, #15]
 800160e:	6879      	ldr	r1, [r7, #4]
 8001610:	4613      	mov	r3, r2
 8001612:	009b      	lsls	r3, r3, #2
 8001614:	4413      	add	r3, r2
 8001616:	00db      	lsls	r3, r3, #3
 8001618:	440b      	add	r3, r1
 800161a:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 800161e:	2200      	movs	r2, #0
 8001620:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001622:	7bfb      	ldrb	r3, [r7, #15]
 8001624:	3301      	adds	r3, #1
 8001626:	73fb      	strb	r3, [r7, #15]
 8001628:	7bfa      	ldrb	r2, [r7, #15]
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	685b      	ldr	r3, [r3, #4]
 800162e:	429a      	cmp	r2, r3
 8001630:	d3b5      	bcc.n	800159e <HAL_PCD_Init+0xf6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	603b      	str	r3, [r7, #0]
 8001638:	687e      	ldr	r6, [r7, #4]
 800163a:	466d      	mov	r5, sp
 800163c:	f106 0410 	add.w	r4, r6, #16
 8001640:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001642:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001644:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001648:	e885 0003 	stmia.w	r5, {r0, r1}
 800164c:	1d33      	adds	r3, r6, #4
 800164e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001650:	6838      	ldr	r0, [r7, #0]
 8001652:	f002 fe1b 	bl	800428c <USB_DevInit>

  hpcd->USB_Address = 0U;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	2200      	movs	r2, #0
 800165a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  hpcd->State = HAL_PCD_STATE_READY;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	2201      	movs	r2, #1
 8001662:	f883 22ad 	strb.w	r2, [r3, #685]	; 0x2ad

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	69db      	ldr	r3, [r3, #28]
 800166a:	2b01      	cmp	r3, #1
 800166c:	d102      	bne.n	8001674 <HAL_PCD_Init+0x1cc>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800166e:	6878      	ldr	r0, [r7, #4]
 8001670:	f000 f805 	bl	800167e <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8001674:	2300      	movs	r3, #0
}
 8001676:	4618      	mov	r0, r3
 8001678:	3714      	adds	r7, #20
 800167a:	46bd      	mov	sp, r7
 800167c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800167e <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800167e:	b480      	push	{r7}
 8001680:	b085      	sub	sp, #20
 8001682:	af00      	add	r7, sp, #0
 8001684:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	2201      	movs	r2, #1
 8001690:	f8c3 22ec 	str.w	r2, [r3, #748]	; 0x2ec
  hpcd->LPM_State = LPM_L0;
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	2200      	movs	r2, #0
 8001698:	f883 22e4 	strb.w	r2, [r3, #740]	; 0x2e4

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 80016a2:	b29b      	uxth	r3, r3
 80016a4:	f043 0301 	orr.w	r3, r3, #1
 80016a8:	b29a      	uxth	r2, r3
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 80016b6:	b29b      	uxth	r3, r3
 80016b8:	f043 0302 	orr.w	r3, r3, #2
 80016bc:	b29a      	uxth	r2, r3
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 80016c4:	2300      	movs	r3, #0
}
 80016c6:	4618      	mov	r0, r3
 80016c8:	3714      	adds	r7, #20
 80016ca:	46bd      	mov	sp, r7
 80016cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d0:	4770      	bx	lr
	...

080016d4 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b083      	sub	sp, #12
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80016dc:	4b06      	ldr	r3, [pc, #24]	; (80016f8 <LL_EXTI_EnableIT_0_31+0x24>)
 80016de:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 80016e2:	4905      	ldr	r1, [pc, #20]	; (80016f8 <LL_EXTI_EnableIT_0_31+0x24>)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	4313      	orrs	r3, r2
 80016e8:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 80016ec:	bf00      	nop
 80016ee:	370c      	adds	r7, #12
 80016f0:	46bd      	mov	sp, r7
 80016f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f6:	4770      	bx	lr
 80016f8:	58000800 	.word	0x58000800

080016fc <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 80016fc:	b480      	push	{r7}
 80016fe:	b083      	sub	sp, #12
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8001704:	4b07      	ldr	r3, [pc, #28]	; (8001724 <LL_EXTI_DisableIT_0_31+0x28>)
 8001706:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	43db      	mvns	r3, r3
 800170e:	4905      	ldr	r1, [pc, #20]	; (8001724 <LL_EXTI_DisableIT_0_31+0x28>)
 8001710:	4013      	ands	r3, r2
 8001712:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8001716:	bf00      	nop
 8001718:	370c      	adds	r7, #12
 800171a:	46bd      	mov	sp, r7
 800171c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001720:	4770      	bx	lr
 8001722:	bf00      	nop
 8001724:	58000800 	.word	0x58000800

08001728 <LL_C2_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_C2_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8001728:	b480      	push	{r7}
 800172a:	b083      	sub	sp, #12
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->C2IMR1, ExtiLine);
 8001730:	4b07      	ldr	r3, [pc, #28]	; (8001750 <LL_C2_EXTI_DisableIT_0_31+0x28>)
 8001732:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	43db      	mvns	r3, r3
 800173a:	4905      	ldr	r1, [pc, #20]	; (8001750 <LL_C2_EXTI_DisableIT_0_31+0x28>)
 800173c:	4013      	ands	r3, r2
 800173e:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
}
 8001742:	bf00      	nop
 8001744:	370c      	adds	r7, #12
 8001746:	46bd      	mov	sp, r7
 8001748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174c:	4770      	bx	lr
 800174e:	bf00      	nop
 8001750:	58000800 	.word	0x58000800

08001754 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8001754:	b480      	push	{r7}
 8001756:	b083      	sub	sp, #12
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800175c:	4b05      	ldr	r3, [pc, #20]	; (8001774 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800175e:	681a      	ldr	r2, [r3, #0]
 8001760:	4904      	ldr	r1, [pc, #16]	; (8001774 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	4313      	orrs	r3, r2
 8001766:	600b      	str	r3, [r1, #0]

}
 8001768:	bf00      	nop
 800176a:	370c      	adds	r7, #12
 800176c:	46bd      	mov	sp, r7
 800176e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001772:	4770      	bx	lr
 8001774:	58000800 	.word	0x58000800

08001778 <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8001778:	b480      	push	{r7}
 800177a:	b083      	sub	sp, #12
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8001780:	4b06      	ldr	r3, [pc, #24]	; (800179c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8001782:	681a      	ldr	r2, [r3, #0]
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	43db      	mvns	r3, r3
 8001788:	4904      	ldr	r1, [pc, #16]	; (800179c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800178a:	4013      	ands	r3, r2
 800178c:	600b      	str	r3, [r1, #0]

}
 800178e:	bf00      	nop
 8001790:	370c      	adds	r7, #12
 8001792:	46bd      	mov	sp, r7
 8001794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001798:	4770      	bx	lr
 800179a:	bf00      	nop
 800179c:	58000800 	.word	0x58000800

080017a0 <LL_EXTI_EnableFallingTrig_0_31>:
  *         (*) value not defined in all devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b083      	sub	sp, #12
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 80017a8:	4b05      	ldr	r3, [pc, #20]	; (80017c0 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80017aa:	685a      	ldr	r2, [r3, #4]
 80017ac:	4904      	ldr	r1, [pc, #16]	; (80017c0 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	4313      	orrs	r3, r2
 80017b2:	604b      	str	r3, [r1, #4]
}
 80017b4:	bf00      	nop
 80017b6:	370c      	adds	r7, #12
 80017b8:	46bd      	mov	sp, r7
 80017ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017be:	4770      	bx	lr
 80017c0:	58000800 	.word	0x58000800

080017c4 <LL_EXTI_DisableFallingTrig_0_31>:
  *         (*) value not defined in all devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b083      	sub	sp, #12
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 80017cc:	4b06      	ldr	r3, [pc, #24]	; (80017e8 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80017ce:	685a      	ldr	r2, [r3, #4]
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	43db      	mvns	r3, r3
 80017d4:	4904      	ldr	r1, [pc, #16]	; (80017e8 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80017d6:	4013      	ands	r3, r2
 80017d8:	604b      	str	r3, [r1, #4]
}
 80017da:	bf00      	nop
 80017dc:	370c      	adds	r7, #12
 80017de:	46bd      	mov	sp, r7
 80017e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e4:	4770      	bx	lr
 80017e6:	bf00      	nop
 80017e8:	58000800 	.word	0x58000800

080017ec <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80017ec:	b480      	push	{r7}
 80017ee:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80017f0:	4b05      	ldr	r3, [pc, #20]	; (8001808 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4a04      	ldr	r2, [pc, #16]	; (8001808 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80017f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017fa:	6013      	str	r3, [r2, #0]
}
 80017fc:	bf00      	nop
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr
 8001806:	bf00      	nop
 8001808:	58000400 	.word	0x58000400

0800180c <HAL_PWR_ConfigPVD>:
  *         (and optionally, to select CPU2 only (not both CPU1 and CPU2):
  *         "__HAL_PWR_PVD_EXTI_DISABLE_IT()").
  * @retval None
  */
HAL_StatusTypeDef HAL_PWR_ConfigPVD(PWR_PVDTypeDef *sConfigPVD)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b082      	sub	sp, #8
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel));
  assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode));

  /* Set PLS bits according to PVDLevel value */
  MODIFY_REG(PWR->CR2, PWR_CR2_PLS, sConfigPVD->PVDLevel);
 8001814:	4b1d      	ldr	r3, [pc, #116]	; (800188c <HAL_PWR_ConfigPVD+0x80>)
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f023 020e 	bic.w	r2, r3, #14
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	491a      	ldr	r1, [pc, #104]	; (800188c <HAL_PWR_ConfigPVD+0x80>)
 8001822:	4313      	orrs	r3, r2
 8001824:	604b      	str	r3, [r1, #4]
  
  /* Clear any previous config. Keep it clear if no event or IT mode is selected */
  
  /* Note: On STM32WB series, power PVD event is not available on AIEC lines   */
  /*       (only interruption is available through AIEC line 16).             */
  __HAL_PWR_PVD_EXTI_DISABLE_IT();      /*CPU1*/
 8001826:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800182a:	f7ff ff67 	bl	80016fc <LL_EXTI_DisableIT_0_31>
  __HAL_PWR_PVD_EXTIC2_DISABLE_IT();    /*CPU2*/
 800182e:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8001832:	f7ff ff79 	bl	8001728 <LL_C2_EXTI_DisableIT_0_31>
    
  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
 8001836:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800183a:	f7ff ffc3 	bl	80017c4 <LL_EXTI_DisableFallingTrig_0_31>
  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); 
 800183e:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8001842:	f7ff ff99 	bl	8001778 <LL_EXTI_DisableRisingTrig_0_31>

  /* Configure interrupt mode */
  if((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800184e:	2b00      	cmp	r3, #0
 8001850:	d003      	beq.n	800185a <HAL_PWR_ConfigPVD+0x4e>
  {
    /* Set CPU1 as wakeup target */
    __HAL_PWR_PVD_EXTI_ENABLE_IT();
 8001852:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8001856:	f7ff ff3d 	bl	80016d4 <LL_EXTI_EnableIT_0_31>
  }
  
  /* Configure the edge */
  if((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	f003 0301 	and.w	r3, r3, #1
 8001862:	2b00      	cmp	r3, #0
 8001864:	d003      	beq.n	800186e <HAL_PWR_ConfigPVD+0x62>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
 8001866:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800186a:	f7ff ff73 	bl	8001754 <LL_EXTI_EnableRisingTrig_0_31>
  }
  
  if((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	f003 0302 	and.w	r3, r3, #2
 8001876:	2b00      	cmp	r3, #0
 8001878:	d003      	beq.n	8001882 <HAL_PWR_ConfigPVD+0x76>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
 800187a:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800187e:	f7ff ff8f 	bl	80017a0 <LL_EXTI_EnableFallingTrig_0_31>
  }

  return HAL_OK;
 8001882:	2300      	movs	r3, #0
}
 8001884:	4618      	mov	r0, r3
 8001886:	3708      	adds	r7, #8
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}
 800188c:	58000400 	.word	0x58000400

08001890 <HAL_PWR_EnablePVD>:
/**
  * @brief Enables the Power Voltage Detector(PVD).
  * @retval None
  */
void HAL_PWR_EnablePVD(void)
{
 8001890:	b480      	push	{r7}
 8001892:	af00      	add	r7, sp, #0
  /* Enable the power voltage detector */
  SET_BIT(PWR->CR2, PWR_CR2_PVDE);
 8001894:	4b05      	ldr	r3, [pc, #20]	; (80018ac <HAL_PWR_EnablePVD+0x1c>)
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	4a04      	ldr	r2, [pc, #16]	; (80018ac <HAL_PWR_EnablePVD+0x1c>)
 800189a:	f043 0301 	orr.w	r3, r3, #1
 800189e:	6053      	str	r3, [r2, #4]
}
 80018a0:	bf00      	nop
 80018a2:	46bd      	mov	sp, r7
 80018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a8:	4770      	bx	lr
 80018aa:	bf00      	nop
 80018ac:	58000400 	.word	0x58000400

080018b0 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80018b0:	b480      	push	{r7}
 80018b2:	af00      	add	r7, sp, #0
  return  (PWR->CR1 & PWR_CR1_VOS);
 80018b4:	4b04      	ldr	r3, [pc, #16]	; (80018c8 <HAL_PWREx_GetVoltageRange+0x18>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 80018bc:	4618      	mov	r0, r3
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr
 80018c6:	bf00      	nop
 80018c8:	58000400 	.word	0x58000400

080018cc <LL_RCC_HSE_IsEnabledDiv2>:
  * @brief  Get HSE sysclk and pll prescaler
  * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 80018d0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80018da:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80018de:	d101      	bne.n	80018e4 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 80018e0:	2301      	movs	r3, #1
 80018e2:	e000      	b.n	80018e6 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 80018e4:	2300      	movs	r3, #0
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	46bd      	mov	sp, r7
 80018ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ee:	4770      	bx	lr

080018f0 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80018f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80018fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001902:	6013      	str	r3, [r2, #0]
}
 8001904:	bf00      	nop
 8001906:	46bd      	mov	sp, r7
 8001908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190c:	4770      	bx	lr

0800190e <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
 800190e:	b480      	push	{r7}
 8001910:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8001912:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800191c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001920:	6013      	str	r3, [r2, #0]
}
 8001922:	bf00      	nop
 8001924:	46bd      	mov	sp, r7
 8001926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192a:	4770      	bx	lr

0800192c <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8001930:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800193a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800193e:	d101      	bne.n	8001944 <LL_RCC_HSE_IsReady+0x18>
 8001940:	2301      	movs	r3, #1
 8001942:	e000      	b.n	8001946 <LL_RCC_HSE_IsReady+0x1a>
 8001944:	2300      	movs	r3, #0
}
 8001946:	4618      	mov	r0, r3
 8001948:	46bd      	mov	sp, r7
 800194a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194e:	4770      	bx	lr

08001950 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8001950:	b480      	push	{r7}
 8001952:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001954:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800195e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001962:	6013      	str	r3, [r2, #0]
}
 8001964:	bf00      	nop
 8001966:	46bd      	mov	sp, r7
 8001968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196c:	4770      	bx	lr

0800196e <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
 800196e:	b480      	push	{r7}
 8001970:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8001972:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800197c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001980:	6013      	str	r3, [r2, #0]
}
 8001982:	bf00      	nop
 8001984:	46bd      	mov	sp, r7
 8001986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198a:	4770      	bx	lr

0800198c <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 800198c:	b480      	push	{r7}
 800198e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8001990:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800199a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800199e:	d101      	bne.n	80019a4 <LL_RCC_HSI_IsReady+0x18>
 80019a0:	2301      	movs	r3, #1
 80019a2:	e000      	b.n	80019a6 <LL_RCC_HSI_IsReady+0x1a>
 80019a4:	2300      	movs	r3, #0
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	46bd      	mov	sp, r7
 80019aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ae:	4770      	bx	lr

080019b0 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b083      	sub	sp, #12
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 80019b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	061b      	lsls	r3, r3, #24
 80019c6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80019ca:	4313      	orrs	r3, r2
 80019cc:	604b      	str	r3, [r1, #4]
}
 80019ce:	bf00      	nop
 80019d0:	370c      	adds	r7, #12
 80019d2:	46bd      	mov	sp, r7
 80019d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d8:	4770      	bx	lr

080019da <LL_RCC_HSI48_Enable>:
  * @brief  Enable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Enable(void)
{
 80019da:	b480      	push	{r7}
 80019dc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 80019de:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80019e6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80019ea:	f043 0301 	orr.w	r3, r3, #1
 80019ee:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 80019f2:	bf00      	nop
 80019f4:	46bd      	mov	sp, r7
 80019f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fa:	4770      	bx	lr

080019fc <LL_RCC_HSI48_Disable>:
  * @brief  Disable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Disable(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8001a00:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a04:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001a08:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001a0c:	f023 0301 	bic.w	r3, r3, #1
 8001a10:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8001a14:	bf00      	nop
 8001a16:	46bd      	mov	sp, r7
 8001a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1c:	4770      	bx	lr

08001a1e <LL_RCC_HSI48_IsReady>:
  * @brief  Check if HSI48 oscillator Ready
  * @rmtoll CRRCR          HSI48RDY      LL_RCC_HSI48_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)
{
 8001a1e:	b480      	push	{r7}
 8001a20:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8001a22:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a26:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001a2a:	f003 0302 	and.w	r3, r3, #2
 8001a2e:	2b02      	cmp	r3, #2
 8001a30:	d101      	bne.n	8001a36 <LL_RCC_HSI48_IsReady+0x18>
 8001a32:	2301      	movs	r3, #1
 8001a34:	e000      	b.n	8001a38 <LL_RCC_HSI48_IsReady+0x1a>
 8001a36:	2300      	movs	r3, #0
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a40:	4770      	bx	lr

08001a42 <LL_RCC_LSE_Enable>:
  * @brief  Enable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Enable(void)
{
 8001a42:	b480      	push	{r7}
 8001a44:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001a46:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a4e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001a52:	f043 0301 	orr.w	r3, r3, #1
 8001a56:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001a5a:	bf00      	nop
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a62:	4770      	bx	lr

08001a64 <LL_RCC_LSE_Disable>:
  * @brief  Disable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Disable(void)
{
 8001a64:	b480      	push	{r7}
 8001a66:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001a68:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a70:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001a74:	f023 0301 	bic.w	r3, r3, #1
 8001a78:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001a7c:	bf00      	nop
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a84:	4770      	bx	lr

08001a86 <LL_RCC_LSE_EnableBypass>:
  * @brief  Enable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
{
 8001a86:	b480      	push	{r7}
 8001a88:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001a8a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a92:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001a96:	f043 0304 	orr.w	r3, r3, #4
 8001a9a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001a9e:	bf00      	nop
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa6:	4770      	bx	lr

08001aa8 <LL_RCC_LSE_DisableBypass>:
  * @brief  Disable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001aac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ab0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ab4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001ab8:	f023 0304 	bic.w	r3, r3, #4
 8001abc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001ac0:	bf00      	nop
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr

08001aca <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8001aca:	b480      	push	{r7}
 8001acc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8001ace:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ad2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ad6:	f003 0302 	and.w	r3, r3, #2
 8001ada:	2b02      	cmp	r3, #2
 8001adc:	d101      	bne.n	8001ae2 <LL_RCC_LSE_IsReady+0x18>
 8001ade:	2301      	movs	r3, #1
 8001ae0:	e000      	b.n	8001ae4 <LL_RCC_LSE_IsReady+0x1a>
 8001ae2:	2300      	movs	r3, #0
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aec:	4770      	bx	lr

08001aee <LL_RCC_LSI1_Enable>:
  * @brief  Enable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Enable(void)
{
 8001aee:	b480      	push	{r7}
 8001af0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8001af2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001af6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001afa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001afe:	f043 0301 	orr.w	r3, r3, #1
 8001b02:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8001b06:	bf00      	nop
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr

08001b10 <LL_RCC_LSI1_Disable>:
  * @brief  Disable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Disable(void)
{
 8001b10:	b480      	push	{r7}
 8001b12:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8001b14:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b18:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001b1c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001b20:	f023 0301 	bic.w	r3, r3, #1
 8001b24:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8001b28:	bf00      	nop
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr

08001b32 <LL_RCC_LSI1_IsReady>:
  * @brief  Check if LSI1 is Ready
  * @rmtoll CSR          LSI1RDY        LL_RCC_LSI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void)
{
 8001b32:	b480      	push	{r7}
 8001b34:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8001b36:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001b3e:	f003 0302 	and.w	r3, r3, #2
 8001b42:	2b02      	cmp	r3, #2
 8001b44:	d101      	bne.n	8001b4a <LL_RCC_LSI1_IsReady+0x18>
 8001b46:	2301      	movs	r3, #1
 8001b48:	e000      	b.n	8001b4c <LL_RCC_LSI1_IsReady+0x1a>
 8001b4a:	2300      	movs	r3, #0
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b54:	4770      	bx	lr

08001b56 <LL_RCC_LSI2_Enable>:
  * @brief  Enable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Enable(void)
{
 8001b56:	b480      	push	{r7}
 8001b58:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8001b5a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001b62:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001b66:	f043 0304 	orr.w	r3, r3, #4
 8001b6a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8001b6e:	bf00      	nop
 8001b70:	46bd      	mov	sp, r7
 8001b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b76:	4770      	bx	lr

08001b78 <LL_RCC_LSI2_Disable>:
  * @brief  Disable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Disable(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8001b7c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b80:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001b84:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001b88:	f023 0304 	bic.w	r3, r3, #4
 8001b8c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8001b90:	bf00      	nop
 8001b92:	46bd      	mov	sp, r7
 8001b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b98:	4770      	bx	lr

08001b9a <LL_RCC_LSI2_IsReady>:
  * @brief  Check if LSI2 is Ready
  * @rmtoll CSR          LSI2RDY        LL_RCC_LSI2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI2_IsReady(void)
{
 8001b9a:	b480      	push	{r7}
 8001b9c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8001b9e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ba2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ba6:	f003 0308 	and.w	r3, r3, #8
 8001baa:	2b08      	cmp	r3, #8
 8001bac:	d101      	bne.n	8001bb2 <LL_RCC_LSI2_IsReady+0x18>
 8001bae:	2301      	movs	r3, #1
 8001bb0:	e000      	b.n	8001bb4 <LL_RCC_LSI2_IsReady+0x1a>
 8001bb2:	2300      	movs	r3, #0
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbc:	4770      	bx	lr

08001bbe <LL_RCC_LSI2_SetTrimming>:
  * @rmtoll CSR        LSI2TRIM       LL_RCC_LSI2_SetTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 15
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_SetTrimming(uint32_t Value)
{
 8001bbe:	b480      	push	{r7}
 8001bc0:	b083      	sub	sp, #12
 8001bc2:	af00      	add	r7, sp, #0
 8001bc4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8001bc6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001bca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001bce:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	021b      	lsls	r3, r3, #8
 8001bd6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001bda:	4313      	orrs	r3, r2
 8001bdc:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8001be0:	bf00      	nop
 8001be2:	370c      	adds	r7, #12
 8001be4:	46bd      	mov	sp, r7
 8001be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bea:	4770      	bx	lr

08001bec <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8001bf0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001bfa:	f043 0301 	orr.w	r3, r3, #1
 8001bfe:	6013      	str	r3, [r2, #0]
}
 8001c00:	bf00      	nop
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr

08001c0a <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 8001c0a:	b480      	push	{r7}
 8001c0c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8001c0e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001c18:	f023 0301 	bic.w	r3, r3, #1
 8001c1c:	6013      	str	r3, [r2, #0]
}
 8001c1e:	bf00      	nop
 8001c20:	46bd      	mov	sp, r7
 8001c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c26:	4770      	bx	lr

08001c28 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8001c2c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f003 0302 	and.w	r3, r3, #2
 8001c36:	2b02      	cmp	r3, #2
 8001c38:	d101      	bne.n	8001c3e <LL_RCC_MSI_IsReady+0x16>
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	e000      	b.n	8001c40 <LL_RCC_MSI_IsReady+0x18>
 8001c3e:	2300      	movs	r3, #0
}
 8001c40:	4618      	mov	r0, r3
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr

08001c4a <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 8001c4a:	b480      	push	{r7}
 8001c4c:	b083      	sub	sp, #12
 8001c4e:	af00      	add	r7, sp, #0
 8001c50:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8001c52:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c5c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	4313      	orrs	r3, r2
 8001c64:	600b      	str	r3, [r1, #0]
}
 8001c66:	bf00      	nop
 8001c68:	370c      	adds	r7, #12
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c70:	4770      	bx	lr

08001c72 <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8001c72:	b480      	push	{r7}
 8001c74:	b083      	sub	sp, #12
 8001c76:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8001c78:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001c82:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	2bb0      	cmp	r3, #176	; 0xb0
 8001c88:	d901      	bls.n	8001c8e <LL_RCC_MSI_GetRange+0x1c>
  {
    msiRange = LL_RCC_MSIRANGE_11;
 8001c8a:	23b0      	movs	r3, #176	; 0xb0
 8001c8c:	607b      	str	r3, [r7, #4]
  }
  return msiRange;
 8001c8e:	687b      	ldr	r3, [r7, #4]
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	370c      	adds	r7, #12
 8001c94:	46bd      	mov	sp, r7
 8001c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9a:	4770      	bx	lr

08001c9c <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b083      	sub	sp, #12
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8001ca4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	021b      	lsls	r3, r3, #8
 8001cb2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001cb6:	4313      	orrs	r3, r2
 8001cb8:	604b      	str	r3, [r1, #4]
}
 8001cba:	bf00      	nop
 8001cbc:	370c      	adds	r7, #12
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc4:	4770      	bx	lr

08001cc6 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8001cc6:	b480      	push	{r7}
 8001cc8:	b083      	sub	sp, #12
 8001cca:	af00      	add	r7, sp, #0
 8001ccc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001cce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001cd2:	689b      	ldr	r3, [r3, #8]
 8001cd4:	f023 0203 	bic.w	r2, r3, #3
 8001cd8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	4313      	orrs	r3, r2
 8001ce0:	608b      	str	r3, [r1, #8]
}
 8001ce2:	bf00      	nop
 8001ce4:	370c      	adds	r7, #12
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr

08001cee <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001cee:	b480      	push	{r7}
 8001cf0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001cf2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001cf6:	689b      	ldr	r3, [r3, #8]
 8001cf8:	f003 030c 	and.w	r3, r3, #12
}
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d04:	4770      	bx	lr

08001d06 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001d06:	b480      	push	{r7}
 8001d08:	b083      	sub	sp, #12
 8001d0a:	af00      	add	r7, sp, #0
 8001d0c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001d0e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d12:	689b      	ldr	r3, [r3, #8]
 8001d14:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d18:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	4313      	orrs	r3, r2
 8001d20:	608b      	str	r3, [r1, #8]
}
 8001d22:	bf00      	nop
 8001d24:	370c      	adds	r7, #12
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr

08001d2e <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001d2e:	b480      	push	{r7}
 8001d30:	b083      	sub	sp, #12
 8001d32:	af00      	add	r7, sp, #0
 8001d34:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8001d36:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d3a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001d3e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d42:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	4313      	orrs	r3, r2
 8001d4a:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8001d4e:	bf00      	nop
 8001d50:	370c      	adds	r7, #12
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr

08001d5a <LL_RCC_SetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB4Prescaler(uint32_t Prescaler)
{
 8001d5a:	b480      	push	{r7}
 8001d5c:	b083      	sub	sp, #12
 8001d5e:	af00      	add	r7, sp, #0
 8001d60:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8001d62:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d66:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001d6a:	f023 020f 	bic.w	r2, r3, #15
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	091b      	lsrs	r3, r3, #4
 8001d72:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001d76:	4313      	orrs	r3, r2
 8001d78:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8001d7c:	bf00      	nop
 8001d7e:	370c      	adds	r7, #12
 8001d80:	46bd      	mov	sp, r7
 8001d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d86:	4770      	bx	lr

08001d88 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	b083      	sub	sp, #12
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001d90:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001d9a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	4313      	orrs	r3, r2
 8001da2:	608b      	str	r3, [r1, #8]
}
 8001da4:	bf00      	nop
 8001da6:	370c      	adds	r7, #12
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr

08001db0 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b083      	sub	sp, #12
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001db8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001dbc:	689b      	ldr	r3, [r3, #8]
 8001dbe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001dc2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	608b      	str	r3, [r1, #8]
}
 8001dcc:	bf00      	nop
 8001dce:	370c      	adds	r7, #12
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd6:	4770      	bx	lr

08001dd8 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8001ddc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001de0:	689b      	ldr	r3, [r3, #8]
 8001de2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	46bd      	mov	sp, r7
 8001dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dee:	4770      	bx	lr

08001df0 <LL_C2_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_C2_RCC_GetAHBPrescaler(void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE));
 8001df4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001df8:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001dfc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	46bd      	mov	sp, r7
 8001e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e08:	4770      	bx	lr

08001e0a <LL_RCC_GetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
{
 8001e0a:	b480      	push	{r7}
 8001e0c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8001e0e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e12:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001e16:	011b      	lsls	r3, r3, #4
 8001e18:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e24:	4770      	bx	lr

08001e26 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001e26:	b480      	push	{r7}
 8001e28:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8001e2a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e2e:	689b      	ldr	r3, [r3, #8]
 8001e30:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr

08001e3e <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8001e3e:	b480      	push	{r7}
 8001e40:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8001e42:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e46:	689b      	ldr	r3, [r3, #8]
 8001e48:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr

08001e56 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8001e56:	b480      	push	{r7}
 8001e58:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001e5a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001e64:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001e68:	6013      	str	r3, [r2, #0]
}
 8001e6a:	bf00      	nop
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e72:	4770      	bx	lr

08001e74 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8001e78:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001e82:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001e86:	6013      	str	r3, [r2, #0]
}
 8001e88:	bf00      	nop
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e90:	4770      	bx	lr

08001e92 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8001e92:	b480      	push	{r7}
 8001e94:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8001e96:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ea0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001ea4:	d101      	bne.n	8001eaa <LL_RCC_PLL_IsReady+0x18>
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	e000      	b.n	8001eac <LL_RCC_PLL_IsReady+0x1a>
 8001eaa:	2300      	movs	r3, #0
}
 8001eac:	4618      	mov	r0, r3
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb4:	4770      	bx	lr

08001eb6 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8001eb6:	b480      	push	{r7}
 8001eb8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8001eba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ebe:	68db      	ldr	r3, [r3, #12]
 8001ec0:	0a1b      	lsrs	r3, r3, #8
 8001ec2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ece:	4770      	bx	lr

08001ed0 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8001ed4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ed8:	68db      	ldr	r3, [r3, #12]
 8001eda:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr

08001ee8 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8001eec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ef0:	68db      	ldr	r3, [r3, #12]
 8001ef2:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr

08001f00 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001f04:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f08:	68db      	ldr	r3, [r3, #12]
 8001f0a:	f003 0303 	and.w	r3, r3, #3
}
 8001f0e:	4618      	mov	r0, r3
 8001f10:	46bd      	mov	sp, r7
 8001f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f16:	4770      	bx	lr

08001f18 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8001f1c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f20:	689b      	ldr	r3, [r3, #8]
 8001f22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f26:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f2a:	d101      	bne.n	8001f30 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	e000      	b.n	8001f32 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8001f30:	2300      	movs	r3, #0
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	46bd      	mov	sp, r7
 8001f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3a:	4770      	bx	lr

08001f3c <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8001f40:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f44:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001f48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f4c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001f50:	d101      	bne.n	8001f56 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8001f52:	2301      	movs	r3, #1
 8001f54:	e000      	b.n	8001f58 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8001f56:	2300      	movs	r3, #0
}
 8001f58:	4618      	mov	r0, r3
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr

08001f62 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8001f62:	b480      	push	{r7}
 8001f64:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8001f66:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f6a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001f6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f76:	d101      	bne.n	8001f7c <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8001f78:	2301      	movs	r3, #1
 8001f7a:	e000      	b.n	8001f7e <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8001f7c:	2300      	movs	r3, #0
}
 8001f7e:	4618      	mov	r0, r3
 8001f80:	46bd      	mov	sp, r7
 8001f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f86:	4770      	bx	lr

08001f88 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8001f8c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f90:	689b      	ldr	r3, [r3, #8]
 8001f92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f96:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001f9a:	d101      	bne.n	8001fa0 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8001f9c:	2301      	movs	r3, #1
 8001f9e:	e000      	b.n	8001fa2 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8001fa0:	2300      	movs	r3, #0
}
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001faa:	4770      	bx	lr

08001fac <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8001fb0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001fb4:	689b      	ldr	r3, [r3, #8]
 8001fb6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001fba:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001fbe:	d101      	bne.n	8001fc4 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	e000      	b.n	8001fc6 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8001fc4:	2300      	movs	r3, #0
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fce:	4770      	bx	lr

08001fd0 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fd0:	b590      	push	{r4, r7, lr}
 8001fd2:	b08d      	sub	sp, #52	; 0x34
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d101      	bne.n	8001fe2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001fde:	2301      	movs	r3, #1
 8001fe0:	e363      	b.n	80026aa <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f003 0320 	and.w	r3, r3, #32
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	f000 808d 	beq.w	800210a <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001ff0:	f7ff fe7d 	bl	8001cee <LL_RCC_GetSysClkSource>
 8001ff4:	62f8      	str	r0, [r7, #44]	; 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001ff6:	f7ff ff83 	bl	8001f00 <LL_RCC_PLL_GetMainSource>
 8001ffa:	62b8      	str	r0, [r7, #40]	; 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8001ffc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d005      	beq.n	800200e <HAL_RCC_OscConfig+0x3e>
 8002002:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002004:	2b0c      	cmp	r3, #12
 8002006:	d147      	bne.n	8002098 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8002008:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800200a:	2b01      	cmp	r3, #1
 800200c:	d144      	bne.n	8002098 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	69db      	ldr	r3, [r3, #28]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d101      	bne.n	800201a <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8002016:	2301      	movs	r3, #1
 8002018:	e347      	b.n	80026aa <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800201e:	f7ff fe28 	bl	8001c72 <LL_RCC_MSI_GetRange>
 8002022:	4603      	mov	r3, r0
 8002024:	429c      	cmp	r4, r3
 8002026:	d914      	bls.n	8002052 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800202c:	4618      	mov	r0, r3
 800202e:	f000 fd61 	bl	8002af4 <RCC_SetFlashLatencyFromMSIRange>
 8002032:	4603      	mov	r3, r0
 8002034:	2b00      	cmp	r3, #0
 8002036:	d001      	beq.n	800203c <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 8002038:	2301      	movs	r3, #1
 800203a:	e336      	b.n	80026aa <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002040:	4618      	mov	r0, r3
 8002042:	f7ff fe02 	bl	8001c4a <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6a1b      	ldr	r3, [r3, #32]
 800204a:	4618      	mov	r0, r3
 800204c:	f7ff fe26 	bl	8001c9c <LL_RCC_MSI_SetCalibTrimming>
 8002050:	e013      	b.n	800207a <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002056:	4618      	mov	r0, r3
 8002058:	f7ff fdf7 	bl	8001c4a <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6a1b      	ldr	r3, [r3, #32]
 8002060:	4618      	mov	r0, r3
 8002062:	f7ff fe1b 	bl	8001c9c <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800206a:	4618      	mov	r0, r3
 800206c:	f000 fd42 	bl	8002af4 <RCC_SetFlashLatencyFromMSIRange>
 8002070:	4603      	mov	r3, r0
 8002072:	2b00      	cmp	r3, #0
 8002074:	d001      	beq.n	800207a <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 8002076:	2301      	movs	r3, #1
 8002078:	e317      	b.n	80026aa <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800207a:	f000 fcc9 	bl	8002a10 <HAL_RCC_GetHCLKFreq>
 800207e:	4603      	mov	r3, r0
 8002080:	4aa4      	ldr	r2, [pc, #656]	; (8002314 <HAL_RCC_OscConfig+0x344>)
 8002082:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002084:	4ba4      	ldr	r3, [pc, #656]	; (8002318 <HAL_RCC_OscConfig+0x348>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4618      	mov	r0, r3
 800208a:	f7fe fd6d 	bl	8000b68 <HAL_InitTick>
 800208e:	4603      	mov	r3, r0
 8002090:	2b00      	cmp	r3, #0
 8002092:	d039      	beq.n	8002108 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8002094:	2301      	movs	r3, #1
 8002096:	e308      	b.n	80026aa <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	69db      	ldr	r3, [r3, #28]
 800209c:	2b00      	cmp	r3, #0
 800209e:	d01e      	beq.n	80020de <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80020a0:	f7ff fda4 	bl	8001bec <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80020a4:	f7fe ff80 	bl	8000fa8 <HAL_GetTick>
 80020a8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80020aa:	e008      	b.n	80020be <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80020ac:	f7fe ff7c 	bl	8000fa8 <HAL_GetTick>
 80020b0:	4602      	mov	r2, r0
 80020b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020b4:	1ad3      	subs	r3, r2, r3
 80020b6:	2b02      	cmp	r3, #2
 80020b8:	d901      	bls.n	80020be <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80020ba:	2303      	movs	r3, #3
 80020bc:	e2f5      	b.n	80026aa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 80020be:	f7ff fdb3 	bl	8001c28 <LL_RCC_MSI_IsReady>
 80020c2:	4603      	mov	r3, r0
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d0f1      	beq.n	80020ac <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020cc:	4618      	mov	r0, r3
 80020ce:	f7ff fdbc 	bl	8001c4a <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6a1b      	ldr	r3, [r3, #32]
 80020d6:	4618      	mov	r0, r3
 80020d8:	f7ff fde0 	bl	8001c9c <LL_RCC_MSI_SetCalibTrimming>
 80020dc:	e015      	b.n	800210a <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80020de:	f7ff fd94 	bl	8001c0a <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80020e2:	f7fe ff61 	bl	8000fa8 <HAL_GetTick>
 80020e6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 80020e8:	e008      	b.n	80020fc <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80020ea:	f7fe ff5d 	bl	8000fa8 <HAL_GetTick>
 80020ee:	4602      	mov	r2, r0
 80020f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020f2:	1ad3      	subs	r3, r2, r3
 80020f4:	2b02      	cmp	r3, #2
 80020f6:	d901      	bls.n	80020fc <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80020f8:	2303      	movs	r3, #3
 80020fa:	e2d6      	b.n	80026aa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 80020fc:	f7ff fd94 	bl	8001c28 <LL_RCC_MSI_IsReady>
 8002100:	4603      	mov	r3, r0
 8002102:	2b00      	cmp	r3, #0
 8002104:	d1f1      	bne.n	80020ea <HAL_RCC_OscConfig+0x11a>
 8002106:	e000      	b.n	800210a <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8002108:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f003 0301 	and.w	r3, r3, #1
 8002112:	2b00      	cmp	r3, #0
 8002114:	d047      	beq.n	80021a6 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002116:	f7ff fdea 	bl	8001cee <LL_RCC_GetSysClkSource>
 800211a:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800211c:	f7ff fef0 	bl	8001f00 <LL_RCC_PLL_GetMainSource>
 8002120:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8002122:	6a3b      	ldr	r3, [r7, #32]
 8002124:	2b08      	cmp	r3, #8
 8002126:	d005      	beq.n	8002134 <HAL_RCC_OscConfig+0x164>
 8002128:	6a3b      	ldr	r3, [r7, #32]
 800212a:	2b0c      	cmp	r3, #12
 800212c:	d108      	bne.n	8002140 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 800212e:	69fb      	ldr	r3, [r7, #28]
 8002130:	2b03      	cmp	r3, #3
 8002132:	d105      	bne.n	8002140 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d134      	bne.n	80021a6 <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 800213c:	2301      	movs	r3, #1
 800213e:	e2b4      	b.n	80026aa <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002148:	d102      	bne.n	8002150 <HAL_RCC_OscConfig+0x180>
 800214a:	f7ff fbd1 	bl	80018f0 <LL_RCC_HSE_Enable>
 800214e:	e001      	b.n	8002154 <HAL_RCC_OscConfig+0x184>
 8002150:	f7ff fbdd 	bl	800190e <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d012      	beq.n	8002182 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800215c:	f7fe ff24 	bl	8000fa8 <HAL_GetTick>
 8002160:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8002162:	e008      	b.n	8002176 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002164:	f7fe ff20 	bl	8000fa8 <HAL_GetTick>
 8002168:	4602      	mov	r2, r0
 800216a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800216c:	1ad3      	subs	r3, r2, r3
 800216e:	2b64      	cmp	r3, #100	; 0x64
 8002170:	d901      	bls.n	8002176 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8002172:	2303      	movs	r3, #3
 8002174:	e299      	b.n	80026aa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 8002176:	f7ff fbd9 	bl	800192c <LL_RCC_HSE_IsReady>
 800217a:	4603      	mov	r3, r0
 800217c:	2b00      	cmp	r3, #0
 800217e:	d0f1      	beq.n	8002164 <HAL_RCC_OscConfig+0x194>
 8002180:	e011      	b.n	80021a6 <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002182:	f7fe ff11 	bl	8000fa8 <HAL_GetTick>
 8002186:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8002188:	e008      	b.n	800219c <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800218a:	f7fe ff0d 	bl	8000fa8 <HAL_GetTick>
 800218e:	4602      	mov	r2, r0
 8002190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002192:	1ad3      	subs	r3, r2, r3
 8002194:	2b64      	cmp	r3, #100	; 0x64
 8002196:	d901      	bls.n	800219c <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8002198:	2303      	movs	r3, #3
 800219a:	e286      	b.n	80026aa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 800219c:	f7ff fbc6 	bl	800192c <LL_RCC_HSE_IsReady>
 80021a0:	4603      	mov	r3, r0
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d1f1      	bne.n	800218a <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f003 0302 	and.w	r3, r3, #2
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d04c      	beq.n	800224c <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80021b2:	f7ff fd9c 	bl	8001cee <LL_RCC_GetSysClkSource>
 80021b6:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80021b8:	f7ff fea2 	bl	8001f00 <LL_RCC_PLL_GetMainSource>
 80021bc:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80021be:	69bb      	ldr	r3, [r7, #24]
 80021c0:	2b04      	cmp	r3, #4
 80021c2:	d005      	beq.n	80021d0 <HAL_RCC_OscConfig+0x200>
 80021c4:	69bb      	ldr	r3, [r7, #24]
 80021c6:	2b0c      	cmp	r3, #12
 80021c8:	d10e      	bne.n	80021e8 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 80021ca:	697b      	ldr	r3, [r7, #20]
 80021cc:	2b02      	cmp	r3, #2
 80021ce:	d10b      	bne.n	80021e8 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	68db      	ldr	r3, [r3, #12]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d101      	bne.n	80021dc <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 80021d8:	2301      	movs	r3, #1
 80021da:	e266      	b.n	80026aa <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	691b      	ldr	r3, [r3, #16]
 80021e0:	4618      	mov	r0, r3
 80021e2:	f7ff fbe5 	bl	80019b0 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80021e6:	e031      	b.n	800224c <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	68db      	ldr	r3, [r3, #12]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d019      	beq.n	8002224 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80021f0:	f7ff fbae 	bl	8001950 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021f4:	f7fe fed8 	bl	8000fa8 <HAL_GetTick>
 80021f8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 80021fa:	e008      	b.n	800220e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021fc:	f7fe fed4 	bl	8000fa8 <HAL_GetTick>
 8002200:	4602      	mov	r2, r0
 8002202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002204:	1ad3      	subs	r3, r2, r3
 8002206:	2b02      	cmp	r3, #2
 8002208:	d901      	bls.n	800220e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800220a:	2303      	movs	r3, #3
 800220c:	e24d      	b.n	80026aa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 800220e:	f7ff fbbd 	bl	800198c <LL_RCC_HSI_IsReady>
 8002212:	4603      	mov	r3, r0
 8002214:	2b00      	cmp	r3, #0
 8002216:	d0f1      	beq.n	80021fc <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	691b      	ldr	r3, [r3, #16]
 800221c:	4618      	mov	r0, r3
 800221e:	f7ff fbc7 	bl	80019b0 <LL_RCC_HSI_SetCalibTrimming>
 8002222:	e013      	b.n	800224c <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002224:	f7ff fba3 	bl	800196e <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002228:	f7fe febe 	bl	8000fa8 <HAL_GetTick>
 800222c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 800222e:	e008      	b.n	8002242 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002230:	f7fe feba 	bl	8000fa8 <HAL_GetTick>
 8002234:	4602      	mov	r2, r0
 8002236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002238:	1ad3      	subs	r3, r2, r3
 800223a:	2b02      	cmp	r3, #2
 800223c:	d901      	bls.n	8002242 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 800223e:	2303      	movs	r3, #3
 8002240:	e233      	b.n	80026aa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 8002242:	f7ff fba3 	bl	800198c <LL_RCC_HSI_IsReady>
 8002246:	4603      	mov	r3, r0
 8002248:	2b00      	cmp	r3, #0
 800224a:	d1f1      	bne.n	8002230 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f003 0308 	and.w	r3, r3, #8
 8002254:	2b00      	cmp	r3, #0
 8002256:	d106      	bne.n	8002266 <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8002260:	2b00      	cmp	r3, #0
 8002262:	f000 80a3 	beq.w	80023ac <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	695b      	ldr	r3, [r3, #20]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d076      	beq.n	800235c <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f003 0310 	and.w	r3, r3, #16
 8002276:	2b00      	cmp	r3, #0
 8002278:	d046      	beq.n	8002308 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 800227a:	f7ff fc5a 	bl	8001b32 <LL_RCC_LSI1_IsReady>
 800227e:	4603      	mov	r3, r0
 8002280:	2b00      	cmp	r3, #0
 8002282:	d113      	bne.n	80022ac <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8002284:	f7ff fc33 	bl	8001aee <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002288:	f7fe fe8e 	bl	8000fa8 <HAL_GetTick>
 800228c:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 800228e:	e008      	b.n	80022a2 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002290:	f7fe fe8a 	bl	8000fa8 <HAL_GetTick>
 8002294:	4602      	mov	r2, r0
 8002296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002298:	1ad3      	subs	r3, r2, r3
 800229a:	2b02      	cmp	r3, #2
 800229c:	d901      	bls.n	80022a2 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 800229e:	2303      	movs	r3, #3
 80022a0:	e203      	b.n	80026aa <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 80022a2:	f7ff fc46 	bl	8001b32 <LL_RCC_LSI1_IsReady>
 80022a6:	4603      	mov	r3, r0
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d0f1      	beq.n	8002290 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 80022ac:	f7ff fc53 	bl	8001b56 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022b0:	f7fe fe7a 	bl	8000fa8 <HAL_GetTick>
 80022b4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 80022b6:	e008      	b.n	80022ca <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80022b8:	f7fe fe76 	bl	8000fa8 <HAL_GetTick>
 80022bc:	4602      	mov	r2, r0
 80022be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022c0:	1ad3      	subs	r3, r2, r3
 80022c2:	2b03      	cmp	r3, #3
 80022c4:	d901      	bls.n	80022ca <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 80022c6:	2303      	movs	r3, #3
 80022c8:	e1ef      	b.n	80026aa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 80022ca:	f7ff fc66 	bl	8001b9a <LL_RCC_LSI2_IsReady>
 80022ce:	4603      	mov	r3, r0
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d0f1      	beq.n	80022b8 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	699b      	ldr	r3, [r3, #24]
 80022d8:	4618      	mov	r0, r3
 80022da:	f7ff fc70 	bl	8001bbe <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 80022de:	f7ff fc17 	bl	8001b10 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022e2:	f7fe fe61 	bl	8000fa8 <HAL_GetTick>
 80022e6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 80022e8:	e008      	b.n	80022fc <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80022ea:	f7fe fe5d 	bl	8000fa8 <HAL_GetTick>
 80022ee:	4602      	mov	r2, r0
 80022f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022f2:	1ad3      	subs	r3, r2, r3
 80022f4:	2b02      	cmp	r3, #2
 80022f6:	d901      	bls.n	80022fc <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 80022f8:	2303      	movs	r3, #3
 80022fa:	e1d6      	b.n	80026aa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 80022fc:	f7ff fc19 	bl	8001b32 <LL_RCC_LSI1_IsReady>
 8002300:	4603      	mov	r3, r0
 8002302:	2b00      	cmp	r3, #0
 8002304:	d1f1      	bne.n	80022ea <HAL_RCC_OscConfig+0x31a>
 8002306:	e051      	b.n	80023ac <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8002308:	f7ff fbf1 	bl	8001aee <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800230c:	f7fe fe4c 	bl	8000fa8 <HAL_GetTick>
 8002310:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8002312:	e00c      	b.n	800232e <HAL_RCC_OscConfig+0x35e>
 8002314:	20000004 	.word	0x20000004
 8002318:	20000008 	.word	0x20000008
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800231c:	f7fe fe44 	bl	8000fa8 <HAL_GetTick>
 8002320:	4602      	mov	r2, r0
 8002322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002324:	1ad3      	subs	r3, r2, r3
 8002326:	2b02      	cmp	r3, #2
 8002328:	d901      	bls.n	800232e <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 800232a:	2303      	movs	r3, #3
 800232c:	e1bd      	b.n	80026aa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 800232e:	f7ff fc00 	bl	8001b32 <LL_RCC_LSI1_IsReady>
 8002332:	4603      	mov	r3, r0
 8002334:	2b00      	cmp	r3, #0
 8002336:	d0f1      	beq.n	800231c <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 8002338:	f7ff fc1e 	bl	8001b78 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 800233c:	e008      	b.n	8002350 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800233e:	f7fe fe33 	bl	8000fa8 <HAL_GetTick>
 8002342:	4602      	mov	r2, r0
 8002344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002346:	1ad3      	subs	r3, r2, r3
 8002348:	2b03      	cmp	r3, #3
 800234a:	d901      	bls.n	8002350 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 800234c:	2303      	movs	r3, #3
 800234e:	e1ac      	b.n	80026aa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8002350:	f7ff fc23 	bl	8001b9a <LL_RCC_LSI2_IsReady>
 8002354:	4603      	mov	r3, r0
 8002356:	2b00      	cmp	r3, #0
 8002358:	d1f1      	bne.n	800233e <HAL_RCC_OscConfig+0x36e>
 800235a:	e027      	b.n	80023ac <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 800235c:	f7ff fc0c 	bl	8001b78 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002360:	f7fe fe22 	bl	8000fa8 <HAL_GetTick>
 8002364:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 8002366:	e008      	b.n	800237a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8002368:	f7fe fe1e 	bl	8000fa8 <HAL_GetTick>
 800236c:	4602      	mov	r2, r0
 800236e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002370:	1ad3      	subs	r3, r2, r3
 8002372:	2b03      	cmp	r3, #3
 8002374:	d901      	bls.n	800237a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002376:	2303      	movs	r3, #3
 8002378:	e197      	b.n	80026aa <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 800237a:	f7ff fc0e 	bl	8001b9a <LL_RCC_LSI2_IsReady>
 800237e:	4603      	mov	r3, r0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d1f1      	bne.n	8002368 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8002384:	f7ff fbc4 	bl	8001b10 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002388:	f7fe fe0e 	bl	8000fa8 <HAL_GetTick>
 800238c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 800238e:	e008      	b.n	80023a2 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002390:	f7fe fe0a 	bl	8000fa8 <HAL_GetTick>
 8002394:	4602      	mov	r2, r0
 8002396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002398:	1ad3      	subs	r3, r2, r3
 800239a:	2b02      	cmp	r3, #2
 800239c:	d901      	bls.n	80023a2 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 800239e:	2303      	movs	r3, #3
 80023a0:	e183      	b.n	80026aa <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 80023a2:	f7ff fbc6 	bl	8001b32 <LL_RCC_LSI1_IsReady>
 80023a6:	4603      	mov	r3, r0
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d1f1      	bne.n	8002390 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f003 0304 	and.w	r3, r3, #4
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d05b      	beq.n	8002470 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80023b8:	4ba7      	ldr	r3, [pc, #668]	; (8002658 <HAL_RCC_OscConfig+0x688>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d114      	bne.n	80023ee <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80023c4:	f7ff fa12 	bl	80017ec <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023c8:	f7fe fdee 	bl	8000fa8 <HAL_GetTick>
 80023cc:	6278      	str	r0, [r7, #36]	; 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80023ce:	e008      	b.n	80023e2 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023d0:	f7fe fdea 	bl	8000fa8 <HAL_GetTick>
 80023d4:	4602      	mov	r2, r0
 80023d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023d8:	1ad3      	subs	r3, r2, r3
 80023da:	2b02      	cmp	r3, #2
 80023dc:	d901      	bls.n	80023e2 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 80023de:	2303      	movs	r3, #3
 80023e0:	e163      	b.n	80026aa <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80023e2:	4b9d      	ldr	r3, [pc, #628]	; (8002658 <HAL_RCC_OscConfig+0x688>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d0f0      	beq.n	80023d0 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	689b      	ldr	r3, [r3, #8]
 80023f2:	2b01      	cmp	r3, #1
 80023f4:	d102      	bne.n	80023fc <HAL_RCC_OscConfig+0x42c>
 80023f6:	f7ff fb24 	bl	8001a42 <LL_RCC_LSE_Enable>
 80023fa:	e00c      	b.n	8002416 <HAL_RCC_OscConfig+0x446>
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	689b      	ldr	r3, [r3, #8]
 8002400:	2b05      	cmp	r3, #5
 8002402:	d104      	bne.n	800240e <HAL_RCC_OscConfig+0x43e>
 8002404:	f7ff fb3f 	bl	8001a86 <LL_RCC_LSE_EnableBypass>
 8002408:	f7ff fb1b 	bl	8001a42 <LL_RCC_LSE_Enable>
 800240c:	e003      	b.n	8002416 <HAL_RCC_OscConfig+0x446>
 800240e:	f7ff fb29 	bl	8001a64 <LL_RCC_LSE_Disable>
 8002412:	f7ff fb49 	bl	8001aa8 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	689b      	ldr	r3, [r3, #8]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d014      	beq.n	8002448 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800241e:	f7fe fdc3 	bl	8000fa8 <HAL_GetTick>
 8002422:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8002424:	e00a      	b.n	800243c <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002426:	f7fe fdbf 	bl	8000fa8 <HAL_GetTick>
 800242a:	4602      	mov	r2, r0
 800242c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800242e:	1ad3      	subs	r3, r2, r3
 8002430:	f241 3288 	movw	r2, #5000	; 0x1388
 8002434:	4293      	cmp	r3, r2
 8002436:	d901      	bls.n	800243c <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 8002438:	2303      	movs	r3, #3
 800243a:	e136      	b.n	80026aa <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 800243c:	f7ff fb45 	bl	8001aca <LL_RCC_LSE_IsReady>
 8002440:	4603      	mov	r3, r0
 8002442:	2b00      	cmp	r3, #0
 8002444:	d0ef      	beq.n	8002426 <HAL_RCC_OscConfig+0x456>
 8002446:	e013      	b.n	8002470 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002448:	f7fe fdae 	bl	8000fa8 <HAL_GetTick>
 800244c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 800244e:	e00a      	b.n	8002466 <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002450:	f7fe fdaa 	bl	8000fa8 <HAL_GetTick>
 8002454:	4602      	mov	r2, r0
 8002456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002458:	1ad3      	subs	r3, r2, r3
 800245a:	f241 3288 	movw	r2, #5000	; 0x1388
 800245e:	4293      	cmp	r3, r2
 8002460:	d901      	bls.n	8002466 <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 8002462:	2303      	movs	r3, #3
 8002464:	e121      	b.n	80026aa <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 8002466:	f7ff fb30 	bl	8001aca <LL_RCC_LSE_IsReady>
 800246a:	4603      	mov	r3, r0
 800246c:	2b00      	cmp	r3, #0
 800246e:	d1ef      	bne.n	8002450 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002478:	2b00      	cmp	r3, #0
 800247a:	d02c      	beq.n	80024d6 <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002480:	2b00      	cmp	r3, #0
 8002482:	d014      	beq.n	80024ae <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002484:	f7ff faa9 	bl	80019da <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002488:	f7fe fd8e 	bl	8000fa8 <HAL_GetTick>
 800248c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 800248e:	e008      	b.n	80024a2 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002490:	f7fe fd8a 	bl	8000fa8 <HAL_GetTick>
 8002494:	4602      	mov	r2, r0
 8002496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002498:	1ad3      	subs	r3, r2, r3
 800249a:	2b02      	cmp	r3, #2
 800249c:	d901      	bls.n	80024a2 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 800249e:	2303      	movs	r3, #3
 80024a0:	e103      	b.n	80026aa <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 80024a2:	f7ff fabc 	bl	8001a1e <LL_RCC_HSI48_IsReady>
 80024a6:	4603      	mov	r3, r0
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d0f1      	beq.n	8002490 <HAL_RCC_OscConfig+0x4c0>
 80024ac:	e013      	b.n	80024d6 <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80024ae:	f7ff faa5 	bl	80019fc <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024b2:	f7fe fd79 	bl	8000fa8 <HAL_GetTick>
 80024b6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 80024b8:	e008      	b.n	80024cc <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80024ba:	f7fe fd75 	bl	8000fa8 <HAL_GetTick>
 80024be:	4602      	mov	r2, r0
 80024c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024c2:	1ad3      	subs	r3, r2, r3
 80024c4:	2b02      	cmp	r3, #2
 80024c6:	d901      	bls.n	80024cc <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 80024c8:	2303      	movs	r3, #3
 80024ca:	e0ee      	b.n	80026aa <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 80024cc:	f7ff faa7 	bl	8001a1e <LL_RCC_HSI48_IsReady>
 80024d0:	4603      	mov	r3, r0
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d1f1      	bne.n	80024ba <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024da:	2b00      	cmp	r3, #0
 80024dc:	f000 80e4 	beq.w	80026a8 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80024e0:	f7ff fc05 	bl	8001cee <LL_RCC_GetSysClkSource>
 80024e4:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 80024e6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80024ea:	68db      	ldr	r3, [r3, #12]
 80024ec:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024f2:	2b02      	cmp	r3, #2
 80024f4:	f040 80b4 	bne.w	8002660 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	f003 0203 	and.w	r2, r3, #3
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002502:	429a      	cmp	r2, r3
 8002504:	d123      	bne.n	800254e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002510:	429a      	cmp	r2, r3
 8002512:	d11c      	bne.n	800254e <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	0a1b      	lsrs	r3, r3, #8
 8002518:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002520:	429a      	cmp	r2, r3
 8002522:	d114      	bne.n	800254e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800252e:	429a      	cmp	r2, r3
 8002530:	d10d      	bne.n	800254e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800253c:	429a      	cmp	r2, r3
 800253e:	d106      	bne.n	800254e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6c5b      	ldr	r3, [r3, #68]	; 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800254a:	429a      	cmp	r2, r3
 800254c:	d05d      	beq.n	800260a <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800254e:	693b      	ldr	r3, [r7, #16]
 8002550:	2b0c      	cmp	r3, #12
 8002552:	d058      	beq.n	8002606 <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002554:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800255e:	2b00      	cmp	r3, #0
 8002560:	d001      	beq.n	8002566 <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 8002562:	2301      	movs	r3, #1
 8002564:	e0a1      	b.n	80026aa <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002566:	f7ff fc85 	bl	8001e74 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800256a:	f7fe fd1d 	bl	8000fa8 <HAL_GetTick>
 800256e:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002570:	e008      	b.n	8002584 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002572:	f7fe fd19 	bl	8000fa8 <HAL_GetTick>
 8002576:	4602      	mov	r2, r0
 8002578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800257a:	1ad3      	subs	r3, r2, r3
 800257c:	2b02      	cmp	r3, #2
 800257e:	d901      	bls.n	8002584 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 8002580:	2303      	movs	r3, #3
 8002582:	e092      	b.n	80026aa <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002584:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800258e:	2b00      	cmp	r3, #0
 8002590:	d1ef      	bne.n	8002572 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002592:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002596:	68da      	ldr	r2, [r3, #12]
 8002598:	4b30      	ldr	r3, [pc, #192]	; (800265c <HAL_RCC_OscConfig+0x68c>)
 800259a:	4013      	ands	r3, r2
 800259c:	687a      	ldr	r2, [r7, #4]
 800259e:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80025a0:	687a      	ldr	r2, [r7, #4]
 80025a2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80025a4:	4311      	orrs	r1, r2
 80025a6:	687a      	ldr	r2, [r7, #4]
 80025a8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80025aa:	0212      	lsls	r2, r2, #8
 80025ac:	4311      	orrs	r1, r2
 80025ae:	687a      	ldr	r2, [r7, #4]
 80025b0:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80025b2:	4311      	orrs	r1, r2
 80025b4:	687a      	ldr	r2, [r7, #4]
 80025b6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80025b8:	4311      	orrs	r1, r2
 80025ba:	687a      	ldr	r2, [r7, #4]
 80025bc:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80025be:	430a      	orrs	r2, r1
 80025c0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80025c4:	4313      	orrs	r3, r2
 80025c6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80025c8:	f7ff fc45 	bl	8001e56 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80025cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80025d0:	68db      	ldr	r3, [r3, #12]
 80025d2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80025d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025da:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80025dc:	f7fe fce4 	bl	8000fa8 <HAL_GetTick>
 80025e0:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025e2:	e008      	b.n	80025f6 <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025e4:	f7fe fce0 	bl	8000fa8 <HAL_GetTick>
 80025e8:	4602      	mov	r2, r0
 80025ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ec:	1ad3      	subs	r3, r2, r3
 80025ee:	2b02      	cmp	r3, #2
 80025f0:	d901      	bls.n	80025f6 <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 80025f2:	2303      	movs	r3, #3
 80025f4:	e059      	b.n	80026aa <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002600:	2b00      	cmp	r3, #0
 8002602:	d0ef      	beq.n	80025e4 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002604:	e050      	b.n	80026a8 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002606:	2301      	movs	r3, #1
 8002608:	e04f      	b.n	80026aa <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800260a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002614:	2b00      	cmp	r3, #0
 8002616:	d147      	bne.n	80026a8 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002618:	f7ff fc1d 	bl	8001e56 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800261c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002620:	68db      	ldr	r3, [r3, #12]
 8002622:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002626:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800262a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800262c:	f7fe fcbc 	bl	8000fa8 <HAL_GetTick>
 8002630:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002632:	e008      	b.n	8002646 <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002634:	f7fe fcb8 	bl	8000fa8 <HAL_GetTick>
 8002638:	4602      	mov	r2, r0
 800263a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800263c:	1ad3      	subs	r3, r2, r3
 800263e:	2b02      	cmp	r3, #2
 8002640:	d901      	bls.n	8002646 <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 8002642:	2303      	movs	r3, #3
 8002644:	e031      	b.n	80026aa <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002646:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002650:	2b00      	cmp	r3, #0
 8002652:	d0ef      	beq.n	8002634 <HAL_RCC_OscConfig+0x664>
 8002654:	e028      	b.n	80026a8 <HAL_RCC_OscConfig+0x6d8>
 8002656:	bf00      	nop
 8002658:	58000400 	.word	0x58000400
 800265c:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002660:	693b      	ldr	r3, [r7, #16]
 8002662:	2b0c      	cmp	r3, #12
 8002664:	d01e      	beq.n	80026a4 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002666:	f7ff fc05 	bl	8001e74 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800266a:	f7fe fc9d 	bl	8000fa8 <HAL_GetTick>
 800266e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002670:	e008      	b.n	8002684 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002672:	f7fe fc99 	bl	8000fa8 <HAL_GetTick>
 8002676:	4602      	mov	r2, r0
 8002678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800267a:	1ad3      	subs	r3, r2, r3
 800267c:	2b02      	cmp	r3, #2
 800267e:	d901      	bls.n	8002684 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 8002680:	2303      	movs	r3, #3
 8002682:	e012      	b.n	80026aa <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002684:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800268e:	2b00      	cmp	r3, #0
 8002690:	d1ef      	bne.n	8002672 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8002692:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002696:	68da      	ldr	r2, [r3, #12]
 8002698:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800269c:	4b05      	ldr	r3, [pc, #20]	; (80026b4 <HAL_RCC_OscConfig+0x6e4>)
 800269e:	4013      	ands	r3, r2
 80026a0:	60cb      	str	r3, [r1, #12]
 80026a2:	e001      	b.n	80026a8 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80026a4:	2301      	movs	r3, #1
 80026a6:	e000      	b.n	80026aa <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 80026a8:	2300      	movs	r3, #0
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	3734      	adds	r7, #52	; 0x34
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd90      	pop	{r4, r7, pc}
 80026b2:	bf00      	nop
 80026b4:	eefefffc 	.word	0xeefefffc

080026b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b084      	sub	sp, #16
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
 80026c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d101      	bne.n	80026cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80026c8:	2301      	movs	r3, #1
 80026ca:	e12d      	b.n	8002928 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80026cc:	4b98      	ldr	r3, [pc, #608]	; (8002930 <HAL_RCC_ClockConfig+0x278>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f003 0307 	and.w	r3, r3, #7
 80026d4:	683a      	ldr	r2, [r7, #0]
 80026d6:	429a      	cmp	r2, r3
 80026d8:	d91b      	bls.n	8002712 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026da:	4b95      	ldr	r3, [pc, #596]	; (8002930 <HAL_RCC_ClockConfig+0x278>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f023 0207 	bic.w	r2, r3, #7
 80026e2:	4993      	ldr	r1, [pc, #588]	; (8002930 <HAL_RCC_ClockConfig+0x278>)
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	4313      	orrs	r3, r2
 80026e8:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80026ea:	f7fe fc5d 	bl	8000fa8 <HAL_GetTick>
 80026ee:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026f0:	e008      	b.n	8002704 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80026f2:	f7fe fc59 	bl	8000fa8 <HAL_GetTick>
 80026f6:	4602      	mov	r2, r0
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	1ad3      	subs	r3, r2, r3
 80026fc:	2b02      	cmp	r3, #2
 80026fe:	d901      	bls.n	8002704 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8002700:	2303      	movs	r3, #3
 8002702:	e111      	b.n	8002928 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002704:	4b8a      	ldr	r3, [pc, #552]	; (8002930 <HAL_RCC_ClockConfig+0x278>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f003 0307 	and.w	r3, r3, #7
 800270c:	683a      	ldr	r2, [r7, #0]
 800270e:	429a      	cmp	r2, r3
 8002710:	d1ef      	bne.n	80026f2 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f003 0302 	and.w	r3, r3, #2
 800271a:	2b00      	cmp	r3, #0
 800271c:	d016      	beq.n	800274c <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	689b      	ldr	r3, [r3, #8]
 8002722:	4618      	mov	r0, r3
 8002724:	f7ff faef 	bl	8001d06 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002728:	f7fe fc3e 	bl	8000fa8 <HAL_GetTick>
 800272c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800272e:	e008      	b.n	8002742 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002730:	f7fe fc3a 	bl	8000fa8 <HAL_GetTick>
 8002734:	4602      	mov	r2, r0
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	1ad3      	subs	r3, r2, r3
 800273a:	2b02      	cmp	r3, #2
 800273c:	d901      	bls.n	8002742 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 800273e:	2303      	movs	r3, #3
 8002740:	e0f2      	b.n	8002928 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8002742:	f7ff fbe9 	bl	8001f18 <LL_RCC_IsActiveFlag_HPRE>
 8002746:	4603      	mov	r3, r0
 8002748:	2b00      	cmp	r3, #0
 800274a:	d0f1      	beq.n	8002730 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f003 0320 	and.w	r3, r3, #32
 8002754:	2b00      	cmp	r3, #0
 8002756:	d016      	beq.n	8002786 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	695b      	ldr	r3, [r3, #20]
 800275c:	4618      	mov	r0, r3
 800275e:	f7ff fae6 	bl	8001d2e <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002762:	f7fe fc21 	bl	8000fa8 <HAL_GetTick>
 8002766:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8002768:	e008      	b.n	800277c <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800276a:	f7fe fc1d 	bl	8000fa8 <HAL_GetTick>
 800276e:	4602      	mov	r2, r0
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	1ad3      	subs	r3, r2, r3
 8002774:	2b02      	cmp	r3, #2
 8002776:	d901      	bls.n	800277c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8002778:	2303      	movs	r3, #3
 800277a:	e0d5      	b.n	8002928 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800277c:	f7ff fbde 	bl	8001f3c <LL_RCC_IsActiveFlag_C2HPRE>
 8002780:	4603      	mov	r3, r0
 8002782:	2b00      	cmp	r3, #0
 8002784:	d0f1      	beq.n	800276a <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800278e:	2b00      	cmp	r3, #0
 8002790:	d016      	beq.n	80027c0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	699b      	ldr	r3, [r3, #24]
 8002796:	4618      	mov	r0, r3
 8002798:	f7ff fadf 	bl	8001d5a <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800279c:	f7fe fc04 	bl	8000fa8 <HAL_GetTick>
 80027a0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80027a2:	e008      	b.n	80027b6 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80027a4:	f7fe fc00 	bl	8000fa8 <HAL_GetTick>
 80027a8:	4602      	mov	r2, r0
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	1ad3      	subs	r3, r2, r3
 80027ae:	2b02      	cmp	r3, #2
 80027b0:	d901      	bls.n	80027b6 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 80027b2:	2303      	movs	r3, #3
 80027b4:	e0b8      	b.n	8002928 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80027b6:	f7ff fbd4 	bl	8001f62 <LL_RCC_IsActiveFlag_SHDHPRE>
 80027ba:	4603      	mov	r3, r0
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d0f1      	beq.n	80027a4 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f003 0304 	and.w	r3, r3, #4
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d016      	beq.n	80027fa <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	68db      	ldr	r3, [r3, #12]
 80027d0:	4618      	mov	r0, r3
 80027d2:	f7ff fad9 	bl	8001d88 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80027d6:	f7fe fbe7 	bl	8000fa8 <HAL_GetTick>
 80027da:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80027dc:	e008      	b.n	80027f0 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80027de:	f7fe fbe3 	bl	8000fa8 <HAL_GetTick>
 80027e2:	4602      	mov	r2, r0
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	1ad3      	subs	r3, r2, r3
 80027e8:	2b02      	cmp	r3, #2
 80027ea:	d901      	bls.n	80027f0 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 80027ec:	2303      	movs	r3, #3
 80027ee:	e09b      	b.n	8002928 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80027f0:	f7ff fbca 	bl	8001f88 <LL_RCC_IsActiveFlag_PPRE1>
 80027f4:	4603      	mov	r3, r0
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d0f1      	beq.n	80027de <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f003 0308 	and.w	r3, r3, #8
 8002802:	2b00      	cmp	r3, #0
 8002804:	d017      	beq.n	8002836 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	691b      	ldr	r3, [r3, #16]
 800280a:	00db      	lsls	r3, r3, #3
 800280c:	4618      	mov	r0, r3
 800280e:	f7ff facf 	bl	8001db0 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002812:	f7fe fbc9 	bl	8000fa8 <HAL_GetTick>
 8002816:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8002818:	e008      	b.n	800282c <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800281a:	f7fe fbc5 	bl	8000fa8 <HAL_GetTick>
 800281e:	4602      	mov	r2, r0
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	1ad3      	subs	r3, r2, r3
 8002824:	2b02      	cmp	r3, #2
 8002826:	d901      	bls.n	800282c <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8002828:	2303      	movs	r3, #3
 800282a:	e07d      	b.n	8002928 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800282c:	f7ff fbbe 	bl	8001fac <LL_RCC_IsActiveFlag_PPRE2>
 8002830:	4603      	mov	r3, r0
 8002832:	2b00      	cmp	r3, #0
 8002834:	d0f1      	beq.n	800281a <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f003 0301 	and.w	r3, r3, #1
 800283e:	2b00      	cmp	r3, #0
 8002840:	d043      	beq.n	80028ca <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	2b02      	cmp	r3, #2
 8002848:	d106      	bne.n	8002858 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800284a:	f7ff f86f 	bl	800192c <LL_RCC_HSE_IsReady>
 800284e:	4603      	mov	r3, r0
 8002850:	2b00      	cmp	r3, #0
 8002852:	d11e      	bne.n	8002892 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002854:	2301      	movs	r3, #1
 8002856:	e067      	b.n	8002928 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	2b03      	cmp	r3, #3
 800285e:	d106      	bne.n	800286e <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8002860:	f7ff fb17 	bl	8001e92 <LL_RCC_PLL_IsReady>
 8002864:	4603      	mov	r3, r0
 8002866:	2b00      	cmp	r3, #0
 8002868:	d113      	bne.n	8002892 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800286a:	2301      	movs	r3, #1
 800286c:	e05c      	b.n	8002928 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d106      	bne.n	8002884 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8002876:	f7ff f9d7 	bl	8001c28 <LL_RCC_MSI_IsReady>
 800287a:	4603      	mov	r3, r0
 800287c:	2b00      	cmp	r3, #0
 800287e:	d108      	bne.n	8002892 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002880:	2301      	movs	r3, #1
 8002882:	e051      	b.n	8002928 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8002884:	f7ff f882 	bl	800198c <LL_RCC_HSI_IsReady>
 8002888:	4603      	mov	r3, r0
 800288a:	2b00      	cmp	r3, #0
 800288c:	d101      	bne.n	8002892 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800288e:	2301      	movs	r3, #1
 8002890:	e04a      	b.n	8002928 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	4618      	mov	r0, r3
 8002898:	f7ff fa15 	bl	8001cc6 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800289c:	f7fe fb84 	bl	8000fa8 <HAL_GetTick>
 80028a0:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028a2:	e00a      	b.n	80028ba <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028a4:	f7fe fb80 	bl	8000fa8 <HAL_GetTick>
 80028a8:	4602      	mov	r2, r0
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	1ad3      	subs	r3, r2, r3
 80028ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d901      	bls.n	80028ba <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 80028b6:	2303      	movs	r3, #3
 80028b8:	e036      	b.n	8002928 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028ba:	f7ff fa18 	bl	8001cee <LL_RCC_GetSysClkSource>
 80028be:	4602      	mov	r2, r0
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	009b      	lsls	r3, r3, #2
 80028c6:	429a      	cmp	r2, r3
 80028c8:	d1ec      	bne.n	80028a4 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80028ca:	4b19      	ldr	r3, [pc, #100]	; (8002930 <HAL_RCC_ClockConfig+0x278>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f003 0307 	and.w	r3, r3, #7
 80028d2:	683a      	ldr	r2, [r7, #0]
 80028d4:	429a      	cmp	r2, r3
 80028d6:	d21b      	bcs.n	8002910 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028d8:	4b15      	ldr	r3, [pc, #84]	; (8002930 <HAL_RCC_ClockConfig+0x278>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f023 0207 	bic.w	r2, r3, #7
 80028e0:	4913      	ldr	r1, [pc, #76]	; (8002930 <HAL_RCC_ClockConfig+0x278>)
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	4313      	orrs	r3, r2
 80028e6:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80028e8:	f7fe fb5e 	bl	8000fa8 <HAL_GetTick>
 80028ec:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028ee:	e008      	b.n	8002902 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80028f0:	f7fe fb5a 	bl	8000fa8 <HAL_GetTick>
 80028f4:	4602      	mov	r2, r0
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	1ad3      	subs	r3, r2, r3
 80028fa:	2b02      	cmp	r3, #2
 80028fc:	d901      	bls.n	8002902 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 80028fe:	2303      	movs	r3, #3
 8002900:	e012      	b.n	8002928 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002902:	4b0b      	ldr	r3, [pc, #44]	; (8002930 <HAL_RCC_ClockConfig+0x278>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f003 0307 	and.w	r3, r3, #7
 800290a:	683a      	ldr	r2, [r7, #0]
 800290c:	429a      	cmp	r2, r3
 800290e:	d1ef      	bne.n	80028f0 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002910:	f000 f87e 	bl	8002a10 <HAL_RCC_GetHCLKFreq>
 8002914:	4603      	mov	r3, r0
 8002916:	4a07      	ldr	r2, [pc, #28]	; (8002934 <HAL_RCC_ClockConfig+0x27c>)
 8002918:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 800291a:	f7fe fb51 	bl	8000fc0 <HAL_GetTickPrio>
 800291e:	4603      	mov	r3, r0
 8002920:	4618      	mov	r0, r3
 8002922:	f7fe f921 	bl	8000b68 <HAL_InitTick>
 8002926:	4603      	mov	r3, r0
}
 8002928:	4618      	mov	r0, r3
 800292a:	3710      	adds	r7, #16
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}
 8002930:	58004000 	.word	0x58004000
 8002934:	20000004 	.word	0x20000004

08002938 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002938:	b590      	push	{r4, r7, lr}
 800293a:	b085      	sub	sp, #20
 800293c:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800293e:	f7ff f9d6 	bl	8001cee <LL_RCC_GetSysClkSource>
 8002942:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d10a      	bne.n	8002960 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800294a:	f7ff f992 	bl	8001c72 <LL_RCC_MSI_GetRange>
 800294e:	4603      	mov	r3, r0
 8002950:	091b      	lsrs	r3, r3, #4
 8002952:	f003 030f 	and.w	r3, r3, #15
 8002956:	4a2b      	ldr	r2, [pc, #172]	; (8002a04 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002958:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800295c:	60fb      	str	r3, [r7, #12]
 800295e:	e04b      	b.n	80029f8 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2b04      	cmp	r3, #4
 8002964:	d102      	bne.n	800296c <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002966:	4b28      	ldr	r3, [pc, #160]	; (8002a08 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002968:	60fb      	str	r3, [r7, #12]
 800296a:	e045      	b.n	80029f8 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2b08      	cmp	r3, #8
 8002970:	d10a      	bne.n	8002988 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8002972:	f7fe ffab 	bl	80018cc <LL_RCC_HSE_IsEnabledDiv2>
 8002976:	4603      	mov	r3, r0
 8002978:	2b01      	cmp	r3, #1
 800297a:	d102      	bne.n	8002982 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 800297c:	4b22      	ldr	r3, [pc, #136]	; (8002a08 <HAL_RCC_GetSysClockFreq+0xd0>)
 800297e:	60fb      	str	r3, [r7, #12]
 8002980:	e03a      	b.n	80029f8 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8002982:	4b22      	ldr	r3, [pc, #136]	; (8002a0c <HAL_RCC_GetSysClockFreq+0xd4>)
 8002984:	60fb      	str	r3, [r7, #12]
 8002986:	e037      	b.n	80029f8 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8002988:	f7ff faba 	bl	8001f00 <LL_RCC_PLL_GetMainSource>
 800298c:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	2b02      	cmp	r3, #2
 8002992:	d003      	beq.n	800299c <HAL_RCC_GetSysClockFreq+0x64>
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	2b03      	cmp	r3, #3
 8002998:	d003      	beq.n	80029a2 <HAL_RCC_GetSysClockFreq+0x6a>
 800299a:	e00d      	b.n	80029b8 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800299c:	4b1a      	ldr	r3, [pc, #104]	; (8002a08 <HAL_RCC_GetSysClockFreq+0xd0>)
 800299e:	60bb      	str	r3, [r7, #8]
        break;
 80029a0:	e015      	b.n	80029ce <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80029a2:	f7fe ff93 	bl	80018cc <LL_RCC_HSE_IsEnabledDiv2>
 80029a6:	4603      	mov	r3, r0
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	d102      	bne.n	80029b2 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 80029ac:	4b16      	ldr	r3, [pc, #88]	; (8002a08 <HAL_RCC_GetSysClockFreq+0xd0>)
 80029ae:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 80029b0:	e00d      	b.n	80029ce <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 80029b2:	4b16      	ldr	r3, [pc, #88]	; (8002a0c <HAL_RCC_GetSysClockFreq+0xd4>)
 80029b4:	60bb      	str	r3, [r7, #8]
        break;
 80029b6:	e00a      	b.n	80029ce <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80029b8:	f7ff f95b 	bl	8001c72 <LL_RCC_MSI_GetRange>
 80029bc:	4603      	mov	r3, r0
 80029be:	091b      	lsrs	r3, r3, #4
 80029c0:	f003 030f 	and.w	r3, r3, #15
 80029c4:	4a0f      	ldr	r2, [pc, #60]	; (8002a04 <HAL_RCC_GetSysClockFreq+0xcc>)
 80029c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029ca:	60bb      	str	r3, [r7, #8]
        break;
 80029cc:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 80029ce:	f7ff fa72 	bl	8001eb6 <LL_RCC_PLL_GetN>
 80029d2:	4602      	mov	r2, r0
 80029d4:	68bb      	ldr	r3, [r7, #8]
 80029d6:	fb03 f402 	mul.w	r4, r3, r2
 80029da:	f7ff fa85 	bl	8001ee8 <LL_RCC_PLL_GetDivider>
 80029de:	4603      	mov	r3, r0
 80029e0:	091b      	lsrs	r3, r3, #4
 80029e2:	3301      	adds	r3, #1
 80029e4:	fbb4 f4f3 	udiv	r4, r4, r3
 80029e8:	f7ff fa72 	bl	8001ed0 <LL_RCC_PLL_GetR>
 80029ec:	4603      	mov	r3, r0
 80029ee:	0f5b      	lsrs	r3, r3, #29
 80029f0:	3301      	adds	r3, #1
 80029f2:	fbb4 f3f3 	udiv	r3, r4, r3
 80029f6:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 80029f8:	68fb      	ldr	r3, [r7, #12]
}
 80029fa:	4618      	mov	r0, r3
 80029fc:	3714      	adds	r7, #20
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd90      	pop	{r4, r7, pc}
 8002a02:	bf00      	nop
 8002a04:	0800798c 	.word	0x0800798c
 8002a08:	00f42400 	.word	0x00f42400
 8002a0c:	01e84800 	.word	0x01e84800

08002a10 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a10:	b598      	push	{r3, r4, r7, lr}
 8002a12:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8002a14:	f7ff ff90 	bl	8002938 <HAL_RCC_GetSysClockFreq>
 8002a18:	4604      	mov	r4, r0
 8002a1a:	f7ff f9dd 	bl	8001dd8 <LL_RCC_GetAHBPrescaler>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	091b      	lsrs	r3, r3, #4
 8002a22:	f003 030f 	and.w	r3, r3, #15
 8002a26:	4a03      	ldr	r2, [pc, #12]	; (8002a34 <HAL_RCC_GetHCLKFreq+0x24>)
 8002a28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a2c:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8002a30:	4618      	mov	r0, r3
 8002a32:	bd98      	pop	{r3, r4, r7, pc}
 8002a34:	0800792c 	.word	0x0800792c

08002a38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a38:	b598      	push	{r3, r4, r7, lr}
 8002a3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002a3c:	f7ff ffe8 	bl	8002a10 <HAL_RCC_GetHCLKFreq>
 8002a40:	4604      	mov	r4, r0
 8002a42:	f7ff f9f0 	bl	8001e26 <LL_RCC_GetAPB1Prescaler>
 8002a46:	4603      	mov	r3, r0
 8002a48:	0a1b      	lsrs	r3, r3, #8
 8002a4a:	f003 0307 	and.w	r3, r3, #7
 8002a4e:	4a04      	ldr	r2, [pc, #16]	; (8002a60 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002a50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a54:	f003 031f 	and.w	r3, r3, #31
 8002a58:	fa24 f303 	lsr.w	r3, r4, r3
}
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	bd98      	pop	{r3, r4, r7, pc}
 8002a60:	0800796c 	.word	0x0800796c

08002a64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a64:	b598      	push	{r3, r4, r7, lr}
 8002a66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8002a68:	f7ff ffd2 	bl	8002a10 <HAL_RCC_GetHCLKFreq>
 8002a6c:	4604      	mov	r4, r0
 8002a6e:	f7ff f9e6 	bl	8001e3e <LL_RCC_GetAPB2Prescaler>
 8002a72:	4603      	mov	r3, r0
 8002a74:	0adb      	lsrs	r3, r3, #11
 8002a76:	f003 0307 	and.w	r3, r3, #7
 8002a7a:	4a04      	ldr	r2, [pc, #16]	; (8002a8c <HAL_RCC_GetPCLK2Freq+0x28>)
 8002a7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a80:	f003 031f 	and.w	r3, r3, #31
 8002a84:	fa24 f303 	lsr.w	r3, r4, r3
}
 8002a88:	4618      	mov	r0, r3
 8002a8a:	bd98      	pop	{r3, r4, r7, pc}
 8002a8c:	0800796c 	.word	0x0800796c

08002a90 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b082      	sub	sp, #8
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
 8002a98:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 |
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	226f      	movs	r2, #111	; 0x6f
 8002a9e:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK2 | RCC_CLOCKTYPE_HCLK4);

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = LL_RCC_GetSysClkSource();
 8002aa0:	f7ff f925 	bl	8001cee <LL_RCC_GetSysClkSource>
 8002aa4:	4602      	mov	r2, r0
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = LL_RCC_GetAHBPrescaler();
 8002aaa:	f7ff f995 	bl	8001dd8 <LL_RCC_GetAHBPrescaler>
 8002aae:	4602      	mov	r2, r0
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = LL_RCC_GetAPB1Prescaler();
 8002ab4:	f7ff f9b7 	bl	8001e26 <LL_RCC_GetAPB1Prescaler>
 8002ab8:	4602      	mov	r2, r0
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = LL_RCC_GetAPB2Prescaler();
 8002abe:	f7ff f9be 	bl	8001e3e <LL_RCC_GetAPB2Prescaler>
 8002ac2:	4602      	mov	r2, r0
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	611a      	str	r2, [r3, #16]

  /* Get the AHBCLK2Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK2Divider = LL_C2_RCC_GetAHBPrescaler();
 8002ac8:	f7ff f992 	bl	8001df0 <LL_C2_RCC_GetAHBPrescaler>
 8002acc:	4602      	mov	r2, r0
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	615a      	str	r2, [r3, #20]

  /* Get the AHBCLK4Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK4Divider = LL_RCC_GetAHB4Prescaler();
 8002ad2:	f7ff f99a 	bl	8001e0a <LL_RCC_GetAHB4Prescaler>
 8002ad6:	4602      	mov	r2, r0
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	619a      	str	r2, [r3, #24]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002adc:	4b04      	ldr	r3, [pc, #16]	; (8002af0 <HAL_RCC_GetClockConfig+0x60>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f003 0207 	and.w	r2, r3, #7
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	601a      	str	r2, [r3, #0]
}
 8002ae8:	bf00      	nop
 8002aea:	3708      	adds	r7, #8
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}
 8002af0:	58004000 	.word	0x58004000

08002af4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8002af4:	b590      	push	{r4, r7, lr}
 8002af6:	b085      	sub	sp, #20
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2bb0      	cmp	r3, #176	; 0xb0
 8002b00:	d903      	bls.n	8002b0a <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8002b02:	4b15      	ldr	r3, [pc, #84]	; (8002b58 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8002b04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b06:	60fb      	str	r3, [r7, #12]
 8002b08:	e007      	b.n	8002b1a <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	091b      	lsrs	r3, r3, #4
 8002b0e:	f003 030f 	and.w	r3, r3, #15
 8002b12:	4a11      	ldr	r2, [pc, #68]	; (8002b58 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8002b14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b18:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8002b1a:	f7ff f976 	bl	8001e0a <LL_RCC_GetAHB4Prescaler>
 8002b1e:	4603      	mov	r3, r0
 8002b20:	091b      	lsrs	r3, r3, #4
 8002b22:	f003 030f 	and.w	r3, r3, #15
 8002b26:	4a0d      	ldr	r2, [pc, #52]	; (8002b5c <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8002b28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b2c:	68fa      	ldr	r2, [r7, #12]
 8002b2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b32:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	4a0a      	ldr	r2, [pc, #40]	; (8002b60 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8002b38:	fba2 2303 	umull	r2, r3, r2, r3
 8002b3c:	0c9c      	lsrs	r4, r3, #18
 8002b3e:	f7fe feb7 	bl	80018b0 <HAL_PWREx_GetVoltageRange>
 8002b42:	4603      	mov	r3, r0
 8002b44:	4619      	mov	r1, r3
 8002b46:	4620      	mov	r0, r4
 8002b48:	f000 f80c 	bl	8002b64 <RCC_SetFlashLatency>
 8002b4c:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 8002b4e:	4618      	mov	r0, r3
 8002b50:	3714      	adds	r7, #20
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd90      	pop	{r4, r7, pc}
 8002b56:	bf00      	nop
 8002b58:	0800798c 	.word	0x0800798c
 8002b5c:	0800792c 	.word	0x0800792c
 8002b60:	431bde83 	.word	0x431bde83

08002b64 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8002b64:	b590      	push	{r4, r7, lr}
 8002b66:	b093      	sub	sp, #76	; 0x4c
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
 8002b6c:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8002b6e:	4b37      	ldr	r3, [pc, #220]	; (8002c4c <RCC_SetFlashLatency+0xe8>)
 8002b70:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8002b74:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002b76:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8002b7a:	4a35      	ldr	r2, [pc, #212]	; (8002c50 <RCC_SetFlashLatency+0xec>)
 8002b7c:	f107 031c 	add.w	r3, r7, #28
 8002b80:	ca07      	ldmia	r2, {r0, r1, r2}
 8002b82:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8002b86:	4b33      	ldr	r3, [pc, #204]	; (8002c54 <RCC_SetFlashLatency+0xf0>)
 8002b88:	f107 040c 	add.w	r4, r7, #12
 8002b8c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002b8e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8002b92:	2300      	movs	r3, #0
 8002b94:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b9c:	d11a      	bne.n	8002bd4 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	643b      	str	r3, [r7, #64]	; 0x40
 8002ba2:	e013      	b.n	8002bcc <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8002ba4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ba6:	009b      	lsls	r3, r3, #2
 8002ba8:	3348      	adds	r3, #72	; 0x48
 8002baa:	443b      	add	r3, r7
 8002bac:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8002bb0:	687a      	ldr	r2, [r7, #4]
 8002bb2:	429a      	cmp	r2, r3
 8002bb4:	d807      	bhi.n	8002bc6 <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8002bb6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002bb8:	009b      	lsls	r3, r3, #2
 8002bba:	3348      	adds	r3, #72	; 0x48
 8002bbc:	443b      	add	r3, r7
 8002bbe:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8002bc2:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8002bc4:	e020      	b.n	8002c08 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002bc6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002bc8:	3301      	adds	r3, #1
 8002bca:	643b      	str	r3, [r7, #64]	; 0x40
 8002bcc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002bce:	2b03      	cmp	r3, #3
 8002bd0:	d9e8      	bls.n	8002ba4 <RCC_SetFlashLatency+0x40>
 8002bd2:	e019      	b.n	8002c08 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002bd8:	e013      	b.n	8002c02 <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8002bda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002bdc:	009b      	lsls	r3, r3, #2
 8002bde:	3348      	adds	r3, #72	; 0x48
 8002be0:	443b      	add	r3, r7
 8002be2:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8002be6:	687a      	ldr	r2, [r7, #4]
 8002be8:	429a      	cmp	r2, r3
 8002bea:	d807      	bhi.n	8002bfc <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8002bec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002bee:	009b      	lsls	r3, r3, #2
 8002bf0:	3348      	adds	r3, #72	; 0x48
 8002bf2:	443b      	add	r3, r7
 8002bf4:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8002bf8:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8002bfa:	e005      	b.n	8002c08 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002bfc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002bfe:	3301      	adds	r3, #1
 8002c00:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002c02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002c04:	2b02      	cmp	r3, #2
 8002c06:	d9e8      	bls.n	8002bda <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8002c08:	4b13      	ldr	r3, [pc, #76]	; (8002c58 <RCC_SetFlashLatency+0xf4>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f023 0207 	bic.w	r2, r3, #7
 8002c10:	4911      	ldr	r1, [pc, #68]	; (8002c58 <RCC_SetFlashLatency+0xf4>)
 8002c12:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002c14:	4313      	orrs	r3, r2
 8002c16:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002c18:	f7fe f9c6 	bl	8000fa8 <HAL_GetTick>
 8002c1c:	63b8      	str	r0, [r7, #56]	; 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8002c1e:	e008      	b.n	8002c32 <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002c20:	f7fe f9c2 	bl	8000fa8 <HAL_GetTick>
 8002c24:	4602      	mov	r2, r0
 8002c26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c28:	1ad3      	subs	r3, r2, r3
 8002c2a:	2b02      	cmp	r3, #2
 8002c2c:	d901      	bls.n	8002c32 <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 8002c2e:	2303      	movs	r3, #3
 8002c30:	e007      	b.n	8002c42 <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8002c32:	4b09      	ldr	r3, [pc, #36]	; (8002c58 <RCC_SetFlashLatency+0xf4>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f003 0307 	and.w	r3, r3, #7
 8002c3a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002c3c:	429a      	cmp	r2, r3
 8002c3e:	d1ef      	bne.n	8002c20 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 8002c40:	2300      	movs	r3, #0
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	374c      	adds	r7, #76	; 0x4c
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd90      	pop	{r4, r7, pc}
 8002c4a:	bf00      	nop
 8002c4c:	080078e8 	.word	0x080078e8
 8002c50:	080078f8 	.word	0x080078f8
 8002c54:	08007904 	.word	0x08007904
 8002c58:	58004000 	.word	0x58004000

08002c5c <LL_RCC_LSE_IsEnabled>:
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8002c60:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c68:	f003 0301 	and.w	r3, r3, #1
 8002c6c:	2b01      	cmp	r3, #1
 8002c6e:	d101      	bne.n	8002c74 <LL_RCC_LSE_IsEnabled+0x18>
 8002c70:	2301      	movs	r3, #1
 8002c72:	e000      	b.n	8002c76 <LL_RCC_LSE_IsEnabled+0x1a>
 8002c74:	2300      	movs	r3, #0
}
 8002c76:	4618      	mov	r0, r3
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7e:	4770      	bx	lr

08002c80 <LL_RCC_LSE_IsReady>:
{
 8002c80:	b480      	push	{r7}
 8002c82:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8002c84:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c8c:	f003 0302 	and.w	r3, r3, #2
 8002c90:	2b02      	cmp	r3, #2
 8002c92:	d101      	bne.n	8002c98 <LL_RCC_LSE_IsReady+0x18>
 8002c94:	2301      	movs	r3, #1
 8002c96:	e000      	b.n	8002c9a <LL_RCC_LSE_IsReady+0x1a>
 8002c98:	2300      	movs	r3, #0
}
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca2:	4770      	bx	lr

08002ca4 <LL_RCC_MSI_EnablePLLMode>:
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN);
 8002ca8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002cb2:	f043 0304 	orr.w	r3, r3, #4
 8002cb6:	6013      	str	r3, [r2, #0]
}
 8002cb8:	bf00      	nop
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc0:	4770      	bx	lr

08002cc2 <LL_RCC_SetRFWKPClockSource>:
{
 8002cc2:	b480      	push	{r7}
 8002cc4:	b083      	sub	sp, #12
 8002cc6:	af00      	add	r7, sp, #0
 8002cc8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8002cca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002cce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002cd2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002cd6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	4313      	orrs	r3, r2
 8002cde:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8002ce2:	bf00      	nop
 8002ce4:	370c      	adds	r7, #12
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cec:	4770      	bx	lr

08002cee <LL_RCC_SetSMPSClockSource>:
{
 8002cee:	b480      	push	{r7}
 8002cf0:	b083      	sub	sp, #12
 8002cf2:	af00      	add	r7, sp, #0
 8002cf4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8002cf6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002cfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cfc:	f023 0203 	bic.w	r2, r3, #3
 8002d00:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	4313      	orrs	r3, r2
 8002d08:	624b      	str	r3, [r1, #36]	; 0x24
}
 8002d0a:	bf00      	nop
 8002d0c:	370c      	adds	r7, #12
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d14:	4770      	bx	lr

08002d16 <LL_RCC_SetSMPSPrescaler>:
{
 8002d16:	b480      	push	{r7}
 8002d18:	b083      	sub	sp, #12
 8002d1a:	af00      	add	r7, sp, #0
 8002d1c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8002d1e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d24:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002d28:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	624b      	str	r3, [r1, #36]	; 0x24
}
 8002d32:	bf00      	nop
 8002d34:	370c      	adds	r7, #12
 8002d36:	46bd      	mov	sp, r7
 8002d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3c:	4770      	bx	lr

08002d3e <LL_RCC_SetUSARTClockSource>:
{
 8002d3e:	b480      	push	{r7}
 8002d40:	b083      	sub	sp, #12
 8002d42:	af00      	add	r7, sp, #0
 8002d44:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8002d46:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d4e:	f023 0203 	bic.w	r2, r3, #3
 8002d52:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	4313      	orrs	r3, r2
 8002d5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002d5e:	bf00      	nop
 8002d60:	370c      	adds	r7, #12
 8002d62:	46bd      	mov	sp, r7
 8002d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d68:	4770      	bx	lr

08002d6a <LL_RCC_SetLPUARTClockSource>:
{
 8002d6a:	b480      	push	{r7}
 8002d6c:	b083      	sub	sp, #12
 8002d6e:	af00      	add	r7, sp, #0
 8002d70:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8002d72:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d7a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002d7e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	4313      	orrs	r3, r2
 8002d86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002d8a:	bf00      	nop
 8002d8c:	370c      	adds	r7, #12
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d94:	4770      	bx	lr

08002d96 <LL_RCC_SetI2CClockSource>:
{
 8002d96:	b480      	push	{r7}
 8002d98:	b083      	sub	sp, #12
 8002d9a:	af00      	add	r7, sp, #0
 8002d9c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8002d9e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002da2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	091b      	lsrs	r3, r3, #4
 8002daa:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8002dae:	43db      	mvns	r3, r3
 8002db0:	401a      	ands	r2, r3
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	011b      	lsls	r3, r3, #4
 8002db6:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8002dba:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002dbe:	4313      	orrs	r3, r2
 8002dc0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002dc4:	bf00      	nop
 8002dc6:	370c      	adds	r7, #12
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dce:	4770      	bx	lr

08002dd0 <LL_RCC_SetLPTIMClockSource>:
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b083      	sub	sp, #12
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8002dd8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ddc:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	0c1b      	lsrs	r3, r3, #16
 8002de4:	041b      	lsls	r3, r3, #16
 8002de6:	43db      	mvns	r3, r3
 8002de8:	401a      	ands	r2, r3
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	041b      	lsls	r3, r3, #16
 8002dee:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002df2:	4313      	orrs	r3, r2
 8002df4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002df8:	bf00      	nop
 8002dfa:	370c      	adds	r7, #12
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e02:	4770      	bx	lr

08002e04 <LL_RCC_SetSAIClockSource>:
{
 8002e04:	b480      	push	{r7}
 8002e06:	b083      	sub	sp, #12
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 8002e0c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e14:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002e18:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002e24:	bf00      	nop
 8002e26:	370c      	adds	r7, #12
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2e:	4770      	bx	lr

08002e30 <LL_RCC_SetRNGClockSource>:
{
 8002e30:	b480      	push	{r7}
 8002e32:	b083      	sub	sp, #12
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8002e38:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e40:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8002e44:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002e50:	bf00      	nop
 8002e52:	370c      	adds	r7, #12
 8002e54:	46bd      	mov	sp, r7
 8002e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5a:	4770      	bx	lr

08002e5c <LL_RCC_SetCLK48ClockSource>:
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	b083      	sub	sp, #12
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8002e64:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e6c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002e70:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	4313      	orrs	r3, r2
 8002e78:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002e7c:	bf00      	nop
 8002e7e:	370c      	adds	r7, #12
 8002e80:	46bd      	mov	sp, r7
 8002e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e86:	4770      	bx	lr

08002e88 <LL_RCC_SetUSBClockSource>:
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b082      	sub	sp, #8
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 8002e90:	6878      	ldr	r0, [r7, #4]
 8002e92:	f7ff ffe3 	bl	8002e5c <LL_RCC_SetCLK48ClockSource>
}
 8002e96:	bf00      	nop
 8002e98:	3708      	adds	r7, #8
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}

08002e9e <LL_RCC_SetADCClockSource>:
{
 8002e9e:	b480      	push	{r7}
 8002ea0:	b083      	sub	sp, #12
 8002ea2:	af00      	add	r7, sp, #0
 8002ea4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8002ea6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002eaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002eae:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002eb2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002ebe:	bf00      	nop
 8002ec0:	370c      	adds	r7, #12
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec8:	4770      	bx	lr

08002eca <LL_RCC_SetRTCClockSource>:
{
 8002eca:	b480      	push	{r7}
 8002ecc:	b083      	sub	sp, #12
 8002ece:	af00      	add	r7, sp, #0
 8002ed0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8002ed2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ed6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eda:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002ede:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8002eea:	bf00      	nop
 8002eec:	370c      	adds	r7, #12
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef4:	4770      	bx	lr

08002ef6 <LL_RCC_GetRTCClockSource>:
{
 8002ef6:	b480      	push	{r7}
 8002ef8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8002efa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002efe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f02:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8002f06:	4618      	mov	r0, r3
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0e:	4770      	bx	lr

08002f10 <LL_RCC_ForceBackupDomainReset>:
{
 8002f10:	b480      	push	{r7}
 8002f12:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8002f14:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f1c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002f20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f24:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8002f28:	bf00      	nop
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f30:	4770      	bx	lr

08002f32 <LL_RCC_ReleaseBackupDomainReset>:
{
 8002f32:	b480      	push	{r7}
 8002f34:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8002f36:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f3e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002f42:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f46:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8002f4a:	bf00      	nop
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f52:	4770      	bx	lr

08002f54 <LL_RCC_PLLSAI1_Enable>:
{
 8002f54:	b480      	push	{r7}
 8002f56:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8002f58:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002f62:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002f66:	6013      	str	r3, [r2, #0]
}
 8002f68:	bf00      	nop
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f70:	4770      	bx	lr

08002f72 <LL_RCC_PLLSAI1_Disable>:
{
 8002f72:	b480      	push	{r7}
 8002f74:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8002f76:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002f80:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002f84:	6013      	str	r3, [r2, #0]
}
 8002f86:	bf00      	nop
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8e:	4770      	bx	lr

08002f90 <LL_RCC_PLLSAI1_IsReady>:
{
 8002f90:	b480      	push	{r7}
 8002f92:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8002f94:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002f9e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002fa2:	d101      	bne.n	8002fa8 <LL_RCC_PLLSAI1_IsReady+0x18>
 8002fa4:	2301      	movs	r3, #1
 8002fa6:	e000      	b.n	8002faa <LL_RCC_PLLSAI1_IsReady+0x1a>
 8002fa8:	2300      	movs	r3, #0
}
 8002faa:	4618      	mov	r0, r3
 8002fac:	46bd      	mov	sp, r7
 8002fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb2:	4770      	bx	lr

08002fb4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b088      	sub	sp, #32
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d034      	beq.n	800303a <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fd4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002fd8:	d021      	beq.n	800301e <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8002fda:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002fde:	d81b      	bhi.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002fe0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002fe4:	d01d      	beq.n	8003022 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8002fe6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002fea:	d815      	bhi.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d00b      	beq.n	8003008 <HAL_RCCEx_PeriphCLKConfig+0x54>
 8002ff0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002ff4:	d110      	bne.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8002ff6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ffa:	68db      	ldr	r3, [r3, #12]
 8002ffc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003000:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003004:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 8003006:	e00d      	b.n	8003024 <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	3304      	adds	r3, #4
 800300c:	4618      	mov	r0, r3
 800300e:	f000 f94d 	bl	80032ac <RCCEx_PLLSAI1_ConfigNP>
 8003012:	4603      	mov	r3, r0
 8003014:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8003016:	e005      	b.n	8003024 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 8003018:	2301      	movs	r3, #1
 800301a:	77fb      	strb	r3, [r7, #31]
        break;
 800301c:	e002      	b.n	8003024 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800301e:	bf00      	nop
 8003020:	e000      	b.n	8003024 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8003022:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003024:	7ffb      	ldrb	r3, [r7, #31]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d105      	bne.n	8003036 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800302e:	4618      	mov	r0, r3
 8003030:	f7ff fee8 	bl	8002e04 <LL_RCC_SetSAIClockSource>
 8003034:	e001      	b.n	800303a <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003036:	7ffb      	ldrb	r3, [r7, #31]
 8003038:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003042:	2b00      	cmp	r3, #0
 8003044:	d046      	beq.n	80030d4 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8003046:	f7ff ff56 	bl	8002ef6 <LL_RCC_GetRTCClockSource>
 800304a:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003050:	69ba      	ldr	r2, [r7, #24]
 8003052:	429a      	cmp	r2, r3
 8003054:	d03c      	beq.n	80030d0 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8003056:	f7fe fbc9 	bl	80017ec <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 800305a:	69bb      	ldr	r3, [r7, #24]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d105      	bne.n	800306c <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003064:	4618      	mov	r0, r3
 8003066:	f7ff ff30 	bl	8002eca <LL_RCC_SetRTCClockSource>
 800306a:	e02e      	b.n	80030ca <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 800306c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003070:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003074:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8003076:	f7ff ff4b 	bl	8002f10 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 800307a:	f7ff ff5a 	bl	8002f32 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 800307e:	697b      	ldr	r3, [r7, #20]
 8003080:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003088:	4313      	orrs	r3, r2
 800308a:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 800308c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003090:	697b      	ldr	r3, [r7, #20]
 8003092:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8003096:	f7ff fde1 	bl	8002c5c <LL_RCC_LSE_IsEnabled>
 800309a:	4603      	mov	r3, r0
 800309c:	2b01      	cmp	r3, #1
 800309e:	d114      	bne.n	80030ca <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80030a0:	f7fd ff82 	bl	8000fa8 <HAL_GetTick>
 80030a4:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 80030a6:	e00b      	b.n	80030c0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030a8:	f7fd ff7e 	bl	8000fa8 <HAL_GetTick>
 80030ac:	4602      	mov	r2, r0
 80030ae:	693b      	ldr	r3, [r7, #16]
 80030b0:	1ad3      	subs	r3, r2, r3
 80030b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d902      	bls.n	80030c0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 80030ba:	2303      	movs	r3, #3
 80030bc:	77fb      	strb	r3, [r7, #31]
              break;
 80030be:	e004      	b.n	80030ca <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 80030c0:	f7ff fdde 	bl	8002c80 <LL_RCC_LSE_IsReady>
 80030c4:	4603      	mov	r3, r0
 80030c6:	2b01      	cmp	r3, #1
 80030c8:	d1ee      	bne.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 80030ca:	7ffb      	ldrb	r3, [r7, #31]
 80030cc:	77bb      	strb	r3, [r7, #30]
 80030ce:	e001      	b.n	80030d4 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030d0:	7ffb      	ldrb	r3, [r7, #31]
 80030d2:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f003 0301 	and.w	r3, r3, #1
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d004      	beq.n	80030ea <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	699b      	ldr	r3, [r3, #24]
 80030e4:	4618      	mov	r0, r3
 80030e6:	f7ff fe2a 	bl	8002d3e <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f003 0302 	and.w	r3, r3, #2
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d004      	beq.n	8003100 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	69db      	ldr	r3, [r3, #28]
 80030fa:	4618      	mov	r0, r3
 80030fc:	f7ff fe35 	bl	8002d6a <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f003 0310 	and.w	r3, r3, #16
 8003108:	2b00      	cmp	r3, #0
 800310a:	d004      	beq.n	8003116 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003110:	4618      	mov	r0, r3
 8003112:	f7ff fe5d 	bl	8002dd0 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f003 0320 	and.w	r3, r3, #32
 800311e:	2b00      	cmp	r3, #0
 8003120:	d004      	beq.n	800312c <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003126:	4618      	mov	r0, r3
 8003128:	f7ff fe52 	bl	8002dd0 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f003 0304 	and.w	r3, r3, #4
 8003134:	2b00      	cmp	r3, #0
 8003136:	d004      	beq.n	8003142 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6a1b      	ldr	r3, [r3, #32]
 800313c:	4618      	mov	r0, r3
 800313e:	f7ff fe2a 	bl	8002d96 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f003 0308 	and.w	r3, r3, #8
 800314a:	2b00      	cmp	r3, #0
 800314c:	d004      	beq.n	8003158 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003152:	4618      	mov	r0, r3
 8003154:	f7ff fe1f 	bl	8002d96 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003160:	2b00      	cmp	r3, #0
 8003162:	d022      	beq.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003168:	4618      	mov	r0, r3
 800316a:	f7ff fe8d 	bl	8002e88 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003172:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003176:	d107      	bne.n	8003188 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 8003178:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800317c:	68db      	ldr	r3, [r3, #12]
 800317e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003182:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003186:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800318c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003190:	d10b      	bne.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	3304      	adds	r3, #4
 8003196:	4618      	mov	r0, r3
 8003198:	f000 f8e3 	bl	8003362 <RCCEx_PLLSAI1_ConfigNQ>
 800319c:	4603      	mov	r3, r0
 800319e:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 80031a0:	7ffb      	ldrb	r3, [r7, #31]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d001      	beq.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 80031a6:	7ffb      	ldrb	r3, [r7, #31]
 80031a8:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d02b      	beq.n	800320e <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031be:	d008      	beq.n	80031d2 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031c4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80031c8:	d003      	beq.n	80031d2 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d105      	bne.n	80031de <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031d6:	4618      	mov	r0, r3
 80031d8:	f7ff fe2a 	bl	8002e30 <LL_RCC_SetRNGClockSource>
 80031dc:	e00a      	b.n	80031f4 <HAL_RCCEx_PeriphCLKConfig+0x240>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80031e6:	60fb      	str	r3, [r7, #12]
 80031e8:	2000      	movs	r0, #0
 80031ea:	f7ff fe21 	bl	8002e30 <LL_RCC_SetRNGClockSource>
 80031ee:	68f8      	ldr	r0, [r7, #12]
 80031f0:	f7ff fe34 	bl	8002e5c <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031f8:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 80031fc:	d107      	bne.n	800320e <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80031fe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003202:	68db      	ldr	r3, [r3, #12]
 8003204:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003208:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800320c:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003216:	2b00      	cmp	r3, #0
 8003218:	d022      	beq.n	8003260 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800321e:	4618      	mov	r0, r3
 8003220:	f7ff fe3d 	bl	8002e9e <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003228:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800322c:	d107      	bne.n	800323e <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800322e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003232:	68db      	ldr	r3, [r3, #12]
 8003234:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003238:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800323c:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003242:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003246:	d10b      	bne.n	8003260 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	3304      	adds	r3, #4
 800324c:	4618      	mov	r0, r3
 800324e:	f000 f8e3 	bl	8003418 <RCCEx_PLLSAI1_ConfigNR>
 8003252:	4603      	mov	r3, r0
 8003254:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8003256:	7ffb      	ldrb	r3, [r7, #31]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d001      	beq.n	8003260 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 800325c:	7ffb      	ldrb	r3, [r7, #31]
 800325e:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003268:	2b00      	cmp	r3, #0
 800326a:	d004      	beq.n	8003276 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003270:	4618      	mov	r0, r3
 8003272:	f7ff fd26 	bl	8002cc2 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800327e:	2b00      	cmp	r3, #0
 8003280:	d009      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003286:	4618      	mov	r0, r3
 8003288:	f7ff fd45 	bl	8002d16 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003290:	4618      	mov	r0, r3
 8003292:	f7ff fd2c 	bl	8002cee <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8003296:	7fbb      	ldrb	r3, [r7, #30]
}
 8003298:	4618      	mov	r0, r3
 800329a:	3720      	adds	r7, #32
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}

080032a0 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with @ref HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	af00      	add	r7, sp, #0
  LL_RCC_MSI_EnablePLLMode() ;
 80032a4:	f7ff fcfe 	bl	8002ca4 <LL_RCC_MSI_EnablePLLMode>
}
 80032a8:	bf00      	nop
 80032aa:	bd80      	pop	{r7, pc}

080032ac <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b084      	sub	sp, #16
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80032b4:	2300      	movs	r3, #0
 80032b6:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80032b8:	f7ff fe5b 	bl	8002f72 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80032bc:	f7fd fe74 	bl	8000fa8 <HAL_GetTick>
 80032c0:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80032c2:	e009      	b.n	80032d8 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80032c4:	f7fd fe70 	bl	8000fa8 <HAL_GetTick>
 80032c8:	4602      	mov	r2, r0
 80032ca:	68bb      	ldr	r3, [r7, #8]
 80032cc:	1ad3      	subs	r3, r2, r3
 80032ce:	2b02      	cmp	r3, #2
 80032d0:	d902      	bls.n	80032d8 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 80032d2:	2303      	movs	r3, #3
 80032d4:	73fb      	strb	r3, [r7, #15]
      break;
 80032d6:	e004      	b.n	80032e2 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80032d8:	f7ff fe5a 	bl	8002f90 <LL_RCC_PLLSAI1_IsReady>
 80032dc:	4603      	mov	r3, r0
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d1f0      	bne.n	80032c4 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 80032e2:	7bfb      	ldrb	r3, [r7, #15]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d137      	bne.n	8003358 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80032e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80032ec:	691b      	ldr	r3, [r3, #16]
 80032ee:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	021b      	lsls	r3, r3, #8
 80032f8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80032fc:	4313      	orrs	r3, r2
 80032fe:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 8003300:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003304:	691b      	ldr	r3, [r3, #16]
 8003306:	f423 1278 	bic.w	r2, r3, #4063232	; 0x3e0000
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003312:	4313      	orrs	r3, r2
 8003314:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8003316:	f7ff fe1d 	bl	8002f54 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800331a:	f7fd fe45 	bl	8000fa8 <HAL_GetTick>
 800331e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003320:	e009      	b.n	8003336 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003322:	f7fd fe41 	bl	8000fa8 <HAL_GetTick>
 8003326:	4602      	mov	r2, r0
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	1ad3      	subs	r3, r2, r3
 800332c:	2b02      	cmp	r3, #2
 800332e:	d902      	bls.n	8003336 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 8003330:	2303      	movs	r3, #3
 8003332:	73fb      	strb	r3, [r7, #15]
        break;
 8003334:	e004      	b.n	8003340 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003336:	f7ff fe2b 	bl	8002f90 <LL_RCC_PLLSAI1_IsReady>
 800333a:	4603      	mov	r3, r0
 800333c:	2b01      	cmp	r3, #1
 800333e:	d1f0      	bne.n	8003322 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 8003340:	7bfb      	ldrb	r3, [r7, #15]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d108      	bne.n	8003358 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8003346:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800334a:	691a      	ldr	r2, [r3, #16]
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	691b      	ldr	r3, [r3, #16]
 8003350:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003354:	4313      	orrs	r3, r2
 8003356:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8003358:	7bfb      	ldrb	r3, [r7, #15]
}
 800335a:	4618      	mov	r0, r3
 800335c:	3710      	adds	r7, #16
 800335e:	46bd      	mov	sp, r7
 8003360:	bd80      	pop	{r7, pc}

08003362 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8003362:	b580      	push	{r7, lr}
 8003364:	b084      	sub	sp, #16
 8003366:	af00      	add	r7, sp, #0
 8003368:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800336a:	2300      	movs	r3, #0
 800336c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800336e:	f7ff fe00 	bl	8002f72 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003372:	f7fd fe19 	bl	8000fa8 <HAL_GetTick>
 8003376:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003378:	e009      	b.n	800338e <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800337a:	f7fd fe15 	bl	8000fa8 <HAL_GetTick>
 800337e:	4602      	mov	r2, r0
 8003380:	68bb      	ldr	r3, [r7, #8]
 8003382:	1ad3      	subs	r3, r2, r3
 8003384:	2b02      	cmp	r3, #2
 8003386:	d902      	bls.n	800338e <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 8003388:	2303      	movs	r3, #3
 800338a:	73fb      	strb	r3, [r7, #15]
      break;
 800338c:	e004      	b.n	8003398 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800338e:	f7ff fdff 	bl	8002f90 <LL_RCC_PLLSAI1_IsReady>
 8003392:	4603      	mov	r3, r0
 8003394:	2b00      	cmp	r3, #0
 8003396:	d1f0      	bne.n	800337a <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 8003398:	7bfb      	ldrb	r3, [r7, #15]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d137      	bne.n	800340e <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800339e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80033a2:	691b      	ldr	r3, [r3, #16]
 80033a4:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	021b      	lsls	r3, r3, #8
 80033ae:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80033b2:	4313      	orrs	r3, r2
 80033b4:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 80033b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80033ba:	691b      	ldr	r3, [r3, #16]
 80033bc:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	689b      	ldr	r3, [r3, #8]
 80033c4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80033c8:	4313      	orrs	r3, r2
 80033ca:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80033cc:	f7ff fdc2 	bl	8002f54 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80033d0:	f7fd fdea 	bl	8000fa8 <HAL_GetTick>
 80033d4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80033d6:	e009      	b.n	80033ec <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80033d8:	f7fd fde6 	bl	8000fa8 <HAL_GetTick>
 80033dc:	4602      	mov	r2, r0
 80033de:	68bb      	ldr	r3, [r7, #8]
 80033e0:	1ad3      	subs	r3, r2, r3
 80033e2:	2b02      	cmp	r3, #2
 80033e4:	d902      	bls.n	80033ec <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 80033e6:	2303      	movs	r3, #3
 80033e8:	73fb      	strb	r3, [r7, #15]
        break;
 80033ea:	e004      	b.n	80033f6 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80033ec:	f7ff fdd0 	bl	8002f90 <LL_RCC_PLLSAI1_IsReady>
 80033f0:	4603      	mov	r3, r0
 80033f2:	2b01      	cmp	r3, #1
 80033f4:	d1f0      	bne.n	80033d8 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 80033f6:	7bfb      	ldrb	r3, [r7, #15]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d108      	bne.n	800340e <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80033fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003400:	691a      	ldr	r2, [r3, #16]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	691b      	ldr	r3, [r3, #16]
 8003406:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800340a:	4313      	orrs	r3, r2
 800340c:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800340e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003410:	4618      	mov	r0, r3
 8003412:	3710      	adds	r7, #16
 8003414:	46bd      	mov	sp, r7
 8003416:	bd80      	pop	{r7, pc}

08003418 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b084      	sub	sp, #16
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003420:	2300      	movs	r3, #0
 8003422:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8003424:	f7ff fda5 	bl	8002f72 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003428:	f7fd fdbe 	bl	8000fa8 <HAL_GetTick>
 800342c:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800342e:	e009      	b.n	8003444 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003430:	f7fd fdba 	bl	8000fa8 <HAL_GetTick>
 8003434:	4602      	mov	r2, r0
 8003436:	68bb      	ldr	r3, [r7, #8]
 8003438:	1ad3      	subs	r3, r2, r3
 800343a:	2b02      	cmp	r3, #2
 800343c:	d902      	bls.n	8003444 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 800343e:	2303      	movs	r3, #3
 8003440:	73fb      	strb	r3, [r7, #15]
      break;
 8003442:	e004      	b.n	800344e <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003444:	f7ff fda4 	bl	8002f90 <LL_RCC_PLLSAI1_IsReady>
 8003448:	4603      	mov	r3, r0
 800344a:	2b00      	cmp	r3, #0
 800344c:	d1f0      	bne.n	8003430 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 800344e:	7bfb      	ldrb	r3, [r7, #15]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d137      	bne.n	80034c4 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8003454:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003458:	691b      	ldr	r3, [r3, #16]
 800345a:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	021b      	lsls	r3, r3, #8
 8003464:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003468:	4313      	orrs	r3, r2
 800346a:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 800346c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003470:	691b      	ldr	r3, [r3, #16]
 8003472:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	68db      	ldr	r3, [r3, #12]
 800347a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800347e:	4313      	orrs	r3, r2
 8003480:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8003482:	f7ff fd67 	bl	8002f54 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003486:	f7fd fd8f 	bl	8000fa8 <HAL_GetTick>
 800348a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800348c:	e009      	b.n	80034a2 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800348e:	f7fd fd8b 	bl	8000fa8 <HAL_GetTick>
 8003492:	4602      	mov	r2, r0
 8003494:	68bb      	ldr	r3, [r7, #8]
 8003496:	1ad3      	subs	r3, r2, r3
 8003498:	2b02      	cmp	r3, #2
 800349a:	d902      	bls.n	80034a2 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 800349c:	2303      	movs	r3, #3
 800349e:	73fb      	strb	r3, [r7, #15]
        break;
 80034a0:	e004      	b.n	80034ac <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80034a2:	f7ff fd75 	bl	8002f90 <LL_RCC_PLLSAI1_IsReady>
 80034a6:	4603      	mov	r3, r0
 80034a8:	2b01      	cmp	r3, #1
 80034aa:	d1f0      	bne.n	800348e <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 80034ac:	7bfb      	ldrb	r3, [r7, #15]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d108      	bne.n	80034c4 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80034b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80034b6:	691a      	ldr	r2, [r3, #16]
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	691b      	ldr	r3, [r3, #16]
 80034bc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80034c0:	4313      	orrs	r3, r2
 80034c2:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80034c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80034c6:	4618      	mov	r0, r3
 80034c8:	3710      	adds	r7, #16
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bd80      	pop	{r7, pc}

080034ce <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80034ce:	b580      	push	{r7, lr}
 80034d0:	b082      	sub	sp, #8
 80034d2:	af00      	add	r7, sp, #0
 80034d4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d101      	bne.n	80034e0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80034dc:	2301      	movs	r3, #1
 80034de:	e049      	b.n	8003574 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034e6:	b2db      	uxtb	r3, r3
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d106      	bne.n	80034fa <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2200      	movs	r2, #0
 80034f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80034f4:	6878      	ldr	r0, [r7, #4]
 80034f6:	f000 f841 	bl	800357c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2202      	movs	r2, #2
 80034fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681a      	ldr	r2, [r3, #0]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	3304      	adds	r3, #4
 800350a:	4619      	mov	r1, r3
 800350c:	4610      	mov	r0, r2
 800350e:	f000 f9d5 	bl	80038bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2201      	movs	r2, #1
 8003516:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2201      	movs	r2, #1
 800351e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2201      	movs	r2, #1
 8003526:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2201      	movs	r2, #1
 800352e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2201      	movs	r2, #1
 8003536:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	2201      	movs	r2, #1
 800353e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2201      	movs	r2, #1
 8003546:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2201      	movs	r2, #1
 800354e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2201      	movs	r2, #1
 8003556:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2201      	movs	r2, #1
 800355e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2201      	movs	r2, #1
 8003566:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2201      	movs	r2, #1
 800356e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003572:	2300      	movs	r3, #0
}
 8003574:	4618      	mov	r0, r3
 8003576:	3708      	adds	r7, #8
 8003578:	46bd      	mov	sp, r7
 800357a:	bd80      	pop	{r7, pc}

0800357c <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800357c:	b480      	push	{r7}
 800357e:	b083      	sub	sp, #12
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003584:	bf00      	nop
 8003586:	370c      	adds	r7, #12
 8003588:	46bd      	mov	sp, r7
 800358a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358e:	4770      	bx	lr

08003590 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003590:	b480      	push	{r7}
 8003592:	b085      	sub	sp, #20
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800359e:	b2db      	uxtb	r3, r3
 80035a0:	2b01      	cmp	r3, #1
 80035a2:	d001      	beq.n	80035a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80035a4:	2301      	movs	r3, #1
 80035a6:	e036      	b.n	8003616 <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2202      	movs	r2, #2
 80035ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	68da      	ldr	r2, [r3, #12]
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f042 0201 	orr.w	r2, r2, #1
 80035be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4a17      	ldr	r2, [pc, #92]	; (8003624 <HAL_TIM_Base_Start_IT+0x94>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d004      	beq.n	80035d4 <HAL_TIM_Base_Start_IT+0x44>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035d2:	d115      	bne.n	8003600 <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	689a      	ldr	r2, [r3, #8]
 80035da:	4b13      	ldr	r3, [pc, #76]	; (8003628 <HAL_TIM_Base_Start_IT+0x98>)
 80035dc:	4013      	ands	r3, r2
 80035de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	2b06      	cmp	r3, #6
 80035e4:	d015      	beq.n	8003612 <HAL_TIM_Base_Start_IT+0x82>
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80035ec:	d011      	beq.n	8003612 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	681a      	ldr	r2, [r3, #0]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f042 0201 	orr.w	r2, r2, #1
 80035fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035fe:	e008      	b.n	8003612 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f042 0201 	orr.w	r2, r2, #1
 800360e:	601a      	str	r2, [r3, #0]
 8003610:	e000      	b.n	8003614 <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003612:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003614:	2300      	movs	r3, #0
}
 8003616:	4618      	mov	r0, r3
 8003618:	3714      	adds	r7, #20
 800361a:	46bd      	mov	sp, r7
 800361c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003620:	4770      	bx	lr
 8003622:	bf00      	nop
 8003624:	40012c00 	.word	0x40012c00
 8003628:	00010007 	.word	0x00010007

0800362c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b082      	sub	sp, #8
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	691b      	ldr	r3, [r3, #16]
 800363a:	f003 0302 	and.w	r3, r3, #2
 800363e:	2b02      	cmp	r3, #2
 8003640:	d122      	bne.n	8003688 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	68db      	ldr	r3, [r3, #12]
 8003648:	f003 0302 	and.w	r3, r3, #2
 800364c:	2b02      	cmp	r3, #2
 800364e:	d11b      	bne.n	8003688 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f06f 0202 	mvn.w	r2, #2
 8003658:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2201      	movs	r2, #1
 800365e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	699b      	ldr	r3, [r3, #24]
 8003666:	f003 0303 	and.w	r3, r3, #3
 800366a:	2b00      	cmp	r3, #0
 800366c:	d003      	beq.n	8003676 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800366e:	6878      	ldr	r0, [r7, #4]
 8003670:	f000 f905 	bl	800387e <HAL_TIM_IC_CaptureCallback>
 8003674:	e005      	b.n	8003682 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003676:	6878      	ldr	r0, [r7, #4]
 8003678:	f000 f8f7 	bl	800386a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800367c:	6878      	ldr	r0, [r7, #4]
 800367e:	f000 f908 	bl	8003892 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2200      	movs	r2, #0
 8003686:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	691b      	ldr	r3, [r3, #16]
 800368e:	f003 0304 	and.w	r3, r3, #4
 8003692:	2b04      	cmp	r3, #4
 8003694:	d122      	bne.n	80036dc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	68db      	ldr	r3, [r3, #12]
 800369c:	f003 0304 	and.w	r3, r3, #4
 80036a0:	2b04      	cmp	r3, #4
 80036a2:	d11b      	bne.n	80036dc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f06f 0204 	mvn.w	r2, #4
 80036ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2202      	movs	r2, #2
 80036b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	699b      	ldr	r3, [r3, #24]
 80036ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d003      	beq.n	80036ca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036c2:	6878      	ldr	r0, [r7, #4]
 80036c4:	f000 f8db 	bl	800387e <HAL_TIM_IC_CaptureCallback>
 80036c8:	e005      	b.n	80036d6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036ca:	6878      	ldr	r0, [r7, #4]
 80036cc:	f000 f8cd 	bl	800386a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036d0:	6878      	ldr	r0, [r7, #4]
 80036d2:	f000 f8de 	bl	8003892 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2200      	movs	r2, #0
 80036da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	691b      	ldr	r3, [r3, #16]
 80036e2:	f003 0308 	and.w	r3, r3, #8
 80036e6:	2b08      	cmp	r3, #8
 80036e8:	d122      	bne.n	8003730 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	68db      	ldr	r3, [r3, #12]
 80036f0:	f003 0308 	and.w	r3, r3, #8
 80036f4:	2b08      	cmp	r3, #8
 80036f6:	d11b      	bne.n	8003730 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f06f 0208 	mvn.w	r2, #8
 8003700:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2204      	movs	r2, #4
 8003706:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	69db      	ldr	r3, [r3, #28]
 800370e:	f003 0303 	and.w	r3, r3, #3
 8003712:	2b00      	cmp	r3, #0
 8003714:	d003      	beq.n	800371e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003716:	6878      	ldr	r0, [r7, #4]
 8003718:	f000 f8b1 	bl	800387e <HAL_TIM_IC_CaptureCallback>
 800371c:	e005      	b.n	800372a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800371e:	6878      	ldr	r0, [r7, #4]
 8003720:	f000 f8a3 	bl	800386a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003724:	6878      	ldr	r0, [r7, #4]
 8003726:	f000 f8b4 	bl	8003892 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2200      	movs	r2, #0
 800372e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	691b      	ldr	r3, [r3, #16]
 8003736:	f003 0310 	and.w	r3, r3, #16
 800373a:	2b10      	cmp	r3, #16
 800373c:	d122      	bne.n	8003784 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	68db      	ldr	r3, [r3, #12]
 8003744:	f003 0310 	and.w	r3, r3, #16
 8003748:	2b10      	cmp	r3, #16
 800374a:	d11b      	bne.n	8003784 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f06f 0210 	mvn.w	r2, #16
 8003754:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2208      	movs	r2, #8
 800375a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	69db      	ldr	r3, [r3, #28]
 8003762:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003766:	2b00      	cmp	r3, #0
 8003768:	d003      	beq.n	8003772 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800376a:	6878      	ldr	r0, [r7, #4]
 800376c:	f000 f887 	bl	800387e <HAL_TIM_IC_CaptureCallback>
 8003770:	e005      	b.n	800377e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003772:	6878      	ldr	r0, [r7, #4]
 8003774:	f000 f879 	bl	800386a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003778:	6878      	ldr	r0, [r7, #4]
 800377a:	f000 f88a 	bl	8003892 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	2200      	movs	r2, #0
 8003782:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	691b      	ldr	r3, [r3, #16]
 800378a:	f003 0301 	and.w	r3, r3, #1
 800378e:	2b01      	cmp	r3, #1
 8003790:	d10e      	bne.n	80037b0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	68db      	ldr	r3, [r3, #12]
 8003798:	f003 0301 	and.w	r3, r3, #1
 800379c:	2b01      	cmp	r3, #1
 800379e:	d107      	bne.n	80037b0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f06f 0201 	mvn.w	r2, #1
 80037a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80037aa:	6878      	ldr	r0, [r7, #4]
 80037ac:	f7fd f8aa 	bl	8000904 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	691b      	ldr	r3, [r3, #16]
 80037b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037ba:	2b80      	cmp	r3, #128	; 0x80
 80037bc:	d10e      	bne.n	80037dc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	68db      	ldr	r3, [r3, #12]
 80037c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037c8:	2b80      	cmp	r3, #128	; 0x80
 80037ca:	d107      	bne.n	80037dc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80037d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80037d6:	6878      	ldr	r0, [r7, #4]
 80037d8:	f000 f8de 	bl	8003998 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	691b      	ldr	r3, [r3, #16]
 80037e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037ea:	d10e      	bne.n	800380a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	68db      	ldr	r3, [r3, #12]
 80037f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037f6:	2b80      	cmp	r3, #128	; 0x80
 80037f8:	d107      	bne.n	800380a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003802:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003804:	6878      	ldr	r0, [r7, #4]
 8003806:	f000 f8d1 	bl	80039ac <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	691b      	ldr	r3, [r3, #16]
 8003810:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003814:	2b40      	cmp	r3, #64	; 0x40
 8003816:	d10e      	bne.n	8003836 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	68db      	ldr	r3, [r3, #12]
 800381e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003822:	2b40      	cmp	r3, #64	; 0x40
 8003824:	d107      	bne.n	8003836 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800382e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003830:	6878      	ldr	r0, [r7, #4]
 8003832:	f000 f838 	bl	80038a6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	691b      	ldr	r3, [r3, #16]
 800383c:	f003 0320 	and.w	r3, r3, #32
 8003840:	2b20      	cmp	r3, #32
 8003842:	d10e      	bne.n	8003862 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	68db      	ldr	r3, [r3, #12]
 800384a:	f003 0320 	and.w	r3, r3, #32
 800384e:	2b20      	cmp	r3, #32
 8003850:	d107      	bne.n	8003862 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f06f 0220 	mvn.w	r2, #32
 800385a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800385c:	6878      	ldr	r0, [r7, #4]
 800385e:	f000 f891 	bl	8003984 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003862:	bf00      	nop
 8003864:	3708      	adds	r7, #8
 8003866:	46bd      	mov	sp, r7
 8003868:	bd80      	pop	{r7, pc}

0800386a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800386a:	b480      	push	{r7}
 800386c:	b083      	sub	sp, #12
 800386e:	af00      	add	r7, sp, #0
 8003870:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003872:	bf00      	nop
 8003874:	370c      	adds	r7, #12
 8003876:	46bd      	mov	sp, r7
 8003878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387c:	4770      	bx	lr

0800387e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800387e:	b480      	push	{r7}
 8003880:	b083      	sub	sp, #12
 8003882:	af00      	add	r7, sp, #0
 8003884:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003886:	bf00      	nop
 8003888:	370c      	adds	r7, #12
 800388a:	46bd      	mov	sp, r7
 800388c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003890:	4770      	bx	lr

08003892 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003892:	b480      	push	{r7}
 8003894:	b083      	sub	sp, #12
 8003896:	af00      	add	r7, sp, #0
 8003898:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800389a:	bf00      	nop
 800389c:	370c      	adds	r7, #12
 800389e:	46bd      	mov	sp, r7
 80038a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a4:	4770      	bx	lr

080038a6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80038a6:	b480      	push	{r7}
 80038a8:	b083      	sub	sp, #12
 80038aa:	af00      	add	r7, sp, #0
 80038ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80038ae:	bf00      	nop
 80038b0:	370c      	adds	r7, #12
 80038b2:	46bd      	mov	sp, r7
 80038b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b8:	4770      	bx	lr
	...

080038bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80038bc:	b480      	push	{r7}
 80038be:	b085      	sub	sp, #20
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
 80038c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	4a2a      	ldr	r2, [pc, #168]	; (8003978 <TIM_Base_SetConfig+0xbc>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d003      	beq.n	80038dc <TIM_Base_SetConfig+0x20>
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038da:	d108      	bne.n	80038ee <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	68fa      	ldr	r2, [r7, #12]
 80038ea:	4313      	orrs	r3, r2
 80038ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	4a21      	ldr	r2, [pc, #132]	; (8003978 <TIM_Base_SetConfig+0xbc>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d00b      	beq.n	800390e <TIM_Base_SetConfig+0x52>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038fc:	d007      	beq.n	800390e <TIM_Base_SetConfig+0x52>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	4a1e      	ldr	r2, [pc, #120]	; (800397c <TIM_Base_SetConfig+0xc0>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d003      	beq.n	800390e <TIM_Base_SetConfig+0x52>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	4a1d      	ldr	r2, [pc, #116]	; (8003980 <TIM_Base_SetConfig+0xc4>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d108      	bne.n	8003920 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003914:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	68db      	ldr	r3, [r3, #12]
 800391a:	68fa      	ldr	r2, [r7, #12]
 800391c:	4313      	orrs	r3, r2
 800391e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	695b      	ldr	r3, [r3, #20]
 800392a:	4313      	orrs	r3, r2
 800392c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	68fa      	ldr	r2, [r7, #12]
 8003932:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	689a      	ldr	r2, [r3, #8]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	681a      	ldr	r2, [r3, #0]
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	4a0c      	ldr	r2, [pc, #48]	; (8003978 <TIM_Base_SetConfig+0xbc>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d007      	beq.n	800395c <TIM_Base_SetConfig+0xa0>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	4a0b      	ldr	r2, [pc, #44]	; (800397c <TIM_Base_SetConfig+0xc0>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d003      	beq.n	800395c <TIM_Base_SetConfig+0xa0>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	4a0a      	ldr	r2, [pc, #40]	; (8003980 <TIM_Base_SetConfig+0xc4>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d103      	bne.n	8003964 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	691a      	ldr	r2, [r3, #16]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2201      	movs	r2, #1
 8003968:	615a      	str	r2, [r3, #20]
}
 800396a:	bf00      	nop
 800396c:	3714      	adds	r7, #20
 800396e:	46bd      	mov	sp, r7
 8003970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003974:	4770      	bx	lr
 8003976:	bf00      	nop
 8003978:	40012c00 	.word	0x40012c00
 800397c:	40014400 	.word	0x40014400
 8003980:	40014800 	.word	0x40014800

08003984 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003984:	b480      	push	{r7}
 8003986:	b083      	sub	sp, #12
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800398c:	bf00      	nop
 800398e:	370c      	adds	r7, #12
 8003990:	46bd      	mov	sp, r7
 8003992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003996:	4770      	bx	lr

08003998 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003998:	b480      	push	{r7}
 800399a:	b083      	sub	sp, #12
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80039a0:	bf00      	nop
 80039a2:	370c      	adds	r7, #12
 80039a4:	46bd      	mov	sp, r7
 80039a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039aa:	4770      	bx	lr

080039ac <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80039ac:	b480      	push	{r7}
 80039ae:	b083      	sub	sp, #12
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80039b4:	bf00      	nop
 80039b6:	370c      	adds	r7, #12
 80039b8:	46bd      	mov	sp, r7
 80039ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039be:	4770      	bx	lr

080039c0 <LL_RCC_GetUSARTClockSource>:
{
 80039c0:	b480      	push	{r7}
 80039c2:	b083      	sub	sp, #12
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 80039c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80039cc:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	4013      	ands	r3, r2
}
 80039d4:	4618      	mov	r0, r3
 80039d6:	370c      	adds	r7, #12
 80039d8:	46bd      	mov	sp, r7
 80039da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039de:	4770      	bx	lr

080039e0 <LL_RCC_GetLPUARTClockSource>:
{
 80039e0:	b480      	push	{r7}
 80039e2:	b083      	sub	sp, #12
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 80039e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80039ec:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	4013      	ands	r3, r2
}
 80039f4:	4618      	mov	r0, r3
 80039f6:	370c      	adds	r7, #12
 80039f8:	46bd      	mov	sp, r7
 80039fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fe:	4770      	bx	lr

08003a00 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b082      	sub	sp, #8
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d101      	bne.n	8003a12 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	e042      	b.n	8003a98 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d106      	bne.n	8003a2a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003a24:	6878      	ldr	r0, [r7, #4]
 8003a26:	f7fc ffeb 	bl	8000a00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2224      	movs	r2, #36	; 0x24
 8003a2e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	681a      	ldr	r2, [r3, #0]
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f022 0201 	bic.w	r2, r2, #1
 8003a40:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003a42:	6878      	ldr	r0, [r7, #4]
 8003a44:	f000 f82c 	bl	8003aa0 <UART_SetConfig>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	2b01      	cmp	r3, #1
 8003a4c:	d101      	bne.n	8003a52 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003a4e:	2301      	movs	r3, #1
 8003a50:	e022      	b.n	8003a98 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d002      	beq.n	8003a60 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8003a5a:	6878      	ldr	r0, [r7, #4]
 8003a5c:	f000 fa46 	bl	8003eec <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	685a      	ldr	r2, [r3, #4]
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003a6e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	689a      	ldr	r2, [r3, #8]
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003a7e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	681a      	ldr	r2, [r3, #0]
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f042 0201 	orr.w	r2, r2, #1
 8003a8e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003a90:	6878      	ldr	r0, [r7, #4]
 8003a92:	f000 facd 	bl	8004030 <UART_CheckIdleState>
 8003a96:	4603      	mov	r3, r0
}
 8003a98:	4618      	mov	r0, r3
 8003a9a:	3708      	adds	r7, #8
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}

08003aa0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003aa0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003aa4:	b08c      	sub	sp, #48	; 0x30
 8003aa6:	af00      	add	r7, sp, #0
 8003aa8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003aaa:	2300      	movs	r3, #0
 8003aac:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003ab0:	697b      	ldr	r3, [r7, #20]
 8003ab2:	689a      	ldr	r2, [r3, #8]
 8003ab4:	697b      	ldr	r3, [r7, #20]
 8003ab6:	691b      	ldr	r3, [r3, #16]
 8003ab8:	431a      	orrs	r2, r3
 8003aba:	697b      	ldr	r3, [r7, #20]
 8003abc:	695b      	ldr	r3, [r3, #20]
 8003abe:	431a      	orrs	r2, r3
 8003ac0:	697b      	ldr	r3, [r7, #20]
 8003ac2:	69db      	ldr	r3, [r3, #28]
 8003ac4:	4313      	orrs	r3, r2
 8003ac6:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003ac8:	697b      	ldr	r3, [r7, #20]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	681a      	ldr	r2, [r3, #0]
 8003ace:	4baf      	ldr	r3, [pc, #700]	; (8003d8c <UART_SetConfig+0x2ec>)
 8003ad0:	4013      	ands	r3, r2
 8003ad2:	697a      	ldr	r2, [r7, #20]
 8003ad4:	6812      	ldr	r2, [r2, #0]
 8003ad6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003ad8:	430b      	orrs	r3, r1
 8003ada:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003adc:	697b      	ldr	r3, [r7, #20]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003ae6:	697b      	ldr	r3, [r7, #20]
 8003ae8:	68da      	ldr	r2, [r3, #12]
 8003aea:	697b      	ldr	r3, [r7, #20]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	430a      	orrs	r2, r1
 8003af0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003af2:	697b      	ldr	r3, [r7, #20]
 8003af4:	699b      	ldr	r3, [r3, #24]
 8003af6:	62fb      	str	r3, [r7, #44]	; 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003af8:	697b      	ldr	r3, [r7, #20]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4aa4      	ldr	r2, [pc, #656]	; (8003d90 <UART_SetConfig+0x2f0>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d004      	beq.n	8003b0c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003b02:	697b      	ldr	r3, [r7, #20]
 8003b04:	6a1b      	ldr	r3, [r3, #32]
 8003b06:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003b0c:	697b      	ldr	r3, [r7, #20]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	689b      	ldr	r3, [r3, #8]
 8003b12:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8003b16:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8003b1a:	697a      	ldr	r2, [r7, #20]
 8003b1c:	6812      	ldr	r2, [r2, #0]
 8003b1e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003b20:	430b      	orrs	r3, r1
 8003b22:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003b24:	697b      	ldr	r3, [r7, #20]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b2a:	f023 010f 	bic.w	r1, r3, #15
 8003b2e:	697b      	ldr	r3, [r7, #20]
 8003b30:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	430a      	orrs	r2, r1
 8003b38:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003b3a:	697b      	ldr	r3, [r7, #20]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a95      	ldr	r2, [pc, #596]	; (8003d94 <UART_SetConfig+0x2f4>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d125      	bne.n	8003b90 <UART_SetConfig+0xf0>
 8003b44:	2003      	movs	r0, #3
 8003b46:	f7ff ff3b 	bl	80039c0 <LL_RCC_GetUSARTClockSource>
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	2b03      	cmp	r3, #3
 8003b4e:	d81b      	bhi.n	8003b88 <UART_SetConfig+0xe8>
 8003b50:	a201      	add	r2, pc, #4	; (adr r2, 8003b58 <UART_SetConfig+0xb8>)
 8003b52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b56:	bf00      	nop
 8003b58:	08003b69 	.word	0x08003b69
 8003b5c:	08003b79 	.word	0x08003b79
 8003b60:	08003b71 	.word	0x08003b71
 8003b64:	08003b81 	.word	0x08003b81
 8003b68:	2301      	movs	r3, #1
 8003b6a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003b6e:	e042      	b.n	8003bf6 <UART_SetConfig+0x156>
 8003b70:	2302      	movs	r3, #2
 8003b72:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003b76:	e03e      	b.n	8003bf6 <UART_SetConfig+0x156>
 8003b78:	2304      	movs	r3, #4
 8003b7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003b7e:	e03a      	b.n	8003bf6 <UART_SetConfig+0x156>
 8003b80:	2308      	movs	r3, #8
 8003b82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003b86:	e036      	b.n	8003bf6 <UART_SetConfig+0x156>
 8003b88:	2310      	movs	r3, #16
 8003b8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003b8e:	e032      	b.n	8003bf6 <UART_SetConfig+0x156>
 8003b90:	697b      	ldr	r3, [r7, #20]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	4a7e      	ldr	r2, [pc, #504]	; (8003d90 <UART_SetConfig+0x2f0>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d12a      	bne.n	8003bf0 <UART_SetConfig+0x150>
 8003b9a:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8003b9e:	f7ff ff1f 	bl	80039e0 <LL_RCC_GetLPUARTClockSource>
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003ba8:	d01a      	beq.n	8003be0 <UART_SetConfig+0x140>
 8003baa:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003bae:	d81b      	bhi.n	8003be8 <UART_SetConfig+0x148>
 8003bb0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003bb4:	d00c      	beq.n	8003bd0 <UART_SetConfig+0x130>
 8003bb6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003bba:	d815      	bhi.n	8003be8 <UART_SetConfig+0x148>
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d003      	beq.n	8003bc8 <UART_SetConfig+0x128>
 8003bc0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003bc4:	d008      	beq.n	8003bd8 <UART_SetConfig+0x138>
 8003bc6:	e00f      	b.n	8003be8 <UART_SetConfig+0x148>
 8003bc8:	2300      	movs	r3, #0
 8003bca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003bce:	e012      	b.n	8003bf6 <UART_SetConfig+0x156>
 8003bd0:	2302      	movs	r3, #2
 8003bd2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003bd6:	e00e      	b.n	8003bf6 <UART_SetConfig+0x156>
 8003bd8:	2304      	movs	r3, #4
 8003bda:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003bde:	e00a      	b.n	8003bf6 <UART_SetConfig+0x156>
 8003be0:	2308      	movs	r3, #8
 8003be2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003be6:	e006      	b.n	8003bf6 <UART_SetConfig+0x156>
 8003be8:	2310      	movs	r3, #16
 8003bea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003bee:	e002      	b.n	8003bf6 <UART_SetConfig+0x156>
 8003bf0:	2310      	movs	r3, #16
 8003bf2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003bf6:	697b      	ldr	r3, [r7, #20]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4a65      	ldr	r2, [pc, #404]	; (8003d90 <UART_SetConfig+0x2f0>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	f040 8097 	bne.w	8003d30 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003c02:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003c06:	2b08      	cmp	r3, #8
 8003c08:	d823      	bhi.n	8003c52 <UART_SetConfig+0x1b2>
 8003c0a:	a201      	add	r2, pc, #4	; (adr r2, 8003c10 <UART_SetConfig+0x170>)
 8003c0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c10:	08003c35 	.word	0x08003c35
 8003c14:	08003c53 	.word	0x08003c53
 8003c18:	08003c3d 	.word	0x08003c3d
 8003c1c:	08003c53 	.word	0x08003c53
 8003c20:	08003c43 	.word	0x08003c43
 8003c24:	08003c53 	.word	0x08003c53
 8003c28:	08003c53 	.word	0x08003c53
 8003c2c:	08003c53 	.word	0x08003c53
 8003c30:	08003c4b 	.word	0x08003c4b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c34:	f7fe ff00 	bl	8002a38 <HAL_RCC_GetPCLK1Freq>
 8003c38:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003c3a:	e010      	b.n	8003c5e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003c3c:	4b56      	ldr	r3, [pc, #344]	; (8003d98 <UART_SetConfig+0x2f8>)
 8003c3e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003c40:	e00d      	b.n	8003c5e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003c42:	f7fe fe79 	bl	8002938 <HAL_RCC_GetSysClockFreq>
 8003c46:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003c48:	e009      	b.n	8003c5e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003c4a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003c4e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003c50:	e005      	b.n	8003c5e <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 8003c52:	2300      	movs	r3, #0
 8003c54:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003c5c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	f000 812a 	beq.w	8003eba <UART_SetConfig+0x41a>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003c66:	697b      	ldr	r3, [r7, #20]
 8003c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c6a:	4a4c      	ldr	r2, [pc, #304]	; (8003d9c <UART_SetConfig+0x2fc>)
 8003c6c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003c70:	461a      	mov	r2, r3
 8003c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c74:	fbb3 f3f2 	udiv	r3, r3, r2
 8003c78:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003c7a:	697b      	ldr	r3, [r7, #20]
 8003c7c:	685a      	ldr	r2, [r3, #4]
 8003c7e:	4613      	mov	r3, r2
 8003c80:	005b      	lsls	r3, r3, #1
 8003c82:	4413      	add	r3, r2
 8003c84:	69ba      	ldr	r2, [r7, #24]
 8003c86:	429a      	cmp	r2, r3
 8003c88:	d305      	bcc.n	8003c96 <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003c8a:	697b      	ldr	r3, [r7, #20]
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003c90:	69ba      	ldr	r2, [r7, #24]
 8003c92:	429a      	cmp	r2, r3
 8003c94:	d903      	bls.n	8003c9e <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 8003c96:	2301      	movs	r3, #1
 8003c98:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003c9c:	e10d      	b.n	8003eba <UART_SetConfig+0x41a>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	60bb      	str	r3, [r7, #8]
 8003ca4:	60fa      	str	r2, [r7, #12]
 8003ca6:	697b      	ldr	r3, [r7, #20]
 8003ca8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003caa:	4a3c      	ldr	r2, [pc, #240]	; (8003d9c <UART_SetConfig+0x2fc>)
 8003cac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003cb0:	b29b      	uxth	r3, r3
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	603b      	str	r3, [r7, #0]
 8003cb6:	607a      	str	r2, [r7, #4]
 8003cb8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003cbc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003cc0:	f7fc fa5e 	bl	8000180 <__aeabi_uldivmod>
 8003cc4:	4602      	mov	r2, r0
 8003cc6:	460b      	mov	r3, r1
 8003cc8:	4610      	mov	r0, r2
 8003cca:	4619      	mov	r1, r3
 8003ccc:	f04f 0200 	mov.w	r2, #0
 8003cd0:	f04f 0300 	mov.w	r3, #0
 8003cd4:	020b      	lsls	r3, r1, #8
 8003cd6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003cda:	0202      	lsls	r2, r0, #8
 8003cdc:	6979      	ldr	r1, [r7, #20]
 8003cde:	6849      	ldr	r1, [r1, #4]
 8003ce0:	0849      	lsrs	r1, r1, #1
 8003ce2:	2000      	movs	r0, #0
 8003ce4:	460c      	mov	r4, r1
 8003ce6:	4605      	mov	r5, r0
 8003ce8:	eb12 0804 	adds.w	r8, r2, r4
 8003cec:	eb43 0905 	adc.w	r9, r3, r5
 8003cf0:	697b      	ldr	r3, [r7, #20]
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	469a      	mov	sl, r3
 8003cf8:	4693      	mov	fp, r2
 8003cfa:	4652      	mov	r2, sl
 8003cfc:	465b      	mov	r3, fp
 8003cfe:	4640      	mov	r0, r8
 8003d00:	4649      	mov	r1, r9
 8003d02:	f7fc fa3d 	bl	8000180 <__aeabi_uldivmod>
 8003d06:	4602      	mov	r2, r0
 8003d08:	460b      	mov	r3, r1
 8003d0a:	4613      	mov	r3, r2
 8003d0c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003d0e:	6a3b      	ldr	r3, [r7, #32]
 8003d10:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003d14:	d308      	bcc.n	8003d28 <UART_SetConfig+0x288>
 8003d16:	6a3b      	ldr	r3, [r7, #32]
 8003d18:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003d1c:	d204      	bcs.n	8003d28 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 8003d1e:	697b      	ldr	r3, [r7, #20]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	6a3a      	ldr	r2, [r7, #32]
 8003d24:	60da      	str	r2, [r3, #12]
 8003d26:	e0c8      	b.n	8003eba <UART_SetConfig+0x41a>
        }
        else
        {
          ret = HAL_ERROR;
 8003d28:	2301      	movs	r3, #1
 8003d2a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003d2e:	e0c4      	b.n	8003eba <UART_SetConfig+0x41a>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003d30:	697b      	ldr	r3, [r7, #20]
 8003d32:	69db      	ldr	r3, [r3, #28]
 8003d34:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d38:	d16d      	bne.n	8003e16 <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 8003d3a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003d3e:	3b01      	subs	r3, #1
 8003d40:	2b07      	cmp	r3, #7
 8003d42:	d82d      	bhi.n	8003da0 <UART_SetConfig+0x300>
 8003d44:	a201      	add	r2, pc, #4	; (adr r2, 8003d4c <UART_SetConfig+0x2ac>)
 8003d46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d4a:	bf00      	nop
 8003d4c:	08003d6d 	.word	0x08003d6d
 8003d50:	08003d75 	.word	0x08003d75
 8003d54:	08003da1 	.word	0x08003da1
 8003d58:	08003d7b 	.word	0x08003d7b
 8003d5c:	08003da1 	.word	0x08003da1
 8003d60:	08003da1 	.word	0x08003da1
 8003d64:	08003da1 	.word	0x08003da1
 8003d68:	08003d83 	.word	0x08003d83
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003d6c:	f7fe fe7a 	bl	8002a64 <HAL_RCC_GetPCLK2Freq>
 8003d70:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003d72:	e01b      	b.n	8003dac <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d74:	4b08      	ldr	r3, [pc, #32]	; (8003d98 <UART_SetConfig+0x2f8>)
 8003d76:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003d78:	e018      	b.n	8003dac <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d7a:	f7fe fddd 	bl	8002938 <HAL_RCC_GetSysClockFreq>
 8003d7e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003d80:	e014      	b.n	8003dac <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d82:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003d86:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003d88:	e010      	b.n	8003dac <UART_SetConfig+0x30c>
 8003d8a:	bf00      	nop
 8003d8c:	cfff69f3 	.word	0xcfff69f3
 8003d90:	40008000 	.word	0x40008000
 8003d94:	40013800 	.word	0x40013800
 8003d98:	00f42400 	.word	0x00f42400
 8003d9c:	080079cc 	.word	0x080079cc
      default:
        pclk = 0U;
 8003da0:	2300      	movs	r3, #0
 8003da2:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003da4:	2301      	movs	r3, #1
 8003da6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003daa:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	f000 8083 	beq.w	8003eba <UART_SetConfig+0x41a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003db4:	697b      	ldr	r3, [r7, #20]
 8003db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003db8:	4a4a      	ldr	r2, [pc, #296]	; (8003ee4 <UART_SetConfig+0x444>)
 8003dba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003dbe:	461a      	mov	r2, r3
 8003dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc2:	fbb3 f3f2 	udiv	r3, r3, r2
 8003dc6:	005a      	lsls	r2, r3, #1
 8003dc8:	697b      	ldr	r3, [r7, #20]
 8003dca:	685b      	ldr	r3, [r3, #4]
 8003dcc:	085b      	lsrs	r3, r3, #1
 8003dce:	441a      	add	r2, r3
 8003dd0:	697b      	ldr	r3, [r7, #20]
 8003dd2:	685b      	ldr	r3, [r3, #4]
 8003dd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dd8:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003dda:	6a3b      	ldr	r3, [r7, #32]
 8003ddc:	2b0f      	cmp	r3, #15
 8003dde:	d916      	bls.n	8003e0e <UART_SetConfig+0x36e>
 8003de0:	6a3b      	ldr	r3, [r7, #32]
 8003de2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003de6:	d212      	bcs.n	8003e0e <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003de8:	6a3b      	ldr	r3, [r7, #32]
 8003dea:	b29b      	uxth	r3, r3
 8003dec:	f023 030f 	bic.w	r3, r3, #15
 8003df0:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003df2:	6a3b      	ldr	r3, [r7, #32]
 8003df4:	085b      	lsrs	r3, r3, #1
 8003df6:	b29b      	uxth	r3, r3
 8003df8:	f003 0307 	and.w	r3, r3, #7
 8003dfc:	b29a      	uxth	r2, r3
 8003dfe:	8bfb      	ldrh	r3, [r7, #30]
 8003e00:	4313      	orrs	r3, r2
 8003e02:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8003e04:	697b      	ldr	r3, [r7, #20]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	8bfa      	ldrh	r2, [r7, #30]
 8003e0a:	60da      	str	r2, [r3, #12]
 8003e0c:	e055      	b.n	8003eba <UART_SetConfig+0x41a>
      }
      else
      {
        ret = HAL_ERROR;
 8003e0e:	2301      	movs	r3, #1
 8003e10:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003e14:	e051      	b.n	8003eba <UART_SetConfig+0x41a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003e16:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003e1a:	3b01      	subs	r3, #1
 8003e1c:	2b07      	cmp	r3, #7
 8003e1e:	d822      	bhi.n	8003e66 <UART_SetConfig+0x3c6>
 8003e20:	a201      	add	r2, pc, #4	; (adr r2, 8003e28 <UART_SetConfig+0x388>)
 8003e22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e26:	bf00      	nop
 8003e28:	08003e49 	.word	0x08003e49
 8003e2c:	08003e51 	.word	0x08003e51
 8003e30:	08003e67 	.word	0x08003e67
 8003e34:	08003e57 	.word	0x08003e57
 8003e38:	08003e67 	.word	0x08003e67
 8003e3c:	08003e67 	.word	0x08003e67
 8003e40:	08003e67 	.word	0x08003e67
 8003e44:	08003e5f 	.word	0x08003e5f
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003e48:	f7fe fe0c 	bl	8002a64 <HAL_RCC_GetPCLK2Freq>
 8003e4c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003e4e:	e010      	b.n	8003e72 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003e50:	4b25      	ldr	r3, [pc, #148]	; (8003ee8 <UART_SetConfig+0x448>)
 8003e52:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003e54:	e00d      	b.n	8003e72 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003e56:	f7fe fd6f 	bl	8002938 <HAL_RCC_GetSysClockFreq>
 8003e5a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003e5c:	e009      	b.n	8003e72 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003e5e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003e62:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003e64:	e005      	b.n	8003e72 <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 8003e66:	2300      	movs	r3, #0
 8003e68:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003e70:	bf00      	nop
    }

    if (pclk != 0U)
 8003e72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d020      	beq.n	8003eba <UART_SetConfig+0x41a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003e78:	697b      	ldr	r3, [r7, #20]
 8003e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e7c:	4a19      	ldr	r2, [pc, #100]	; (8003ee4 <UART_SetConfig+0x444>)
 8003e7e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003e82:	461a      	mov	r2, r3
 8003e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e86:	fbb3 f2f2 	udiv	r2, r3, r2
 8003e8a:	697b      	ldr	r3, [r7, #20]
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	085b      	lsrs	r3, r3, #1
 8003e90:	441a      	add	r2, r3
 8003e92:	697b      	ldr	r3, [r7, #20]
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e9a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003e9c:	6a3b      	ldr	r3, [r7, #32]
 8003e9e:	2b0f      	cmp	r3, #15
 8003ea0:	d908      	bls.n	8003eb4 <UART_SetConfig+0x414>
 8003ea2:	6a3b      	ldr	r3, [r7, #32]
 8003ea4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ea8:	d204      	bcs.n	8003eb4 <UART_SetConfig+0x414>
      {
        huart->Instance->BRR = usartdiv;
 8003eaa:	697b      	ldr	r3, [r7, #20]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	6a3a      	ldr	r2, [r7, #32]
 8003eb0:	60da      	str	r2, [r3, #12]
 8003eb2:	e002      	b.n	8003eba <UART_SetConfig+0x41a>
      }
      else
      {
        ret = HAL_ERROR;
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003eba:	697b      	ldr	r3, [r7, #20]
 8003ebc:	2201      	movs	r2, #1
 8003ebe:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8003ec2:	697b      	ldr	r3, [r7, #20]
 8003ec4:	2201      	movs	r2, #1
 8003ec6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003eca:	697b      	ldr	r3, [r7, #20]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8003ed0:	697b      	ldr	r3, [r7, #20]
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8003ed6:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8003eda:	4618      	mov	r0, r3
 8003edc:	3730      	adds	r7, #48	; 0x30
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003ee4:	080079cc 	.word	0x080079cc
 8003ee8:	00f42400 	.word	0x00f42400

08003eec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003eec:	b480      	push	{r7}
 8003eee:	b083      	sub	sp, #12
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ef8:	f003 0301 	and.w	r3, r3, #1
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d00a      	beq.n	8003f16 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	430a      	orrs	r2, r1
 8003f14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f1a:	f003 0302 	and.w	r3, r3, #2
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d00a      	beq.n	8003f38 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	430a      	orrs	r2, r1
 8003f36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f3c:	f003 0304 	and.w	r3, r3, #4
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d00a      	beq.n	8003f5a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	685b      	ldr	r3, [r3, #4]
 8003f4a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	430a      	orrs	r2, r1
 8003f58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f5e:	f003 0308 	and.w	r3, r3, #8
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d00a      	beq.n	8003f7c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	430a      	orrs	r2, r1
 8003f7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f80:	f003 0310 	and.w	r3, r3, #16
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d00a      	beq.n	8003f9e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	689b      	ldr	r3, [r3, #8]
 8003f8e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	430a      	orrs	r2, r1
 8003f9c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fa2:	f003 0320 	and.w	r3, r3, #32
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d00a      	beq.n	8003fc0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	689b      	ldr	r3, [r3, #8]
 8003fb0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	430a      	orrs	r2, r1
 8003fbe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d01a      	beq.n	8004002 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	430a      	orrs	r2, r1
 8003fe0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fe6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003fea:	d10a      	bne.n	8004002 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	430a      	orrs	r2, r1
 8004000:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004006:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800400a:	2b00      	cmp	r3, #0
 800400c:	d00a      	beq.n	8004024 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	430a      	orrs	r2, r1
 8004022:	605a      	str	r2, [r3, #4]
  }
}
 8004024:	bf00      	nop
 8004026:	370c      	adds	r7, #12
 8004028:	46bd      	mov	sp, r7
 800402a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402e:	4770      	bx	lr

08004030 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b086      	sub	sp, #24
 8004034:	af02      	add	r7, sp, #8
 8004036:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2200      	movs	r2, #0
 800403c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004040:	f7fc ffb2 	bl	8000fa8 <HAL_GetTick>
 8004044:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f003 0308 	and.w	r3, r3, #8
 8004050:	2b08      	cmp	r3, #8
 8004052:	d10e      	bne.n	8004072 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004054:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004058:	9300      	str	r3, [sp, #0]
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	2200      	movs	r2, #0
 800405e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004062:	6878      	ldr	r0, [r7, #4]
 8004064:	f000 f82f 	bl	80040c6 <UART_WaitOnFlagUntilTimeout>
 8004068:	4603      	mov	r3, r0
 800406a:	2b00      	cmp	r3, #0
 800406c:	d001      	beq.n	8004072 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800406e:	2303      	movs	r3, #3
 8004070:	e025      	b.n	80040be <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f003 0304 	and.w	r3, r3, #4
 800407c:	2b04      	cmp	r3, #4
 800407e:	d10e      	bne.n	800409e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004080:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004084:	9300      	str	r3, [sp, #0]
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	2200      	movs	r2, #0
 800408a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800408e:	6878      	ldr	r0, [r7, #4]
 8004090:	f000 f819 	bl	80040c6 <UART_WaitOnFlagUntilTimeout>
 8004094:	4603      	mov	r3, r0
 8004096:	2b00      	cmp	r3, #0
 8004098:	d001      	beq.n	800409e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800409a:	2303      	movs	r3, #3
 800409c:	e00f      	b.n	80040be <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2220      	movs	r2, #32
 80040a2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2220      	movs	r2, #32
 80040aa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2200      	movs	r2, #0
 80040b2:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2200      	movs	r2, #0
 80040b8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80040bc:	2300      	movs	r3, #0
}
 80040be:	4618      	mov	r0, r3
 80040c0:	3710      	adds	r7, #16
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bd80      	pop	{r7, pc}

080040c6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80040c6:	b580      	push	{r7, lr}
 80040c8:	b09c      	sub	sp, #112	; 0x70
 80040ca:	af00      	add	r7, sp, #0
 80040cc:	60f8      	str	r0, [r7, #12]
 80040ce:	60b9      	str	r1, [r7, #8]
 80040d0:	603b      	str	r3, [r7, #0]
 80040d2:	4613      	mov	r3, r2
 80040d4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80040d6:	e0a9      	b.n	800422c <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040d8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80040da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040de:	f000 80a5 	beq.w	800422c <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040e2:	f7fc ff61 	bl	8000fa8 <HAL_GetTick>
 80040e6:	4602      	mov	r2, r0
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	1ad3      	subs	r3, r2, r3
 80040ec:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80040ee:	429a      	cmp	r2, r3
 80040f0:	d302      	bcc.n	80040f8 <UART_WaitOnFlagUntilTimeout+0x32>
 80040f2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d140      	bne.n	800417a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004100:	e853 3f00 	ldrex	r3, [r3]
 8004104:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004106:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004108:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800410c:	667b      	str	r3, [r7, #100]	; 0x64
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	461a      	mov	r2, r3
 8004114:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004116:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004118:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800411a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800411c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800411e:	e841 2300 	strex	r3, r2, [r1]
 8004122:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004124:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004126:	2b00      	cmp	r3, #0
 8004128:	d1e6      	bne.n	80040f8 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	3308      	adds	r3, #8
 8004130:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004132:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004134:	e853 3f00 	ldrex	r3, [r3]
 8004138:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800413a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800413c:	f023 0301 	bic.w	r3, r3, #1
 8004140:	663b      	str	r3, [r7, #96]	; 0x60
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	3308      	adds	r3, #8
 8004148:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800414a:	64ba      	str	r2, [r7, #72]	; 0x48
 800414c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800414e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004150:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004152:	e841 2300 	strex	r3, r2, [r1]
 8004156:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004158:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800415a:	2b00      	cmp	r3, #0
 800415c:	d1e5      	bne.n	800412a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	2220      	movs	r2, #32
 8004162:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	2220      	movs	r2, #32
 800416a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	2200      	movs	r2, #0
 8004172:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8004176:	2303      	movs	r3, #3
 8004178:	e069      	b.n	800424e <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f003 0304 	and.w	r3, r3, #4
 8004184:	2b00      	cmp	r3, #0
 8004186:	d051      	beq.n	800422c <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	69db      	ldr	r3, [r3, #28]
 800418e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004192:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004196:	d149      	bne.n	800422c <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80041a0:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041aa:	e853 3f00 	ldrex	r3, [r3]
 80041ae:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80041b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041b2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80041b6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	461a      	mov	r2, r3
 80041be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041c0:	637b      	str	r3, [r7, #52]	; 0x34
 80041c2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041c4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80041c6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80041c8:	e841 2300 	strex	r3, r2, [r1]
 80041cc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80041ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d1e6      	bne.n	80041a2 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	3308      	adds	r3, #8
 80041da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041dc:	697b      	ldr	r3, [r7, #20]
 80041de:	e853 3f00 	ldrex	r3, [r3]
 80041e2:	613b      	str	r3, [r7, #16]
   return(result);
 80041e4:	693b      	ldr	r3, [r7, #16]
 80041e6:	f023 0301 	bic.w	r3, r3, #1
 80041ea:	66bb      	str	r3, [r7, #104]	; 0x68
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	3308      	adds	r3, #8
 80041f2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80041f4:	623a      	str	r2, [r7, #32]
 80041f6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041f8:	69f9      	ldr	r1, [r7, #28]
 80041fa:	6a3a      	ldr	r2, [r7, #32]
 80041fc:	e841 2300 	strex	r3, r2, [r1]
 8004200:	61bb      	str	r3, [r7, #24]
   return(result);
 8004202:	69bb      	ldr	r3, [r7, #24]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d1e5      	bne.n	80041d4 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	2220      	movs	r2, #32
 800420c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	2220      	movs	r2, #32
 8004214:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	2220      	movs	r2, #32
 800421c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	2200      	movs	r2, #0
 8004224:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8004228:	2303      	movs	r3, #3
 800422a:	e010      	b.n	800424e <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	69da      	ldr	r2, [r3, #28]
 8004232:	68bb      	ldr	r3, [r7, #8]
 8004234:	4013      	ands	r3, r2
 8004236:	68ba      	ldr	r2, [r7, #8]
 8004238:	429a      	cmp	r2, r3
 800423a:	bf0c      	ite	eq
 800423c:	2301      	moveq	r3, #1
 800423e:	2300      	movne	r3, #0
 8004240:	b2db      	uxtb	r3, r3
 8004242:	461a      	mov	r2, r3
 8004244:	79fb      	ldrb	r3, [r7, #7]
 8004246:	429a      	cmp	r2, r3
 8004248:	f43f af46 	beq.w	80040d8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800424c:	2300      	movs	r3, #0
}
 800424e:	4618      	mov	r0, r3
 8004250:	3770      	adds	r7, #112	; 0x70
 8004252:	46bd      	mov	sp, r7
 8004254:	bd80      	pop	{r7, pc}

08004256 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8004256:	b480      	push	{r7}
 8004258:	b085      	sub	sp, #20
 800425a:	af00      	add	r7, sp, #0
 800425c:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800425e:	f64b 7380 	movw	r3, #49024	; 0xbf80
 8004262:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800426a:	b29a      	uxth	r2, r3
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	b29b      	uxth	r3, r3
 8004270:	43db      	mvns	r3, r3
 8004272:	b29b      	uxth	r3, r3
 8004274:	4013      	ands	r3, r2
 8004276:	b29a      	uxth	r2, r3
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800427e:	2300      	movs	r3, #0
}
 8004280:	4618      	mov	r0, r3
 8004282:	3714      	adds	r7, #20
 8004284:	46bd      	mov	sp, r7
 8004286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428a:	4770      	bx	lr

0800428c <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800428c:	b084      	sub	sp, #16
 800428e:	b480      	push	{r7}
 8004290:	b083      	sub	sp, #12
 8004292:	af00      	add	r7, sp, #0
 8004294:	6078      	str	r0, [r7, #4]
 8004296:	f107 0014 	add.w	r0, r7, #20
 800429a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2201      	movs	r2, #1
 80042a2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2200      	movs	r2, #0
 80042aa:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	2200      	movs	r2, #0
 80042b2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2200      	movs	r2, #0
 80042ba:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80042be:	2300      	movs	r3, #0
}
 80042c0:	4618      	mov	r0, r3
 80042c2:	370c      	adds	r7, #12
 80042c4:	46bd      	mov	sp, r7
 80042c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ca:	b004      	add	sp, #16
 80042cc:	4770      	bx	lr
	...

080042d0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80042d0:	b580      	push	{r7, lr}
 80042d2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80042d4:	4b05      	ldr	r3, [pc, #20]	; (80042ec <SysTick_Handler+0x1c>)
 80042d6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80042d8:	f001 fbf2 	bl	8005ac0 <xTaskGetSchedulerState>
 80042dc:	4603      	mov	r3, r0
 80042de:	2b01      	cmp	r3, #1
 80042e0:	d001      	beq.n	80042e6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80042e2:	f002 fab9 	bl	8006858 <xPortSysTickHandler>
  }
}
 80042e6:	bf00      	nop
 80042e8:	bd80      	pop	{r7, pc}
 80042ea:	bf00      	nop
 80042ec:	e000e010 	.word	0xe000e010

080042f0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80042f0:	b480      	push	{r7}
 80042f2:	b085      	sub	sp, #20
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	60f8      	str	r0, [r7, #12]
 80042f8:	60b9      	str	r1, [r7, #8]
 80042fa:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	4a07      	ldr	r2, [pc, #28]	; (800431c <vApplicationGetIdleTaskMemory+0x2c>)
 8004300:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004302:	68bb      	ldr	r3, [r7, #8]
 8004304:	4a06      	ldr	r2, [pc, #24]	; (8004320 <vApplicationGetIdleTaskMemory+0x30>)
 8004306:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2280      	movs	r2, #128	; 0x80
 800430c:	601a      	str	r2, [r3, #0]
}
 800430e:	bf00      	nop
 8004310:	3714      	adds	r7, #20
 8004312:	46bd      	mov	sp, r7
 8004314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004318:	4770      	bx	lr
 800431a:	bf00      	nop
 800431c:	2000047c 	.word	0x2000047c
 8004320:	20000538 	.word	0x20000538

08004324 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004324:	b480      	push	{r7}
 8004326:	b085      	sub	sp, #20
 8004328:	af00      	add	r7, sp, #0
 800432a:	60f8      	str	r0, [r7, #12]
 800432c:	60b9      	str	r1, [r7, #8]
 800432e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	4a07      	ldr	r2, [pc, #28]	; (8004350 <vApplicationGetTimerTaskMemory+0x2c>)
 8004334:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004336:	68bb      	ldr	r3, [r7, #8]
 8004338:	4a06      	ldr	r2, [pc, #24]	; (8004354 <vApplicationGetTimerTaskMemory+0x30>)
 800433a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004342:	601a      	str	r2, [r3, #0]
}
 8004344:	bf00      	nop
 8004346:	3714      	adds	r7, #20
 8004348:	46bd      	mov	sp, r7
 800434a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434e:	4770      	bx	lr
 8004350:	20000738 	.word	0x20000738
 8004354:	200007f4 	.word	0x200007f4

08004358 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004358:	b480      	push	{r7}
 800435a:	b083      	sub	sp, #12
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	f103 0208 	add.w	r2, r3, #8
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	f04f 32ff 	mov.w	r2, #4294967295
 8004370:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	f103 0208 	add.w	r2, r3, #8
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	f103 0208 	add.w	r2, r3, #8
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2200      	movs	r2, #0
 800438a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800438c:	bf00      	nop
 800438e:	370c      	adds	r7, #12
 8004390:	46bd      	mov	sp, r7
 8004392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004396:	4770      	bx	lr

08004398 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004398:	b480      	push	{r7}
 800439a:	b083      	sub	sp, #12
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2200      	movs	r2, #0
 80043a4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80043a6:	bf00      	nop
 80043a8:	370c      	adds	r7, #12
 80043aa:	46bd      	mov	sp, r7
 80043ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b0:	4770      	bx	lr

080043b2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80043b2:	b480      	push	{r7}
 80043b4:	b085      	sub	sp, #20
 80043b6:	af00      	add	r7, sp, #0
 80043b8:	6078      	str	r0, [r7, #4]
 80043ba:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	68fa      	ldr	r2, [r7, #12]
 80043c6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	689a      	ldr	r2, [r3, #8]
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	689b      	ldr	r3, [r3, #8]
 80043d4:	683a      	ldr	r2, [r7, #0]
 80043d6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	683a      	ldr	r2, [r7, #0]
 80043dc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	687a      	ldr	r2, [r7, #4]
 80043e2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	1c5a      	adds	r2, r3, #1
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	601a      	str	r2, [r3, #0]
}
 80043ee:	bf00      	nop
 80043f0:	3714      	adds	r7, #20
 80043f2:	46bd      	mov	sp, r7
 80043f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f8:	4770      	bx	lr

080043fa <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80043fa:	b480      	push	{r7}
 80043fc:	b085      	sub	sp, #20
 80043fe:	af00      	add	r7, sp, #0
 8004400:	6078      	str	r0, [r7, #4]
 8004402:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800440a:	68bb      	ldr	r3, [r7, #8]
 800440c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004410:	d103      	bne.n	800441a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	691b      	ldr	r3, [r3, #16]
 8004416:	60fb      	str	r3, [r7, #12]
 8004418:	e00c      	b.n	8004434 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	3308      	adds	r3, #8
 800441e:	60fb      	str	r3, [r7, #12]
 8004420:	e002      	b.n	8004428 <vListInsert+0x2e>
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	60fb      	str	r3, [r7, #12]
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	685b      	ldr	r3, [r3, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	68ba      	ldr	r2, [r7, #8]
 8004430:	429a      	cmp	r2, r3
 8004432:	d2f6      	bcs.n	8004422 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	685a      	ldr	r2, [r3, #4]
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	685b      	ldr	r3, [r3, #4]
 8004440:	683a      	ldr	r2, [r7, #0]
 8004442:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	68fa      	ldr	r2, [r7, #12]
 8004448:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	683a      	ldr	r2, [r7, #0]
 800444e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004450:	683b      	ldr	r3, [r7, #0]
 8004452:	687a      	ldr	r2, [r7, #4]
 8004454:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	1c5a      	adds	r2, r3, #1
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	601a      	str	r2, [r3, #0]
}
 8004460:	bf00      	nop
 8004462:	3714      	adds	r7, #20
 8004464:	46bd      	mov	sp, r7
 8004466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446a:	4770      	bx	lr

0800446c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800446c:	b480      	push	{r7}
 800446e:	b085      	sub	sp, #20
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	691b      	ldr	r3, [r3, #16]
 8004478:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	685b      	ldr	r3, [r3, #4]
 800447e:	687a      	ldr	r2, [r7, #4]
 8004480:	6892      	ldr	r2, [r2, #8]
 8004482:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	689b      	ldr	r3, [r3, #8]
 8004488:	687a      	ldr	r2, [r7, #4]
 800448a:	6852      	ldr	r2, [r2, #4]
 800448c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	685b      	ldr	r3, [r3, #4]
 8004492:	687a      	ldr	r2, [r7, #4]
 8004494:	429a      	cmp	r2, r3
 8004496:	d103      	bne.n	80044a0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	689a      	ldr	r2, [r3, #8]
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2200      	movs	r2, #0
 80044a4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	1e5a      	subs	r2, r3, #1
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
}
 80044b4:	4618      	mov	r0, r3
 80044b6:	3714      	adds	r7, #20
 80044b8:	46bd      	mov	sp, r7
 80044ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044be:	4770      	bx	lr

080044c0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b084      	sub	sp, #16
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
 80044c8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d10a      	bne.n	80044ea <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80044d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044d8:	f383 8811 	msr	BASEPRI, r3
 80044dc:	f3bf 8f6f 	isb	sy
 80044e0:	f3bf 8f4f 	dsb	sy
 80044e4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80044e6:	bf00      	nop
 80044e8:	e7fe      	b.n	80044e8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80044ea:	f002 f923 	bl	8006734 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681a      	ldr	r2, [r3, #0]
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044f6:	68f9      	ldr	r1, [r7, #12]
 80044f8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80044fa:	fb01 f303 	mul.w	r3, r1, r3
 80044fe:	441a      	add	r2, r3
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	2200      	movs	r2, #0
 8004508:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681a      	ldr	r2, [r3, #0]
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681a      	ldr	r2, [r3, #0]
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800451a:	3b01      	subs	r3, #1
 800451c:	68f9      	ldr	r1, [r7, #12]
 800451e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004520:	fb01 f303 	mul.w	r3, r1, r3
 8004524:	441a      	add	r2, r3
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	22ff      	movs	r2, #255	; 0xff
 800452e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	22ff      	movs	r2, #255	; 0xff
 8004536:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d114      	bne.n	800456a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	691b      	ldr	r3, [r3, #16]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d01a      	beq.n	800457e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	3310      	adds	r3, #16
 800454c:	4618      	mov	r0, r3
 800454e:	f001 f8f5 	bl	800573c <xTaskRemoveFromEventList>
 8004552:	4603      	mov	r3, r0
 8004554:	2b00      	cmp	r3, #0
 8004556:	d012      	beq.n	800457e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004558:	4b0c      	ldr	r3, [pc, #48]	; (800458c <xQueueGenericReset+0xcc>)
 800455a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800455e:	601a      	str	r2, [r3, #0]
 8004560:	f3bf 8f4f 	dsb	sy
 8004564:	f3bf 8f6f 	isb	sy
 8004568:	e009      	b.n	800457e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	3310      	adds	r3, #16
 800456e:	4618      	mov	r0, r3
 8004570:	f7ff fef2 	bl	8004358 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	3324      	adds	r3, #36	; 0x24
 8004578:	4618      	mov	r0, r3
 800457a:	f7ff feed 	bl	8004358 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800457e:	f002 f909 	bl	8006794 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004582:	2301      	movs	r3, #1
}
 8004584:	4618      	mov	r0, r3
 8004586:	3710      	adds	r7, #16
 8004588:	46bd      	mov	sp, r7
 800458a:	bd80      	pop	{r7, pc}
 800458c:	e000ed04 	.word	0xe000ed04

08004590 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004590:	b580      	push	{r7, lr}
 8004592:	b08e      	sub	sp, #56	; 0x38
 8004594:	af02      	add	r7, sp, #8
 8004596:	60f8      	str	r0, [r7, #12]
 8004598:	60b9      	str	r1, [r7, #8]
 800459a:	607a      	str	r2, [r7, #4]
 800459c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d10a      	bne.n	80045ba <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80045a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045a8:	f383 8811 	msr	BASEPRI, r3
 80045ac:	f3bf 8f6f 	isb	sy
 80045b0:	f3bf 8f4f 	dsb	sy
 80045b4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80045b6:	bf00      	nop
 80045b8:	e7fe      	b.n	80045b8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d10a      	bne.n	80045d6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80045c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045c4:	f383 8811 	msr	BASEPRI, r3
 80045c8:	f3bf 8f6f 	isb	sy
 80045cc:	f3bf 8f4f 	dsb	sy
 80045d0:	627b      	str	r3, [r7, #36]	; 0x24
}
 80045d2:	bf00      	nop
 80045d4:	e7fe      	b.n	80045d4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d002      	beq.n	80045e2 <xQueueGenericCreateStatic+0x52>
 80045dc:	68bb      	ldr	r3, [r7, #8]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d001      	beq.n	80045e6 <xQueueGenericCreateStatic+0x56>
 80045e2:	2301      	movs	r3, #1
 80045e4:	e000      	b.n	80045e8 <xQueueGenericCreateStatic+0x58>
 80045e6:	2300      	movs	r3, #0
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d10a      	bne.n	8004602 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80045ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045f0:	f383 8811 	msr	BASEPRI, r3
 80045f4:	f3bf 8f6f 	isb	sy
 80045f8:	f3bf 8f4f 	dsb	sy
 80045fc:	623b      	str	r3, [r7, #32]
}
 80045fe:	bf00      	nop
 8004600:	e7fe      	b.n	8004600 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d102      	bne.n	800460e <xQueueGenericCreateStatic+0x7e>
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d101      	bne.n	8004612 <xQueueGenericCreateStatic+0x82>
 800460e:	2301      	movs	r3, #1
 8004610:	e000      	b.n	8004614 <xQueueGenericCreateStatic+0x84>
 8004612:	2300      	movs	r3, #0
 8004614:	2b00      	cmp	r3, #0
 8004616:	d10a      	bne.n	800462e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8004618:	f04f 0350 	mov.w	r3, #80	; 0x50
 800461c:	f383 8811 	msr	BASEPRI, r3
 8004620:	f3bf 8f6f 	isb	sy
 8004624:	f3bf 8f4f 	dsb	sy
 8004628:	61fb      	str	r3, [r7, #28]
}
 800462a:	bf00      	nop
 800462c:	e7fe      	b.n	800462c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800462e:	2350      	movs	r3, #80	; 0x50
 8004630:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004632:	697b      	ldr	r3, [r7, #20]
 8004634:	2b50      	cmp	r3, #80	; 0x50
 8004636:	d00a      	beq.n	800464e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8004638:	f04f 0350 	mov.w	r3, #80	; 0x50
 800463c:	f383 8811 	msr	BASEPRI, r3
 8004640:	f3bf 8f6f 	isb	sy
 8004644:	f3bf 8f4f 	dsb	sy
 8004648:	61bb      	str	r3, [r7, #24]
}
 800464a:	bf00      	nop
 800464c:	e7fe      	b.n	800464c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800464e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8004654:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004656:	2b00      	cmp	r3, #0
 8004658:	d00d      	beq.n	8004676 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800465a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800465c:	2201      	movs	r2, #1
 800465e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004662:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8004666:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004668:	9300      	str	r3, [sp, #0]
 800466a:	4613      	mov	r3, r2
 800466c:	687a      	ldr	r2, [r7, #4]
 800466e:	68b9      	ldr	r1, [r7, #8]
 8004670:	68f8      	ldr	r0, [r7, #12]
 8004672:	f000 f805 	bl	8004680 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004676:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8004678:	4618      	mov	r0, r3
 800467a:	3730      	adds	r7, #48	; 0x30
 800467c:	46bd      	mov	sp, r7
 800467e:	bd80      	pop	{r7, pc}

08004680 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b084      	sub	sp, #16
 8004684:	af00      	add	r7, sp, #0
 8004686:	60f8      	str	r0, [r7, #12]
 8004688:	60b9      	str	r1, [r7, #8]
 800468a:	607a      	str	r2, [r7, #4]
 800468c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800468e:	68bb      	ldr	r3, [r7, #8]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d103      	bne.n	800469c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004694:	69bb      	ldr	r3, [r7, #24]
 8004696:	69ba      	ldr	r2, [r7, #24]
 8004698:	601a      	str	r2, [r3, #0]
 800469a:	e002      	b.n	80046a2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800469c:	69bb      	ldr	r3, [r7, #24]
 800469e:	687a      	ldr	r2, [r7, #4]
 80046a0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80046a2:	69bb      	ldr	r3, [r7, #24]
 80046a4:	68fa      	ldr	r2, [r7, #12]
 80046a6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80046a8:	69bb      	ldr	r3, [r7, #24]
 80046aa:	68ba      	ldr	r2, [r7, #8]
 80046ac:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80046ae:	2101      	movs	r1, #1
 80046b0:	69b8      	ldr	r0, [r7, #24]
 80046b2:	f7ff ff05 	bl	80044c0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80046b6:	69bb      	ldr	r3, [r7, #24]
 80046b8:	78fa      	ldrb	r2, [r7, #3]
 80046ba:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80046be:	bf00      	nop
 80046c0:	3710      	adds	r7, #16
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bd80      	pop	{r7, pc}
	...

080046c8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b08e      	sub	sp, #56	; 0x38
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	60f8      	str	r0, [r7, #12]
 80046d0:	60b9      	str	r1, [r7, #8]
 80046d2:	607a      	str	r2, [r7, #4]
 80046d4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80046d6:	2300      	movs	r3, #0
 80046d8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80046de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d10a      	bne.n	80046fa <xQueueGenericSend+0x32>
	__asm volatile
 80046e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046e8:	f383 8811 	msr	BASEPRI, r3
 80046ec:	f3bf 8f6f 	isb	sy
 80046f0:	f3bf 8f4f 	dsb	sy
 80046f4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80046f6:	bf00      	nop
 80046f8:	e7fe      	b.n	80046f8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80046fa:	68bb      	ldr	r3, [r7, #8]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d103      	bne.n	8004708 <xQueueGenericSend+0x40>
 8004700:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004702:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004704:	2b00      	cmp	r3, #0
 8004706:	d101      	bne.n	800470c <xQueueGenericSend+0x44>
 8004708:	2301      	movs	r3, #1
 800470a:	e000      	b.n	800470e <xQueueGenericSend+0x46>
 800470c:	2300      	movs	r3, #0
 800470e:	2b00      	cmp	r3, #0
 8004710:	d10a      	bne.n	8004728 <xQueueGenericSend+0x60>
	__asm volatile
 8004712:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004716:	f383 8811 	msr	BASEPRI, r3
 800471a:	f3bf 8f6f 	isb	sy
 800471e:	f3bf 8f4f 	dsb	sy
 8004722:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004724:	bf00      	nop
 8004726:	e7fe      	b.n	8004726 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	2b02      	cmp	r3, #2
 800472c:	d103      	bne.n	8004736 <xQueueGenericSend+0x6e>
 800472e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004730:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004732:	2b01      	cmp	r3, #1
 8004734:	d101      	bne.n	800473a <xQueueGenericSend+0x72>
 8004736:	2301      	movs	r3, #1
 8004738:	e000      	b.n	800473c <xQueueGenericSend+0x74>
 800473a:	2300      	movs	r3, #0
 800473c:	2b00      	cmp	r3, #0
 800473e:	d10a      	bne.n	8004756 <xQueueGenericSend+0x8e>
	__asm volatile
 8004740:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004744:	f383 8811 	msr	BASEPRI, r3
 8004748:	f3bf 8f6f 	isb	sy
 800474c:	f3bf 8f4f 	dsb	sy
 8004750:	623b      	str	r3, [r7, #32]
}
 8004752:	bf00      	nop
 8004754:	e7fe      	b.n	8004754 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004756:	f001 f9b3 	bl	8005ac0 <xTaskGetSchedulerState>
 800475a:	4603      	mov	r3, r0
 800475c:	2b00      	cmp	r3, #0
 800475e:	d102      	bne.n	8004766 <xQueueGenericSend+0x9e>
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d101      	bne.n	800476a <xQueueGenericSend+0xa2>
 8004766:	2301      	movs	r3, #1
 8004768:	e000      	b.n	800476c <xQueueGenericSend+0xa4>
 800476a:	2300      	movs	r3, #0
 800476c:	2b00      	cmp	r3, #0
 800476e:	d10a      	bne.n	8004786 <xQueueGenericSend+0xbe>
	__asm volatile
 8004770:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004774:	f383 8811 	msr	BASEPRI, r3
 8004778:	f3bf 8f6f 	isb	sy
 800477c:	f3bf 8f4f 	dsb	sy
 8004780:	61fb      	str	r3, [r7, #28]
}
 8004782:	bf00      	nop
 8004784:	e7fe      	b.n	8004784 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004786:	f001 ffd5 	bl	8006734 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800478a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800478c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800478e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004790:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004792:	429a      	cmp	r2, r3
 8004794:	d302      	bcc.n	800479c <xQueueGenericSend+0xd4>
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	2b02      	cmp	r3, #2
 800479a:	d129      	bne.n	80047f0 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800479c:	683a      	ldr	r2, [r7, #0]
 800479e:	68b9      	ldr	r1, [r7, #8]
 80047a0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80047a2:	f000 fa0b 	bl	8004bbc <prvCopyDataToQueue>
 80047a6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80047a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d010      	beq.n	80047d2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80047b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047b2:	3324      	adds	r3, #36	; 0x24
 80047b4:	4618      	mov	r0, r3
 80047b6:	f000 ffc1 	bl	800573c <xTaskRemoveFromEventList>
 80047ba:	4603      	mov	r3, r0
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d013      	beq.n	80047e8 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80047c0:	4b3f      	ldr	r3, [pc, #252]	; (80048c0 <xQueueGenericSend+0x1f8>)
 80047c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80047c6:	601a      	str	r2, [r3, #0]
 80047c8:	f3bf 8f4f 	dsb	sy
 80047cc:	f3bf 8f6f 	isb	sy
 80047d0:	e00a      	b.n	80047e8 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80047d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d007      	beq.n	80047e8 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80047d8:	4b39      	ldr	r3, [pc, #228]	; (80048c0 <xQueueGenericSend+0x1f8>)
 80047da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80047de:	601a      	str	r2, [r3, #0]
 80047e0:	f3bf 8f4f 	dsb	sy
 80047e4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80047e8:	f001 ffd4 	bl	8006794 <vPortExitCritical>
				return pdPASS;
 80047ec:	2301      	movs	r3, #1
 80047ee:	e063      	b.n	80048b8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d103      	bne.n	80047fe <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80047f6:	f001 ffcd 	bl	8006794 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80047fa:	2300      	movs	r3, #0
 80047fc:	e05c      	b.n	80048b8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80047fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004800:	2b00      	cmp	r3, #0
 8004802:	d106      	bne.n	8004812 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004804:	f107 0314 	add.w	r3, r7, #20
 8004808:	4618      	mov	r0, r3
 800480a:	f000 fffb 	bl	8005804 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800480e:	2301      	movs	r3, #1
 8004810:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004812:	f001 ffbf 	bl	8006794 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004816:	f000 fd67 	bl	80052e8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800481a:	f001 ff8b 	bl	8006734 <vPortEnterCritical>
 800481e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004820:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004824:	b25b      	sxtb	r3, r3
 8004826:	f1b3 3fff 	cmp.w	r3, #4294967295
 800482a:	d103      	bne.n	8004834 <xQueueGenericSend+0x16c>
 800482c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800482e:	2200      	movs	r2, #0
 8004830:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004834:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004836:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800483a:	b25b      	sxtb	r3, r3
 800483c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004840:	d103      	bne.n	800484a <xQueueGenericSend+0x182>
 8004842:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004844:	2200      	movs	r2, #0
 8004846:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800484a:	f001 ffa3 	bl	8006794 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800484e:	1d3a      	adds	r2, r7, #4
 8004850:	f107 0314 	add.w	r3, r7, #20
 8004854:	4611      	mov	r1, r2
 8004856:	4618      	mov	r0, r3
 8004858:	f000 ffea 	bl	8005830 <xTaskCheckForTimeOut>
 800485c:	4603      	mov	r3, r0
 800485e:	2b00      	cmp	r3, #0
 8004860:	d124      	bne.n	80048ac <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004862:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004864:	f000 faa2 	bl	8004dac <prvIsQueueFull>
 8004868:	4603      	mov	r3, r0
 800486a:	2b00      	cmp	r3, #0
 800486c:	d018      	beq.n	80048a0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800486e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004870:	3310      	adds	r3, #16
 8004872:	687a      	ldr	r2, [r7, #4]
 8004874:	4611      	mov	r1, r2
 8004876:	4618      	mov	r0, r3
 8004878:	f000 ff10 	bl	800569c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800487c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800487e:	f000 fa2d 	bl	8004cdc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004882:	f000 fd3f 	bl	8005304 <xTaskResumeAll>
 8004886:	4603      	mov	r3, r0
 8004888:	2b00      	cmp	r3, #0
 800488a:	f47f af7c 	bne.w	8004786 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800488e:	4b0c      	ldr	r3, [pc, #48]	; (80048c0 <xQueueGenericSend+0x1f8>)
 8004890:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004894:	601a      	str	r2, [r3, #0]
 8004896:	f3bf 8f4f 	dsb	sy
 800489a:	f3bf 8f6f 	isb	sy
 800489e:	e772      	b.n	8004786 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80048a0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80048a2:	f000 fa1b 	bl	8004cdc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80048a6:	f000 fd2d 	bl	8005304 <xTaskResumeAll>
 80048aa:	e76c      	b.n	8004786 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80048ac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80048ae:	f000 fa15 	bl	8004cdc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80048b2:	f000 fd27 	bl	8005304 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80048b6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80048b8:	4618      	mov	r0, r3
 80048ba:	3738      	adds	r7, #56	; 0x38
 80048bc:	46bd      	mov	sp, r7
 80048be:	bd80      	pop	{r7, pc}
 80048c0:	e000ed04 	.word	0xe000ed04

080048c4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b090      	sub	sp, #64	; 0x40
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	60f8      	str	r0, [r7, #12]
 80048cc:	60b9      	str	r1, [r7, #8]
 80048ce:	607a      	str	r2, [r7, #4]
 80048d0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80048d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d10a      	bne.n	80048f2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80048dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048e0:	f383 8811 	msr	BASEPRI, r3
 80048e4:	f3bf 8f6f 	isb	sy
 80048e8:	f3bf 8f4f 	dsb	sy
 80048ec:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80048ee:	bf00      	nop
 80048f0:	e7fe      	b.n	80048f0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80048f2:	68bb      	ldr	r3, [r7, #8]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d103      	bne.n	8004900 <xQueueGenericSendFromISR+0x3c>
 80048f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d101      	bne.n	8004904 <xQueueGenericSendFromISR+0x40>
 8004900:	2301      	movs	r3, #1
 8004902:	e000      	b.n	8004906 <xQueueGenericSendFromISR+0x42>
 8004904:	2300      	movs	r3, #0
 8004906:	2b00      	cmp	r3, #0
 8004908:	d10a      	bne.n	8004920 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800490a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800490e:	f383 8811 	msr	BASEPRI, r3
 8004912:	f3bf 8f6f 	isb	sy
 8004916:	f3bf 8f4f 	dsb	sy
 800491a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800491c:	bf00      	nop
 800491e:	e7fe      	b.n	800491e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	2b02      	cmp	r3, #2
 8004924:	d103      	bne.n	800492e <xQueueGenericSendFromISR+0x6a>
 8004926:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004928:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800492a:	2b01      	cmp	r3, #1
 800492c:	d101      	bne.n	8004932 <xQueueGenericSendFromISR+0x6e>
 800492e:	2301      	movs	r3, #1
 8004930:	e000      	b.n	8004934 <xQueueGenericSendFromISR+0x70>
 8004932:	2300      	movs	r3, #0
 8004934:	2b00      	cmp	r3, #0
 8004936:	d10a      	bne.n	800494e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8004938:	f04f 0350 	mov.w	r3, #80	; 0x50
 800493c:	f383 8811 	msr	BASEPRI, r3
 8004940:	f3bf 8f6f 	isb	sy
 8004944:	f3bf 8f4f 	dsb	sy
 8004948:	623b      	str	r3, [r7, #32]
}
 800494a:	bf00      	nop
 800494c:	e7fe      	b.n	800494c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800494e:	f001 ffd3 	bl	80068f8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004952:	f3ef 8211 	mrs	r2, BASEPRI
 8004956:	f04f 0350 	mov.w	r3, #80	; 0x50
 800495a:	f383 8811 	msr	BASEPRI, r3
 800495e:	f3bf 8f6f 	isb	sy
 8004962:	f3bf 8f4f 	dsb	sy
 8004966:	61fa      	str	r2, [r7, #28]
 8004968:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800496a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800496c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800496e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004970:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004972:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004974:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004976:	429a      	cmp	r2, r3
 8004978:	d302      	bcc.n	8004980 <xQueueGenericSendFromISR+0xbc>
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	2b02      	cmp	r3, #2
 800497e:	d12f      	bne.n	80049e0 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004980:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004982:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004986:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800498a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800498c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800498e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004990:	683a      	ldr	r2, [r7, #0]
 8004992:	68b9      	ldr	r1, [r7, #8]
 8004994:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004996:	f000 f911 	bl	8004bbc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800499a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800499e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049a2:	d112      	bne.n	80049ca <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80049a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d016      	beq.n	80049da <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80049ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049ae:	3324      	adds	r3, #36	; 0x24
 80049b0:	4618      	mov	r0, r3
 80049b2:	f000 fec3 	bl	800573c <xTaskRemoveFromEventList>
 80049b6:	4603      	mov	r3, r0
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d00e      	beq.n	80049da <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d00b      	beq.n	80049da <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2201      	movs	r2, #1
 80049c6:	601a      	str	r2, [r3, #0]
 80049c8:	e007      	b.n	80049da <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80049ca:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80049ce:	3301      	adds	r3, #1
 80049d0:	b2db      	uxtb	r3, r3
 80049d2:	b25a      	sxtb	r2, r3
 80049d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80049da:	2301      	movs	r3, #1
 80049dc:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80049de:	e001      	b.n	80049e4 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80049e0:	2300      	movs	r3, #0
 80049e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80049e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049e6:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80049e8:	697b      	ldr	r3, [r7, #20]
 80049ea:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80049ee:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80049f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	3740      	adds	r7, #64	; 0x40
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bd80      	pop	{r7, pc}
	...

080049fc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b08c      	sub	sp, #48	; 0x30
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	60f8      	str	r0, [r7, #12]
 8004a04:	60b9      	str	r1, [r7, #8]
 8004a06:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004a08:	2300      	movs	r3, #0
 8004a0a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004a10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d10a      	bne.n	8004a2c <xQueueReceive+0x30>
	__asm volatile
 8004a16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a1a:	f383 8811 	msr	BASEPRI, r3
 8004a1e:	f3bf 8f6f 	isb	sy
 8004a22:	f3bf 8f4f 	dsb	sy
 8004a26:	623b      	str	r3, [r7, #32]
}
 8004a28:	bf00      	nop
 8004a2a:	e7fe      	b.n	8004a2a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d103      	bne.n	8004a3a <xQueueReceive+0x3e>
 8004a32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d101      	bne.n	8004a3e <xQueueReceive+0x42>
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	e000      	b.n	8004a40 <xQueueReceive+0x44>
 8004a3e:	2300      	movs	r3, #0
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d10a      	bne.n	8004a5a <xQueueReceive+0x5e>
	__asm volatile
 8004a44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a48:	f383 8811 	msr	BASEPRI, r3
 8004a4c:	f3bf 8f6f 	isb	sy
 8004a50:	f3bf 8f4f 	dsb	sy
 8004a54:	61fb      	str	r3, [r7, #28]
}
 8004a56:	bf00      	nop
 8004a58:	e7fe      	b.n	8004a58 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004a5a:	f001 f831 	bl	8005ac0 <xTaskGetSchedulerState>
 8004a5e:	4603      	mov	r3, r0
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d102      	bne.n	8004a6a <xQueueReceive+0x6e>
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d101      	bne.n	8004a6e <xQueueReceive+0x72>
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	e000      	b.n	8004a70 <xQueueReceive+0x74>
 8004a6e:	2300      	movs	r3, #0
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d10a      	bne.n	8004a8a <xQueueReceive+0x8e>
	__asm volatile
 8004a74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a78:	f383 8811 	msr	BASEPRI, r3
 8004a7c:	f3bf 8f6f 	isb	sy
 8004a80:	f3bf 8f4f 	dsb	sy
 8004a84:	61bb      	str	r3, [r7, #24]
}
 8004a86:	bf00      	nop
 8004a88:	e7fe      	b.n	8004a88 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004a8a:	f001 fe53 	bl	8006734 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004a8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a92:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d01f      	beq.n	8004ada <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004a9a:	68b9      	ldr	r1, [r7, #8]
 8004a9c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004a9e:	f000 f8f7 	bl	8004c90 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aa4:	1e5a      	subs	r2, r3, #1
 8004aa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aa8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004aaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aac:	691b      	ldr	r3, [r3, #16]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d00f      	beq.n	8004ad2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004ab2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ab4:	3310      	adds	r3, #16
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	f000 fe40 	bl	800573c <xTaskRemoveFromEventList>
 8004abc:	4603      	mov	r3, r0
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d007      	beq.n	8004ad2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004ac2:	4b3d      	ldr	r3, [pc, #244]	; (8004bb8 <xQueueReceive+0x1bc>)
 8004ac4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ac8:	601a      	str	r2, [r3, #0]
 8004aca:	f3bf 8f4f 	dsb	sy
 8004ace:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004ad2:	f001 fe5f 	bl	8006794 <vPortExitCritical>
				return pdPASS;
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	e069      	b.n	8004bae <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d103      	bne.n	8004ae8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004ae0:	f001 fe58 	bl	8006794 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	e062      	b.n	8004bae <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004ae8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d106      	bne.n	8004afc <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004aee:	f107 0310 	add.w	r3, r7, #16
 8004af2:	4618      	mov	r0, r3
 8004af4:	f000 fe86 	bl	8005804 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004af8:	2301      	movs	r3, #1
 8004afa:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004afc:	f001 fe4a 	bl	8006794 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004b00:	f000 fbf2 	bl	80052e8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004b04:	f001 fe16 	bl	8006734 <vPortEnterCritical>
 8004b08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b0a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004b0e:	b25b      	sxtb	r3, r3
 8004b10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b14:	d103      	bne.n	8004b1e <xQueueReceive+0x122>
 8004b16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b18:	2200      	movs	r2, #0
 8004b1a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004b1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b20:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004b24:	b25b      	sxtb	r3, r3
 8004b26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b2a:	d103      	bne.n	8004b34 <xQueueReceive+0x138>
 8004b2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b2e:	2200      	movs	r2, #0
 8004b30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004b34:	f001 fe2e 	bl	8006794 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004b38:	1d3a      	adds	r2, r7, #4
 8004b3a:	f107 0310 	add.w	r3, r7, #16
 8004b3e:	4611      	mov	r1, r2
 8004b40:	4618      	mov	r0, r3
 8004b42:	f000 fe75 	bl	8005830 <xTaskCheckForTimeOut>
 8004b46:	4603      	mov	r3, r0
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d123      	bne.n	8004b94 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004b4c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004b4e:	f000 f917 	bl	8004d80 <prvIsQueueEmpty>
 8004b52:	4603      	mov	r3, r0
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d017      	beq.n	8004b88 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004b58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b5a:	3324      	adds	r3, #36	; 0x24
 8004b5c:	687a      	ldr	r2, [r7, #4]
 8004b5e:	4611      	mov	r1, r2
 8004b60:	4618      	mov	r0, r3
 8004b62:	f000 fd9b 	bl	800569c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004b66:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004b68:	f000 f8b8 	bl	8004cdc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004b6c:	f000 fbca 	bl	8005304 <xTaskResumeAll>
 8004b70:	4603      	mov	r3, r0
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d189      	bne.n	8004a8a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8004b76:	4b10      	ldr	r3, [pc, #64]	; (8004bb8 <xQueueReceive+0x1bc>)
 8004b78:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b7c:	601a      	str	r2, [r3, #0]
 8004b7e:	f3bf 8f4f 	dsb	sy
 8004b82:	f3bf 8f6f 	isb	sy
 8004b86:	e780      	b.n	8004a8a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004b88:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004b8a:	f000 f8a7 	bl	8004cdc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004b8e:	f000 fbb9 	bl	8005304 <xTaskResumeAll>
 8004b92:	e77a      	b.n	8004a8a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004b94:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004b96:	f000 f8a1 	bl	8004cdc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004b9a:	f000 fbb3 	bl	8005304 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004b9e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004ba0:	f000 f8ee 	bl	8004d80 <prvIsQueueEmpty>
 8004ba4:	4603      	mov	r3, r0
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	f43f af6f 	beq.w	8004a8a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004bac:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004bae:	4618      	mov	r0, r3
 8004bb0:	3730      	adds	r7, #48	; 0x30
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bd80      	pop	{r7, pc}
 8004bb6:	bf00      	nop
 8004bb8:	e000ed04 	.word	0xe000ed04

08004bbc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b086      	sub	sp, #24
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	60f8      	str	r0, [r7, #12]
 8004bc4:	60b9      	str	r1, [r7, #8]
 8004bc6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004bc8:	2300      	movs	r3, #0
 8004bca:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bd0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d10d      	bne.n	8004bf6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d14d      	bne.n	8004c7e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	689b      	ldr	r3, [r3, #8]
 8004be6:	4618      	mov	r0, r3
 8004be8:	f000 ff88 	bl	8005afc <xTaskPriorityDisinherit>
 8004bec:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	609a      	str	r2, [r3, #8]
 8004bf4:	e043      	b.n	8004c7e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d119      	bne.n	8004c30 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	6858      	ldr	r0, [r3, #4]
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c04:	461a      	mov	r2, r3
 8004c06:	68b9      	ldr	r1, [r7, #8]
 8004c08:	f002 f9c3 	bl	8006f92 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	685a      	ldr	r2, [r3, #4]
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c14:	441a      	add	r2, r3
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	685a      	ldr	r2, [r3, #4]
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	689b      	ldr	r3, [r3, #8]
 8004c22:	429a      	cmp	r2, r3
 8004c24:	d32b      	bcc.n	8004c7e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681a      	ldr	r2, [r3, #0]
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	605a      	str	r2, [r3, #4]
 8004c2e:	e026      	b.n	8004c7e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	68d8      	ldr	r0, [r3, #12]
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c38:	461a      	mov	r2, r3
 8004c3a:	68b9      	ldr	r1, [r7, #8]
 8004c3c:	f002 f9a9 	bl	8006f92 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	68da      	ldr	r2, [r3, #12]
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c48:	425b      	negs	r3, r3
 8004c4a:	441a      	add	r2, r3
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	68da      	ldr	r2, [r3, #12]
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	429a      	cmp	r2, r3
 8004c5a:	d207      	bcs.n	8004c6c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	689a      	ldr	r2, [r3, #8]
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c64:	425b      	negs	r3, r3
 8004c66:	441a      	add	r2, r3
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2b02      	cmp	r3, #2
 8004c70:	d105      	bne.n	8004c7e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004c72:	693b      	ldr	r3, [r7, #16]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d002      	beq.n	8004c7e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004c78:	693b      	ldr	r3, [r7, #16]
 8004c7a:	3b01      	subs	r3, #1
 8004c7c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004c7e:	693b      	ldr	r3, [r7, #16]
 8004c80:	1c5a      	adds	r2, r3, #1
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004c86:	697b      	ldr	r3, [r7, #20]
}
 8004c88:	4618      	mov	r0, r3
 8004c8a:	3718      	adds	r7, #24
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	bd80      	pop	{r7, pc}

08004c90 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	b082      	sub	sp, #8
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
 8004c98:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d018      	beq.n	8004cd4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	68da      	ldr	r2, [r3, #12]
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004caa:	441a      	add	r2, r3
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	68da      	ldr	r2, [r3, #12]
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	689b      	ldr	r3, [r3, #8]
 8004cb8:	429a      	cmp	r2, r3
 8004cba:	d303      	bcc.n	8004cc4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681a      	ldr	r2, [r3, #0]
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	68d9      	ldr	r1, [r3, #12]
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ccc:	461a      	mov	r2, r3
 8004cce:	6838      	ldr	r0, [r7, #0]
 8004cd0:	f002 f95f 	bl	8006f92 <memcpy>
	}
}
 8004cd4:	bf00      	nop
 8004cd6:	3708      	adds	r7, #8
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	bd80      	pop	{r7, pc}

08004cdc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b084      	sub	sp, #16
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004ce4:	f001 fd26 	bl	8006734 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004cee:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004cf0:	e011      	b.n	8004d16 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d012      	beq.n	8004d20 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	3324      	adds	r3, #36	; 0x24
 8004cfe:	4618      	mov	r0, r3
 8004d00:	f000 fd1c 	bl	800573c <xTaskRemoveFromEventList>
 8004d04:	4603      	mov	r3, r0
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d001      	beq.n	8004d0e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004d0a:	f000 fdf3 	bl	80058f4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004d0e:	7bfb      	ldrb	r3, [r7, #15]
 8004d10:	3b01      	subs	r3, #1
 8004d12:	b2db      	uxtb	r3, r3
 8004d14:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004d16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	dce9      	bgt.n	8004cf2 <prvUnlockQueue+0x16>
 8004d1e:	e000      	b.n	8004d22 <prvUnlockQueue+0x46>
					break;
 8004d20:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	22ff      	movs	r2, #255	; 0xff
 8004d26:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004d2a:	f001 fd33 	bl	8006794 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004d2e:	f001 fd01 	bl	8006734 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004d38:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004d3a:	e011      	b.n	8004d60 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	691b      	ldr	r3, [r3, #16]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d012      	beq.n	8004d6a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	3310      	adds	r3, #16
 8004d48:	4618      	mov	r0, r3
 8004d4a:	f000 fcf7 	bl	800573c <xTaskRemoveFromEventList>
 8004d4e:	4603      	mov	r3, r0
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d001      	beq.n	8004d58 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004d54:	f000 fdce 	bl	80058f4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004d58:	7bbb      	ldrb	r3, [r7, #14]
 8004d5a:	3b01      	subs	r3, #1
 8004d5c:	b2db      	uxtb	r3, r3
 8004d5e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004d60:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	dce9      	bgt.n	8004d3c <prvUnlockQueue+0x60>
 8004d68:	e000      	b.n	8004d6c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004d6a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	22ff      	movs	r2, #255	; 0xff
 8004d70:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004d74:	f001 fd0e 	bl	8006794 <vPortExitCritical>
}
 8004d78:	bf00      	nop
 8004d7a:	3710      	adds	r7, #16
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	bd80      	pop	{r7, pc}

08004d80 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b084      	sub	sp, #16
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004d88:	f001 fcd4 	bl	8006734 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d102      	bne.n	8004d9a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004d94:	2301      	movs	r3, #1
 8004d96:	60fb      	str	r3, [r7, #12]
 8004d98:	e001      	b.n	8004d9e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004d9e:	f001 fcf9 	bl	8006794 <vPortExitCritical>

	return xReturn;
 8004da2:	68fb      	ldr	r3, [r7, #12]
}
 8004da4:	4618      	mov	r0, r3
 8004da6:	3710      	adds	r7, #16
 8004da8:	46bd      	mov	sp, r7
 8004daa:	bd80      	pop	{r7, pc}

08004dac <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b084      	sub	sp, #16
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004db4:	f001 fcbe 	bl	8006734 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dc0:	429a      	cmp	r2, r3
 8004dc2:	d102      	bne.n	8004dca <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	60fb      	str	r3, [r7, #12]
 8004dc8:	e001      	b.n	8004dce <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004dca:	2300      	movs	r3, #0
 8004dcc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004dce:	f001 fce1 	bl	8006794 <vPortExitCritical>

	return xReturn;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
}
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	3710      	adds	r7, #16
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	bd80      	pop	{r7, pc}

08004ddc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004ddc:	b480      	push	{r7}
 8004dde:	b085      	sub	sp, #20
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
 8004de4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004de6:	2300      	movs	r3, #0
 8004de8:	60fb      	str	r3, [r7, #12]
 8004dea:	e014      	b.n	8004e16 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004dec:	4a0f      	ldr	r2, [pc, #60]	; (8004e2c <vQueueAddToRegistry+0x50>)
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d10b      	bne.n	8004e10 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004df8:	490c      	ldr	r1, [pc, #48]	; (8004e2c <vQueueAddToRegistry+0x50>)
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	683a      	ldr	r2, [r7, #0]
 8004dfe:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004e02:	4a0a      	ldr	r2, [pc, #40]	; (8004e2c <vQueueAddToRegistry+0x50>)
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	00db      	lsls	r3, r3, #3
 8004e08:	4413      	add	r3, r2
 8004e0a:	687a      	ldr	r2, [r7, #4]
 8004e0c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004e0e:	e006      	b.n	8004e1e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	3301      	adds	r3, #1
 8004e14:	60fb      	str	r3, [r7, #12]
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	2b07      	cmp	r3, #7
 8004e1a:	d9e7      	bls.n	8004dec <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004e1c:	bf00      	nop
 8004e1e:	bf00      	nop
 8004e20:	3714      	adds	r7, #20
 8004e22:	46bd      	mov	sp, r7
 8004e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e28:	4770      	bx	lr
 8004e2a:	bf00      	nop
 8004e2c:	20000bf4 	.word	0x20000bf4

08004e30 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004e30:	b580      	push	{r7, lr}
 8004e32:	b086      	sub	sp, #24
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	60f8      	str	r0, [r7, #12]
 8004e38:	60b9      	str	r1, [r7, #8]
 8004e3a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004e40:	f001 fc78 	bl	8006734 <vPortEnterCritical>
 8004e44:	697b      	ldr	r3, [r7, #20]
 8004e46:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004e4a:	b25b      	sxtb	r3, r3
 8004e4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e50:	d103      	bne.n	8004e5a <vQueueWaitForMessageRestricted+0x2a>
 8004e52:	697b      	ldr	r3, [r7, #20]
 8004e54:	2200      	movs	r2, #0
 8004e56:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004e5a:	697b      	ldr	r3, [r7, #20]
 8004e5c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004e60:	b25b      	sxtb	r3, r3
 8004e62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e66:	d103      	bne.n	8004e70 <vQueueWaitForMessageRestricted+0x40>
 8004e68:	697b      	ldr	r3, [r7, #20]
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004e70:	f001 fc90 	bl	8006794 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004e74:	697b      	ldr	r3, [r7, #20]
 8004e76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d106      	bne.n	8004e8a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004e7c:	697b      	ldr	r3, [r7, #20]
 8004e7e:	3324      	adds	r3, #36	; 0x24
 8004e80:	687a      	ldr	r2, [r7, #4]
 8004e82:	68b9      	ldr	r1, [r7, #8]
 8004e84:	4618      	mov	r0, r3
 8004e86:	f000 fc2d 	bl	80056e4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004e8a:	6978      	ldr	r0, [r7, #20]
 8004e8c:	f7ff ff26 	bl	8004cdc <prvUnlockQueue>
	}
 8004e90:	bf00      	nop
 8004e92:	3718      	adds	r7, #24
 8004e94:	46bd      	mov	sp, r7
 8004e96:	bd80      	pop	{r7, pc}

08004e98 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b08e      	sub	sp, #56	; 0x38
 8004e9c:	af04      	add	r7, sp, #16
 8004e9e:	60f8      	str	r0, [r7, #12]
 8004ea0:	60b9      	str	r1, [r7, #8]
 8004ea2:	607a      	str	r2, [r7, #4]
 8004ea4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004ea6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d10a      	bne.n	8004ec2 <xTaskCreateStatic+0x2a>
	__asm volatile
 8004eac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004eb0:	f383 8811 	msr	BASEPRI, r3
 8004eb4:	f3bf 8f6f 	isb	sy
 8004eb8:	f3bf 8f4f 	dsb	sy
 8004ebc:	623b      	str	r3, [r7, #32]
}
 8004ebe:	bf00      	nop
 8004ec0:	e7fe      	b.n	8004ec0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004ec2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d10a      	bne.n	8004ede <xTaskCreateStatic+0x46>
	__asm volatile
 8004ec8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ecc:	f383 8811 	msr	BASEPRI, r3
 8004ed0:	f3bf 8f6f 	isb	sy
 8004ed4:	f3bf 8f4f 	dsb	sy
 8004ed8:	61fb      	str	r3, [r7, #28]
}
 8004eda:	bf00      	nop
 8004edc:	e7fe      	b.n	8004edc <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004ede:	23bc      	movs	r3, #188	; 0xbc
 8004ee0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004ee2:	693b      	ldr	r3, [r7, #16]
 8004ee4:	2bbc      	cmp	r3, #188	; 0xbc
 8004ee6:	d00a      	beq.n	8004efe <xTaskCreateStatic+0x66>
	__asm volatile
 8004ee8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004eec:	f383 8811 	msr	BASEPRI, r3
 8004ef0:	f3bf 8f6f 	isb	sy
 8004ef4:	f3bf 8f4f 	dsb	sy
 8004ef8:	61bb      	str	r3, [r7, #24]
}
 8004efa:	bf00      	nop
 8004efc:	e7fe      	b.n	8004efc <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004efe:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004f00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d01e      	beq.n	8004f44 <xTaskCreateStatic+0xac>
 8004f06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d01b      	beq.n	8004f44 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004f0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f0e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004f10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f12:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004f14:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004f16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f18:	2202      	movs	r2, #2
 8004f1a:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004f1e:	2300      	movs	r3, #0
 8004f20:	9303      	str	r3, [sp, #12]
 8004f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f24:	9302      	str	r3, [sp, #8]
 8004f26:	f107 0314 	add.w	r3, r7, #20
 8004f2a:	9301      	str	r3, [sp, #4]
 8004f2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f2e:	9300      	str	r3, [sp, #0]
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	687a      	ldr	r2, [r7, #4]
 8004f34:	68b9      	ldr	r1, [r7, #8]
 8004f36:	68f8      	ldr	r0, [r7, #12]
 8004f38:	f000 f850 	bl	8004fdc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004f3c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004f3e:	f000 f8f3 	bl	8005128 <prvAddNewTaskToReadyList>
 8004f42:	e001      	b.n	8004f48 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8004f44:	2300      	movs	r3, #0
 8004f46:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004f48:	697b      	ldr	r3, [r7, #20]
	}
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	3728      	adds	r7, #40	; 0x28
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bd80      	pop	{r7, pc}

08004f52 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004f52:	b580      	push	{r7, lr}
 8004f54:	b08c      	sub	sp, #48	; 0x30
 8004f56:	af04      	add	r7, sp, #16
 8004f58:	60f8      	str	r0, [r7, #12]
 8004f5a:	60b9      	str	r1, [r7, #8]
 8004f5c:	603b      	str	r3, [r7, #0]
 8004f5e:	4613      	mov	r3, r2
 8004f60:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004f62:	88fb      	ldrh	r3, [r7, #6]
 8004f64:	009b      	lsls	r3, r3, #2
 8004f66:	4618      	mov	r0, r3
 8004f68:	f001 fd06 	bl	8006978 <pvPortMalloc>
 8004f6c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004f6e:	697b      	ldr	r3, [r7, #20]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d00e      	beq.n	8004f92 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004f74:	20bc      	movs	r0, #188	; 0xbc
 8004f76:	f001 fcff 	bl	8006978 <pvPortMalloc>
 8004f7a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004f7c:	69fb      	ldr	r3, [r7, #28]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d003      	beq.n	8004f8a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004f82:	69fb      	ldr	r3, [r7, #28]
 8004f84:	697a      	ldr	r2, [r7, #20]
 8004f86:	631a      	str	r2, [r3, #48]	; 0x30
 8004f88:	e005      	b.n	8004f96 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004f8a:	6978      	ldr	r0, [r7, #20]
 8004f8c:	f001 fdc0 	bl	8006b10 <vPortFree>
 8004f90:	e001      	b.n	8004f96 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004f92:	2300      	movs	r3, #0
 8004f94:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004f96:	69fb      	ldr	r3, [r7, #28]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d017      	beq.n	8004fcc <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004f9c:	69fb      	ldr	r3, [r7, #28]
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004fa4:	88fa      	ldrh	r2, [r7, #6]
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	9303      	str	r3, [sp, #12]
 8004faa:	69fb      	ldr	r3, [r7, #28]
 8004fac:	9302      	str	r3, [sp, #8]
 8004fae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fb0:	9301      	str	r3, [sp, #4]
 8004fb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fb4:	9300      	str	r3, [sp, #0]
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	68b9      	ldr	r1, [r7, #8]
 8004fba:	68f8      	ldr	r0, [r7, #12]
 8004fbc:	f000 f80e 	bl	8004fdc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004fc0:	69f8      	ldr	r0, [r7, #28]
 8004fc2:	f000 f8b1 	bl	8005128 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	61bb      	str	r3, [r7, #24]
 8004fca:	e002      	b.n	8004fd2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004fcc:	f04f 33ff 	mov.w	r3, #4294967295
 8004fd0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004fd2:	69bb      	ldr	r3, [r7, #24]
	}
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	3720      	adds	r7, #32
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	bd80      	pop	{r7, pc}

08004fdc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b088      	sub	sp, #32
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	60f8      	str	r0, [r7, #12]
 8004fe4:	60b9      	str	r1, [r7, #8]
 8004fe6:	607a      	str	r2, [r7, #4]
 8004fe8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004fea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fec:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	009b      	lsls	r3, r3, #2
 8004ff2:	461a      	mov	r2, r3
 8004ff4:	21a5      	movs	r1, #165	; 0xa5
 8004ff6:	f001 ffda 	bl	8006fae <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004ffa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ffc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005004:	3b01      	subs	r3, #1
 8005006:	009b      	lsls	r3, r3, #2
 8005008:	4413      	add	r3, r2
 800500a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800500c:	69bb      	ldr	r3, [r7, #24]
 800500e:	f023 0307 	bic.w	r3, r3, #7
 8005012:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005014:	69bb      	ldr	r3, [r7, #24]
 8005016:	f003 0307 	and.w	r3, r3, #7
 800501a:	2b00      	cmp	r3, #0
 800501c:	d00a      	beq.n	8005034 <prvInitialiseNewTask+0x58>
	__asm volatile
 800501e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005022:	f383 8811 	msr	BASEPRI, r3
 8005026:	f3bf 8f6f 	isb	sy
 800502a:	f3bf 8f4f 	dsb	sy
 800502e:	617b      	str	r3, [r7, #20]
}
 8005030:	bf00      	nop
 8005032:	e7fe      	b.n	8005032 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d01f      	beq.n	800507a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800503a:	2300      	movs	r3, #0
 800503c:	61fb      	str	r3, [r7, #28]
 800503e:	e012      	b.n	8005066 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005040:	68ba      	ldr	r2, [r7, #8]
 8005042:	69fb      	ldr	r3, [r7, #28]
 8005044:	4413      	add	r3, r2
 8005046:	7819      	ldrb	r1, [r3, #0]
 8005048:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800504a:	69fb      	ldr	r3, [r7, #28]
 800504c:	4413      	add	r3, r2
 800504e:	3334      	adds	r3, #52	; 0x34
 8005050:	460a      	mov	r2, r1
 8005052:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005054:	68ba      	ldr	r2, [r7, #8]
 8005056:	69fb      	ldr	r3, [r7, #28]
 8005058:	4413      	add	r3, r2
 800505a:	781b      	ldrb	r3, [r3, #0]
 800505c:	2b00      	cmp	r3, #0
 800505e:	d006      	beq.n	800506e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005060:	69fb      	ldr	r3, [r7, #28]
 8005062:	3301      	adds	r3, #1
 8005064:	61fb      	str	r3, [r7, #28]
 8005066:	69fb      	ldr	r3, [r7, #28]
 8005068:	2b0f      	cmp	r3, #15
 800506a:	d9e9      	bls.n	8005040 <prvInitialiseNewTask+0x64>
 800506c:	e000      	b.n	8005070 <prvInitialiseNewTask+0x94>
			{
				break;
 800506e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005070:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005072:	2200      	movs	r2, #0
 8005074:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005078:	e003      	b.n	8005082 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800507a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800507c:	2200      	movs	r2, #0
 800507e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005082:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005084:	2b37      	cmp	r3, #55	; 0x37
 8005086:	d901      	bls.n	800508c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005088:	2337      	movs	r3, #55	; 0x37
 800508a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800508c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800508e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005090:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005092:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005094:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005096:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005098:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800509a:	2200      	movs	r2, #0
 800509c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800509e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050a0:	3304      	adds	r3, #4
 80050a2:	4618      	mov	r0, r3
 80050a4:	f7ff f978 	bl	8004398 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80050a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050aa:	3318      	adds	r3, #24
 80050ac:	4618      	mov	r0, r3
 80050ae:	f7ff f973 	bl	8004398 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80050b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80050b6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80050b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050ba:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80050be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050c0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80050c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80050c6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80050c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050ca:	2200      	movs	r2, #0
 80050cc:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80050d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050d2:	2200      	movs	r2, #0
 80050d4:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80050d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050da:	3354      	adds	r3, #84	; 0x54
 80050dc:	2260      	movs	r2, #96	; 0x60
 80050de:	2100      	movs	r1, #0
 80050e0:	4618      	mov	r0, r3
 80050e2:	f001 ff64 	bl	8006fae <memset>
 80050e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050e8:	4a0c      	ldr	r2, [pc, #48]	; (800511c <prvInitialiseNewTask+0x140>)
 80050ea:	659a      	str	r2, [r3, #88]	; 0x58
 80050ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050ee:	4a0c      	ldr	r2, [pc, #48]	; (8005120 <prvInitialiseNewTask+0x144>)
 80050f0:	65da      	str	r2, [r3, #92]	; 0x5c
 80050f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050f4:	4a0b      	ldr	r2, [pc, #44]	; (8005124 <prvInitialiseNewTask+0x148>)
 80050f6:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80050f8:	683a      	ldr	r2, [r7, #0]
 80050fa:	68f9      	ldr	r1, [r7, #12]
 80050fc:	69b8      	ldr	r0, [r7, #24]
 80050fe:	f001 f9ed 	bl	80064dc <pxPortInitialiseStack>
 8005102:	4602      	mov	r2, r0
 8005104:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005106:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005108:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800510a:	2b00      	cmp	r3, #0
 800510c:	d002      	beq.n	8005114 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800510e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005110:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005112:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005114:	bf00      	nop
 8005116:	3720      	adds	r7, #32
 8005118:	46bd      	mov	sp, r7
 800511a:	bd80      	pop	{r7, pc}
 800511c:	08007a04 	.word	0x08007a04
 8005120:	08007a24 	.word	0x08007a24
 8005124:	080079e4 	.word	0x080079e4

08005128 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b082      	sub	sp, #8
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005130:	f001 fb00 	bl	8006734 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005134:	4b2d      	ldr	r3, [pc, #180]	; (80051ec <prvAddNewTaskToReadyList+0xc4>)
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	3301      	adds	r3, #1
 800513a:	4a2c      	ldr	r2, [pc, #176]	; (80051ec <prvAddNewTaskToReadyList+0xc4>)
 800513c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800513e:	4b2c      	ldr	r3, [pc, #176]	; (80051f0 <prvAddNewTaskToReadyList+0xc8>)
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d109      	bne.n	800515a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005146:	4a2a      	ldr	r2, [pc, #168]	; (80051f0 <prvAddNewTaskToReadyList+0xc8>)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800514c:	4b27      	ldr	r3, [pc, #156]	; (80051ec <prvAddNewTaskToReadyList+0xc4>)
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	2b01      	cmp	r3, #1
 8005152:	d110      	bne.n	8005176 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005154:	f000 fbf2 	bl	800593c <prvInitialiseTaskLists>
 8005158:	e00d      	b.n	8005176 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800515a:	4b26      	ldr	r3, [pc, #152]	; (80051f4 <prvAddNewTaskToReadyList+0xcc>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d109      	bne.n	8005176 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005162:	4b23      	ldr	r3, [pc, #140]	; (80051f0 <prvAddNewTaskToReadyList+0xc8>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800516c:	429a      	cmp	r2, r3
 800516e:	d802      	bhi.n	8005176 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005170:	4a1f      	ldr	r2, [pc, #124]	; (80051f0 <prvAddNewTaskToReadyList+0xc8>)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005176:	4b20      	ldr	r3, [pc, #128]	; (80051f8 <prvAddNewTaskToReadyList+0xd0>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	3301      	adds	r3, #1
 800517c:	4a1e      	ldr	r2, [pc, #120]	; (80051f8 <prvAddNewTaskToReadyList+0xd0>)
 800517e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005180:	4b1d      	ldr	r3, [pc, #116]	; (80051f8 <prvAddNewTaskToReadyList+0xd0>)
 8005182:	681a      	ldr	r2, [r3, #0]
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800518c:	4b1b      	ldr	r3, [pc, #108]	; (80051fc <prvAddNewTaskToReadyList+0xd4>)
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	429a      	cmp	r2, r3
 8005192:	d903      	bls.n	800519c <prvAddNewTaskToReadyList+0x74>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005198:	4a18      	ldr	r2, [pc, #96]	; (80051fc <prvAddNewTaskToReadyList+0xd4>)
 800519a:	6013      	str	r3, [r2, #0]
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051a0:	4613      	mov	r3, r2
 80051a2:	009b      	lsls	r3, r3, #2
 80051a4:	4413      	add	r3, r2
 80051a6:	009b      	lsls	r3, r3, #2
 80051a8:	4a15      	ldr	r2, [pc, #84]	; (8005200 <prvAddNewTaskToReadyList+0xd8>)
 80051aa:	441a      	add	r2, r3
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	3304      	adds	r3, #4
 80051b0:	4619      	mov	r1, r3
 80051b2:	4610      	mov	r0, r2
 80051b4:	f7ff f8fd 	bl	80043b2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80051b8:	f001 faec 	bl	8006794 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80051bc:	4b0d      	ldr	r3, [pc, #52]	; (80051f4 <prvAddNewTaskToReadyList+0xcc>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d00e      	beq.n	80051e2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80051c4:	4b0a      	ldr	r3, [pc, #40]	; (80051f0 <prvAddNewTaskToReadyList+0xc8>)
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051ce:	429a      	cmp	r2, r3
 80051d0:	d207      	bcs.n	80051e2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80051d2:	4b0c      	ldr	r3, [pc, #48]	; (8005204 <prvAddNewTaskToReadyList+0xdc>)
 80051d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80051d8:	601a      	str	r2, [r3, #0]
 80051da:	f3bf 8f4f 	dsb	sy
 80051de:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80051e2:	bf00      	nop
 80051e4:	3708      	adds	r7, #8
 80051e6:	46bd      	mov	sp, r7
 80051e8:	bd80      	pop	{r7, pc}
 80051ea:	bf00      	nop
 80051ec:	20001108 	.word	0x20001108
 80051f0:	20000c34 	.word	0x20000c34
 80051f4:	20001114 	.word	0x20001114
 80051f8:	20001124 	.word	0x20001124
 80051fc:	20001110 	.word	0x20001110
 8005200:	20000c38 	.word	0x20000c38
 8005204:	e000ed04 	.word	0xe000ed04

08005208 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b08a      	sub	sp, #40	; 0x28
 800520c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800520e:	2300      	movs	r3, #0
 8005210:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005212:	2300      	movs	r3, #0
 8005214:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005216:	463a      	mov	r2, r7
 8005218:	1d39      	adds	r1, r7, #4
 800521a:	f107 0308 	add.w	r3, r7, #8
 800521e:	4618      	mov	r0, r3
 8005220:	f7ff f866 	bl	80042f0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005224:	6839      	ldr	r1, [r7, #0]
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	68ba      	ldr	r2, [r7, #8]
 800522a:	9202      	str	r2, [sp, #8]
 800522c:	9301      	str	r3, [sp, #4]
 800522e:	2300      	movs	r3, #0
 8005230:	9300      	str	r3, [sp, #0]
 8005232:	2300      	movs	r3, #0
 8005234:	460a      	mov	r2, r1
 8005236:	4924      	ldr	r1, [pc, #144]	; (80052c8 <vTaskStartScheduler+0xc0>)
 8005238:	4824      	ldr	r0, [pc, #144]	; (80052cc <vTaskStartScheduler+0xc4>)
 800523a:	f7ff fe2d 	bl	8004e98 <xTaskCreateStatic>
 800523e:	4603      	mov	r3, r0
 8005240:	4a23      	ldr	r2, [pc, #140]	; (80052d0 <vTaskStartScheduler+0xc8>)
 8005242:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005244:	4b22      	ldr	r3, [pc, #136]	; (80052d0 <vTaskStartScheduler+0xc8>)
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	2b00      	cmp	r3, #0
 800524a:	d002      	beq.n	8005252 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800524c:	2301      	movs	r3, #1
 800524e:	617b      	str	r3, [r7, #20]
 8005250:	e001      	b.n	8005256 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005252:	2300      	movs	r3, #0
 8005254:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005256:	697b      	ldr	r3, [r7, #20]
 8005258:	2b01      	cmp	r3, #1
 800525a:	d102      	bne.n	8005262 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800525c:	f000 fdf0 	bl	8005e40 <xTimerCreateTimerTask>
 8005260:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005262:	697b      	ldr	r3, [r7, #20]
 8005264:	2b01      	cmp	r3, #1
 8005266:	d11b      	bne.n	80052a0 <vTaskStartScheduler+0x98>
	__asm volatile
 8005268:	f04f 0350 	mov.w	r3, #80	; 0x50
 800526c:	f383 8811 	msr	BASEPRI, r3
 8005270:	f3bf 8f6f 	isb	sy
 8005274:	f3bf 8f4f 	dsb	sy
 8005278:	613b      	str	r3, [r7, #16]
}
 800527a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800527c:	4b15      	ldr	r3, [pc, #84]	; (80052d4 <vTaskStartScheduler+0xcc>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	3354      	adds	r3, #84	; 0x54
 8005282:	4a15      	ldr	r2, [pc, #84]	; (80052d8 <vTaskStartScheduler+0xd0>)
 8005284:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005286:	4b15      	ldr	r3, [pc, #84]	; (80052dc <vTaskStartScheduler+0xd4>)
 8005288:	f04f 32ff 	mov.w	r2, #4294967295
 800528c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800528e:	4b14      	ldr	r3, [pc, #80]	; (80052e0 <vTaskStartScheduler+0xd8>)
 8005290:	2201      	movs	r2, #1
 8005292:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005294:	4b13      	ldr	r3, [pc, #76]	; (80052e4 <vTaskStartScheduler+0xdc>)
 8005296:	2200      	movs	r2, #0
 8005298:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800529a:	f001 f9a9 	bl	80065f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800529e:	e00e      	b.n	80052be <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80052a0:	697b      	ldr	r3, [r7, #20]
 80052a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052a6:	d10a      	bne.n	80052be <vTaskStartScheduler+0xb6>
	__asm volatile
 80052a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052ac:	f383 8811 	msr	BASEPRI, r3
 80052b0:	f3bf 8f6f 	isb	sy
 80052b4:	f3bf 8f4f 	dsb	sy
 80052b8:	60fb      	str	r3, [r7, #12]
}
 80052ba:	bf00      	nop
 80052bc:	e7fe      	b.n	80052bc <vTaskStartScheduler+0xb4>
}
 80052be:	bf00      	nop
 80052c0:	3718      	adds	r7, #24
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bd80      	pop	{r7, pc}
 80052c6:	bf00      	nop
 80052c8:	08007914 	.word	0x08007914
 80052cc:	0800590d 	.word	0x0800590d
 80052d0:	2000112c 	.word	0x2000112c
 80052d4:	20000c34 	.word	0x20000c34
 80052d8:	20000014 	.word	0x20000014
 80052dc:	20001128 	.word	0x20001128
 80052e0:	20001114 	.word	0x20001114
 80052e4:	2000110c 	.word	0x2000110c

080052e8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80052e8:	b480      	push	{r7}
 80052ea:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80052ec:	4b04      	ldr	r3, [pc, #16]	; (8005300 <vTaskSuspendAll+0x18>)
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	3301      	adds	r3, #1
 80052f2:	4a03      	ldr	r2, [pc, #12]	; (8005300 <vTaskSuspendAll+0x18>)
 80052f4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80052f6:	bf00      	nop
 80052f8:	46bd      	mov	sp, r7
 80052fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fe:	4770      	bx	lr
 8005300:	20001130 	.word	0x20001130

08005304 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005304:	b580      	push	{r7, lr}
 8005306:	b084      	sub	sp, #16
 8005308:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800530a:	2300      	movs	r3, #0
 800530c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800530e:	2300      	movs	r3, #0
 8005310:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005312:	4b42      	ldr	r3, [pc, #264]	; (800541c <xTaskResumeAll+0x118>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d10a      	bne.n	8005330 <xTaskResumeAll+0x2c>
	__asm volatile
 800531a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800531e:	f383 8811 	msr	BASEPRI, r3
 8005322:	f3bf 8f6f 	isb	sy
 8005326:	f3bf 8f4f 	dsb	sy
 800532a:	603b      	str	r3, [r7, #0]
}
 800532c:	bf00      	nop
 800532e:	e7fe      	b.n	800532e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005330:	f001 fa00 	bl	8006734 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005334:	4b39      	ldr	r3, [pc, #228]	; (800541c <xTaskResumeAll+0x118>)
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	3b01      	subs	r3, #1
 800533a:	4a38      	ldr	r2, [pc, #224]	; (800541c <xTaskResumeAll+0x118>)
 800533c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800533e:	4b37      	ldr	r3, [pc, #220]	; (800541c <xTaskResumeAll+0x118>)
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d162      	bne.n	800540c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005346:	4b36      	ldr	r3, [pc, #216]	; (8005420 <xTaskResumeAll+0x11c>)
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	2b00      	cmp	r3, #0
 800534c:	d05e      	beq.n	800540c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800534e:	e02f      	b.n	80053b0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005350:	4b34      	ldr	r3, [pc, #208]	; (8005424 <xTaskResumeAll+0x120>)
 8005352:	68db      	ldr	r3, [r3, #12]
 8005354:	68db      	ldr	r3, [r3, #12]
 8005356:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	3318      	adds	r3, #24
 800535c:	4618      	mov	r0, r3
 800535e:	f7ff f885 	bl	800446c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	3304      	adds	r3, #4
 8005366:	4618      	mov	r0, r3
 8005368:	f7ff f880 	bl	800446c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005370:	4b2d      	ldr	r3, [pc, #180]	; (8005428 <xTaskResumeAll+0x124>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	429a      	cmp	r2, r3
 8005376:	d903      	bls.n	8005380 <xTaskResumeAll+0x7c>
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800537c:	4a2a      	ldr	r2, [pc, #168]	; (8005428 <xTaskResumeAll+0x124>)
 800537e:	6013      	str	r3, [r2, #0]
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005384:	4613      	mov	r3, r2
 8005386:	009b      	lsls	r3, r3, #2
 8005388:	4413      	add	r3, r2
 800538a:	009b      	lsls	r3, r3, #2
 800538c:	4a27      	ldr	r2, [pc, #156]	; (800542c <xTaskResumeAll+0x128>)
 800538e:	441a      	add	r2, r3
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	3304      	adds	r3, #4
 8005394:	4619      	mov	r1, r3
 8005396:	4610      	mov	r0, r2
 8005398:	f7ff f80b 	bl	80043b2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053a0:	4b23      	ldr	r3, [pc, #140]	; (8005430 <xTaskResumeAll+0x12c>)
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053a6:	429a      	cmp	r2, r3
 80053a8:	d302      	bcc.n	80053b0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80053aa:	4b22      	ldr	r3, [pc, #136]	; (8005434 <xTaskResumeAll+0x130>)
 80053ac:	2201      	movs	r2, #1
 80053ae:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80053b0:	4b1c      	ldr	r3, [pc, #112]	; (8005424 <xTaskResumeAll+0x120>)
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d1cb      	bne.n	8005350 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d001      	beq.n	80053c2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80053be:	f000 fb5f 	bl	8005a80 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80053c2:	4b1d      	ldr	r3, [pc, #116]	; (8005438 <xTaskResumeAll+0x134>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d010      	beq.n	80053f0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80053ce:	f000 f847 	bl	8005460 <xTaskIncrementTick>
 80053d2:	4603      	mov	r3, r0
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d002      	beq.n	80053de <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80053d8:	4b16      	ldr	r3, [pc, #88]	; (8005434 <xTaskResumeAll+0x130>)
 80053da:	2201      	movs	r2, #1
 80053dc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	3b01      	subs	r3, #1
 80053e2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d1f1      	bne.n	80053ce <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80053ea:	4b13      	ldr	r3, [pc, #76]	; (8005438 <xTaskResumeAll+0x134>)
 80053ec:	2200      	movs	r2, #0
 80053ee:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80053f0:	4b10      	ldr	r3, [pc, #64]	; (8005434 <xTaskResumeAll+0x130>)
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d009      	beq.n	800540c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80053f8:	2301      	movs	r3, #1
 80053fa:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80053fc:	4b0f      	ldr	r3, [pc, #60]	; (800543c <xTaskResumeAll+0x138>)
 80053fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005402:	601a      	str	r2, [r3, #0]
 8005404:	f3bf 8f4f 	dsb	sy
 8005408:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800540c:	f001 f9c2 	bl	8006794 <vPortExitCritical>

	return xAlreadyYielded;
 8005410:	68bb      	ldr	r3, [r7, #8]
}
 8005412:	4618      	mov	r0, r3
 8005414:	3710      	adds	r7, #16
 8005416:	46bd      	mov	sp, r7
 8005418:	bd80      	pop	{r7, pc}
 800541a:	bf00      	nop
 800541c:	20001130 	.word	0x20001130
 8005420:	20001108 	.word	0x20001108
 8005424:	200010c8 	.word	0x200010c8
 8005428:	20001110 	.word	0x20001110
 800542c:	20000c38 	.word	0x20000c38
 8005430:	20000c34 	.word	0x20000c34
 8005434:	2000111c 	.word	0x2000111c
 8005438:	20001118 	.word	0x20001118
 800543c:	e000ed04 	.word	0xe000ed04

08005440 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005440:	b480      	push	{r7}
 8005442:	b083      	sub	sp, #12
 8005444:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005446:	4b05      	ldr	r3, [pc, #20]	; (800545c <xTaskGetTickCount+0x1c>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800544c:	687b      	ldr	r3, [r7, #4]
}
 800544e:	4618      	mov	r0, r3
 8005450:	370c      	adds	r7, #12
 8005452:	46bd      	mov	sp, r7
 8005454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005458:	4770      	bx	lr
 800545a:	bf00      	nop
 800545c:	2000110c 	.word	0x2000110c

08005460 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b086      	sub	sp, #24
 8005464:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005466:	2300      	movs	r3, #0
 8005468:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800546a:	4b4f      	ldr	r3, [pc, #316]	; (80055a8 <xTaskIncrementTick+0x148>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	2b00      	cmp	r3, #0
 8005470:	f040 808f 	bne.w	8005592 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005474:	4b4d      	ldr	r3, [pc, #308]	; (80055ac <xTaskIncrementTick+0x14c>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	3301      	adds	r3, #1
 800547a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800547c:	4a4b      	ldr	r2, [pc, #300]	; (80055ac <xTaskIncrementTick+0x14c>)
 800547e:	693b      	ldr	r3, [r7, #16]
 8005480:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005482:	693b      	ldr	r3, [r7, #16]
 8005484:	2b00      	cmp	r3, #0
 8005486:	d120      	bne.n	80054ca <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8005488:	4b49      	ldr	r3, [pc, #292]	; (80055b0 <xTaskIncrementTick+0x150>)
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d00a      	beq.n	80054a8 <xTaskIncrementTick+0x48>
	__asm volatile
 8005492:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005496:	f383 8811 	msr	BASEPRI, r3
 800549a:	f3bf 8f6f 	isb	sy
 800549e:	f3bf 8f4f 	dsb	sy
 80054a2:	603b      	str	r3, [r7, #0]
}
 80054a4:	bf00      	nop
 80054a6:	e7fe      	b.n	80054a6 <xTaskIncrementTick+0x46>
 80054a8:	4b41      	ldr	r3, [pc, #260]	; (80055b0 <xTaskIncrementTick+0x150>)
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	60fb      	str	r3, [r7, #12]
 80054ae:	4b41      	ldr	r3, [pc, #260]	; (80055b4 <xTaskIncrementTick+0x154>)
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	4a3f      	ldr	r2, [pc, #252]	; (80055b0 <xTaskIncrementTick+0x150>)
 80054b4:	6013      	str	r3, [r2, #0]
 80054b6:	4a3f      	ldr	r2, [pc, #252]	; (80055b4 <xTaskIncrementTick+0x154>)
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	6013      	str	r3, [r2, #0]
 80054bc:	4b3e      	ldr	r3, [pc, #248]	; (80055b8 <xTaskIncrementTick+0x158>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	3301      	adds	r3, #1
 80054c2:	4a3d      	ldr	r2, [pc, #244]	; (80055b8 <xTaskIncrementTick+0x158>)
 80054c4:	6013      	str	r3, [r2, #0]
 80054c6:	f000 fadb 	bl	8005a80 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80054ca:	4b3c      	ldr	r3, [pc, #240]	; (80055bc <xTaskIncrementTick+0x15c>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	693a      	ldr	r2, [r7, #16]
 80054d0:	429a      	cmp	r2, r3
 80054d2:	d349      	bcc.n	8005568 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80054d4:	4b36      	ldr	r3, [pc, #216]	; (80055b0 <xTaskIncrementTick+0x150>)
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d104      	bne.n	80054e8 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80054de:	4b37      	ldr	r3, [pc, #220]	; (80055bc <xTaskIncrementTick+0x15c>)
 80054e0:	f04f 32ff 	mov.w	r2, #4294967295
 80054e4:	601a      	str	r2, [r3, #0]
					break;
 80054e6:	e03f      	b.n	8005568 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80054e8:	4b31      	ldr	r3, [pc, #196]	; (80055b0 <xTaskIncrementTick+0x150>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	68db      	ldr	r3, [r3, #12]
 80054ee:	68db      	ldr	r3, [r3, #12]
 80054f0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80054f2:	68bb      	ldr	r3, [r7, #8]
 80054f4:	685b      	ldr	r3, [r3, #4]
 80054f6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80054f8:	693a      	ldr	r2, [r7, #16]
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	429a      	cmp	r2, r3
 80054fe:	d203      	bcs.n	8005508 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005500:	4a2e      	ldr	r2, [pc, #184]	; (80055bc <xTaskIncrementTick+0x15c>)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005506:	e02f      	b.n	8005568 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005508:	68bb      	ldr	r3, [r7, #8]
 800550a:	3304      	adds	r3, #4
 800550c:	4618      	mov	r0, r3
 800550e:	f7fe ffad 	bl	800446c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005516:	2b00      	cmp	r3, #0
 8005518:	d004      	beq.n	8005524 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800551a:	68bb      	ldr	r3, [r7, #8]
 800551c:	3318      	adds	r3, #24
 800551e:	4618      	mov	r0, r3
 8005520:	f7fe ffa4 	bl	800446c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005524:	68bb      	ldr	r3, [r7, #8]
 8005526:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005528:	4b25      	ldr	r3, [pc, #148]	; (80055c0 <xTaskIncrementTick+0x160>)
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	429a      	cmp	r2, r3
 800552e:	d903      	bls.n	8005538 <xTaskIncrementTick+0xd8>
 8005530:	68bb      	ldr	r3, [r7, #8]
 8005532:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005534:	4a22      	ldr	r2, [pc, #136]	; (80055c0 <xTaskIncrementTick+0x160>)
 8005536:	6013      	str	r3, [r2, #0]
 8005538:	68bb      	ldr	r3, [r7, #8]
 800553a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800553c:	4613      	mov	r3, r2
 800553e:	009b      	lsls	r3, r3, #2
 8005540:	4413      	add	r3, r2
 8005542:	009b      	lsls	r3, r3, #2
 8005544:	4a1f      	ldr	r2, [pc, #124]	; (80055c4 <xTaskIncrementTick+0x164>)
 8005546:	441a      	add	r2, r3
 8005548:	68bb      	ldr	r3, [r7, #8]
 800554a:	3304      	adds	r3, #4
 800554c:	4619      	mov	r1, r3
 800554e:	4610      	mov	r0, r2
 8005550:	f7fe ff2f 	bl	80043b2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005554:	68bb      	ldr	r3, [r7, #8]
 8005556:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005558:	4b1b      	ldr	r3, [pc, #108]	; (80055c8 <xTaskIncrementTick+0x168>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800555e:	429a      	cmp	r2, r3
 8005560:	d3b8      	bcc.n	80054d4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8005562:	2301      	movs	r3, #1
 8005564:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005566:	e7b5      	b.n	80054d4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005568:	4b17      	ldr	r3, [pc, #92]	; (80055c8 <xTaskIncrementTick+0x168>)
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800556e:	4915      	ldr	r1, [pc, #84]	; (80055c4 <xTaskIncrementTick+0x164>)
 8005570:	4613      	mov	r3, r2
 8005572:	009b      	lsls	r3, r3, #2
 8005574:	4413      	add	r3, r2
 8005576:	009b      	lsls	r3, r3, #2
 8005578:	440b      	add	r3, r1
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	2b01      	cmp	r3, #1
 800557e:	d901      	bls.n	8005584 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005580:	2301      	movs	r3, #1
 8005582:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005584:	4b11      	ldr	r3, [pc, #68]	; (80055cc <xTaskIncrementTick+0x16c>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d007      	beq.n	800559c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800558c:	2301      	movs	r3, #1
 800558e:	617b      	str	r3, [r7, #20]
 8005590:	e004      	b.n	800559c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005592:	4b0f      	ldr	r3, [pc, #60]	; (80055d0 <xTaskIncrementTick+0x170>)
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	3301      	adds	r3, #1
 8005598:	4a0d      	ldr	r2, [pc, #52]	; (80055d0 <xTaskIncrementTick+0x170>)
 800559a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800559c:	697b      	ldr	r3, [r7, #20]
}
 800559e:	4618      	mov	r0, r3
 80055a0:	3718      	adds	r7, #24
 80055a2:	46bd      	mov	sp, r7
 80055a4:	bd80      	pop	{r7, pc}
 80055a6:	bf00      	nop
 80055a8:	20001130 	.word	0x20001130
 80055ac:	2000110c 	.word	0x2000110c
 80055b0:	200010c0 	.word	0x200010c0
 80055b4:	200010c4 	.word	0x200010c4
 80055b8:	20001120 	.word	0x20001120
 80055bc:	20001128 	.word	0x20001128
 80055c0:	20001110 	.word	0x20001110
 80055c4:	20000c38 	.word	0x20000c38
 80055c8:	20000c34 	.word	0x20000c34
 80055cc:	2000111c 	.word	0x2000111c
 80055d0:	20001118 	.word	0x20001118

080055d4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80055d4:	b480      	push	{r7}
 80055d6:	b085      	sub	sp, #20
 80055d8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80055da:	4b2a      	ldr	r3, [pc, #168]	; (8005684 <vTaskSwitchContext+0xb0>)
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d003      	beq.n	80055ea <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80055e2:	4b29      	ldr	r3, [pc, #164]	; (8005688 <vTaskSwitchContext+0xb4>)
 80055e4:	2201      	movs	r2, #1
 80055e6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80055e8:	e046      	b.n	8005678 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 80055ea:	4b27      	ldr	r3, [pc, #156]	; (8005688 <vTaskSwitchContext+0xb4>)
 80055ec:	2200      	movs	r2, #0
 80055ee:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80055f0:	4b26      	ldr	r3, [pc, #152]	; (800568c <vTaskSwitchContext+0xb8>)
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	60fb      	str	r3, [r7, #12]
 80055f6:	e010      	b.n	800561a <vTaskSwitchContext+0x46>
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d10a      	bne.n	8005614 <vTaskSwitchContext+0x40>
	__asm volatile
 80055fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005602:	f383 8811 	msr	BASEPRI, r3
 8005606:	f3bf 8f6f 	isb	sy
 800560a:	f3bf 8f4f 	dsb	sy
 800560e:	607b      	str	r3, [r7, #4]
}
 8005610:	bf00      	nop
 8005612:	e7fe      	b.n	8005612 <vTaskSwitchContext+0x3e>
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	3b01      	subs	r3, #1
 8005618:	60fb      	str	r3, [r7, #12]
 800561a:	491d      	ldr	r1, [pc, #116]	; (8005690 <vTaskSwitchContext+0xbc>)
 800561c:	68fa      	ldr	r2, [r7, #12]
 800561e:	4613      	mov	r3, r2
 8005620:	009b      	lsls	r3, r3, #2
 8005622:	4413      	add	r3, r2
 8005624:	009b      	lsls	r3, r3, #2
 8005626:	440b      	add	r3, r1
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d0e4      	beq.n	80055f8 <vTaskSwitchContext+0x24>
 800562e:	68fa      	ldr	r2, [r7, #12]
 8005630:	4613      	mov	r3, r2
 8005632:	009b      	lsls	r3, r3, #2
 8005634:	4413      	add	r3, r2
 8005636:	009b      	lsls	r3, r3, #2
 8005638:	4a15      	ldr	r2, [pc, #84]	; (8005690 <vTaskSwitchContext+0xbc>)
 800563a:	4413      	add	r3, r2
 800563c:	60bb      	str	r3, [r7, #8]
 800563e:	68bb      	ldr	r3, [r7, #8]
 8005640:	685b      	ldr	r3, [r3, #4]
 8005642:	685a      	ldr	r2, [r3, #4]
 8005644:	68bb      	ldr	r3, [r7, #8]
 8005646:	605a      	str	r2, [r3, #4]
 8005648:	68bb      	ldr	r3, [r7, #8]
 800564a:	685a      	ldr	r2, [r3, #4]
 800564c:	68bb      	ldr	r3, [r7, #8]
 800564e:	3308      	adds	r3, #8
 8005650:	429a      	cmp	r2, r3
 8005652:	d104      	bne.n	800565e <vTaskSwitchContext+0x8a>
 8005654:	68bb      	ldr	r3, [r7, #8]
 8005656:	685b      	ldr	r3, [r3, #4]
 8005658:	685a      	ldr	r2, [r3, #4]
 800565a:	68bb      	ldr	r3, [r7, #8]
 800565c:	605a      	str	r2, [r3, #4]
 800565e:	68bb      	ldr	r3, [r7, #8]
 8005660:	685b      	ldr	r3, [r3, #4]
 8005662:	68db      	ldr	r3, [r3, #12]
 8005664:	4a0b      	ldr	r2, [pc, #44]	; (8005694 <vTaskSwitchContext+0xc0>)
 8005666:	6013      	str	r3, [r2, #0]
 8005668:	4a08      	ldr	r2, [pc, #32]	; (800568c <vTaskSwitchContext+0xb8>)
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800566e:	4b09      	ldr	r3, [pc, #36]	; (8005694 <vTaskSwitchContext+0xc0>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	3354      	adds	r3, #84	; 0x54
 8005674:	4a08      	ldr	r2, [pc, #32]	; (8005698 <vTaskSwitchContext+0xc4>)
 8005676:	6013      	str	r3, [r2, #0]
}
 8005678:	bf00      	nop
 800567a:	3714      	adds	r7, #20
 800567c:	46bd      	mov	sp, r7
 800567e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005682:	4770      	bx	lr
 8005684:	20001130 	.word	0x20001130
 8005688:	2000111c 	.word	0x2000111c
 800568c:	20001110 	.word	0x20001110
 8005690:	20000c38 	.word	0x20000c38
 8005694:	20000c34 	.word	0x20000c34
 8005698:	20000014 	.word	0x20000014

0800569c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b084      	sub	sp, #16
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
 80056a4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d10a      	bne.n	80056c2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80056ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056b0:	f383 8811 	msr	BASEPRI, r3
 80056b4:	f3bf 8f6f 	isb	sy
 80056b8:	f3bf 8f4f 	dsb	sy
 80056bc:	60fb      	str	r3, [r7, #12]
}
 80056be:	bf00      	nop
 80056c0:	e7fe      	b.n	80056c0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80056c2:	4b07      	ldr	r3, [pc, #28]	; (80056e0 <vTaskPlaceOnEventList+0x44>)
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	3318      	adds	r3, #24
 80056c8:	4619      	mov	r1, r3
 80056ca:	6878      	ldr	r0, [r7, #4]
 80056cc:	f7fe fe95 	bl	80043fa <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80056d0:	2101      	movs	r1, #1
 80056d2:	6838      	ldr	r0, [r7, #0]
 80056d4:	f000 fb60 	bl	8005d98 <prvAddCurrentTaskToDelayedList>
}
 80056d8:	bf00      	nop
 80056da:	3710      	adds	r7, #16
 80056dc:	46bd      	mov	sp, r7
 80056de:	bd80      	pop	{r7, pc}
 80056e0:	20000c34 	.word	0x20000c34

080056e4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	b086      	sub	sp, #24
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	60f8      	str	r0, [r7, #12]
 80056ec:	60b9      	str	r1, [r7, #8]
 80056ee:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d10a      	bne.n	800570c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80056f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056fa:	f383 8811 	msr	BASEPRI, r3
 80056fe:	f3bf 8f6f 	isb	sy
 8005702:	f3bf 8f4f 	dsb	sy
 8005706:	617b      	str	r3, [r7, #20]
}
 8005708:	bf00      	nop
 800570a:	e7fe      	b.n	800570a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800570c:	4b0a      	ldr	r3, [pc, #40]	; (8005738 <vTaskPlaceOnEventListRestricted+0x54>)
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	3318      	adds	r3, #24
 8005712:	4619      	mov	r1, r3
 8005714:	68f8      	ldr	r0, [r7, #12]
 8005716:	f7fe fe4c 	bl	80043b2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	2b00      	cmp	r3, #0
 800571e:	d002      	beq.n	8005726 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8005720:	f04f 33ff 	mov.w	r3, #4294967295
 8005724:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005726:	6879      	ldr	r1, [r7, #4]
 8005728:	68b8      	ldr	r0, [r7, #8]
 800572a:	f000 fb35 	bl	8005d98 <prvAddCurrentTaskToDelayedList>
	}
 800572e:	bf00      	nop
 8005730:	3718      	adds	r7, #24
 8005732:	46bd      	mov	sp, r7
 8005734:	bd80      	pop	{r7, pc}
 8005736:	bf00      	nop
 8005738:	20000c34 	.word	0x20000c34

0800573c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800573c:	b580      	push	{r7, lr}
 800573e:	b086      	sub	sp, #24
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	68db      	ldr	r3, [r3, #12]
 8005748:	68db      	ldr	r3, [r3, #12]
 800574a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800574c:	693b      	ldr	r3, [r7, #16]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d10a      	bne.n	8005768 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8005752:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005756:	f383 8811 	msr	BASEPRI, r3
 800575a:	f3bf 8f6f 	isb	sy
 800575e:	f3bf 8f4f 	dsb	sy
 8005762:	60fb      	str	r3, [r7, #12]
}
 8005764:	bf00      	nop
 8005766:	e7fe      	b.n	8005766 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005768:	693b      	ldr	r3, [r7, #16]
 800576a:	3318      	adds	r3, #24
 800576c:	4618      	mov	r0, r3
 800576e:	f7fe fe7d 	bl	800446c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005772:	4b1e      	ldr	r3, [pc, #120]	; (80057ec <xTaskRemoveFromEventList+0xb0>)
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	2b00      	cmp	r3, #0
 8005778:	d11d      	bne.n	80057b6 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800577a:	693b      	ldr	r3, [r7, #16]
 800577c:	3304      	adds	r3, #4
 800577e:	4618      	mov	r0, r3
 8005780:	f7fe fe74 	bl	800446c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005784:	693b      	ldr	r3, [r7, #16]
 8005786:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005788:	4b19      	ldr	r3, [pc, #100]	; (80057f0 <xTaskRemoveFromEventList+0xb4>)
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	429a      	cmp	r2, r3
 800578e:	d903      	bls.n	8005798 <xTaskRemoveFromEventList+0x5c>
 8005790:	693b      	ldr	r3, [r7, #16]
 8005792:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005794:	4a16      	ldr	r2, [pc, #88]	; (80057f0 <xTaskRemoveFromEventList+0xb4>)
 8005796:	6013      	str	r3, [r2, #0]
 8005798:	693b      	ldr	r3, [r7, #16]
 800579a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800579c:	4613      	mov	r3, r2
 800579e:	009b      	lsls	r3, r3, #2
 80057a0:	4413      	add	r3, r2
 80057a2:	009b      	lsls	r3, r3, #2
 80057a4:	4a13      	ldr	r2, [pc, #76]	; (80057f4 <xTaskRemoveFromEventList+0xb8>)
 80057a6:	441a      	add	r2, r3
 80057a8:	693b      	ldr	r3, [r7, #16]
 80057aa:	3304      	adds	r3, #4
 80057ac:	4619      	mov	r1, r3
 80057ae:	4610      	mov	r0, r2
 80057b0:	f7fe fdff 	bl	80043b2 <vListInsertEnd>
 80057b4:	e005      	b.n	80057c2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80057b6:	693b      	ldr	r3, [r7, #16]
 80057b8:	3318      	adds	r3, #24
 80057ba:	4619      	mov	r1, r3
 80057bc:	480e      	ldr	r0, [pc, #56]	; (80057f8 <xTaskRemoveFromEventList+0xbc>)
 80057be:	f7fe fdf8 	bl	80043b2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80057c2:	693b      	ldr	r3, [r7, #16]
 80057c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057c6:	4b0d      	ldr	r3, [pc, #52]	; (80057fc <xTaskRemoveFromEventList+0xc0>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057cc:	429a      	cmp	r2, r3
 80057ce:	d905      	bls.n	80057dc <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80057d0:	2301      	movs	r3, #1
 80057d2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80057d4:	4b0a      	ldr	r3, [pc, #40]	; (8005800 <xTaskRemoveFromEventList+0xc4>)
 80057d6:	2201      	movs	r2, #1
 80057d8:	601a      	str	r2, [r3, #0]
 80057da:	e001      	b.n	80057e0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80057dc:	2300      	movs	r3, #0
 80057de:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80057e0:	697b      	ldr	r3, [r7, #20]
}
 80057e2:	4618      	mov	r0, r3
 80057e4:	3718      	adds	r7, #24
 80057e6:	46bd      	mov	sp, r7
 80057e8:	bd80      	pop	{r7, pc}
 80057ea:	bf00      	nop
 80057ec:	20001130 	.word	0x20001130
 80057f0:	20001110 	.word	0x20001110
 80057f4:	20000c38 	.word	0x20000c38
 80057f8:	200010c8 	.word	0x200010c8
 80057fc:	20000c34 	.word	0x20000c34
 8005800:	2000111c 	.word	0x2000111c

08005804 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005804:	b480      	push	{r7}
 8005806:	b083      	sub	sp, #12
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800580c:	4b06      	ldr	r3, [pc, #24]	; (8005828 <vTaskInternalSetTimeOutState+0x24>)
 800580e:	681a      	ldr	r2, [r3, #0]
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005814:	4b05      	ldr	r3, [pc, #20]	; (800582c <vTaskInternalSetTimeOutState+0x28>)
 8005816:	681a      	ldr	r2, [r3, #0]
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	605a      	str	r2, [r3, #4]
}
 800581c:	bf00      	nop
 800581e:	370c      	adds	r7, #12
 8005820:	46bd      	mov	sp, r7
 8005822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005826:	4770      	bx	lr
 8005828:	20001120 	.word	0x20001120
 800582c:	2000110c 	.word	0x2000110c

08005830 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005830:	b580      	push	{r7, lr}
 8005832:	b088      	sub	sp, #32
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
 8005838:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d10a      	bne.n	8005856 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8005840:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005844:	f383 8811 	msr	BASEPRI, r3
 8005848:	f3bf 8f6f 	isb	sy
 800584c:	f3bf 8f4f 	dsb	sy
 8005850:	613b      	str	r3, [r7, #16]
}
 8005852:	bf00      	nop
 8005854:	e7fe      	b.n	8005854 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d10a      	bne.n	8005872 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800585c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005860:	f383 8811 	msr	BASEPRI, r3
 8005864:	f3bf 8f6f 	isb	sy
 8005868:	f3bf 8f4f 	dsb	sy
 800586c:	60fb      	str	r3, [r7, #12]
}
 800586e:	bf00      	nop
 8005870:	e7fe      	b.n	8005870 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8005872:	f000 ff5f 	bl	8006734 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005876:	4b1d      	ldr	r3, [pc, #116]	; (80058ec <xTaskCheckForTimeOut+0xbc>)
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	685b      	ldr	r3, [r3, #4]
 8005880:	69ba      	ldr	r2, [r7, #24]
 8005882:	1ad3      	subs	r3, r2, r3
 8005884:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800588e:	d102      	bne.n	8005896 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005890:	2300      	movs	r3, #0
 8005892:	61fb      	str	r3, [r7, #28]
 8005894:	e023      	b.n	80058de <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681a      	ldr	r2, [r3, #0]
 800589a:	4b15      	ldr	r3, [pc, #84]	; (80058f0 <xTaskCheckForTimeOut+0xc0>)
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	429a      	cmp	r2, r3
 80058a0:	d007      	beq.n	80058b2 <xTaskCheckForTimeOut+0x82>
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	685b      	ldr	r3, [r3, #4]
 80058a6:	69ba      	ldr	r2, [r7, #24]
 80058a8:	429a      	cmp	r2, r3
 80058aa:	d302      	bcc.n	80058b2 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80058ac:	2301      	movs	r3, #1
 80058ae:	61fb      	str	r3, [r7, #28]
 80058b0:	e015      	b.n	80058de <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	697a      	ldr	r2, [r7, #20]
 80058b8:	429a      	cmp	r2, r3
 80058ba:	d20b      	bcs.n	80058d4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80058bc:	683b      	ldr	r3, [r7, #0]
 80058be:	681a      	ldr	r2, [r3, #0]
 80058c0:	697b      	ldr	r3, [r7, #20]
 80058c2:	1ad2      	subs	r2, r2, r3
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80058c8:	6878      	ldr	r0, [r7, #4]
 80058ca:	f7ff ff9b 	bl	8005804 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80058ce:	2300      	movs	r3, #0
 80058d0:	61fb      	str	r3, [r7, #28]
 80058d2:	e004      	b.n	80058de <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	2200      	movs	r2, #0
 80058d8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80058da:	2301      	movs	r3, #1
 80058dc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80058de:	f000 ff59 	bl	8006794 <vPortExitCritical>

	return xReturn;
 80058e2:	69fb      	ldr	r3, [r7, #28]
}
 80058e4:	4618      	mov	r0, r3
 80058e6:	3720      	adds	r7, #32
 80058e8:	46bd      	mov	sp, r7
 80058ea:	bd80      	pop	{r7, pc}
 80058ec:	2000110c 	.word	0x2000110c
 80058f0:	20001120 	.word	0x20001120

080058f4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80058f4:	b480      	push	{r7}
 80058f6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80058f8:	4b03      	ldr	r3, [pc, #12]	; (8005908 <vTaskMissedYield+0x14>)
 80058fa:	2201      	movs	r2, #1
 80058fc:	601a      	str	r2, [r3, #0]
}
 80058fe:	bf00      	nop
 8005900:	46bd      	mov	sp, r7
 8005902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005906:	4770      	bx	lr
 8005908:	2000111c 	.word	0x2000111c

0800590c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800590c:	b580      	push	{r7, lr}
 800590e:	b082      	sub	sp, #8
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005914:	f000 f852 	bl	80059bc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005918:	4b06      	ldr	r3, [pc, #24]	; (8005934 <prvIdleTask+0x28>)
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	2b01      	cmp	r3, #1
 800591e:	d9f9      	bls.n	8005914 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005920:	4b05      	ldr	r3, [pc, #20]	; (8005938 <prvIdleTask+0x2c>)
 8005922:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005926:	601a      	str	r2, [r3, #0]
 8005928:	f3bf 8f4f 	dsb	sy
 800592c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005930:	e7f0      	b.n	8005914 <prvIdleTask+0x8>
 8005932:	bf00      	nop
 8005934:	20000c38 	.word	0x20000c38
 8005938:	e000ed04 	.word	0xe000ed04

0800593c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b082      	sub	sp, #8
 8005940:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005942:	2300      	movs	r3, #0
 8005944:	607b      	str	r3, [r7, #4]
 8005946:	e00c      	b.n	8005962 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005948:	687a      	ldr	r2, [r7, #4]
 800594a:	4613      	mov	r3, r2
 800594c:	009b      	lsls	r3, r3, #2
 800594e:	4413      	add	r3, r2
 8005950:	009b      	lsls	r3, r3, #2
 8005952:	4a12      	ldr	r2, [pc, #72]	; (800599c <prvInitialiseTaskLists+0x60>)
 8005954:	4413      	add	r3, r2
 8005956:	4618      	mov	r0, r3
 8005958:	f7fe fcfe 	bl	8004358 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	3301      	adds	r3, #1
 8005960:	607b      	str	r3, [r7, #4]
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2b37      	cmp	r3, #55	; 0x37
 8005966:	d9ef      	bls.n	8005948 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005968:	480d      	ldr	r0, [pc, #52]	; (80059a0 <prvInitialiseTaskLists+0x64>)
 800596a:	f7fe fcf5 	bl	8004358 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800596e:	480d      	ldr	r0, [pc, #52]	; (80059a4 <prvInitialiseTaskLists+0x68>)
 8005970:	f7fe fcf2 	bl	8004358 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005974:	480c      	ldr	r0, [pc, #48]	; (80059a8 <prvInitialiseTaskLists+0x6c>)
 8005976:	f7fe fcef 	bl	8004358 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800597a:	480c      	ldr	r0, [pc, #48]	; (80059ac <prvInitialiseTaskLists+0x70>)
 800597c:	f7fe fcec 	bl	8004358 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005980:	480b      	ldr	r0, [pc, #44]	; (80059b0 <prvInitialiseTaskLists+0x74>)
 8005982:	f7fe fce9 	bl	8004358 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005986:	4b0b      	ldr	r3, [pc, #44]	; (80059b4 <prvInitialiseTaskLists+0x78>)
 8005988:	4a05      	ldr	r2, [pc, #20]	; (80059a0 <prvInitialiseTaskLists+0x64>)
 800598a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800598c:	4b0a      	ldr	r3, [pc, #40]	; (80059b8 <prvInitialiseTaskLists+0x7c>)
 800598e:	4a05      	ldr	r2, [pc, #20]	; (80059a4 <prvInitialiseTaskLists+0x68>)
 8005990:	601a      	str	r2, [r3, #0]
}
 8005992:	bf00      	nop
 8005994:	3708      	adds	r7, #8
 8005996:	46bd      	mov	sp, r7
 8005998:	bd80      	pop	{r7, pc}
 800599a:	bf00      	nop
 800599c:	20000c38 	.word	0x20000c38
 80059a0:	20001098 	.word	0x20001098
 80059a4:	200010ac 	.word	0x200010ac
 80059a8:	200010c8 	.word	0x200010c8
 80059ac:	200010dc 	.word	0x200010dc
 80059b0:	200010f4 	.word	0x200010f4
 80059b4:	200010c0 	.word	0x200010c0
 80059b8:	200010c4 	.word	0x200010c4

080059bc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80059bc:	b580      	push	{r7, lr}
 80059be:	b082      	sub	sp, #8
 80059c0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80059c2:	e019      	b.n	80059f8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80059c4:	f000 feb6 	bl	8006734 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80059c8:	4b10      	ldr	r3, [pc, #64]	; (8005a0c <prvCheckTasksWaitingTermination+0x50>)
 80059ca:	68db      	ldr	r3, [r3, #12]
 80059cc:	68db      	ldr	r3, [r3, #12]
 80059ce:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	3304      	adds	r3, #4
 80059d4:	4618      	mov	r0, r3
 80059d6:	f7fe fd49 	bl	800446c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80059da:	4b0d      	ldr	r3, [pc, #52]	; (8005a10 <prvCheckTasksWaitingTermination+0x54>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	3b01      	subs	r3, #1
 80059e0:	4a0b      	ldr	r2, [pc, #44]	; (8005a10 <prvCheckTasksWaitingTermination+0x54>)
 80059e2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80059e4:	4b0b      	ldr	r3, [pc, #44]	; (8005a14 <prvCheckTasksWaitingTermination+0x58>)
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	3b01      	subs	r3, #1
 80059ea:	4a0a      	ldr	r2, [pc, #40]	; (8005a14 <prvCheckTasksWaitingTermination+0x58>)
 80059ec:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80059ee:	f000 fed1 	bl	8006794 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80059f2:	6878      	ldr	r0, [r7, #4]
 80059f4:	f000 f810 	bl	8005a18 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80059f8:	4b06      	ldr	r3, [pc, #24]	; (8005a14 <prvCheckTasksWaitingTermination+0x58>)
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d1e1      	bne.n	80059c4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005a00:	bf00      	nop
 8005a02:	bf00      	nop
 8005a04:	3708      	adds	r7, #8
 8005a06:	46bd      	mov	sp, r7
 8005a08:	bd80      	pop	{r7, pc}
 8005a0a:	bf00      	nop
 8005a0c:	200010dc 	.word	0x200010dc
 8005a10:	20001108 	.word	0x20001108
 8005a14:	200010f0 	.word	0x200010f0

08005a18 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b084      	sub	sp, #16
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	3354      	adds	r3, #84	; 0x54
 8005a24:	4618      	mov	r0, r3
 8005a26:	f001 fbe3 	bl	80071f0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d108      	bne.n	8005a46 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a38:	4618      	mov	r0, r3
 8005a3a:	f001 f869 	bl	8006b10 <vPortFree>
				vPortFree( pxTCB );
 8005a3e:	6878      	ldr	r0, [r7, #4]
 8005a40:	f001 f866 	bl	8006b10 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005a44:	e018      	b.n	8005a78 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8005a4c:	2b01      	cmp	r3, #1
 8005a4e:	d103      	bne.n	8005a58 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005a50:	6878      	ldr	r0, [r7, #4]
 8005a52:	f001 f85d 	bl	8006b10 <vPortFree>
	}
 8005a56:	e00f      	b.n	8005a78 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8005a5e:	2b02      	cmp	r3, #2
 8005a60:	d00a      	beq.n	8005a78 <prvDeleteTCB+0x60>
	__asm volatile
 8005a62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a66:	f383 8811 	msr	BASEPRI, r3
 8005a6a:	f3bf 8f6f 	isb	sy
 8005a6e:	f3bf 8f4f 	dsb	sy
 8005a72:	60fb      	str	r3, [r7, #12]
}
 8005a74:	bf00      	nop
 8005a76:	e7fe      	b.n	8005a76 <prvDeleteTCB+0x5e>
	}
 8005a78:	bf00      	nop
 8005a7a:	3710      	adds	r7, #16
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	bd80      	pop	{r7, pc}

08005a80 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005a80:	b480      	push	{r7}
 8005a82:	b083      	sub	sp, #12
 8005a84:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005a86:	4b0c      	ldr	r3, [pc, #48]	; (8005ab8 <prvResetNextTaskUnblockTime+0x38>)
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d104      	bne.n	8005a9a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005a90:	4b0a      	ldr	r3, [pc, #40]	; (8005abc <prvResetNextTaskUnblockTime+0x3c>)
 8005a92:	f04f 32ff 	mov.w	r2, #4294967295
 8005a96:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005a98:	e008      	b.n	8005aac <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005a9a:	4b07      	ldr	r3, [pc, #28]	; (8005ab8 <prvResetNextTaskUnblockTime+0x38>)
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	68db      	ldr	r3, [r3, #12]
 8005aa0:	68db      	ldr	r3, [r3, #12]
 8005aa2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	685b      	ldr	r3, [r3, #4]
 8005aa8:	4a04      	ldr	r2, [pc, #16]	; (8005abc <prvResetNextTaskUnblockTime+0x3c>)
 8005aaa:	6013      	str	r3, [r2, #0]
}
 8005aac:	bf00      	nop
 8005aae:	370c      	adds	r7, #12
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab6:	4770      	bx	lr
 8005ab8:	200010c0 	.word	0x200010c0
 8005abc:	20001128 	.word	0x20001128

08005ac0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005ac0:	b480      	push	{r7}
 8005ac2:	b083      	sub	sp, #12
 8005ac4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005ac6:	4b0b      	ldr	r3, [pc, #44]	; (8005af4 <xTaskGetSchedulerState+0x34>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d102      	bne.n	8005ad4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005ace:	2301      	movs	r3, #1
 8005ad0:	607b      	str	r3, [r7, #4]
 8005ad2:	e008      	b.n	8005ae6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ad4:	4b08      	ldr	r3, [pc, #32]	; (8005af8 <xTaskGetSchedulerState+0x38>)
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d102      	bne.n	8005ae2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005adc:	2302      	movs	r3, #2
 8005ade:	607b      	str	r3, [r7, #4]
 8005ae0:	e001      	b.n	8005ae6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005ae6:	687b      	ldr	r3, [r7, #4]
	}
 8005ae8:	4618      	mov	r0, r3
 8005aea:	370c      	adds	r7, #12
 8005aec:	46bd      	mov	sp, r7
 8005aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af2:	4770      	bx	lr
 8005af4:	20001114 	.word	0x20001114
 8005af8:	20001130 	.word	0x20001130

08005afc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b086      	sub	sp, #24
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005b08:	2300      	movs	r3, #0
 8005b0a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d056      	beq.n	8005bc0 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005b12:	4b2e      	ldr	r3, [pc, #184]	; (8005bcc <xTaskPriorityDisinherit+0xd0>)
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	693a      	ldr	r2, [r7, #16]
 8005b18:	429a      	cmp	r2, r3
 8005b1a:	d00a      	beq.n	8005b32 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8005b1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b20:	f383 8811 	msr	BASEPRI, r3
 8005b24:	f3bf 8f6f 	isb	sy
 8005b28:	f3bf 8f4f 	dsb	sy
 8005b2c:	60fb      	str	r3, [r7, #12]
}
 8005b2e:	bf00      	nop
 8005b30:	e7fe      	b.n	8005b30 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005b32:	693b      	ldr	r3, [r7, #16]
 8005b34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d10a      	bne.n	8005b50 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8005b3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b3e:	f383 8811 	msr	BASEPRI, r3
 8005b42:	f3bf 8f6f 	isb	sy
 8005b46:	f3bf 8f4f 	dsb	sy
 8005b4a:	60bb      	str	r3, [r7, #8]
}
 8005b4c:	bf00      	nop
 8005b4e:	e7fe      	b.n	8005b4e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8005b50:	693b      	ldr	r3, [r7, #16]
 8005b52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b54:	1e5a      	subs	r2, r3, #1
 8005b56:	693b      	ldr	r3, [r7, #16]
 8005b58:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005b5a:	693b      	ldr	r3, [r7, #16]
 8005b5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b5e:	693b      	ldr	r3, [r7, #16]
 8005b60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b62:	429a      	cmp	r2, r3
 8005b64:	d02c      	beq.n	8005bc0 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005b66:	693b      	ldr	r3, [r7, #16]
 8005b68:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d128      	bne.n	8005bc0 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005b6e:	693b      	ldr	r3, [r7, #16]
 8005b70:	3304      	adds	r3, #4
 8005b72:	4618      	mov	r0, r3
 8005b74:	f7fe fc7a 	bl	800446c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005b78:	693b      	ldr	r3, [r7, #16]
 8005b7a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005b7c:	693b      	ldr	r3, [r7, #16]
 8005b7e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b80:	693b      	ldr	r3, [r7, #16]
 8005b82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b84:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005b88:	693b      	ldr	r3, [r7, #16]
 8005b8a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005b8c:	693b      	ldr	r3, [r7, #16]
 8005b8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b90:	4b0f      	ldr	r3, [pc, #60]	; (8005bd0 <xTaskPriorityDisinherit+0xd4>)
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	429a      	cmp	r2, r3
 8005b96:	d903      	bls.n	8005ba0 <xTaskPriorityDisinherit+0xa4>
 8005b98:	693b      	ldr	r3, [r7, #16]
 8005b9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b9c:	4a0c      	ldr	r2, [pc, #48]	; (8005bd0 <xTaskPriorityDisinherit+0xd4>)
 8005b9e:	6013      	str	r3, [r2, #0]
 8005ba0:	693b      	ldr	r3, [r7, #16]
 8005ba2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ba4:	4613      	mov	r3, r2
 8005ba6:	009b      	lsls	r3, r3, #2
 8005ba8:	4413      	add	r3, r2
 8005baa:	009b      	lsls	r3, r3, #2
 8005bac:	4a09      	ldr	r2, [pc, #36]	; (8005bd4 <xTaskPriorityDisinherit+0xd8>)
 8005bae:	441a      	add	r2, r3
 8005bb0:	693b      	ldr	r3, [r7, #16]
 8005bb2:	3304      	adds	r3, #4
 8005bb4:	4619      	mov	r1, r3
 8005bb6:	4610      	mov	r0, r2
 8005bb8:	f7fe fbfb 	bl	80043b2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005bbc:	2301      	movs	r3, #1
 8005bbe:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005bc0:	697b      	ldr	r3, [r7, #20]
	}
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	3718      	adds	r7, #24
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	bd80      	pop	{r7, pc}
 8005bca:	bf00      	nop
 8005bcc:	20000c34 	.word	0x20000c34
 8005bd0:	20001110 	.word	0x20001110
 8005bd4:	20000c38 	.word	0x20000c38

08005bd8 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b084      	sub	sp, #16
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]
 8005be0:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 8005be2:	f000 fda7 	bl	8006734 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8005be6:	4b20      	ldr	r3, [pc, #128]	; (8005c68 <ulTaskNotifyTake+0x90>)
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d113      	bne.n	8005c1a <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8005bf2:	4b1d      	ldr	r3, [pc, #116]	; (8005c68 <ulTaskNotifyTake+0x90>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

				if( xTicksToWait > ( TickType_t ) 0 )
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d00b      	beq.n	8005c1a <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005c02:	2101      	movs	r1, #1
 8005c04:	6838      	ldr	r0, [r7, #0]
 8005c06:	f000 f8c7 	bl	8005d98 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8005c0a:	4b18      	ldr	r3, [pc, #96]	; (8005c6c <ulTaskNotifyTake+0x94>)
 8005c0c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c10:	601a      	str	r2, [r3, #0]
 8005c12:	f3bf 8f4f 	dsb	sy
 8005c16:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8005c1a:	f000 fdbb 	bl	8006794 <vPortExitCritical>

		taskENTER_CRITICAL();
 8005c1e:	f000 fd89 	bl	8006734 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8005c22:	4b11      	ldr	r3, [pc, #68]	; (8005c68 <ulTaskNotifyTake+0x90>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8005c2a:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d00e      	beq.n	8005c50 <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d005      	beq.n	8005c44 <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8005c38:	4b0b      	ldr	r3, [pc, #44]	; (8005c68 <ulTaskNotifyTake+0x90>)
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
 8005c42:	e005      	b.n	8005c50 <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8005c44:	4b08      	ldr	r3, [pc, #32]	; (8005c68 <ulTaskNotifyTake+0x90>)
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	68fa      	ldr	r2, [r7, #12]
 8005c4a:	3a01      	subs	r2, #1
 8005c4c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005c50:	4b05      	ldr	r3, [pc, #20]	; (8005c68 <ulTaskNotifyTake+0x90>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	2200      	movs	r2, #0
 8005c56:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
		}
		taskEXIT_CRITICAL();
 8005c5a:	f000 fd9b 	bl	8006794 <vPortExitCritical>

		return ulReturn;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
	}
 8005c60:	4618      	mov	r0, r3
 8005c62:	3710      	adds	r7, #16
 8005c64:	46bd      	mov	sp, r7
 8005c66:	bd80      	pop	{r7, pc}
 8005c68:	20000c34 	.word	0x20000c34
 8005c6c:	e000ed04 	.word	0xe000ed04

08005c70 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8005c70:	b580      	push	{r7, lr}
 8005c72:	b08a      	sub	sp, #40	; 0x28
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
 8005c78:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d10a      	bne.n	8005c96 <vTaskNotifyGiveFromISR+0x26>
	__asm volatile
 8005c80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c84:	f383 8811 	msr	BASEPRI, r3
 8005c88:	f3bf 8f6f 	isb	sy
 8005c8c:	f3bf 8f4f 	dsb	sy
 8005c90:	61bb      	str	r3, [r7, #24]
}
 8005c92:	bf00      	nop
 8005c94:	e7fe      	b.n	8005c94 <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005c96:	f000 fe2f 	bl	80068f8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	627b      	str	r3, [r7, #36]	; 0x24
	__asm volatile
 8005c9e:	f3ef 8211 	mrs	r2, BASEPRI
 8005ca2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ca6:	f383 8811 	msr	BASEPRI, r3
 8005caa:	f3bf 8f6f 	isb	sy
 8005cae:	f3bf 8f4f 	dsb	sy
 8005cb2:	617a      	str	r2, [r7, #20]
 8005cb4:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8005cb6:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005cb8:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8005cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cbc:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8005cc0:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8005cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cc4:	2202      	movs	r2, #2
 8005cc6:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 8005cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ccc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8005cd0:	1c5a      	adds	r2, r3, #1
 8005cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cd4:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8005cd8:	7ffb      	ldrb	r3, [r7, #31]
 8005cda:	2b01      	cmp	r3, #1
 8005cdc:	d146      	bne.n	8005d6c <vTaskNotifyGiveFromISR+0xfc>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8005cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ce0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d00a      	beq.n	8005cfc <vTaskNotifyGiveFromISR+0x8c>
	__asm volatile
 8005ce6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cea:	f383 8811 	msr	BASEPRI, r3
 8005cee:	f3bf 8f6f 	isb	sy
 8005cf2:	f3bf 8f4f 	dsb	sy
 8005cf6:	60fb      	str	r3, [r7, #12]
}
 8005cf8:	bf00      	nop
 8005cfa:	e7fe      	b.n	8005cfa <vTaskNotifyGiveFromISR+0x8a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005cfc:	4b20      	ldr	r3, [pc, #128]	; (8005d80 <vTaskNotifyGiveFromISR+0x110>)
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d11d      	bne.n	8005d40 <vTaskNotifyGiveFromISR+0xd0>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d06:	3304      	adds	r3, #4
 8005d08:	4618      	mov	r0, r3
 8005d0a:	f7fe fbaf 	bl	800446c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005d0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d12:	4b1c      	ldr	r3, [pc, #112]	; (8005d84 <vTaskNotifyGiveFromISR+0x114>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	429a      	cmp	r2, r3
 8005d18:	d903      	bls.n	8005d22 <vTaskNotifyGiveFromISR+0xb2>
 8005d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d1e:	4a19      	ldr	r2, [pc, #100]	; (8005d84 <vTaskNotifyGiveFromISR+0x114>)
 8005d20:	6013      	str	r3, [r2, #0]
 8005d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d26:	4613      	mov	r3, r2
 8005d28:	009b      	lsls	r3, r3, #2
 8005d2a:	4413      	add	r3, r2
 8005d2c:	009b      	lsls	r3, r3, #2
 8005d2e:	4a16      	ldr	r2, [pc, #88]	; (8005d88 <vTaskNotifyGiveFromISR+0x118>)
 8005d30:	441a      	add	r2, r3
 8005d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d34:	3304      	adds	r3, #4
 8005d36:	4619      	mov	r1, r3
 8005d38:	4610      	mov	r0, r2
 8005d3a:	f7fe fb3a 	bl	80043b2 <vListInsertEnd>
 8005d3e:	e005      	b.n	8005d4c <vTaskNotifyGiveFromISR+0xdc>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8005d40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d42:	3318      	adds	r3, #24
 8005d44:	4619      	mov	r1, r3
 8005d46:	4811      	ldr	r0, [pc, #68]	; (8005d8c <vTaskNotifyGiveFromISR+0x11c>)
 8005d48:	f7fe fb33 	bl	80043b2 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d50:	4b0f      	ldr	r3, [pc, #60]	; (8005d90 <vTaskNotifyGiveFromISR+0x120>)
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d56:	429a      	cmp	r2, r3
 8005d58:	d908      	bls.n	8005d6c <vTaskNotifyGiveFromISR+0xfc>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d002      	beq.n	8005d66 <vTaskNotifyGiveFromISR+0xf6>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	2201      	movs	r2, #1
 8005d64:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8005d66:	4b0b      	ldr	r3, [pc, #44]	; (8005d94 <vTaskNotifyGiveFromISR+0x124>)
 8005d68:	2201      	movs	r2, #1
 8005d6a:	601a      	str	r2, [r3, #0]
 8005d6c:	6a3b      	ldr	r3, [r7, #32]
 8005d6e:	60bb      	str	r3, [r7, #8]
	__asm volatile
 8005d70:	68bb      	ldr	r3, [r7, #8]
 8005d72:	f383 8811 	msr	BASEPRI, r3
}
 8005d76:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 8005d78:	bf00      	nop
 8005d7a:	3728      	adds	r7, #40	; 0x28
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	bd80      	pop	{r7, pc}
 8005d80:	20001130 	.word	0x20001130
 8005d84:	20001110 	.word	0x20001110
 8005d88:	20000c38 	.word	0x20000c38
 8005d8c:	200010c8 	.word	0x200010c8
 8005d90:	20000c34 	.word	0x20000c34
 8005d94:	2000111c 	.word	0x2000111c

08005d98 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005d98:	b580      	push	{r7, lr}
 8005d9a:	b084      	sub	sp, #16
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
 8005da0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005da2:	4b21      	ldr	r3, [pc, #132]	; (8005e28 <prvAddCurrentTaskToDelayedList+0x90>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005da8:	4b20      	ldr	r3, [pc, #128]	; (8005e2c <prvAddCurrentTaskToDelayedList+0x94>)
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	3304      	adds	r3, #4
 8005dae:	4618      	mov	r0, r3
 8005db0:	f7fe fb5c 	bl	800446c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dba:	d10a      	bne.n	8005dd2 <prvAddCurrentTaskToDelayedList+0x3a>
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d007      	beq.n	8005dd2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005dc2:	4b1a      	ldr	r3, [pc, #104]	; (8005e2c <prvAddCurrentTaskToDelayedList+0x94>)
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	3304      	adds	r3, #4
 8005dc8:	4619      	mov	r1, r3
 8005dca:	4819      	ldr	r0, [pc, #100]	; (8005e30 <prvAddCurrentTaskToDelayedList+0x98>)
 8005dcc:	f7fe faf1 	bl	80043b2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005dd0:	e026      	b.n	8005e20 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005dd2:	68fa      	ldr	r2, [r7, #12]
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	4413      	add	r3, r2
 8005dd8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005dda:	4b14      	ldr	r3, [pc, #80]	; (8005e2c <prvAddCurrentTaskToDelayedList+0x94>)
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	68ba      	ldr	r2, [r7, #8]
 8005de0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005de2:	68ba      	ldr	r2, [r7, #8]
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	429a      	cmp	r2, r3
 8005de8:	d209      	bcs.n	8005dfe <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005dea:	4b12      	ldr	r3, [pc, #72]	; (8005e34 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005dec:	681a      	ldr	r2, [r3, #0]
 8005dee:	4b0f      	ldr	r3, [pc, #60]	; (8005e2c <prvAddCurrentTaskToDelayedList+0x94>)
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	3304      	adds	r3, #4
 8005df4:	4619      	mov	r1, r3
 8005df6:	4610      	mov	r0, r2
 8005df8:	f7fe faff 	bl	80043fa <vListInsert>
}
 8005dfc:	e010      	b.n	8005e20 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005dfe:	4b0e      	ldr	r3, [pc, #56]	; (8005e38 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005e00:	681a      	ldr	r2, [r3, #0]
 8005e02:	4b0a      	ldr	r3, [pc, #40]	; (8005e2c <prvAddCurrentTaskToDelayedList+0x94>)
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	3304      	adds	r3, #4
 8005e08:	4619      	mov	r1, r3
 8005e0a:	4610      	mov	r0, r2
 8005e0c:	f7fe faf5 	bl	80043fa <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005e10:	4b0a      	ldr	r3, [pc, #40]	; (8005e3c <prvAddCurrentTaskToDelayedList+0xa4>)
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	68ba      	ldr	r2, [r7, #8]
 8005e16:	429a      	cmp	r2, r3
 8005e18:	d202      	bcs.n	8005e20 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005e1a:	4a08      	ldr	r2, [pc, #32]	; (8005e3c <prvAddCurrentTaskToDelayedList+0xa4>)
 8005e1c:	68bb      	ldr	r3, [r7, #8]
 8005e1e:	6013      	str	r3, [r2, #0]
}
 8005e20:	bf00      	nop
 8005e22:	3710      	adds	r7, #16
 8005e24:	46bd      	mov	sp, r7
 8005e26:	bd80      	pop	{r7, pc}
 8005e28:	2000110c 	.word	0x2000110c
 8005e2c:	20000c34 	.word	0x20000c34
 8005e30:	200010f4 	.word	0x200010f4
 8005e34:	200010c4 	.word	0x200010c4
 8005e38:	200010c0 	.word	0x200010c0
 8005e3c:	20001128 	.word	0x20001128

08005e40 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b08a      	sub	sp, #40	; 0x28
 8005e44:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005e46:	2300      	movs	r3, #0
 8005e48:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005e4a:	f000 fb07 	bl	800645c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005e4e:	4b1c      	ldr	r3, [pc, #112]	; (8005ec0 <xTimerCreateTimerTask+0x80>)
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d021      	beq.n	8005e9a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005e56:	2300      	movs	r3, #0
 8005e58:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005e5a:	2300      	movs	r3, #0
 8005e5c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005e5e:	1d3a      	adds	r2, r7, #4
 8005e60:	f107 0108 	add.w	r1, r7, #8
 8005e64:	f107 030c 	add.w	r3, r7, #12
 8005e68:	4618      	mov	r0, r3
 8005e6a:	f7fe fa5b 	bl	8004324 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005e6e:	6879      	ldr	r1, [r7, #4]
 8005e70:	68bb      	ldr	r3, [r7, #8]
 8005e72:	68fa      	ldr	r2, [r7, #12]
 8005e74:	9202      	str	r2, [sp, #8]
 8005e76:	9301      	str	r3, [sp, #4]
 8005e78:	2302      	movs	r3, #2
 8005e7a:	9300      	str	r3, [sp, #0]
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	460a      	mov	r2, r1
 8005e80:	4910      	ldr	r1, [pc, #64]	; (8005ec4 <xTimerCreateTimerTask+0x84>)
 8005e82:	4811      	ldr	r0, [pc, #68]	; (8005ec8 <xTimerCreateTimerTask+0x88>)
 8005e84:	f7ff f808 	bl	8004e98 <xTaskCreateStatic>
 8005e88:	4603      	mov	r3, r0
 8005e8a:	4a10      	ldr	r2, [pc, #64]	; (8005ecc <xTimerCreateTimerTask+0x8c>)
 8005e8c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005e8e:	4b0f      	ldr	r3, [pc, #60]	; (8005ecc <xTimerCreateTimerTask+0x8c>)
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d001      	beq.n	8005e9a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005e96:	2301      	movs	r3, #1
 8005e98:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005e9a:	697b      	ldr	r3, [r7, #20]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d10a      	bne.n	8005eb6 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8005ea0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ea4:	f383 8811 	msr	BASEPRI, r3
 8005ea8:	f3bf 8f6f 	isb	sy
 8005eac:	f3bf 8f4f 	dsb	sy
 8005eb0:	613b      	str	r3, [r7, #16]
}
 8005eb2:	bf00      	nop
 8005eb4:	e7fe      	b.n	8005eb4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005eb6:	697b      	ldr	r3, [r7, #20]
}
 8005eb8:	4618      	mov	r0, r3
 8005eba:	3718      	adds	r7, #24
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	bd80      	pop	{r7, pc}
 8005ec0:	20001164 	.word	0x20001164
 8005ec4:	0800791c 	.word	0x0800791c
 8005ec8:	08006005 	.word	0x08006005
 8005ecc:	20001168 	.word	0x20001168

08005ed0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b08a      	sub	sp, #40	; 0x28
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	60f8      	str	r0, [r7, #12]
 8005ed8:	60b9      	str	r1, [r7, #8]
 8005eda:	607a      	str	r2, [r7, #4]
 8005edc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005ede:	2300      	movs	r3, #0
 8005ee0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d10a      	bne.n	8005efe <xTimerGenericCommand+0x2e>
	__asm volatile
 8005ee8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005eec:	f383 8811 	msr	BASEPRI, r3
 8005ef0:	f3bf 8f6f 	isb	sy
 8005ef4:	f3bf 8f4f 	dsb	sy
 8005ef8:	623b      	str	r3, [r7, #32]
}
 8005efa:	bf00      	nop
 8005efc:	e7fe      	b.n	8005efc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005efe:	4b1a      	ldr	r3, [pc, #104]	; (8005f68 <xTimerGenericCommand+0x98>)
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d02a      	beq.n	8005f5c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005f06:	68bb      	ldr	r3, [r7, #8]
 8005f08:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005f12:	68bb      	ldr	r3, [r7, #8]
 8005f14:	2b05      	cmp	r3, #5
 8005f16:	dc18      	bgt.n	8005f4a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005f18:	f7ff fdd2 	bl	8005ac0 <xTaskGetSchedulerState>
 8005f1c:	4603      	mov	r3, r0
 8005f1e:	2b02      	cmp	r3, #2
 8005f20:	d109      	bne.n	8005f36 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005f22:	4b11      	ldr	r3, [pc, #68]	; (8005f68 <xTimerGenericCommand+0x98>)
 8005f24:	6818      	ldr	r0, [r3, #0]
 8005f26:	f107 0110 	add.w	r1, r7, #16
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f2e:	f7fe fbcb 	bl	80046c8 <xQueueGenericSend>
 8005f32:	6278      	str	r0, [r7, #36]	; 0x24
 8005f34:	e012      	b.n	8005f5c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005f36:	4b0c      	ldr	r3, [pc, #48]	; (8005f68 <xTimerGenericCommand+0x98>)
 8005f38:	6818      	ldr	r0, [r3, #0]
 8005f3a:	f107 0110 	add.w	r1, r7, #16
 8005f3e:	2300      	movs	r3, #0
 8005f40:	2200      	movs	r2, #0
 8005f42:	f7fe fbc1 	bl	80046c8 <xQueueGenericSend>
 8005f46:	6278      	str	r0, [r7, #36]	; 0x24
 8005f48:	e008      	b.n	8005f5c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005f4a:	4b07      	ldr	r3, [pc, #28]	; (8005f68 <xTimerGenericCommand+0x98>)
 8005f4c:	6818      	ldr	r0, [r3, #0]
 8005f4e:	f107 0110 	add.w	r1, r7, #16
 8005f52:	2300      	movs	r3, #0
 8005f54:	683a      	ldr	r2, [r7, #0]
 8005f56:	f7fe fcb5 	bl	80048c4 <xQueueGenericSendFromISR>
 8005f5a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005f5e:	4618      	mov	r0, r3
 8005f60:	3728      	adds	r7, #40	; 0x28
 8005f62:	46bd      	mov	sp, r7
 8005f64:	bd80      	pop	{r7, pc}
 8005f66:	bf00      	nop
 8005f68:	20001164 	.word	0x20001164

08005f6c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005f6c:	b580      	push	{r7, lr}
 8005f6e:	b088      	sub	sp, #32
 8005f70:	af02      	add	r7, sp, #8
 8005f72:	6078      	str	r0, [r7, #4]
 8005f74:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f76:	4b22      	ldr	r3, [pc, #136]	; (8006000 <prvProcessExpiredTimer+0x94>)
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	68db      	ldr	r3, [r3, #12]
 8005f7c:	68db      	ldr	r3, [r3, #12]
 8005f7e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005f80:	697b      	ldr	r3, [r7, #20]
 8005f82:	3304      	adds	r3, #4
 8005f84:	4618      	mov	r0, r3
 8005f86:	f7fe fa71 	bl	800446c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005f8a:	697b      	ldr	r3, [r7, #20]
 8005f8c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005f90:	f003 0304 	and.w	r3, r3, #4
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d022      	beq.n	8005fde <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005f98:	697b      	ldr	r3, [r7, #20]
 8005f9a:	699a      	ldr	r2, [r3, #24]
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	18d1      	adds	r1, r2, r3
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	683a      	ldr	r2, [r7, #0]
 8005fa4:	6978      	ldr	r0, [r7, #20]
 8005fa6:	f000 f8d1 	bl	800614c <prvInsertTimerInActiveList>
 8005faa:	4603      	mov	r3, r0
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d01f      	beq.n	8005ff0 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	9300      	str	r3, [sp, #0]
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	687a      	ldr	r2, [r7, #4]
 8005fb8:	2100      	movs	r1, #0
 8005fba:	6978      	ldr	r0, [r7, #20]
 8005fbc:	f7ff ff88 	bl	8005ed0 <xTimerGenericCommand>
 8005fc0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005fc2:	693b      	ldr	r3, [r7, #16]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d113      	bne.n	8005ff0 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8005fc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fcc:	f383 8811 	msr	BASEPRI, r3
 8005fd0:	f3bf 8f6f 	isb	sy
 8005fd4:	f3bf 8f4f 	dsb	sy
 8005fd8:	60fb      	str	r3, [r7, #12]
}
 8005fda:	bf00      	nop
 8005fdc:	e7fe      	b.n	8005fdc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005fde:	697b      	ldr	r3, [r7, #20]
 8005fe0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005fe4:	f023 0301 	bic.w	r3, r3, #1
 8005fe8:	b2da      	uxtb	r2, r3
 8005fea:	697b      	ldr	r3, [r7, #20]
 8005fec:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005ff0:	697b      	ldr	r3, [r7, #20]
 8005ff2:	6a1b      	ldr	r3, [r3, #32]
 8005ff4:	6978      	ldr	r0, [r7, #20]
 8005ff6:	4798      	blx	r3
}
 8005ff8:	bf00      	nop
 8005ffa:	3718      	adds	r7, #24
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	bd80      	pop	{r7, pc}
 8006000:	2000115c 	.word	0x2000115c

08006004 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006004:	b580      	push	{r7, lr}
 8006006:	b084      	sub	sp, #16
 8006008:	af00      	add	r7, sp, #0
 800600a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800600c:	f107 0308 	add.w	r3, r7, #8
 8006010:	4618      	mov	r0, r3
 8006012:	f000 f857 	bl	80060c4 <prvGetNextExpireTime>
 8006016:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006018:	68bb      	ldr	r3, [r7, #8]
 800601a:	4619      	mov	r1, r3
 800601c:	68f8      	ldr	r0, [r7, #12]
 800601e:	f000 f803 	bl	8006028 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006022:	f000 f8d5 	bl	80061d0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006026:	e7f1      	b.n	800600c <prvTimerTask+0x8>

08006028 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006028:	b580      	push	{r7, lr}
 800602a:	b084      	sub	sp, #16
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
 8006030:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006032:	f7ff f959 	bl	80052e8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006036:	f107 0308 	add.w	r3, r7, #8
 800603a:	4618      	mov	r0, r3
 800603c:	f000 f866 	bl	800610c <prvSampleTimeNow>
 8006040:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006042:	68bb      	ldr	r3, [r7, #8]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d130      	bne.n	80060aa <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006048:	683b      	ldr	r3, [r7, #0]
 800604a:	2b00      	cmp	r3, #0
 800604c:	d10a      	bne.n	8006064 <prvProcessTimerOrBlockTask+0x3c>
 800604e:	687a      	ldr	r2, [r7, #4]
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	429a      	cmp	r2, r3
 8006054:	d806      	bhi.n	8006064 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006056:	f7ff f955 	bl	8005304 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800605a:	68f9      	ldr	r1, [r7, #12]
 800605c:	6878      	ldr	r0, [r7, #4]
 800605e:	f7ff ff85 	bl	8005f6c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006062:	e024      	b.n	80060ae <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d008      	beq.n	800607c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800606a:	4b13      	ldr	r3, [pc, #76]	; (80060b8 <prvProcessTimerOrBlockTask+0x90>)
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d101      	bne.n	8006078 <prvProcessTimerOrBlockTask+0x50>
 8006074:	2301      	movs	r3, #1
 8006076:	e000      	b.n	800607a <prvProcessTimerOrBlockTask+0x52>
 8006078:	2300      	movs	r3, #0
 800607a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800607c:	4b0f      	ldr	r3, [pc, #60]	; (80060bc <prvProcessTimerOrBlockTask+0x94>)
 800607e:	6818      	ldr	r0, [r3, #0]
 8006080:	687a      	ldr	r2, [r7, #4]
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	1ad3      	subs	r3, r2, r3
 8006086:	683a      	ldr	r2, [r7, #0]
 8006088:	4619      	mov	r1, r3
 800608a:	f7fe fed1 	bl	8004e30 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800608e:	f7ff f939 	bl	8005304 <xTaskResumeAll>
 8006092:	4603      	mov	r3, r0
 8006094:	2b00      	cmp	r3, #0
 8006096:	d10a      	bne.n	80060ae <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006098:	4b09      	ldr	r3, [pc, #36]	; (80060c0 <prvProcessTimerOrBlockTask+0x98>)
 800609a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800609e:	601a      	str	r2, [r3, #0]
 80060a0:	f3bf 8f4f 	dsb	sy
 80060a4:	f3bf 8f6f 	isb	sy
}
 80060a8:	e001      	b.n	80060ae <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80060aa:	f7ff f92b 	bl	8005304 <xTaskResumeAll>
}
 80060ae:	bf00      	nop
 80060b0:	3710      	adds	r7, #16
 80060b2:	46bd      	mov	sp, r7
 80060b4:	bd80      	pop	{r7, pc}
 80060b6:	bf00      	nop
 80060b8:	20001160 	.word	0x20001160
 80060bc:	20001164 	.word	0x20001164
 80060c0:	e000ed04 	.word	0xe000ed04

080060c4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80060c4:	b480      	push	{r7}
 80060c6:	b085      	sub	sp, #20
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80060cc:	4b0e      	ldr	r3, [pc, #56]	; (8006108 <prvGetNextExpireTime+0x44>)
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d101      	bne.n	80060da <prvGetNextExpireTime+0x16>
 80060d6:	2201      	movs	r2, #1
 80060d8:	e000      	b.n	80060dc <prvGetNextExpireTime+0x18>
 80060da:	2200      	movs	r2, #0
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d105      	bne.n	80060f4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80060e8:	4b07      	ldr	r3, [pc, #28]	; (8006108 <prvGetNextExpireTime+0x44>)
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	68db      	ldr	r3, [r3, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	60fb      	str	r3, [r7, #12]
 80060f2:	e001      	b.n	80060f8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80060f4:	2300      	movs	r3, #0
 80060f6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80060f8:	68fb      	ldr	r3, [r7, #12]
}
 80060fa:	4618      	mov	r0, r3
 80060fc:	3714      	adds	r7, #20
 80060fe:	46bd      	mov	sp, r7
 8006100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006104:	4770      	bx	lr
 8006106:	bf00      	nop
 8006108:	2000115c 	.word	0x2000115c

0800610c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b084      	sub	sp, #16
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006114:	f7ff f994 	bl	8005440 <xTaskGetTickCount>
 8006118:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800611a:	4b0b      	ldr	r3, [pc, #44]	; (8006148 <prvSampleTimeNow+0x3c>)
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	68fa      	ldr	r2, [r7, #12]
 8006120:	429a      	cmp	r2, r3
 8006122:	d205      	bcs.n	8006130 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006124:	f000 f936 	bl	8006394 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2201      	movs	r2, #1
 800612c:	601a      	str	r2, [r3, #0]
 800612e:	e002      	b.n	8006136 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2200      	movs	r2, #0
 8006134:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006136:	4a04      	ldr	r2, [pc, #16]	; (8006148 <prvSampleTimeNow+0x3c>)
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800613c:	68fb      	ldr	r3, [r7, #12]
}
 800613e:	4618      	mov	r0, r3
 8006140:	3710      	adds	r7, #16
 8006142:	46bd      	mov	sp, r7
 8006144:	bd80      	pop	{r7, pc}
 8006146:	bf00      	nop
 8006148:	2000116c 	.word	0x2000116c

0800614c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800614c:	b580      	push	{r7, lr}
 800614e:	b086      	sub	sp, #24
 8006150:	af00      	add	r7, sp, #0
 8006152:	60f8      	str	r0, [r7, #12]
 8006154:	60b9      	str	r1, [r7, #8]
 8006156:	607a      	str	r2, [r7, #4]
 8006158:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800615a:	2300      	movs	r3, #0
 800615c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	68ba      	ldr	r2, [r7, #8]
 8006162:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	68fa      	ldr	r2, [r7, #12]
 8006168:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800616a:	68ba      	ldr	r2, [r7, #8]
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	429a      	cmp	r2, r3
 8006170:	d812      	bhi.n	8006198 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006172:	687a      	ldr	r2, [r7, #4]
 8006174:	683b      	ldr	r3, [r7, #0]
 8006176:	1ad2      	subs	r2, r2, r3
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	699b      	ldr	r3, [r3, #24]
 800617c:	429a      	cmp	r2, r3
 800617e:	d302      	bcc.n	8006186 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006180:	2301      	movs	r3, #1
 8006182:	617b      	str	r3, [r7, #20]
 8006184:	e01b      	b.n	80061be <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006186:	4b10      	ldr	r3, [pc, #64]	; (80061c8 <prvInsertTimerInActiveList+0x7c>)
 8006188:	681a      	ldr	r2, [r3, #0]
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	3304      	adds	r3, #4
 800618e:	4619      	mov	r1, r3
 8006190:	4610      	mov	r0, r2
 8006192:	f7fe f932 	bl	80043fa <vListInsert>
 8006196:	e012      	b.n	80061be <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006198:	687a      	ldr	r2, [r7, #4]
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	429a      	cmp	r2, r3
 800619e:	d206      	bcs.n	80061ae <prvInsertTimerInActiveList+0x62>
 80061a0:	68ba      	ldr	r2, [r7, #8]
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	429a      	cmp	r2, r3
 80061a6:	d302      	bcc.n	80061ae <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80061a8:	2301      	movs	r3, #1
 80061aa:	617b      	str	r3, [r7, #20]
 80061ac:	e007      	b.n	80061be <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80061ae:	4b07      	ldr	r3, [pc, #28]	; (80061cc <prvInsertTimerInActiveList+0x80>)
 80061b0:	681a      	ldr	r2, [r3, #0]
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	3304      	adds	r3, #4
 80061b6:	4619      	mov	r1, r3
 80061b8:	4610      	mov	r0, r2
 80061ba:	f7fe f91e 	bl	80043fa <vListInsert>
		}
	}

	return xProcessTimerNow;
 80061be:	697b      	ldr	r3, [r7, #20]
}
 80061c0:	4618      	mov	r0, r3
 80061c2:	3718      	adds	r7, #24
 80061c4:	46bd      	mov	sp, r7
 80061c6:	bd80      	pop	{r7, pc}
 80061c8:	20001160 	.word	0x20001160
 80061cc:	2000115c 	.word	0x2000115c

080061d0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b08e      	sub	sp, #56	; 0x38
 80061d4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80061d6:	e0ca      	b.n	800636e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	da18      	bge.n	8006210 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80061de:	1d3b      	adds	r3, r7, #4
 80061e0:	3304      	adds	r3, #4
 80061e2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80061e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d10a      	bne.n	8006200 <prvProcessReceivedCommands+0x30>
	__asm volatile
 80061ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061ee:	f383 8811 	msr	BASEPRI, r3
 80061f2:	f3bf 8f6f 	isb	sy
 80061f6:	f3bf 8f4f 	dsb	sy
 80061fa:	61fb      	str	r3, [r7, #28]
}
 80061fc:	bf00      	nop
 80061fe:	e7fe      	b.n	80061fe <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006200:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006206:	6850      	ldr	r0, [r2, #4]
 8006208:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800620a:	6892      	ldr	r2, [r2, #8]
 800620c:	4611      	mov	r1, r2
 800620e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2b00      	cmp	r3, #0
 8006214:	f2c0 80aa 	blt.w	800636c <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800621c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800621e:	695b      	ldr	r3, [r3, #20]
 8006220:	2b00      	cmp	r3, #0
 8006222:	d004      	beq.n	800622e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006224:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006226:	3304      	adds	r3, #4
 8006228:	4618      	mov	r0, r3
 800622a:	f7fe f91f 	bl	800446c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800622e:	463b      	mov	r3, r7
 8006230:	4618      	mov	r0, r3
 8006232:	f7ff ff6b 	bl	800610c <prvSampleTimeNow>
 8006236:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2b09      	cmp	r3, #9
 800623c:	f200 8097 	bhi.w	800636e <prvProcessReceivedCommands+0x19e>
 8006240:	a201      	add	r2, pc, #4	; (adr r2, 8006248 <prvProcessReceivedCommands+0x78>)
 8006242:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006246:	bf00      	nop
 8006248:	08006271 	.word	0x08006271
 800624c:	08006271 	.word	0x08006271
 8006250:	08006271 	.word	0x08006271
 8006254:	080062e5 	.word	0x080062e5
 8006258:	080062f9 	.word	0x080062f9
 800625c:	08006343 	.word	0x08006343
 8006260:	08006271 	.word	0x08006271
 8006264:	08006271 	.word	0x08006271
 8006268:	080062e5 	.word	0x080062e5
 800626c:	080062f9 	.word	0x080062f9
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006270:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006272:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006276:	f043 0301 	orr.w	r3, r3, #1
 800627a:	b2da      	uxtb	r2, r3
 800627c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800627e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006282:	68ba      	ldr	r2, [r7, #8]
 8006284:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006286:	699b      	ldr	r3, [r3, #24]
 8006288:	18d1      	adds	r1, r2, r3
 800628a:	68bb      	ldr	r3, [r7, #8]
 800628c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800628e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006290:	f7ff ff5c 	bl	800614c <prvInsertTimerInActiveList>
 8006294:	4603      	mov	r3, r0
 8006296:	2b00      	cmp	r3, #0
 8006298:	d069      	beq.n	800636e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800629a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800629c:	6a1b      	ldr	r3, [r3, #32]
 800629e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80062a0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80062a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062a4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80062a8:	f003 0304 	and.w	r3, r3, #4
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d05e      	beq.n	800636e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80062b0:	68ba      	ldr	r2, [r7, #8]
 80062b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062b4:	699b      	ldr	r3, [r3, #24]
 80062b6:	441a      	add	r2, r3
 80062b8:	2300      	movs	r3, #0
 80062ba:	9300      	str	r3, [sp, #0]
 80062bc:	2300      	movs	r3, #0
 80062be:	2100      	movs	r1, #0
 80062c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80062c2:	f7ff fe05 	bl	8005ed0 <xTimerGenericCommand>
 80062c6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80062c8:	6a3b      	ldr	r3, [r7, #32]
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d14f      	bne.n	800636e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80062ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062d2:	f383 8811 	msr	BASEPRI, r3
 80062d6:	f3bf 8f6f 	isb	sy
 80062da:	f3bf 8f4f 	dsb	sy
 80062de:	61bb      	str	r3, [r7, #24]
}
 80062e0:	bf00      	nop
 80062e2:	e7fe      	b.n	80062e2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80062e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062e6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80062ea:	f023 0301 	bic.w	r3, r3, #1
 80062ee:	b2da      	uxtb	r2, r3
 80062f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062f2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80062f6:	e03a      	b.n	800636e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80062f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062fa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80062fe:	f043 0301 	orr.w	r3, r3, #1
 8006302:	b2da      	uxtb	r2, r3
 8006304:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006306:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800630a:	68ba      	ldr	r2, [r7, #8]
 800630c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800630e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006310:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006312:	699b      	ldr	r3, [r3, #24]
 8006314:	2b00      	cmp	r3, #0
 8006316:	d10a      	bne.n	800632e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8006318:	f04f 0350 	mov.w	r3, #80	; 0x50
 800631c:	f383 8811 	msr	BASEPRI, r3
 8006320:	f3bf 8f6f 	isb	sy
 8006324:	f3bf 8f4f 	dsb	sy
 8006328:	617b      	str	r3, [r7, #20]
}
 800632a:	bf00      	nop
 800632c:	e7fe      	b.n	800632c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800632e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006330:	699a      	ldr	r2, [r3, #24]
 8006332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006334:	18d1      	adds	r1, r2, r3
 8006336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006338:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800633a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800633c:	f7ff ff06 	bl	800614c <prvInsertTimerInActiveList>
					break;
 8006340:	e015      	b.n	800636e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006342:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006344:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006348:	f003 0302 	and.w	r3, r3, #2
 800634c:	2b00      	cmp	r3, #0
 800634e:	d103      	bne.n	8006358 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8006350:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006352:	f000 fbdd 	bl	8006b10 <vPortFree>
 8006356:	e00a      	b.n	800636e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006358:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800635a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800635e:	f023 0301 	bic.w	r3, r3, #1
 8006362:	b2da      	uxtb	r2, r3
 8006364:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006366:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800636a:	e000      	b.n	800636e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800636c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800636e:	4b08      	ldr	r3, [pc, #32]	; (8006390 <prvProcessReceivedCommands+0x1c0>)
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	1d39      	adds	r1, r7, #4
 8006374:	2200      	movs	r2, #0
 8006376:	4618      	mov	r0, r3
 8006378:	f7fe fb40 	bl	80049fc <xQueueReceive>
 800637c:	4603      	mov	r3, r0
 800637e:	2b00      	cmp	r3, #0
 8006380:	f47f af2a 	bne.w	80061d8 <prvProcessReceivedCommands+0x8>
	}
}
 8006384:	bf00      	nop
 8006386:	bf00      	nop
 8006388:	3730      	adds	r7, #48	; 0x30
 800638a:	46bd      	mov	sp, r7
 800638c:	bd80      	pop	{r7, pc}
 800638e:	bf00      	nop
 8006390:	20001164 	.word	0x20001164

08006394 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006394:	b580      	push	{r7, lr}
 8006396:	b088      	sub	sp, #32
 8006398:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800639a:	e048      	b.n	800642e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800639c:	4b2d      	ldr	r3, [pc, #180]	; (8006454 <prvSwitchTimerLists+0xc0>)
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	68db      	ldr	r3, [r3, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80063a6:	4b2b      	ldr	r3, [pc, #172]	; (8006454 <prvSwitchTimerLists+0xc0>)
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	68db      	ldr	r3, [r3, #12]
 80063ac:	68db      	ldr	r3, [r3, #12]
 80063ae:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	3304      	adds	r3, #4
 80063b4:	4618      	mov	r0, r3
 80063b6:	f7fe f859 	bl	800446c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	6a1b      	ldr	r3, [r3, #32]
 80063be:	68f8      	ldr	r0, [r7, #12]
 80063c0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80063c8:	f003 0304 	and.w	r3, r3, #4
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d02e      	beq.n	800642e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	699b      	ldr	r3, [r3, #24]
 80063d4:	693a      	ldr	r2, [r7, #16]
 80063d6:	4413      	add	r3, r2
 80063d8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80063da:	68ba      	ldr	r2, [r7, #8]
 80063dc:	693b      	ldr	r3, [r7, #16]
 80063de:	429a      	cmp	r2, r3
 80063e0:	d90e      	bls.n	8006400 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	68ba      	ldr	r2, [r7, #8]
 80063e6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	68fa      	ldr	r2, [r7, #12]
 80063ec:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80063ee:	4b19      	ldr	r3, [pc, #100]	; (8006454 <prvSwitchTimerLists+0xc0>)
 80063f0:	681a      	ldr	r2, [r3, #0]
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	3304      	adds	r3, #4
 80063f6:	4619      	mov	r1, r3
 80063f8:	4610      	mov	r0, r2
 80063fa:	f7fd fffe 	bl	80043fa <vListInsert>
 80063fe:	e016      	b.n	800642e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006400:	2300      	movs	r3, #0
 8006402:	9300      	str	r3, [sp, #0]
 8006404:	2300      	movs	r3, #0
 8006406:	693a      	ldr	r2, [r7, #16]
 8006408:	2100      	movs	r1, #0
 800640a:	68f8      	ldr	r0, [r7, #12]
 800640c:	f7ff fd60 	bl	8005ed0 <xTimerGenericCommand>
 8006410:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d10a      	bne.n	800642e <prvSwitchTimerLists+0x9a>
	__asm volatile
 8006418:	f04f 0350 	mov.w	r3, #80	; 0x50
 800641c:	f383 8811 	msr	BASEPRI, r3
 8006420:	f3bf 8f6f 	isb	sy
 8006424:	f3bf 8f4f 	dsb	sy
 8006428:	603b      	str	r3, [r7, #0]
}
 800642a:	bf00      	nop
 800642c:	e7fe      	b.n	800642c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800642e:	4b09      	ldr	r3, [pc, #36]	; (8006454 <prvSwitchTimerLists+0xc0>)
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	2b00      	cmp	r3, #0
 8006436:	d1b1      	bne.n	800639c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006438:	4b06      	ldr	r3, [pc, #24]	; (8006454 <prvSwitchTimerLists+0xc0>)
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800643e:	4b06      	ldr	r3, [pc, #24]	; (8006458 <prvSwitchTimerLists+0xc4>)
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	4a04      	ldr	r2, [pc, #16]	; (8006454 <prvSwitchTimerLists+0xc0>)
 8006444:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006446:	4a04      	ldr	r2, [pc, #16]	; (8006458 <prvSwitchTimerLists+0xc4>)
 8006448:	697b      	ldr	r3, [r7, #20]
 800644a:	6013      	str	r3, [r2, #0]
}
 800644c:	bf00      	nop
 800644e:	3718      	adds	r7, #24
 8006450:	46bd      	mov	sp, r7
 8006452:	bd80      	pop	{r7, pc}
 8006454:	2000115c 	.word	0x2000115c
 8006458:	20001160 	.word	0x20001160

0800645c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800645c:	b580      	push	{r7, lr}
 800645e:	b082      	sub	sp, #8
 8006460:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006462:	f000 f967 	bl	8006734 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006466:	4b15      	ldr	r3, [pc, #84]	; (80064bc <prvCheckForValidListAndQueue+0x60>)
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	2b00      	cmp	r3, #0
 800646c:	d120      	bne.n	80064b0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800646e:	4814      	ldr	r0, [pc, #80]	; (80064c0 <prvCheckForValidListAndQueue+0x64>)
 8006470:	f7fd ff72 	bl	8004358 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006474:	4813      	ldr	r0, [pc, #76]	; (80064c4 <prvCheckForValidListAndQueue+0x68>)
 8006476:	f7fd ff6f 	bl	8004358 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800647a:	4b13      	ldr	r3, [pc, #76]	; (80064c8 <prvCheckForValidListAndQueue+0x6c>)
 800647c:	4a10      	ldr	r2, [pc, #64]	; (80064c0 <prvCheckForValidListAndQueue+0x64>)
 800647e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006480:	4b12      	ldr	r3, [pc, #72]	; (80064cc <prvCheckForValidListAndQueue+0x70>)
 8006482:	4a10      	ldr	r2, [pc, #64]	; (80064c4 <prvCheckForValidListAndQueue+0x68>)
 8006484:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006486:	2300      	movs	r3, #0
 8006488:	9300      	str	r3, [sp, #0]
 800648a:	4b11      	ldr	r3, [pc, #68]	; (80064d0 <prvCheckForValidListAndQueue+0x74>)
 800648c:	4a11      	ldr	r2, [pc, #68]	; (80064d4 <prvCheckForValidListAndQueue+0x78>)
 800648e:	2110      	movs	r1, #16
 8006490:	200a      	movs	r0, #10
 8006492:	f7fe f87d 	bl	8004590 <xQueueGenericCreateStatic>
 8006496:	4603      	mov	r3, r0
 8006498:	4a08      	ldr	r2, [pc, #32]	; (80064bc <prvCheckForValidListAndQueue+0x60>)
 800649a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800649c:	4b07      	ldr	r3, [pc, #28]	; (80064bc <prvCheckForValidListAndQueue+0x60>)
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d005      	beq.n	80064b0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80064a4:	4b05      	ldr	r3, [pc, #20]	; (80064bc <prvCheckForValidListAndQueue+0x60>)
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	490b      	ldr	r1, [pc, #44]	; (80064d8 <prvCheckForValidListAndQueue+0x7c>)
 80064aa:	4618      	mov	r0, r3
 80064ac:	f7fe fc96 	bl	8004ddc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80064b0:	f000 f970 	bl	8006794 <vPortExitCritical>
}
 80064b4:	bf00      	nop
 80064b6:	46bd      	mov	sp, r7
 80064b8:	bd80      	pop	{r7, pc}
 80064ba:	bf00      	nop
 80064bc:	20001164 	.word	0x20001164
 80064c0:	20001134 	.word	0x20001134
 80064c4:	20001148 	.word	0x20001148
 80064c8:	2000115c 	.word	0x2000115c
 80064cc:	20001160 	.word	0x20001160
 80064d0:	20001210 	.word	0x20001210
 80064d4:	20001170 	.word	0x20001170
 80064d8:	08007924 	.word	0x08007924

080064dc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80064dc:	b480      	push	{r7}
 80064de:	b085      	sub	sp, #20
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	60f8      	str	r0, [r7, #12]
 80064e4:	60b9      	str	r1, [r7, #8]
 80064e6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	3b04      	subs	r3, #4
 80064ec:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80064f4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	3b04      	subs	r3, #4
 80064fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80064fc:	68bb      	ldr	r3, [r7, #8]
 80064fe:	f023 0201 	bic.w	r2, r3, #1
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	3b04      	subs	r3, #4
 800650a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800650c:	4a0c      	ldr	r2, [pc, #48]	; (8006540 <pxPortInitialiseStack+0x64>)
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	3b14      	subs	r3, #20
 8006516:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006518:	687a      	ldr	r2, [r7, #4]
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	3b04      	subs	r3, #4
 8006522:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	f06f 0202 	mvn.w	r2, #2
 800652a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	3b20      	subs	r3, #32
 8006530:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006532:	68fb      	ldr	r3, [r7, #12]
}
 8006534:	4618      	mov	r0, r3
 8006536:	3714      	adds	r7, #20
 8006538:	46bd      	mov	sp, r7
 800653a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653e:	4770      	bx	lr
 8006540:	08006545 	.word	0x08006545

08006544 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006544:	b480      	push	{r7}
 8006546:	b085      	sub	sp, #20
 8006548:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800654a:	2300      	movs	r3, #0
 800654c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800654e:	4b12      	ldr	r3, [pc, #72]	; (8006598 <prvTaskExitError+0x54>)
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006556:	d00a      	beq.n	800656e <prvTaskExitError+0x2a>
	__asm volatile
 8006558:	f04f 0350 	mov.w	r3, #80	; 0x50
 800655c:	f383 8811 	msr	BASEPRI, r3
 8006560:	f3bf 8f6f 	isb	sy
 8006564:	f3bf 8f4f 	dsb	sy
 8006568:	60fb      	str	r3, [r7, #12]
}
 800656a:	bf00      	nop
 800656c:	e7fe      	b.n	800656c <prvTaskExitError+0x28>
	__asm volatile
 800656e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006572:	f383 8811 	msr	BASEPRI, r3
 8006576:	f3bf 8f6f 	isb	sy
 800657a:	f3bf 8f4f 	dsb	sy
 800657e:	60bb      	str	r3, [r7, #8]
}
 8006580:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006582:	bf00      	nop
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2b00      	cmp	r3, #0
 8006588:	d0fc      	beq.n	8006584 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800658a:	bf00      	nop
 800658c:	bf00      	nop
 800658e:	3714      	adds	r7, #20
 8006590:	46bd      	mov	sp, r7
 8006592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006596:	4770      	bx	lr
 8006598:	20000010 	.word	0x20000010
 800659c:	00000000 	.word	0x00000000

080065a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80065a0:	4b07      	ldr	r3, [pc, #28]	; (80065c0 <pxCurrentTCBConst2>)
 80065a2:	6819      	ldr	r1, [r3, #0]
 80065a4:	6808      	ldr	r0, [r1, #0]
 80065a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065aa:	f380 8809 	msr	PSP, r0
 80065ae:	f3bf 8f6f 	isb	sy
 80065b2:	f04f 0000 	mov.w	r0, #0
 80065b6:	f380 8811 	msr	BASEPRI, r0
 80065ba:	4770      	bx	lr
 80065bc:	f3af 8000 	nop.w

080065c0 <pxCurrentTCBConst2>:
 80065c0:	20000c34 	.word	0x20000c34
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80065c4:	bf00      	nop
 80065c6:	bf00      	nop

080065c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80065c8:	4808      	ldr	r0, [pc, #32]	; (80065ec <prvPortStartFirstTask+0x24>)
 80065ca:	6800      	ldr	r0, [r0, #0]
 80065cc:	6800      	ldr	r0, [r0, #0]
 80065ce:	f380 8808 	msr	MSP, r0
 80065d2:	f04f 0000 	mov.w	r0, #0
 80065d6:	f380 8814 	msr	CONTROL, r0
 80065da:	b662      	cpsie	i
 80065dc:	b661      	cpsie	f
 80065de:	f3bf 8f4f 	dsb	sy
 80065e2:	f3bf 8f6f 	isb	sy
 80065e6:	df00      	svc	0
 80065e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80065ea:	bf00      	nop
 80065ec:	e000ed08 	.word	0xe000ed08

080065f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b086      	sub	sp, #24
 80065f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80065f6:	4b46      	ldr	r3, [pc, #280]	; (8006710 <xPortStartScheduler+0x120>)
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	4a46      	ldr	r2, [pc, #280]	; (8006714 <xPortStartScheduler+0x124>)
 80065fc:	4293      	cmp	r3, r2
 80065fe:	d10a      	bne.n	8006616 <xPortStartScheduler+0x26>
	__asm volatile
 8006600:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006604:	f383 8811 	msr	BASEPRI, r3
 8006608:	f3bf 8f6f 	isb	sy
 800660c:	f3bf 8f4f 	dsb	sy
 8006610:	613b      	str	r3, [r7, #16]
}
 8006612:	bf00      	nop
 8006614:	e7fe      	b.n	8006614 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006616:	4b3e      	ldr	r3, [pc, #248]	; (8006710 <xPortStartScheduler+0x120>)
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	4a3f      	ldr	r2, [pc, #252]	; (8006718 <xPortStartScheduler+0x128>)
 800661c:	4293      	cmp	r3, r2
 800661e:	d10a      	bne.n	8006636 <xPortStartScheduler+0x46>
	__asm volatile
 8006620:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006624:	f383 8811 	msr	BASEPRI, r3
 8006628:	f3bf 8f6f 	isb	sy
 800662c:	f3bf 8f4f 	dsb	sy
 8006630:	60fb      	str	r3, [r7, #12]
}
 8006632:	bf00      	nop
 8006634:	e7fe      	b.n	8006634 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006636:	4b39      	ldr	r3, [pc, #228]	; (800671c <xPortStartScheduler+0x12c>)
 8006638:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800663a:	697b      	ldr	r3, [r7, #20]
 800663c:	781b      	ldrb	r3, [r3, #0]
 800663e:	b2db      	uxtb	r3, r3
 8006640:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006642:	697b      	ldr	r3, [r7, #20]
 8006644:	22ff      	movs	r2, #255	; 0xff
 8006646:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006648:	697b      	ldr	r3, [r7, #20]
 800664a:	781b      	ldrb	r3, [r3, #0]
 800664c:	b2db      	uxtb	r3, r3
 800664e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006650:	78fb      	ldrb	r3, [r7, #3]
 8006652:	b2db      	uxtb	r3, r3
 8006654:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006658:	b2da      	uxtb	r2, r3
 800665a:	4b31      	ldr	r3, [pc, #196]	; (8006720 <xPortStartScheduler+0x130>)
 800665c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800665e:	4b31      	ldr	r3, [pc, #196]	; (8006724 <xPortStartScheduler+0x134>)
 8006660:	2207      	movs	r2, #7
 8006662:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006664:	e009      	b.n	800667a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8006666:	4b2f      	ldr	r3, [pc, #188]	; (8006724 <xPortStartScheduler+0x134>)
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	3b01      	subs	r3, #1
 800666c:	4a2d      	ldr	r2, [pc, #180]	; (8006724 <xPortStartScheduler+0x134>)
 800666e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006670:	78fb      	ldrb	r3, [r7, #3]
 8006672:	b2db      	uxtb	r3, r3
 8006674:	005b      	lsls	r3, r3, #1
 8006676:	b2db      	uxtb	r3, r3
 8006678:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800667a:	78fb      	ldrb	r3, [r7, #3]
 800667c:	b2db      	uxtb	r3, r3
 800667e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006682:	2b80      	cmp	r3, #128	; 0x80
 8006684:	d0ef      	beq.n	8006666 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006686:	4b27      	ldr	r3, [pc, #156]	; (8006724 <xPortStartScheduler+0x134>)
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f1c3 0307 	rsb	r3, r3, #7
 800668e:	2b04      	cmp	r3, #4
 8006690:	d00a      	beq.n	80066a8 <xPortStartScheduler+0xb8>
	__asm volatile
 8006692:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006696:	f383 8811 	msr	BASEPRI, r3
 800669a:	f3bf 8f6f 	isb	sy
 800669e:	f3bf 8f4f 	dsb	sy
 80066a2:	60bb      	str	r3, [r7, #8]
}
 80066a4:	bf00      	nop
 80066a6:	e7fe      	b.n	80066a6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80066a8:	4b1e      	ldr	r3, [pc, #120]	; (8006724 <xPortStartScheduler+0x134>)
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	021b      	lsls	r3, r3, #8
 80066ae:	4a1d      	ldr	r2, [pc, #116]	; (8006724 <xPortStartScheduler+0x134>)
 80066b0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80066b2:	4b1c      	ldr	r3, [pc, #112]	; (8006724 <xPortStartScheduler+0x134>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80066ba:	4a1a      	ldr	r2, [pc, #104]	; (8006724 <xPortStartScheduler+0x134>)
 80066bc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	b2da      	uxtb	r2, r3
 80066c2:	697b      	ldr	r3, [r7, #20]
 80066c4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80066c6:	4b18      	ldr	r3, [pc, #96]	; (8006728 <xPortStartScheduler+0x138>)
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	4a17      	ldr	r2, [pc, #92]	; (8006728 <xPortStartScheduler+0x138>)
 80066cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80066d0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80066d2:	4b15      	ldr	r3, [pc, #84]	; (8006728 <xPortStartScheduler+0x138>)
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	4a14      	ldr	r2, [pc, #80]	; (8006728 <xPortStartScheduler+0x138>)
 80066d8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80066dc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80066de:	f000 f8dd 	bl	800689c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80066e2:	4b12      	ldr	r3, [pc, #72]	; (800672c <xPortStartScheduler+0x13c>)
 80066e4:	2200      	movs	r2, #0
 80066e6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80066e8:	f000 f8fc 	bl	80068e4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80066ec:	4b10      	ldr	r3, [pc, #64]	; (8006730 <xPortStartScheduler+0x140>)
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	4a0f      	ldr	r2, [pc, #60]	; (8006730 <xPortStartScheduler+0x140>)
 80066f2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80066f6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80066f8:	f7ff ff66 	bl	80065c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80066fc:	f7fe ff6a 	bl	80055d4 <vTaskSwitchContext>
	prvTaskExitError();
 8006700:	f7ff ff20 	bl	8006544 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006704:	2300      	movs	r3, #0
}
 8006706:	4618      	mov	r0, r3
 8006708:	3718      	adds	r7, #24
 800670a:	46bd      	mov	sp, r7
 800670c:	bd80      	pop	{r7, pc}
 800670e:	bf00      	nop
 8006710:	e000ed00 	.word	0xe000ed00
 8006714:	410fc271 	.word	0x410fc271
 8006718:	410fc270 	.word	0x410fc270
 800671c:	e000e400 	.word	0xe000e400
 8006720:	20001260 	.word	0x20001260
 8006724:	20001264 	.word	0x20001264
 8006728:	e000ed20 	.word	0xe000ed20
 800672c:	20000010 	.word	0x20000010
 8006730:	e000ef34 	.word	0xe000ef34

08006734 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006734:	b480      	push	{r7}
 8006736:	b083      	sub	sp, #12
 8006738:	af00      	add	r7, sp, #0
	__asm volatile
 800673a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800673e:	f383 8811 	msr	BASEPRI, r3
 8006742:	f3bf 8f6f 	isb	sy
 8006746:	f3bf 8f4f 	dsb	sy
 800674a:	607b      	str	r3, [r7, #4]
}
 800674c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800674e:	4b0f      	ldr	r3, [pc, #60]	; (800678c <vPortEnterCritical+0x58>)
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	3301      	adds	r3, #1
 8006754:	4a0d      	ldr	r2, [pc, #52]	; (800678c <vPortEnterCritical+0x58>)
 8006756:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006758:	4b0c      	ldr	r3, [pc, #48]	; (800678c <vPortEnterCritical+0x58>)
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	2b01      	cmp	r3, #1
 800675e:	d10f      	bne.n	8006780 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006760:	4b0b      	ldr	r3, [pc, #44]	; (8006790 <vPortEnterCritical+0x5c>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	b2db      	uxtb	r3, r3
 8006766:	2b00      	cmp	r3, #0
 8006768:	d00a      	beq.n	8006780 <vPortEnterCritical+0x4c>
	__asm volatile
 800676a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800676e:	f383 8811 	msr	BASEPRI, r3
 8006772:	f3bf 8f6f 	isb	sy
 8006776:	f3bf 8f4f 	dsb	sy
 800677a:	603b      	str	r3, [r7, #0]
}
 800677c:	bf00      	nop
 800677e:	e7fe      	b.n	800677e <vPortEnterCritical+0x4a>
	}
}
 8006780:	bf00      	nop
 8006782:	370c      	adds	r7, #12
 8006784:	46bd      	mov	sp, r7
 8006786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800678a:	4770      	bx	lr
 800678c:	20000010 	.word	0x20000010
 8006790:	e000ed04 	.word	0xe000ed04

08006794 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006794:	b480      	push	{r7}
 8006796:	b083      	sub	sp, #12
 8006798:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800679a:	4b12      	ldr	r3, [pc, #72]	; (80067e4 <vPortExitCritical+0x50>)
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d10a      	bne.n	80067b8 <vPortExitCritical+0x24>
	__asm volatile
 80067a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067a6:	f383 8811 	msr	BASEPRI, r3
 80067aa:	f3bf 8f6f 	isb	sy
 80067ae:	f3bf 8f4f 	dsb	sy
 80067b2:	607b      	str	r3, [r7, #4]
}
 80067b4:	bf00      	nop
 80067b6:	e7fe      	b.n	80067b6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80067b8:	4b0a      	ldr	r3, [pc, #40]	; (80067e4 <vPortExitCritical+0x50>)
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	3b01      	subs	r3, #1
 80067be:	4a09      	ldr	r2, [pc, #36]	; (80067e4 <vPortExitCritical+0x50>)
 80067c0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80067c2:	4b08      	ldr	r3, [pc, #32]	; (80067e4 <vPortExitCritical+0x50>)
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d105      	bne.n	80067d6 <vPortExitCritical+0x42>
 80067ca:	2300      	movs	r3, #0
 80067cc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	f383 8811 	msr	BASEPRI, r3
}
 80067d4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80067d6:	bf00      	nop
 80067d8:	370c      	adds	r7, #12
 80067da:	46bd      	mov	sp, r7
 80067dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e0:	4770      	bx	lr
 80067e2:	bf00      	nop
 80067e4:	20000010 	.word	0x20000010
	...

080067f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80067f0:	f3ef 8009 	mrs	r0, PSP
 80067f4:	f3bf 8f6f 	isb	sy
 80067f8:	4b15      	ldr	r3, [pc, #84]	; (8006850 <pxCurrentTCBConst>)
 80067fa:	681a      	ldr	r2, [r3, #0]
 80067fc:	f01e 0f10 	tst.w	lr, #16
 8006800:	bf08      	it	eq
 8006802:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006806:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800680a:	6010      	str	r0, [r2, #0]
 800680c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006810:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006814:	f380 8811 	msr	BASEPRI, r0
 8006818:	f3bf 8f4f 	dsb	sy
 800681c:	f3bf 8f6f 	isb	sy
 8006820:	f7fe fed8 	bl	80055d4 <vTaskSwitchContext>
 8006824:	f04f 0000 	mov.w	r0, #0
 8006828:	f380 8811 	msr	BASEPRI, r0
 800682c:	bc09      	pop	{r0, r3}
 800682e:	6819      	ldr	r1, [r3, #0]
 8006830:	6808      	ldr	r0, [r1, #0]
 8006832:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006836:	f01e 0f10 	tst.w	lr, #16
 800683a:	bf08      	it	eq
 800683c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006840:	f380 8809 	msr	PSP, r0
 8006844:	f3bf 8f6f 	isb	sy
 8006848:	4770      	bx	lr
 800684a:	bf00      	nop
 800684c:	f3af 8000 	nop.w

08006850 <pxCurrentTCBConst>:
 8006850:	20000c34 	.word	0x20000c34
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006854:	bf00      	nop
 8006856:	bf00      	nop

08006858 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006858:	b580      	push	{r7, lr}
 800685a:	b082      	sub	sp, #8
 800685c:	af00      	add	r7, sp, #0
	__asm volatile
 800685e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006862:	f383 8811 	msr	BASEPRI, r3
 8006866:	f3bf 8f6f 	isb	sy
 800686a:	f3bf 8f4f 	dsb	sy
 800686e:	607b      	str	r3, [r7, #4]
}
 8006870:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006872:	f7fe fdf5 	bl	8005460 <xTaskIncrementTick>
 8006876:	4603      	mov	r3, r0
 8006878:	2b00      	cmp	r3, #0
 800687a:	d003      	beq.n	8006884 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800687c:	4b06      	ldr	r3, [pc, #24]	; (8006898 <xPortSysTickHandler+0x40>)
 800687e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006882:	601a      	str	r2, [r3, #0]
 8006884:	2300      	movs	r3, #0
 8006886:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006888:	683b      	ldr	r3, [r7, #0]
 800688a:	f383 8811 	msr	BASEPRI, r3
}
 800688e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006890:	bf00      	nop
 8006892:	3708      	adds	r7, #8
 8006894:	46bd      	mov	sp, r7
 8006896:	bd80      	pop	{r7, pc}
 8006898:	e000ed04 	.word	0xe000ed04

0800689c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800689c:	b480      	push	{r7}
 800689e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80068a0:	4b0b      	ldr	r3, [pc, #44]	; (80068d0 <vPortSetupTimerInterrupt+0x34>)
 80068a2:	2200      	movs	r2, #0
 80068a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80068a6:	4b0b      	ldr	r3, [pc, #44]	; (80068d4 <vPortSetupTimerInterrupt+0x38>)
 80068a8:	2200      	movs	r2, #0
 80068aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80068ac:	4b0a      	ldr	r3, [pc, #40]	; (80068d8 <vPortSetupTimerInterrupt+0x3c>)
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	4a0a      	ldr	r2, [pc, #40]	; (80068dc <vPortSetupTimerInterrupt+0x40>)
 80068b2:	fba2 2303 	umull	r2, r3, r2, r3
 80068b6:	099b      	lsrs	r3, r3, #6
 80068b8:	4a09      	ldr	r2, [pc, #36]	; (80068e0 <vPortSetupTimerInterrupt+0x44>)
 80068ba:	3b01      	subs	r3, #1
 80068bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80068be:	4b04      	ldr	r3, [pc, #16]	; (80068d0 <vPortSetupTimerInterrupt+0x34>)
 80068c0:	2207      	movs	r2, #7
 80068c2:	601a      	str	r2, [r3, #0]
}
 80068c4:	bf00      	nop
 80068c6:	46bd      	mov	sp, r7
 80068c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068cc:	4770      	bx	lr
 80068ce:	bf00      	nop
 80068d0:	e000e010 	.word	0xe000e010
 80068d4:	e000e018 	.word	0xe000e018
 80068d8:	20000004 	.word	0x20000004
 80068dc:	10624dd3 	.word	0x10624dd3
 80068e0:	e000e014 	.word	0xe000e014

080068e4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80068e4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80068f4 <vPortEnableVFP+0x10>
 80068e8:	6801      	ldr	r1, [r0, #0]
 80068ea:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80068ee:	6001      	str	r1, [r0, #0]
 80068f0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80068f2:	bf00      	nop
 80068f4:	e000ed88 	.word	0xe000ed88

080068f8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80068f8:	b480      	push	{r7}
 80068fa:	b085      	sub	sp, #20
 80068fc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80068fe:	f3ef 8305 	mrs	r3, IPSR
 8006902:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	2b0f      	cmp	r3, #15
 8006908:	d914      	bls.n	8006934 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800690a:	4a17      	ldr	r2, [pc, #92]	; (8006968 <vPortValidateInterruptPriority+0x70>)
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	4413      	add	r3, r2
 8006910:	781b      	ldrb	r3, [r3, #0]
 8006912:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006914:	4b15      	ldr	r3, [pc, #84]	; (800696c <vPortValidateInterruptPriority+0x74>)
 8006916:	781b      	ldrb	r3, [r3, #0]
 8006918:	7afa      	ldrb	r2, [r7, #11]
 800691a:	429a      	cmp	r2, r3
 800691c:	d20a      	bcs.n	8006934 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800691e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006922:	f383 8811 	msr	BASEPRI, r3
 8006926:	f3bf 8f6f 	isb	sy
 800692a:	f3bf 8f4f 	dsb	sy
 800692e:	607b      	str	r3, [r7, #4]
}
 8006930:	bf00      	nop
 8006932:	e7fe      	b.n	8006932 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006934:	4b0e      	ldr	r3, [pc, #56]	; (8006970 <vPortValidateInterruptPriority+0x78>)
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800693c:	4b0d      	ldr	r3, [pc, #52]	; (8006974 <vPortValidateInterruptPriority+0x7c>)
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	429a      	cmp	r2, r3
 8006942:	d90a      	bls.n	800695a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8006944:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006948:	f383 8811 	msr	BASEPRI, r3
 800694c:	f3bf 8f6f 	isb	sy
 8006950:	f3bf 8f4f 	dsb	sy
 8006954:	603b      	str	r3, [r7, #0]
}
 8006956:	bf00      	nop
 8006958:	e7fe      	b.n	8006958 <vPortValidateInterruptPriority+0x60>
	}
 800695a:	bf00      	nop
 800695c:	3714      	adds	r7, #20
 800695e:	46bd      	mov	sp, r7
 8006960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006964:	4770      	bx	lr
 8006966:	bf00      	nop
 8006968:	e000e3f0 	.word	0xe000e3f0
 800696c:	20001260 	.word	0x20001260
 8006970:	e000ed0c 	.word	0xe000ed0c
 8006974:	20001264 	.word	0x20001264

08006978 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006978:	b580      	push	{r7, lr}
 800697a:	b08a      	sub	sp, #40	; 0x28
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006980:	2300      	movs	r3, #0
 8006982:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006984:	f7fe fcb0 	bl	80052e8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006988:	4b5b      	ldr	r3, [pc, #364]	; (8006af8 <pvPortMalloc+0x180>)
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	2b00      	cmp	r3, #0
 800698e:	d101      	bne.n	8006994 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006990:	f000 f920 	bl	8006bd4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006994:	4b59      	ldr	r3, [pc, #356]	; (8006afc <pvPortMalloc+0x184>)
 8006996:	681a      	ldr	r2, [r3, #0]
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	4013      	ands	r3, r2
 800699c:	2b00      	cmp	r3, #0
 800699e:	f040 8093 	bne.w	8006ac8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d01d      	beq.n	80069e4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80069a8:	2208      	movs	r2, #8
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	4413      	add	r3, r2
 80069ae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	f003 0307 	and.w	r3, r3, #7
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d014      	beq.n	80069e4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	f023 0307 	bic.w	r3, r3, #7
 80069c0:	3308      	adds	r3, #8
 80069c2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	f003 0307 	and.w	r3, r3, #7
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d00a      	beq.n	80069e4 <pvPortMalloc+0x6c>
	__asm volatile
 80069ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069d2:	f383 8811 	msr	BASEPRI, r3
 80069d6:	f3bf 8f6f 	isb	sy
 80069da:	f3bf 8f4f 	dsb	sy
 80069de:	617b      	str	r3, [r7, #20]
}
 80069e0:	bf00      	nop
 80069e2:	e7fe      	b.n	80069e2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d06e      	beq.n	8006ac8 <pvPortMalloc+0x150>
 80069ea:	4b45      	ldr	r3, [pc, #276]	; (8006b00 <pvPortMalloc+0x188>)
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	687a      	ldr	r2, [r7, #4]
 80069f0:	429a      	cmp	r2, r3
 80069f2:	d869      	bhi.n	8006ac8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80069f4:	4b43      	ldr	r3, [pc, #268]	; (8006b04 <pvPortMalloc+0x18c>)
 80069f6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80069f8:	4b42      	ldr	r3, [pc, #264]	; (8006b04 <pvPortMalloc+0x18c>)
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80069fe:	e004      	b.n	8006a0a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a02:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006a0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a0c:	685b      	ldr	r3, [r3, #4]
 8006a0e:	687a      	ldr	r2, [r7, #4]
 8006a10:	429a      	cmp	r2, r3
 8006a12:	d903      	bls.n	8006a1c <pvPortMalloc+0xa4>
 8006a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d1f1      	bne.n	8006a00 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006a1c:	4b36      	ldr	r3, [pc, #216]	; (8006af8 <pvPortMalloc+0x180>)
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a22:	429a      	cmp	r2, r3
 8006a24:	d050      	beq.n	8006ac8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006a26:	6a3b      	ldr	r3, [r7, #32]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	2208      	movs	r2, #8
 8006a2c:	4413      	add	r3, r2
 8006a2e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006a30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a32:	681a      	ldr	r2, [r3, #0]
 8006a34:	6a3b      	ldr	r3, [r7, #32]
 8006a36:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a3a:	685a      	ldr	r2, [r3, #4]
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	1ad2      	subs	r2, r2, r3
 8006a40:	2308      	movs	r3, #8
 8006a42:	005b      	lsls	r3, r3, #1
 8006a44:	429a      	cmp	r2, r3
 8006a46:	d91f      	bls.n	8006a88 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006a48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	4413      	add	r3, r2
 8006a4e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006a50:	69bb      	ldr	r3, [r7, #24]
 8006a52:	f003 0307 	and.w	r3, r3, #7
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d00a      	beq.n	8006a70 <pvPortMalloc+0xf8>
	__asm volatile
 8006a5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a5e:	f383 8811 	msr	BASEPRI, r3
 8006a62:	f3bf 8f6f 	isb	sy
 8006a66:	f3bf 8f4f 	dsb	sy
 8006a6a:	613b      	str	r3, [r7, #16]
}
 8006a6c:	bf00      	nop
 8006a6e:	e7fe      	b.n	8006a6e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a72:	685a      	ldr	r2, [r3, #4]
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	1ad2      	subs	r2, r2, r3
 8006a78:	69bb      	ldr	r3, [r7, #24]
 8006a7a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a7e:	687a      	ldr	r2, [r7, #4]
 8006a80:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006a82:	69b8      	ldr	r0, [r7, #24]
 8006a84:	f000 f908 	bl	8006c98 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006a88:	4b1d      	ldr	r3, [pc, #116]	; (8006b00 <pvPortMalloc+0x188>)
 8006a8a:	681a      	ldr	r2, [r3, #0]
 8006a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a8e:	685b      	ldr	r3, [r3, #4]
 8006a90:	1ad3      	subs	r3, r2, r3
 8006a92:	4a1b      	ldr	r2, [pc, #108]	; (8006b00 <pvPortMalloc+0x188>)
 8006a94:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006a96:	4b1a      	ldr	r3, [pc, #104]	; (8006b00 <pvPortMalloc+0x188>)
 8006a98:	681a      	ldr	r2, [r3, #0]
 8006a9a:	4b1b      	ldr	r3, [pc, #108]	; (8006b08 <pvPortMalloc+0x190>)
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	429a      	cmp	r2, r3
 8006aa0:	d203      	bcs.n	8006aaa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006aa2:	4b17      	ldr	r3, [pc, #92]	; (8006b00 <pvPortMalloc+0x188>)
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	4a18      	ldr	r2, [pc, #96]	; (8006b08 <pvPortMalloc+0x190>)
 8006aa8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aac:	685a      	ldr	r2, [r3, #4]
 8006aae:	4b13      	ldr	r3, [pc, #76]	; (8006afc <pvPortMalloc+0x184>)
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	431a      	orrs	r2, r3
 8006ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ab6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006ab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aba:	2200      	movs	r2, #0
 8006abc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006abe:	4b13      	ldr	r3, [pc, #76]	; (8006b0c <pvPortMalloc+0x194>)
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	3301      	adds	r3, #1
 8006ac4:	4a11      	ldr	r2, [pc, #68]	; (8006b0c <pvPortMalloc+0x194>)
 8006ac6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006ac8:	f7fe fc1c 	bl	8005304 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006acc:	69fb      	ldr	r3, [r7, #28]
 8006ace:	f003 0307 	and.w	r3, r3, #7
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d00a      	beq.n	8006aec <pvPortMalloc+0x174>
	__asm volatile
 8006ad6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ada:	f383 8811 	msr	BASEPRI, r3
 8006ade:	f3bf 8f6f 	isb	sy
 8006ae2:	f3bf 8f4f 	dsb	sy
 8006ae6:	60fb      	str	r3, [r7, #12]
}
 8006ae8:	bf00      	nop
 8006aea:	e7fe      	b.n	8006aea <pvPortMalloc+0x172>
	return pvReturn;
 8006aec:	69fb      	ldr	r3, [r7, #28]
}
 8006aee:	4618      	mov	r0, r3
 8006af0:	3728      	adds	r7, #40	; 0x28
 8006af2:	46bd      	mov	sp, r7
 8006af4:	bd80      	pop	{r7, pc}
 8006af6:	bf00      	nop
 8006af8:	20001e70 	.word	0x20001e70
 8006afc:	20001e84 	.word	0x20001e84
 8006b00:	20001e74 	.word	0x20001e74
 8006b04:	20001e68 	.word	0x20001e68
 8006b08:	20001e78 	.word	0x20001e78
 8006b0c:	20001e7c 	.word	0x20001e7c

08006b10 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006b10:	b580      	push	{r7, lr}
 8006b12:	b086      	sub	sp, #24
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d04d      	beq.n	8006bbe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006b22:	2308      	movs	r3, #8
 8006b24:	425b      	negs	r3, r3
 8006b26:	697a      	ldr	r2, [r7, #20]
 8006b28:	4413      	add	r3, r2
 8006b2a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006b2c:	697b      	ldr	r3, [r7, #20]
 8006b2e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006b30:	693b      	ldr	r3, [r7, #16]
 8006b32:	685a      	ldr	r2, [r3, #4]
 8006b34:	4b24      	ldr	r3, [pc, #144]	; (8006bc8 <vPortFree+0xb8>)
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	4013      	ands	r3, r2
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d10a      	bne.n	8006b54 <vPortFree+0x44>
	__asm volatile
 8006b3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b42:	f383 8811 	msr	BASEPRI, r3
 8006b46:	f3bf 8f6f 	isb	sy
 8006b4a:	f3bf 8f4f 	dsb	sy
 8006b4e:	60fb      	str	r3, [r7, #12]
}
 8006b50:	bf00      	nop
 8006b52:	e7fe      	b.n	8006b52 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006b54:	693b      	ldr	r3, [r7, #16]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d00a      	beq.n	8006b72 <vPortFree+0x62>
	__asm volatile
 8006b5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b60:	f383 8811 	msr	BASEPRI, r3
 8006b64:	f3bf 8f6f 	isb	sy
 8006b68:	f3bf 8f4f 	dsb	sy
 8006b6c:	60bb      	str	r3, [r7, #8]
}
 8006b6e:	bf00      	nop
 8006b70:	e7fe      	b.n	8006b70 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006b72:	693b      	ldr	r3, [r7, #16]
 8006b74:	685a      	ldr	r2, [r3, #4]
 8006b76:	4b14      	ldr	r3, [pc, #80]	; (8006bc8 <vPortFree+0xb8>)
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	4013      	ands	r3, r2
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d01e      	beq.n	8006bbe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006b80:	693b      	ldr	r3, [r7, #16]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d11a      	bne.n	8006bbe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006b88:	693b      	ldr	r3, [r7, #16]
 8006b8a:	685a      	ldr	r2, [r3, #4]
 8006b8c:	4b0e      	ldr	r3, [pc, #56]	; (8006bc8 <vPortFree+0xb8>)
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	43db      	mvns	r3, r3
 8006b92:	401a      	ands	r2, r3
 8006b94:	693b      	ldr	r3, [r7, #16]
 8006b96:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006b98:	f7fe fba6 	bl	80052e8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006b9c:	693b      	ldr	r3, [r7, #16]
 8006b9e:	685a      	ldr	r2, [r3, #4]
 8006ba0:	4b0a      	ldr	r3, [pc, #40]	; (8006bcc <vPortFree+0xbc>)
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	4413      	add	r3, r2
 8006ba6:	4a09      	ldr	r2, [pc, #36]	; (8006bcc <vPortFree+0xbc>)
 8006ba8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006baa:	6938      	ldr	r0, [r7, #16]
 8006bac:	f000 f874 	bl	8006c98 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006bb0:	4b07      	ldr	r3, [pc, #28]	; (8006bd0 <vPortFree+0xc0>)
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	3301      	adds	r3, #1
 8006bb6:	4a06      	ldr	r2, [pc, #24]	; (8006bd0 <vPortFree+0xc0>)
 8006bb8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006bba:	f7fe fba3 	bl	8005304 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006bbe:	bf00      	nop
 8006bc0:	3718      	adds	r7, #24
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	bd80      	pop	{r7, pc}
 8006bc6:	bf00      	nop
 8006bc8:	20001e84 	.word	0x20001e84
 8006bcc:	20001e74 	.word	0x20001e74
 8006bd0:	20001e80 	.word	0x20001e80

08006bd4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006bd4:	b480      	push	{r7}
 8006bd6:	b085      	sub	sp, #20
 8006bd8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006bda:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8006bde:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006be0:	4b27      	ldr	r3, [pc, #156]	; (8006c80 <prvHeapInit+0xac>)
 8006be2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	f003 0307 	and.w	r3, r3, #7
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d00c      	beq.n	8006c08 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	3307      	adds	r3, #7
 8006bf2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	f023 0307 	bic.w	r3, r3, #7
 8006bfa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006bfc:	68ba      	ldr	r2, [r7, #8]
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	1ad3      	subs	r3, r2, r3
 8006c02:	4a1f      	ldr	r2, [pc, #124]	; (8006c80 <prvHeapInit+0xac>)
 8006c04:	4413      	add	r3, r2
 8006c06:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006c0c:	4a1d      	ldr	r2, [pc, #116]	; (8006c84 <prvHeapInit+0xb0>)
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006c12:	4b1c      	ldr	r3, [pc, #112]	; (8006c84 <prvHeapInit+0xb0>)
 8006c14:	2200      	movs	r2, #0
 8006c16:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	68ba      	ldr	r2, [r7, #8]
 8006c1c:	4413      	add	r3, r2
 8006c1e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006c20:	2208      	movs	r2, #8
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	1a9b      	subs	r3, r3, r2
 8006c26:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	f023 0307 	bic.w	r3, r3, #7
 8006c2e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	4a15      	ldr	r2, [pc, #84]	; (8006c88 <prvHeapInit+0xb4>)
 8006c34:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006c36:	4b14      	ldr	r3, [pc, #80]	; (8006c88 <prvHeapInit+0xb4>)
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006c3e:	4b12      	ldr	r3, [pc, #72]	; (8006c88 <prvHeapInit+0xb4>)
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	2200      	movs	r2, #0
 8006c44:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006c4a:	683b      	ldr	r3, [r7, #0]
 8006c4c:	68fa      	ldr	r2, [r7, #12]
 8006c4e:	1ad2      	subs	r2, r2, r3
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006c54:	4b0c      	ldr	r3, [pc, #48]	; (8006c88 <prvHeapInit+0xb4>)
 8006c56:	681a      	ldr	r2, [r3, #0]
 8006c58:	683b      	ldr	r3, [r7, #0]
 8006c5a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006c5c:	683b      	ldr	r3, [r7, #0]
 8006c5e:	685b      	ldr	r3, [r3, #4]
 8006c60:	4a0a      	ldr	r2, [pc, #40]	; (8006c8c <prvHeapInit+0xb8>)
 8006c62:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006c64:	683b      	ldr	r3, [r7, #0]
 8006c66:	685b      	ldr	r3, [r3, #4]
 8006c68:	4a09      	ldr	r2, [pc, #36]	; (8006c90 <prvHeapInit+0xbc>)
 8006c6a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006c6c:	4b09      	ldr	r3, [pc, #36]	; (8006c94 <prvHeapInit+0xc0>)
 8006c6e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006c72:	601a      	str	r2, [r3, #0]
}
 8006c74:	bf00      	nop
 8006c76:	3714      	adds	r7, #20
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7e:	4770      	bx	lr
 8006c80:	20001268 	.word	0x20001268
 8006c84:	20001e68 	.word	0x20001e68
 8006c88:	20001e70 	.word	0x20001e70
 8006c8c:	20001e78 	.word	0x20001e78
 8006c90:	20001e74 	.word	0x20001e74
 8006c94:	20001e84 	.word	0x20001e84

08006c98 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006c98:	b480      	push	{r7}
 8006c9a:	b085      	sub	sp, #20
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006ca0:	4b28      	ldr	r3, [pc, #160]	; (8006d44 <prvInsertBlockIntoFreeList+0xac>)
 8006ca2:	60fb      	str	r3, [r7, #12]
 8006ca4:	e002      	b.n	8006cac <prvInsertBlockIntoFreeList+0x14>
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	60fb      	str	r3, [r7, #12]
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	687a      	ldr	r2, [r7, #4]
 8006cb2:	429a      	cmp	r2, r3
 8006cb4:	d8f7      	bhi.n	8006ca6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	685b      	ldr	r3, [r3, #4]
 8006cbe:	68ba      	ldr	r2, [r7, #8]
 8006cc0:	4413      	add	r3, r2
 8006cc2:	687a      	ldr	r2, [r7, #4]
 8006cc4:	429a      	cmp	r2, r3
 8006cc6:	d108      	bne.n	8006cda <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	685a      	ldr	r2, [r3, #4]
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	685b      	ldr	r3, [r3, #4]
 8006cd0:	441a      	add	r2, r3
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	685b      	ldr	r3, [r3, #4]
 8006ce2:	68ba      	ldr	r2, [r7, #8]
 8006ce4:	441a      	add	r2, r3
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	429a      	cmp	r2, r3
 8006cec:	d118      	bne.n	8006d20 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681a      	ldr	r2, [r3, #0]
 8006cf2:	4b15      	ldr	r3, [pc, #84]	; (8006d48 <prvInsertBlockIntoFreeList+0xb0>)
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	429a      	cmp	r2, r3
 8006cf8:	d00d      	beq.n	8006d16 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	685a      	ldr	r2, [r3, #4]
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	685b      	ldr	r3, [r3, #4]
 8006d04:	441a      	add	r2, r3
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	681a      	ldr	r2, [r3, #0]
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	601a      	str	r2, [r3, #0]
 8006d14:	e008      	b.n	8006d28 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006d16:	4b0c      	ldr	r3, [pc, #48]	; (8006d48 <prvInsertBlockIntoFreeList+0xb0>)
 8006d18:	681a      	ldr	r2, [r3, #0]
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	601a      	str	r2, [r3, #0]
 8006d1e:	e003      	b.n	8006d28 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	681a      	ldr	r2, [r3, #0]
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006d28:	68fa      	ldr	r2, [r7, #12]
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	429a      	cmp	r2, r3
 8006d2e:	d002      	beq.n	8006d36 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	687a      	ldr	r2, [r7, #4]
 8006d34:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006d36:	bf00      	nop
 8006d38:	3714      	adds	r7, #20
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d40:	4770      	bx	lr
 8006d42:	bf00      	nop
 8006d44:	20001e68 	.word	0x20001e68
 8006d48:	20001e70 	.word	0x20001e70

08006d4c <__errno>:
 8006d4c:	4b01      	ldr	r3, [pc, #4]	; (8006d54 <__errno+0x8>)
 8006d4e:	6818      	ldr	r0, [r3, #0]
 8006d50:	4770      	bx	lr
 8006d52:	bf00      	nop
 8006d54:	20000014 	.word	0x20000014

08006d58 <std>:
 8006d58:	2300      	movs	r3, #0
 8006d5a:	b510      	push	{r4, lr}
 8006d5c:	4604      	mov	r4, r0
 8006d5e:	e9c0 3300 	strd	r3, r3, [r0]
 8006d62:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006d66:	6083      	str	r3, [r0, #8]
 8006d68:	8181      	strh	r1, [r0, #12]
 8006d6a:	6643      	str	r3, [r0, #100]	; 0x64
 8006d6c:	81c2      	strh	r2, [r0, #14]
 8006d6e:	6183      	str	r3, [r0, #24]
 8006d70:	4619      	mov	r1, r3
 8006d72:	2208      	movs	r2, #8
 8006d74:	305c      	adds	r0, #92	; 0x5c
 8006d76:	f000 f91a 	bl	8006fae <memset>
 8006d7a:	4b05      	ldr	r3, [pc, #20]	; (8006d90 <std+0x38>)
 8006d7c:	6263      	str	r3, [r4, #36]	; 0x24
 8006d7e:	4b05      	ldr	r3, [pc, #20]	; (8006d94 <std+0x3c>)
 8006d80:	62a3      	str	r3, [r4, #40]	; 0x28
 8006d82:	4b05      	ldr	r3, [pc, #20]	; (8006d98 <std+0x40>)
 8006d84:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006d86:	4b05      	ldr	r3, [pc, #20]	; (8006d9c <std+0x44>)
 8006d88:	6224      	str	r4, [r4, #32]
 8006d8a:	6323      	str	r3, [r4, #48]	; 0x30
 8006d8c:	bd10      	pop	{r4, pc}
 8006d8e:	bf00      	nop
 8006d90:	080072c9 	.word	0x080072c9
 8006d94:	080072eb 	.word	0x080072eb
 8006d98:	08007323 	.word	0x08007323
 8006d9c:	08007347 	.word	0x08007347

08006da0 <_cleanup_r>:
 8006da0:	4901      	ldr	r1, [pc, #4]	; (8006da8 <_cleanup_r+0x8>)
 8006da2:	f000 b8af 	b.w	8006f04 <_fwalk_reent>
 8006da6:	bf00      	nop
 8006da8:	08007621 	.word	0x08007621

08006dac <__sfmoreglue>:
 8006dac:	b570      	push	{r4, r5, r6, lr}
 8006dae:	2268      	movs	r2, #104	; 0x68
 8006db0:	1e4d      	subs	r5, r1, #1
 8006db2:	4355      	muls	r5, r2
 8006db4:	460e      	mov	r6, r1
 8006db6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006dba:	f000 f921 	bl	8007000 <_malloc_r>
 8006dbe:	4604      	mov	r4, r0
 8006dc0:	b140      	cbz	r0, 8006dd4 <__sfmoreglue+0x28>
 8006dc2:	2100      	movs	r1, #0
 8006dc4:	e9c0 1600 	strd	r1, r6, [r0]
 8006dc8:	300c      	adds	r0, #12
 8006dca:	60a0      	str	r0, [r4, #8]
 8006dcc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006dd0:	f000 f8ed 	bl	8006fae <memset>
 8006dd4:	4620      	mov	r0, r4
 8006dd6:	bd70      	pop	{r4, r5, r6, pc}

08006dd8 <__sfp_lock_acquire>:
 8006dd8:	4801      	ldr	r0, [pc, #4]	; (8006de0 <__sfp_lock_acquire+0x8>)
 8006dda:	f000 b8d8 	b.w	8006f8e <__retarget_lock_acquire_recursive>
 8006dde:	bf00      	nop
 8006de0:	20001e89 	.word	0x20001e89

08006de4 <__sfp_lock_release>:
 8006de4:	4801      	ldr	r0, [pc, #4]	; (8006dec <__sfp_lock_release+0x8>)
 8006de6:	f000 b8d3 	b.w	8006f90 <__retarget_lock_release_recursive>
 8006dea:	bf00      	nop
 8006dec:	20001e89 	.word	0x20001e89

08006df0 <__sinit_lock_acquire>:
 8006df0:	4801      	ldr	r0, [pc, #4]	; (8006df8 <__sinit_lock_acquire+0x8>)
 8006df2:	f000 b8cc 	b.w	8006f8e <__retarget_lock_acquire_recursive>
 8006df6:	bf00      	nop
 8006df8:	20001e8a 	.word	0x20001e8a

08006dfc <__sinit_lock_release>:
 8006dfc:	4801      	ldr	r0, [pc, #4]	; (8006e04 <__sinit_lock_release+0x8>)
 8006dfe:	f000 b8c7 	b.w	8006f90 <__retarget_lock_release_recursive>
 8006e02:	bf00      	nop
 8006e04:	20001e8a 	.word	0x20001e8a

08006e08 <__sinit>:
 8006e08:	b510      	push	{r4, lr}
 8006e0a:	4604      	mov	r4, r0
 8006e0c:	f7ff fff0 	bl	8006df0 <__sinit_lock_acquire>
 8006e10:	69a3      	ldr	r3, [r4, #24]
 8006e12:	b11b      	cbz	r3, 8006e1c <__sinit+0x14>
 8006e14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e18:	f7ff bff0 	b.w	8006dfc <__sinit_lock_release>
 8006e1c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006e20:	6523      	str	r3, [r4, #80]	; 0x50
 8006e22:	4b13      	ldr	r3, [pc, #76]	; (8006e70 <__sinit+0x68>)
 8006e24:	4a13      	ldr	r2, [pc, #76]	; (8006e74 <__sinit+0x6c>)
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	62a2      	str	r2, [r4, #40]	; 0x28
 8006e2a:	42a3      	cmp	r3, r4
 8006e2c:	bf04      	itt	eq
 8006e2e:	2301      	moveq	r3, #1
 8006e30:	61a3      	streq	r3, [r4, #24]
 8006e32:	4620      	mov	r0, r4
 8006e34:	f000 f820 	bl	8006e78 <__sfp>
 8006e38:	6060      	str	r0, [r4, #4]
 8006e3a:	4620      	mov	r0, r4
 8006e3c:	f000 f81c 	bl	8006e78 <__sfp>
 8006e40:	60a0      	str	r0, [r4, #8]
 8006e42:	4620      	mov	r0, r4
 8006e44:	f000 f818 	bl	8006e78 <__sfp>
 8006e48:	2200      	movs	r2, #0
 8006e4a:	60e0      	str	r0, [r4, #12]
 8006e4c:	2104      	movs	r1, #4
 8006e4e:	6860      	ldr	r0, [r4, #4]
 8006e50:	f7ff ff82 	bl	8006d58 <std>
 8006e54:	68a0      	ldr	r0, [r4, #8]
 8006e56:	2201      	movs	r2, #1
 8006e58:	2109      	movs	r1, #9
 8006e5a:	f7ff ff7d 	bl	8006d58 <std>
 8006e5e:	68e0      	ldr	r0, [r4, #12]
 8006e60:	2202      	movs	r2, #2
 8006e62:	2112      	movs	r1, #18
 8006e64:	f7ff ff78 	bl	8006d58 <std>
 8006e68:	2301      	movs	r3, #1
 8006e6a:	61a3      	str	r3, [r4, #24]
 8006e6c:	e7d2      	b.n	8006e14 <__sinit+0xc>
 8006e6e:	bf00      	nop
 8006e70:	08007a44 	.word	0x08007a44
 8006e74:	08006da1 	.word	0x08006da1

08006e78 <__sfp>:
 8006e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e7a:	4607      	mov	r7, r0
 8006e7c:	f7ff ffac 	bl	8006dd8 <__sfp_lock_acquire>
 8006e80:	4b1e      	ldr	r3, [pc, #120]	; (8006efc <__sfp+0x84>)
 8006e82:	681e      	ldr	r6, [r3, #0]
 8006e84:	69b3      	ldr	r3, [r6, #24]
 8006e86:	b913      	cbnz	r3, 8006e8e <__sfp+0x16>
 8006e88:	4630      	mov	r0, r6
 8006e8a:	f7ff ffbd 	bl	8006e08 <__sinit>
 8006e8e:	3648      	adds	r6, #72	; 0x48
 8006e90:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006e94:	3b01      	subs	r3, #1
 8006e96:	d503      	bpl.n	8006ea0 <__sfp+0x28>
 8006e98:	6833      	ldr	r3, [r6, #0]
 8006e9a:	b30b      	cbz	r3, 8006ee0 <__sfp+0x68>
 8006e9c:	6836      	ldr	r6, [r6, #0]
 8006e9e:	e7f7      	b.n	8006e90 <__sfp+0x18>
 8006ea0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006ea4:	b9d5      	cbnz	r5, 8006edc <__sfp+0x64>
 8006ea6:	4b16      	ldr	r3, [pc, #88]	; (8006f00 <__sfp+0x88>)
 8006ea8:	60e3      	str	r3, [r4, #12]
 8006eaa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006eae:	6665      	str	r5, [r4, #100]	; 0x64
 8006eb0:	f000 f86c 	bl	8006f8c <__retarget_lock_init_recursive>
 8006eb4:	f7ff ff96 	bl	8006de4 <__sfp_lock_release>
 8006eb8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006ebc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006ec0:	6025      	str	r5, [r4, #0]
 8006ec2:	61a5      	str	r5, [r4, #24]
 8006ec4:	2208      	movs	r2, #8
 8006ec6:	4629      	mov	r1, r5
 8006ec8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006ecc:	f000 f86f 	bl	8006fae <memset>
 8006ed0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006ed4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006ed8:	4620      	mov	r0, r4
 8006eda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006edc:	3468      	adds	r4, #104	; 0x68
 8006ede:	e7d9      	b.n	8006e94 <__sfp+0x1c>
 8006ee0:	2104      	movs	r1, #4
 8006ee2:	4638      	mov	r0, r7
 8006ee4:	f7ff ff62 	bl	8006dac <__sfmoreglue>
 8006ee8:	4604      	mov	r4, r0
 8006eea:	6030      	str	r0, [r6, #0]
 8006eec:	2800      	cmp	r0, #0
 8006eee:	d1d5      	bne.n	8006e9c <__sfp+0x24>
 8006ef0:	f7ff ff78 	bl	8006de4 <__sfp_lock_release>
 8006ef4:	230c      	movs	r3, #12
 8006ef6:	603b      	str	r3, [r7, #0]
 8006ef8:	e7ee      	b.n	8006ed8 <__sfp+0x60>
 8006efa:	bf00      	nop
 8006efc:	08007a44 	.word	0x08007a44
 8006f00:	ffff0001 	.word	0xffff0001

08006f04 <_fwalk_reent>:
 8006f04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f08:	4606      	mov	r6, r0
 8006f0a:	4688      	mov	r8, r1
 8006f0c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006f10:	2700      	movs	r7, #0
 8006f12:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006f16:	f1b9 0901 	subs.w	r9, r9, #1
 8006f1a:	d505      	bpl.n	8006f28 <_fwalk_reent+0x24>
 8006f1c:	6824      	ldr	r4, [r4, #0]
 8006f1e:	2c00      	cmp	r4, #0
 8006f20:	d1f7      	bne.n	8006f12 <_fwalk_reent+0xe>
 8006f22:	4638      	mov	r0, r7
 8006f24:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f28:	89ab      	ldrh	r3, [r5, #12]
 8006f2a:	2b01      	cmp	r3, #1
 8006f2c:	d907      	bls.n	8006f3e <_fwalk_reent+0x3a>
 8006f2e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006f32:	3301      	adds	r3, #1
 8006f34:	d003      	beq.n	8006f3e <_fwalk_reent+0x3a>
 8006f36:	4629      	mov	r1, r5
 8006f38:	4630      	mov	r0, r6
 8006f3a:	47c0      	blx	r8
 8006f3c:	4307      	orrs	r7, r0
 8006f3e:	3568      	adds	r5, #104	; 0x68
 8006f40:	e7e9      	b.n	8006f16 <_fwalk_reent+0x12>
	...

08006f44 <__libc_init_array>:
 8006f44:	b570      	push	{r4, r5, r6, lr}
 8006f46:	4d0d      	ldr	r5, [pc, #52]	; (8006f7c <__libc_init_array+0x38>)
 8006f48:	4c0d      	ldr	r4, [pc, #52]	; (8006f80 <__libc_init_array+0x3c>)
 8006f4a:	1b64      	subs	r4, r4, r5
 8006f4c:	10a4      	asrs	r4, r4, #2
 8006f4e:	2600      	movs	r6, #0
 8006f50:	42a6      	cmp	r6, r4
 8006f52:	d109      	bne.n	8006f68 <__libc_init_array+0x24>
 8006f54:	4d0b      	ldr	r5, [pc, #44]	; (8006f84 <__libc_init_array+0x40>)
 8006f56:	4c0c      	ldr	r4, [pc, #48]	; (8006f88 <__libc_init_array+0x44>)
 8006f58:	f000 fca2 	bl	80078a0 <_init>
 8006f5c:	1b64      	subs	r4, r4, r5
 8006f5e:	10a4      	asrs	r4, r4, #2
 8006f60:	2600      	movs	r6, #0
 8006f62:	42a6      	cmp	r6, r4
 8006f64:	d105      	bne.n	8006f72 <__libc_init_array+0x2e>
 8006f66:	bd70      	pop	{r4, r5, r6, pc}
 8006f68:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f6c:	4798      	blx	r3
 8006f6e:	3601      	adds	r6, #1
 8006f70:	e7ee      	b.n	8006f50 <__libc_init_array+0xc>
 8006f72:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f76:	4798      	blx	r3
 8006f78:	3601      	adds	r6, #1
 8006f7a:	e7f2      	b.n	8006f62 <__libc_init_array+0x1e>
 8006f7c:	08007a50 	.word	0x08007a50
 8006f80:	08007a50 	.word	0x08007a50
 8006f84:	08007a50 	.word	0x08007a50
 8006f88:	08007a54 	.word	0x08007a54

08006f8c <__retarget_lock_init_recursive>:
 8006f8c:	4770      	bx	lr

08006f8e <__retarget_lock_acquire_recursive>:
 8006f8e:	4770      	bx	lr

08006f90 <__retarget_lock_release_recursive>:
 8006f90:	4770      	bx	lr

08006f92 <memcpy>:
 8006f92:	440a      	add	r2, r1
 8006f94:	4291      	cmp	r1, r2
 8006f96:	f100 33ff 	add.w	r3, r0, #4294967295
 8006f9a:	d100      	bne.n	8006f9e <memcpy+0xc>
 8006f9c:	4770      	bx	lr
 8006f9e:	b510      	push	{r4, lr}
 8006fa0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006fa4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006fa8:	4291      	cmp	r1, r2
 8006faa:	d1f9      	bne.n	8006fa0 <memcpy+0xe>
 8006fac:	bd10      	pop	{r4, pc}

08006fae <memset>:
 8006fae:	4402      	add	r2, r0
 8006fb0:	4603      	mov	r3, r0
 8006fb2:	4293      	cmp	r3, r2
 8006fb4:	d100      	bne.n	8006fb8 <memset+0xa>
 8006fb6:	4770      	bx	lr
 8006fb8:	f803 1b01 	strb.w	r1, [r3], #1
 8006fbc:	e7f9      	b.n	8006fb2 <memset+0x4>
	...

08006fc0 <sbrk_aligned>:
 8006fc0:	b570      	push	{r4, r5, r6, lr}
 8006fc2:	4e0e      	ldr	r6, [pc, #56]	; (8006ffc <sbrk_aligned+0x3c>)
 8006fc4:	460c      	mov	r4, r1
 8006fc6:	6831      	ldr	r1, [r6, #0]
 8006fc8:	4605      	mov	r5, r0
 8006fca:	b911      	cbnz	r1, 8006fd2 <sbrk_aligned+0x12>
 8006fcc:	f000 f96c 	bl	80072a8 <_sbrk_r>
 8006fd0:	6030      	str	r0, [r6, #0]
 8006fd2:	4621      	mov	r1, r4
 8006fd4:	4628      	mov	r0, r5
 8006fd6:	f000 f967 	bl	80072a8 <_sbrk_r>
 8006fda:	1c43      	adds	r3, r0, #1
 8006fdc:	d00a      	beq.n	8006ff4 <sbrk_aligned+0x34>
 8006fde:	1cc4      	adds	r4, r0, #3
 8006fe0:	f024 0403 	bic.w	r4, r4, #3
 8006fe4:	42a0      	cmp	r0, r4
 8006fe6:	d007      	beq.n	8006ff8 <sbrk_aligned+0x38>
 8006fe8:	1a21      	subs	r1, r4, r0
 8006fea:	4628      	mov	r0, r5
 8006fec:	f000 f95c 	bl	80072a8 <_sbrk_r>
 8006ff0:	3001      	adds	r0, #1
 8006ff2:	d101      	bne.n	8006ff8 <sbrk_aligned+0x38>
 8006ff4:	f04f 34ff 	mov.w	r4, #4294967295
 8006ff8:	4620      	mov	r0, r4
 8006ffa:	bd70      	pop	{r4, r5, r6, pc}
 8006ffc:	20001e90 	.word	0x20001e90

08007000 <_malloc_r>:
 8007000:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007004:	1ccd      	adds	r5, r1, #3
 8007006:	f025 0503 	bic.w	r5, r5, #3
 800700a:	3508      	adds	r5, #8
 800700c:	2d0c      	cmp	r5, #12
 800700e:	bf38      	it	cc
 8007010:	250c      	movcc	r5, #12
 8007012:	2d00      	cmp	r5, #0
 8007014:	4607      	mov	r7, r0
 8007016:	db01      	blt.n	800701c <_malloc_r+0x1c>
 8007018:	42a9      	cmp	r1, r5
 800701a:	d905      	bls.n	8007028 <_malloc_r+0x28>
 800701c:	230c      	movs	r3, #12
 800701e:	603b      	str	r3, [r7, #0]
 8007020:	2600      	movs	r6, #0
 8007022:	4630      	mov	r0, r6
 8007024:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007028:	4e2e      	ldr	r6, [pc, #184]	; (80070e4 <_malloc_r+0xe4>)
 800702a:	f000 fbad 	bl	8007788 <__malloc_lock>
 800702e:	6833      	ldr	r3, [r6, #0]
 8007030:	461c      	mov	r4, r3
 8007032:	bb34      	cbnz	r4, 8007082 <_malloc_r+0x82>
 8007034:	4629      	mov	r1, r5
 8007036:	4638      	mov	r0, r7
 8007038:	f7ff ffc2 	bl	8006fc0 <sbrk_aligned>
 800703c:	1c43      	adds	r3, r0, #1
 800703e:	4604      	mov	r4, r0
 8007040:	d14d      	bne.n	80070de <_malloc_r+0xde>
 8007042:	6834      	ldr	r4, [r6, #0]
 8007044:	4626      	mov	r6, r4
 8007046:	2e00      	cmp	r6, #0
 8007048:	d140      	bne.n	80070cc <_malloc_r+0xcc>
 800704a:	6823      	ldr	r3, [r4, #0]
 800704c:	4631      	mov	r1, r6
 800704e:	4638      	mov	r0, r7
 8007050:	eb04 0803 	add.w	r8, r4, r3
 8007054:	f000 f928 	bl	80072a8 <_sbrk_r>
 8007058:	4580      	cmp	r8, r0
 800705a:	d13a      	bne.n	80070d2 <_malloc_r+0xd2>
 800705c:	6821      	ldr	r1, [r4, #0]
 800705e:	3503      	adds	r5, #3
 8007060:	1a6d      	subs	r5, r5, r1
 8007062:	f025 0503 	bic.w	r5, r5, #3
 8007066:	3508      	adds	r5, #8
 8007068:	2d0c      	cmp	r5, #12
 800706a:	bf38      	it	cc
 800706c:	250c      	movcc	r5, #12
 800706e:	4629      	mov	r1, r5
 8007070:	4638      	mov	r0, r7
 8007072:	f7ff ffa5 	bl	8006fc0 <sbrk_aligned>
 8007076:	3001      	adds	r0, #1
 8007078:	d02b      	beq.n	80070d2 <_malloc_r+0xd2>
 800707a:	6823      	ldr	r3, [r4, #0]
 800707c:	442b      	add	r3, r5
 800707e:	6023      	str	r3, [r4, #0]
 8007080:	e00e      	b.n	80070a0 <_malloc_r+0xa0>
 8007082:	6822      	ldr	r2, [r4, #0]
 8007084:	1b52      	subs	r2, r2, r5
 8007086:	d41e      	bmi.n	80070c6 <_malloc_r+0xc6>
 8007088:	2a0b      	cmp	r2, #11
 800708a:	d916      	bls.n	80070ba <_malloc_r+0xba>
 800708c:	1961      	adds	r1, r4, r5
 800708e:	42a3      	cmp	r3, r4
 8007090:	6025      	str	r5, [r4, #0]
 8007092:	bf18      	it	ne
 8007094:	6059      	strne	r1, [r3, #4]
 8007096:	6863      	ldr	r3, [r4, #4]
 8007098:	bf08      	it	eq
 800709a:	6031      	streq	r1, [r6, #0]
 800709c:	5162      	str	r2, [r4, r5]
 800709e:	604b      	str	r3, [r1, #4]
 80070a0:	4638      	mov	r0, r7
 80070a2:	f104 060b 	add.w	r6, r4, #11
 80070a6:	f000 fb75 	bl	8007794 <__malloc_unlock>
 80070aa:	f026 0607 	bic.w	r6, r6, #7
 80070ae:	1d23      	adds	r3, r4, #4
 80070b0:	1af2      	subs	r2, r6, r3
 80070b2:	d0b6      	beq.n	8007022 <_malloc_r+0x22>
 80070b4:	1b9b      	subs	r3, r3, r6
 80070b6:	50a3      	str	r3, [r4, r2]
 80070b8:	e7b3      	b.n	8007022 <_malloc_r+0x22>
 80070ba:	6862      	ldr	r2, [r4, #4]
 80070bc:	42a3      	cmp	r3, r4
 80070be:	bf0c      	ite	eq
 80070c0:	6032      	streq	r2, [r6, #0]
 80070c2:	605a      	strne	r2, [r3, #4]
 80070c4:	e7ec      	b.n	80070a0 <_malloc_r+0xa0>
 80070c6:	4623      	mov	r3, r4
 80070c8:	6864      	ldr	r4, [r4, #4]
 80070ca:	e7b2      	b.n	8007032 <_malloc_r+0x32>
 80070cc:	4634      	mov	r4, r6
 80070ce:	6876      	ldr	r6, [r6, #4]
 80070d0:	e7b9      	b.n	8007046 <_malloc_r+0x46>
 80070d2:	230c      	movs	r3, #12
 80070d4:	603b      	str	r3, [r7, #0]
 80070d6:	4638      	mov	r0, r7
 80070d8:	f000 fb5c 	bl	8007794 <__malloc_unlock>
 80070dc:	e7a1      	b.n	8007022 <_malloc_r+0x22>
 80070de:	6025      	str	r5, [r4, #0]
 80070e0:	e7de      	b.n	80070a0 <_malloc_r+0xa0>
 80070e2:	bf00      	nop
 80070e4:	20001e8c 	.word	0x20001e8c

080070e8 <_puts_r>:
 80070e8:	b570      	push	{r4, r5, r6, lr}
 80070ea:	460e      	mov	r6, r1
 80070ec:	4605      	mov	r5, r0
 80070ee:	b118      	cbz	r0, 80070f8 <_puts_r+0x10>
 80070f0:	6983      	ldr	r3, [r0, #24]
 80070f2:	b90b      	cbnz	r3, 80070f8 <_puts_r+0x10>
 80070f4:	f7ff fe88 	bl	8006e08 <__sinit>
 80070f8:	69ab      	ldr	r3, [r5, #24]
 80070fa:	68ac      	ldr	r4, [r5, #8]
 80070fc:	b913      	cbnz	r3, 8007104 <_puts_r+0x1c>
 80070fe:	4628      	mov	r0, r5
 8007100:	f7ff fe82 	bl	8006e08 <__sinit>
 8007104:	4b2c      	ldr	r3, [pc, #176]	; (80071b8 <_puts_r+0xd0>)
 8007106:	429c      	cmp	r4, r3
 8007108:	d120      	bne.n	800714c <_puts_r+0x64>
 800710a:	686c      	ldr	r4, [r5, #4]
 800710c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800710e:	07db      	lsls	r3, r3, #31
 8007110:	d405      	bmi.n	800711e <_puts_r+0x36>
 8007112:	89a3      	ldrh	r3, [r4, #12]
 8007114:	0598      	lsls	r0, r3, #22
 8007116:	d402      	bmi.n	800711e <_puts_r+0x36>
 8007118:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800711a:	f7ff ff38 	bl	8006f8e <__retarget_lock_acquire_recursive>
 800711e:	89a3      	ldrh	r3, [r4, #12]
 8007120:	0719      	lsls	r1, r3, #28
 8007122:	d51d      	bpl.n	8007160 <_puts_r+0x78>
 8007124:	6923      	ldr	r3, [r4, #16]
 8007126:	b1db      	cbz	r3, 8007160 <_puts_r+0x78>
 8007128:	3e01      	subs	r6, #1
 800712a:	68a3      	ldr	r3, [r4, #8]
 800712c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007130:	3b01      	subs	r3, #1
 8007132:	60a3      	str	r3, [r4, #8]
 8007134:	bb39      	cbnz	r1, 8007186 <_puts_r+0x9e>
 8007136:	2b00      	cmp	r3, #0
 8007138:	da38      	bge.n	80071ac <_puts_r+0xc4>
 800713a:	4622      	mov	r2, r4
 800713c:	210a      	movs	r1, #10
 800713e:	4628      	mov	r0, r5
 8007140:	f000 f906 	bl	8007350 <__swbuf_r>
 8007144:	3001      	adds	r0, #1
 8007146:	d011      	beq.n	800716c <_puts_r+0x84>
 8007148:	250a      	movs	r5, #10
 800714a:	e011      	b.n	8007170 <_puts_r+0x88>
 800714c:	4b1b      	ldr	r3, [pc, #108]	; (80071bc <_puts_r+0xd4>)
 800714e:	429c      	cmp	r4, r3
 8007150:	d101      	bne.n	8007156 <_puts_r+0x6e>
 8007152:	68ac      	ldr	r4, [r5, #8]
 8007154:	e7da      	b.n	800710c <_puts_r+0x24>
 8007156:	4b1a      	ldr	r3, [pc, #104]	; (80071c0 <_puts_r+0xd8>)
 8007158:	429c      	cmp	r4, r3
 800715a:	bf08      	it	eq
 800715c:	68ec      	ldreq	r4, [r5, #12]
 800715e:	e7d5      	b.n	800710c <_puts_r+0x24>
 8007160:	4621      	mov	r1, r4
 8007162:	4628      	mov	r0, r5
 8007164:	f000 f958 	bl	8007418 <__swsetup_r>
 8007168:	2800      	cmp	r0, #0
 800716a:	d0dd      	beq.n	8007128 <_puts_r+0x40>
 800716c:	f04f 35ff 	mov.w	r5, #4294967295
 8007170:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007172:	07da      	lsls	r2, r3, #31
 8007174:	d405      	bmi.n	8007182 <_puts_r+0x9a>
 8007176:	89a3      	ldrh	r3, [r4, #12]
 8007178:	059b      	lsls	r3, r3, #22
 800717a:	d402      	bmi.n	8007182 <_puts_r+0x9a>
 800717c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800717e:	f7ff ff07 	bl	8006f90 <__retarget_lock_release_recursive>
 8007182:	4628      	mov	r0, r5
 8007184:	bd70      	pop	{r4, r5, r6, pc}
 8007186:	2b00      	cmp	r3, #0
 8007188:	da04      	bge.n	8007194 <_puts_r+0xac>
 800718a:	69a2      	ldr	r2, [r4, #24]
 800718c:	429a      	cmp	r2, r3
 800718e:	dc06      	bgt.n	800719e <_puts_r+0xb6>
 8007190:	290a      	cmp	r1, #10
 8007192:	d004      	beq.n	800719e <_puts_r+0xb6>
 8007194:	6823      	ldr	r3, [r4, #0]
 8007196:	1c5a      	adds	r2, r3, #1
 8007198:	6022      	str	r2, [r4, #0]
 800719a:	7019      	strb	r1, [r3, #0]
 800719c:	e7c5      	b.n	800712a <_puts_r+0x42>
 800719e:	4622      	mov	r2, r4
 80071a0:	4628      	mov	r0, r5
 80071a2:	f000 f8d5 	bl	8007350 <__swbuf_r>
 80071a6:	3001      	adds	r0, #1
 80071a8:	d1bf      	bne.n	800712a <_puts_r+0x42>
 80071aa:	e7df      	b.n	800716c <_puts_r+0x84>
 80071ac:	6823      	ldr	r3, [r4, #0]
 80071ae:	250a      	movs	r5, #10
 80071b0:	1c5a      	adds	r2, r3, #1
 80071b2:	6022      	str	r2, [r4, #0]
 80071b4:	701d      	strb	r5, [r3, #0]
 80071b6:	e7db      	b.n	8007170 <_puts_r+0x88>
 80071b8:	08007a04 	.word	0x08007a04
 80071bc:	08007a24 	.word	0x08007a24
 80071c0:	080079e4 	.word	0x080079e4

080071c4 <puts>:
 80071c4:	4b02      	ldr	r3, [pc, #8]	; (80071d0 <puts+0xc>)
 80071c6:	4601      	mov	r1, r0
 80071c8:	6818      	ldr	r0, [r3, #0]
 80071ca:	f7ff bf8d 	b.w	80070e8 <_puts_r>
 80071ce:	bf00      	nop
 80071d0:	20000014 	.word	0x20000014

080071d4 <cleanup_glue>:
 80071d4:	b538      	push	{r3, r4, r5, lr}
 80071d6:	460c      	mov	r4, r1
 80071d8:	6809      	ldr	r1, [r1, #0]
 80071da:	4605      	mov	r5, r0
 80071dc:	b109      	cbz	r1, 80071e2 <cleanup_glue+0xe>
 80071de:	f7ff fff9 	bl	80071d4 <cleanup_glue>
 80071e2:	4621      	mov	r1, r4
 80071e4:	4628      	mov	r0, r5
 80071e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80071ea:	f000 bad9 	b.w	80077a0 <_free_r>
	...

080071f0 <_reclaim_reent>:
 80071f0:	4b2c      	ldr	r3, [pc, #176]	; (80072a4 <_reclaim_reent+0xb4>)
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	4283      	cmp	r3, r0
 80071f6:	b570      	push	{r4, r5, r6, lr}
 80071f8:	4604      	mov	r4, r0
 80071fa:	d051      	beq.n	80072a0 <_reclaim_reent+0xb0>
 80071fc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80071fe:	b143      	cbz	r3, 8007212 <_reclaim_reent+0x22>
 8007200:	68db      	ldr	r3, [r3, #12]
 8007202:	2b00      	cmp	r3, #0
 8007204:	d14a      	bne.n	800729c <_reclaim_reent+0xac>
 8007206:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007208:	6819      	ldr	r1, [r3, #0]
 800720a:	b111      	cbz	r1, 8007212 <_reclaim_reent+0x22>
 800720c:	4620      	mov	r0, r4
 800720e:	f000 fac7 	bl	80077a0 <_free_r>
 8007212:	6961      	ldr	r1, [r4, #20]
 8007214:	b111      	cbz	r1, 800721c <_reclaim_reent+0x2c>
 8007216:	4620      	mov	r0, r4
 8007218:	f000 fac2 	bl	80077a0 <_free_r>
 800721c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800721e:	b111      	cbz	r1, 8007226 <_reclaim_reent+0x36>
 8007220:	4620      	mov	r0, r4
 8007222:	f000 fabd 	bl	80077a0 <_free_r>
 8007226:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8007228:	b111      	cbz	r1, 8007230 <_reclaim_reent+0x40>
 800722a:	4620      	mov	r0, r4
 800722c:	f000 fab8 	bl	80077a0 <_free_r>
 8007230:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8007232:	b111      	cbz	r1, 800723a <_reclaim_reent+0x4a>
 8007234:	4620      	mov	r0, r4
 8007236:	f000 fab3 	bl	80077a0 <_free_r>
 800723a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800723c:	b111      	cbz	r1, 8007244 <_reclaim_reent+0x54>
 800723e:	4620      	mov	r0, r4
 8007240:	f000 faae 	bl	80077a0 <_free_r>
 8007244:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8007246:	b111      	cbz	r1, 800724e <_reclaim_reent+0x5e>
 8007248:	4620      	mov	r0, r4
 800724a:	f000 faa9 	bl	80077a0 <_free_r>
 800724e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8007250:	b111      	cbz	r1, 8007258 <_reclaim_reent+0x68>
 8007252:	4620      	mov	r0, r4
 8007254:	f000 faa4 	bl	80077a0 <_free_r>
 8007258:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800725a:	b111      	cbz	r1, 8007262 <_reclaim_reent+0x72>
 800725c:	4620      	mov	r0, r4
 800725e:	f000 fa9f 	bl	80077a0 <_free_r>
 8007262:	69a3      	ldr	r3, [r4, #24]
 8007264:	b1e3      	cbz	r3, 80072a0 <_reclaim_reent+0xb0>
 8007266:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007268:	4620      	mov	r0, r4
 800726a:	4798      	blx	r3
 800726c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800726e:	b1b9      	cbz	r1, 80072a0 <_reclaim_reent+0xb0>
 8007270:	4620      	mov	r0, r4
 8007272:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007276:	f7ff bfad 	b.w	80071d4 <cleanup_glue>
 800727a:	5949      	ldr	r1, [r1, r5]
 800727c:	b941      	cbnz	r1, 8007290 <_reclaim_reent+0xa0>
 800727e:	3504      	adds	r5, #4
 8007280:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007282:	2d80      	cmp	r5, #128	; 0x80
 8007284:	68d9      	ldr	r1, [r3, #12]
 8007286:	d1f8      	bne.n	800727a <_reclaim_reent+0x8a>
 8007288:	4620      	mov	r0, r4
 800728a:	f000 fa89 	bl	80077a0 <_free_r>
 800728e:	e7ba      	b.n	8007206 <_reclaim_reent+0x16>
 8007290:	680e      	ldr	r6, [r1, #0]
 8007292:	4620      	mov	r0, r4
 8007294:	f000 fa84 	bl	80077a0 <_free_r>
 8007298:	4631      	mov	r1, r6
 800729a:	e7ef      	b.n	800727c <_reclaim_reent+0x8c>
 800729c:	2500      	movs	r5, #0
 800729e:	e7ef      	b.n	8007280 <_reclaim_reent+0x90>
 80072a0:	bd70      	pop	{r4, r5, r6, pc}
 80072a2:	bf00      	nop
 80072a4:	20000014 	.word	0x20000014

080072a8 <_sbrk_r>:
 80072a8:	b538      	push	{r3, r4, r5, lr}
 80072aa:	4d06      	ldr	r5, [pc, #24]	; (80072c4 <_sbrk_r+0x1c>)
 80072ac:	2300      	movs	r3, #0
 80072ae:	4604      	mov	r4, r0
 80072b0:	4608      	mov	r0, r1
 80072b2:	602b      	str	r3, [r5, #0]
 80072b4:	f7f9 fd32 	bl	8000d1c <_sbrk>
 80072b8:	1c43      	adds	r3, r0, #1
 80072ba:	d102      	bne.n	80072c2 <_sbrk_r+0x1a>
 80072bc:	682b      	ldr	r3, [r5, #0]
 80072be:	b103      	cbz	r3, 80072c2 <_sbrk_r+0x1a>
 80072c0:	6023      	str	r3, [r4, #0]
 80072c2:	bd38      	pop	{r3, r4, r5, pc}
 80072c4:	20001e94 	.word	0x20001e94

080072c8 <__sread>:
 80072c8:	b510      	push	{r4, lr}
 80072ca:	460c      	mov	r4, r1
 80072cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072d0:	f000 fab2 	bl	8007838 <_read_r>
 80072d4:	2800      	cmp	r0, #0
 80072d6:	bfab      	itete	ge
 80072d8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80072da:	89a3      	ldrhlt	r3, [r4, #12]
 80072dc:	181b      	addge	r3, r3, r0
 80072de:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80072e2:	bfac      	ite	ge
 80072e4:	6563      	strge	r3, [r4, #84]	; 0x54
 80072e6:	81a3      	strhlt	r3, [r4, #12]
 80072e8:	bd10      	pop	{r4, pc}

080072ea <__swrite>:
 80072ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072ee:	461f      	mov	r7, r3
 80072f0:	898b      	ldrh	r3, [r1, #12]
 80072f2:	05db      	lsls	r3, r3, #23
 80072f4:	4605      	mov	r5, r0
 80072f6:	460c      	mov	r4, r1
 80072f8:	4616      	mov	r6, r2
 80072fa:	d505      	bpl.n	8007308 <__swrite+0x1e>
 80072fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007300:	2302      	movs	r3, #2
 8007302:	2200      	movs	r2, #0
 8007304:	f000 f9c8 	bl	8007698 <_lseek_r>
 8007308:	89a3      	ldrh	r3, [r4, #12]
 800730a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800730e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007312:	81a3      	strh	r3, [r4, #12]
 8007314:	4632      	mov	r2, r6
 8007316:	463b      	mov	r3, r7
 8007318:	4628      	mov	r0, r5
 800731a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800731e:	f000 b869 	b.w	80073f4 <_write_r>

08007322 <__sseek>:
 8007322:	b510      	push	{r4, lr}
 8007324:	460c      	mov	r4, r1
 8007326:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800732a:	f000 f9b5 	bl	8007698 <_lseek_r>
 800732e:	1c43      	adds	r3, r0, #1
 8007330:	89a3      	ldrh	r3, [r4, #12]
 8007332:	bf15      	itete	ne
 8007334:	6560      	strne	r0, [r4, #84]	; 0x54
 8007336:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800733a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800733e:	81a3      	strheq	r3, [r4, #12]
 8007340:	bf18      	it	ne
 8007342:	81a3      	strhne	r3, [r4, #12]
 8007344:	bd10      	pop	{r4, pc}

08007346 <__sclose>:
 8007346:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800734a:	f000 b8d3 	b.w	80074f4 <_close_r>
	...

08007350 <__swbuf_r>:
 8007350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007352:	460e      	mov	r6, r1
 8007354:	4614      	mov	r4, r2
 8007356:	4605      	mov	r5, r0
 8007358:	b118      	cbz	r0, 8007362 <__swbuf_r+0x12>
 800735a:	6983      	ldr	r3, [r0, #24]
 800735c:	b90b      	cbnz	r3, 8007362 <__swbuf_r+0x12>
 800735e:	f7ff fd53 	bl	8006e08 <__sinit>
 8007362:	4b21      	ldr	r3, [pc, #132]	; (80073e8 <__swbuf_r+0x98>)
 8007364:	429c      	cmp	r4, r3
 8007366:	d12b      	bne.n	80073c0 <__swbuf_r+0x70>
 8007368:	686c      	ldr	r4, [r5, #4]
 800736a:	69a3      	ldr	r3, [r4, #24]
 800736c:	60a3      	str	r3, [r4, #8]
 800736e:	89a3      	ldrh	r3, [r4, #12]
 8007370:	071a      	lsls	r2, r3, #28
 8007372:	d52f      	bpl.n	80073d4 <__swbuf_r+0x84>
 8007374:	6923      	ldr	r3, [r4, #16]
 8007376:	b36b      	cbz	r3, 80073d4 <__swbuf_r+0x84>
 8007378:	6923      	ldr	r3, [r4, #16]
 800737a:	6820      	ldr	r0, [r4, #0]
 800737c:	1ac0      	subs	r0, r0, r3
 800737e:	6963      	ldr	r3, [r4, #20]
 8007380:	b2f6      	uxtb	r6, r6
 8007382:	4283      	cmp	r3, r0
 8007384:	4637      	mov	r7, r6
 8007386:	dc04      	bgt.n	8007392 <__swbuf_r+0x42>
 8007388:	4621      	mov	r1, r4
 800738a:	4628      	mov	r0, r5
 800738c:	f000 f948 	bl	8007620 <_fflush_r>
 8007390:	bb30      	cbnz	r0, 80073e0 <__swbuf_r+0x90>
 8007392:	68a3      	ldr	r3, [r4, #8]
 8007394:	3b01      	subs	r3, #1
 8007396:	60a3      	str	r3, [r4, #8]
 8007398:	6823      	ldr	r3, [r4, #0]
 800739a:	1c5a      	adds	r2, r3, #1
 800739c:	6022      	str	r2, [r4, #0]
 800739e:	701e      	strb	r6, [r3, #0]
 80073a0:	6963      	ldr	r3, [r4, #20]
 80073a2:	3001      	adds	r0, #1
 80073a4:	4283      	cmp	r3, r0
 80073a6:	d004      	beq.n	80073b2 <__swbuf_r+0x62>
 80073a8:	89a3      	ldrh	r3, [r4, #12]
 80073aa:	07db      	lsls	r3, r3, #31
 80073ac:	d506      	bpl.n	80073bc <__swbuf_r+0x6c>
 80073ae:	2e0a      	cmp	r6, #10
 80073b0:	d104      	bne.n	80073bc <__swbuf_r+0x6c>
 80073b2:	4621      	mov	r1, r4
 80073b4:	4628      	mov	r0, r5
 80073b6:	f000 f933 	bl	8007620 <_fflush_r>
 80073ba:	b988      	cbnz	r0, 80073e0 <__swbuf_r+0x90>
 80073bc:	4638      	mov	r0, r7
 80073be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80073c0:	4b0a      	ldr	r3, [pc, #40]	; (80073ec <__swbuf_r+0x9c>)
 80073c2:	429c      	cmp	r4, r3
 80073c4:	d101      	bne.n	80073ca <__swbuf_r+0x7a>
 80073c6:	68ac      	ldr	r4, [r5, #8]
 80073c8:	e7cf      	b.n	800736a <__swbuf_r+0x1a>
 80073ca:	4b09      	ldr	r3, [pc, #36]	; (80073f0 <__swbuf_r+0xa0>)
 80073cc:	429c      	cmp	r4, r3
 80073ce:	bf08      	it	eq
 80073d0:	68ec      	ldreq	r4, [r5, #12]
 80073d2:	e7ca      	b.n	800736a <__swbuf_r+0x1a>
 80073d4:	4621      	mov	r1, r4
 80073d6:	4628      	mov	r0, r5
 80073d8:	f000 f81e 	bl	8007418 <__swsetup_r>
 80073dc:	2800      	cmp	r0, #0
 80073de:	d0cb      	beq.n	8007378 <__swbuf_r+0x28>
 80073e0:	f04f 37ff 	mov.w	r7, #4294967295
 80073e4:	e7ea      	b.n	80073bc <__swbuf_r+0x6c>
 80073e6:	bf00      	nop
 80073e8:	08007a04 	.word	0x08007a04
 80073ec:	08007a24 	.word	0x08007a24
 80073f0:	080079e4 	.word	0x080079e4

080073f4 <_write_r>:
 80073f4:	b538      	push	{r3, r4, r5, lr}
 80073f6:	4d07      	ldr	r5, [pc, #28]	; (8007414 <_write_r+0x20>)
 80073f8:	4604      	mov	r4, r0
 80073fa:	4608      	mov	r0, r1
 80073fc:	4611      	mov	r1, r2
 80073fe:	2200      	movs	r2, #0
 8007400:	602a      	str	r2, [r5, #0]
 8007402:	461a      	mov	r2, r3
 8007404:	f7f9 fc39 	bl	8000c7a <_write>
 8007408:	1c43      	adds	r3, r0, #1
 800740a:	d102      	bne.n	8007412 <_write_r+0x1e>
 800740c:	682b      	ldr	r3, [r5, #0]
 800740e:	b103      	cbz	r3, 8007412 <_write_r+0x1e>
 8007410:	6023      	str	r3, [r4, #0]
 8007412:	bd38      	pop	{r3, r4, r5, pc}
 8007414:	20001e94 	.word	0x20001e94

08007418 <__swsetup_r>:
 8007418:	4b32      	ldr	r3, [pc, #200]	; (80074e4 <__swsetup_r+0xcc>)
 800741a:	b570      	push	{r4, r5, r6, lr}
 800741c:	681d      	ldr	r5, [r3, #0]
 800741e:	4606      	mov	r6, r0
 8007420:	460c      	mov	r4, r1
 8007422:	b125      	cbz	r5, 800742e <__swsetup_r+0x16>
 8007424:	69ab      	ldr	r3, [r5, #24]
 8007426:	b913      	cbnz	r3, 800742e <__swsetup_r+0x16>
 8007428:	4628      	mov	r0, r5
 800742a:	f7ff fced 	bl	8006e08 <__sinit>
 800742e:	4b2e      	ldr	r3, [pc, #184]	; (80074e8 <__swsetup_r+0xd0>)
 8007430:	429c      	cmp	r4, r3
 8007432:	d10f      	bne.n	8007454 <__swsetup_r+0x3c>
 8007434:	686c      	ldr	r4, [r5, #4]
 8007436:	89a3      	ldrh	r3, [r4, #12]
 8007438:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800743c:	0719      	lsls	r1, r3, #28
 800743e:	d42c      	bmi.n	800749a <__swsetup_r+0x82>
 8007440:	06dd      	lsls	r5, r3, #27
 8007442:	d411      	bmi.n	8007468 <__swsetup_r+0x50>
 8007444:	2309      	movs	r3, #9
 8007446:	6033      	str	r3, [r6, #0]
 8007448:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800744c:	81a3      	strh	r3, [r4, #12]
 800744e:	f04f 30ff 	mov.w	r0, #4294967295
 8007452:	e03e      	b.n	80074d2 <__swsetup_r+0xba>
 8007454:	4b25      	ldr	r3, [pc, #148]	; (80074ec <__swsetup_r+0xd4>)
 8007456:	429c      	cmp	r4, r3
 8007458:	d101      	bne.n	800745e <__swsetup_r+0x46>
 800745a:	68ac      	ldr	r4, [r5, #8]
 800745c:	e7eb      	b.n	8007436 <__swsetup_r+0x1e>
 800745e:	4b24      	ldr	r3, [pc, #144]	; (80074f0 <__swsetup_r+0xd8>)
 8007460:	429c      	cmp	r4, r3
 8007462:	bf08      	it	eq
 8007464:	68ec      	ldreq	r4, [r5, #12]
 8007466:	e7e6      	b.n	8007436 <__swsetup_r+0x1e>
 8007468:	0758      	lsls	r0, r3, #29
 800746a:	d512      	bpl.n	8007492 <__swsetup_r+0x7a>
 800746c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800746e:	b141      	cbz	r1, 8007482 <__swsetup_r+0x6a>
 8007470:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007474:	4299      	cmp	r1, r3
 8007476:	d002      	beq.n	800747e <__swsetup_r+0x66>
 8007478:	4630      	mov	r0, r6
 800747a:	f000 f991 	bl	80077a0 <_free_r>
 800747e:	2300      	movs	r3, #0
 8007480:	6363      	str	r3, [r4, #52]	; 0x34
 8007482:	89a3      	ldrh	r3, [r4, #12]
 8007484:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007488:	81a3      	strh	r3, [r4, #12]
 800748a:	2300      	movs	r3, #0
 800748c:	6063      	str	r3, [r4, #4]
 800748e:	6923      	ldr	r3, [r4, #16]
 8007490:	6023      	str	r3, [r4, #0]
 8007492:	89a3      	ldrh	r3, [r4, #12]
 8007494:	f043 0308 	orr.w	r3, r3, #8
 8007498:	81a3      	strh	r3, [r4, #12]
 800749a:	6923      	ldr	r3, [r4, #16]
 800749c:	b94b      	cbnz	r3, 80074b2 <__swsetup_r+0x9a>
 800749e:	89a3      	ldrh	r3, [r4, #12]
 80074a0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80074a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80074a8:	d003      	beq.n	80074b2 <__swsetup_r+0x9a>
 80074aa:	4621      	mov	r1, r4
 80074ac:	4630      	mov	r0, r6
 80074ae:	f000 f92b 	bl	8007708 <__smakebuf_r>
 80074b2:	89a0      	ldrh	r0, [r4, #12]
 80074b4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80074b8:	f010 0301 	ands.w	r3, r0, #1
 80074bc:	d00a      	beq.n	80074d4 <__swsetup_r+0xbc>
 80074be:	2300      	movs	r3, #0
 80074c0:	60a3      	str	r3, [r4, #8]
 80074c2:	6963      	ldr	r3, [r4, #20]
 80074c4:	425b      	negs	r3, r3
 80074c6:	61a3      	str	r3, [r4, #24]
 80074c8:	6923      	ldr	r3, [r4, #16]
 80074ca:	b943      	cbnz	r3, 80074de <__swsetup_r+0xc6>
 80074cc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80074d0:	d1ba      	bne.n	8007448 <__swsetup_r+0x30>
 80074d2:	bd70      	pop	{r4, r5, r6, pc}
 80074d4:	0781      	lsls	r1, r0, #30
 80074d6:	bf58      	it	pl
 80074d8:	6963      	ldrpl	r3, [r4, #20]
 80074da:	60a3      	str	r3, [r4, #8]
 80074dc:	e7f4      	b.n	80074c8 <__swsetup_r+0xb0>
 80074de:	2000      	movs	r0, #0
 80074e0:	e7f7      	b.n	80074d2 <__swsetup_r+0xba>
 80074e2:	bf00      	nop
 80074e4:	20000014 	.word	0x20000014
 80074e8:	08007a04 	.word	0x08007a04
 80074ec:	08007a24 	.word	0x08007a24
 80074f0:	080079e4 	.word	0x080079e4

080074f4 <_close_r>:
 80074f4:	b538      	push	{r3, r4, r5, lr}
 80074f6:	4d06      	ldr	r5, [pc, #24]	; (8007510 <_close_r+0x1c>)
 80074f8:	2300      	movs	r3, #0
 80074fa:	4604      	mov	r4, r0
 80074fc:	4608      	mov	r0, r1
 80074fe:	602b      	str	r3, [r5, #0]
 8007500:	f7f9 fbd7 	bl	8000cb2 <_close>
 8007504:	1c43      	adds	r3, r0, #1
 8007506:	d102      	bne.n	800750e <_close_r+0x1a>
 8007508:	682b      	ldr	r3, [r5, #0]
 800750a:	b103      	cbz	r3, 800750e <_close_r+0x1a>
 800750c:	6023      	str	r3, [r4, #0]
 800750e:	bd38      	pop	{r3, r4, r5, pc}
 8007510:	20001e94 	.word	0x20001e94

08007514 <__sflush_r>:
 8007514:	898a      	ldrh	r2, [r1, #12]
 8007516:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800751a:	4605      	mov	r5, r0
 800751c:	0710      	lsls	r0, r2, #28
 800751e:	460c      	mov	r4, r1
 8007520:	d458      	bmi.n	80075d4 <__sflush_r+0xc0>
 8007522:	684b      	ldr	r3, [r1, #4]
 8007524:	2b00      	cmp	r3, #0
 8007526:	dc05      	bgt.n	8007534 <__sflush_r+0x20>
 8007528:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800752a:	2b00      	cmp	r3, #0
 800752c:	dc02      	bgt.n	8007534 <__sflush_r+0x20>
 800752e:	2000      	movs	r0, #0
 8007530:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007534:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007536:	2e00      	cmp	r6, #0
 8007538:	d0f9      	beq.n	800752e <__sflush_r+0x1a>
 800753a:	2300      	movs	r3, #0
 800753c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007540:	682f      	ldr	r7, [r5, #0]
 8007542:	602b      	str	r3, [r5, #0]
 8007544:	d032      	beq.n	80075ac <__sflush_r+0x98>
 8007546:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007548:	89a3      	ldrh	r3, [r4, #12]
 800754a:	075a      	lsls	r2, r3, #29
 800754c:	d505      	bpl.n	800755a <__sflush_r+0x46>
 800754e:	6863      	ldr	r3, [r4, #4]
 8007550:	1ac0      	subs	r0, r0, r3
 8007552:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007554:	b10b      	cbz	r3, 800755a <__sflush_r+0x46>
 8007556:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007558:	1ac0      	subs	r0, r0, r3
 800755a:	2300      	movs	r3, #0
 800755c:	4602      	mov	r2, r0
 800755e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007560:	6a21      	ldr	r1, [r4, #32]
 8007562:	4628      	mov	r0, r5
 8007564:	47b0      	blx	r6
 8007566:	1c43      	adds	r3, r0, #1
 8007568:	89a3      	ldrh	r3, [r4, #12]
 800756a:	d106      	bne.n	800757a <__sflush_r+0x66>
 800756c:	6829      	ldr	r1, [r5, #0]
 800756e:	291d      	cmp	r1, #29
 8007570:	d82c      	bhi.n	80075cc <__sflush_r+0xb8>
 8007572:	4a2a      	ldr	r2, [pc, #168]	; (800761c <__sflush_r+0x108>)
 8007574:	40ca      	lsrs	r2, r1
 8007576:	07d6      	lsls	r6, r2, #31
 8007578:	d528      	bpl.n	80075cc <__sflush_r+0xb8>
 800757a:	2200      	movs	r2, #0
 800757c:	6062      	str	r2, [r4, #4]
 800757e:	04d9      	lsls	r1, r3, #19
 8007580:	6922      	ldr	r2, [r4, #16]
 8007582:	6022      	str	r2, [r4, #0]
 8007584:	d504      	bpl.n	8007590 <__sflush_r+0x7c>
 8007586:	1c42      	adds	r2, r0, #1
 8007588:	d101      	bne.n	800758e <__sflush_r+0x7a>
 800758a:	682b      	ldr	r3, [r5, #0]
 800758c:	b903      	cbnz	r3, 8007590 <__sflush_r+0x7c>
 800758e:	6560      	str	r0, [r4, #84]	; 0x54
 8007590:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007592:	602f      	str	r7, [r5, #0]
 8007594:	2900      	cmp	r1, #0
 8007596:	d0ca      	beq.n	800752e <__sflush_r+0x1a>
 8007598:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800759c:	4299      	cmp	r1, r3
 800759e:	d002      	beq.n	80075a6 <__sflush_r+0x92>
 80075a0:	4628      	mov	r0, r5
 80075a2:	f000 f8fd 	bl	80077a0 <_free_r>
 80075a6:	2000      	movs	r0, #0
 80075a8:	6360      	str	r0, [r4, #52]	; 0x34
 80075aa:	e7c1      	b.n	8007530 <__sflush_r+0x1c>
 80075ac:	6a21      	ldr	r1, [r4, #32]
 80075ae:	2301      	movs	r3, #1
 80075b0:	4628      	mov	r0, r5
 80075b2:	47b0      	blx	r6
 80075b4:	1c41      	adds	r1, r0, #1
 80075b6:	d1c7      	bne.n	8007548 <__sflush_r+0x34>
 80075b8:	682b      	ldr	r3, [r5, #0]
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d0c4      	beq.n	8007548 <__sflush_r+0x34>
 80075be:	2b1d      	cmp	r3, #29
 80075c0:	d001      	beq.n	80075c6 <__sflush_r+0xb2>
 80075c2:	2b16      	cmp	r3, #22
 80075c4:	d101      	bne.n	80075ca <__sflush_r+0xb6>
 80075c6:	602f      	str	r7, [r5, #0]
 80075c8:	e7b1      	b.n	800752e <__sflush_r+0x1a>
 80075ca:	89a3      	ldrh	r3, [r4, #12]
 80075cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80075d0:	81a3      	strh	r3, [r4, #12]
 80075d2:	e7ad      	b.n	8007530 <__sflush_r+0x1c>
 80075d4:	690f      	ldr	r7, [r1, #16]
 80075d6:	2f00      	cmp	r7, #0
 80075d8:	d0a9      	beq.n	800752e <__sflush_r+0x1a>
 80075da:	0793      	lsls	r3, r2, #30
 80075dc:	680e      	ldr	r6, [r1, #0]
 80075de:	bf08      	it	eq
 80075e0:	694b      	ldreq	r3, [r1, #20]
 80075e2:	600f      	str	r7, [r1, #0]
 80075e4:	bf18      	it	ne
 80075e6:	2300      	movne	r3, #0
 80075e8:	eba6 0807 	sub.w	r8, r6, r7
 80075ec:	608b      	str	r3, [r1, #8]
 80075ee:	f1b8 0f00 	cmp.w	r8, #0
 80075f2:	dd9c      	ble.n	800752e <__sflush_r+0x1a>
 80075f4:	6a21      	ldr	r1, [r4, #32]
 80075f6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80075f8:	4643      	mov	r3, r8
 80075fa:	463a      	mov	r2, r7
 80075fc:	4628      	mov	r0, r5
 80075fe:	47b0      	blx	r6
 8007600:	2800      	cmp	r0, #0
 8007602:	dc06      	bgt.n	8007612 <__sflush_r+0xfe>
 8007604:	89a3      	ldrh	r3, [r4, #12]
 8007606:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800760a:	81a3      	strh	r3, [r4, #12]
 800760c:	f04f 30ff 	mov.w	r0, #4294967295
 8007610:	e78e      	b.n	8007530 <__sflush_r+0x1c>
 8007612:	4407      	add	r7, r0
 8007614:	eba8 0800 	sub.w	r8, r8, r0
 8007618:	e7e9      	b.n	80075ee <__sflush_r+0xda>
 800761a:	bf00      	nop
 800761c:	20400001 	.word	0x20400001

08007620 <_fflush_r>:
 8007620:	b538      	push	{r3, r4, r5, lr}
 8007622:	690b      	ldr	r3, [r1, #16]
 8007624:	4605      	mov	r5, r0
 8007626:	460c      	mov	r4, r1
 8007628:	b913      	cbnz	r3, 8007630 <_fflush_r+0x10>
 800762a:	2500      	movs	r5, #0
 800762c:	4628      	mov	r0, r5
 800762e:	bd38      	pop	{r3, r4, r5, pc}
 8007630:	b118      	cbz	r0, 800763a <_fflush_r+0x1a>
 8007632:	6983      	ldr	r3, [r0, #24]
 8007634:	b90b      	cbnz	r3, 800763a <_fflush_r+0x1a>
 8007636:	f7ff fbe7 	bl	8006e08 <__sinit>
 800763a:	4b14      	ldr	r3, [pc, #80]	; (800768c <_fflush_r+0x6c>)
 800763c:	429c      	cmp	r4, r3
 800763e:	d11b      	bne.n	8007678 <_fflush_r+0x58>
 8007640:	686c      	ldr	r4, [r5, #4]
 8007642:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007646:	2b00      	cmp	r3, #0
 8007648:	d0ef      	beq.n	800762a <_fflush_r+0xa>
 800764a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800764c:	07d0      	lsls	r0, r2, #31
 800764e:	d404      	bmi.n	800765a <_fflush_r+0x3a>
 8007650:	0599      	lsls	r1, r3, #22
 8007652:	d402      	bmi.n	800765a <_fflush_r+0x3a>
 8007654:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007656:	f7ff fc9a 	bl	8006f8e <__retarget_lock_acquire_recursive>
 800765a:	4628      	mov	r0, r5
 800765c:	4621      	mov	r1, r4
 800765e:	f7ff ff59 	bl	8007514 <__sflush_r>
 8007662:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007664:	07da      	lsls	r2, r3, #31
 8007666:	4605      	mov	r5, r0
 8007668:	d4e0      	bmi.n	800762c <_fflush_r+0xc>
 800766a:	89a3      	ldrh	r3, [r4, #12]
 800766c:	059b      	lsls	r3, r3, #22
 800766e:	d4dd      	bmi.n	800762c <_fflush_r+0xc>
 8007670:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007672:	f7ff fc8d 	bl	8006f90 <__retarget_lock_release_recursive>
 8007676:	e7d9      	b.n	800762c <_fflush_r+0xc>
 8007678:	4b05      	ldr	r3, [pc, #20]	; (8007690 <_fflush_r+0x70>)
 800767a:	429c      	cmp	r4, r3
 800767c:	d101      	bne.n	8007682 <_fflush_r+0x62>
 800767e:	68ac      	ldr	r4, [r5, #8]
 8007680:	e7df      	b.n	8007642 <_fflush_r+0x22>
 8007682:	4b04      	ldr	r3, [pc, #16]	; (8007694 <_fflush_r+0x74>)
 8007684:	429c      	cmp	r4, r3
 8007686:	bf08      	it	eq
 8007688:	68ec      	ldreq	r4, [r5, #12]
 800768a:	e7da      	b.n	8007642 <_fflush_r+0x22>
 800768c:	08007a04 	.word	0x08007a04
 8007690:	08007a24 	.word	0x08007a24
 8007694:	080079e4 	.word	0x080079e4

08007698 <_lseek_r>:
 8007698:	b538      	push	{r3, r4, r5, lr}
 800769a:	4d07      	ldr	r5, [pc, #28]	; (80076b8 <_lseek_r+0x20>)
 800769c:	4604      	mov	r4, r0
 800769e:	4608      	mov	r0, r1
 80076a0:	4611      	mov	r1, r2
 80076a2:	2200      	movs	r2, #0
 80076a4:	602a      	str	r2, [r5, #0]
 80076a6:	461a      	mov	r2, r3
 80076a8:	f7f9 fb2a 	bl	8000d00 <_lseek>
 80076ac:	1c43      	adds	r3, r0, #1
 80076ae:	d102      	bne.n	80076b6 <_lseek_r+0x1e>
 80076b0:	682b      	ldr	r3, [r5, #0]
 80076b2:	b103      	cbz	r3, 80076b6 <_lseek_r+0x1e>
 80076b4:	6023      	str	r3, [r4, #0]
 80076b6:	bd38      	pop	{r3, r4, r5, pc}
 80076b8:	20001e94 	.word	0x20001e94

080076bc <__swhatbuf_r>:
 80076bc:	b570      	push	{r4, r5, r6, lr}
 80076be:	460e      	mov	r6, r1
 80076c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076c4:	2900      	cmp	r1, #0
 80076c6:	b096      	sub	sp, #88	; 0x58
 80076c8:	4614      	mov	r4, r2
 80076ca:	461d      	mov	r5, r3
 80076cc:	da08      	bge.n	80076e0 <__swhatbuf_r+0x24>
 80076ce:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80076d2:	2200      	movs	r2, #0
 80076d4:	602a      	str	r2, [r5, #0]
 80076d6:	061a      	lsls	r2, r3, #24
 80076d8:	d410      	bmi.n	80076fc <__swhatbuf_r+0x40>
 80076da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80076de:	e00e      	b.n	80076fe <__swhatbuf_r+0x42>
 80076e0:	466a      	mov	r2, sp
 80076e2:	f000 f8bb 	bl	800785c <_fstat_r>
 80076e6:	2800      	cmp	r0, #0
 80076e8:	dbf1      	blt.n	80076ce <__swhatbuf_r+0x12>
 80076ea:	9a01      	ldr	r2, [sp, #4]
 80076ec:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80076f0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80076f4:	425a      	negs	r2, r3
 80076f6:	415a      	adcs	r2, r3
 80076f8:	602a      	str	r2, [r5, #0]
 80076fa:	e7ee      	b.n	80076da <__swhatbuf_r+0x1e>
 80076fc:	2340      	movs	r3, #64	; 0x40
 80076fe:	2000      	movs	r0, #0
 8007700:	6023      	str	r3, [r4, #0]
 8007702:	b016      	add	sp, #88	; 0x58
 8007704:	bd70      	pop	{r4, r5, r6, pc}
	...

08007708 <__smakebuf_r>:
 8007708:	898b      	ldrh	r3, [r1, #12]
 800770a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800770c:	079d      	lsls	r5, r3, #30
 800770e:	4606      	mov	r6, r0
 8007710:	460c      	mov	r4, r1
 8007712:	d507      	bpl.n	8007724 <__smakebuf_r+0x1c>
 8007714:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007718:	6023      	str	r3, [r4, #0]
 800771a:	6123      	str	r3, [r4, #16]
 800771c:	2301      	movs	r3, #1
 800771e:	6163      	str	r3, [r4, #20]
 8007720:	b002      	add	sp, #8
 8007722:	bd70      	pop	{r4, r5, r6, pc}
 8007724:	ab01      	add	r3, sp, #4
 8007726:	466a      	mov	r2, sp
 8007728:	f7ff ffc8 	bl	80076bc <__swhatbuf_r>
 800772c:	9900      	ldr	r1, [sp, #0]
 800772e:	4605      	mov	r5, r0
 8007730:	4630      	mov	r0, r6
 8007732:	f7ff fc65 	bl	8007000 <_malloc_r>
 8007736:	b948      	cbnz	r0, 800774c <__smakebuf_r+0x44>
 8007738:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800773c:	059a      	lsls	r2, r3, #22
 800773e:	d4ef      	bmi.n	8007720 <__smakebuf_r+0x18>
 8007740:	f023 0303 	bic.w	r3, r3, #3
 8007744:	f043 0302 	orr.w	r3, r3, #2
 8007748:	81a3      	strh	r3, [r4, #12]
 800774a:	e7e3      	b.n	8007714 <__smakebuf_r+0xc>
 800774c:	4b0d      	ldr	r3, [pc, #52]	; (8007784 <__smakebuf_r+0x7c>)
 800774e:	62b3      	str	r3, [r6, #40]	; 0x28
 8007750:	89a3      	ldrh	r3, [r4, #12]
 8007752:	6020      	str	r0, [r4, #0]
 8007754:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007758:	81a3      	strh	r3, [r4, #12]
 800775a:	9b00      	ldr	r3, [sp, #0]
 800775c:	6163      	str	r3, [r4, #20]
 800775e:	9b01      	ldr	r3, [sp, #4]
 8007760:	6120      	str	r0, [r4, #16]
 8007762:	b15b      	cbz	r3, 800777c <__smakebuf_r+0x74>
 8007764:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007768:	4630      	mov	r0, r6
 800776a:	f000 f889 	bl	8007880 <_isatty_r>
 800776e:	b128      	cbz	r0, 800777c <__smakebuf_r+0x74>
 8007770:	89a3      	ldrh	r3, [r4, #12]
 8007772:	f023 0303 	bic.w	r3, r3, #3
 8007776:	f043 0301 	orr.w	r3, r3, #1
 800777a:	81a3      	strh	r3, [r4, #12]
 800777c:	89a0      	ldrh	r0, [r4, #12]
 800777e:	4305      	orrs	r5, r0
 8007780:	81a5      	strh	r5, [r4, #12]
 8007782:	e7cd      	b.n	8007720 <__smakebuf_r+0x18>
 8007784:	08006da1 	.word	0x08006da1

08007788 <__malloc_lock>:
 8007788:	4801      	ldr	r0, [pc, #4]	; (8007790 <__malloc_lock+0x8>)
 800778a:	f7ff bc00 	b.w	8006f8e <__retarget_lock_acquire_recursive>
 800778e:	bf00      	nop
 8007790:	20001e88 	.word	0x20001e88

08007794 <__malloc_unlock>:
 8007794:	4801      	ldr	r0, [pc, #4]	; (800779c <__malloc_unlock+0x8>)
 8007796:	f7ff bbfb 	b.w	8006f90 <__retarget_lock_release_recursive>
 800779a:	bf00      	nop
 800779c:	20001e88 	.word	0x20001e88

080077a0 <_free_r>:
 80077a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80077a2:	2900      	cmp	r1, #0
 80077a4:	d044      	beq.n	8007830 <_free_r+0x90>
 80077a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80077aa:	9001      	str	r0, [sp, #4]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	f1a1 0404 	sub.w	r4, r1, #4
 80077b2:	bfb8      	it	lt
 80077b4:	18e4      	addlt	r4, r4, r3
 80077b6:	f7ff ffe7 	bl	8007788 <__malloc_lock>
 80077ba:	4a1e      	ldr	r2, [pc, #120]	; (8007834 <_free_r+0x94>)
 80077bc:	9801      	ldr	r0, [sp, #4]
 80077be:	6813      	ldr	r3, [r2, #0]
 80077c0:	b933      	cbnz	r3, 80077d0 <_free_r+0x30>
 80077c2:	6063      	str	r3, [r4, #4]
 80077c4:	6014      	str	r4, [r2, #0]
 80077c6:	b003      	add	sp, #12
 80077c8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80077cc:	f7ff bfe2 	b.w	8007794 <__malloc_unlock>
 80077d0:	42a3      	cmp	r3, r4
 80077d2:	d908      	bls.n	80077e6 <_free_r+0x46>
 80077d4:	6825      	ldr	r5, [r4, #0]
 80077d6:	1961      	adds	r1, r4, r5
 80077d8:	428b      	cmp	r3, r1
 80077da:	bf01      	itttt	eq
 80077dc:	6819      	ldreq	r1, [r3, #0]
 80077de:	685b      	ldreq	r3, [r3, #4]
 80077e0:	1949      	addeq	r1, r1, r5
 80077e2:	6021      	streq	r1, [r4, #0]
 80077e4:	e7ed      	b.n	80077c2 <_free_r+0x22>
 80077e6:	461a      	mov	r2, r3
 80077e8:	685b      	ldr	r3, [r3, #4]
 80077ea:	b10b      	cbz	r3, 80077f0 <_free_r+0x50>
 80077ec:	42a3      	cmp	r3, r4
 80077ee:	d9fa      	bls.n	80077e6 <_free_r+0x46>
 80077f0:	6811      	ldr	r1, [r2, #0]
 80077f2:	1855      	adds	r5, r2, r1
 80077f4:	42a5      	cmp	r5, r4
 80077f6:	d10b      	bne.n	8007810 <_free_r+0x70>
 80077f8:	6824      	ldr	r4, [r4, #0]
 80077fa:	4421      	add	r1, r4
 80077fc:	1854      	adds	r4, r2, r1
 80077fe:	42a3      	cmp	r3, r4
 8007800:	6011      	str	r1, [r2, #0]
 8007802:	d1e0      	bne.n	80077c6 <_free_r+0x26>
 8007804:	681c      	ldr	r4, [r3, #0]
 8007806:	685b      	ldr	r3, [r3, #4]
 8007808:	6053      	str	r3, [r2, #4]
 800780a:	4421      	add	r1, r4
 800780c:	6011      	str	r1, [r2, #0]
 800780e:	e7da      	b.n	80077c6 <_free_r+0x26>
 8007810:	d902      	bls.n	8007818 <_free_r+0x78>
 8007812:	230c      	movs	r3, #12
 8007814:	6003      	str	r3, [r0, #0]
 8007816:	e7d6      	b.n	80077c6 <_free_r+0x26>
 8007818:	6825      	ldr	r5, [r4, #0]
 800781a:	1961      	adds	r1, r4, r5
 800781c:	428b      	cmp	r3, r1
 800781e:	bf04      	itt	eq
 8007820:	6819      	ldreq	r1, [r3, #0]
 8007822:	685b      	ldreq	r3, [r3, #4]
 8007824:	6063      	str	r3, [r4, #4]
 8007826:	bf04      	itt	eq
 8007828:	1949      	addeq	r1, r1, r5
 800782a:	6021      	streq	r1, [r4, #0]
 800782c:	6054      	str	r4, [r2, #4]
 800782e:	e7ca      	b.n	80077c6 <_free_r+0x26>
 8007830:	b003      	add	sp, #12
 8007832:	bd30      	pop	{r4, r5, pc}
 8007834:	20001e8c 	.word	0x20001e8c

08007838 <_read_r>:
 8007838:	b538      	push	{r3, r4, r5, lr}
 800783a:	4d07      	ldr	r5, [pc, #28]	; (8007858 <_read_r+0x20>)
 800783c:	4604      	mov	r4, r0
 800783e:	4608      	mov	r0, r1
 8007840:	4611      	mov	r1, r2
 8007842:	2200      	movs	r2, #0
 8007844:	602a      	str	r2, [r5, #0]
 8007846:	461a      	mov	r2, r3
 8007848:	f7f9 f9fa 	bl	8000c40 <_read>
 800784c:	1c43      	adds	r3, r0, #1
 800784e:	d102      	bne.n	8007856 <_read_r+0x1e>
 8007850:	682b      	ldr	r3, [r5, #0]
 8007852:	b103      	cbz	r3, 8007856 <_read_r+0x1e>
 8007854:	6023      	str	r3, [r4, #0]
 8007856:	bd38      	pop	{r3, r4, r5, pc}
 8007858:	20001e94 	.word	0x20001e94

0800785c <_fstat_r>:
 800785c:	b538      	push	{r3, r4, r5, lr}
 800785e:	4d07      	ldr	r5, [pc, #28]	; (800787c <_fstat_r+0x20>)
 8007860:	2300      	movs	r3, #0
 8007862:	4604      	mov	r4, r0
 8007864:	4608      	mov	r0, r1
 8007866:	4611      	mov	r1, r2
 8007868:	602b      	str	r3, [r5, #0]
 800786a:	f7f9 fa2e 	bl	8000cca <_fstat>
 800786e:	1c43      	adds	r3, r0, #1
 8007870:	d102      	bne.n	8007878 <_fstat_r+0x1c>
 8007872:	682b      	ldr	r3, [r5, #0]
 8007874:	b103      	cbz	r3, 8007878 <_fstat_r+0x1c>
 8007876:	6023      	str	r3, [r4, #0]
 8007878:	bd38      	pop	{r3, r4, r5, pc}
 800787a:	bf00      	nop
 800787c:	20001e94 	.word	0x20001e94

08007880 <_isatty_r>:
 8007880:	b538      	push	{r3, r4, r5, lr}
 8007882:	4d06      	ldr	r5, [pc, #24]	; (800789c <_isatty_r+0x1c>)
 8007884:	2300      	movs	r3, #0
 8007886:	4604      	mov	r4, r0
 8007888:	4608      	mov	r0, r1
 800788a:	602b      	str	r3, [r5, #0]
 800788c:	f7f9 fa2d 	bl	8000cea <_isatty>
 8007890:	1c43      	adds	r3, r0, #1
 8007892:	d102      	bne.n	800789a <_isatty_r+0x1a>
 8007894:	682b      	ldr	r3, [r5, #0]
 8007896:	b103      	cbz	r3, 800789a <_isatty_r+0x1a>
 8007898:	6023      	str	r3, [r4, #0]
 800789a:	bd38      	pop	{r3, r4, r5, pc}
 800789c:	20001e94 	.word	0x20001e94

080078a0 <_init>:
 80078a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078a2:	bf00      	nop
 80078a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80078a6:	bc08      	pop	{r3}
 80078a8:	469e      	mov	lr, r3
 80078aa:	4770      	bx	lr

080078ac <_fini>:
 80078ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078ae:	bf00      	nop
 80078b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80078b2:	bc08      	pop	{r3}
 80078b4:	469e      	mov	lr, r3
 80078b6:	4770      	bx	lr
