==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'iiccomm4.cpp' ...
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:53 ; elapsed = 00:00:23 . Memory (MB): peak = 359.941 ; gain = 13.379 ; free physical = 110123 ; free virtual = 501971
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:55 ; elapsed = 00:00:25 . Memory (MB): peak = 359.941 ; gain = 13.379 ; free physical = 110075 ; free virtual = 501924
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'delay_until_ms<600ull, 50000000ull>' into 'iiccomm4' (iiccomm4.cpp:115).
INFO: [XFORM 203-603] Inlining function 'delay_until_ms<10ull, 50000000ull>' into 'iiccomm4' (iiccomm4.cpp:148).
INFO: [XFORM 203-603] Inlining function 'delay_until_ms<10ull, 50000000ull>' into 'iiccomm4' (iiccomm4.cpp:134).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:57 ; elapsed = 00:00:26 . Memory (MB): peak = 487.934 ; gain = 141.371 ; free physical = 110057 ; free virtual = 501903
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:58 ; elapsed = 00:00:28 . Memory (MB): peak = 487.934 ; gain = 141.371 ; free physical = 110062 ; free virtual = 501908
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:00 ; elapsed = 00:00:29 . Memory (MB): peak = 487.934 ; gain = 141.371 ; free physical = 109845 ; free virtual = 501692
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:00 ; elapsed = 00:00:30 . Memory (MB): peak = 487.934 ; gain = 141.371 ; free physical = 109705 ; free virtual = 501551
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'iiccomm4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iiccomm4'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.5 seconds; current allocated memory: 92.647 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 93.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iiccomm4'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm4/iic' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm4/empty_pirq_outValue' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm4/full_pirq_outValue' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm4/ctrl_reg_outValue' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm4/stat_reg_outValue1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm4/stat_reg_val2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm4/pressure_msb' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm4/pressure_lsb' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm4/pressure_xlsb' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm4/temp_msb' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm4/temp_lsb' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm4/temp_xlsb' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm4/operation' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'iiccomm4' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'full_pirq_outValue', 'ctrl_reg_outValue', 'stat_reg_outValue1', 'stat_reg_val2', 'pressure_msb', 'pressure_lsb', 'pressure_xlsb', 'temp_msb', 'temp_lsb', 'temp_xlsb' and 'operation' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'iiccomm4'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 96.070 MB.
INFO: [RTMG 210-278] Implementing memory 'iiccomm4_sensorData_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:02 ; elapsed = 00:00:32 . Memory (MB): peak = 487.934 ; gain = 141.371 ; free physical = 109674 ; free virtual = 501520
INFO: [SYSC 207-301] Generating SystemC RTL for iiccomm4.
INFO: [VHDL 208-304] Generating VHDL RTL for iiccomm4.
INFO: [VLOG 209-307] Generating Verilog RTL for iiccomm4.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-112] Total elapsed time: 71.44 seconds; peak allocated memory: 96.070 MB.
