<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6E00/ip/hpm_ppi_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('HPM6E00_2ip_2hpm__ppi__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_ppi_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="HPM6E00_2ip_2hpm__ppi__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2025 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_PPI_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_PPI_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="foldopen" id="foldopen00012" data-start="{" data-end="};">
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno"><a class="line" href="structPPI__Type.html">   12</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno"><a class="line" href="structPPI__Type.html#ab3d94b621dc33454e929cf2733671206">   13</a></span>    __RW uint32_t <a class="code hl_variable" href="structPPI__Type.html#ab3d94b621dc33454e929cf2733671206">GLB_CFG</a>;                     <span class="comment">/* 0x0: glb_cfg */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno"><a class="line" href="structPPI__Type.html#ae49e88c0d90ae4c299acb9d62a6e9161">   14</a></span>    __RW uint32_t <a class="code hl_variable" href="structPPI__Type.html#ae49e88c0d90ae4c299acb9d62a6e9161">PAD_CFG</a>;                     <span class="comment">/* 0x4: pad_cfg */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="structPPI__Type.html#a8ddfc00652a891126ad59a0f5ae03058">   15</a></span>    __R  uint8_t  <a class="code hl_variable" href="structPPI__Type.html#a8ddfc00652a891126ad59a0f5ae03058">RESERVED0</a>[12];               <span class="comment">/* 0x8 - 0x13: Reserved */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="structPPI__Type.html#a0fa4a6933ec232d995d7af81d37e12c8">   16</a></span>    __RW uint32_t <a class="code hl_variable" href="structPPI__Type.html#a0fa4a6933ec232d995d7af81d37e12c8">CLKPIN_CFG</a>;                  <span class="comment">/* 0x14: clkpin_cfg */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno"><a class="line" href="structPPI__Type.html#af2219063d1cfe621a1c89be54afbbe43">   17</a></span>    __RW uint32_t <a class="code hl_variable" href="structPPI__Type.html#af2219063d1cfe621a1c89be54afbbe43">TM_CFG</a>;                      <span class="comment">/* 0x18: tm_cfg */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="structPPI__Type.html#a06d2ebff275312e0d079f347be2b166e">   18</a></span>    __R  uint8_t  <a class="code hl_variable" href="structPPI__Type.html#a06d2ebff275312e0d079f347be2b166e">RESERVED1</a>[4];                <span class="comment">/* 0x1C - 0x1F: Reserved */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="structPPI__Type.html#a4993ca52e4ba7395d304915a5c8bdf8c">   19</a></span>    __RW uint32_t <a class="code hl_variable" href="structPPI__Type.html#a4993ca52e4ba7395d304915a5c8bdf8c">IRQ_STS</a>;                     <span class="comment">/* 0x20: irq_sts */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="structPPI__Type.html#a56694ac594665f88da0e200f2d81dd5d">   20</a></span>    __RW uint32_t <a class="code hl_variable" href="structPPI__Type.html#a56694ac594665f88da0e200f2d81dd5d">IRQ_EN</a>;                      <span class="comment">/* 0x24: irq_en */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="structPPI__Type.html#a28a6c02a6be8dce79843e13a4e5f868a">   21</a></span>    __R  uint8_t  <a class="code hl_variable" href="structPPI__Type.html#a28a6c02a6be8dce79843e13a4e5f868a">RESERVED2</a>[24];               <span class="comment">/* 0x28 - 0x3F: Reserved */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="structPPI__Type.html#a3c3ee3818baaab69afe9c2b45707db9b">   23</a></span>        __RW uint32_t <a class="code hl_variable" href="structPPI__Type.html#a3c3ee3818baaab69afe9c2b45707db9b">CFG0</a>;                    <span class="comment">/* 0x40: cfg0 */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="structPPI__Type.html#aad6dba3a3a811591f7b743d38c99bd00">   24</a></span>        __RW uint32_t <a class="code hl_variable" href="structPPI__Type.html#aad6dba3a3a811591f7b743d38c99bd00">CFG1</a>;                    <span class="comment">/* 0x44: cfg1 */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="structPPI__Type.html#ade8c03ef490ce83da20d82e73136af57">   25</a></span>        __RW uint32_t <a class="code hl_variable" href="structPPI__Type.html#ade8c03ef490ce83da20d82e73136af57">CFG2</a>;                    <span class="comment">/* 0x48: cfg2 */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="structPPI__Type.html#ae2a9f5ecc83ec032321b0c8a3f47d2e1">   26</a></span>        __RW uint32_t <a class="code hl_variable" href="structPPI__Type.html#ae2a9f5ecc83ec032321b0c8a3f47d2e1">CFG3</a>;                    <span class="comment">/* 0x4C: cfg3 */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="structPPI__Type.html#aa984a2cc8e342cbf62a177ce8f453672">   27</a></span>        __RW uint32_t <a class="code hl_variable" href="structPPI__Type.html#aa984a2cc8e342cbf62a177ce8f453672">CFG4</a>;                    <span class="comment">/* 0x50: cfg4 */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span>        __R  uint8_t  <a class="code hl_variable" href="structPPI__Type.html#a8ddfc00652a891126ad59a0f5ae03058">RESERVED0</a>[12];           <span class="comment">/* 0x54 - 0x5F: Reserved */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="structPPI__Type.html#ad90bb82633c231dd677af7d6ac9d5fd1">   29</a></span>    } CS[4];</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="structPPI__Type.html#ae057ec7defe70b88d47bbf2d68d557d1">   30</a></span>    __R  uint8_t  <a class="code hl_variable" href="structPPI__Type.html#ae057ec7defe70b88d47bbf2d68d557d1">RESERVED3</a>[832];              <span class="comment">/* 0xC0 - 0x3FF: Reserved */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="structPPI__Type.html#a4008a540a18b13d98e7480bb56501c99">   32</a></span>        __RW uint32_t <a class="code hl_variable" href="structPPI__Type.html#a4008a540a18b13d98e7480bb56501c99">CMD_CFG</a>;                 <span class="comment">/* 0x400: cmd_cfg */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="structPPI__Type.html#a16a00cc3689020196b6d4c3feba1a8e1">   33</a></span>        __RW uint32_t <a class="code hl_variable" href="structPPI__Type.html#a16a00cc3689020196b6d4c3feba1a8e1">AD_CFG</a>;                  <span class="comment">/* 0x404: ad_cfg */</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="structPPI__Type.html#ad920ae46058f8f98a546d114a0e97528">   34</a></span>        __RW uint32_t <a class="code hl_variable" href="structPPI__Type.html#ad920ae46058f8f98a546d114a0e97528">CTRL_CFG</a>;                <span class="comment">/* 0x408: ctrl_cfg */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>        __R  uint8_t  <a class="code hl_variable" href="structPPI__Type.html#a8ddfc00652a891126ad59a0f5ae03058">RESERVED0</a>[4];            <span class="comment">/* 0x40C - 0x40F: Reserved */</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="structPPI__Type.html#a4479e4d570573a2148fb29e915116c4d">   36</a></span>    } CMD[64];</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>} <a class="code hl_struct" href="structPPI__Type.html">PPI_Type</a>;</div>
</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/* Bitfield definition for register: GLB_CFG */</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/*</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment"> * PAD_OUT_REG_ENJ (RW)</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment"> *</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment"> * 0:  register output, one cycle delay;</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment"> * 1:  direct outputï¼Œ no delay but may have timing issue</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment"> */</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a5a712be8ebbfdcb111c4a1af6cbe94de">   47</a></span><span class="preprocessor">#define PPI_GLB_CFG_PAD_OUT_REG_ENJ_MASK (0x2U)</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a231f8ef3eabd1ab6156a8c2635fa9cf8">   48</a></span><span class="preprocessor">#define PPI_GLB_CFG_PAD_OUT_REG_ENJ_SHIFT (1U)</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a8ed92b9cc058250f12c26bddd2eb3c44">   49</a></span><span class="preprocessor">#define PPI_GLB_CFG_PAD_OUT_REG_ENJ_SET(x) (((uint32_t)(x) &lt;&lt; PPI_GLB_CFG_PAD_OUT_REG_ENJ_SHIFT) &amp; PPI_GLB_CFG_PAD_OUT_REG_ENJ_MASK)</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a7825b4d79973a97de753b6043d6859ff">   50</a></span><span class="preprocessor">#define PPI_GLB_CFG_PAD_OUT_REG_ENJ_GET(x) (((uint32_t)(x) &amp; PPI_GLB_CFG_PAD_OUT_REG_ENJ_MASK) &gt;&gt; PPI_GLB_CFG_PAD_OUT_REG_ENJ_SHIFT)</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span> </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">/*</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment"> * SOFT_RESET (RW)</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment"> *</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment"> * software reset</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment"> */</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ad563080184335d8426587589e17ce7fa">   57</a></span><span class="preprocessor">#define PPI_GLB_CFG_SOFT_RESET_MASK (0x1U)</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a2286142226e7a17dbfc03b9cd1b1eb0a">   58</a></span><span class="preprocessor">#define PPI_GLB_CFG_SOFT_RESET_SHIFT (0U)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a1cc4f1df16311803bd113b2abcf4b2d9">   59</a></span><span class="preprocessor">#define PPI_GLB_CFG_SOFT_RESET_SET(x) (((uint32_t)(x) &lt;&lt; PPI_GLB_CFG_SOFT_RESET_SHIFT) &amp; PPI_GLB_CFG_SOFT_RESET_MASK)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a548f608b300cbdd938025abe645d3517">   60</a></span><span class="preprocessor">#define PPI_GLB_CFG_SOFT_RESET_GET(x) (((uint32_t)(x) &amp; PPI_GLB_CFG_SOFT_RESET_MASK) &gt;&gt; PPI_GLB_CFG_SOFT_RESET_SHIFT)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">/* Bitfield definition for register: PAD_CFG */</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">/*</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment"> * CS_IDLE_ST (RW)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment"> *</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment"> * cs pin idle state, default high for active low</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment"> */</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ad926df59f5d9a1d4230d578d137c44dc">   68</a></span><span class="preprocessor">#define PPI_PAD_CFG_CS_IDLE_ST_MASK (0xF000000UL)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a4250f123148812f2eb10125e61a086ae">   69</a></span><span class="preprocessor">#define PPI_PAD_CFG_CS_IDLE_ST_SHIFT (24U)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#aa8adc9bf14f2bcacb99106b366b48fc7">   70</a></span><span class="preprocessor">#define PPI_PAD_CFG_CS_IDLE_ST_SET(x) (((uint32_t)(x) &lt;&lt; PPI_PAD_CFG_CS_IDLE_ST_SHIFT) &amp; PPI_PAD_CFG_CS_IDLE_ST_MASK)</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ae9b111d0519c6379734bdb014f02629a">   71</a></span><span class="preprocessor">#define PPI_PAD_CFG_CS_IDLE_ST_GET(x) (((uint32_t)(x) &amp; PPI_PAD_CFG_CS_IDLE_ST_MASK) &gt;&gt; PPI_PAD_CFG_CS_IDLE_ST_SHIFT)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span> </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">/*</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment"> * DM_PAD_POL (RW)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment"> *</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment"> * dm pin polarity</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment"> */</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ae39271e311f8c4356ce8f1d0abc46e6f">   78</a></span><span class="preprocessor">#define PPI_PAD_CFG_DM_PAD_POL_MASK (0xF0000UL)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ab75e2516ec2bdc3c3b75c25d83a96538">   79</a></span><span class="preprocessor">#define PPI_PAD_CFG_DM_PAD_POL_SHIFT (16U)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ae1d78658a045615bacf1116685eeec0f">   80</a></span><span class="preprocessor">#define PPI_PAD_CFG_DM_PAD_POL_SET(x) (((uint32_t)(x) &lt;&lt; PPI_PAD_CFG_DM_PAD_POL_SHIFT) &amp; PPI_PAD_CFG_DM_PAD_POL_MASK)</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#af4fd9654b0126a81276f55852ac172d1">   81</a></span><span class="preprocessor">#define PPI_PAD_CFG_DM_PAD_POL_GET(x) (((uint32_t)(x) &amp; PPI_PAD_CFG_DM_PAD_POL_MASK) &gt;&gt; PPI_PAD_CFG_DM_PAD_POL_SHIFT)</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span> </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">/*</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment"> * CTRL_PAD_OE (RW)</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment"> *</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment"> * the pad output enable signal. 0 for IN; 1 for OUT.</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment"> * NOTE: for unused pads, set both ctrl_pad_oe and ctrl_pad_pol to 0</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment"> */</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a757205d491cc259b99833ac6da458f58">   89</a></span><span class="preprocessor">#define PPI_PAD_CFG_CTRL_PAD_OE_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#af48350b4efe57496f8052069db7ddc32">   90</a></span><span class="preprocessor">#define PPI_PAD_CFG_CTRL_PAD_OE_SHIFT (8U)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ae845ec053e3890e757f4a8e8abeb1371">   91</a></span><span class="preprocessor">#define PPI_PAD_CFG_CTRL_PAD_OE_SET(x) (((uint32_t)(x) &lt;&lt; PPI_PAD_CFG_CTRL_PAD_OE_SHIFT) &amp; PPI_PAD_CFG_CTRL_PAD_OE_MASK)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a29df0e75311f879fbad5f632a3b77b33">   92</a></span><span class="preprocessor">#define PPI_PAD_CFG_CTRL_PAD_OE_GET(x) (((uint32_t)(x) &amp; PPI_PAD_CFG_CTRL_PAD_OE_MASK) &gt;&gt; PPI_PAD_CFG_CTRL_PAD_OE_SHIFT)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span> </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">/*</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment"> * CTRL_PAD_POL (RW)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment"> *</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment"> * for OUT pad:</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment"> * 0: output the value in cmd</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment"> * 1: output reversed value in cmd</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment"> * for IN pad, defines the signal active value,  when ctrl_cfg.io_cfg is set,</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment"> * will wait the active value for ready(generally read or write ready)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment"> */</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a42cc820cc2c593fcbfd8b3112eec6e80">  103</a></span><span class="preprocessor">#define PPI_PAD_CFG_CTRL_PAD_POL_MASK (0xFFU)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#add92aa923df2fdc495baaa11bd29c976">  104</a></span><span class="preprocessor">#define PPI_PAD_CFG_CTRL_PAD_POL_SHIFT (0U)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a5668744c71be32df3efb227449dc3717">  105</a></span><span class="preprocessor">#define PPI_PAD_CFG_CTRL_PAD_POL_SET(x) (((uint32_t)(x) &lt;&lt; PPI_PAD_CFG_CTRL_PAD_POL_SHIFT) &amp; PPI_PAD_CFG_CTRL_PAD_POL_MASK)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ab7da9d17ff202a30072f92d88f37257d">  106</a></span><span class="preprocessor">#define PPI_PAD_CFG_CTRL_PAD_POL_GET(x) (((uint32_t)(x) &amp; PPI_PAD_CFG_CTRL_PAD_POL_MASK) &gt;&gt; PPI_PAD_CFG_CTRL_PAD_POL_SHIFT)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span> </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">/* Bitfield definition for register: CLKPIN_CFG */</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">/*</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment"> * CYCLE (RW)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment"> *</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment"> * there will be a system counter run from 0 to cycle,</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment"> * clk output will be set to high when counter is clk_high, and low when counter is clk_low.</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment"> * The output will be system clock if cycle is 0.</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment"> * All 4 CS share same clock configuration(one clock pin with configured frequency).</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment"> * different CS can be assert at different  counter value.</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment"> */</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a7be3d4e59493ac1f76b7c59fcaaa3338">  118</a></span><span class="preprocessor">#define PPI_CLKPIN_CFG_CYCLE_MASK (0xF000000UL)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a7b4681f383720fcd2dd65beea10e99ca">  119</a></span><span class="preprocessor">#define PPI_CLKPIN_CFG_CYCLE_SHIFT (24U)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#aca5cb89f203672f17034596148f3d432">  120</a></span><span class="preprocessor">#define PPI_CLKPIN_CFG_CYCLE_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CLKPIN_CFG_CYCLE_SHIFT) &amp; PPI_CLKPIN_CFG_CYCLE_MASK)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#aa58bcbcd2e13dccf808b9fa84bc5719d">  121</a></span><span class="preprocessor">#define PPI_CLKPIN_CFG_CYCLE_GET(x) (((uint32_t)(x) &amp; PPI_CLKPIN_CFG_CYCLE_MASK) &gt;&gt; PPI_CLKPIN_CFG_CYCLE_SHIFT)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span> </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">/*</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment"> * HIGH (RW)</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment"> *</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment"> * clock high numer</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment"> */</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ab02ff3d1f746d616c9092279f6ab97c8">  128</a></span><span class="preprocessor">#define PPI_CLKPIN_CFG_HIGH_MASK (0xF0000UL)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ac02e7edd16dde05b0f1ada383c7ed8b7">  129</a></span><span class="preprocessor">#define PPI_CLKPIN_CFG_HIGH_SHIFT (16U)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a878b7e6a150f2733f30736f35fd08e23">  130</a></span><span class="preprocessor">#define PPI_CLKPIN_CFG_HIGH_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CLKPIN_CFG_HIGH_SHIFT) &amp; PPI_CLKPIN_CFG_HIGH_MASK)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a5825b9fc1ce265450c5e2150cd137b33">  131</a></span><span class="preprocessor">#define PPI_CLKPIN_CFG_HIGH_GET(x) (((uint32_t)(x) &amp; PPI_CLKPIN_CFG_HIGH_MASK) &gt;&gt; PPI_CLKPIN_CFG_HIGH_SHIFT)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span> </div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">/*</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment"> * LOW (RW)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment"> *</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment"> * clock low number</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment"> */</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#af7ab369a9cc46e6e92c8df8a5de683b4">  138</a></span><span class="preprocessor">#define PPI_CLKPIN_CFG_LOW_MASK (0xF00U)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a9f0d0d3fb256ae7d89b121cabf3ba8ba">  139</a></span><span class="preprocessor">#define PPI_CLKPIN_CFG_LOW_SHIFT (8U)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a7be1d7365692da0c3d6cc4c762aef3ca">  140</a></span><span class="preprocessor">#define PPI_CLKPIN_CFG_LOW_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CLKPIN_CFG_LOW_SHIFT) &amp; PPI_CLKPIN_CFG_LOW_MASK)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#afe18ea3a347829cfb0cf72efd0b55f2f">  141</a></span><span class="preprocessor">#define PPI_CLKPIN_CFG_LOW_GET(x) (((uint32_t)(x) &amp; PPI_CLKPIN_CFG_LOW_MASK) &gt;&gt; PPI_CLKPIN_CFG_LOW_SHIFT)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">/*</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment"> * INVERT (RW)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment"> *</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment"> * set to invert clock output</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment"> */</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a8184abf03bf10345bbd000681bf7da54">  148</a></span><span class="preprocessor">#define PPI_CLKPIN_CFG_INVERT_MASK (0x20U)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a2b244f1ec217276e55f056fa741e84f9">  149</a></span><span class="preprocessor">#define PPI_CLKPIN_CFG_INVERT_SHIFT (5U)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#aa0af190f95a827a8c7c5bd34983ebfec">  150</a></span><span class="preprocessor">#define PPI_CLKPIN_CFG_INVERT_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CLKPIN_CFG_INVERT_SHIFT) &amp; PPI_CLKPIN_CFG_INVERT_MASK)</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a677a3f17d64594b2dbd36da138ecded8">  151</a></span><span class="preprocessor">#define PPI_CLKPIN_CFG_INVERT_GET(x) (((uint32_t)(x) &amp; PPI_CLKPIN_CFG_INVERT_MASK) &gt;&gt; PPI_CLKPIN_CFG_INVERT_SHIFT)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span> </div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment">/*</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment"> * AON (RW)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment"> *</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment"> * 0:  use clk_gate in cmd sequence for whether output clock</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment"> * 1: always enable clock output;</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment"> */</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a8a78b873318e2a7b2fad1e5e947ab4bc">  159</a></span><span class="preprocessor">#define PPI_CLKPIN_CFG_AON_MASK (0x2U)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#aa99b776fbd3c1c7bba93baa6311fc1b2">  160</a></span><span class="preprocessor">#define PPI_CLKPIN_CFG_AON_SHIFT (1U)</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a5e545a28497dd6ee0dfa401a01604573">  161</a></span><span class="preprocessor">#define PPI_CLKPIN_CFG_AON_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CLKPIN_CFG_AON_SHIFT) &amp; PPI_CLKPIN_CFG_AON_MASK)</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#adf2cbd2c16d74a302b145f58ee031472">  162</a></span><span class="preprocessor">#define PPI_CLKPIN_CFG_AON_GET(x) (((uint32_t)(x) &amp; PPI_CLKPIN_CFG_AON_MASK) &gt;&gt; PPI_CLKPIN_CFG_AON_SHIFT)</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span> </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment">/*</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment"> * EN (RW)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment"> *</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment"> * set to enable clock logic</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment"> */</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a30225b7c817f4ffce2714026bde39ba3">  169</a></span><span class="preprocessor">#define PPI_CLKPIN_CFG_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ad6a34d0d52adc6d88ab12f1491ec40dc">  170</a></span><span class="preprocessor">#define PPI_CLKPIN_CFG_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#adad0c49998cf73093dfea71839c698db">  171</a></span><span class="preprocessor">#define PPI_CLKPIN_CFG_EN_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CLKPIN_CFG_EN_SHIFT) &amp; PPI_CLKPIN_CFG_EN_MASK)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a823ca1abd43f4ef30b2ae1b1d23c40e8">  172</a></span><span class="preprocessor">#define PPI_CLKPIN_CFG_EN_GET(x) (((uint32_t)(x) &amp; PPI_CLKPIN_CFG_EN_MASK) &gt;&gt; PPI_CLKPIN_CFG_EN_SHIFT)</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span> </div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment">/* Bitfield definition for register: TM_CFG */</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment">/*</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment"> * TM_EN (RW)</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment"> *</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment"> * timeout enable.</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment"> * if enabled, then if each AHB transfer time exceed tm_cfg clock cycles, will assert irq</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment"> */</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#aa4e1154e5a799b6f3dfe4449a41d4ccc">  181</a></span><span class="preprocessor">#define PPI_TM_CFG_TM_EN_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a5725338de6a156ec8ee2a0162575a996">  182</a></span><span class="preprocessor">#define PPI_TM_CFG_TM_EN_SHIFT (16U)</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#acf73761898562dcfdd2975b153c4f16d">  183</a></span><span class="preprocessor">#define PPI_TM_CFG_TM_EN_SET(x) (((uint32_t)(x) &lt;&lt; PPI_TM_CFG_TM_EN_SHIFT) &amp; PPI_TM_CFG_TM_EN_MASK)</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a94b82222441a48a3c6ac1f67615965ef">  184</a></span><span class="preprocessor">#define PPI_TM_CFG_TM_EN_GET(x) (((uint32_t)(x) &amp; PPI_TM_CFG_TM_EN_MASK) &gt;&gt; PPI_TM_CFG_TM_EN_SHIFT)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span> </div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">/*</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment"> * TM_CFG (RW)</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment"> *</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment"> * timeout value, max 20us at 200MHz clock</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment"> */</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a6060bd7ff6147690305973dd285f4c1b">  191</a></span><span class="preprocessor">#define PPI_TM_CFG_TM_CFG_MASK (0xFFFU)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a79532ee5adca0e0461cb9e411c3f8f2c">  192</a></span><span class="preprocessor">#define PPI_TM_CFG_TM_CFG_SHIFT (0U)</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#acabcb9b41e71e8369d137d04a491530c">  193</a></span><span class="preprocessor">#define PPI_TM_CFG_TM_CFG_SET(x) (((uint32_t)(x) &lt;&lt; PPI_TM_CFG_TM_CFG_SHIFT) &amp; PPI_TM_CFG_TM_CFG_MASK)</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#afe541de8a1625e60f4d4acf0c7b4d0e1">  194</a></span><span class="preprocessor">#define PPI_TM_CFG_TM_CFG_GET(x) (((uint32_t)(x) &amp; PPI_TM_CFG_TM_CFG_MASK) &gt;&gt; PPI_TM_CFG_TM_CFG_SHIFT)</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment">/* Bitfield definition for register: IRQ_STS */</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment">/*</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment"> * IRQ_TMOUT_STS (RW1C)</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment"> *</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment"> * tiemout interrupt status, write 1 to clear</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment"> */</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#aa927bd7178c9798b7fc4701f895ec236">  202</a></span><span class="preprocessor">#define PPI_IRQ_STS_IRQ_TMOUT_STS_MASK (0x1U)</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a584ff1953fab964f3b7a1bb37e73a45d">  203</a></span><span class="preprocessor">#define PPI_IRQ_STS_IRQ_TMOUT_STS_SHIFT (0U)</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a9a920fd768165f2214194e29a9f584c1">  204</a></span><span class="preprocessor">#define PPI_IRQ_STS_IRQ_TMOUT_STS_SET(x) (((uint32_t)(x) &lt;&lt; PPI_IRQ_STS_IRQ_TMOUT_STS_SHIFT) &amp; PPI_IRQ_STS_IRQ_TMOUT_STS_MASK)</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a6d161cd45fa92293c96537a319b30dcd">  205</a></span><span class="preprocessor">#define PPI_IRQ_STS_IRQ_TMOUT_STS_GET(x) (((uint32_t)(x) &amp; PPI_IRQ_STS_IRQ_TMOUT_STS_MASK) &gt;&gt; PPI_IRQ_STS_IRQ_TMOUT_STS_SHIFT)</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span> </div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment">/* Bitfield definition for register: IRQ_EN */</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment">/*</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment"> * IRQ_TMOUT_EN (RW)</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment"> *</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment"> * timeout interrupt enable</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment"> */</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a9308fd8e95aa22fa1a50723137edc63a">  213</a></span><span class="preprocessor">#define PPI_IRQ_EN_IRQ_TMOUT_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a22d6fd39b5bf6696e113de48f80341ad">  214</a></span><span class="preprocessor">#define PPI_IRQ_EN_IRQ_TMOUT_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ae8a7902cd558bd21c6da68f3c6239bf9">  215</a></span><span class="preprocessor">#define PPI_IRQ_EN_IRQ_TMOUT_EN_SET(x) (((uint32_t)(x) &lt;&lt; PPI_IRQ_EN_IRQ_TMOUT_EN_SHIFT) &amp; PPI_IRQ_EN_IRQ_TMOUT_EN_MASK)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a593f4551cfce37b7ea5032a7f64d6631">  216</a></span><span class="preprocessor">#define PPI_IRQ_EN_IRQ_TMOUT_EN_GET(x) (((uint32_t)(x) &amp; PPI_IRQ_EN_IRQ_TMOUT_EN_MASK) &gt;&gt; PPI_IRQ_EN_IRQ_TMOUT_EN_SHIFT)</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span> </div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment">/* Bitfield definition for register of struct array CS: CFG0 */</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment">/*</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment"> * ADDR_END (RW)</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment"> *</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment"> */</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ae5d79b2da1e081ef067da2b94df7932a">  223</a></span><span class="preprocessor">#define PPI_CS_CFG0_ADDR_END_MASK (0xFFF0000UL)</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a06894e0518f7deedbabd82c5f68b01eb">  224</a></span><span class="preprocessor">#define PPI_CS_CFG0_ADDR_END_SHIFT (16U)</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#afc2660db60605398d4818fbb78e77afc">  225</a></span><span class="preprocessor">#define PPI_CS_CFG0_ADDR_END_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CS_CFG0_ADDR_END_SHIFT) &amp; PPI_CS_CFG0_ADDR_END_MASK)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a07f67d9486f135a6eec02b0f8bddc511">  226</a></span><span class="preprocessor">#define PPI_CS_CFG0_ADDR_END_GET(x) (((uint32_t)(x) &amp; PPI_CS_CFG0_ADDR_END_MASK) &gt;&gt; PPI_CS_CFG0_ADDR_END_SHIFT)</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span> </div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment">/*</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment"> * ADDR_START (RW)</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment"> *</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment"> * addr_start and addr_end config the address slot for CS0, use high 12bit,</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment"> * the minimun slot is 1Mbyte(addr_start==addr_end)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment"> */</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a1d36dd99055d5786c421fb105afae289">  234</a></span><span class="preprocessor">#define PPI_CS_CFG0_ADDR_START_MASK (0xFFFU)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a32563e27d09b682938bf7ed134d4a5af">  235</a></span><span class="preprocessor">#define PPI_CS_CFG0_ADDR_START_SHIFT (0U)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a2b572c51219b7ef6eeb387bec9f6f17f">  236</a></span><span class="preprocessor">#define PPI_CS_CFG0_ADDR_START_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CS_CFG0_ADDR_START_SHIFT) &amp; PPI_CS_CFG0_ADDR_START_MASK)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ad13d2852130c6bfcbcd806d527e075ec">  237</a></span><span class="preprocessor">#define PPI_CS_CFG0_ADDR_START_GET(x) (((uint32_t)(x) &amp; PPI_CS_CFG0_ADDR_START_MASK) &gt;&gt; PPI_CS_CFG0_ADDR_START_SHIFT)</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span> </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment">/* Bitfield definition for register of struct array CS: CFG1 */</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment">/*</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment"> * ADDR_MASK (RW)</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment"> *</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment"> * the high AHB address will AND with {cs0_mask[15:0], 16&#39;hFFFF},</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment"> * shift right with addr_shift, then output as real address.</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment"> */</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a1bef7ab0a79d19f02589e85278583075">  246</a></span><span class="preprocessor">#define PPI_CS_CFG1_ADDR_MASK_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#adc5d97de1e0ff6b6a331c46b7772e2e1">  247</a></span><span class="preprocessor">#define PPI_CS_CFG1_ADDR_MASK_SHIFT (16U)</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a8c82aaf4c179534de6526156c01f4b56">  248</a></span><span class="preprocessor">#define PPI_CS_CFG1_ADDR_MASK_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CS_CFG1_ADDR_MASK_SHIFT) &amp; PPI_CS_CFG1_ADDR_MASK_MASK)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#aeb7599fcc9c5528c300dda925b9d05ad">  249</a></span><span class="preprocessor">#define PPI_CS_CFG1_ADDR_MASK_GET(x) (((uint32_t)(x) &amp; PPI_CS_CFG1_ADDR_MASK_MASK) &gt;&gt; PPI_CS_CFG1_ADDR_MASK_SHIFT)</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span> </div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment">/*</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment"> * ADDR_SHIFT (RW)</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment"> *</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment"> * gennerally should be configured according to port size,</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment"> * 0 for 8bit; 1 for 16bit; 2 for 32bit;</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment"> */</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ac87da07bd01afe35bc61bdb41d7c5e9e">  257</a></span><span class="preprocessor">#define PPI_CS_CFG1_ADDR_SHIFT_MASK (0xFU)</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a038ff9a18c2f755b19f42f0fdcf61a16">  258</a></span><span class="preprocessor">#define PPI_CS_CFG1_ADDR_SHIFT_SHIFT (0U)</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a17f02152843c062c172c734d810f0a3a">  259</a></span><span class="preprocessor">#define PPI_CS_CFG1_ADDR_SHIFT_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CS_CFG1_ADDR_SHIFT_SHIFT) &amp; PPI_CS_CFG1_ADDR_SHIFT_MASK)</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a7c1d985badb4fa087b295925ac9c0ae1">  260</a></span><span class="preprocessor">#define PPI_CS_CFG1_ADDR_SHIFT_GET(x) (((uint32_t)(x) &amp; PPI_CS_CFG1_ADDR_SHIFT_MASK) &gt;&gt; PPI_CS_CFG1_ADDR_SHIFT_SHIFT)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span> </div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment">/* Bitfield definition for register of struct array CS: CFG2 */</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment">/*</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment"> * CS_SYNC_EN (RW)</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment"> *</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment"> * set to enable CS pin sync with clock counter.</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment"> * Clr if use async mode(no clk pin), or not care the CS start time with clk pin</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment"> */</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ae1146f60895fdaf6d314d8b9a0390382">  269</a></span><span class="preprocessor">#define PPI_CS_CFG2_CS_SYNC_EN_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#af63b5fb94b0ac3af242c3f2f10dc2d97">  270</a></span><span class="preprocessor">#define PPI_CS_CFG2_CS_SYNC_EN_SHIFT (28U)</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ae544e221243999d4ce7cf560847bb96e">  271</a></span><span class="preprocessor">#define PPI_CS_CFG2_CS_SYNC_EN_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CS_CFG2_CS_SYNC_EN_SHIFT) &amp; PPI_CS_CFG2_CS_SYNC_EN_MASK)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#aac9fd4695491bb21410bccc6d04ed8c3">  272</a></span><span class="preprocessor">#define PPI_CS_CFG2_CS_SYNC_EN_GET(x) (((uint32_t)(x) &amp; PPI_CS_CFG2_CS_SYNC_EN_MASK) &gt;&gt; PPI_CS_CFG2_CS_SYNC_EN_SHIFT)</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span> </div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment">/*</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment"> * SYNC_CLK_SEL (RW)</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment"> *</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment"> * CS assert at when clk_div_cnt equal to sync_clk_sel</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment"> */</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a2bb9bb4f6b2de19b8f5357afd84f4f5d">  279</a></span><span class="preprocessor">#define PPI_CS_CFG2_SYNC_CLK_SEL_MASK (0xF00000UL)</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#afdd5b6a53c924a9eb68167ebd6e29614">  280</a></span><span class="preprocessor">#define PPI_CS_CFG2_SYNC_CLK_SEL_SHIFT (20U)</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ad15631f5e1b4e8f8282eb13ac0136150">  281</a></span><span class="preprocessor">#define PPI_CS_CFG2_SYNC_CLK_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CS_CFG2_SYNC_CLK_SEL_SHIFT) &amp; PPI_CS_CFG2_SYNC_CLK_SEL_MASK)</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a30edc70b439f3799fbfeb43defa16cde">  282</a></span><span class="preprocessor">#define PPI_CS_CFG2_SYNC_CLK_SEL_GET(x) (((uint32_t)(x) &amp; PPI_CS_CFG2_SYNC_CLK_SEL_MASK) &gt;&gt; PPI_CS_CFG2_SYNC_CLK_SEL_SHIFT)</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span> </div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment">/*</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment"> * READY_IN_SEL (RW)</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment"> *</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment"> * 0: use two stage sync;</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment"> * 1: use one stage sync</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment"> */</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a03016f6b267afeded45e205478baceb3">  290</a></span><span class="preprocessor">#define PPI_CS_CFG2_READY_IN_SEL_MASK (0x1000U)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a874b28eabe24950007a0e914ae4bbd66">  291</a></span><span class="preprocessor">#define PPI_CS_CFG2_READY_IN_SEL_SHIFT (12U)</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#adcccf88add0b434cb3f426b347f868c2">  292</a></span><span class="preprocessor">#define PPI_CS_CFG2_READY_IN_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CS_CFG2_READY_IN_SEL_SHIFT) &amp; PPI_CS_CFG2_READY_IN_SEL_MASK)</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#aacbe3be200468fd9a0836dec66ebc512">  293</a></span><span class="preprocessor">#define PPI_CS_CFG2_READY_IN_SEL_GET(x) (((uint32_t)(x) &amp; PPI_CS_CFG2_READY_IN_SEL_MASK) &gt;&gt; PPI_CS_CFG2_READY_IN_SEL_SHIFT)</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span> </div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment">/*</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment"> * INTER_CMD_DLY (RW)</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment"> *</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment"> * set to none-zero value, will add delay between each command sequence for burst cmd,</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment"> * or splited transfer cmd sequence(such as transfer 32bit on 16bit port),</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment"> * CS will be de-assert during the delay.</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment"> */</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a5e72e47c28b0fda1a52f65b0161a2f81">  302</a></span><span class="preprocessor">#define PPI_CS_CFG2_INTER_CMD_DLY_MASK (0xF0U)</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a09ed466e215c902520c12c78f2586ff6">  303</a></span><span class="preprocessor">#define PPI_CS_CFG2_INTER_CMD_DLY_SHIFT (4U)</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a99ec7faf188b51da0eff62ce8eb6e214">  304</a></span><span class="preprocessor">#define PPI_CS_CFG2_INTER_CMD_DLY_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CS_CFG2_INTER_CMD_DLY_SHIFT) &amp; PPI_CS_CFG2_INTER_CMD_DLY_MASK)</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a3fff86f028b3ff83fe025e800a52ea41">  305</a></span><span class="preprocessor">#define PPI_CS_CFG2_INTER_CMD_DLY_GET(x) (((uint32_t)(x) &amp; PPI_CS_CFG2_INTER_CMD_DLY_MASK) &gt;&gt; PPI_CS_CFG2_INTER_CMD_DLY_SHIFT)</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span> </div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment">/*</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment"> * PORT_SIZE (RW)</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment"> *</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment"> * 00-8bit; 01-16bit; 10-32bit; 11-reserved</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment"> */</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a4eb7a77da7cb099a1c4a71024742c173">  312</a></span><span class="preprocessor">#define PPI_CS_CFG2_PORT_SIZE_MASK (0x6U)</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#aeb330b89a63e15740d3ac3ced31b64d1">  313</a></span><span class="preprocessor">#define PPI_CS_CFG2_PORT_SIZE_SHIFT (1U)</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a77b82f1154b68a17dfa7eb1a8785fd23">  314</a></span><span class="preprocessor">#define PPI_CS_CFG2_PORT_SIZE_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CS_CFG2_PORT_SIZE_SHIFT) &amp; PPI_CS_CFG2_PORT_SIZE_MASK)</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a4a2f775e5e0fb837e420b4eae3ee059d">  315</a></span><span class="preprocessor">#define PPI_CS_CFG2_PORT_SIZE_GET(x) (((uint32_t)(x) &amp; PPI_CS_CFG2_PORT_SIZE_MASK) &gt;&gt; PPI_CS_CFG2_PORT_SIZE_SHIFT)</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span> </div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment">/*</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment"> * ENABLE (RW)</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment"> *</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment"> * CS enable</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment"> */</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a8a1280c0a6c7cd08111e38f803993f02">  322</a></span><span class="preprocessor">#define PPI_CS_CFG2_ENABLE_MASK (0x1U)</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a02e1f1e59e17ae61aff8a4e0a0ba4b5c">  323</a></span><span class="preprocessor">#define PPI_CS_CFG2_ENABLE_SHIFT (0U)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a538bf90fe384934c05a1adc7eec24bf8">  324</a></span><span class="preprocessor">#define PPI_CS_CFG2_ENABLE_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CS_CFG2_ENABLE_SHIFT) &amp; PPI_CS_CFG2_ENABLE_MASK)</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a8e80e972afb6f03bd863a63ac3676846">  325</a></span><span class="preprocessor">#define PPI_CS_CFG2_ENABLE_GET(x) (((uint32_t)(x) &amp; PPI_CS_CFG2_ENABLE_MASK) &gt;&gt; PPI_CS_CFG2_ENABLE_SHIFT)</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span> </div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment">/* Bitfield definition for register of struct array CS: CFG3 */</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment">/*</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment"> * RCMD_END1 (RW)</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment"> *</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment"> * sequential read cmd end index</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment"> */</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a56bf0d67eb706b875b56f0f01b96223c">  333</a></span><span class="preprocessor">#define PPI_CS_CFG3_RCMD_END1_MASK (0x3F000000UL)</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ac63bb4274942f48fdeb9fd3cb015b986">  334</a></span><span class="preprocessor">#define PPI_CS_CFG3_RCMD_END1_SHIFT (24U)</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a8f3d70ec35d11aca90c77cb666cd5af7">  335</a></span><span class="preprocessor">#define PPI_CS_CFG3_RCMD_END1_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CS_CFG3_RCMD_END1_SHIFT) &amp; PPI_CS_CFG3_RCMD_END1_MASK)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ae8d7859a69d13d68e99021f657259f79">  336</a></span><span class="preprocessor">#define PPI_CS_CFG3_RCMD_END1_GET(x) (((uint32_t)(x) &amp; PPI_CS_CFG3_RCMD_END1_MASK) &gt;&gt; PPI_CS_CFG3_RCMD_END1_SHIFT)</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span> </div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment">/*</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment"> * RCMD_START1 (RW)</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment"> *</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment"> * sequential read cmd start index</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment"> */</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#aeb4f839ec3d4104c06ef5d77713d9998">  343</a></span><span class="preprocessor">#define PPI_CS_CFG3_RCMD_START1_MASK (0x3F0000UL)</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ae11057793f59d7d0c17f43f624ea5eb5">  344</a></span><span class="preprocessor">#define PPI_CS_CFG3_RCMD_START1_SHIFT (16U)</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#add57e2a7d64ad35f9a21e413da727614">  345</a></span><span class="preprocessor">#define PPI_CS_CFG3_RCMD_START1_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CS_CFG3_RCMD_START1_SHIFT) &amp; PPI_CS_CFG3_RCMD_START1_MASK)</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a2ff45aea009bd378cc509dc382e7b94b">  346</a></span><span class="preprocessor">#define PPI_CS_CFG3_RCMD_START1_GET(x) (((uint32_t)(x) &amp; PPI_CS_CFG3_RCMD_START1_MASK) &gt;&gt; PPI_CS_CFG3_RCMD_START1_SHIFT)</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span> </div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment">/*</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment"> * RCMD_END0 (RW)</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment"> *</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment"> * first read cmd end index</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment"> */</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ab3b0bab070372fc9ac2f1bc14b8f1237">  353</a></span><span class="preprocessor">#define PPI_CS_CFG3_RCMD_END0_MASK (0x3F00U)</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a873e7aae977c0e961cd2cacd819557f4">  354</a></span><span class="preprocessor">#define PPI_CS_CFG3_RCMD_END0_SHIFT (8U)</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#acf50af2b7b827fca4831dd9e3ecc4a0a">  355</a></span><span class="preprocessor">#define PPI_CS_CFG3_RCMD_END0_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CS_CFG3_RCMD_END0_SHIFT) &amp; PPI_CS_CFG3_RCMD_END0_MASK)</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a2814ef309e1c68f15a21c420963e4496">  356</a></span><span class="preprocessor">#define PPI_CS_CFG3_RCMD_END0_GET(x) (((uint32_t)(x) &amp; PPI_CS_CFG3_RCMD_END0_MASK) &gt;&gt; PPI_CS_CFG3_RCMD_END0_SHIFT)</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span> </div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment">/*</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment"> * RCMD_START0 (RW)</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment"> *</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment"> * first read cmd start index</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment"> */</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a0618b07aac29af857ec922d5d9336738">  363</a></span><span class="preprocessor">#define PPI_CS_CFG3_RCMD_START0_MASK (0x3FU)</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#aca3b074f87c0e24769d8d87bc18057fb">  364</a></span><span class="preprocessor">#define PPI_CS_CFG3_RCMD_START0_SHIFT (0U)</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#acc40b096751f6b3a5764c43c07c9033f">  365</a></span><span class="preprocessor">#define PPI_CS_CFG3_RCMD_START0_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CS_CFG3_RCMD_START0_SHIFT) &amp; PPI_CS_CFG3_RCMD_START0_MASK)</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a434de482d8920bbb68f481eaa6aa6b71">  366</a></span><span class="preprocessor">#define PPI_CS_CFG3_RCMD_START0_GET(x) (((uint32_t)(x) &amp; PPI_CS_CFG3_RCMD_START0_MASK) &gt;&gt; PPI_CS_CFG3_RCMD_START0_SHIFT)</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span> </div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment">/* Bitfield definition for register of struct array CS: CFG4 */</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment">/*</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment"> * WCMD_END1 (RW)</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment"> *</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="comment"> * sequential write cmd end index</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="comment"> */</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a852fb6b3ee71d136071ea2525810e52d">  374</a></span><span class="preprocessor">#define PPI_CS_CFG4_WCMD_END1_MASK (0x3F000000UL)</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a364bbb854034ef734e650cec7e7becef">  375</a></span><span class="preprocessor">#define PPI_CS_CFG4_WCMD_END1_SHIFT (24U)</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ae3d4e83c8604929ec537aba9cd12f12a">  376</a></span><span class="preprocessor">#define PPI_CS_CFG4_WCMD_END1_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CS_CFG4_WCMD_END1_SHIFT) &amp; PPI_CS_CFG4_WCMD_END1_MASK)</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a733a430c2f9bf0d287434d972887b37e">  377</a></span><span class="preprocessor">#define PPI_CS_CFG4_WCMD_END1_GET(x) (((uint32_t)(x) &amp; PPI_CS_CFG4_WCMD_END1_MASK) &gt;&gt; PPI_CS_CFG4_WCMD_END1_SHIFT)</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span> </div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment">/*</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment"> * WCMD_START1 (RW)</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment"> *</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment"> * sequential write cmd start index</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="comment"> */</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#aeb956c58b5a3c63783bba93e2aeb0fc2">  384</a></span><span class="preprocessor">#define PPI_CS_CFG4_WCMD_START1_MASK (0x3F0000UL)</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a6e8e6c0c080a4b3886bbde0f3bc0ca30">  385</a></span><span class="preprocessor">#define PPI_CS_CFG4_WCMD_START1_SHIFT (16U)</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ab7a39cf071e7b7b739f546e60f720d1b">  386</a></span><span class="preprocessor">#define PPI_CS_CFG4_WCMD_START1_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CS_CFG4_WCMD_START1_SHIFT) &amp; PPI_CS_CFG4_WCMD_START1_MASK)</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a76fc0c3cd967d2af29e30d11d2afd4f5">  387</a></span><span class="preprocessor">#define PPI_CS_CFG4_WCMD_START1_GET(x) (((uint32_t)(x) &amp; PPI_CS_CFG4_WCMD_START1_MASK) &gt;&gt; PPI_CS_CFG4_WCMD_START1_SHIFT)</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span> </div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment">/*</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment"> * WCMD_END0 (RW)</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment"> *</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment"> * first write cmd end index</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment"> */</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a9e42801cab2c4294d156fa4637ab7637">  394</a></span><span class="preprocessor">#define PPI_CS_CFG4_WCMD_END0_MASK (0x3F00U)</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#af7093705ce73df4f616e04f9d4fcb3c3">  395</a></span><span class="preprocessor">#define PPI_CS_CFG4_WCMD_END0_SHIFT (8U)</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a462dd5fa22b0bdf32debf1cfe821f822">  396</a></span><span class="preprocessor">#define PPI_CS_CFG4_WCMD_END0_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CS_CFG4_WCMD_END0_SHIFT) &amp; PPI_CS_CFG4_WCMD_END0_MASK)</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a96636129575582941c3f22955cf854fa">  397</a></span><span class="preprocessor">#define PPI_CS_CFG4_WCMD_END0_GET(x) (((uint32_t)(x) &amp; PPI_CS_CFG4_WCMD_END0_MASK) &gt;&gt; PPI_CS_CFG4_WCMD_END0_SHIFT)</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span> </div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment">/*</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment"> * WCMD_START0 (RW)</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment"> *</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment"> * first write cmd start index</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment"> */</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a6e1455a4da7008d878890871bf6dd425">  404</a></span><span class="preprocessor">#define PPI_CS_CFG4_WCMD_START0_MASK (0x3FU)</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ae14519ab7cd98581bcfe93f86f1190c9">  405</a></span><span class="preprocessor">#define PPI_CS_CFG4_WCMD_START0_SHIFT (0U)</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ad7241838471e1efbd5ee0b461caa4bf8">  406</a></span><span class="preprocessor">#define PPI_CS_CFG4_WCMD_START0_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CS_CFG4_WCMD_START0_SHIFT) &amp; PPI_CS_CFG4_WCMD_START0_MASK)</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#af872aa654ec3e4c415148518cd64babc">  407</a></span><span class="preprocessor">#define PPI_CS_CFG4_WCMD_START0_GET(x) (((uint32_t)(x) &amp; PPI_CS_CFG4_WCMD_START0_MASK) &gt;&gt; PPI_CS_CFG4_WCMD_START0_SHIFT)</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span> </div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment">/* Bitfield definition for register of struct array CMD: CMD_CFG */</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment">/*</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment"> * CS_VAL (RW)</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment"> *</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment"> * cs value in current cmd</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment"> */</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#aa869659bda4d7ce46aadb72229a27505">  415</a></span><span class="preprocessor">#define PPI_CMD_CMD_CFG_CS_VAL_MASK (0x20000UL)</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#aa812394bea8f621ac7b782c4fd492c47">  416</a></span><span class="preprocessor">#define PPI_CMD_CMD_CFG_CS_VAL_SHIFT (17U)</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a4d7a48266c458248d9ef13ea799433b2">  417</a></span><span class="preprocessor">#define PPI_CMD_CMD_CFG_CS_VAL_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CMD_CMD_CFG_CS_VAL_SHIFT) &amp; PPI_CMD_CMD_CFG_CS_VAL_MASK)</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a9233c8abb00ed5942c9e00acaf18ee97">  418</a></span><span class="preprocessor">#define PPI_CMD_CMD_CFG_CS_VAL_GET(x) (((uint32_t)(x) &amp; PPI_CMD_CMD_CFG_CS_VAL_MASK) &gt;&gt; PPI_CMD_CMD_CFG_CS_VAL_SHIFT)</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span> </div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment">/*</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment"> * CLK_GATE (RW)</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment"> *</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment"> * the clock gate enable signal, set to output clock signal</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment"> */</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a06065a3a1ab895b881d9e4ae62683ca1">  425</a></span><span class="preprocessor">#define PPI_CMD_CMD_CFG_CLK_GATE_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a054377c6c0bc41edb3bbfc67468a88b7">  426</a></span><span class="preprocessor">#define PPI_CMD_CMD_CFG_CLK_GATE_SHIFT (16U)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a29b3a4099233a0c9d49e9a3ab5a49433">  427</a></span><span class="preprocessor">#define PPI_CMD_CMD_CFG_CLK_GATE_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CMD_CMD_CFG_CLK_GATE_SHIFT) &amp; PPI_CMD_CMD_CFG_CLK_GATE_MASK)</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a445f7b12b8de42478b84cba9ea692fdc">  428</a></span><span class="preprocessor">#define PPI_CMD_CMD_CFG_CLK_GATE_GET(x) (((uint32_t)(x) &amp; PPI_CMD_CMD_CFG_CLK_GATE_MASK) &gt;&gt; PPI_CMD_CMD_CFG_CLK_GATE_SHIFT)</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span> </div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment">/*</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment"> * CYCLE_NUM (RW)</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment"> *</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment"> * cmd clock cycles</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment"> */</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a33d35fc224439ebd115428ae57b1cc0e">  435</a></span><span class="preprocessor">#define PPI_CMD_CMD_CFG_CYCLE_NUM_MASK (0xFFU)</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#abc32f380a57e5cccd2d16695d3e17569">  436</a></span><span class="preprocessor">#define PPI_CMD_CMD_CFG_CYCLE_NUM_SHIFT (0U)</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a7185a22ab19ce09db179acae5c3bbe93">  437</a></span><span class="preprocessor">#define PPI_CMD_CMD_CFG_CYCLE_NUM_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CMD_CMD_CFG_CYCLE_NUM_SHIFT) &amp; PPI_CMD_CMD_CFG_CYCLE_NUM_MASK)</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#acecc055f728122aa7f8735ef7dca7ac0">  438</a></span><span class="preprocessor">#define PPI_CMD_CMD_CFG_CYCLE_NUM_GET(x) (((uint32_t)(x) &amp; PPI_CMD_CMD_CFG_CYCLE_NUM_MASK) &gt;&gt; PPI_CMD_CMD_CFG_CYCLE_NUM_SHIFT)</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span> </div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment">/* Bitfield definition for register of struct array CMD: AD_CFG */</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment">/*</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment"> * DIR3 (RW)</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment"> *</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment"> */</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a7a5c54e85f78f47362d123d70d64f657">  445</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_DIR3_MASK (0x8000U)</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a7123af8ef05762b96378dd6b729bd097">  446</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_DIR3_SHIFT (15U)</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a1a26da0c49b78ebac352929445038fde">  447</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_DIR3_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CMD_AD_CFG_DIR3_SHIFT) &amp; PPI_CMD_AD_CFG_DIR3_MASK)</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a8be03d8e831e159399b41352057ed1d6">  448</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_DIR3_GET(x) (((uint32_t)(x) &amp; PPI_CMD_AD_CFG_DIR3_MASK) &gt;&gt; PPI_CMD_AD_CFG_DIR3_SHIFT)</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span> </div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment">/*</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="comment"> * AD_SEL3 (RW)</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment"> *</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment"> */</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a2f0264b667bd1b7a29b817c08ab5af60">  454</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_AD_SEL3_MASK (0x4000U)</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a11ee811ebc900538d8e3063d2e10ba29">  455</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_AD_SEL3_SHIFT (14U)</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a8d03b0567b8d58b0b266a3ca0cfd9317">  456</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_AD_SEL3_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CMD_AD_CFG_AD_SEL3_SHIFT) &amp; PPI_CMD_AD_CFG_AD_SEL3_MASK)</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a0717691a35f94fb851a71eab6ed94fb9">  457</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_AD_SEL3_GET(x) (((uint32_t)(x) &amp; PPI_CMD_AD_CFG_AD_SEL3_MASK) &gt;&gt; PPI_CMD_AD_CFG_AD_SEL3_SHIFT)</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span> </div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment">/*</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment"> * BYTE_SEL3 (RW)</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="comment"> *</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment"> */</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#aeb4d07c673cfc15aa1c660f41d1c7148">  463</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_BYTE_SEL3_MASK (0x3000U)</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ae4477c06277717f3684741871aa28e3f">  464</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_BYTE_SEL3_SHIFT (12U)</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a1826b4a330f31769657e59dc735f8009">  465</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_BYTE_SEL3_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CMD_AD_CFG_BYTE_SEL3_SHIFT) &amp; PPI_CMD_AD_CFG_BYTE_SEL3_MASK)</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a53d860f8af11fba73b75e68af3f7beaa">  466</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_BYTE_SEL3_GET(x) (((uint32_t)(x) &amp; PPI_CMD_AD_CFG_BYTE_SEL3_MASK) &gt;&gt; PPI_CMD_AD_CFG_BYTE_SEL3_SHIFT)</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span> </div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment">/*</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment"> * DIR2 (RW)</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment"> *</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment"> */</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a8a1f62a0996eb83f03108d6ddef1f454">  472</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_DIR2_MASK (0x800U)</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ab5b1cf07d29010c4b3fa93e286a19353">  473</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_DIR2_SHIFT (11U)</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a931769f7a376bdd2b4e55032612f8c8c">  474</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_DIR2_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CMD_AD_CFG_DIR2_SHIFT) &amp; PPI_CMD_AD_CFG_DIR2_MASK)</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a9403822ab0f7908ecad337b4b69ed3f0">  475</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_DIR2_GET(x) (((uint32_t)(x) &amp; PPI_CMD_AD_CFG_DIR2_MASK) &gt;&gt; PPI_CMD_AD_CFG_DIR2_SHIFT)</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span> </div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="comment">/*</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment"> * AD_SEL2 (RW)</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment"> *</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment"> */</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ac02284684dde82b578c7631f50b18907">  481</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_AD_SEL2_MASK (0x400U)</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#aa1e875d286347c5b4366333035a4bbe2">  482</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_AD_SEL2_SHIFT (10U)</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ac3905bf6346602a07fc2c0869c1d49d6">  483</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_AD_SEL2_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CMD_AD_CFG_AD_SEL2_SHIFT) &amp; PPI_CMD_AD_CFG_AD_SEL2_MASK)</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a777c6d329ab4a6c770121d6ae9a5b0eb">  484</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_AD_SEL2_GET(x) (((uint32_t)(x) &amp; PPI_CMD_AD_CFG_AD_SEL2_MASK) &gt;&gt; PPI_CMD_AD_CFG_AD_SEL2_SHIFT)</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span> </div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment">/*</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment"> * BYTE_SEL2 (RW)</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment"> *</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment"> */</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#abd2de349ad119ed0f8a4f481c66479c2">  490</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_BYTE_SEL2_MASK (0x300U)</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a81222043bc563fd834658b037a4599f1">  491</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_BYTE_SEL2_SHIFT (8U)</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ac205c47324303f9fa747acb2aef86f31">  492</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_BYTE_SEL2_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CMD_AD_CFG_BYTE_SEL2_SHIFT) &amp; PPI_CMD_AD_CFG_BYTE_SEL2_MASK)</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a8a0fe7c7633f8f4833649f1a7fe01564">  493</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_BYTE_SEL2_GET(x) (((uint32_t)(x) &amp; PPI_CMD_AD_CFG_BYTE_SEL2_MASK) &gt;&gt; PPI_CMD_AD_CFG_BYTE_SEL2_SHIFT)</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span> </div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="comment">/*</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="comment"> * DIR1 (RW)</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment"> *</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment"> */</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a8399892d638396c2a61129529030608d">  499</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_DIR1_MASK (0x80U)</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a29d791ca063fe53b21dfb522d6ae6dde">  500</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_DIR1_SHIFT (7U)</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a38b6f4757d8c5c4023e10f818836489d">  501</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_DIR1_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CMD_AD_CFG_DIR1_SHIFT) &amp; PPI_CMD_AD_CFG_DIR1_MASK)</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a8ddeed6769690474e88707faf515b3c7">  502</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_DIR1_GET(x) (((uint32_t)(x) &amp; PPI_CMD_AD_CFG_DIR1_MASK) &gt;&gt; PPI_CMD_AD_CFG_DIR1_SHIFT)</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span> </div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="comment">/*</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="comment"> * AD_SEL1 (RW)</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="comment"> *</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="comment"> */</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#af8c57bb25b88af86f9da56e375a44ad1">  508</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_AD_SEL1_MASK (0x40U)</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ad3cdd9a30413a9f68fdebd00e347c59c">  509</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_AD_SEL1_SHIFT (6U)</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ad3a8632b20b027d39529fe9d03096f63">  510</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_AD_SEL1_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CMD_AD_CFG_AD_SEL1_SHIFT) &amp; PPI_CMD_AD_CFG_AD_SEL1_MASK)</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ae9efe5d8deaaa63cf31697838529767d">  511</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_AD_SEL1_GET(x) (((uint32_t)(x) &amp; PPI_CMD_AD_CFG_AD_SEL1_MASK) &gt;&gt; PPI_CMD_AD_CFG_AD_SEL1_SHIFT)</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span> </div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="comment">/*</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="comment"> * BYTE_SEL1 (RW)</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="comment"> *</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="comment"> */</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a8fefd531cb20328a881d41664764603e">  517</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_BYTE_SEL1_MASK (0x30U)</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a3b670f70db2bbebac145207ab500c172">  518</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_BYTE_SEL1_SHIFT (4U)</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ab9072cf27d417159df483fd19a230093">  519</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_BYTE_SEL1_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CMD_AD_CFG_BYTE_SEL1_SHIFT) &amp; PPI_CMD_AD_CFG_BYTE_SEL1_MASK)</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a1b52b8a49ad8c302db19b2a45b4d15b3">  520</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_BYTE_SEL1_GET(x) (((uint32_t)(x) &amp; PPI_CMD_AD_CFG_BYTE_SEL1_MASK) &gt;&gt; PPI_CMD_AD_CFG_BYTE_SEL1_SHIFT)</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span> </div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment">/*</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment"> * DIR0 (RW)</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment"> *</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="comment"> * 0 for OUT; 1 for IN</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="comment"> */</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a7163e3ffc28044a79d43d39a1e83bdd2">  527</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_DIR0_MASK (0x8U)</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a4c0716e9a4fdf5e1511569c539de615a">  528</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_DIR0_SHIFT (3U)</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a244b49c2e3d23c15d44a56cfbc1e33e0">  529</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_DIR0_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CMD_AD_CFG_DIR0_SHIFT) &amp; PPI_CMD_AD_CFG_DIR0_MASK)</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#adae0f105460db15f69c8b39a0fa80322">  530</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_DIR0_GET(x) (((uint32_t)(x) &amp; PPI_CMD_AD_CFG_DIR0_MASK) &gt;&gt; PPI_CMD_AD_CFG_DIR0_SHIFT)</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span> </div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="comment">/*</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="comment"> * AD_SEL0 (RW)</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="comment"> *</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment"> * 0 for data; 1 for address.</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="comment"> */</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#acf9cd53fd4f976a9cc499d45f7555975">  537</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_AD_SEL0_MASK (0x4U)</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ae75727c2135b8f9e868cfafd0839c79a">  538</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_AD_SEL0_SHIFT (2U)</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#aaded4fe0ca57bc0a97613301f7e5b882">  539</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_AD_SEL0_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CMD_AD_CFG_AD_SEL0_SHIFT) &amp; PPI_CMD_AD_CFG_AD_SEL0_MASK)</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a57afb75b36505a02cffc7bdc8c3c2f04">  540</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_AD_SEL0_GET(x) (((uint32_t)(x) &amp; PPI_CMD_AD_CFG_AD_SEL0_MASK) &gt;&gt; PPI_CMD_AD_CFG_AD_SEL0_SHIFT)</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span> </div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="comment">/*</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment"> * BYTE_SEL0 (RW)</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment"> *</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="comment"> * select one of the 4 bytes(11 for 31:24,  10 for 23:16, 01 for 15:8, 00 for 7:0)</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment"> */</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a24cfd4460d26c1805efbbb71b3e0e110">  547</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_BYTE_SEL0_MASK (0x3U)</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ae4ff572797d2998d246c3f5db25e6a10">  548</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_BYTE_SEL0_SHIFT (0U)</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a877b627c9739556780b666148c6ff4f4">  549</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_BYTE_SEL0_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CMD_AD_CFG_BYTE_SEL0_SHIFT) &amp; PPI_CMD_AD_CFG_BYTE_SEL0_MASK)</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#abedba1dc655d477d38789baf5c57b912">  550</a></span><span class="preprocessor">#define PPI_CMD_AD_CFG_BYTE_SEL0_GET(x) (((uint32_t)(x) &amp; PPI_CMD_AD_CFG_BYTE_SEL0_MASK) &gt;&gt; PPI_CMD_AD_CFG_BYTE_SEL0_SHIFT)</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span> </div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment">/* Bitfield definition for register of struct array CMD: CTRL_CFG */</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment">/*</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="comment"> * IO_CFG7 (RW)</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment"> *</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="comment"> */</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a93b405c21888a4f128331d69b929d3cf">  557</a></span><span class="preprocessor">#define PPI_CMD_CTRL_CFG_IO_CFG7_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a1a5b2d7227e69842d75eba9179663174">  558</a></span><span class="preprocessor">#define PPI_CMD_CTRL_CFG_IO_CFG7_SHIFT (28U)</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a0fc7286469440e7d823d3cb710a0c499">  559</a></span><span class="preprocessor">#define PPI_CMD_CTRL_CFG_IO_CFG7_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CMD_CTRL_CFG_IO_CFG7_SHIFT) &amp; PPI_CMD_CTRL_CFG_IO_CFG7_MASK)</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#afa346d184bb989b6efccb943ea19b9d7">  560</a></span><span class="preprocessor">#define PPI_CMD_CTRL_CFG_IO_CFG7_GET(x) (((uint32_t)(x) &amp; PPI_CMD_CTRL_CFG_IO_CFG7_MASK) &gt;&gt; PPI_CMD_CTRL_CFG_IO_CFG7_SHIFT)</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span> </div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment">/*</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment"> * IO_CFG6 (RW)</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment"> *</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="comment"> */</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a58ebd37225cb631f84a99d7823e2089f">  566</a></span><span class="preprocessor">#define PPI_CMD_CTRL_CFG_IO_CFG6_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a4490ab61254e73941fd7157b7394d5d6">  567</a></span><span class="preprocessor">#define PPI_CMD_CTRL_CFG_IO_CFG6_SHIFT (24U)</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a891f0c45d67ada1106021d881f699fc7">  568</a></span><span class="preprocessor">#define PPI_CMD_CTRL_CFG_IO_CFG6_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CMD_CTRL_CFG_IO_CFG6_SHIFT) &amp; PPI_CMD_CTRL_CFG_IO_CFG6_MASK)</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a5ebf5c74b8c16e0447f2f1bba0c0dee2">  569</a></span><span class="preprocessor">#define PPI_CMD_CTRL_CFG_IO_CFG6_GET(x) (((uint32_t)(x) &amp; PPI_CMD_CTRL_CFG_IO_CFG6_MASK) &gt;&gt; PPI_CMD_CTRL_CFG_IO_CFG6_SHIFT)</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span> </div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment">/*</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="comment"> * IO_CFG5 (RW)</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="comment"> *</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="comment"> */</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#aeebc24c8a4c8cfab7732f1e11f942f23">  575</a></span><span class="preprocessor">#define PPI_CMD_CTRL_CFG_IO_CFG5_MASK (0x100000UL)</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ab536023521103167f1164d106bcc1a9d">  576</a></span><span class="preprocessor">#define PPI_CMD_CTRL_CFG_IO_CFG5_SHIFT (20U)</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a8954a2bd64794647ca8f7383a179362e">  577</a></span><span class="preprocessor">#define PPI_CMD_CTRL_CFG_IO_CFG5_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CMD_CTRL_CFG_IO_CFG5_SHIFT) &amp; PPI_CMD_CTRL_CFG_IO_CFG5_MASK)</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ac8964b78479dd0f4feb281782ef99209">  578</a></span><span class="preprocessor">#define PPI_CMD_CTRL_CFG_IO_CFG5_GET(x) (((uint32_t)(x) &amp; PPI_CMD_CTRL_CFG_IO_CFG5_MASK) &gt;&gt; PPI_CMD_CTRL_CFG_IO_CFG5_SHIFT)</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span> </div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="comment">/*</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="comment"> * IO_CFG4 (RW)</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="comment"> *</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="comment"> */</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a55d22c226a6ea573f918c0ff94678def">  584</a></span><span class="preprocessor">#define PPI_CMD_CTRL_CFG_IO_CFG4_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a719df8ec8e335cdd1cad8f7be76e25f5">  585</a></span><span class="preprocessor">#define PPI_CMD_CTRL_CFG_IO_CFG4_SHIFT (16U)</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a0d6879fddeac1d3dbb4b31950fd337aa">  586</a></span><span class="preprocessor">#define PPI_CMD_CTRL_CFG_IO_CFG4_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CMD_CTRL_CFG_IO_CFG4_SHIFT) &amp; PPI_CMD_CTRL_CFG_IO_CFG4_MASK)</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a09336128a7bd9dd14ee0e9ff6c3068a4">  587</a></span><span class="preprocessor">#define PPI_CMD_CTRL_CFG_IO_CFG4_GET(x) (((uint32_t)(x) &amp; PPI_CMD_CTRL_CFG_IO_CFG4_MASK) &gt;&gt; PPI_CMD_CTRL_CFG_IO_CFG4_SHIFT)</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span> </div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="comment">/*</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="comment"> * IO_CFG3 (RW)</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="comment"> *</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="comment"> */</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#af131a4e0ebbf495f14307289cf53a7af">  593</a></span><span class="preprocessor">#define PPI_CMD_CTRL_CFG_IO_CFG3_MASK (0x1000U)</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ad7af5ede80696373699bfd9787637eba">  594</a></span><span class="preprocessor">#define PPI_CMD_CTRL_CFG_IO_CFG3_SHIFT (12U)</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#afde89e057cf6b706ea5fd6e4e1f9de19">  595</a></span><span class="preprocessor">#define PPI_CMD_CTRL_CFG_IO_CFG3_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CMD_CTRL_CFG_IO_CFG3_SHIFT) &amp; PPI_CMD_CTRL_CFG_IO_CFG3_MASK)</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ae5e1ada8761b73c62f6d07b495089c30">  596</a></span><span class="preprocessor">#define PPI_CMD_CTRL_CFG_IO_CFG3_GET(x) (((uint32_t)(x) &amp; PPI_CMD_CTRL_CFG_IO_CFG3_MASK) &gt;&gt; PPI_CMD_CTRL_CFG_IO_CFG3_SHIFT)</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span> </div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="comment">/*</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="comment"> * IO_CFG2 (RW)</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="comment"> *</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="comment"> */</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ae0698912b762ba25690c65522366f4a3">  602</a></span><span class="preprocessor">#define PPI_CMD_CTRL_CFG_IO_CFG2_MASK (0x100U)</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#af14a920340e3b29400cccec6b8e2c926">  603</a></span><span class="preprocessor">#define PPI_CMD_CTRL_CFG_IO_CFG2_SHIFT (8U)</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a515953ceebdced8b6e73ec8500fdbd45">  604</a></span><span class="preprocessor">#define PPI_CMD_CTRL_CFG_IO_CFG2_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CMD_CTRL_CFG_IO_CFG2_SHIFT) &amp; PPI_CMD_CTRL_CFG_IO_CFG2_MASK)</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a3dc0019ad1b4972a7e4f35ec51c62881">  605</a></span><span class="preprocessor">#define PPI_CMD_CTRL_CFG_IO_CFG2_GET(x) (((uint32_t)(x) &amp; PPI_CMD_CTRL_CFG_IO_CFG2_MASK) &gt;&gt; PPI_CMD_CTRL_CFG_IO_CFG2_SHIFT)</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span> </div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="comment">/*</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="comment"> * IO_CFG1 (RW)</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="comment"> *</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="comment"> */</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a5430a3498d79bd50fa57bebd0bffb6d1">  611</a></span><span class="preprocessor">#define PPI_CMD_CTRL_CFG_IO_CFG1_MASK (0x10U)</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a177ac7cf1ddf3376d2766fab2745b91f">  612</a></span><span class="preprocessor">#define PPI_CMD_CTRL_CFG_IO_CFG1_SHIFT (4U)</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#abc3634645561cc0aafde85543c60e3ee">  613</a></span><span class="preprocessor">#define PPI_CMD_CTRL_CFG_IO_CFG1_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CMD_CTRL_CFG_IO_CFG1_SHIFT) &amp; PPI_CMD_CTRL_CFG_IO_CFG1_MASK)</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a0e4a66ac1e46fddd70ecde58eaeceb93">  614</a></span><span class="preprocessor">#define PPI_CMD_CTRL_CFG_IO_CFG1_GET(x) (((uint32_t)(x) &amp; PPI_CMD_CTRL_CFG_IO_CFG1_MASK) &gt;&gt; PPI_CMD_CTRL_CFG_IO_CFG1_SHIFT)</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span> </div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="comment">/*</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="comment"> * IO_CFG0 (RW)</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="comment"> *</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="comment"> * for OUT, it defines the output value(0 or 1);</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="comment"> * for IN, it defines whether to wait for ready(ready polarity is defined in ctrl_pad_pol)</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="comment"> */</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a638d4e2668ac4e65eaae6b8fc7b3f9a3">  622</a></span><span class="preprocessor">#define PPI_CMD_CTRL_CFG_IO_CFG0_MASK (0x1U)</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a5b9027052d05530224f5ae0113d20784">  623</a></span><span class="preprocessor">#define PPI_CMD_CTRL_CFG_IO_CFG0_SHIFT (0U)</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#af3afd22458fec62c49bab2477dbc33eb">  624</a></span><span class="preprocessor">#define PPI_CMD_CTRL_CFG_IO_CFG0_SET(x) (((uint32_t)(x) &lt;&lt; PPI_CMD_CTRL_CFG_IO_CFG0_SHIFT) &amp; PPI_CMD_CTRL_CFG_IO_CFG0_MASK)</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#aa0498a50e3e2e15ea344a2cd6924eeb7">  625</a></span><span class="preprocessor">#define PPI_CMD_CTRL_CFG_IO_CFG0_GET(x) (((uint32_t)(x) &amp; PPI_CMD_CTRL_CFG_IO_CFG0_MASK) &gt;&gt; PPI_CMD_CTRL_CFG_IO_CFG0_SHIFT)</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span> </div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span> </div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span> </div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment">/* CS register group index macro definition */</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#aca352d3889d7ebd09ca38edb3cdcc76d">  630</a></span><span class="preprocessor">#define PPI_CS_0 (0UL)</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a708c230c3703af3de126bd244483dc9a">  631</a></span><span class="preprocessor">#define PPI_CS_1 (1UL)</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a07d831c763fb1a2465aa4d7a624b92a7">  632</a></span><span class="preprocessor">#define PPI_CS_2 (2UL)</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a742e0e1571d78de11f2175f8b9795795">  633</a></span><span class="preprocessor">#define PPI_CS_3 (3UL)</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span> </div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="comment">/* CMD register group index macro definition */</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a86d6980e1dace3b3638a757b408f3412">  636</a></span><span class="preprocessor">#define PPI_CMD_0 (0UL)</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a11bf3de04e38be7a4137b2f74c773797">  637</a></span><span class="preprocessor">#define PPI_CMD_1 (1UL)</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a727b3e8c053bab14978b6500df98596b">  638</a></span><span class="preprocessor">#define PPI_CMD_2 (2UL)</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#aa76bc49e77c1be77f6d6e4b6d2fcb989">  639</a></span><span class="preprocessor">#define PPI_CMD_3 (3UL)</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a3f62ef42e22ff274b6fac6394307b85e">  640</a></span><span class="preprocessor">#define PPI_CMD_4 (4UL)</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a8032a2488e2d585347ec19464deb9dca">  641</a></span><span class="preprocessor">#define PPI_CMD_5 (5UL)</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a6b14760e22f54f9d61daaccbacb4a601">  642</a></span><span class="preprocessor">#define PPI_CMD_6 (6UL)</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a55ac29ac0eeab37c86cd8a257cd351da">  643</a></span><span class="preprocessor">#define PPI_CMD_7 (7UL)</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a0b3df0fd33ebd8a104c26e4c042f389e">  644</a></span><span class="preprocessor">#define PPI_CMD_8 (8UL)</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ad0762b91f4b92b67b725dc095582e4bf">  645</a></span><span class="preprocessor">#define PPI_CMD_9 (9UL)</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a05b5dfcc7e4b453b844d3d45eff6dca1">  646</a></span><span class="preprocessor">#define PPI_CMD_10 (10UL)</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a9439ef93f283053421f0578649d31fd1">  647</a></span><span class="preprocessor">#define PPI_CMD_11 (11UL)</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#adf5e1d7c58f2b17be75799aeb135a81f">  648</a></span><span class="preprocessor">#define PPI_CMD_12 (12UL)</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a65662bda12eb5d88ee5e83156b3a7b9e">  649</a></span><span class="preprocessor">#define PPI_CMD_13 (13UL)</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#afc9c6a364482f8eab0d03f67e9099f1a">  650</a></span><span class="preprocessor">#define PPI_CMD_14 (14UL)</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a3b8431ca341caa74b388de69e31253e5">  651</a></span><span class="preprocessor">#define PPI_CMD_15 (15UL)</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a36a097371dd22edd212b65c751abe08a">  652</a></span><span class="preprocessor">#define PPI_CMD_16 (16UL)</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a0087ec55a4b8b3a7c13b8aea9541d638">  653</a></span><span class="preprocessor">#define PPI_CMD_17 (17UL)</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a49df3a45a888a1f503c5253bcfd5dda0">  654</a></span><span class="preprocessor">#define PPI_CMD_18 (18UL)</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a91e4f6822bc0885d42d39438dbff9990">  655</a></span><span class="preprocessor">#define PPI_CMD_19 (19UL)</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ab5dab4f025b0f4ac905319464f33e773">  656</a></span><span class="preprocessor">#define PPI_CMD_20 (20UL)</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ae25f17875fdfbd822c868dd954b5c147">  657</a></span><span class="preprocessor">#define PPI_CMD_21 (21UL)</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a18fb12af8d98d0bccd962dffbf23cd92">  658</a></span><span class="preprocessor">#define PPI_CMD_22 (22UL)</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a88c7f894f256e6d28272219f7e9b2dc5">  659</a></span><span class="preprocessor">#define PPI_CMD_23 (23UL)</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a4e86bddf4607994d8b1246563918507a">  660</a></span><span class="preprocessor">#define PPI_CMD_24 (24UL)</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ac01347301c19d3b75f5c8d88db61ab81">  661</a></span><span class="preprocessor">#define PPI_CMD_25 (25UL)</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#abf3dc6649d1636103b570328844e56c9">  662</a></span><span class="preprocessor">#define PPI_CMD_26 (26UL)</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ad986fd6549e3d51f25c537c923b06a50">  663</a></span><span class="preprocessor">#define PPI_CMD_27 (27UL)</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a1841eef7989e52165ea71b620c14007a">  664</a></span><span class="preprocessor">#define PPI_CMD_28 (28UL)</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#aba6cb0d180a30fdaa6d04618416c2ee2">  665</a></span><span class="preprocessor">#define PPI_CMD_29 (29UL)</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a44c85f95cf5bbea84fbeedada1a872b7">  666</a></span><span class="preprocessor">#define PPI_CMD_30 (30UL)</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ab07bc4e2910cc077d162178b719e75f9">  667</a></span><span class="preprocessor">#define PPI_CMD_31 (31UL)</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ab58d81481e63055081c6bcb71875de40">  668</a></span><span class="preprocessor">#define PPI_CMD_32 (32UL)</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a7d41b6fa7563b708ad242e82f07b65c8">  669</a></span><span class="preprocessor">#define PPI_CMD_33 (33UL)</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ae448bd1ab9c23f32cedfda42181ad40e">  670</a></span><span class="preprocessor">#define PPI_CMD_34 (34UL)</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a8788eaf7de65765b159a258bde8e5d80">  671</a></span><span class="preprocessor">#define PPI_CMD_35 (35UL)</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a0c209e3b585320d58c17e189a7352ff0">  672</a></span><span class="preprocessor">#define PPI_CMD_36 (36UL)</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#af1779c53149ca028eaf5ea91ad934ae8">  673</a></span><span class="preprocessor">#define PPI_CMD_37 (37UL)</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a0e428544f92e61da89b116e69cf44f16">  674</a></span><span class="preprocessor">#define PPI_CMD_38 (38UL)</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a6da76e6027d3109a106ccd46021c78d1">  675</a></span><span class="preprocessor">#define PPI_CMD_39 (39UL)</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#aa9f760088510f82da4b1d4b508c8fc2b">  676</a></span><span class="preprocessor">#define PPI_CMD_40 (40UL)</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a587447354b23558a7dd82abff6a3863e">  677</a></span><span class="preprocessor">#define PPI_CMD_41 (41UL)</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a237ddfd6fadf3f5d79342ee07ba93ca9">  678</a></span><span class="preprocessor">#define PPI_CMD_42 (42UL)</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ace15aaf4635a7ca186ed41511c4ebec0">  679</a></span><span class="preprocessor">#define PPI_CMD_43 (43UL)</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a40217afd1a0ef8b1768943d3fad6affa">  680</a></span><span class="preprocessor">#define PPI_CMD_44 (44UL)</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#aa9d904fa09c7ab588d7e9b38fe6c143c">  681</a></span><span class="preprocessor">#define PPI_CMD_45 (45UL)</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ab94589f61ab031589db3243b38501c01">  682</a></span><span class="preprocessor">#define PPI_CMD_46 (46UL)</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a49bf14c8bf3d3513d7417afbe2c8cdd5">  683</a></span><span class="preprocessor">#define PPI_CMD_47 (47UL)</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a35b12f45e715aee0ce61204c13a09512">  684</a></span><span class="preprocessor">#define PPI_CMD_48 (48UL)</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ac61897b80b0250335ebbb01c7e174c59">  685</a></span><span class="preprocessor">#define PPI_CMD_49 (49UL)</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#abcaebcabc74674bbcd9c1809a525196e">  686</a></span><span class="preprocessor">#define PPI_CMD_50 (50UL)</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a4f7e3064693a80f125b93244b851a422">  687</a></span><span class="preprocessor">#define PPI_CMD_51 (51UL)</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a5b54076e1683958367d35b7d886f43ee">  688</a></span><span class="preprocessor">#define PPI_CMD_52 (52UL)</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a7b98776ba6728bfb79962d82caf2a3f1">  689</a></span><span class="preprocessor">#define PPI_CMD_53 (53UL)</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#afbb113734a45f8552384490b66343b55">  690</a></span><span class="preprocessor">#define PPI_CMD_54 (54UL)</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a81feabb7c938e7554bf7cb2392236367">  691</a></span><span class="preprocessor">#define PPI_CMD_55 (55UL)</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ad1e230fa2f0acd8dbb5f0ba3058f2587">  692</a></span><span class="preprocessor">#define PPI_CMD_56 (56UL)</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a16b10880f2d6b038be654d7a381ea367">  693</a></span><span class="preprocessor">#define PPI_CMD_57 (57UL)</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ae7003ff7a79561ad1fa22ffa3ed1c8b9">  694</a></span><span class="preprocessor">#define PPI_CMD_58 (58UL)</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#ae045ab380a9ec31a54bf30d3feef9a74">  695</a></span><span class="preprocessor">#define PPI_CMD_59 (59UL)</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a913bf4b1c22b6adbb22c1c5d2d54f57e">  696</a></span><span class="preprocessor">#define PPI_CMD_61 (61UL)</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#aba0559821010757e78e4421a7d755d1a">  697</a></span><span class="preprocessor">#define PPI_CMD_62 (62UL)</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html#a9e4acf334dd8f6105ee624d68b4f561a">  698</a></span><span class="preprocessor">#define PPI_CMD_63 (63UL)</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span> </div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span> </div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_PPI_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructPPI__Type_html"><div class="ttname"><a href="structPPI__Type.html">PPI_Type</a></div><div class="ttdef"><b>Definition</b> hpm_ppi_regs.h:12</div></div>
<div class="ttc" id="astructPPI__Type_html_a06d2ebff275312e0d079f347be2b166e"><div class="ttname"><a href="structPPI__Type.html#a06d2ebff275312e0d079f347be2b166e">PPI_Type::RESERVED1</a></div><div class="ttdeci">__R uint8_t RESERVED1[4]</div><div class="ttdef"><b>Definition</b> hpm_ppi_regs.h:18</div></div>
<div class="ttc" id="astructPPI__Type_html_a0fa4a6933ec232d995d7af81d37e12c8"><div class="ttname"><a href="structPPI__Type.html#a0fa4a6933ec232d995d7af81d37e12c8">PPI_Type::CLKPIN_CFG</a></div><div class="ttdeci">__RW uint32_t CLKPIN_CFG</div><div class="ttdef"><b>Definition</b> hpm_ppi_regs.h:16</div></div>
<div class="ttc" id="astructPPI__Type_html_a16a00cc3689020196b6d4c3feba1a8e1"><div class="ttname"><a href="structPPI__Type.html#a16a00cc3689020196b6d4c3feba1a8e1">PPI_Type::AD_CFG</a></div><div class="ttdeci">__RW uint32_t AD_CFG</div><div class="ttdef"><b>Definition</b> hpm_ppi_regs.h:33</div></div>
<div class="ttc" id="astructPPI__Type_html_a28a6c02a6be8dce79843e13a4e5f868a"><div class="ttname"><a href="structPPI__Type.html#a28a6c02a6be8dce79843e13a4e5f868a">PPI_Type::RESERVED2</a></div><div class="ttdeci">__R uint8_t RESERVED2[24]</div><div class="ttdef"><b>Definition</b> hpm_ppi_regs.h:21</div></div>
<div class="ttc" id="astructPPI__Type_html_a3c3ee3818baaab69afe9c2b45707db9b"><div class="ttname"><a href="structPPI__Type.html#a3c3ee3818baaab69afe9c2b45707db9b">PPI_Type::CFG0</a></div><div class="ttdeci">__RW uint32_t CFG0</div><div class="ttdef"><b>Definition</b> hpm_ppi_regs.h:23</div></div>
<div class="ttc" id="astructPPI__Type_html_a4008a540a18b13d98e7480bb56501c99"><div class="ttname"><a href="structPPI__Type.html#a4008a540a18b13d98e7480bb56501c99">PPI_Type::CMD_CFG</a></div><div class="ttdeci">__RW uint32_t CMD_CFG</div><div class="ttdef"><b>Definition</b> hpm_ppi_regs.h:32</div></div>
<div class="ttc" id="astructPPI__Type_html_a4993ca52e4ba7395d304915a5c8bdf8c"><div class="ttname"><a href="structPPI__Type.html#a4993ca52e4ba7395d304915a5c8bdf8c">PPI_Type::IRQ_STS</a></div><div class="ttdeci">__RW uint32_t IRQ_STS</div><div class="ttdef"><b>Definition</b> hpm_ppi_regs.h:19</div></div>
<div class="ttc" id="astructPPI__Type_html_a56694ac594665f88da0e200f2d81dd5d"><div class="ttname"><a href="structPPI__Type.html#a56694ac594665f88da0e200f2d81dd5d">PPI_Type::IRQ_EN</a></div><div class="ttdeci">__RW uint32_t IRQ_EN</div><div class="ttdef"><b>Definition</b> hpm_ppi_regs.h:20</div></div>
<div class="ttc" id="astructPPI__Type_html_a8ddfc00652a891126ad59a0f5ae03058"><div class="ttname"><a href="structPPI__Type.html#a8ddfc00652a891126ad59a0f5ae03058">PPI_Type::RESERVED0</a></div><div class="ttdeci">__R uint8_t RESERVED0[12]</div><div class="ttdef"><b>Definition</b> hpm_ppi_regs.h:15</div></div>
<div class="ttc" id="astructPPI__Type_html_aa984a2cc8e342cbf62a177ce8f453672"><div class="ttname"><a href="structPPI__Type.html#aa984a2cc8e342cbf62a177ce8f453672">PPI_Type::CFG4</a></div><div class="ttdeci">__RW uint32_t CFG4</div><div class="ttdef"><b>Definition</b> hpm_ppi_regs.h:27</div></div>
<div class="ttc" id="astructPPI__Type_html_aad6dba3a3a811591f7b743d38c99bd00"><div class="ttname"><a href="structPPI__Type.html#aad6dba3a3a811591f7b743d38c99bd00">PPI_Type::CFG1</a></div><div class="ttdeci">__RW uint32_t CFG1</div><div class="ttdef"><b>Definition</b> hpm_ppi_regs.h:24</div></div>
<div class="ttc" id="astructPPI__Type_html_ab3d94b621dc33454e929cf2733671206"><div class="ttname"><a href="structPPI__Type.html#ab3d94b621dc33454e929cf2733671206">PPI_Type::GLB_CFG</a></div><div class="ttdeci">__RW uint32_t GLB_CFG</div><div class="ttdef"><b>Definition</b> hpm_ppi_regs.h:13</div></div>
<div class="ttc" id="astructPPI__Type_html_ad920ae46058f8f98a546d114a0e97528"><div class="ttname"><a href="structPPI__Type.html#ad920ae46058f8f98a546d114a0e97528">PPI_Type::CTRL_CFG</a></div><div class="ttdeci">__RW uint32_t CTRL_CFG</div><div class="ttdef"><b>Definition</b> hpm_ppi_regs.h:34</div></div>
<div class="ttc" id="astructPPI__Type_html_ade8c03ef490ce83da20d82e73136af57"><div class="ttname"><a href="structPPI__Type.html#ade8c03ef490ce83da20d82e73136af57">PPI_Type::CFG2</a></div><div class="ttdeci">__RW uint32_t CFG2</div><div class="ttdef"><b>Definition</b> hpm_ppi_regs.h:25</div></div>
<div class="ttc" id="astructPPI__Type_html_ae057ec7defe70b88d47bbf2d68d557d1"><div class="ttname"><a href="structPPI__Type.html#ae057ec7defe70b88d47bbf2d68d557d1">PPI_Type::RESERVED3</a></div><div class="ttdeci">__R uint8_t RESERVED3[832]</div><div class="ttdef"><b>Definition</b> hpm_ppi_regs.h:30</div></div>
<div class="ttc" id="astructPPI__Type_html_ae2a9f5ecc83ec032321b0c8a3f47d2e1"><div class="ttname"><a href="structPPI__Type.html#ae2a9f5ecc83ec032321b0c8a3f47d2e1">PPI_Type::CFG3</a></div><div class="ttdeci">__RW uint32_t CFG3</div><div class="ttdef"><b>Definition</b> hpm_ppi_regs.h:26</div></div>
<div class="ttc" id="astructPPI__Type_html_ae49e88c0d90ae4c299acb9d62a6e9161"><div class="ttname"><a href="structPPI__Type.html#ae49e88c0d90ae4c299acb9d62a6e9161">PPI_Type::PAD_CFG</a></div><div class="ttdeci">__RW uint32_t PAD_CFG</div><div class="ttdef"><b>Definition</b> hpm_ppi_regs.h:14</div></div>
<div class="ttc" id="astructPPI__Type_html_af2219063d1cfe621a1c89be54afbbe43"><div class="ttname"><a href="structPPI__Type.html#af2219063d1cfe621a1c89be54afbbe43">PPI_Type::TM_CFG</a></div><div class="ttdeci">__RW uint32_t TM_CFG</div><div class="ttdef"><b>Definition</b> hpm_ppi_regs.h:17</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_3c704b5ae633eeec3f8fdcdbd00dedae.html">HPM6E00</a></li><li class="navelem"><a class="el" href="dir_cf55b2ecca8f1a435bcea4a6a4f0afee.html">ip</a></li><li class="navelem"><a class="el" href="HPM6E00_2ip_2hpm__ppi__regs_8h.html">hpm_ppi_regs.h</a></li>
    <li class="footer">Generated on Mon Mar 31 2025 13:17:18 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
