[DONE> core0 pc=0x180081ac serial_rea_chr(+0) PUSH bitcount(2) UnalignedAllowd(0) rlist(0x4800) SP(R13[536891760 0x20005170]) : SP(R13[536891752 0x20005168]) CPSR(0x60000093)  
[DONE> core0 pc=0x180081b0 serial_rea_chr(+4) ADD Rd(R11[536891804 0x2000519c]) SP(R13[536891752 0x20005168]) imm32(4) : Rd(R11[536891756 0x2000516c]) CF[0100] CPSR(0x60000093)  
[DONE> core0 pc=0x180081b4 serial_rea_chr(+8) SUB Rd(R13[536891752 0x20005168]) Rn(R13[536891752 0x20005168]) imm32(16) : Rd(R13[536891736 0x20005158]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x180081b8 serial_rea_chr(+c) STR imm32(16) add(0) index(1) wback(0) Rn(R11[536891756 0x2000516c]) Rt(R0[536874344 0x20000d68]) : Rn(R11[536891756 0x2000516c]) CPSR(0x60000093)  
[DONE> core0 pc=0x180081bc serial_rea_chr(+10) STR imm32(20) add(0) index(1) wback(0) Rn(R11[536891756 0x2000516c]) Rt(R1[536891779 0x20005183]) : Rn(R11[536891756 0x2000516c]) CPSR(0x60000093)  
[DONE> core0 pc=0x180081c0 serial_rea_chr(+14) BL imm32(33760) type(ARM) : LR(R14[402686404 0x180081c4]) CPSR(0x60000093)  
[DONE> core0 pc=0x180105a8 loc_cpu(+0) PUSH bitcount(2) UnalignedAllowd(0) rlist(0x4800) SP(R13[536891736 0x20005158]) : SP(R13[536891728 0x20005150]) CPSR(0x60000093)  
[DONE> core0 pc=0x180105ac loc_cpu(+4) ADD Rd(R11[536891756 0x2000516c]) SP(R13[536891728 0x20005150]) imm32(4) : Rd(R11[536891732 0x20005154]) CF[0100] CPSR(0x60000093)  
[DONE> core0 pc=0x180105b0 loc_cpu(+8) SUB Rd(R13[536891728 0x20005150]) Rn(R13[536891728 0x20005150]) imm32(8) : Rd(R13[536891720 0x20005148]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x180105b4 loc_cpu(+c) BL imm32(-860) type(ARM) : LR(R14[402720184 0x180105b8]) CPSR(0x60000093)  
[DONE> core0 pc=0x18010260 sense_context(+0) PUSH bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536891720 0x20005148]) : SP(R13[536891716 0x20005144]) CPSR(0x60000093)  
[DONE> core0 pc=0x18010264 sense_context(+4) ADD Rd(R11[536891732 0x20005154]) SP(R13[536891716 0x20005144]) imm32(0) : Rd(R11[536891716 0x20005144]) CF[0100] CPSR(0x60000093)  
[DONE> core0 pc=0x18010268 sense_context(+8) MOVW Rd(R3[536891779 0x20005183]) imm32(49556) : Rd(R3[49556 0xc194]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x1801026c sense_context(+c) MOVT Rd(R3[49556 0xc194]) imm16(8192) : Rd(R3[536920468 0x2000c194]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18010270 sense_context(+10) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[536920468 0x2000c194]) Rt(R3[536920468 0x2000c194]) : Rt(R3[0 0x0]) CPSR(0x60000093)  
[DONE> core0 pc=0x18010274 sense_context(+14) CMP Rn(R3[0 0x0]) imm32(0) : compare(0) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18010278 sense_context(+18) MOV NE Rd(R3[0 0x0]) imm32(1) : Rd(R3[0 0x0]) CF[0110] CPSR(0x60000093) [Skip] 
[DONE> core0 pc=0x1801027c sense_context(+1c) MOV EQ Rd(R3[0 0x0]) imm32(0) : Rd(R3[0 0x0]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18010280 sense_context(+20) UXTB Rd(R3[0 0x0]) rotation(0) Rm(R3[0 0x0]) : Rd(R3[0 0x0]) CPSR(0x60000093)  
[DONE> core0 pc=0x18010284 sense_context(+24) MOV Rd(R0[536874344 0x20000d68]) Rm(R3[0 0x0]) : Rd(R0[0 0x0]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18010288 sense_context(+28) SUB Rd(R13[536891716 0x20005144]) Rn(R11[536891716 0x20005144]) imm32(0) : Rd(R13[536891716 0x20005144]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x1801028c sense_context(+2c) POP bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536891716 0x20005144]) : SP(R13[536891720 0x20005148]) CPSR(0x60000093)  
[DONE> core0 pc=0x18010290 sense_context(+30) BX Rm(R14[402720184 0x180105b8]) : CPSR(0x60000093)  
[DONE> core0 pc=0x180105b8 loc_cpu(+10) MOV Rd(R3[0 0x0]) Rm(R0[0 0x0]) : Rd(R3[0 0x0]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x180105bc loc_cpu(+14) CMP Rn(R3[0 0x0]) imm32(0) : compare(0) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x180105c0 loc_cpu(+18) B EQ imm32(8) PC(R15[402720200 0x180105c8]) : CPSR(0x60000093)  
[DONE> core0 pc=0x180105d0 loc_cpu(+28) BL imm32(-772) type(ARM) : LR(R14[402720212 0x180105d4]) CPSR(0x60000093)  
[DONE> core0 pc=0x180102d4 x_sense_lock(+0) PUSH bitcount(2) UnalignedAllowd(0) rlist(0x4800) SP(R13[536891720 0x20005148]) : SP(R13[536891712 0x20005140]) CPSR(0x60000093)  
[DONE> core0 pc=0x180102d8 x_sense_lock(+4) ADD Rd(R11[536891732 0x20005154]) SP(R13[536891712 0x20005140]) imm32(4) : Rd(R11[536891716 0x20005144]) CF[0100] CPSR(0x60000093)  
[DONE> core0 pc=0x180102dc x_sense_lock(+8) BL imm32(-208) type(ARM) : LR(R14[402719456 0x180102e0]) CPSR(0x60000093)  
[DONE> core0 pc=0x18010214 current_sr(+0) PUSH bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536891712 0x20005140]) : SP(R13[536891708 0x2000513c]) CPSR(0x60000093)  
[DONE> core0 pc=0x18010218 current_sr(+4) ADD Rd(R11[536891716 0x20005144]) SP(R13[536891708 0x2000513c]) imm32(0) : Rd(R11[536891708 0x2000513c]) CF[0100] CPSR(0x60000093)  
[DONE> core0 pc=0x1801021c current_sr(+8) SUB Rd(R13[536891708 0x2000513c]) Rn(R13[536891708 0x2000513c]) imm32(12) : Rd(R13[536891696 0x20005130]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18010220 current_sr(+c) MRS Rd(R3[0 0x0]) : Rd(R3[1610612883 0x60000093]) CPSR(0x60000093)  
[DONE> core0 pc=0x18010224 current_sr(+10) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536891708 0x2000513c]) Rt(R3[1610612883 0x60000093]) : Rn(R11[536891708 0x2000513c]) CPSR(0x60000093)  
[DONE> core0 pc=0x18010228 current_sr(+14) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536891708 0x2000513c]) Rt(R3[1610612883 0x60000093]) : Rt(R3[1610612883 0x60000093]) CPSR(0x60000093)  
[DONE> core0 pc=0x1801022c current_sr(+18) MOV Rd(R0[0 0x0]) Rm(R3[1610612883 0x60000093]) : Rd(R0[1610612883 0x60000093]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18010230 current_sr(+1c) SUB Rd(R13[536891696 0x20005130]) Rn(R11[536891708 0x2000513c]) imm32(0) : Rd(R13[536891708 0x2000513c]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18010234 current_sr(+20) POP bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536891708 0x2000513c]) : SP(R13[536891712 0x20005140]) CPSR(0x60000093)  
[DONE> core0 pc=0x18010238 current_sr(+24) BX Rm(R14[402719456 0x180102e0]) : CPSR(0x60000093)  
[DONE> core0 pc=0x180102e0 x_sense_lock(+c) MOV Rd(R3[1610612883 0x60000093]) Rm(R0[1610612883 0x60000093]) : Rd(R3[1610612883 0x60000093]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x180102e4 x_sense_lock(+10) AND Rd(R3[1610612883 0x60000093]) Rn(R3[1610612883 0x60000093]) imm32(128) : Rd(R3[128 0x80]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x180102e8 x_sense_lock(+14) CMP Rn(R3[128 0x80]) imm32(0) : compare(128) CF[0110] CPSR(0x20000093)  
[DONE> core0 pc=0x180102ec x_sense_lock(+18) MOV NE Rd(R3[128 0x80]) imm32(1) : Rd(R3[1 0x1]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x180102f0 x_sense_lock(+1c) MOV EQ Rd(R3[1 0x1]) imm32(0) : Rd(R3[1 0x1]) CF[0010] CPSR(0x20000093) [Skip] 
[DONE> core0 pc=0x180102f4 x_sense_lock(+20) UXTB Rd(R3[1 0x1]) rotation(0) Rm(R3[1 0x1]) : Rd(R3[1 0x1]) CPSR(0x20000093)  
[DONE> core0 pc=0x180102f8 x_sense_lock(+24) MOV Rd(R0[1610612883 0x60000093]) Rm(R3[1 0x1]) : Rd(R0[1 0x1]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x180102fc x_sense_lock(+28) POP bitcount(2) UnalignedAllowd(0) rlist(0x8800) SP(R13[536891712 0x20005140]) : SP(R13[536891720 0x20005148]) CPSR(0x20000093)  
[DONE> core0 pc=0x180105d4 loc_cpu(+2c) MOV Rd(R3[1 0x1]) Rm(R0[1 0x1]) : Rd(R3[1 0x1]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x180105d8 loc_cpu(+30) CMP Rn(R3[1 0x1]) imm32(0) : compare(1) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x180105dc loc_cpu(+34) B NE imm32(0) PC(R15[402720228 0x180105e4]) : CPSR(0x20000093)  
[DONE> core0 pc=0x180105e4 loc_cpu(+3c) MOV Rd(R3[1 0x1]) imm32(0) : Rd(R3[0 0x0]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x180105e8 loc_cpu(+40) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536891732 0x20005154]) Rt(R3[0 0x0]) : Rn(R11[536891732 0x20005154]) CPSR(0x20000093)  
[DONE> core0 pc=0x180105ec loc_cpu(+44) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536891732 0x20005154]) Rt(R3[0 0x0]) : Rt(R3[0 0x0]) CPSR(0x20000093)  
[DONE> core0 pc=0x180105f0 loc_cpu(+48) MOV Rd(R0[1 0x1]) Rm(R3[0 0x0]) : Rd(R0[0 0x0]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x180105f4 loc_cpu(+4c) SUB Rd(R13[536891720 0x20005148]) Rn(R11[536891732 0x20005154]) imm32(4) : Rd(R13[536891728 0x20005150]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x180105f8 loc_cpu(+50) POP bitcount(2) UnalignedAllowd(0) rlist(0x8800) SP(R13[536891728 0x20005150]) : SP(R13[536891736 0x20005158]) CPSR(0x20000093)  
[DONE> core0 pc=0x180081c4 serial_rea_chr(+18) MOV Rd(R3[0 0x0]) Rm(R0[0 0x0]) : Rd(R3[0 0x0]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x180081c8 serial_rea_chr(+1c) CMP Rn(R3[0 0x0]) imm32(0) : compare(0) CF[0010] CPSR(0x60000093)  
[DONE> core0 pc=0x180081cc serial_rea_chr(+20) B GE imm32(12) PC(R15[402686420 0x180081d4]) : CPSR(0x60000093)  
[DONE> core0 pc=0x180081e0 serial_rea_chr(+34) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536891756 0x2000516c]) Rt(R3[0 0x0]) : Rt(R3[536874344 0x20000d68]) CPSR(0x60000093)  
[DONE> core0 pc=0x180081e4 serial_rea_chr(+38) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[536874344 0x20000d68]) Rt(R3[536874344 0x20000d68]) : Rt(R3[402730312 0x18012d48]) CPSR(0x60000093)  
[DONE> core0 pc=0x180081e8 serial_rea_chr(+3c) LDR imm32(12) add(1) index(1) wback(0) Rn(R3[402730312 0x18012d48]) Rt(R2[536920620 0x2000c22c]) : Rt(R2[536873208 0x200008f8]) CPSR(0x60000093)  
[DONE> core0 pc=0x180081ec serial_rea_chr(+40) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536891756 0x2000516c]) Rt(R3[402730312 0x18012d48]) : Rt(R3[536874344 0x20000d68]) CPSR(0x60000093)  
[DONE> core0 pc=0x180081f0 serial_rea_chr(+44) LDR imm32(20) add(1) index(1) wback(0) Rn(R3[536874344 0x20000d68]) Rt(R3[536874344 0x20000d68]) : Rt(R3[0 0x0]) CPSR(0x60000093)  
[DONE> core0 pc=0x180081f4 serial_rea_chr(+48) ADD Rd(R3[0 0x0]) Rn(R2[536873208 0x200008f8]) Rm(R3[0 0x0]) SRType(LSL) shift_n(0) : Rd(R3[536873208 0x200008f8]) CF[0100] CPSR(0x93)  
[DONE> core0 pc=0x180081f8 serial_rea_chr(+4c) LDRB imm32(0) add(1) index(1) wback(0) Rn(R3[536873208 0x200008f8]) Rt(R2[536873208 0x200008f8]) : Rt(R2[49 0x31]) CPSR(0x93)  
[DONE> core0 pc=0x180081fc serial_rea_chr(+50) LDR imm32(20) add(0) index(1) wback(0) Rn(R11[536891756 0x2000516c]) Rt(R3[536873208 0x200008f8]) : Rt(R3[536891779 0x20005183]) CPSR(0x93)  
[DONE> core0 pc=0x18008200 serial_rea_chr(+54) STRB imm32(0) add(1) index(1) wback(0) Rn(R3[536891779 0x20005183]) Rt(R2[49 0x31]) : Rn(R3[536891779 0x20005183]) CPSR(0x93)  
[DONE> core0 pc=0x18008204 serial_rea_chr(+58) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536891756 0x2000516c]) Rt(R3[536891779 0x20005183]) : Rt(R3[536874344 0x20000d68]) CPSR(0x93)  
[DONE> core0 pc=0x18008208 serial_rea_chr(+5c) LDR imm32(20) add(1) index(1) wback(0) Rn(R3[536874344 0x20000d68]) Rt(R3[536874344 0x20000d68]) : Rt(R3[0 0x0]) CPSR(0x93)  
[DONE> core0 pc=0x1800820c serial_rea_chr(+60) ADD Rd(R2[49 0x31]) Rn(R3[0 0x0]) imm32(1) : Rd(R2[1 0x1]) CF[0000] CPSR(0x93)  
[DONE> core0 pc=0x18008210 serial_rea_chr(+64) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536891756 0x2000516c]) Rt(R3[0 0x0]) : Rt(R3[536874344 0x20000d68]) CPSR(0x93)  
[DONE> core0 pc=0x18008214 serial_rea_chr(+68) STR imm32(20) add(1) index(1) wback(0) Rn(R3[536874344 0x20000d68]) Rt(R2[1 0x1]) : Rn(R3[536874344 0x20000d68]) CPSR(0x93)  
[DONE> core0 pc=0x18008218 serial_rea_chr(+6c) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536891756 0x2000516c]) Rt(R3[536874344 0x20000d68]) : Rt(R3[536874344 0x20000d68]) CPSR(0x93)  
[DONE> core0 pc=0x1800821c serial_rea_chr(+70) LDR imm32(20) add(1) index(1) wback(0) Rn(R3[536874344 0x20000d68]) Rt(R2[1 0x1]) : Rt(R2[1 0x1]) CPSR(0x93)  
[DONE> core0 pc=0x18008220 serial_rea_chr(+74) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536891756 0x2000516c]) Rt(R3[536874344 0x20000d68]) : Rt(R3[536874344 0x20000d68]) CPSR(0x93)  
[DONE> core0 pc=0x18008224 serial_rea_chr(+78) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[536874344 0x20000d68]) Rt(R3[536874344 0x20000d68]) : Rt(R3[402730312 0x18012d48]) CPSR(0x93)  
[DONE> core0 pc=0x18008228 serial_rea_chr(+7c) LDR imm32(8) add(1) index(1) wback(0) Rn(R3[402730312 0x18012d48]) Rt(R3[402730312 0x18012d48]) : Rt(R3[256 0x100]) CPSR(0x93)  
[DONE> core0 pc=0x1800822c serial_rea_chr(+80) CMP Rn(R2[1 0x1]) Rm(R3[256 0x100]) SRType(LSL) shift_n(0) : compare(-255) CF[0000] CPSR(0x80000093)  
[DONE> core0 pc=0x18008230 serial_rea_chr(+84) B NE imm32(8) PC(R15[402686520 0x18008238]) : CPSR(0x80000093)  
[DONE> core0 pc=0x18008240 serial_rea_chr(+94) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536891756 0x2000516c]) Rt(R3[256 0x100]) : Rt(R3[536874344 0x20000d68]) CPSR(0x80000093)  
[DONE> core0 pc=0x18008244 serial_rea_chr(+98) LDR imm32(28) add(1) index(1) wback(0) Rn(R3[536874344 0x20000d68]) Rt(R3[536874344 0x20000d68]) : Rt(R3[1 0x1]) CPSR(0x80000093)  
[DONE> core0 pc=0x18008248 serial_rea_chr(+9c) SUB Rd(R2[1 0x1]) Rn(R3[1 0x1]) imm32(1) : Rd(R2[0 0x0]) CF[1010] CPSR(0x80000093)  
[DONE> core0 pc=0x1800824c serial_rea_chr(+a0) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536891756 0x2000516c]) Rt(R3[1 0x1]) : Rt(R3[536874344 0x20000d68]) CPSR(0x80000093)  
[DONE> core0 pc=0x18008250 serial_rea_chr(+a4) STR imm32(28) add(1) index(1) wback(0) Rn(R3[536874344 0x20000d68]) Rt(R2[0 0x0]) : Rn(R3[536874344 0x20000d68]) CPSR(0x80000093)  
[DONE> core0 pc=0x18008254 serial_rea_chr(+a8) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536891756 0x2000516c]) Rt(R3[536874344 0x20000d68]) : Rt(R3[536874344 0x20000d68]) CPSR(0x80000093)  
[DONE> core0 pc=0x18008258 serial_rea_chr(+ac) LDR imm32(28) add(1) index(1) wback(0) Rn(R3[536874344 0x20000d68]) Rt(R3[536874344 0x20000d68]) : Rt(R3[0 0x0]) CPSR(0x80000093)  
[DONE> core0 pc=0x1800825c serial_rea_chr(+b0) CMP Rn(R3[0 0x0]) imm32(0) : compare(0) CF[1010] CPSR(0x60000093)  
[DONE> core0 pc=0x18008260 serial_rea_chr(+b4) MOV EQ Rd(R3[0 0x0]) imm32(1) : Rd(R3[1 0x1]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18008264 serial_rea_chr(+b8) MOV NE Rd(R3[1 0x1]) imm32(0) : Rd(R3[1 0x1]) CF[0110] CPSR(0x60000093) [Skip] 
[DONE> core0 pc=0x18008268 serial_rea_chr(+bc) UXTB Rd(R3[1 0x1]) rotation(0) Rm(R3[1 0x1]) : Rd(R3[1 0x1]) CPSR(0x60000093)  
[DONE> core0 pc=0x1800826c serial_rea_chr(+c0) STR imm32(12) add(0) index(1) wback(0) Rn(R11[536891756 0x2000516c]) Rt(R3[1 0x1]) : Rn(R11[536891756 0x2000516c]) CPSR(0x60000093)  
[DONE> core0 pc=0x18008270 serial_rea_chr(+c4) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536891756 0x2000516c]) Rt(R3[1 0x1]) : Rt(R3[536874344 0x20000d68]) CPSR(0x60000093)  
[DONE> core0 pc=0x18008274 serial_rea_chr(+c8) LDR imm32(36) add(1) index(1) wback(0) Rn(R3[536874344 0x20000d68]) Rt(R3[536874344 0x20000d68]) : Rt(R3[0 0x0]) CPSR(0x60000093)  
[DONE> core0 pc=0x18008278 serial_rea_chr(+cc) CMP Rn(R3[0 0x0]) imm32(0) : compare(0) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x1800827c serial_rea_chr(+d0) B EQ imm32(76) PC(R15[402686596 0x18008284]) : CPSR(0x60000093)  
[DONE> core0 pc=0x180082d0 serial_rea_chr(+124) BL imm32(33656) type(ARM) : LR(R14[402686676 0x180082d4]) CPSR(0x60000093)  
[DONE> core0 pc=0x18010650 unl_cpu(+0) PUSH bitcount(2) UnalignedAllowd(0) rlist(0x4800) SP(R13[536891736 0x20005158]) : SP(R13[536891728 0x20005150]) CPSR(0x60000093)  
[DONE> core0 pc=0x18010654 unl_cpu(+4) ADD Rd(R11[536891756 0x2000516c]) SP(R13[536891728 0x20005150]) imm32(4) : Rd(R11[536891732 0x20005154]) CF[0100] CPSR(0x60000093)  
[DONE> core0 pc=0x18010658 unl_cpu(+8) SUB Rd(R13[536891728 0x20005150]) Rn(R13[536891728 0x20005150]) imm32(8) : Rd(R13[536891720 0x20005148]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x1801065c unl_cpu(+c) BL imm32(-1028) type(ARM) : LR(R14[402720352 0x18010660]) CPSR(0x60000093)  
[DONE> core0 pc=0x18010260 sense_context(+0) PUSH bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536891720 0x20005148]) : SP(R13[536891716 0x20005144]) CPSR(0x60000093)  
[DONE> core0 pc=0x18010264 sense_context(+4) ADD Rd(R11[536891732 0x20005154]) SP(R13[536891716 0x20005144]) imm32(0) : Rd(R11[536891716 0x20005144]) CF[0100] CPSR(0x60000093)  
[DONE> core0 pc=0x18010268 sense_context(+8) MOVW Rd(R3[0 0x0]) imm32(49556) : Rd(R3[49556 0xc194]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x1801026c sense_context(+c) MOVT Rd(R3[49556 0xc194]) imm16(8192) : Rd(R3[536920468 0x2000c194]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18010270 sense_context(+10) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[536920468 0x2000c194]) Rt(R3[536920468 0x2000c194]) : Rt(R3[0 0x0]) CPSR(0x60000093)  
[DONE> core0 pc=0x18010274 sense_context(+14) CMP Rn(R3[0 0x0]) imm32(0) : compare(0) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18010278 sense_context(+18) MOV NE Rd(R3[0 0x0]) imm32(1) : Rd(R3[0 0x0]) CF[0110] CPSR(0x60000093) [Skip] 
[DONE> core0 pc=0x1801027c sense_context(+1c) MOV EQ Rd(R3[0 0x0]) imm32(0) : Rd(R3[0 0x0]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18010280 sense_context(+20) UXTB Rd(R3[0 0x0]) rotation(0) Rm(R3[0 0x0]) : Rd(R3[0 0x0]) CPSR(0x60000093)  
[DONE> core0 pc=0x18010284 sense_context(+24) MOV Rd(R0[0 0x0]) Rm(R3[0 0x0]) : Rd(R0[0 0x0]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18010288 sense_context(+28) SUB Rd(R13[536891716 0x20005144]) Rn(R11[536891716 0x20005144]) imm32(0) : Rd(R13[536891716 0x20005144]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x1801028c sense_context(+2c) POP bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536891716 0x20005144]) : SP(R13[536891720 0x20005148]) CPSR(0x60000093)  
[DONE> core0 pc=0x18010290 sense_context(+30) BX Rm(R14[402720352 0x18010660]) : CPSR(0x60000093)  
[DONE> core0 pc=0x18010660 unl_cpu(+10) MOV Rd(R3[0 0x0]) Rm(R0[0 0x0]) : Rd(R3[0 0x0]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18010664 unl_cpu(+14) CMP Rn(R3[0 0x0]) imm32(0) : compare(0) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18010668 unl_cpu(+18) B EQ imm32(8) PC(R15[402720368 0x18010670]) : CPSR(0x60000093)  
[DONE> core0 pc=0x18010678 unl_cpu(+28) BL imm32(-940) type(ARM) : LR(R14[402720380 0x1801067c]) CPSR(0x60000093)  
[DONE> core0 pc=0x180102d4 x_sense_lock(+0) PUSH bitcount(2) UnalignedAllowd(0) rlist(0x4800) SP(R13[536891720 0x20005148]) : SP(R13[536891712 0x20005140]) CPSR(0x60000093)  
[DONE> core0 pc=0x180102d8 x_sense_lock(+4) ADD Rd(R11[536891732 0x20005154]) SP(R13[536891712 0x20005140]) imm32(4) : Rd(R11[536891716 0x20005144]) CF[0100] CPSR(0x60000093)  
[DONE> core0 pc=0x180102dc x_sense_lock(+8) BL imm32(-208) type(ARM) : LR(R14[402719456 0x180102e0]) CPSR(0x60000093)  
[DONE> core0 pc=0x18010214 current_sr(+0) PUSH bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536891712 0x20005140]) : SP(R13[536891708 0x2000513c]) CPSR(0x60000093)  
[DONE> core0 pc=0x18010218 current_sr(+4) ADD Rd(R11[536891716 0x20005144]) SP(R13[536891708 0x2000513c]) imm32(0) : Rd(R11[536891708 0x2000513c]) CF[0100] CPSR(0x60000093)  
[DONE> core0 pc=0x1801021c current_sr(+8) SUB Rd(R13[536891708 0x2000513c]) Rn(R13[536891708 0x2000513c]) imm32(12) : Rd(R13[536891696 0x20005130]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18010220 current_sr(+c) MRS Rd(R3[0 0x0]) : Rd(R3[1610612883 0x60000093]) CPSR(0x60000093)  
[DONE> core0 pc=0x18010224 current_sr(+10) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536891708 0x2000513c]) Rt(R3[1610612883 0x60000093]) : Rn(R11[536891708 0x2000513c]) CPSR(0x60000093)  
[DONE> core0 pc=0x18010228 current_sr(+14) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536891708 0x2000513c]) Rt(R3[1610612883 0x60000093]) : Rt(R3[1610612883 0x60000093]) CPSR(0x60000093)  
[DONE> core0 pc=0x1801022c current_sr(+18) MOV Rd(R0[0 0x0]) Rm(R3[1610612883 0x60000093]) : Rd(R0[1610612883 0x60000093]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18010230 current_sr(+1c) SUB Rd(R13[536891696 0x20005130]) Rn(R11[536891708 0x2000513c]) imm32(0) : Rd(R13[536891708 0x2000513c]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18010234 current_sr(+20) POP bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536891708 0x2000513c]) : SP(R13[536891712 0x20005140]) CPSR(0x60000093)  
[DONE> core0 pc=0x18010238 current_sr(+24) BX Rm(R14[402719456 0x180102e0]) : CPSR(0x60000093)  
[DONE> core0 pc=0x180102e0 x_sense_lock(+c) MOV Rd(R3[1610612883 0x60000093]) Rm(R0[1610612883 0x60000093]) : Rd(R3[1610612883 0x60000093]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x180102e4 x_sense_lock(+10) AND Rd(R3[1610612883 0x60000093]) Rn(R3[1610612883 0x60000093]) imm32(128) : Rd(R3[128 0x80]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x180102e8 x_sense_lock(+14) CMP Rn(R3[128 0x80]) imm32(0) : compare(128) CF[0110] CPSR(0x20000093)  
[DONE> core0 pc=0x180102ec x_sense_lock(+18) MOV NE Rd(R3[128 0x80]) imm32(1) : Rd(R3[1 0x1]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x180102f0 x_sense_lock(+1c) MOV EQ Rd(R3[1 0x1]) imm32(0) : Rd(R3[1 0x1]) CF[0010] CPSR(0x20000093) [Skip] 
[DONE> core0 pc=0x180102f4 x_sense_lock(+20) UXTB Rd(R3[1 0x1]) rotation(0) Rm(R3[1 0x1]) : Rd(R3[1 0x1]) CPSR(0x20000093)  
[DONE> core0 pc=0x180102f8 x_sense_lock(+24) MOV Rd(R0[1610612883 0x60000093]) Rm(R3[1 0x1]) : Rd(R0[1 0x1]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x180102fc x_sense_lock(+28) POP bitcount(2) UnalignedAllowd(0) rlist(0x8800) SP(R13[536891712 0x20005140]) : SP(R13[536891720 0x20005148]) CPSR(0x20000093)  
[DONE> core0 pc=0x1801067c unl_cpu(+2c) MOV Rd(R3[1 0x1]) Rm(R0[1 0x1]) : Rd(R3[1 0x1]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18010680 unl_cpu(+30) CMP Rn(R3[1 0x1]) imm32(0) : compare(1) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18010684 unl_cpu(+34) B EQ imm32(0) PC(R15[402720396 0x1801068c]) : CPSR(0x20000093) [Skip] 
[DONE> core0 pc=0x18010688 unl_cpu(+38) BL imm32(-988) type(ARM) : LR(R14[402720396 0x1801068c]) CPSR(0x20000093)  
[DONE> core0 pc=0x180102b4 x_unlock_cpu(+0) PUSH bitcount(2) UnalignedAllowd(0) rlist(0x4800) SP(R13[536891720 0x20005148]) : SP(R13[536891712 0x20005140]) CPSR(0x20000093)  
[DONE> core0 pc=0x180102b8 x_unlock_cpu(+4) ADD Rd(R11[536891732 0x20005154]) SP(R13[536891712 0x20005140]) imm32(4) : Rd(R11[536891716 0x20005144]) CF[0000] CPSR(0x20000093)  
[DONE> core0 pc=0x180102bc x_unlock_cpu(+8) BL imm32(-176) type(ARM) : LR(R14[402719424 0x180102c0]) CPSR(0x20000093)  
[DONE> core0 pc=0x18010214 current_sr(+0) PUSH bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536891712 0x20005140]) : SP(R13[536891708 0x2000513c]) CPSR(0x20000093)  
[DONE> core0 pc=0x18010218 current_sr(+4) ADD Rd(R11[536891716 0x20005144]) SP(R13[536891708 0x2000513c]) imm32(0) : Rd(R11[536891708 0x2000513c]) CF[0000] CPSR(0x20000093)  
[DONE> core0 pc=0x1801021c current_sr(+8) SUB Rd(R13[536891708 0x2000513c]) Rn(R13[536891708 0x2000513c]) imm32(12) : Rd(R13[536891696 0x20005130]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18010220 current_sr(+c) MRS Rd(R3[1 0x1]) : Rd(R3[536871059 0x20000093]) CPSR(0x20000093)  
[DONE> core0 pc=0x18010224 current_sr(+10) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536891708 0x2000513c]) Rt(R3[536871059 0x20000093]) : Rn(R11[536891708 0x2000513c]) CPSR(0x20000093)  
[DONE> core0 pc=0x18010228 current_sr(+14) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536891708 0x2000513c]) Rt(R3[536871059 0x20000093]) : Rt(R3[536871059 0x20000093]) CPSR(0x20000093)  
[DONE> core0 pc=0x1801022c current_sr(+18) MOV Rd(R0[1 0x1]) Rm(R3[536871059 0x20000093]) : Rd(R0[536871059 0x20000093]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18010230 current_sr(+1c) SUB Rd(R13[536891696 0x20005130]) Rn(R11[536891708 0x2000513c]) imm32(0) : Rd(R13[536891708 0x2000513c]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18010234 current_sr(+20) POP bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536891708 0x2000513c]) : SP(R13[536891712 0x20005140]) CPSR(0x20000093)  
[DONE> core0 pc=0x18010238 current_sr(+24) BX Rm(R14[402719424 0x180102c0]) : CPSR(0x20000093)  
[DONE> core0 pc=0x180102c0 x_unlock_cpu(+c) MOV Rd(R3[536871059 0x20000093]) Rm(R0[536871059 0x20000093]) : Rd(R3[536871059 0x20000093]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x180102c4 x_unlock_cpu(+10) BIC Rd(R3[536871059 0x20000093]) Rn(R3[536871059 0x20000093]) imm32(128) : Rd(R3[536870931 0x20000013]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x180102c8 x_unlock_cpu(+14) MOV Rd(R0[536871059 0x20000093]) Rm(R3[536870931 0x20000013]) : Rd(R0[536870931 0x20000013]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x180102cc x_unlock_cpu(+18) BL imm32(-152) type(ARM) : LR(R14[402719440 0x180102d0]) CPSR(0x20000093)  
[DONE> core0 pc=0x1801023c set_sr(+0) PUSH bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536891712 0x20005140]) : SP(R13[536891708 0x2000513c]) CPSR(0x20000093)  
[DONE> core0 pc=0x18010240 set_sr(+4) ADD Rd(R11[536891716 0x20005144]) SP(R13[536891708 0x2000513c]) imm32(0) : Rd(R11[536891708 0x2000513c]) CF[0000] CPSR(0x20000093)  
[DONE> core0 pc=0x18010244 set_sr(+8) SUB Rd(R13[536891708 0x2000513c]) Rn(R13[536891708 0x2000513c]) imm32(12) : Rd(R13[536891696 0x20005130]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18010248 set_sr(+c) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536891708 0x2000513c]) Rt(R0[536870931 0x20000013]) : Rn(R11[536891708 0x2000513c]) CPSR(0x20000093)  
[DONE> core0 pc=0x1801024c set_sr(+10) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536891708 0x2000513c]) Rt(R3[536870931 0x20000013]) : Rt(R3[536870931 0x20000013]) CPSR(0x20000093)  
[DONE> core0 pc=0x18010250 set_sr(+14) MSR2 Rn(R3[536870931 0x20000013]) mask(0x9) write_spsr(0) : CPSR(0x20000093)  
[DONE> core0 pc=0x18010254 set_sr(+18) SUB Rd(R13[536891696 0x20005130]) Rn(R11[536891708 0x2000513c]) imm32(0) : Rd(R13[536891708 0x2000513c]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18010258 set_sr(+1c) POP bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536891708 0x2000513c]) : SP(R13[536891712 0x20005140]) CPSR(0x20000093)  
[DONE> core0 pc=0x1801025c set_sr(+20) BX Rm(R14[402719440 0x180102d0]) : CPSR(0x20000093)  
[DONE> core0 pc=0x180102d0 x_unlock_cpu(+1c) POP bitcount(2) UnalignedAllowd(0) rlist(0x8800) SP(R13[536891712 0x20005140]) : SP(R13[536891720 0x20005148]) CPSR(0x20000093)  
[DONE> core0 pc=0x1801068c unl_cpu(+3c) MOV Rd(R3[536870931 0x20000013]) imm32(0) : Rd(R3[0 0x0]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18010690 unl_cpu(+40) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536891732 0x20005154]) Rt(R3[0 0x0]) : Rn(R11[536891732 0x20005154]) CPSR(0x20000093)  
[DONE> core0 pc=0x18010694 unl_cpu(+44) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536891732 0x20005154]) Rt(R3[0 0x0]) : Rt(R3[0 0x0]) CPSR(0x20000093)  
[DONE> core0 pc=0x18010698 unl_cpu(+48) MOV Rd(R0[536870931 0x20000013]) Rm(R3[0 0x0]) : Rd(R0[0 0x0]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x1801069c unl_cpu(+4c) SUB Rd(R13[536891720 0x20005148]) Rn(R11[536891732 0x20005154]) imm32(4) : Rd(R13[536891728 0x20005150]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x180106a0 unl_cpu(+50) POP bitcount(2) UnalignedAllowd(0) rlist(0x8800) SP(R13[536891728 0x20005150]) : SP(R13[536891736 0x20005158]) CPSR(0x20000093)  
[DONE> core0 pc=0x180082d4 serial_rea_chr(+128) MOV Rd(R3[0 0x0]) Rm(R0[0 0x0]) : Rd(R3[0 0x0]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x180082d8 serial_rea_chr(+12c) CMP Rn(R3[0 0x0]) imm32(0) : compare(0) CF[0010] CPSR(0x60000093)  
[DONE> core0 pc=0x180082dc serial_rea_chr(+130) B GE imm32(12) PC(R15[402686692 0x180082e4]) : CPSR(0x60000093)  
[DONE> core0 pc=0x180082f0 serial_rea_chr(+144) LDR imm32(12) add(0) index(1) wback(0) Rn(R11[536891756 0x2000516c]) Rt(R3[0 0x0]) : Rt(R3[1 0x1]) CPSR(0x60000093)  
[DONE> core0 pc=0x180082f4 serial_rea_chr(+148) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536891756 0x2000516c]) Rt(R3[1 0x1]) : Rn(R11[536891756 0x2000516c]) CPSR(0x60000093)  
[DONE> core0 pc=0x180082f8 serial_rea_chr(+14c) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536891756 0x2000516c]) Rt(R3[1 0x1]) : Rt(R3[1 0x1]) CPSR(0x60000093)  
[DONE> core0 pc=0x180082fc serial_rea_chr(+150) MOV Rd(R0[0 0x0]) Rm(R3[1 0x1]) : Rd(R0[1 0x1]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18008300 serial_rea_chr(+154) SUB Rd(R13[536891736 0x20005158]) Rn(R11[536891756 0x2000516c]) imm32(4) : Rd(R13[536891752 0x20005168]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18008304 serial_rea_chr(+158) POP bitcount(2) UnalignedAllowd(0) rlist(0x8800) SP(R13[536891752 0x20005168]) : SP(R13[536891760 0x20005170]) CPSR(0x60000093)  
[DONE> core0 pc=0x18008424 serial_rea_dat(+11c) STR imm32(24) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R0[1 0x1]) : Rn(R11[536891804 0x2000519c]) CPSR(0x60000093)  
[DONE> core0 pc=0x18008428 serial_rea_dat(+120) LDR imm32(24) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R3[1 0x1]) : Rt(R3[1 0x1]) CPSR(0x60000093)  
[DONE> core0 pc=0x1800842c serial_rea_dat(+124) CMP Rn(R3[1 0x1]) imm32(0) : compare(1) CF[0110] CPSR(0x20000093)  
[DONE> core0 pc=0x18008430 serial_rea_dat(+128) B GE imm32(8) PC(R15[402687032 0x18008438]) : CPSR(0x20000093)  
[DONE> core0 pc=0x18008440 serial_rea_dat(+138) LDR imm32(36) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R3[1 0x1]) : Rt(R3[536891851 0x200051cb]) CPSR(0x20000093)  
[DONE> core0 pc=0x18008444 serial_rea_dat(+13c) ADD Rd(R2[0 0x0]) Rn(R3[536891851 0x200051cb]) imm32(1) : Rd(R2[536891852 0x200051cc]) CF[0000] CPSR(0x20000093)  
[DONE> core0 pc=0x18008448 serial_rea_dat(+140) STR imm32(36) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R2[536891852 0x200051cc]) : Rn(R11[536891804 0x2000519c]) CPSR(0x20000093)  
[DONE> core0 pc=0x1800844c serial_rea_dat(+144) LDRB imm32(25) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R2[536891852 0x200051cc]) : Rt(R2[49 0x31]) CPSR(0x20000093)  
[DONE> core0 pc=0x18008450 serial_rea_dat(+148) STRB imm32(0) add(1) index(1) wback(0) Rn(R3[536891851 0x200051cb]) Rt(R2[49 0x31]) : Rn(R3[536891851 0x200051cb]) CPSR(0x20000093)  
[DONE> core0 pc=0x18008454 serial_rea_dat(+14c) LDR imm32(12) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R3[536891851 0x200051cb]) : Rt(R3[0 0x0]) CPSR(0x20000093)  
[DONE> core0 pc=0x18008458 serial_rea_dat(+150) ADD Rd(R3[0 0x0]) Rn(R3[0 0x0]) imm32(1) : Rd(R3[1 0x1]) CF[0000] CPSR(0x20000093)  
[DONE> core0 pc=0x1800845c serial_rea_dat(+154) STR imm32(12) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R3[1 0x1]) : Rn(R11[536891804 0x2000519c]) CPSR(0x20000093)  
[DONE> core0 pc=0x18008460 serial_rea_dat(+158) LDR imm32(24) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R3[1 0x1]) : Rt(R3[1 0x1]) CPSR(0x20000093)  
[DONE> core0 pc=0x18008464 serial_rea_dat(+15c) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R3[1 0x1]) : Rn(R11[536891804 0x2000519c]) CPSR(0x20000093)  
[DONE> core0 pc=0x18008468 serial_rea_dat(+160) LDR imm32(20) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R3[1 0x1]) : Rt(R3[536874344 0x20000d68]) CPSR(0x20000093)  
[DONE> core0 pc=0x1800846c serial_rea_dat(+164) LDR imm32(16) add(1) index(1) wback(0) Rn(R3[536874344 0x20000d68]) Rt(R3[536874344 0x20000d68]) : Rt(R3[1296 0x510]) CPSR(0x20000093)  
[DONE> core0 pc=0x18008470 serial_rea_dat(+168) AND Rd(R3[1296 0x510]) Rn(R3[1296 0x510]) imm32(1) : Rd(R3[0 0x0]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18008474 serial_rea_dat(+16c) CMP Rn(R3[0 0x0]) imm32(0) : compare(0) CF[0010] CPSR(0x60000093)  
[DONE> core0 pc=0x18008478 serial_rea_dat(+170) B EQ imm32(156) PC(R15[402687104 0x18008480]) : CPSR(0x60000093)  
[DONE> core0 pc=0x1800851c serial_rea_dat(+214) LDR imm32(12) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R2[49 0x31]) : Rt(R2[1 0x1]) CPSR(0x60000093)  
[DONE> core0 pc=0x18008520 serial_rea_dat(+218) LDR imm32(40) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R3[0 0x0]) : Rt(R3[1 0x1]) CPSR(0x60000093)  
[DONE> core0 pc=0x18008524 serial_rea_dat(+21c) CMP Rn(R2[1 0x1]) Rm(R3[1 0x1]) SRType(LSL) shift_n(0) : compare(0) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18008528 serial_rea_dat(+220) B CC imm32(-352) PC(R15[402687280 0x18008530]) : CPSR(0x60000093) [Skip] 
[DONE> core0 pc=0x1800852c serial_rea_dat(+224) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R3[1 0x1]) : Rt(R3[1 0x1]) CPSR(0x60000093)  
[DONE> core0 pc=0x18008530 serial_rea_dat(+228) CMP Rn(R3[1 0x1]) imm32(0) : compare(1) CF[0110] CPSR(0x20000093)  
[DONE> core0 pc=0x18008534 serial_rea_dat(+22c) B NE imm32(44) PC(R15[402687292 0x1800853c]) : CPSR(0x20000093)  
[DONE> core0 pc=0x18008568 serial_rea_dat(+260) MOV Rd(R3[1 0x1]) imm32(0) : Rd(R3[0 0x0]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x1800856c serial_rea_dat(+264) STR imm32(16) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R3[0 0x0]) : Rn(R11[536891804 0x2000519c]) CPSR(0x20000093)  
[DONE> core0 pc=0x18008570 serial_rea_dat(+268) LDR imm32(12) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R3[0 0x0]) : Rt(R3[1 0x1]) CPSR(0x20000093)  
[DONE> core0 pc=0x18008574 serial_rea_dat(+26c) CMP Rn(R3[1 0x1]) imm32(0) : compare(1) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18008578 serial_rea_dat(+270) B EQ imm32(4) PC(R15[402687360 0x18008580]) : CPSR(0x20000093) [Skip] 
[DONE> core0 pc=0x1800857c serial_rea_dat(+274) LDR imm32(12) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R3[1 0x1]) : Rt(R3[1 0x1]) CPSR(0x20000093)  
[DONE> core0 pc=0x18008580 serial_rea_dat(+278) B imm32(0) PC(R15[402687368 0x18008588]) : CPSR(0x20000093)  
[DONE> core0 pc=0x18008588 serial_rea_dat(+280) MOV Rd(R0[1 0x1]) Rm(R0[1 0x1]) : Rd(R0[1 0x1]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x1800858c serial_rea_dat(+284) MOV Rd(R0[1 0x1]) Rm(R3[1 0x1]) : Rd(R0[1 0x1]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18008590 serial_rea_dat(+288) SUB Rd(R13[536891760 0x20005170]) Rn(R11[536891804 0x2000519c]) imm32(4) : Rd(R13[536891800 0x20005198]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18008594 serial_rea_dat(+28c) POP bitcount(2) UnalignedAllowd(0) rlist(0x8800) SP(R13[536891800 0x20005198]) : SP(R13[536891808 0x200051a0]) CPSR(0x20000093)  
[DONE> core0 pc=0x18004e74 main_task(+1c0) MOV Rd(R3[1 0x1]) Rm(R0[1 0x1]) : Rd(R3[1 0x1]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18004e78 main_task(+1c4) MOVW Rd(R0[1 0x1]) imm32(8504) : Rd(R0[8504 0x2138]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18004e7c main_task(+1c8) MOVT Rd(R0[8504 0x2138]) imm16(6145) : Rd(R0[402727224 0x18012138]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18004e80 main_task(+1cc) MOVW Rd(R1[536891779 0x20005183]) imm32(379) : Rd(R1[379 0x17b]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18004e84 main_task(+1d0) MOVW Rd(R2[1 0x1]) imm32(9468) : Rd(R2[9468 0x24fc]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18004e88 main_task(+1d4) MOVT Rd(R2[9468 0x24fc]) imm16(6145) : Rd(R2[402728188 0x180124fc]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18004e8c main_task(+1d8) BL imm32(-2380) type(ARM) : LR(R14[402673296 0x18004e90]) CPSR(0x20000093)  
[DONE> core0 pc=0x18004548 svc_perror(+0) PUSH bitcount(2) UnalignedAllowd(0) rlist(0x4800) SP(R13[536891808 0x200051a0]) : SP(R13[536891800 0x20005198]) CPSR(0x20000093)  
[DONE> core0 pc=0x1800454c svc_perror(+4) ADD Rd(R11[536891868 0x200051dc]) SP(R13[536891800 0x20005198]) imm32(4) : Rd(R11[536891804 0x2000519c]) CF[0000] CPSR(0x20000093)  
[DONE> core0 pc=0x18004550 svc_perror(+8) SUB Rd(R13[536891800 0x20005198]) Rn(R13[536891800 0x20005198]) imm32(24) : Rd(R13[536891776 0x20005180]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18004554 svc_perror(+c) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R0[402727224 0x18012138]) : Rn(R11[536891804 0x2000519c]) CPSR(0x20000093)  
[DONE> core0 pc=0x18004558 svc_perror(+10) STR imm32(12) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R1[379 0x17b]) : Rn(R11[536891804 0x2000519c]) CPSR(0x20000093)  
[DONE> core0 pc=0x1800455c svc_perror(+14) STR imm32(16) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R2[402728188 0x180124fc]) : Rn(R11[536891804 0x2000519c]) CPSR(0x20000093)  
[DONE> core0 pc=0x18004560 svc_perror(+18) STR imm32(20) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R3[1 0x1]) : Rn(R11[536891804 0x2000519c]) CPSR(0x20000093)  
[DONE> core0 pc=0x18004564 svc_perror(+1c) LDR imm32(20) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R3[1 0x1]) : Rt(R3[1 0x1]) CPSR(0x20000093)  
[DONE> core0 pc=0x18004568 svc_perror(+20) CMP Rn(R3[1 0x1]) imm32(0) : compare(1) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x1800456c svc_perror(+24) B GE imm32(24) PC(R15[402670964 0x18004574]) : CPSR(0x20000093)  
[DONE> core0 pc=0x1800458c svc_perror(+44) SUB Rd(R13[536891776 0x20005180]) Rn(R11[536891804 0x2000519c]) imm32(4) : Rd(R13[536891800 0x20005198]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18004590 svc_perror(+48) POP bitcount(2) UnalignedAllowd(0) rlist(0x8800) SP(R13[536891800 0x20005198]) : SP(R13[536891808 0x200051a0]) CPSR(0x20000093)  
[DONE> core0 pc=0x18004e90 main_task(+1dc) LDRB imm32(17) add(0) index(1) wback(0) Rn(R11[536891868 0x200051dc]) Rt(R3[1 0x1]) : Rt(R3[49 0x31]) CPSR(0x20000093)  
[DONE> core0 pc=0x18004e94 main_task(+1e0) SUB Rd(R3[49 0x31]) Rn(R3[49 0x31]) imm32(49) : Rd(R3[0 0x0]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18004e98 main_task(+1e4) CMP Rn(R3[0 0x0]) imm32(73) : compare(-73) CF[0000] CPSR(0x80000093)  
