// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myproject_HH_
#define _myproject_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "cos_lut_ap_fixed_10_6_5_3_0_s.h"
#include "sin_lut_ap_fixed_10_6_5_3_0_s.h"
#include "myproject_mac_muladd_8ns_10s_14ns_14_1_1.h"
#include "myproject_mac_muladd_5s_10s_14ns_14_1_1.h"
#include "myproject_mac_muladd_7ns_10s_9ns_14_1_1.h"
#include "myproject_mac_muladd_7ns_10s_12ns_16_1_1.h"
#include "myproject_mac_muladd_7ns_10s_7ns_14_1_1.h"
#include "myproject_mac_mulsub_12s_12s_14ns_14_1_1.h"
#include "myproject_mac_muladd_10s_16s_18ns_18_1_1.h"
#include "myproject_mac_mul_sub_6s_11s_10s_16_1_1.h"
#include "myproject_am_addmul_12s_11s_16s_32_1_1.h"
#include "myproject_mul_mul_12s_19s_32_1_1.h"
#include "myproject_mul_mul_12s_14s_26_1_1.h"
#include "myproject_mac_muladd_6s_11s_16s_17_1_1.h"
#include "myproject_mul_mul_12s_26s_38_1_1.h"

namespace ap_rtl {

struct myproject : public sc_module {
    // Port declarations 18
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > x_V_ap_vld;
    sc_in< sc_lv<160> > x_V;
    sc_out< sc_lv<10> > y_0_V;
    sc_out< sc_logic > y_0_V_ap_vld;
    sc_out< sc_lv<10> > y_1_V;
    sc_out< sc_logic > y_1_V_ap_vld;
    sc_out< sc_lv<10> > y_2_V;
    sc_out< sc_logic > y_2_V_ap_vld;
    sc_out< sc_lv<10> > y_3_V;
    sc_out< sc_logic > y_3_V_ap_vld;
    sc_out< sc_lv<10> > y_4_V;
    sc_out< sc_logic > y_4_V_ap_vld;


    // Module declarations
    myproject(sc_module_name name);
    SC_HAS_PROCESS(myproject);

    ~myproject();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    cos_lut_ap_fixed_10_6_5_3_0_s* grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_217;
    cos_lut_ap_fixed_10_6_5_3_0_s* grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_226;
    cos_lut_ap_fixed_10_6_5_3_0_s* grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_235;
    cos_lut_ap_fixed_10_6_5_3_0_s* grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_244;
    cos_lut_ap_fixed_10_6_5_3_0_s* grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_253;
    cos_lut_ap_fixed_10_6_5_3_0_s* grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_262;
    cos_lut_ap_fixed_10_6_5_3_0_s* grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_271;
    cos_lut_ap_fixed_10_6_5_3_0_s* grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_280;
    cos_lut_ap_fixed_10_6_5_3_0_s* grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_289;
    sin_lut_ap_fixed_10_6_5_3_0_s* grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_298;
    sin_lut_ap_fixed_10_6_5_3_0_s* grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_307;
    sin_lut_ap_fixed_10_6_5_3_0_s* grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_316;
    sin_lut_ap_fixed_10_6_5_3_0_s* grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_325;
    sin_lut_ap_fixed_10_6_5_3_0_s* grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_334;
    sin_lut_ap_fixed_10_6_5_3_0_s* grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_343;
    sin_lut_ap_fixed_10_6_5_3_0_s* grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_352;
    sin_lut_ap_fixed_10_6_5_3_0_s* grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_361;
    sin_lut_ap_fixed_10_6_5_3_0_s* grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_370;
    sin_lut_ap_fixed_10_6_5_3_0_s* grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_379;
    myproject_mac_muladd_8ns_10s_14ns_14_1_1<1,1,8,10,14,14>* myproject_mac_muladd_8ns_10s_14ns_14_1_1_U17;
    myproject_mac_muladd_5s_10s_14ns_14_1_1<1,1,5,10,14,14>* myproject_mac_muladd_5s_10s_14ns_14_1_1_U18;
    myproject_mac_muladd_7ns_10s_9ns_14_1_1<1,1,7,10,9,14>* myproject_mac_muladd_7ns_10s_9ns_14_1_1_U19;
    myproject_mac_muladd_7ns_10s_12ns_16_1_1<1,1,7,10,12,16>* myproject_mac_muladd_7ns_10s_12ns_16_1_1_U20;
    myproject_mac_muladd_7ns_10s_7ns_14_1_1<1,1,7,10,7,14>* myproject_mac_muladd_7ns_10s_7ns_14_1_1_U21;
    myproject_mac_mulsub_12s_12s_14ns_14_1_1<1,1,12,12,14,14>* myproject_mac_mulsub_12s_12s_14ns_14_1_1_U22;
    myproject_mac_muladd_10s_16s_18ns_18_1_1<1,1,10,16,18,18>* myproject_mac_muladd_10s_16s_18ns_18_1_1_U23;
    myproject_mac_mul_sub_6s_11s_10s_16_1_1<1,1,6,11,10,16>* myproject_mac_mul_sub_6s_11s_10s_16_1_1_U24;
    myproject_am_addmul_12s_11s_16s_32_1_1<1,1,12,11,16,32>* myproject_am_addmul_12s_11s_16s_32_1_1_U25;
    myproject_mul_mul_12s_19s_32_1_1<1,1,12,19,32>* myproject_mul_mul_12s_19s_32_1_1_U26;
    myproject_mul_mul_12s_14s_26_1_1<1,1,12,14,26>* myproject_mul_mul_12s_14s_26_1_1_U27;
    myproject_mac_muladd_6s_11s_16s_17_1_1<1,1,6,11,16,17>* myproject_mac_muladd_6s_11s_16s_17_1_1_U28;
    myproject_mul_mul_12s_26s_38_1_1<1,1,12,26,38>* myproject_mul_mul_12s_26s_38_1_1_U29;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > x_V_ap_vld_in_sig;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<160> > x_V_preg;
    sc_signal< sc_lv<160> > x_V_in_sig;
    sc_signal< sc_logic > x_V_ap_vld_preg;
    sc_signal< sc_logic > x_V_blk_n;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<10> > p_Val2_10_fu_388_p4;
    sc_signal< sc_lv<10> > p_Val2_10_reg_1280;
    sc_signal< sc_lv<10> > p_Val2_10_reg_1280_pp0_iter1_reg;
    sc_signal< sc_lv<10> > p_Val2_1_fu_402_p4;
    sc_signal< sc_lv<10> > p_Val2_1_reg_1290;
    sc_signal< sc_lv<10> > p_Val2_1_reg_1290_pp0_iter1_reg;
    sc_signal< sc_lv<10> > p_Val2_2_reg_1296;
    sc_signal< sc_lv<10> > p_Val2_2_reg_1296_pp0_iter1_reg;
    sc_signal< sc_lv<10> > p_Val2_2_reg_1296_pp0_iter2_reg;
    sc_signal< sc_lv<10> > p_Val2_2_reg_1296_pp0_iter3_reg;
    sc_signal< sc_lv<10> > p_Val2_3_fu_422_p4;
    sc_signal< sc_lv<10> > p_Val2_3_reg_1305;
    sc_signal< sc_lv<10> > p_Val2_3_reg_1305_pp0_iter1_reg;
    sc_signal< sc_lv<10> > p_Val2_7_fu_451_p4;
    sc_signal< sc_lv<10> > p_Val2_7_reg_1314;
    sc_signal< sc_lv<10> > p_Val2_7_reg_1314_pp0_iter1_reg;
    sc_signal< sc_lv<10> > trunc_ln708_8_reg_1325;
    sc_signal< sc_lv<14> > grp_fu_1185_p3;
    sc_signal< sc_lv<14> > add_ln1192_2_reg_1330;
    sc_signal< sc_lv<14> > r_V_26_fu_539_p2;
    sc_signal< sc_lv<14> > r_V_26_reg_1335;
    sc_signal< sc_lv<14> > r_V_26_reg_1335_pp0_iter2_reg;
    sc_signal< sc_lv<14> > r_V_26_reg_1335_pp0_iter3_reg;
    sc_signal< sc_lv<10> > trunc_ln708_5_reg_1340;
    sc_signal< sc_lv<16> > grp_fu_1202_p3;
    sc_signal< sc_lv<16> > ret_V_16_reg_1345;
    sc_signal< sc_lv<10> > trunc_ln708_9_reg_1350;
    sc_signal< sc_lv<12> > ret_V_24_fu_634_p2;
    sc_signal< sc_lv<12> > ret_V_24_reg_1355;
    sc_signal< sc_lv<12> > ret_V_24_reg_1355_pp0_iter3_reg;
    sc_signal< sc_lv<12> > ret_V_24_reg_1355_pp0_iter4_reg;
    sc_signal< sc_lv<12> > ret_V_24_reg_1355_pp0_iter5_reg;
    sc_signal< sc_lv<10> > trunc_ln708_4_reg_1360;
    sc_signal< sc_lv<10> > trunc_ln708_6_reg_1365;
    sc_signal< sc_lv<6> > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_217_ap_return;
    sc_signal< sc_lv<6> > p_Val2_s_reg_1370;
    sc_signal< sc_lv<6> > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_226_ap_return;
    sc_signal< sc_lv<6> > p_4_reg_1375;
    sc_signal< sc_lv<6> > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_298_ap_return;
    sc_signal< sc_lv<6> > p_Val2_5_reg_1380;
    sc_signal< sc_lv<6> > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_307_ap_return;
    sc_signal< sc_lv<6> > p_Val2_9_reg_1385;
    sc_signal< sc_lv<11> > r_V_fu_742_p1;
    sc_signal< sc_lv<11> > r_V_reg_1390;
    sc_signal< sc_lv<16> > grp_fu_1237_p3;
    sc_signal< sc_lv<16> > ret_V_7_reg_1395;
    sc_signal< sc_lv<6> > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_316_ap_return;
    sc_signal< sc_lv<6> > p_Val2_6_reg_1400;
    sc_signal< sc_lv<6> > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_235_ap_return;
    sc_signal< sc_lv<6> > p_Val2_4_reg_1405;
    sc_signal< sc_lv<19> > add_ln1192_10_fu_854_p2;
    sc_signal< sc_lv<19> > add_ln1192_10_reg_1410;
    sc_signal< sc_lv<7> > ret_V_19_fu_864_p2;
    sc_signal< sc_lv<7> > ret_V_19_reg_1415;
    sc_signal< sc_lv<6> > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_325_ap_return;
    sc_signal< sc_lv<6> > p_7_reg_1420;
    sc_signal< sc_lv<6> > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_244_ap_return;
    sc_signal< sc_lv<6> > p_11_reg_1425;
    sc_signal< sc_lv<6> > p_11_reg_1425_pp0_iter5_reg;
    sc_signal< sc_lv<11> > add_ln1192_fu_889_p2;
    sc_signal< sc_lv<11> > add_ln1192_reg_1430;
    sc_signal< sc_lv<6> > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_343_ap_return;
    sc_signal< sc_lv<6> > p_1_reg_1435;
    sc_signal< sc_lv<6> > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_352_ap_return;
    sc_signal< sc_lv<6> > p_2_reg_1440;
    sc_signal< sc_lv<32> > grp_fu_1245_p3;
    sc_signal< sc_lv<32> > mul_ln1192_2_reg_1445;
    sc_signal< sc_lv<6> > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_361_ap_return;
    sc_signal< sc_lv<6> > p_8_reg_1450;
    sc_signal< sc_lv<6> > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_370_ap_return;
    sc_signal< sc_lv<6> > p_9_reg_1455;
    sc_signal< sc_lv<6> > p_9_reg_1455_pp0_iter6_reg;
    sc_signal< sc_lv<6> > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_262_ap_return;
    sc_signal< sc_lv<6> > p_3_reg_1460;
    sc_signal< sc_lv<6> > p_3_reg_1460_pp0_iter6_reg;
    sc_signal< sc_lv<6> > p_3_reg_1460_pp0_iter7_reg;
    sc_signal< sc_lv<32> > mul_ln1192_6_fu_1253_p2;
    sc_signal< sc_lv<32> > mul_ln1192_6_reg_1465;
    sc_signal< sc_lv<6> > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_271_ap_return;
    sc_signal< sc_lv<6> > p_5_reg_1470;
    sc_signal< sc_lv<26> > r_V_14_fu_1259_p2;
    sc_signal< sc_lv<26> > r_V_14_reg_1475;
    sc_signal< sc_lv<6> > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_280_ap_return;
    sc_signal< sc_lv<6> > p_10_reg_1480;
    sc_signal< sc_lv<10> > trunc_ln708_1_reg_1485;
    sc_signal< sc_lv<10> > trunc_ln708_1_reg_1485_pp0_iter7_reg;
    sc_signal< sc_lv<34> > mul_ln1192_3_fu_1028_p2;
    sc_signal< sc_lv<34> > mul_ln1192_3_reg_1490;
    sc_signal< sc_lv<6> > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_379_ap_return;
    sc_signal< sc_lv<6> > p_Val2_8_reg_1495;
    sc_signal< sc_lv<6> > p_Val2_8_reg_1495_pp0_iter7_reg;
    sc_signal< sc_lv<42> > mul_ln1192_8_fu_1050_p2;
    sc_signal< sc_lv<42> > mul_ln1192_8_reg_1500;
    sc_signal< sc_lv<12> > r_V_11_fu_1060_p2;
    sc_signal< sc_lv<12> > r_V_11_reg_1505;
    sc_signal< sc_lv<38> > mul_ln1192_11_fu_1274_p2;
    sc_signal< sc_lv<38> > mul_ln1192_11_reg_1510;
    sc_signal< sc_lv<12> > r_V_18_fu_1085_p2;
    sc_signal< sc_lv<12> > r_V_18_reg_1515;
    sc_signal< sc_lv<34> > mul_ln1192_4_fu_1094_p2;
    sc_signal< sc_lv<34> > mul_ln1192_4_reg_1520;
    sc_signal< sc_lv<42> > mul_ln1192_9_fu_1102_p2;
    sc_signal< sc_lv<42> > mul_ln1192_9_reg_1525;
    sc_signal< sc_lv<10> > trunc_ln708_10_reg_1530;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_217_ap_start;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_217_ap_done;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_217_ap_idle;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_217_ap_ready;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_217_ap_ce;
    sc_signal< sc_lv<10> > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_217_input_V;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call58;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call58;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call58;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call58;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call58;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call58;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call58;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call58;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call58;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp17;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_226_ap_start;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_226_ap_done;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_226_ap_idle;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_226_ap_ready;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_226_ap_ce;
    sc_signal< sc_lv<10> > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_226_input_V;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call63;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call63;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call63;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call63;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call63;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call63;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call63;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call63;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call63;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp19;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_235_ap_start;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_235_ap_done;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_235_ap_idle;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_235_ap_ready;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_235_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call82;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call82;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call82;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call82;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call82;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call82;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call82;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call82;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call82;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp44;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_244_ap_start;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_244_ap_done;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_244_ap_idle;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_244_ap_ready;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_244_ap_ce;
    sc_signal< sc_lv<10> > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_244_input_V;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call195;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call195;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call195;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call195;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call195;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call195;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call195;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call195;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call195;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp65;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_253_ap_start;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_253_ap_done;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_253_ap_idle;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_253_ap_ready;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_253_ap_ce;
    sc_signal< sc_lv<10> > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_253_input_V;
    sc_signal< sc_lv<6> > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_253_ap_return;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call28;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call28;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call28;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call28;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call28;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call28;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call28;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call28;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call28;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp73;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_262_ap_start;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_262_ap_done;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_262_ap_idle;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_262_ap_ready;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_262_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call100;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call100;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call100;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call100;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call100;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call100;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call100;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call100;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call100;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp88;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_271_ap_start;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_271_ap_done;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_271_ap_idle;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_271_ap_ready;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_271_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call144;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call144;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call144;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call144;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call144;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call144;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call144;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call144;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call144;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp100;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_280_ap_start;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_280_ap_done;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_280_ap_idle;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_280_ap_ready;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_280_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call182;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call182;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call182;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call182;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call182;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call182;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call182;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call182;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call182;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp108;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_289_ap_start;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_289_ap_done;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_289_ap_idle;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_289_ap_ready;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_289_ap_ce;
    sc_signal< sc_lv<6> > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_289_ap_return;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call157;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call157;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call157;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call157;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call157;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call157;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call157;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call157;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call157;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp125;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_298_ap_start;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_298_ap_done;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_298_ap_idle;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_298_ap_ready;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_298_ap_ce;
    sc_signal< sc_lv<10> > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_298_input_V;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call68;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call68;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call68;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call68;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call68;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call68;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call68;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call68;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call68;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp21;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_307_ap_start;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_307_ap_done;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_307_ap_idle;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_307_ap_ready;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_307_ap_ce;
    sc_signal< sc_lv<10> > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_307_input_V;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call121;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call121;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call121;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call121;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call121;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call121;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call121;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call121;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call121;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp23;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_316_ap_start;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_316_ap_done;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_316_ap_idle;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_316_ap_ready;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_316_ap_ce;
    sc_signal< sc_lv<10> > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_316_input_V;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call78;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call78;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call78;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call78;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call78;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call78;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call78;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call78;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call78;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp43;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_325_ap_start;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_325_ap_done;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_325_ap_idle;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_325_ap_ready;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_325_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call173;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call173;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call173;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call173;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call173;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call173;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call173;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call173;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call173;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp54;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_334_ap_start;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_334_ap_done;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_334_ap_idle;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_334_ap_ready;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_334_ap_ce;
    sc_signal< sc_lv<6> > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_334_ap_return;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call22;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call22;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call22;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call22;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call22;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call22;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call22;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call22;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call22;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp71;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_343_ap_start;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_343_ap_done;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_343_ap_idle;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_343_ap_ready;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_343_ap_ce;
    sc_signal< sc_lv<10> > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_343_input_V;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call38;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call38;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call38;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call38;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call38;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call38;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call38;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call38;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call38;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp76;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_352_ap_start;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_352_ap_done;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_352_ap_idle;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_352_ap_ready;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_352_ap_ce;
    sc_signal< sc_lv<10> > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_352_input_V;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call48;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call48;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call48;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call48;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call48;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call48;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call48;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call48;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call48;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp79;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_361_ap_start;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_361_ap_done;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_361_ap_idle;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_361_ap_ready;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_361_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call93;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call93;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call93;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call93;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call93;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call93;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call93;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call93;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call93;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp85;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_370_ap_start;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_370_ap_done;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_370_ap_idle;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_370_ap_ready;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_370_ap_ce;
    sc_signal< sc_lv<10> > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_370_input_V;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call97;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call97;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call97;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call97;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call97;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call97;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call97;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call97;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call97;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp87;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_379_ap_start;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_379_ap_done;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_379_ap_idle;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_379_ap_ready;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_379_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call116;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call116;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call116;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call116;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call116;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call116;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call116;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call116;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call116;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp122;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_235_ap_start_reg;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_244_ap_start_reg;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_253_ap_start_reg;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_262_ap_start_reg;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_271_ap_start_reg;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_280_ap_start_reg;
    sc_signal< sc_logic > grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_289_ap_start_reg;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_316_ap_start_reg;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_325_ap_start_reg;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_334_ap_start_reg;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_343_ap_start_reg;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_352_ap_start_reg;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_361_ap_start_reg;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_370_ap_start_reg;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_379_ap_start_reg;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<14> > grp_fu_1176_p3;
    sc_signal< sc_lv<10> > mul_ln1192_1_fu_488_p1;
    sc_signal< sc_lv<13> > shl_ln_fu_494_p3;
    sc_signal< sc_lv<11> > shl_ln1118_1_fu_505_p3;
    sc_signal< sc_lv<14> > sext_ln1118_fu_501_p1;
    sc_signal< sc_lv<14> > sext_ln1118_1_fu_512_p1;
    sc_signal< sc_lv<14> > r_V_23_fu_516_p2;
    sc_signal< sc_lv<14> > sub_ln1118_fu_533_p2;
    sc_signal< sc_lv<14> > grp_fu_1193_p3;
    sc_signal< sc_lv<14> > grp_fu_1210_p3;
    sc_signal< sc_lv<14> > sext_ln1192_fu_482_p1;
    sc_signal< sc_lv<13> > shl_ln1118_6_fu_572_p3;
    sc_signal< sc_lv<14> > sext_ln1118_9_fu_579_p1;
    sc_signal< sc_lv<14> > sext_ln1118_7_fu_545_p1;
    sc_signal< sc_lv<14> > r_V_29_fu_583_p2;
    sc_signal< sc_lv<14> > r_V_28_fu_566_p2;
    sc_signal< sc_lv<14> > add_ln1192_18_fu_589_p2;
    sc_signal< sc_lv<14> > ret_V_39_fu_595_p2;
    sc_signal< sc_lv<11> > r_V_19_fu_612_p3;
    sc_signal< sc_lv<11> > r_V_20_fu_619_p3;
    sc_signal< sc_lv<12> > sext_ln703_1_fu_626_p1;
    sc_signal< sc_lv<12> > sext_ln703_2_fu_630_p1;
    sc_signal< sc_lv<14> > ret_V_27_fu_645_p2;
    sc_signal< sc_lv<10> > sub_ln703_fu_661_p2;
    sc_signal< sc_lv<11> > lhs_V_1_fu_678_p1;
    sc_signal< sc_lv<11> > rhs_V_1_fu_681_p1;
    sc_signal< sc_lv<11> > ret_V_31_fu_684_p2;
    sc_signal< sc_lv<12> > lhs_V_2_fu_690_p1;
    sc_signal< sc_lv<12> > ret_V_11_fu_694_p2;
    sc_signal< sc_lv<14> > grp_fu_1219_p3;
    sc_signal< sc_lv<18> > grp_fu_1228_p3;
    sc_signal< sc_lv<11> > r_V_22_fu_745_p2;
    sc_signal< sc_lv<11> > sext_ln703_5_fu_751_p1;
    sc_signal< sc_lv<11> > ret_V_29_fu_754_p2;
    sc_signal< sc_lv<11> > ret_V_fu_760_p2;
    sc_signal< sc_lv<10> > tmp_4_fu_773_p3;
    sc_signal< sc_lv<7> > sext_ln703_9_fu_784_p1;
    sc_signal< sc_lv<7> > ret_V_13_fu_787_p2;
    sc_signal< sc_lv<7> > r_V_8_fu_797_p0;
    sc_signal< sc_lv<14> > sext_ln1116_2_fu_793_p1;
    sc_signal< sc_lv<7> > r_V_8_fu_797_p1;
    sc_signal< sc_lv<14> > r_V_8_fu_797_p2;
    sc_signal< sc_lv<17> > tmp_s_fu_803_p3;
    sc_signal< sc_lv<15> > tmp_1_fu_815_p3;
    sc_signal< sc_lv<18> > sext_ln1118_5_fu_823_p1;
    sc_signal< sc_lv<18> > sext_ln1118_4_fu_811_p1;
    sc_signal< sc_lv<18> > r_V_27_fu_827_p2;
    sc_signal< sc_lv<18> > lhs_V_4_fu_837_p3;
    sc_signal< sc_lv<19> > sext_ln728_4_fu_844_p1;
    sc_signal< sc_lv<19> > sext_ln1118_6_fu_833_p1;
    sc_signal< sc_lv<19> > ret_V_33_fu_848_p2;
    sc_signal< sc_lv<6> > sext_ln703_10_fu_860_p0;
    sc_signal< sc_lv<7> > sext_ln703_10_fu_860_p1;
    sc_signal< sc_lv<11> > sext_ln703_4_fu_870_p1;
    sc_signal< sc_lv<11> > ret_V_25_fu_874_p2;
    sc_signal< sc_lv<11> > sext_ln1193_fu_879_p1;
    sc_signal< sc_lv<11> > ret_V_26_fu_883_p2;
    sc_signal< sc_lv<7> > sext_ln1253_fu_895_p1;
    sc_signal< sc_lv<6> > r_V_25_fu_907_p0;
    sc_signal< sc_lv<12> > sext_ln1116_1_fu_904_p1;
    sc_signal< sc_lv<6> > r_V_25_fu_907_p1;
    sc_signal< sc_lv<12> > r_V_25_fu_907_p2;
    sc_signal< sc_lv<7> > r_V_24_fu_898_p2;
    sc_signal< sc_lv<11> > tmp_fu_917_p3;
    sc_signal< sc_lv<7> > r_V_12_fu_942_p0;
    sc_signal< sc_lv<14> > sext_ln1116_5_fu_939_p1;
    sc_signal< sc_lv<7> > r_V_12_fu_942_p1;
    sc_signal< sc_lv<6> > r_V_13_fu_951_p0;
    sc_signal< sc_lv<12> > sext_ln1116_6_fu_948_p1;
    sc_signal< sc_lv<6> > r_V_13_fu_951_p1;
    sc_signal< sc_lv<14> > r_V_12_fu_942_p2;
    sc_signal< sc_lv<12> > r_V_13_fu_951_p2;
    sc_signal< sc_lv<16> > lhs_V_fu_971_p3;
    sc_signal< sc_lv<17> > grp_fu_1265_p3;
    sc_signal< sc_lv<6> > r_V_21_fu_988_p0;
    sc_signal< sc_lv<12> > sext_ln1116_fu_985_p1;
    sc_signal< sc_lv<6> > r_V_21_fu_988_p1;
    sc_signal< sc_lv<12> > r_V_21_fu_988_p2;
    sc_signal< sc_lv<16> > tmp_3_fu_994_p3;
    sc_signal< sc_lv<18> > sext_ln700_3_fu_982_p1;
    sc_signal< sc_lv<18> > rhs_V_fu_1002_p1;
    sc_signal< sc_lv<18> > ret_V_28_fu_1006_p2;
    sc_signal< sc_lv<6> > mul_ln1192_3_fu_1028_p0;
    sc_signal< sc_lv<29> > mul_ln1192_3_fu_1028_p1;
    sc_signal< sc_lv<6> > r_V_10_fu_1040_p0;
    sc_signal< sc_lv<12> > sext_ln1116_3_fu_1037_p1;
    sc_signal< sc_lv<6> > r_V_10_fu_1040_p1;
    sc_signal< sc_lv<12> > r_V_10_fu_1040_p2;
    sc_signal< sc_lv<12> > mul_ln1192_8_fu_1050_p0;
    sc_signal< sc_lv<31> > mul_ln1192_8_fu_1050_p1;
    sc_signal< sc_lv<6> > r_V_11_fu_1060_p0;
    sc_signal< sc_lv<12> > sext_ln1116_4_fu_1056_p1;
    sc_signal< sc_lv<6> > r_V_11_fu_1060_p1;
    sc_signal< sc_lv<6> > r_V_15_fu_1069_p0;
    sc_signal< sc_lv<12> > sext_ln1116_8_fu_1066_p1;
    sc_signal< sc_lv<6> > r_V_15_fu_1069_p1;
    sc_signal< sc_lv<12> > r_V_15_fu_1069_p2;
    sc_signal< sc_lv<6> > r_V_18_fu_1085_p0;
    sc_signal< sc_lv<12> > sext_ln1116_9_fu_1082_p1;
    sc_signal< sc_lv<6> > r_V_18_fu_1085_p1;
    sc_signal< sc_lv<6> > mul_ln1192_4_fu_1094_p0;
    sc_signal< sc_lv<12> > mul_ln1192_9_fu_1102_p0;
    sc_signal< sc_lv<12> > mul_ln1192_12_fu_1110_p0;
    sc_signal< sc_lv<38> > mul_ln1192_12_fu_1110_p2;
    sc_signal< sc_lv<38> > ret_V_40_fu_1115_p2;
    sc_signal< sc_lv<6> > mul_ln1192_5_fu_1134_p0;
    sc_signal< sc_lv<34> > mul_ln1192_5_fu_1134_p2;
    sc_signal< sc_lv<34> > ret_V_30_fu_1139_p2;
    sc_signal< sc_lv<42> > ret_V_36_fu_1160_p2;
    sc_signal< sc_lv<8> > grp_fu_1176_p0;
    sc_signal< sc_lv<14> > grp_fu_1176_p2;
    sc_signal< sc_lv<5> > grp_fu_1185_p0;
    sc_signal< sc_lv<10> > grp_fu_1185_p1;
    sc_signal< sc_lv<14> > grp_fu_1185_p2;
    sc_signal< sc_lv<7> > grp_fu_1193_p0;
    sc_signal< sc_lv<10> > grp_fu_1193_p1;
    sc_signal< sc_lv<9> > grp_fu_1193_p2;
    sc_signal< sc_lv<7> > grp_fu_1202_p0;
    sc_signal< sc_lv<12> > grp_fu_1202_p2;
    sc_signal< sc_lv<7> > grp_fu_1210_p0;
    sc_signal< sc_lv<10> > grp_fu_1210_p1;
    sc_signal< sc_lv<7> > grp_fu_1210_p2;
    sc_signal< sc_lv<12> > grp_fu_1219_p0;
    sc_signal< sc_lv<14> > sext_ln1118_3_fu_700_p1;
    sc_signal< sc_lv<12> > grp_fu_1219_p1;
    sc_signal< sc_lv<14> > grp_fu_1219_p2;
    sc_signal< sc_lv<18> > grp_fu_1228_p2;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to7;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<160> ap_const_lv160_lc_1;
    static const sc_lv<32> ap_const_lv32_8C;
    static const sc_lv<32> ap_const_lv32_95;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_31;
    static const sc_lv<32> ap_const_lv32_96;
    static const sc_lv<32> ap_const_lv32_9F;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<10> ap_const_lv10_3F9;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<14> ap_const_lv14_B;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<14> ap_const_lv14_60;
    static const sc_lv<14> ap_const_lv14_C0;
    static const sc_lv<10> ap_const_lv10_4;
    static const sc_lv<10> ap_const_lv10_3FF;
    static const sc_lv<12> ap_const_lv12_B;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<11> ap_const_lv11_33;
    static const sc_lv<7> ap_const_lv7_6;
    static const sc_lv<19> ap_const_lv19_1A00;
    static const sc_lv<7> ap_const_lv7_7;
    static const sc_lv<11> ap_const_lv11_6C0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<38> ap_const_lv38_3F00000000;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<34> ap_const_lv34_3F2000000;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<42> ap_const_lv42_3F000000000;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<14> ap_const_lv14_4E;
    static const sc_lv<14> ap_const_lv14_3FF5;
    static const sc_lv<14> ap_const_lv14_25;
    static const sc_lv<14> ap_const_lv14_D0;
    static const sc_lv<16> ap_const_lv16_25;
    static const sc_lv<16> ap_const_lv16_460;
    static const sc_lv<14> ap_const_lv14_2D;
    static const sc_lv<14> ap_const_lv14_20;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln1192_10_fu_854_p2();
    void thread_add_ln1192_18_fu_589_p2();
    void thread_add_ln1192_fu_889_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp100();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp108();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp122();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp125();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp17();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp19();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp21();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp23();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp43();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp44();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp54();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp65();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp71();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp73();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp76();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp79();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp85();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp87();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp88();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call100();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call116();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call121();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call144();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call157();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call173();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call182();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call195();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call22();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call28();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call38();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call48();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call58();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call63();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call68();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call78();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call82();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call93();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call97();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call100();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call116();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call121();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call144();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call157();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call173();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call182();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call195();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call22();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call28();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call38();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call48();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call58();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call63();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call68();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call78();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call82();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call93();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call97();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call100();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call116();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call121();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call144();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call157();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call173();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call182();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call195();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call22();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call28();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call38();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call48();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call58();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call63();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call68();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call78();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call82();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call93();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call97();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call100();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call116();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call121();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call144();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call157();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call173();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call182();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call195();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call22();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call28();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call38();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call48();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call58();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call63();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call68();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call78();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call82();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call93();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call97();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call100();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call116();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call121();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call144();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call157();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call173();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call182();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call195();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call22();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call28();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call38();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call48();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call58();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call63();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call68();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call78();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call82();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call93();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call97();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call100();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call116();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call121();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call144();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call157();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call173();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call182();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call195();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call22();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call28();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call38();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call48();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call58();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call63();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call68();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call78();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call82();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call93();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call97();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call100();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call116();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call121();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call144();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call157();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call173();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call182();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call195();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call22();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call28();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call38();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call48();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call58();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call63();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call68();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call78();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call82();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call93();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call97();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call100();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call116();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call121();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call144();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call157();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call173();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call182();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call195();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call22();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call28();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call38();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call48();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call58();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call63();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call68();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call78();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call82();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call93();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call97();
    void thread_ap_block_state9_pp0_stage0_iter8();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call100();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call116();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call121();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call144();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call157();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call173();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call182();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call195();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call22();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call28();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call38();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call48();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call58();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call63();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call68();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call78();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call82();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call93();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call97();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to7();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_217_ap_ce();
    void thread_grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_217_ap_start();
    void thread_grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_217_input_V();
    void thread_grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_226_ap_ce();
    void thread_grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_226_ap_start();
    void thread_grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_226_input_V();
    void thread_grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_235_ap_ce();
    void thread_grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_235_ap_start();
    void thread_grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_244_ap_ce();
    void thread_grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_244_ap_start();
    void thread_grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_244_input_V();
    void thread_grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_253_ap_ce();
    void thread_grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_253_ap_start();
    void thread_grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_253_input_V();
    void thread_grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_262_ap_ce();
    void thread_grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_262_ap_start();
    void thread_grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_271_ap_ce();
    void thread_grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_271_ap_start();
    void thread_grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_280_ap_ce();
    void thread_grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_280_ap_start();
    void thread_grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_289_ap_ce();
    void thread_grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_289_ap_start();
    void thread_grp_fu_1176_p0();
    void thread_grp_fu_1176_p2();
    void thread_grp_fu_1185_p0();
    void thread_grp_fu_1185_p1();
    void thread_grp_fu_1185_p2();
    void thread_grp_fu_1193_p0();
    void thread_grp_fu_1193_p1();
    void thread_grp_fu_1193_p2();
    void thread_grp_fu_1202_p0();
    void thread_grp_fu_1202_p2();
    void thread_grp_fu_1210_p0();
    void thread_grp_fu_1210_p1();
    void thread_grp_fu_1210_p2();
    void thread_grp_fu_1219_p0();
    void thread_grp_fu_1219_p1();
    void thread_grp_fu_1219_p2();
    void thread_grp_fu_1228_p2();
    void thread_grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_298_ap_ce();
    void thread_grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_298_ap_start();
    void thread_grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_298_input_V();
    void thread_grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_307_ap_ce();
    void thread_grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_307_ap_start();
    void thread_grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_307_input_V();
    void thread_grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_316_ap_ce();
    void thread_grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_316_ap_start();
    void thread_grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_316_input_V();
    void thread_grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_325_ap_ce();
    void thread_grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_325_ap_start();
    void thread_grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_334_ap_ce();
    void thread_grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_334_ap_start();
    void thread_grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_343_ap_ce();
    void thread_grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_343_ap_start();
    void thread_grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_343_input_V();
    void thread_grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_352_ap_ce();
    void thread_grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_352_ap_start();
    void thread_grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_352_input_V();
    void thread_grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_361_ap_ce();
    void thread_grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_361_ap_start();
    void thread_grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_370_ap_ce();
    void thread_grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_370_ap_start();
    void thread_grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_370_input_V();
    void thread_grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_379_ap_ce();
    void thread_grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_379_ap_start();
    void thread_lhs_V_1_fu_678_p1();
    void thread_lhs_V_2_fu_690_p1();
    void thread_lhs_V_4_fu_837_p3();
    void thread_lhs_V_fu_971_p3();
    void thread_mul_ln1192_12_fu_1110_p0();
    void thread_mul_ln1192_12_fu_1110_p2();
    void thread_mul_ln1192_1_fu_488_p1();
    void thread_mul_ln1192_3_fu_1028_p0();
    void thread_mul_ln1192_3_fu_1028_p1();
    void thread_mul_ln1192_3_fu_1028_p2();
    void thread_mul_ln1192_4_fu_1094_p0();
    void thread_mul_ln1192_4_fu_1094_p2();
    void thread_mul_ln1192_5_fu_1134_p0();
    void thread_mul_ln1192_5_fu_1134_p2();
    void thread_mul_ln1192_8_fu_1050_p0();
    void thread_mul_ln1192_8_fu_1050_p1();
    void thread_mul_ln1192_8_fu_1050_p2();
    void thread_mul_ln1192_9_fu_1102_p0();
    void thread_mul_ln1192_9_fu_1102_p2();
    void thread_p_Val2_10_fu_388_p4();
    void thread_p_Val2_1_fu_402_p4();
    void thread_p_Val2_3_fu_422_p4();
    void thread_p_Val2_7_fu_451_p4();
    void thread_r_V_10_fu_1040_p0();
    void thread_r_V_10_fu_1040_p1();
    void thread_r_V_10_fu_1040_p2();
    void thread_r_V_11_fu_1060_p0();
    void thread_r_V_11_fu_1060_p1();
    void thread_r_V_11_fu_1060_p2();
    void thread_r_V_12_fu_942_p0();
    void thread_r_V_12_fu_942_p1();
    void thread_r_V_12_fu_942_p2();
    void thread_r_V_13_fu_951_p0();
    void thread_r_V_13_fu_951_p1();
    void thread_r_V_13_fu_951_p2();
    void thread_r_V_15_fu_1069_p0();
    void thread_r_V_15_fu_1069_p1();
    void thread_r_V_15_fu_1069_p2();
    void thread_r_V_18_fu_1085_p0();
    void thread_r_V_18_fu_1085_p1();
    void thread_r_V_18_fu_1085_p2();
    void thread_r_V_19_fu_612_p3();
    void thread_r_V_20_fu_619_p3();
    void thread_r_V_21_fu_988_p0();
    void thread_r_V_21_fu_988_p1();
    void thread_r_V_21_fu_988_p2();
    void thread_r_V_22_fu_745_p2();
    void thread_r_V_23_fu_516_p2();
    void thread_r_V_24_fu_898_p2();
    void thread_r_V_25_fu_907_p0();
    void thread_r_V_25_fu_907_p1();
    void thread_r_V_25_fu_907_p2();
    void thread_r_V_26_fu_539_p2();
    void thread_r_V_27_fu_827_p2();
    void thread_r_V_28_fu_566_p2();
    void thread_r_V_29_fu_583_p2();
    void thread_r_V_8_fu_797_p0();
    void thread_r_V_8_fu_797_p1();
    void thread_r_V_8_fu_797_p2();
    void thread_r_V_fu_742_p1();
    void thread_ret_V_11_fu_694_p2();
    void thread_ret_V_13_fu_787_p2();
    void thread_ret_V_19_fu_864_p2();
    void thread_ret_V_24_fu_634_p2();
    void thread_ret_V_25_fu_874_p2();
    void thread_ret_V_26_fu_883_p2();
    void thread_ret_V_27_fu_645_p2();
    void thread_ret_V_28_fu_1006_p2();
    void thread_ret_V_29_fu_754_p2();
    void thread_ret_V_30_fu_1139_p2();
    void thread_ret_V_31_fu_684_p2();
    void thread_ret_V_33_fu_848_p2();
    void thread_ret_V_36_fu_1160_p2();
    void thread_ret_V_39_fu_595_p2();
    void thread_ret_V_40_fu_1115_p2();
    void thread_ret_V_fu_760_p2();
    void thread_rhs_V_1_fu_681_p1();
    void thread_rhs_V_fu_1002_p1();
    void thread_sext_ln1116_1_fu_904_p1();
    void thread_sext_ln1116_2_fu_793_p1();
    void thread_sext_ln1116_3_fu_1037_p1();
    void thread_sext_ln1116_4_fu_1056_p1();
    void thread_sext_ln1116_5_fu_939_p1();
    void thread_sext_ln1116_6_fu_948_p1();
    void thread_sext_ln1116_8_fu_1066_p1();
    void thread_sext_ln1116_9_fu_1082_p1();
    void thread_sext_ln1116_fu_985_p1();
    void thread_sext_ln1118_1_fu_512_p1();
    void thread_sext_ln1118_3_fu_700_p1();
    void thread_sext_ln1118_4_fu_811_p1();
    void thread_sext_ln1118_5_fu_823_p1();
    void thread_sext_ln1118_6_fu_833_p1();
    void thread_sext_ln1118_7_fu_545_p1();
    void thread_sext_ln1118_9_fu_579_p1();
    void thread_sext_ln1118_fu_501_p1();
    void thread_sext_ln1192_fu_482_p1();
    void thread_sext_ln1193_fu_879_p1();
    void thread_sext_ln1253_fu_895_p1();
    void thread_sext_ln700_3_fu_982_p1();
    void thread_sext_ln703_10_fu_860_p0();
    void thread_sext_ln703_10_fu_860_p1();
    void thread_sext_ln703_1_fu_626_p1();
    void thread_sext_ln703_2_fu_630_p1();
    void thread_sext_ln703_4_fu_870_p1();
    void thread_sext_ln703_5_fu_751_p1();
    void thread_sext_ln703_9_fu_784_p1();
    void thread_sext_ln728_4_fu_844_p1();
    void thread_shl_ln1118_1_fu_505_p3();
    void thread_shl_ln1118_6_fu_572_p3();
    void thread_shl_ln_fu_494_p3();
    void thread_sub_ln1118_fu_533_p2();
    void thread_sub_ln703_fu_661_p2();
    void thread_tmp_1_fu_815_p3();
    void thread_tmp_3_fu_994_p3();
    void thread_tmp_4_fu_773_p3();
    void thread_tmp_fu_917_p3();
    void thread_tmp_s_fu_803_p3();
    void thread_x_V_ap_vld_in_sig();
    void thread_x_V_blk_n();
    void thread_x_V_in_sig();
    void thread_y_0_V();
    void thread_y_0_V_ap_vld();
    void thread_y_1_V();
    void thread_y_1_V_ap_vld();
    void thread_y_2_V();
    void thread_y_2_V_ap_vld();
    void thread_y_3_V();
    void thread_y_3_V_ap_vld();
    void thread_y_4_V();
    void thread_y_4_V_ap_vld();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
