###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       248820   # Number of WRITE/WRITEP commands
num_reads_done                 =      1869747   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1456238   # Number of read row buffer hits
num_read_cmds                  =      1869735   # Number of READ/READP commands
num_writes_done                =       248852   # Number of read requests issued
num_write_row_hits             =       161179   # Number of write row buffer hits
num_act_cmds                   =       506041   # Number of ACT commands
num_pre_cmds                   =       506013   # Number of PRE commands
num_ondemand_pres              =       477513   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9644897   # Cyles of rank active rank.0
rank_active_cycles.1           =      9608780   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       355103   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       391220   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2011429   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        47987   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        13523   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8889   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         7093   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4921   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3528   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2729   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2104   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1602   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        14845   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           12   # Write cmd latency (cycles)
write_latency[20-39]           =           73   # Write cmd latency (cycles)
write_latency[40-59]           =           94   # Write cmd latency (cycles)
write_latency[60-79]           =          180   # Write cmd latency (cycles)
write_latency[80-99]           =          320   # Write cmd latency (cycles)
write_latency[100-119]         =          433   # Write cmd latency (cycles)
write_latency[120-139]         =          572   # Write cmd latency (cycles)
write_latency[140-159]         =          847   # Write cmd latency (cycles)
write_latency[160-179]         =         1037   # Write cmd latency (cycles)
write_latency[180-199]         =         1277   # Write cmd latency (cycles)
write_latency[200-]            =       243975   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           16   # Read request latency (cycles)
read_latency[20-39]            =       321287   # Read request latency (cycles)
read_latency[40-59]            =       149559   # Read request latency (cycles)
read_latency[60-79]            =       166493   # Read request latency (cycles)
read_latency[80-99]            =       114765   # Read request latency (cycles)
read_latency[100-119]          =        96328   # Read request latency (cycles)
read_latency[120-139]          =        86382   # Read request latency (cycles)
read_latency[140-159]          =        72826   # Read request latency (cycles)
read_latency[160-179]          =        63840   # Read request latency (cycles)
read_latency[180-199]          =        56552   # Read request latency (cycles)
read_latency[200-]             =       741699   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.24211e+09   # Write energy
read_energy                    =  7.53877e+09   # Read energy
act_energy                     =  1.38453e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.70449e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.87786e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01842e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.99588e+09   # Active standby energy rank.1
average_read_latency           =      279.459   # Average read request latency (cycles)
average_interarrival           =      4.71998   # Average request interarrival latency (cycles)
total_energy                   =  2.32426e+10   # Total energy (pJ)
average_power                  =      2324.26   # Average power (mW)
average_bandwidth              =      18.0787   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       257038   # Number of WRITE/WRITEP commands
num_reads_done                 =      1974743   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1553746   # Number of read row buffer hits
num_read_cmds                  =      1974733   # Number of READ/READP commands
num_writes_done                =       257065   # Number of read requests issued
num_write_row_hits             =       169432   # Number of write row buffer hits
num_act_cmds                   =       514421   # Number of ACT commands
num_pre_cmds                   =       514391   # Number of PRE commands
num_ondemand_pres              =       485948   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9642612   # Cyles of rank active rank.0
rank_active_cycles.1           =      9635515   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       357388   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       364485   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2127005   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        49793   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        12493   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8110   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         6861   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4515   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3143   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2453   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1903   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1439   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        14127   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            3   # Write cmd latency (cycles)
write_latency[20-39]           =           34   # Write cmd latency (cycles)
write_latency[40-59]           =           69   # Write cmd latency (cycles)
write_latency[60-79]           =          104   # Write cmd latency (cycles)
write_latency[80-99]           =          195   # Write cmd latency (cycles)
write_latency[100-119]         =          317   # Write cmd latency (cycles)
write_latency[120-139]         =          464   # Write cmd latency (cycles)
write_latency[140-159]         =          567   # Write cmd latency (cycles)
write_latency[160-179]         =          763   # Write cmd latency (cycles)
write_latency[180-199]         =          845   # Write cmd latency (cycles)
write_latency[200-]            =       253677   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           15   # Read request latency (cycles)
read_latency[20-39]            =       278914   # Read request latency (cycles)
read_latency[40-59]            =       133102   # Read request latency (cycles)
read_latency[60-79]            =       143424   # Read request latency (cycles)
read_latency[80-99]            =       103017   # Read request latency (cycles)
read_latency[100-119]          =        87709   # Read request latency (cycles)
read_latency[120-139]          =        80496   # Read request latency (cycles)
read_latency[140-159]          =        69756   # Read request latency (cycles)
read_latency[160-179]          =        62084   # Read request latency (cycles)
read_latency[180-199]          =        55443   # Read request latency (cycles)
read_latency[200-]             =       960783   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.28313e+09   # Write energy
read_energy                    =  7.96212e+09   # Read energy
act_energy                     =  1.40746e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.71546e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.74953e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01699e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01256e+09   # Active standby energy rank.1
average_read_latency           =      365.794   # Average read request latency (cycles)
average_interarrival           =       4.4806   # Average request interarrival latency (cycles)
total_energy                   =  2.37334e+10   # Total energy (pJ)
average_power                  =      2373.34   # Average power (mW)
average_bandwidth              =      19.0448   # Average bandwidth
