<!-- HTML header for doxygen 1.8.3.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<title>nrfx 3.5: CACHE HAL</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="extra_stylesheet.css" rel="stylesheet" type="text/css"/>
<link href="nordic.css" rel="stylesheet" type="text/css" />
<link rel="Shortcut icon" href="./favicon.ico" type="image/x-icon" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0" width="100%" class="blank">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Nordic Semiconductor" src="nordic_small.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">nrfx
   &#160;<span id="projectnumber">3.5</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__nrf__cache__hal.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">CACHE HAL<div class="ingroups"><a class="el" href="group__nrfx__drivers.html">Drivers</a> &raquo; <a class="el" href="group__nrf__cache.html">CACHE</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>The hardware access layer for managing the CACHE peripheral.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga32ac18f436cb69269be29078ca6ca81b"><td class="memItemLeft" align="right" valign="top"><a id="ga32ac18f436cb69269be29078ca6ca81b" name="ga32ac18f436cb69269be29078ca6ca81b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_CACHE_HAS_CACHEDATA</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga32ac18f436cb69269be29078ca6ca81b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Presence of the CACHEDATA feature. <br /></td></tr>
<tr class="separator:ga32ac18f436cb69269be29078ca6ca81b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec83162a6d4722ed7ce6e81ab4258060"><td class="memItemLeft" align="right" valign="top"><a id="gaec83162a6d4722ed7ce6e81ab4258060" name="gaec83162a6d4722ed7ce6e81ab4258060"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_CACHE_HAS_CACHEDATA_DU</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gaec83162a6d4722ed7ce6e81ab4258060"><td class="mdescLeft">&#160;</td><td class="mdescRight">Presence of the CACHE data units feature. <br /></td></tr>
<tr class="separator:gaec83162a6d4722ed7ce6e81ab4258060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad02dbd3d08bd18d77529b89992dbc918"><td class="memItemLeft" align="right" valign="top"><a id="gad02dbd3d08bd18d77529b89992dbc918" name="gad02dbd3d08bd18d77529b89992dbc918"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_CACHE_HAS_CACHEINFO</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gad02dbd3d08bd18d77529b89992dbc918"><td class="mdescLeft">&#160;</td><td class="mdescRight">Presence of the CACHEINFO feature. <br /></td></tr>
<tr class="separator:gad02dbd3d08bd18d77529b89992dbc918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ccad93be73a274f268a6e22bb3f5c8a"><td class="memItemLeft" align="right" valign="top"><a id="ga0ccad93be73a274f268a6e22bb3f5c8a" name="ga0ccad93be73a274f268a6e22bb3f5c8a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_CACHE_HAS_TASKS</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga0ccad93be73a274f268a6e22bb3f5c8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol indicating whether cache tasks are supported. <br /></td></tr>
<tr class="separator:ga0ccad93be73a274f268a6e22bb3f5c8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadddcee2ef281a0b684aafabc484caaa5"><td class="memItemLeft" align="right" valign="top"><a id="gadddcee2ef281a0b684aafabc484caaa5" name="gadddcee2ef281a0b684aafabc484caaa5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_CACHE_HAS_TASK_CLEAN</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gadddcee2ef281a0b684aafabc484caaa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol indicating whether the CLEAN cache/line tasks are supported. <br /></td></tr>
<tr class="separator:gadddcee2ef281a0b684aafabc484caaa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae219d8ccd77dcc3a5536d91e204d160d"><td class="memItemLeft" align="right" valign="top"><a id="gae219d8ccd77dcc3a5536d91e204d160d" name="gae219d8ccd77dcc3a5536d91e204d160d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_CACHE_HAS_TASK_FLUSH</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gae219d8ccd77dcc3a5536d91e204d160d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol indicating whether the FLUSH cache/line tasks are supported. <br /></td></tr>
<tr class="separator:gae219d8ccd77dcc3a5536d91e204d160d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga647b07ab7cad0cfe3d9ef022f7c03102"><td class="memItemLeft" align="right" valign="top"><a id="ga647b07ab7cad0cfe3d9ef022f7c03102" name="ga647b07ab7cad0cfe3d9ef022f7c03102"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_CACHE_HAS_TASK_SAVE_RESTORE</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga647b07ab7cad0cfe3d9ef022f7c03102"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol indicating whether save and restore tasks are supported. <br /></td></tr>
<tr class="separator:ga647b07ab7cad0cfe3d9ef022f7c03102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae91fc8215b8a8d5f550d3990d04157c7"><td class="memItemLeft" align="right" valign="top"><a id="gae91fc8215b8a8d5f550d3990d04157c7" name="gae91fc8215b8a8d5f550d3990d04157c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_CACHE_HAS_STATUS</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gae91fc8215b8a8d5f550d3990d04157c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol indicating whether status check is supported. <br /></td></tr>
<tr class="separator:gae91fc8215b8a8d5f550d3990d04157c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68d568a37bd28713c6856caa2a4d8cf4"><td class="memItemLeft" align="right" valign="top"><a id="ga68d568a37bd28713c6856caa2a4d8cf4" name="ga68d568a37bd28713c6856caa2a4d8cf4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_CACHE_HAS_RAM_MODE</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga68d568a37bd28713c6856caa2a4d8cf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol indicating whether splitting the dedicated RAM between cache and generic memory is supported. <br /></td></tr>
<tr class="separator:ga68d568a37bd28713c6856caa2a4d8cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga725c921400abd2c84a86d9fc5c48df79"><td class="memItemLeft" align="right" valign="top"><a id="ga725c921400abd2c84a86d9fc5c48df79" name="ga725c921400abd2c84a86d9fc5c48df79"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_CACHE_HAS_RAMSIZE</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga725c921400abd2c84a86d9fc5c48df79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol indicating whether configuration of split of dedicated RAM between cache and generic memory is supported. <br /></td></tr>
<tr class="separator:ga725c921400abd2c84a86d9fc5c48df79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga860a47018b86190aaa175203860340e0"><td class="memItemLeft" align="right" valign="top"><a id="ga860a47018b86190aaa175203860340e0" name="ga860a47018b86190aaa175203860340e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_CACHE_HAS_CACHEINFO_DU_DIRTY</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga860a47018b86190aaa175203860340e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol indicating whether dirtiness check functionality for cache is supported. <br /></td></tr>
<tr class="separator:ga860a47018b86190aaa175203860340e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab20b72f49bea8a7fcb1c9794184187b4"><td class="memItemLeft" align="right" valign="top"><a id="gab20b72f49bea8a7fcb1c9794184187b4" name="gab20b72f49bea8a7fcb1c9794184187b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_CACHE_HAS_CACHEINFO_DU_VALIDATION</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gab20b72f49bea8a7fcb1c9794184187b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol indicating whether data unit validation functionality for cache is supported. <br /></td></tr>
<tr class="separator:gab20b72f49bea8a7fcb1c9794184187b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fa376ece57b8058ded3edcc1e9823b7"><td class="memItemLeft" align="right" valign="top"><a id="ga3fa376ece57b8058ded3edcc1e9823b7" name="ga3fa376ece57b8058ded3edcc1e9823b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_CACHE_HAS_CACHEINFO_SET_WAY_INFO</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga3fa376ece57b8058ded3edcc1e9823b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol indicating whether cache info has INFO register. <br /></td></tr>
<tr class="separator:ga3fa376ece57b8058ded3edcc1e9823b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba704e23dc434ea4178bf71d750e7595"><td class="memItemLeft" align="right" valign="top"><a id="gaba704e23dc434ea4178bf71d750e7595" name="gaba704e23dc434ea4178bf71d750e7595"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_CACHEDATA_DATA_WORDS_IN_UNIT_MAX</b>&#160;&#160;&#160;CACHEDATA_SET_WAY_DU_DATA_MaxCount</td></tr>
<tr class="memdesc:gaba704e23dc434ea4178bf71d750e7595"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max number of words in CACHEDATA data units. <br /></td></tr>
<tr class="separator:gaba704e23dc434ea4178bf71d750e7595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a5879d2e51d1bcaf2b79f8297f4b076"><td class="memItemLeft" align="right" valign="top"><a id="ga3a5879d2e51d1bcaf2b79f8297f4b076" name="ga3a5879d2e51d1bcaf2b79f8297f4b076"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_CACHEDATA_DATA_UNITS_MAX</b>&#160;&#160;&#160;CACHEDATA_SET_WAY_DU_MaxCount</td></tr>
<tr class="memdesc:ga3a5879d2e51d1bcaf2b79f8297f4b076"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max number of CACHEDATA data units. <br /></td></tr>
<tr class="separator:ga3a5879d2e51d1bcaf2b79f8297f4b076"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec18b55decdc118a55febe0f73882e7f"><td class="memItemLeft" align="right" valign="top"><a id="gaec18b55decdc118a55febe0f73882e7f" name="gaec18b55decdc118a55febe0f73882e7f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_CACHEDATA_WORD_INDEX_MAX</b>&#160;&#160;&#160;        (<a class="el" href="group__nrf__cache__hal.html#gaba704e23dc434ea4178bf71d750e7595">NRF_CACHEDATA_DATA_WORDS_IN_UNIT_MAX</a> * <a class="el" href="group__nrf__cache__hal.html#ga3a5879d2e51d1bcaf2b79f8297f4b076">NRF_CACHEDATA_DATA_UNITS_MAX</a>)</td></tr>
<tr class="memdesc:gaec18b55decdc118a55febe0f73882e7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max number of CACHEDATA words. <br /></td></tr>
<tr class="separator:gaec18b55decdc118a55febe0f73882e7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf10cbe14426a052c970304d92dccba4"><td class="memItemLeft" align="right" valign="top"><a id="gadf10cbe14426a052c970304d92dccba4" name="gadf10cbe14426a052c970304d92dccba4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_CACHEDATA_WAY_INDEX_MAX</b>&#160;&#160;&#160;CACHEDATA_SET_WAY_MaxCount</td></tr>
<tr class="memdesc:gadf10cbe14426a052c970304d92dccba4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max number of CACHEDATA ways. <br /></td></tr>
<tr class="separator:gadf10cbe14426a052c970304d92dccba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2a874e223201447fbbfd7cce6dbd2a7"><td class="memItemLeft" align="right" valign="top"><a id="gac2a874e223201447fbbfd7cce6dbd2a7" name="gac2a874e223201447fbbfd7cce6dbd2a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_CACHEDATA_SET_INDEX_MAX</b>&#160;&#160;&#160;CACHEDATA_SET_MaxCount</td></tr>
<tr class="memdesc:gac2a874e223201447fbbfd7cce6dbd2a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max number of CACHEDATA sets. <br /></td></tr>
<tr class="separator:gac2a874e223201447fbbfd7cce6dbd2a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47e3b11d456e175bc52f32ac36a29d88"><td class="memItemLeft" align="right" valign="top"><a id="ga47e3b11d456e175bc52f32ac36a29d88" name="ga47e3b11d456e175bc52f32ac36a29d88"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_CACHEINFO_DATA_WORDS_IN_UNIT_MAX</b>&#160;&#160;&#160;CACHEDATA_SET_WAY_DU_DATA_MaxCount</td></tr>
<tr class="memdesc:ga47e3b11d456e175bc52f32ac36a29d88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max number of words in CACHEINFO data units. <br /></td></tr>
<tr class="separator:ga47e3b11d456e175bc52f32ac36a29d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ee2b7edda1cd22aa38f929eced44c21"><td class="memItemLeft" align="right" valign="top"><a id="ga0ee2b7edda1cd22aa38f929eced44c21" name="ga0ee2b7edda1cd22aa38f929eced44c21"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_CACHEINFO_DATA_UNITS_MAX</b>&#160;&#160;&#160;CACHEDATA_SET_WAY_DU_MaxCount</td></tr>
<tr class="memdesc:ga0ee2b7edda1cd22aa38f929eced44c21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max number of CACHEINFO data units. <br /></td></tr>
<tr class="separator:ga0ee2b7edda1cd22aa38f929eced44c21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga279f580f4bf64462858fb253f6a20a81"><td class="memItemLeft" align="right" valign="top"><a id="ga279f580f4bf64462858fb253f6a20a81" name="ga279f580f4bf64462858fb253f6a20a81"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_CACHEINFO_WORD_INDEX_MAX</b>&#160;&#160;&#160;        (<a class="el" href="group__nrf__cache__hal.html#ga47e3b11d456e175bc52f32ac36a29d88">NRF_CACHEINFO_DATA_WORDS_IN_UNIT_MAX</a> * <a class="el" href="group__nrf__cache__hal.html#ga0ee2b7edda1cd22aa38f929eced44c21">NRF_CACHEINFO_DATA_UNITS_MAX</a>)</td></tr>
<tr class="memdesc:ga279f580f4bf64462858fb253f6a20a81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max number of CACHEINFO words. <br /></td></tr>
<tr class="separator:ga279f580f4bf64462858fb253f6a20a81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8adc07f29cc163b28878e389836dcd8a"><td class="memItemLeft" align="right" valign="top"><a id="ga8adc07f29cc163b28878e389836dcd8a" name="ga8adc07f29cc163b28878e389836dcd8a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_CACHEINFO_WAY_INDEX_MAX</b>&#160;&#160;&#160;CACHEINFO_SET_WAY_MaxCount</td></tr>
<tr class="memdesc:ga8adc07f29cc163b28878e389836dcd8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max number of CACHEINFO ways. <br /></td></tr>
<tr class="separator:ga8adc07f29cc163b28878e389836dcd8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c9059963ea7e4e4bb0b074d06367a41"><td class="memItemLeft" align="right" valign="top"><a id="ga5c9059963ea7e4e4bb0b074d06367a41" name="ga5c9059963ea7e4e4bb0b074d06367a41"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_CACHEINFO_SET_INDEX_MAX</b>&#160;&#160;&#160;CACHEINFO_SET_MaxCount</td></tr>
<tr class="memdesc:ga5c9059963ea7e4e4bb0b074d06367a41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max number of CACHEINFO sets. <br /></td></tr>
<tr class="separator:ga5c9059963ea7e4e4bb0b074d06367a41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga414bb481a7ba4e07d48828d47a02adc1"><td class="memItemLeft" align="right" valign="top"><a id="ga414bb481a7ba4e07d48828d47a02adc1" name="ga414bb481a7ba4e07d48828d47a02adc1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_CACHE_MODE_RAMSIZE_MAX</b>&#160;&#160;&#160;CACHE_MODE_RAMSIZE_Max</td></tr>
<tr class="memdesc:ga414bb481a7ba4e07d48828d47a02adc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max enumerator value of RAMSIZE field. <br /></td></tr>
<tr class="separator:ga414bb481a7ba4e07d48828d47a02adc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga49ede922bdb9d9b6243a72e9a0049ecd"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__cache__hal.html#ga49ede922bdb9d9b6243a72e9a0049ecd">nrf_cache_task_t</a> { <br />
&#160;&#160;<a class="el" href="group__nrf__cache__hal.html#gga49ede922bdb9d9b6243a72e9a0049ecda0b5faa49a8f6374e0a0d57f999052077">NRF_CACHE_TASK_CLEANCACHE</a> = offsetof(NRF_CACHE_Type, TASKS_CLEANCACHE)
, <br />
&#160;&#160;<a class="el" href="group__nrf__cache__hal.html#gga49ede922bdb9d9b6243a72e9a0049ecdae63f5a05627646aa436b210a7d773767">NRF_CACHE_TASK_CLEANLINE</a> = offsetof(NRF_CACHE_Type, TASKS_CLEANLINE)
, <br />
&#160;&#160;<a class="el" href="group__nrf__cache__hal.html#gga49ede922bdb9d9b6243a72e9a0049ecdac3bf75e1d727aa69ad9b74ea768838f0">NRF_CACHE_TASK_FLUSHCACHE</a> = offsetof(NRF_CACHE_Type, TASKS_FLUSHCACHE)
, <br />
&#160;&#160;<a class="el" href="group__nrf__cache__hal.html#gga49ede922bdb9d9b6243a72e9a0049ecda6ce7882a167236d57916c1d86034f5d0">NRF_CACHE_TASK_FLUSHLINE</a> = offsetof(NRF_CACHE_Type, TASKS_FLUSHLINE)
, <br />
&#160;&#160;<a class="el" href="group__nrf__cache__hal.html#gga49ede922bdb9d9b6243a72e9a0049ecda1942612fbbae087dbf498bb4b6a389ee">NRF_CACHE_TASK_SAVE</a> = offsetof(NRF_CACHE_Type, TASKS_SAVE)
, <br />
&#160;&#160;<a class="el" href="group__nrf__cache__hal.html#gga49ede922bdb9d9b6243a72e9a0049ecdaffde15302587b738fa0043439a48d222">NRF_CACHE_TASK_RESTORE</a> = offsetof(NRF_CACHE_Type, TASKS_RESTORE)
, <br />
&#160;&#160;<a class="el" href="group__nrf__cache__hal.html#gga49ede922bdb9d9b6243a72e9a0049ecda10f8c0acee707f39a8fa647b0b4fe990">NRF_CACHE_TASK_INVALIDATECACHE</a> = offsetof(NRF_CACHE_Type, TASKS_INVALIDATECACHE)
, <br />
&#160;&#160;<a class="el" href="group__nrf__cache__hal.html#gga49ede922bdb9d9b6243a72e9a0049ecda52b46d3dd9c9155fc291acc745b177a6">NRF_CACHE_TASK_INVALIDATELINE</a> = offsetof(NRF_CACHE_Type, TASKS_INVALIDATELINE)
, <br />
&#160;&#160;<a class="el" href="group__nrf__cache__hal.html#gga49ede922bdb9d9b6243a72e9a0049ecdaa9f90eb4bba52bdbf22f089bb4b9cb52">NRF_CACHE_TASK_ERASE</a> = offsetof(NRF_CACHE_Type, TASKS_ERASE)
<br />
 }</td></tr>
<tr class="memdesc:ga49ede922bdb9d9b6243a72e9a0049ecd"><td class="mdescLeft">&#160;</td><td class="mdescRight">CACHE tasks.  <a href="group__nrf__cache__hal.html#ga49ede922bdb9d9b6243a72e9a0049ecd">More...</a><br /></td></tr>
<tr class="separator:ga49ede922bdb9d9b6243a72e9a0049ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeae9f7c57f88049da165f58737bb95e9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__cache__hal.html#gaeae9f7c57f88049da165f58737bb95e9">nrf_cache_region_t</a> { <br />
&#160;&#160;<a class="el" href="group__nrf__cache__hal.html#ggaeae9f7c57f88049da165f58737bb95e9a0a431ff82f85fe3fc3e0cd97e2eb8224">NRF_CACHE_REGION_FLASH</a> = 0
, <br />
&#160;&#160;<a class="el" href="group__nrf__cache__hal.html#ggaeae9f7c57f88049da165f58737bb95e9a6d77361b76ca766d78f9718c1311933f">NRF_CACHE_REGION_XIP</a> = 1
<br />
 }</td></tr>
<tr class="memdesc:gaeae9f7c57f88049da165f58737bb95e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache regions.  <a href="group__nrf__cache__hal.html#gaeae9f7c57f88049da165f58737bb95e9">More...</a><br /></td></tr>
<tr class="separator:gaeae9f7c57f88049da165f58737bb95e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga991edeffce0e89bffec886613b9fef42"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__cache__hal.html#ga991edeffce0e89bffec886613b9fef42">nrf_cache_ramsize_t</a> { <br />
&#160;&#160;<a class="el" href="group__nrf__cache__hal.html#gga991edeffce0e89bffec886613b9fef42a2b6d3cc414bf77aaceddd4360b42341f">NRF_CACHE_RAMSIZE_ALL</a> = CACHE_MODE_RAMSIZE_All
, <br />
&#160;&#160;<a class="el" href="group__nrf__cache__hal.html#gga991edeffce0e89bffec886613b9fef42a426da0766c12dfb3a29361dbe3f4fb6e">NRF_CACHE_RAMSIZE_HALF</a> = CACHE_MODE_RAMSIZE_Half
, <br />
&#160;&#160;<a class="el" href="group__nrf__cache__hal.html#gga991edeffce0e89bffec886613b9fef42a1336a9bc44b84dc6f05635024a7def58">NRF_CACHE_RAMSIZE_QUARTER</a> = CACHE_MODE_RAMSIZE_Quarter
, <br />
&#160;&#160;<a class="el" href="group__nrf__cache__hal.html#gga991edeffce0e89bffec886613b9fef42a2446ca738264545926ecf98d2ca7d3ae">NRF_CACHE_RAMSIZE_NONE</a> = CACHE_MODE_RAMSIZE_None
<br />
 }</td></tr>
<tr class="memdesc:ga991edeffce0e89bffec886613b9fef42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dedicated RAM size used for cache memory.  <a href="group__nrf__cache__hal.html#ga991edeffce0e89bffec886613b9fef42">More...</a><br /></td></tr>
<tr class="separator:ga991edeffce0e89bffec886613b9fef42"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga756fd84f98cf771e67b886da7e5a4996"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__cache__hal.html#ga756fd84f98cf771e67b886da7e5a4996">nrf_cache_enable</a> (NRF_CACHE_Type *p_reg)</td></tr>
<tr class="memdesc:ga756fd84f98cf771e67b886da7e5a4996"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for enabling the CACHE peripheral.  <br /></td></tr>
<tr class="separator:ga756fd84f98cf771e67b886da7e5a4996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f96b98968845dd74610731ea62c04d9"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__cache__hal.html#ga9f96b98968845dd74610731ea62c04d9">nrf_cache_disable</a> (NRF_CACHE_Type *p_reg)</td></tr>
<tr class="memdesc:ga9f96b98968845dd74610731ea62c04d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for disabling the CACHE peripheral.  <br /></td></tr>
<tr class="separator:ga9f96b98968845dd74610731ea62c04d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d2944d15b8c601cdbb497db9b6878b0"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__cache__hal.html#ga7d2944d15b8c601cdbb497db9b6878b0">nrf_cache_enable_check</a> (NRF_CACHE_Type const *p_reg)</td></tr>
<tr class="memdesc:ga7d2944d15b8c601cdbb497db9b6878b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for checking if the CACHE peripheral is enabled.  <br /></td></tr>
<tr class="separator:ga7d2944d15b8c601cdbb497db9b6878b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefdb58b01a18348964ff64105e4e795b"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__cache__hal.html#gaefdb58b01a18348964ff64105e4e795b">nrf_cache_invalidate</a> (NRF_CACHE_Type *p_reg)</td></tr>
<tr class="memdesc:gaefdb58b01a18348964ff64105e4e795b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for invalidating the cache content.  <br /></td></tr>
<tr class="separator:gaefdb58b01a18348964ff64105e4e795b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d9ba61a07efda4785f4d13ca2216575"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__cache__hal.html#ga6d9ba61a07efda4785f4d13ca2216575">nrf_cache_erase</a> (NRF_CACHE_Type *p_reg)</td></tr>
<tr class="memdesc:ga6d9ba61a07efda4785f4d13ca2216575"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for erasing the cache content.  <br /></td></tr>
<tr class="separator:ga6d9ba61a07efda4785f4d13ca2216575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3869bbc7a6c3585925c2d212a3810bd"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__cache__hal.html#gaa3869bbc7a6c3585925c2d212a3810bd">nrf_cache_erase_status_check</a> (NRF_CACHE_Type const *p_reg)</td></tr>
<tr class="memdesc:gaa3869bbc7a6c3585925c2d212a3810bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for checking the status of <a class="el" href="group__nrf__cache__hal.html#ga6d9ba61a07efda4785f4d13ca2216575">nrf_cache_erase()</a>.  <br /></td></tr>
<tr class="separator:gaa3869bbc7a6c3585925c2d212a3810bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad1baeca8bd8d414090974a07b15e46d"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__cache__hal.html#gaad1baeca8bd8d414090974a07b15e46d">nrf_cache_erase_status_clear</a> (NRF_CACHE_Type *p_reg)</td></tr>
<tr class="memdesc:gaad1baeca8bd8d414090974a07b15e46d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for clearing the status of the cache erase.  <br /></td></tr>
<tr class="separator:gaad1baeca8bd8d414090974a07b15e46d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a35696d8b62a4bbadbf198f37031805"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__cache__hal.html#ga5a35696d8b62a4bbadbf198f37031805">nrf_cache_profiling_set</a> (NRF_CACHE_Type *p_reg, bool enable)</td></tr>
<tr class="memdesc:ga5a35696d8b62a4bbadbf198f37031805"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for setting the cache profiling.  <br /></td></tr>
<tr class="separator:ga5a35696d8b62a4bbadbf198f37031805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5e7cb47f50fea87249214c524b51119"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__cache__hal.html#gac5e7cb47f50fea87249214c524b51119">nrf_cache_profiling_counters_clear</a> (NRF_CACHE_Type *p_reg)</td></tr>
<tr class="memdesc:gac5e7cb47f50fea87249214c524b51119"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for clearing the cache profiling counters.  <br /></td></tr>
<tr class="separator:gac5e7cb47f50fea87249214c524b51119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac6153662b901d2183c452f9ef04b076"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__cache__hal.html#gaac6153662b901d2183c452f9ef04b076">nrf_cache_instruction_hit_counter_get</a> (NRF_CACHE_Type const *p_reg, <a class="el" href="group__nrf__cache__hal.html#gaeae9f7c57f88049da165f58737bb95e9">nrf_cache_region_t</a> region)</td></tr>
<tr class="memdesc:gaac6153662b901d2183c452f9ef04b076"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the number of cache hits for instruction fetch from the specified cache region.  <br /></td></tr>
<tr class="separator:gaac6153662b901d2183c452f9ef04b076"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf20b23ae75f3d11a08d628e5b7ecd180"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__cache__hal.html#gaf20b23ae75f3d11a08d628e5b7ecd180">nrf_cache_instruction_miss_counter_get</a> (NRF_CACHE_Type const *p_reg, <a class="el" href="group__nrf__cache__hal.html#gaeae9f7c57f88049da165f58737bb95e9">nrf_cache_region_t</a> region)</td></tr>
<tr class="memdesc:gaf20b23ae75f3d11a08d628e5b7ecd180"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the number of cache misses for instruction fetch from the specified cache region.  <br /></td></tr>
<tr class="separator:gaf20b23ae75f3d11a08d628e5b7ecd180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26fedd2a0b6f762125b5e11451e30f34"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__cache__hal.html#ga26fedd2a0b6f762125b5e11451e30f34">nrf_cache_data_hit_counter_get</a> (NRF_CACHE_Type const *p_reg, <a class="el" href="group__nrf__cache__hal.html#gaeae9f7c57f88049da165f58737bb95e9">nrf_cache_region_t</a> region)</td></tr>
<tr class="memdesc:ga26fedd2a0b6f762125b5e11451e30f34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the number of cache hits for data fetch from the specified cache region.  <br /></td></tr>
<tr class="separator:ga26fedd2a0b6f762125b5e11451e30f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa972907d2ce82a410ea13b8da0b583eb"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__cache__hal.html#gaa972907d2ce82a410ea13b8da0b583eb">nrf_cache_data_miss_counter_get</a> (NRF_CACHE_Type const *p_reg, <a class="el" href="group__nrf__cache__hal.html#gaeae9f7c57f88049da165f58737bb95e9">nrf_cache_region_t</a> region)</td></tr>
<tr class="memdesc:gaa972907d2ce82a410ea13b8da0b583eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the number of cache misses for data fetch from the specified cache region.  <br /></td></tr>
<tr class="separator:gaa972907d2ce82a410ea13b8da0b583eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab95b2acd2a16a1b1a4d4712fbbc2bd4e"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__cache__hal.html#gab95b2acd2a16a1b1a4d4712fbbc2bd4e">nrf_cache_ram_mode_set</a> (NRF_CACHE_Type *p_reg, bool enable)</td></tr>
<tr class="memdesc:gab95b2acd2a16a1b1a4d4712fbbc2bd4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for setting the cache RAM mode.  <br /></td></tr>
<tr class="separator:gab95b2acd2a16a1b1a4d4712fbbc2bd4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59bfba4829667844633caf62c22f073e"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__cache__hal.html#ga59bfba4829667844633caf62c22f073e">nrf_cache_ram_mode_check</a> (NRF_CACHE_Type const *p_reg)</td></tr>
<tr class="memdesc:ga59bfba4829667844633caf62c22f073e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for checking whether the cache is in RAM mode.  <br /></td></tr>
<tr class="separator:ga59bfba4829667844633caf62c22f073e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f05b1ef7689b8d3316dc40e93f71461"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__cache__hal.html#ga6f05b1ef7689b8d3316dc40e93f71461">nrf_cache_ramsize_set</a> (NRF_CACHE_Type *p_reg, <a class="el" href="group__nrf__cache__hal.html#ga991edeffce0e89bffec886613b9fef42">nrf_cache_ramsize_t</a> ramsize)</td></tr>
<tr class="memdesc:ga6f05b1ef7689b8d3316dc40e93f71461"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for setting the configuration of splitting the dedicated cache RAM.  <br /></td></tr>
<tr class="separator:ga6f05b1ef7689b8d3316dc40e93f71461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5fc746c9dd94b53f2a14846780960db"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE <a class="el" href="group__nrf__cache__hal.html#ga991edeffce0e89bffec886613b9fef42">nrf_cache_ramsize_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__cache__hal.html#gae5fc746c9dd94b53f2a14846780960db">nrf_cache_ramsize_get</a> (NRF_CACHE_Type const *p_reg)</td></tr>
<tr class="memdesc:gae5fc746c9dd94b53f2a14846780960db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the configuration of splitting the dedicated cache RAM.  <br /></td></tr>
<tr class="separator:gae5fc746c9dd94b53f2a14846780960db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bc9f2a59ccd951d1e2d4f087e52c43b"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__cache__hal.html#ga9bc9f2a59ccd951d1e2d4f087e52c43b">nrf_cache_read_lock_enable</a> (NRF_CACHE_Type *p_reg)</td></tr>
<tr class="memdesc:ga9bc9f2a59ccd951d1e2d4f087e52c43b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for blocking the cache content access.  <br /></td></tr>
<tr class="separator:ga9bc9f2a59ccd951d1e2d4f087e52c43b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05756fe9cd2bb93b1a022dade02ede60"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__cache__hal.html#ga05756fe9cd2bb93b1a022dade02ede60">nrf_cache_update_lock_set</a> (NRF_CACHE_Type *p_reg, bool enable)</td></tr>
<tr class="memdesc:ga05756fe9cd2bb93b1a022dade02ede60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for blocking the cache content updates.  <br /></td></tr>
<tr class="separator:ga05756fe9cd2bb93b1a022dade02ede60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a93f10d29db8e1aa8ebea5e08a944dd"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__cache__hal.html#ga7a93f10d29db8e1aa8ebea5e08a944dd">nrf_cache_data_get</a> (NRF_CACHEDATA_Type const *p_reg, uint32_t set, uint8_t way, uint8_t word)</td></tr>
<tr class="memdesc:ga7a93f10d29db8e1aa8ebea5e08a944dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the cache data word.  <br /></td></tr>
<tr class="separator:ga7a93f10d29db8e1aa8ebea5e08a944dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc7d4f3ec88bc499f72c78a5d4f7d217"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__cache__hal.html#gacc7d4f3ec88bc499f72c78a5d4f7d217">nrf_cache_tag_get</a> (NRF_CACHEINFO_Type const *p_reg, uint32_t set, uint8_t way)</td></tr>
<tr class="memdesc:gacc7d4f3ec88bc499f72c78a5d4f7d217"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the tag associated with the specified set and way.  <br /></td></tr>
<tr class="separator:gacc7d4f3ec88bc499f72c78a5d4f7d217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa54ee451b51ddc9a2fda2702f74db2d"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__cache__hal.html#gaaa54ee451b51ddc9a2fda2702f74db2d">nrf_cache_line_validity_check</a> (NRF_CACHEINFO_Type const *p_reg, uint32_t set, uint8_t way)</td></tr>
<tr class="memdesc:gaaa54ee451b51ddc9a2fda2702f74db2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for checking the validity of a cache line associated with the specified set and way.  <br /></td></tr>
<tr class="separator:gaaa54ee451b51ddc9a2fda2702f74db2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd81e14a0131c0d6cf6cebe0c681339b"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__cache__hal.html#gabd81e14a0131c0d6cf6cebe0c681339b">nrf_cache_mru_get</a> (NRF_CACHEINFO_Type const *p_reg, uint32_t set)</td></tr>
<tr class="memdesc:gabd81e14a0131c0d6cf6cebe0c681339b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the most recently used way in the specified set.  <br /></td></tr>
<tr class="separator:gabd81e14a0131c0d6cf6cebe0c681339b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa27dd3609dcb6f9b4c9a5a6edcefa4c5"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__cache__hal.html#gaa27dd3609dcb6f9b4c9a5a6edcefa4c5">nrf_cache_data_unit_validity_check</a> (NRF_CACHEINFO_Type const *p_reg, uint32_t set, uint8_t way, uint8_t word)</td></tr>
<tr class="memdesc:gaa27dd3609dcb6f9b4c9a5a6edcefa4c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for checking the validity of a data unit associated with the specified set, way and word.  <br /></td></tr>
<tr class="separator:gaa27dd3609dcb6f9b4c9a5a6edcefa4c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f2a4358f0d38825cfa2b51637bf81b5"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__cache__hal.html#ga7f2a4358f0d38825cfa2b51637bf81b5">nrf_cache_is_data_unit_dirty_check</a> (NRF_CACHEINFO_Type const *p_reg, uint32_t set, uint8_t way, uint8_t word)</td></tr>
<tr class="memdesc:ga7f2a4358f0d38825cfa2b51637bf81b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for checking the dirtiness of a data unit associated with the specified set, way and word.  <br /></td></tr>
<tr class="separator:ga7f2a4358f0d38825cfa2b51637bf81b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacae4625e5f9d055c0fe52dd1d2607bae"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__cache__hal.html#gacae4625e5f9d055c0fe52dd1d2607bae">nrf_cache_lineaddr_set</a> (NRF_CACHE_Type *p_reg, uint32_t addr)</td></tr>
<tr class="memdesc:gacae4625e5f9d055c0fe52dd1d2607bae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function to set the memory address covered by the line to be maintained.  <br /></td></tr>
<tr class="separator:gacae4625e5f9d055c0fe52dd1d2607bae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eb1bd528269b5647c4ed3a6172fd8be"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__cache__hal.html#ga7eb1bd528269b5647c4ed3a6172fd8be">nrf_cache_lineaddr_get</a> (NRF_CACHE_Type const *p_reg)</td></tr>
<tr class="memdesc:ga7eb1bd528269b5647c4ed3a6172fd8be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function to get the memory address covered by the line to be maintained.  <br /></td></tr>
<tr class="separator:ga7eb1bd528269b5647c4ed3a6172fd8be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec4381cdc4063490b6fcf05ecd09289b"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__cache__hal.html#gaec4381cdc4063490b6fcf05ecd09289b">nrf_cache_task_trigger</a> (NRF_CACHE_Type *p_reg, <a class="el" href="group__nrf__cache__hal.html#ga49ede922bdb9d9b6243a72e9a0049ecd">nrf_cache_task_t</a> task)</td></tr>
<tr class="memdesc:gaec4381cdc4063490b6fcf05ecd09289b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for triggering the specified CACHE task.  <br /></td></tr>
<tr class="separator:gaec4381cdc4063490b6fcf05ecd09289b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ded5d5db4f09095de5e83af7977a6dd"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__cache__hal.html#ga7ded5d5db4f09095de5e83af7977a6dd">nrf_cache_task_address_get</a> (NRF_CACHE_Type const *p_reg, <a class="el" href="group__nrf__cache__hal.html#ga49ede922bdb9d9b6243a72e9a0049ecd">nrf_cache_task_t</a> task)</td></tr>
<tr class="memdesc:ga7ded5d5db4f09095de5e83af7977a6dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for returning the address of the specified task register.  <br /></td></tr>
<tr class="separator:ga7ded5d5db4f09095de5e83af7977a6dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabee8421cea588033567777ca5a96d81f"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__cache__hal.html#gabee8421cea588033567777ca5a96d81f">nrf_cache_busy_check</a> (NRF_CACHE_Type const *p_reg)</td></tr>
<tr class="memdesc:gabee8421cea588033567777ca5a96d81f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for checking if the cache is busy or not.  <br /></td></tr>
<tr class="separator:gabee8421cea588033567777ca5a96d81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>The hardware access layer for managing the CACHE peripheral. </p>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga991edeffce0e89bffec886613b9fef42" name="ga991edeffce0e89bffec886613b9fef42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga991edeffce0e89bffec886613b9fef42">&#9670;&#160;</a></span>nrf_cache_ramsize_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__cache__hal.html#ga991edeffce0e89bffec886613b9fef42">nrf_cache_ramsize_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Dedicated RAM size used for cache memory. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga991edeffce0e89bffec886613b9fef42a2b6d3cc414bf77aaceddd4360b42341f" name="gga991edeffce0e89bffec886613b9fef42a2b6d3cc414bf77aaceddd4360b42341f"></a>NRF_CACHE_RAMSIZE_ALL&#160;</td><td class="fielddoc"><p>All RAM is used for cache memory. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga991edeffce0e89bffec886613b9fef42a426da0766c12dfb3a29361dbe3f4fb6e" name="gga991edeffce0e89bffec886613b9fef42a426da0766c12dfb3a29361dbe3f4fb6e"></a>NRF_CACHE_RAMSIZE_HALF&#160;</td><td class="fielddoc"><p>Half of the RAM is used for cache memory. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga991edeffce0e89bffec886613b9fef42a1336a9bc44b84dc6f05635024a7def58" name="gga991edeffce0e89bffec886613b9fef42a1336a9bc44b84dc6f05635024a7def58"></a>NRF_CACHE_RAMSIZE_QUARTER&#160;</td><td class="fielddoc"><p>Quarter of the RAM is used for cache memory. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga991edeffce0e89bffec886613b9fef42a2446ca738264545926ecf98d2ca7d3ae" name="gga991edeffce0e89bffec886613b9fef42a2446ca738264545926ecf98d2ca7d3ae"></a>NRF_CACHE_RAMSIZE_NONE&#160;</td><td class="fielddoc"><p>None of the RAM is used for cache memory. </p>
</td></tr>
</table>

</div>
</div>
<a id="gaeae9f7c57f88049da165f58737bb95e9" name="gaeae9f7c57f88049da165f58737bb95e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeae9f7c57f88049da165f58737bb95e9">&#9670;&#160;</a></span>nrf_cache_region_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__cache__hal.html#gaeae9f7c57f88049da165f58737bb95e9">nrf_cache_region_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cache regions. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaeae9f7c57f88049da165f58737bb95e9a0a431ff82f85fe3fc3e0cd97e2eb8224" name="ggaeae9f7c57f88049da165f58737bb95e9a0a431ff82f85fe3fc3e0cd97e2eb8224"></a>NRF_CACHE_REGION_FLASH&#160;</td><td class="fielddoc"><p>Cache region related to Flash access. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaeae9f7c57f88049da165f58737bb95e9a6d77361b76ca766d78f9718c1311933f" name="ggaeae9f7c57f88049da165f58737bb95e9a6d77361b76ca766d78f9718c1311933f"></a>NRF_CACHE_REGION_XIP&#160;</td><td class="fielddoc"><p>Cache region related to XIP access. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga49ede922bdb9d9b6243a72e9a0049ecd" name="ga49ede922bdb9d9b6243a72e9a0049ecd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49ede922bdb9d9b6243a72e9a0049ecd">&#9670;&#160;</a></span>nrf_cache_task_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__cache__hal.html#ga49ede922bdb9d9b6243a72e9a0049ecd">nrf_cache_task_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CACHE tasks. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga49ede922bdb9d9b6243a72e9a0049ecda0b5faa49a8f6374e0a0d57f999052077" name="gga49ede922bdb9d9b6243a72e9a0049ecda0b5faa49a8f6374e0a0d57f999052077"></a>NRF_CACHE_TASK_CLEANCACHE&#160;</td><td class="fielddoc"><p>Clean the whole cache. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga49ede922bdb9d9b6243a72e9a0049ecdae63f5a05627646aa436b210a7d773767" name="gga49ede922bdb9d9b6243a72e9a0049ecdae63f5a05627646aa436b210a7d773767"></a>NRF_CACHE_TASK_CLEANLINE&#160;</td><td class="fielddoc"><p>Clean the cache line. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga49ede922bdb9d9b6243a72e9a0049ecdac3bf75e1d727aa69ad9b74ea768838f0" name="gga49ede922bdb9d9b6243a72e9a0049ecdac3bf75e1d727aa69ad9b74ea768838f0"></a>NRF_CACHE_TASK_FLUSHCACHE&#160;</td><td class="fielddoc"><p>Flush the whole cache. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga49ede922bdb9d9b6243a72e9a0049ecda6ce7882a167236d57916c1d86034f5d0" name="gga49ede922bdb9d9b6243a72e9a0049ecda6ce7882a167236d57916c1d86034f5d0"></a>NRF_CACHE_TASK_FLUSHLINE&#160;</td><td class="fielddoc"><p>Flush the cache line. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga49ede922bdb9d9b6243a72e9a0049ecda1942612fbbae087dbf498bb4b6a389ee" name="gga49ede922bdb9d9b6243a72e9a0049ecda1942612fbbae087dbf498bb4b6a389ee"></a>NRF_CACHE_TASK_SAVE&#160;</td><td class="fielddoc"><p>Save the state to a retained memory space. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga49ede922bdb9d9b6243a72e9a0049ecdaffde15302587b738fa0043439a48d222" name="gga49ede922bdb9d9b6243a72e9a0049ecdaffde15302587b738fa0043439a48d222"></a>NRF_CACHE_TASK_RESTORE&#160;</td><td class="fielddoc"><p>Restore the state from a retained memory space. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga49ede922bdb9d9b6243a72e9a0049ecda10f8c0acee707f39a8fa647b0b4fe990" name="gga49ede922bdb9d9b6243a72e9a0049ecda10f8c0acee707f39a8fa647b0b4fe990"></a>NRF_CACHE_TASK_INVALIDATECACHE&#160;</td><td class="fielddoc"><p>Invalidate the whole cache. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga49ede922bdb9d9b6243a72e9a0049ecda52b46d3dd9c9155fc291acc745b177a6" name="gga49ede922bdb9d9b6243a72e9a0049ecda52b46d3dd9c9155fc291acc745b177a6"></a>NRF_CACHE_TASK_INVALIDATELINE&#160;</td><td class="fielddoc"><p>Invalidate the cache line. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga49ede922bdb9d9b6243a72e9a0049ecdaa9f90eb4bba52bdbf22f089bb4b9cb52" name="gga49ede922bdb9d9b6243a72e9a0049ecdaa9f90eb4bba52bdbf22f089bb4b9cb52"></a>NRF_CACHE_TASK_ERASE&#160;</td><td class="fielddoc"><p>Erase the whole cache. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="gabee8421cea588033567777ca5a96d81f" name="gabee8421cea588033567777ca5a96d81f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabee8421cea588033567777ca5a96d81f">&#9670;&#160;</a></span>nrf_cache_busy_check()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE bool nrf_cache_busy_check </td>
          <td>(</td>
          <td class="paramtype">NRF_CACHE_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for checking if the cache is busy or not. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>True if the cache is busy, false otherwise. </dd></dl>

</div>
</div>
<a id="ga7a93f10d29db8e1aa8ebea5e08a944dd" name="ga7a93f10d29db8e1aa8ebea5e08a944dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a93f10d29db8e1aa8ebea5e08a944dd">&#9670;&#160;</a></span>nrf_cache_data_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE uint32_t nrf_cache_data_get </td>
          <td>(</td>
          <td class="paramtype">NRF_CACHEDATA_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>set</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>way</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>word</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the cache data word. </p>
<dl class="section note"><dt>Note</dt><dd>When operating in the RAM mode, the cache data is accessible as a general purpose RAM.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">set</td><td>Set that contains the data to get. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">way</td><td>Way that contains the data to get. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">word</td><td>Data word index to get.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>32-bit data word. </dd></dl>

</div>
</div>
<a id="ga26fedd2a0b6f762125b5e11451e30f34" name="ga26fedd2a0b6f762125b5e11451e30f34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26fedd2a0b6f762125b5e11451e30f34">&#9670;&#160;</a></span>nrf_cache_data_hit_counter_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE uint32_t nrf_cache_data_hit_counter_get </td>
          <td>(</td>
          <td class="paramtype">NRF_CACHE_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__cache__hal.html#gaeae9f7c57f88049da165f58737bb95e9">nrf_cache_region_t</a>&#160;</td>
          <td class="paramname"><em>region</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the number of cache hits for data fetch from the specified cache region. </p>
<dl class="section note"><dt>Note</dt><dd>Separate counters are used for flash region and XIP region. </dd>
<dd>
Cache profiling must be enabled first. See <a class="el" href="group__nrf__cache__hal.html#ga5a35696d8b62a4bbadbf198f37031805">nrf_cache_profiling_set</a>.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">region</td><td>Cache region.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Number of data fetch cache hits. </dd></dl>

</div>
</div>
<a id="gaa972907d2ce82a410ea13b8da0b583eb" name="gaa972907d2ce82a410ea13b8da0b583eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa972907d2ce82a410ea13b8da0b583eb">&#9670;&#160;</a></span>nrf_cache_data_miss_counter_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE uint32_t nrf_cache_data_miss_counter_get </td>
          <td>(</td>
          <td class="paramtype">NRF_CACHE_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__cache__hal.html#gaeae9f7c57f88049da165f58737bb95e9">nrf_cache_region_t</a>&#160;</td>
          <td class="paramname"><em>region</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the number of cache misses for data fetch from the specified cache region. </p>
<dl class="section note"><dt>Note</dt><dd>Separate counters are used for flash region and XIP region. </dd>
<dd>
Cache profiling must be enabled first. See <a class="el" href="group__nrf__cache__hal.html#ga5a35696d8b62a4bbadbf198f37031805">nrf_cache_profiling_set</a>.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">region</td><td>Cache region.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Number of data fetch cache misses. </dd></dl>

</div>
</div>
<a id="gaa27dd3609dcb6f9b4c9a5a6edcefa4c5" name="gaa27dd3609dcb6f9b4c9a5a6edcefa4c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa27dd3609dcb6f9b4c9a5a6edcefa4c5">&#9670;&#160;</a></span>nrf_cache_data_unit_validity_check()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE bool nrf_cache_data_unit_validity_check </td>
          <td>(</td>
          <td class="paramtype">NRF_CACHEINFO_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>set</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>way</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>word</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for checking the validity of a data unit associated with the specified set, way and word. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">set</td><td>Set that contains the data unit to check. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">way</td><td>Way that contains the data unit to check. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">word</td><td>Data word index.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>Data unit is valid. </td></tr>
    <tr><td class="paramname">false</td><td>Data unit is invalid. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9f96b98968845dd74610731ea62c04d9" name="ga9f96b98968845dd74610731ea62c04d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f96b98968845dd74610731ea62c04d9">&#9670;&#160;</a></span>nrf_cache_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_cache_disable </td>
          <td>(</td>
          <td class="paramtype">NRF_CACHE_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for disabling the CACHE peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga756fd84f98cf771e67b886da7e5a4996" name="ga756fd84f98cf771e67b886da7e5a4996"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga756fd84f98cf771e67b886da7e5a4996">&#9670;&#160;</a></span>nrf_cache_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_cache_enable </td>
          <td>(</td>
          <td class="paramtype">NRF_CACHE_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for enabling the CACHE peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7d2944d15b8c601cdbb497db9b6878b0" name="ga7d2944d15b8c601cdbb497db9b6878b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d2944d15b8c601cdbb497db9b6878b0">&#9670;&#160;</a></span>nrf_cache_enable_check()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE bool nrf_cache_enable_check </td>
          <td>(</td>
          <td class="paramtype">NRF_CACHE_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for checking if the CACHE peripheral is enabled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>The CACHE is enabled. </td></tr>
    <tr><td class="paramname">false</td><td>The CACHE is not enabled. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga6d9ba61a07efda4785f4d13ca2216575" name="ga6d9ba61a07efda4785f4d13ca2216575"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d9ba61a07efda4785f4d13ca2216575">&#9670;&#160;</a></span>nrf_cache_erase()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_cache_erase </td>
          <td>(</td>
          <td class="paramtype">NRF_CACHE_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for erasing the cache content. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa3869bbc7a6c3585925c2d212a3810bd" name="gaa3869bbc7a6c3585925c2d212a3810bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3869bbc7a6c3585925c2d212a3810bd">&#9670;&#160;</a></span>nrf_cache_erase_status_check()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE bool nrf_cache_erase_status_check </td>
          <td>(</td>
          <td class="paramtype">NRF_CACHE_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for checking the status of <a class="el" href="group__nrf__cache__hal.html#ga6d9ba61a07efda4785f4d13ca2216575">nrf_cache_erase()</a>. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>Erase is finished. </td></tr>
    <tr><td class="paramname">false</td><td>Erase is not complete or has not started. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaad1baeca8bd8d414090974a07b15e46d" name="gaad1baeca8bd8d414090974a07b15e46d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad1baeca8bd8d414090974a07b15e46d">&#9670;&#160;</a></span>nrf_cache_erase_status_clear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_cache_erase_status_clear </td>
          <td>(</td>
          <td class="paramtype">NRF_CACHE_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for clearing the status of the cache erase. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaac6153662b901d2183c452f9ef04b076" name="gaac6153662b901d2183c452f9ef04b076"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac6153662b901d2183c452f9ef04b076">&#9670;&#160;</a></span>nrf_cache_instruction_hit_counter_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE uint32_t nrf_cache_instruction_hit_counter_get </td>
          <td>(</td>
          <td class="paramtype">NRF_CACHE_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__cache__hal.html#gaeae9f7c57f88049da165f58737bb95e9">nrf_cache_region_t</a>&#160;</td>
          <td class="paramname"><em>region</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the number of cache hits for instruction fetch from the specified cache region. </p>
<dl class="section note"><dt>Note</dt><dd>Separate counters are used for flash region and XIP region. </dd>
<dd>
Cache profiling must be enabled first. See <a class="el" href="group__nrf__cache__hal.html#ga5a35696d8b62a4bbadbf198f37031805">nrf_cache_profiling_set</a>.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">region</td><td>Cache region.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Number of instruction fetch cache hits. </dd></dl>

</div>
</div>
<a id="gaf20b23ae75f3d11a08d628e5b7ecd180" name="gaf20b23ae75f3d11a08d628e5b7ecd180"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf20b23ae75f3d11a08d628e5b7ecd180">&#9670;&#160;</a></span>nrf_cache_instruction_miss_counter_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE uint32_t nrf_cache_instruction_miss_counter_get </td>
          <td>(</td>
          <td class="paramtype">NRF_CACHE_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__cache__hal.html#gaeae9f7c57f88049da165f58737bb95e9">nrf_cache_region_t</a>&#160;</td>
          <td class="paramname"><em>region</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the number of cache misses for instruction fetch from the specified cache region. </p>
<dl class="section note"><dt>Note</dt><dd>Separate counters are used for flash region and XIP region. </dd>
<dd>
Cache profiling must be enabled first. See <a class="el" href="group__nrf__cache__hal.html#ga5a35696d8b62a4bbadbf198f37031805">nrf_cache_profiling_set</a>.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">region</td><td>Cache region.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Number of instruction fetch cache misses. </dd></dl>

</div>
</div>
<a id="gaefdb58b01a18348964ff64105e4e795b" name="gaefdb58b01a18348964ff64105e4e795b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefdb58b01a18348964ff64105e4e795b">&#9670;&#160;</a></span>nrf_cache_invalidate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_cache_invalidate </td>
          <td>(</td>
          <td class="paramtype">NRF_CACHE_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for invalidating the cache content. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7f2a4358f0d38825cfa2b51637bf81b5" name="ga7f2a4358f0d38825cfa2b51637bf81b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f2a4358f0d38825cfa2b51637bf81b5">&#9670;&#160;</a></span>nrf_cache_is_data_unit_dirty_check()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE bool nrf_cache_is_data_unit_dirty_check </td>
          <td>(</td>
          <td class="paramtype">NRF_CACHEINFO_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>set</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>way</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>word</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for checking the dirtiness of a data unit associated with the specified set, way and word. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">set</td><td>Set that contains the data unit to check. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">way</td><td>Way that contains the data unit to check. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">word</td><td>Data word index.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>Data unit is dirty. </td></tr>
    <tr><td class="paramname">false</td><td>Data unit is clean. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaaa54ee451b51ddc9a2fda2702f74db2d" name="gaaa54ee451b51ddc9a2fda2702f74db2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa54ee451b51ddc9a2fda2702f74db2d">&#9670;&#160;</a></span>nrf_cache_line_validity_check()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE bool nrf_cache_line_validity_check </td>
          <td>(</td>
          <td class="paramtype">NRF_CACHEINFO_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>set</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>way</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for checking the validity of a cache line associated with the specified set and way. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">set</td><td>Set that contains the cache line to check. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">way</td><td>Way that contains the cache line to check.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>Cache line is valid. </td></tr>
    <tr><td class="paramname">false</td><td>Cache line is invalid. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7eb1bd528269b5647c4ed3a6172fd8be" name="ga7eb1bd528269b5647c4ed3a6172fd8be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7eb1bd528269b5647c4ed3a6172fd8be">&#9670;&#160;</a></span>nrf_cache_lineaddr_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE uint32_t nrf_cache_lineaddr_get </td>
          <td>(</td>
          <td class="paramtype">NRF_CACHE_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function to get the memory address covered by the line to be maintained. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Cache line adress. </dd></dl>

</div>
</div>
<a id="gacae4625e5f9d055c0fe52dd1d2607bae" name="gacae4625e5f9d055c0fe52dd1d2607bae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacae4625e5f9d055c0fe52dd1d2607bae">&#9670;&#160;</a></span>nrf_cache_lineaddr_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_cache_lineaddr_set </td>
          <td>(</td>
          <td class="paramtype">NRF_CACHE_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>addr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function to set the memory address covered by the line to be maintained. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Cache line adress. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gabd81e14a0131c0d6cf6cebe0c681339b" name="gabd81e14a0131c0d6cf6cebe0c681339b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd81e14a0131c0d6cf6cebe0c681339b">&#9670;&#160;</a></span>nrf_cache_mru_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE uint8_t nrf_cache_mru_get </td>
          <td>(</td>
          <td class="paramtype">NRF_CACHEINFO_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>set</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the most recently used way in the specified set. </p>
<p>The most recently used way is updated on each fetch from the cache and is used for the cache replacement policy.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">set</td><td>Specified set.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The most recently used way in the specified set. </dd></dl>

</div>
</div>
<a id="gac5e7cb47f50fea87249214c524b51119" name="gac5e7cb47f50fea87249214c524b51119"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5e7cb47f50fea87249214c524b51119">&#9670;&#160;</a></span>nrf_cache_profiling_counters_clear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_cache_profiling_counters_clear </td>
          <td>(</td>
          <td class="paramtype">NRF_CACHE_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for clearing the cache profiling counters. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5a35696d8b62a4bbadbf198f37031805" name="ga5a35696d8b62a4bbadbf198f37031805"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a35696d8b62a4bbadbf198f37031805">&#9670;&#160;</a></span>nrf_cache_profiling_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_cache_profiling_set </td>
          <td>(</td>
          <td class="paramtype">NRF_CACHE_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for setting the cache profiling. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">enable</td><td>True if cache profiling is to be enabled, false otherwise. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga59bfba4829667844633caf62c22f073e" name="ga59bfba4829667844633caf62c22f073e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59bfba4829667844633caf62c22f073e">&#9670;&#160;</a></span>nrf_cache_ram_mode_check()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE bool nrf_cache_ram_mode_check </td>
          <td>(</td>
          <td class="paramtype">NRF_CACHE_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for checking whether the cache is in RAM mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>True if the cache RAM mode is enabled, false otherwise. </dd></dl>

</div>
</div>
<a id="gab95b2acd2a16a1b1a4d4712fbbc2bd4e" name="gab95b2acd2a16a1b1a4d4712fbbc2bd4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab95b2acd2a16a1b1a4d4712fbbc2bd4e">&#9670;&#160;</a></span>nrf_cache_ram_mode_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_cache_ram_mode_set </td>
          <td>(</td>
          <td class="paramtype">NRF_CACHE_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for setting the cache RAM mode. </p>
<p>When configured in the RAM mode, the accesses to internal or external flash will not be cached. In this mode, the cache data contents can be used as the read/write RAM. Only the data content of the cache is available as RAM.</p>
<dl class="section note"><dt>Note</dt><dd>Enabling the RAM mode causes the RAM to be cleared. </dd>
<dd>
Disabling the RAM mode causes the cache to be invalidated.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">enable</td><td>True if the cache RAM mode is to be enabled, false otherwise. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae5fc746c9dd94b53f2a14846780960db" name="gae5fc746c9dd94b53f2a14846780960db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5fc746c9dd94b53f2a14846780960db">&#9670;&#160;</a></span>nrf_cache_ramsize_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE <a class="el" href="group__nrf__cache__hal.html#ga991edeffce0e89bffec886613b9fef42">nrf_cache_ramsize_t</a> nrf_cache_ramsize_get </td>
          <td>(</td>
          <td class="paramtype">NRF_CACHE_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the configuration of splitting the dedicated cache RAM. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Configuration of dedicated cache RAM split. </dd></dl>

</div>
</div>
<a id="ga6f05b1ef7689b8d3316dc40e93f71461" name="ga6f05b1ef7689b8d3316dc40e93f71461"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f05b1ef7689b8d3316dc40e93f71461">&#9670;&#160;</a></span>nrf_cache_ramsize_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_cache_ramsize_set </td>
          <td>(</td>
          <td class="paramtype">NRF_CACHE_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__cache__hal.html#ga991edeffce0e89bffec886613b9fef42">nrf_cache_ramsize_t</a>&#160;</td>
          <td class="paramname"><em>ramsize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for setting the configuration of splitting the dedicated cache RAM. </p>
<p>Dedicated cache RAM can be splitted into cache memory and generic memory. By default, all dedicated RAM is used for cache memory.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ramsize</td><td>Dedicated cache RAM split configuration. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9bc9f2a59ccd951d1e2d4f087e52c43b" name="ga9bc9f2a59ccd951d1e2d4f087e52c43b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bc9f2a59ccd951d1e2d4f087e52c43b">&#9670;&#160;</a></span>nrf_cache_read_lock_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_cache_read_lock_enable </td>
          <td>(</td>
          <td class="paramtype">NRF_CACHE_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for blocking the cache content access. </p>
<p>To unlock the cache content access, a reset has to be performed.</p>
<dl class="section note"><dt>Note</dt><dd>Blocking is ignored in the RAM mode.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gacc7d4f3ec88bc499f72c78a5d4f7d217" name="gacc7d4f3ec88bc499f72c78a5d4f7d217"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc7d4f3ec88bc499f72c78a5d4f7d217">&#9670;&#160;</a></span>nrf_cache_tag_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE uint32_t nrf_cache_tag_get </td>
          <td>(</td>
          <td class="paramtype">NRF_CACHEINFO_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>set</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>way</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the tag associated with the specified set and way. </p>
<p>The tag is used to check if an entry in the cache matches the address that is being fetched.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">set</td><td>Set that contains the tag to get. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">way</td><td>Way that contains the tag to get.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Tag value. </dd></dl>

</div>
</div>
<a id="ga7ded5d5db4f09095de5e83af7977a6dd" name="ga7ded5d5db4f09095de5e83af7977a6dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ded5d5db4f09095de5e83af7977a6dd">&#9670;&#160;</a></span>nrf_cache_task_address_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE uint32_t nrf_cache_task_address_get </td>
          <td>(</td>
          <td class="paramtype">NRF_CACHE_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__cache__hal.html#ga49ede922bdb9d9b6243a72e9a0049ecd">nrf_cache_task_t</a>&#160;</td>
          <td class="paramname"><em>task</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for returning the address of the specified task register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">task</td><td>Task.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Task address. </dd></dl>

</div>
</div>
<a id="gaec4381cdc4063490b6fcf05ecd09289b" name="gaec4381cdc4063490b6fcf05ecd09289b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec4381cdc4063490b6fcf05ecd09289b">&#9670;&#160;</a></span>nrf_cache_task_trigger()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_cache_task_trigger </td>
          <td>(</td>
          <td class="paramtype">NRF_CACHE_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__cache__hal.html#ga49ede922bdb9d9b6243a72e9a0049ecd">nrf_cache_task_t</a>&#160;</td>
          <td class="paramname"><em>task</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for triggering the specified CACHE task. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">task</td><td>Task. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga05756fe9cd2bb93b1a022dade02ede60" name="ga05756fe9cd2bb93b1a022dade02ede60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05756fe9cd2bb93b1a022dade02ede60">&#9670;&#160;</a></span>nrf_cache_update_lock_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_cache_update_lock_set </td>
          <td>(</td>
          <td class="paramtype">NRF_CACHE_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for blocking the cache content updates. </p>
<p>Blocking of updates prevents updating of cache content on cache misses, but the peripheral will continue to check for instruction/data fetches in the content already present in the cache.</p>
<dl class="section note"><dt>Note</dt><dd>Blocking is ignored in the RAM mode.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">enable</td><td>True if cache content update lock is to be enabled, false otherwise. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="topicfooter">
<a href="https://github.com/NordicSemiconductor/nrfx/issues" target="_blank">nrfx feedback</a> | <a href="https://devzone.nordicsemi.com/" target="_blank">Nordic DevZone</a> | <a href="http://response.nordicsemi.com/subscribe-to-our-newsletters" target="_blank">Subscribe</a> | Updated <span id="date"/>
<script>
var date = new Date("Fri May 10 2024" + " UTC");
document.getElementById("date").innerHTML = date.toJSON().slice(0, 10);
</script>
</div>
</body>
</html>
