
NRF24_02.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f40c  08000188  08000188  00008188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000013bc  0800f598  0800f598  00017598  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000130  08010954  08010954  00018954  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          000001d8  08010a84  08010a84  00018a84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .init_array   00000008  08010c5c  08010c5c  00018c5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .fini_array   00000004  08010c64  08010c64  00018c64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .data         0000066c  20000000  08010c68  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          00000990  20000670  20000670  00020670  2**3
                  ALLOC
  9 ._user_heap_stack 00000400  20001000  20001000  00020670  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  0002066c  2**0
                  CONTENTS, READONLY
 11 .debug_info   0000d11f  00000000  00000000  0002069c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00002708  00000000  00000000  0002d7bb  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000d40  00000000  00000000  0002fec8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000be8  00000000  00000000  00030c08  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00004b93  00000000  00000000  000317f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0000406b  00000000  00000000  00036383  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      00000082  00000000  00000000  0003a3ee  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000048c4  00000000  00000000  0003a470  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000670 	.word	0x20000670
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800f57c 	.word	0x0800f57c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4803      	ldr	r0, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4903      	ldr	r1, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800f57c 	.word	0x0800f57c
 80001c4:	20000674 	.word	0x20000674

080001c8 <d_make_comp>:
 80001c8:	b470      	push	{r4, r5, r6}
 80001ca:	1e4c      	subs	r4, r1, #1
 80001cc:	2c4a      	cmp	r4, #74	; 0x4a
 80001ce:	d82c      	bhi.n	800022a <d_make_comp+0x62>
 80001d0:	e8df f004 	tbb	[pc, r4]
 80001d4:	3c3c3c3c 	.word	0x3c3c3c3c
 80001d8:	2b2b2b2b 	.word	0x2b2b2b2b
 80001dc:	263c2626 	.word	0x263c2626
 80001e0:	26262626 	.word	0x26262626
 80001e4:	26262626 	.word	0x26262626
 80001e8:	2b262626 	.word	0x2b262626
 80001ec:	27272727 	.word	0x27272727
 80001f0:	27272727 	.word	0x27272727
 80001f4:	2626263c 	.word	0x2626263c
 80001f8:	262b2626 	.word	0x262b2626
 80001fc:	2b3c3d27 	.word	0x2b3c3d27
 8000200:	3d27273c 	.word	0x3d27273c
 8000204:	26262b2b 	.word	0x26262b2b
 8000208:	3c3c3c3c 	.word	0x3c3c3c3c
 800020c:	3c3c263c 	.word	0x3c3c263c
 8000210:	2b2b3c26 	.word	0x2b2b3c26
 8000214:	2b262626 	.word	0x2b262626
 8000218:	26262b2b 	.word	0x26262b2b
 800021c:	3c26      	.short	0x3c26
 800021e:	3c          	.byte	0x3c
 800021f:	00          	.byte	0x00
 8000220:	b1ca      	cbz	r2, 8000256 <d_make_comp+0x8e>
 8000222:	6944      	ldr	r4, [r0, #20]
 8000224:	6985      	ldr	r5, [r0, #24]
 8000226:	42ac      	cmp	r4, r5
 8000228:	db02      	blt.n	8000230 <d_make_comp+0x68>
 800022a:	2000      	movs	r0, #0
 800022c:	bc70      	pop	{r4, r5, r6}
 800022e:	4770      	bx	lr
 8000230:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 8000234:	6906      	ldr	r6, [r0, #16]
 8000236:	3401      	adds	r4, #1
 8000238:	00ad      	lsls	r5, r5, #2
 800023a:	6144      	str	r4, [r0, #20]
 800023c:	1974      	adds	r4, r6, r5
 800023e:	d00c      	beq.n	800025a <d_make_comp+0x92>
 8000240:	5571      	strb	r1, [r6, r5]
 8000242:	6062      	str	r2, [r4, #4]
 8000244:	60a3      	str	r3, [r4, #8]
 8000246:	4620      	mov	r0, r4
 8000248:	bc70      	pop	{r4, r5, r6}
 800024a:	4770      	bx	lr
 800024c:	b11a      	cbz	r2, 8000256 <d_make_comp+0x8e>
 800024e:	2b00      	cmp	r3, #0
 8000250:	d1e7      	bne.n	8000222 <d_make_comp+0x5a>
 8000252:	4618      	mov	r0, r3
 8000254:	e7ea      	b.n	800022c <d_make_comp+0x64>
 8000256:	4610      	mov	r0, r2
 8000258:	e7e8      	b.n	800022c <d_make_comp+0x64>
 800025a:	4620      	mov	r0, r4
 800025c:	e7e6      	b.n	800022c <d_make_comp+0x64>
 800025e:	bf00      	nop

08000260 <d_make_name>:
 8000260:	b430      	push	{r4, r5}
 8000262:	6943      	ldr	r3, [r0, #20]
 8000264:	6984      	ldr	r4, [r0, #24]
 8000266:	42a3      	cmp	r3, r4
 8000268:	da09      	bge.n	800027e <d_make_name+0x1e>
 800026a:	eb03 0443 	add.w	r4, r3, r3, lsl #1
 800026e:	6905      	ldr	r5, [r0, #16]
 8000270:	3301      	adds	r3, #1
 8000272:	00a4      	lsls	r4, r4, #2
 8000274:	6143      	str	r3, [r0, #20]
 8000276:	192b      	adds	r3, r5, r4
 8000278:	d001      	beq.n	800027e <d_make_name+0x1e>
 800027a:	b101      	cbz	r1, 800027e <d_make_name+0x1e>
 800027c:	b912      	cbnz	r2, 8000284 <d_make_name+0x24>
 800027e:	2000      	movs	r0, #0
 8000280:	bc30      	pop	{r4, r5}
 8000282:	4770      	bx	lr
 8000284:	2000      	movs	r0, #0
 8000286:	5528      	strb	r0, [r5, r4]
 8000288:	6059      	str	r1, [r3, #4]
 800028a:	609a      	str	r2, [r3, #8]
 800028c:	4618      	mov	r0, r3
 800028e:	bc30      	pop	{r4, r5}
 8000290:	4770      	bx	lr
 8000292:	bf00      	nop

08000294 <d_cv_qualifiers>:
 8000294:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000298:	68c5      	ldr	r5, [r0, #12]
 800029a:	4604      	mov	r4, r0
 800029c:	4688      	mov	r8, r1
 800029e:	4617      	mov	r7, r2
 80002a0:	782b      	ldrb	r3, [r5, #0]
 80002a2:	460e      	mov	r6, r1
 80002a4:	e017      	b.n	80002d6 <d_cv_qualifiers+0x42>
 80002a6:	2b56      	cmp	r3, #86	; 0x56
 80002a8:	d022      	beq.n	80002f0 <d_cv_qualifiers+0x5c>
 80002aa:	2b4b      	cmp	r3, #75	; 0x4b
 80002ac:	d12d      	bne.n	800030a <d_cv_qualifiers+0x76>
 80002ae:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80002b0:	3501      	adds	r5, #1
 80002b2:	2f00      	cmp	r7, #0
 80002b4:	f103 0306 	add.w	r3, r3, #6
 80002b8:	60e5      	str	r5, [r4, #12]
 80002ba:	6323      	str	r3, [r4, #48]	; 0x30
 80002bc:	bf0c      	ite	eq
 80002be:	211b      	moveq	r1, #27
 80002c0:	211e      	movne	r1, #30
 80002c2:	2200      	movs	r2, #0
 80002c4:	4613      	mov	r3, r2
 80002c6:	4620      	mov	r0, r4
 80002c8:	f7ff ff7e 	bl	80001c8 <d_make_comp>
 80002cc:	6030      	str	r0, [r6, #0]
 80002ce:	b1d0      	cbz	r0, 8000306 <d_cv_qualifiers+0x72>
 80002d0:	68e5      	ldr	r5, [r4, #12]
 80002d2:	782b      	ldrb	r3, [r5, #0]
 80002d4:	1d06      	adds	r6, r0, #4
 80002d6:	2b72      	cmp	r3, #114	; 0x72
 80002d8:	d1e5      	bne.n	80002a6 <d_cv_qualifiers+0x12>
 80002da:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80002dc:	3501      	adds	r5, #1
 80002de:	2f00      	cmp	r7, #0
 80002e0:	f103 0309 	add.w	r3, r3, #9
 80002e4:	60e5      	str	r5, [r4, #12]
 80002e6:	6323      	str	r3, [r4, #48]	; 0x30
 80002e8:	bf0c      	ite	eq
 80002ea:	2119      	moveq	r1, #25
 80002ec:	211c      	movne	r1, #28
 80002ee:	e7e8      	b.n	80002c2 <d_cv_qualifiers+0x2e>
 80002f0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80002f2:	3501      	adds	r5, #1
 80002f4:	2f00      	cmp	r7, #0
 80002f6:	f103 0309 	add.w	r3, r3, #9
 80002fa:	60e5      	str	r5, [r4, #12]
 80002fc:	6323      	str	r3, [r4, #48]	; 0x30
 80002fe:	bf0c      	ite	eq
 8000300:	211a      	moveq	r1, #26
 8000302:	211d      	movne	r1, #29
 8000304:	e7dd      	b.n	80002c2 <d_cv_qualifiers+0x2e>
 8000306:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800030a:	b9bf      	cbnz	r7, 800033c <d_cv_qualifiers+0xa8>
 800030c:	2b46      	cmp	r3, #70	; 0x46
 800030e:	d115      	bne.n	800033c <d_cv_qualifiers+0xa8>
 8000310:	4546      	cmp	r6, r8
 8000312:	d013      	beq.n	800033c <d_cv_qualifiers+0xa8>
 8000314:	241d      	movs	r4, #29
 8000316:	201e      	movs	r0, #30
 8000318:	211c      	movs	r1, #28
 800031a:	e008      	b.n	800032e <d_cv_qualifiers+0x9a>
 800031c:	2a1b      	cmp	r2, #27
 800031e:	d010      	beq.n	8000342 <d_cv_qualifiers+0xae>
 8000320:	2a19      	cmp	r2, #25
 8000322:	d100      	bne.n	8000326 <d_cv_qualifiers+0x92>
 8000324:	7019      	strb	r1, [r3, #0]
 8000326:	f103 0804 	add.w	r8, r3, #4
 800032a:	4546      	cmp	r6, r8
 800032c:	d006      	beq.n	800033c <d_cv_qualifiers+0xa8>
 800032e:	f8d8 3000 	ldr.w	r3, [r8]
 8000332:	781a      	ldrb	r2, [r3, #0]
 8000334:	2a1a      	cmp	r2, #26
 8000336:	d1f1      	bne.n	800031c <d_cv_qualifiers+0x88>
 8000338:	701c      	strb	r4, [r3, #0]
 800033a:	e7f4      	b.n	8000326 <d_cv_qualifiers+0x92>
 800033c:	4630      	mov	r0, r6
 800033e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000342:	7018      	strb	r0, [r3, #0]
 8000344:	e7ef      	b.n	8000326 <d_cv_qualifiers+0x92>
 8000346:	bf00      	nop

08000348 <d_ref_qualifier>:
 8000348:	b410      	push	{r4}
 800034a:	68c4      	ldr	r4, [r0, #12]
 800034c:	7823      	ldrb	r3, [r4, #0]
 800034e:	2b52      	cmp	r3, #82	; 0x52
 8000350:	460a      	mov	r2, r1
 8000352:	d010      	beq.n	8000376 <d_ref_qualifier+0x2e>
 8000354:	2b4f      	cmp	r3, #79	; 0x4f
 8000356:	d003      	beq.n	8000360 <d_ref_qualifier+0x18>
 8000358:	4608      	mov	r0, r1
 800035a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800035e:	4770      	bx	lr
 8000360:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8000362:	3303      	adds	r3, #3
 8000364:	6303      	str	r3, [r0, #48]	; 0x30
 8000366:	2120      	movs	r1, #32
 8000368:	3401      	adds	r4, #1
 800036a:	60c4      	str	r4, [r0, #12]
 800036c:	2300      	movs	r3, #0
 800036e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000372:	f7ff bf29 	b.w	80001c8 <d_make_comp>
 8000376:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8000378:	3302      	adds	r3, #2
 800037a:	6303      	str	r3, [r0, #48]	; 0x30
 800037c:	211f      	movs	r1, #31
 800037e:	e7f3      	b.n	8000368 <d_ref_qualifier+0x20>

08000380 <d_clone_suffix>:
 8000380:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000384:	460f      	mov	r7, r1
 8000386:	68c1      	ldr	r1, [r0, #12]
 8000388:	780c      	ldrb	r4, [r1, #0]
 800038a:	2c2e      	cmp	r4, #46	; 0x2e
 800038c:	4680      	mov	r8, r0
 800038e:	d027      	beq.n	80003e0 <d_clone_suffix+0x60>
 8000390:	460b      	mov	r3, r1
 8000392:	2c2e      	cmp	r4, #46	; 0x2e
 8000394:	d114      	bne.n	80003c0 <d_clone_suffix+0x40>
 8000396:	785c      	ldrb	r4, [r3, #1]
 8000398:	3c30      	subs	r4, #48	; 0x30
 800039a:	2c09      	cmp	r4, #9
 800039c:	d810      	bhi.n	80003c0 <d_clone_suffix+0x40>
 800039e:	789c      	ldrb	r4, [r3, #2]
 80003a0:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
 80003a4:	2a09      	cmp	r2, #9
 80003a6:	f103 0002 	add.w	r0, r3, #2
 80003aa:	d817      	bhi.n	80003dc <d_clone_suffix+0x5c>
 80003ac:	1cdd      	adds	r5, r3, #3
 80003ae:	462b      	mov	r3, r5
 80003b0:	3501      	adds	r5, #1
 80003b2:	781c      	ldrb	r4, [r3, #0]
 80003b4:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 80003b8:	2e09      	cmp	r6, #9
 80003ba:	d9f8      	bls.n	80003ae <d_clone_suffix+0x2e>
 80003bc:	2c2e      	cmp	r4, #46	; 0x2e
 80003be:	d0ea      	beq.n	8000396 <d_clone_suffix+0x16>
 80003c0:	1a5a      	subs	r2, r3, r1
 80003c2:	f8c8 300c 	str.w	r3, [r8, #12]
 80003c6:	4640      	mov	r0, r8
 80003c8:	f7ff ff4a 	bl	8000260 <d_make_name>
 80003cc:	463a      	mov	r2, r7
 80003ce:	4603      	mov	r3, r0
 80003d0:	214b      	movs	r1, #75	; 0x4b
 80003d2:	4640      	mov	r0, r8
 80003d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80003d8:	f7ff bef6 	b.w	80001c8 <d_make_comp>
 80003dc:	4603      	mov	r3, r0
 80003de:	e7d8      	b.n	8000392 <d_clone_suffix+0x12>
 80003e0:	784b      	ldrb	r3, [r1, #1]
 80003e2:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80003e6:	2a19      	cmp	r2, #25
 80003e8:	d80a      	bhi.n	8000400 <d_clone_suffix+0x80>
 80003ea:	1c8a      	adds	r2, r1, #2
 80003ec:	4613      	mov	r3, r2
 80003ee:	3201      	adds	r2, #1
 80003f0:	781c      	ldrb	r4, [r3, #0]
 80003f2:	f1a4 0061 	sub.w	r0, r4, #97	; 0x61
 80003f6:	2819      	cmp	r0, #25
 80003f8:	d9f8      	bls.n	80003ec <d_clone_suffix+0x6c>
 80003fa:	2c5f      	cmp	r4, #95	; 0x5f
 80003fc:	d0f6      	beq.n	80003ec <d_clone_suffix+0x6c>
 80003fe:	e7c8      	b.n	8000392 <d_clone_suffix+0x12>
 8000400:	2b5f      	cmp	r3, #95	; 0x5f
 8000402:	d1c5      	bne.n	8000390 <d_clone_suffix+0x10>
 8000404:	e7f1      	b.n	80003ea <d_clone_suffix+0x6a>
 8000406:	bf00      	nop

08000408 <d_substitution>:
 8000408:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 800040c:	68c2      	ldr	r2, [r0, #12]
 800040e:	7813      	ldrb	r3, [r2, #0]
 8000410:	2b53      	cmp	r3, #83	; 0x53
 8000412:	d003      	beq.n	800041c <d_substitution+0x14>
 8000414:	2000      	movs	r0, #0
 8000416:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800041a:	4770      	bx	lr
 800041c:	1c53      	adds	r3, r2, #1
 800041e:	60c3      	str	r3, [r0, #12]
 8000420:	7853      	ldrb	r3, [r2, #1]
 8000422:	b1ab      	cbz	r3, 8000450 <d_substitution+0x48>
 8000424:	1c93      	adds	r3, r2, #2
 8000426:	60c3      	str	r3, [r0, #12]
 8000428:	7853      	ldrb	r3, [r2, #1]
 800042a:	2b5f      	cmp	r3, #95	; 0x5f
 800042c:	d152      	bne.n	80004d4 <d_substitution+0xcc>
 800042e:	2100      	movs	r1, #0
 8000430:	6a03      	ldr	r3, [r0, #32]
 8000432:	4299      	cmp	r1, r3
 8000434:	d2ee      	bcs.n	8000414 <d_substitution+0xc>
 8000436:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000438:	69c2      	ldr	r2, [r0, #28]
 800043a:	3301      	adds	r3, #1
 800043c:	6283      	str	r3, [r0, #40]	; 0x28
 800043e:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000442:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
 8000446:	4770      	bx	lr
 8000448:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800044c:	2a19      	cmp	r2, #25
 800044e:	d946      	bls.n	80004de <d_substitution+0xd6>
 8000450:	6882      	ldr	r2, [r0, #8]
 8000452:	0712      	lsls	r2, r2, #28
 8000454:	d46a      	bmi.n	800052c <d_substitution+0x124>
 8000456:	2900      	cmp	r1, #0
 8000458:	d16a      	bne.n	8000530 <d_substitution+0x128>
 800045a:	4a3f      	ldr	r2, [pc, #252]	; (8000558 <d_substitution+0x150>)
 800045c:	f102 05c4 	add.w	r5, r2, #196	; 0xc4
 8000460:	e002      	b.n	8000468 <d_substitution+0x60>
 8000462:	321c      	adds	r2, #28
 8000464:	42aa      	cmp	r2, r5
 8000466:	d0d5      	beq.n	8000414 <d_substitution+0xc>
 8000468:	7814      	ldrb	r4, [r2, #0]
 800046a:	429c      	cmp	r4, r3
 800046c:	d1f9      	bne.n	8000462 <d_substitution+0x5a>
 800046e:	6955      	ldr	r5, [r2, #20]
 8000470:	2d00      	cmp	r5, #0
 8000472:	d06a      	beq.n	800054a <d_substitution+0x142>
 8000474:	6943      	ldr	r3, [r0, #20]
 8000476:	6984      	ldr	r4, [r0, #24]
 8000478:	f8d2 8018 	ldr.w	r8, [r2, #24]
 800047c:	42a3      	cmp	r3, r4
 800047e:	da62      	bge.n	8000546 <d_substitution+0x13e>
 8000480:	eb03 0743 	add.w	r7, r3, r3, lsl #1
 8000484:	f8d0 c010 	ldr.w	ip, [r0, #16]
 8000488:	00bf      	lsls	r7, r7, #2
 800048a:	3301      	adds	r3, #1
 800048c:	eb1c 0607 	adds.w	r6, ip, r7
 8000490:	6143      	str	r3, [r0, #20]
 8000492:	d05f      	beq.n	8000554 <d_substitution+0x14c>
 8000494:	f04f 0918 	mov.w	r9, #24
 8000498:	f80c 9007 	strb.w	r9, [ip, r7]
 800049c:	4637      	mov	r7, r6
 800049e:	6075      	str	r5, [r6, #4]
 80004a0:	f8c6 8008 	str.w	r8, [r6, #8]
 80004a4:	62c7      	str	r7, [r0, #44]	; 0x2c
 80004a6:	2900      	cmp	r1, #0
 80004a8:	d04a      	beq.n	8000540 <d_substitution+0x138>
 80004aa:	68d5      	ldr	r5, [r2, #12]
 80004ac:	6912      	ldr	r2, [r2, #16]
 80004ae:	6b01      	ldr	r1, [r0, #48]	; 0x30
 80004b0:	42a3      	cmp	r3, r4
 80004b2:	4411      	add	r1, r2
 80004b4:	6301      	str	r1, [r0, #48]	; 0x30
 80004b6:	daad      	bge.n	8000414 <d_substitution+0xc>
 80004b8:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 80004bc:	6904      	ldr	r4, [r0, #16]
 80004be:	3301      	adds	r3, #1
 80004c0:	0089      	lsls	r1, r1, #2
 80004c2:	6143      	str	r3, [r0, #20]
 80004c4:	1863      	adds	r3, r4, r1
 80004c6:	d043      	beq.n	8000550 <d_substitution+0x148>
 80004c8:	2018      	movs	r0, #24
 80004ca:	5460      	strb	r0, [r4, r1]
 80004cc:	4618      	mov	r0, r3
 80004ce:	605d      	str	r5, [r3, #4]
 80004d0:	609a      	str	r2, [r3, #8]
 80004d2:	e7a0      	b.n	8000416 <d_substitution+0xe>
 80004d4:	f1a3 0530 	sub.w	r5, r3, #48	; 0x30
 80004d8:	b2ea      	uxtb	r2, r5
 80004da:	2a09      	cmp	r2, #9
 80004dc:	d8b4      	bhi.n	8000448 <d_substitution+0x40>
 80004de:	2200      	movs	r2, #0
 80004e0:	e012      	b.n	8000508 <d_substitution+0x100>
 80004e2:	eb02 01c2 	add.w	r1, r2, r2, lsl #3
 80004e6:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 80004ea:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80004ee:	428a      	cmp	r2, r1
 80004f0:	d890      	bhi.n	8000414 <d_substitution+0xc>
 80004f2:	68c2      	ldr	r2, [r0, #12]
 80004f4:	7813      	ldrb	r3, [r2, #0]
 80004f6:	1c54      	adds	r4, r2, #1
 80004f8:	b11b      	cbz	r3, 8000502 <d_substitution+0xfa>
 80004fa:	60c4      	str	r4, [r0, #12]
 80004fc:	7813      	ldrb	r3, [r2, #0]
 80004fe:	2b5f      	cmp	r3, #95	; 0x5f
 8000500:	d012      	beq.n	8000528 <d_substitution+0x120>
 8000502:	f1a3 0530 	sub.w	r5, r3, #48	; 0x30
 8000506:	460a      	mov	r2, r1
 8000508:	b2e9      	uxtb	r1, r5
 800050a:	f1a3 0441 	sub.w	r4, r3, #65	; 0x41
 800050e:	2909      	cmp	r1, #9
 8000510:	b2e4      	uxtb	r4, r4
 8000512:	d9e6      	bls.n	80004e2 <d_substitution+0xda>
 8000514:	2c19      	cmp	r4, #25
 8000516:	f63f af7d 	bhi.w	8000414 <d_substitution+0xc>
 800051a:	eb02 01c2 	add.w	r1, r2, r2, lsl #3
 800051e:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8000522:	f1a3 0137 	sub.w	r1, r3, #55	; 0x37
 8000526:	e7e2      	b.n	80004ee <d_substitution+0xe6>
 8000528:	3101      	adds	r1, #1
 800052a:	e781      	b.n	8000430 <d_substitution+0x28>
 800052c:	2101      	movs	r1, #1
 800052e:	e794      	b.n	800045a <d_substitution+0x52>
 8000530:	68c2      	ldr	r2, [r0, #12]
 8000532:	7811      	ldrb	r1, [r2, #0]
 8000534:	3943      	subs	r1, #67	; 0x43
 8000536:	2901      	cmp	r1, #1
 8000538:	bf8c      	ite	hi
 800053a:	2100      	movhi	r1, #0
 800053c:	2101      	movls	r1, #1
 800053e:	e78c      	b.n	800045a <d_substitution+0x52>
 8000540:	6855      	ldr	r5, [r2, #4]
 8000542:	6892      	ldr	r2, [r2, #8]
 8000544:	e7b3      	b.n	80004ae <d_substitution+0xa6>
 8000546:	2700      	movs	r7, #0
 8000548:	e7ac      	b.n	80004a4 <d_substitution+0x9c>
 800054a:	6984      	ldr	r4, [r0, #24]
 800054c:	6943      	ldr	r3, [r0, #20]
 800054e:	e7aa      	b.n	80004a6 <d_substitution+0x9e>
 8000550:	4618      	mov	r0, r3
 8000552:	e760      	b.n	8000416 <d_substitution+0xe>
 8000554:	4637      	mov	r7, r6
 8000556:	e7a5      	b.n	80004a4 <d_substitution+0x9c>
 8000558:	0800f598 	.word	0x0800f598

0800055c <d_append_char>:
 800055c:	b570      	push	{r4, r5, r6, lr}
 800055e:	460d      	mov	r5, r1
 8000560:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8000564:	29ff      	cmp	r1, #255	; 0xff
 8000566:	4604      	mov	r4, r0
 8000568:	d006      	beq.n	8000578 <d_append_char+0x1c>
 800056a:	1c4a      	adds	r2, r1, #1
 800056c:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8000570:	5465      	strb	r5, [r4, r1]
 8000572:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8000576:	bd70      	pop	{r4, r5, r6, pc}
 8000578:	2600      	movs	r6, #0
 800057a:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 800057e:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8000582:	f880 60ff 	strb.w	r6, [r0, #255]	; 0xff
 8000586:	4798      	blx	r3
 8000588:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800058c:	4631      	mov	r1, r6
 800058e:	1c5a      	adds	r2, r3, #1
 8000590:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 8000594:	2201      	movs	r2, #1
 8000596:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800059a:	5465      	strb	r5, [r4, r1]
 800059c:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 80005a0:	bd70      	pop	{r4, r5, r6, pc}
 80005a2:	bf00      	nop

080005a4 <d_number.isra.0>:
 80005a4:	b470      	push	{r4, r5, r6}
 80005a6:	6802      	ldr	r2, [r0, #0]
 80005a8:	7813      	ldrb	r3, [r2, #0]
 80005aa:	2b6e      	cmp	r3, #110	; 0x6e
 80005ac:	4605      	mov	r5, r0
 80005ae:	d018      	beq.n	80005e2 <d_number.isra.0+0x3e>
 80005b0:	2600      	movs	r6, #0
 80005b2:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80005b6:	2a09      	cmp	r2, #9
 80005b8:	d818      	bhi.n	80005ec <d_number.isra.0+0x48>
 80005ba:	682a      	ldr	r2, [r5, #0]
 80005bc:	2000      	movs	r0, #0
 80005be:	3201      	adds	r2, #1
 80005c0:	eb00 0480 	add.w	r4, r0, r0, lsl #2
 80005c4:	602a      	str	r2, [r5, #0]
 80005c6:	eb03 0444 	add.w	r4, r3, r4, lsl #1
 80005ca:	f812 3b01 	ldrb.w	r3, [r2], #1
 80005ce:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80005d2:	2909      	cmp	r1, #9
 80005d4:	f1a4 0030 	sub.w	r0, r4, #48	; 0x30
 80005d8:	d9f2      	bls.n	80005c0 <d_number.isra.0+0x1c>
 80005da:	b106      	cbz	r6, 80005de <d_number.isra.0+0x3a>
 80005dc:	4240      	negs	r0, r0
 80005de:	bc70      	pop	{r4, r5, r6}
 80005e0:	4770      	bx	lr
 80005e2:	1c53      	adds	r3, r2, #1
 80005e4:	6003      	str	r3, [r0, #0]
 80005e6:	7853      	ldrb	r3, [r2, #1]
 80005e8:	2601      	movs	r6, #1
 80005ea:	e7e2      	b.n	80005b2 <d_number.isra.0+0xe>
 80005ec:	2000      	movs	r0, #0
 80005ee:	e7f4      	b.n	80005da <d_number.isra.0+0x36>

080005f0 <d_number_component>:
 80005f0:	6943      	ldr	r3, [r0, #20]
 80005f2:	6982      	ldr	r2, [r0, #24]
 80005f4:	4293      	cmp	r3, r2
 80005f6:	b510      	push	{r4, lr}
 80005f8:	da13      	bge.n	8000622 <d_number_component+0x32>
 80005fa:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 80005fe:	6901      	ldr	r1, [r0, #16]
 8000600:	0092      	lsls	r2, r2, #2
 8000602:	3301      	adds	r3, #1
 8000604:	188c      	adds	r4, r1, r2
 8000606:	6143      	str	r3, [r0, #20]
 8000608:	d008      	beq.n	800061c <d_number_component+0x2c>
 800060a:	2340      	movs	r3, #64	; 0x40
 800060c:	548b      	strb	r3, [r1, r2]
 800060e:	300c      	adds	r0, #12
 8000610:	f7ff ffc8 	bl	80005a4 <d_number.isra.0>
 8000614:	4623      	mov	r3, r4
 8000616:	6060      	str	r0, [r4, #4]
 8000618:	4618      	mov	r0, r3
 800061a:	bd10      	pop	{r4, pc}
 800061c:	4623      	mov	r3, r4
 800061e:	4618      	mov	r0, r3
 8000620:	bd10      	pop	{r4, pc}
 8000622:	2300      	movs	r3, #0
 8000624:	4618      	mov	r0, r3
 8000626:	bd10      	pop	{r4, pc}

08000628 <d_compact_number>:
 8000628:	b510      	push	{r4, lr}
 800062a:	68c3      	ldr	r3, [r0, #12]
 800062c:	781a      	ldrb	r2, [r3, #0]
 800062e:	2a5f      	cmp	r2, #95	; 0x5f
 8000630:	4604      	mov	r4, r0
 8000632:	d00b      	beq.n	800064c <d_compact_number+0x24>
 8000634:	2a6e      	cmp	r2, #110	; 0x6e
 8000636:	d006      	beq.n	8000646 <d_compact_number+0x1e>
 8000638:	300c      	adds	r0, #12
 800063a:	f7ff ffb3 	bl	80005a4 <d_number.isra.0>
 800063e:	68e3      	ldr	r3, [r4, #12]
 8000640:	781a      	ldrb	r2, [r3, #0]
 8000642:	2a5f      	cmp	r2, #95	; 0x5f
 8000644:	d006      	beq.n	8000654 <d_compact_number+0x2c>
 8000646:	f04f 30ff 	mov.w	r0, #4294967295
 800064a:	bd10      	pop	{r4, pc}
 800064c:	2000      	movs	r0, #0
 800064e:	3301      	adds	r3, #1
 8000650:	60e3      	str	r3, [r4, #12]
 8000652:	bd10      	pop	{r4, pc}
 8000654:	3001      	adds	r0, #1
 8000656:	e7fa      	b.n	800064e <d_compact_number+0x26>

08000658 <d_template_param>:
 8000658:	b538      	push	{r3, r4, r5, lr}
 800065a:	68c3      	ldr	r3, [r0, #12]
 800065c:	781a      	ldrb	r2, [r3, #0]
 800065e:	2a54      	cmp	r2, #84	; 0x54
 8000660:	4604      	mov	r4, r0
 8000662:	d001      	beq.n	8000668 <d_template_param+0x10>
 8000664:	2000      	movs	r0, #0
 8000666:	bd38      	pop	{r3, r4, r5, pc}
 8000668:	3301      	adds	r3, #1
 800066a:	60c3      	str	r3, [r0, #12]
 800066c:	f7ff ffdc 	bl	8000628 <d_compact_number>
 8000670:	1e05      	subs	r5, r0, #0
 8000672:	dbf7      	blt.n	8000664 <d_template_param+0xc>
 8000674:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8000676:	6963      	ldr	r3, [r4, #20]
 8000678:	69a2      	ldr	r2, [r4, #24]
 800067a:	3101      	adds	r1, #1
 800067c:	4293      	cmp	r3, r2
 800067e:	62a1      	str	r1, [r4, #40]	; 0x28
 8000680:	daf0      	bge.n	8000664 <d_template_param+0xc>
 8000682:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8000686:	6921      	ldr	r1, [r4, #16]
 8000688:	3301      	adds	r3, #1
 800068a:	0092      	lsls	r2, r2, #2
 800068c:	6163      	str	r3, [r4, #20]
 800068e:	188b      	adds	r3, r1, r2
 8000690:	d0e8      	beq.n	8000664 <d_template_param+0xc>
 8000692:	2405      	movs	r4, #5
 8000694:	548c      	strb	r4, [r1, r2]
 8000696:	605d      	str	r5, [r3, #4]
 8000698:	4618      	mov	r0, r3
 800069a:	bd38      	pop	{r3, r4, r5, pc}

0800069c <d_discriminator>:
 800069c:	b508      	push	{r3, lr}
 800069e:	68c3      	ldr	r3, [r0, #12]
 80006a0:	781a      	ldrb	r2, [r3, #0]
 80006a2:	2a5f      	cmp	r2, #95	; 0x5f
 80006a4:	d001      	beq.n	80006aa <d_discriminator+0xe>
 80006a6:	2001      	movs	r0, #1
 80006a8:	bd08      	pop	{r3, pc}
 80006aa:	3301      	adds	r3, #1
 80006ac:	f840 3f0c 	str.w	r3, [r0, #12]!
 80006b0:	f7ff ff78 	bl	80005a4 <d_number.isra.0>
 80006b4:	43c0      	mvns	r0, r0
 80006b6:	0fc0      	lsrs	r0, r0, #31
 80006b8:	bd08      	pop	{r3, pc}
 80006ba:	bf00      	nop

080006bc <d_source_name>:
 80006bc:	b570      	push	{r4, r5, r6, lr}
 80006be:	4604      	mov	r4, r0
 80006c0:	300c      	adds	r0, #12
 80006c2:	f7ff ff6f 	bl	80005a4 <d_number.isra.0>
 80006c6:	1e06      	subs	r6, r0, #0
 80006c8:	dd32      	ble.n	8000730 <d_source_name+0x74>
 80006ca:	68e5      	ldr	r5, [r4, #12]
 80006cc:	6863      	ldr	r3, [r4, #4]
 80006ce:	1b5b      	subs	r3, r3, r5
 80006d0:	429e      	cmp	r6, r3
 80006d2:	dc2f      	bgt.n	8000734 <d_source_name+0x78>
 80006d4:	68a2      	ldr	r2, [r4, #8]
 80006d6:	19ab      	adds	r3, r5, r6
 80006d8:	0752      	lsls	r2, r2, #29
 80006da:	60e3      	str	r3, [r4, #12]
 80006dc:	d415      	bmi.n	800070a <d_source_name+0x4e>
 80006de:	2e09      	cmp	r6, #9
 80006e0:	dd0c      	ble.n	80006fc <d_source_name+0x40>
 80006e2:	4628      	mov	r0, r5
 80006e4:	4914      	ldr	r1, [pc, #80]	; (8000738 <d_source_name+0x7c>)
 80006e6:	2208      	movs	r2, #8
 80006e8:	f00b fdc3 	bl	800c272 <memcmp>
 80006ec:	b930      	cbnz	r0, 80006fc <d_source_name+0x40>
 80006ee:	7a2b      	ldrb	r3, [r5, #8]
 80006f0:	2b2e      	cmp	r3, #46	; 0x2e
 80006f2:	d010      	beq.n	8000716 <d_source_name+0x5a>
 80006f4:	2b5f      	cmp	r3, #95	; 0x5f
 80006f6:	d00e      	beq.n	8000716 <d_source_name+0x5a>
 80006f8:	2b24      	cmp	r3, #36	; 0x24
 80006fa:	d00c      	beq.n	8000716 <d_source_name+0x5a>
 80006fc:	4629      	mov	r1, r5
 80006fe:	4632      	mov	r2, r6
 8000700:	4620      	mov	r0, r4
 8000702:	f7ff fdad 	bl	8000260 <d_make_name>
 8000706:	62e0      	str	r0, [r4, #44]	; 0x2c
 8000708:	bd70      	pop	{r4, r5, r6, pc}
 800070a:	5daa      	ldrb	r2, [r5, r6]
 800070c:	2a24      	cmp	r2, #36	; 0x24
 800070e:	bf04      	itt	eq
 8000710:	3301      	addeq	r3, #1
 8000712:	60e3      	streq	r3, [r4, #12]
 8000714:	e7e3      	b.n	80006de <d_source_name+0x22>
 8000716:	7a6b      	ldrb	r3, [r5, #9]
 8000718:	2b4e      	cmp	r3, #78	; 0x4e
 800071a:	d1ef      	bne.n	80006fc <d_source_name+0x40>
 800071c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800071e:	4907      	ldr	r1, [pc, #28]	; (800073c <d_source_name+0x80>)
 8000720:	3316      	adds	r3, #22
 8000722:	1b9e      	subs	r6, r3, r6
 8000724:	6326      	str	r6, [r4, #48]	; 0x30
 8000726:	4620      	mov	r0, r4
 8000728:	2215      	movs	r2, #21
 800072a:	f7ff fd99 	bl	8000260 <d_make_name>
 800072e:	e7ea      	b.n	8000706 <d_source_name+0x4a>
 8000730:	2000      	movs	r0, #0
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	2000      	movs	r0, #0
 8000736:	e7e6      	b.n	8000706 <d_source_name+0x4a>
 8000738:	0800ff90 	.word	0x0800ff90
 800073c:	0800ff9c 	.word	0x0800ff9c

08000740 <d_call_offset>:
 8000740:	b538      	push	{r3, r4, r5, lr}
 8000742:	4604      	mov	r4, r0
 8000744:	b929      	cbnz	r1, 8000752 <d_call_offset+0x12>
 8000746:	68c3      	ldr	r3, [r0, #12]
 8000748:	781a      	ldrb	r2, [r3, #0]
 800074a:	b132      	cbz	r2, 800075a <d_call_offset+0x1a>
 800074c:	1c5a      	adds	r2, r3, #1
 800074e:	60c2      	str	r2, [r0, #12]
 8000750:	7819      	ldrb	r1, [r3, #0]
 8000752:	2968      	cmp	r1, #104	; 0x68
 8000754:	d012      	beq.n	800077c <d_call_offset+0x3c>
 8000756:	2976      	cmp	r1, #118	; 0x76
 8000758:	d001      	beq.n	800075e <d_call_offset+0x1e>
 800075a:	2000      	movs	r0, #0
 800075c:	bd38      	pop	{r3, r4, r5, pc}
 800075e:	f104 050c 	add.w	r5, r4, #12
 8000762:	4628      	mov	r0, r5
 8000764:	f7ff ff1e 	bl	80005a4 <d_number.isra.0>
 8000768:	68e3      	ldr	r3, [r4, #12]
 800076a:	781a      	ldrb	r2, [r3, #0]
 800076c:	2a5f      	cmp	r2, #95	; 0x5f
 800076e:	d1f4      	bne.n	800075a <d_call_offset+0x1a>
 8000770:	3301      	adds	r3, #1
 8000772:	60e3      	str	r3, [r4, #12]
 8000774:	4628      	mov	r0, r5
 8000776:	f7ff ff15 	bl	80005a4 <d_number.isra.0>
 800077a:	e003      	b.n	8000784 <d_call_offset+0x44>
 800077c:	f104 000c 	add.w	r0, r4, #12
 8000780:	f7ff ff10 	bl	80005a4 <d_number.isra.0>
 8000784:	68e3      	ldr	r3, [r4, #12]
 8000786:	781a      	ldrb	r2, [r3, #0]
 8000788:	2a5f      	cmp	r2, #95	; 0x5f
 800078a:	d1e6      	bne.n	800075a <d_call_offset+0x1a>
 800078c:	3301      	adds	r3, #1
 800078e:	60e3      	str	r3, [r4, #12]
 8000790:	2001      	movs	r0, #1
 8000792:	bd38      	pop	{r3, r4, r5, pc}

08000794 <d_lookup_template_argument.isra.6>:
 8000794:	f8d0 3110 	ldr.w	r3, [r0, #272]	; 0x110
 8000798:	4602      	mov	r2, r0
 800079a:	b1c3      	cbz	r3, 80007ce <d_lookup_template_argument.isra.6+0x3a>
 800079c:	685a      	ldr	r2, [r3, #4]
 800079e:	680b      	ldr	r3, [r1, #0]
 80007a0:	6890      	ldr	r0, [r2, #8]
 80007a2:	b170      	cbz	r0, 80007c2 <d_lookup_template_argument.isra.6+0x2e>
 80007a4:	7802      	ldrb	r2, [r0, #0]
 80007a6:	2a2f      	cmp	r2, #47	; 0x2f
 80007a8:	d10d      	bne.n	80007c6 <d_lookup_template_argument.isra.6+0x32>
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	dc04      	bgt.n	80007b8 <d_lookup_template_argument.isra.6+0x24>
 80007ae:	e009      	b.n	80007c4 <d_lookup_template_argument.isra.6+0x30>
 80007b0:	7802      	ldrb	r2, [r0, #0]
 80007b2:	2a2f      	cmp	r2, #47	; 0x2f
 80007b4:	d107      	bne.n	80007c6 <d_lookup_template_argument.isra.6+0x32>
 80007b6:	b143      	cbz	r3, 80007ca <d_lookup_template_argument.isra.6+0x36>
 80007b8:	6880      	ldr	r0, [r0, #8]
 80007ba:	3b01      	subs	r3, #1
 80007bc:	2800      	cmp	r0, #0
 80007be:	d1f7      	bne.n	80007b0 <d_lookup_template_argument.isra.6+0x1c>
 80007c0:	4770      	bx	lr
 80007c2:	4770      	bx	lr
 80007c4:	d001      	beq.n	80007ca <d_lookup_template_argument.isra.6+0x36>
 80007c6:	2000      	movs	r0, #0
 80007c8:	4770      	bx	lr
 80007ca:	6840      	ldr	r0, [r0, #4]
 80007cc:	4770      	bx	lr
 80007ce:	2101      	movs	r1, #1
 80007d0:	4618      	mov	r0, r3
 80007d2:	f8c2 1118 	str.w	r1, [r2, #280]	; 0x118
 80007d6:	4770      	bx	lr

080007d8 <d_find_pack>:
 80007d8:	b538      	push	{r3, r4, r5, lr}
 80007da:	460c      	mov	r4, r1
 80007dc:	4605      	mov	r5, r0
 80007de:	b391      	cbz	r1, 8000846 <d_find_pack+0x6e>
 80007e0:	7823      	ldrb	r3, [r4, #0]
 80007e2:	2b4a      	cmp	r3, #74	; 0x4a
 80007e4:	d827      	bhi.n	8000836 <d_find_pack+0x5e>
 80007e6:	e8df f003 	tbb	[pc, r3]
 80007ea:	262e      	.short	0x262e
 80007ec:	30262626 	.word	0x30262626
 80007f0:	262b2b2e 	.word	0x262b2b2e
 80007f4:	26262626 	.word	0x26262626
 80007f8:	26262626 	.word	0x26262626
 80007fc:	26262626 	.word	0x26262626
 8000800:	262e2626 	.word	0x262e2626
 8000804:	26262626 	.word	0x26262626
 8000808:	26262626 	.word	0x26262626
 800080c:	26262626 	.word	0x26262626
 8000810:	26262e26 	.word	0x26262e26
 8000814:	26262626 	.word	0x26262626
 8000818:	2e262626 	.word	0x2e262626
 800081c:	2626262b 	.word	0x2626262b
 8000820:	26262626 	.word	0x26262626
 8000824:	26262626 	.word	0x26262626
 8000828:	26262e26 	.word	0x26262e26
 800082c:	262e2626 	.word	0x262e2626
 8000830:	2e26262e 	.word	0x2e26262e
 8000834:	2e          	.byte	0x2e
 8000835:	00          	.byte	0x00
 8000836:	4628      	mov	r0, r5
 8000838:	6861      	ldr	r1, [r4, #4]
 800083a:	f7ff ffcd 	bl	80007d8 <d_find_pack>
 800083e:	b918      	cbnz	r0, 8000848 <d_find_pack+0x70>
 8000840:	68a4      	ldr	r4, [r4, #8]
 8000842:	2c00      	cmp	r4, #0
 8000844:	d1cc      	bne.n	80007e0 <d_find_pack+0x8>
 8000846:	2000      	movs	r0, #0
 8000848:	bd38      	pop	{r3, r4, r5, pc}
 800084a:	4628      	mov	r0, r5
 800084c:	1d21      	adds	r1, r4, #4
 800084e:	f7ff ffa1 	bl	8000794 <d_lookup_template_argument.isra.6>
 8000852:	2800      	cmp	r0, #0
 8000854:	d0f7      	beq.n	8000846 <d_find_pack+0x6e>
 8000856:	7803      	ldrb	r3, [r0, #0]
 8000858:	2b2f      	cmp	r3, #47	; 0x2f
 800085a:	d1f4      	bne.n	8000846 <d_find_pack+0x6e>
 800085c:	bd38      	pop	{r3, r4, r5, pc}
 800085e:	bf00      	nop

08000860 <d_growable_string_callback_adapter>:
 8000860:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000862:	6853      	ldr	r3, [r2, #4]
 8000864:	6894      	ldr	r4, [r2, #8]
 8000866:	3301      	adds	r3, #1
 8000868:	440b      	add	r3, r1
 800086a:	42a3      	cmp	r3, r4
 800086c:	b083      	sub	sp, #12
 800086e:	4615      	mov	r5, r2
 8000870:	460e      	mov	r6, r1
 8000872:	4607      	mov	r7, r0
 8000874:	d813      	bhi.n	800089e <d_growable_string_callback_adapter+0x3e>
 8000876:	68ec      	ldr	r4, [r5, #12]
 8000878:	b10c      	cbz	r4, 800087e <d_growable_string_callback_adapter+0x1e>
 800087a:	b003      	add	sp, #12
 800087c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800087e:	e895 0009 	ldmia.w	r5, {r0, r3}
 8000882:	4632      	mov	r2, r6
 8000884:	4639      	mov	r1, r7
 8000886:	4418      	add	r0, r3
 8000888:	f00b fd02 	bl	800c290 <memcpy>
 800088c:	e895 000c 	ldmia.w	r5, {r2, r3}
 8000890:	4432      	add	r2, r6
 8000892:	54d4      	strb	r4, [r2, r3]
 8000894:	686b      	ldr	r3, [r5, #4]
 8000896:	441e      	add	r6, r3
 8000898:	606e      	str	r6, [r5, #4]
 800089a:	b003      	add	sp, #12
 800089c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800089e:	68d2      	ldr	r2, [r2, #12]
 80008a0:	2a00      	cmp	r2, #0
 80008a2:	d1ea      	bne.n	800087a <d_growable_string_callback_adapter+0x1a>
 80008a4:	b91c      	cbnz	r4, 80008ae <d_growable_string_callback_adapter+0x4e>
 80008a6:	2b02      	cmp	r3, #2
 80008a8:	f04f 0402 	mov.w	r4, #2
 80008ac:	d902      	bls.n	80008b4 <d_growable_string_callback_adapter+0x54>
 80008ae:	0064      	lsls	r4, r4, #1
 80008b0:	42a3      	cmp	r3, r4
 80008b2:	d8fc      	bhi.n	80008ae <d_growable_string_callback_adapter+0x4e>
 80008b4:	6828      	ldr	r0, [r5, #0]
 80008b6:	4621      	mov	r1, r4
 80008b8:	f00b fd54 	bl	800c364 <realloc>
 80008bc:	4603      	mov	r3, r0
 80008be:	b110      	cbz	r0, 80008c6 <d_growable_string_callback_adapter+0x66>
 80008c0:	6028      	str	r0, [r5, #0]
 80008c2:	60ac      	str	r4, [r5, #8]
 80008c4:	e7d7      	b.n	8000876 <d_growable_string_callback_adapter+0x16>
 80008c6:	6828      	ldr	r0, [r5, #0]
 80008c8:	9301      	str	r3, [sp, #4]
 80008ca:	f00b faa9 	bl	800be20 <free>
 80008ce:	9b01      	ldr	r3, [sp, #4]
 80008d0:	602b      	str	r3, [r5, #0]
 80008d2:	2201      	movs	r2, #1
 80008d4:	606b      	str	r3, [r5, #4]
 80008d6:	60ab      	str	r3, [r5, #8]
 80008d8:	60ea      	str	r2, [r5, #12]
 80008da:	e7ce      	b.n	800087a <d_growable_string_callback_adapter+0x1a>

080008dc <d_expr_primary>:
 80008dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80008e0:	68c3      	ldr	r3, [r0, #12]
 80008e2:	781a      	ldrb	r2, [r3, #0]
 80008e4:	2a4c      	cmp	r2, #76	; 0x4c
 80008e6:	4605      	mov	r5, r0
 80008e8:	d002      	beq.n	80008f0 <d_expr_primary+0x14>
 80008ea:	2000      	movs	r0, #0
 80008ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80008f0:	1c5a      	adds	r2, r3, #1
 80008f2:	60c2      	str	r2, [r0, #12]
 80008f4:	7859      	ldrb	r1, [r3, #1]
 80008f6:	295f      	cmp	r1, #95	; 0x5f
 80008f8:	d03a      	beq.n	8000970 <d_expr_primary+0x94>
 80008fa:	295a      	cmp	r1, #90	; 0x5a
 80008fc:	d10d      	bne.n	800091a <d_expr_primary+0x3e>
 80008fe:	3201      	adds	r2, #1
 8000900:	60ea      	str	r2, [r5, #12]
 8000902:	4628      	mov	r0, r5
 8000904:	2100      	movs	r1, #0
 8000906:	f000 fdf3 	bl	80014f0 <d_encoding>
 800090a:	68ea      	ldr	r2, [r5, #12]
 800090c:	7813      	ldrb	r3, [r2, #0]
 800090e:	2b45      	cmp	r3, #69	; 0x45
 8000910:	d1eb      	bne.n	80008ea <d_expr_primary+0xe>
 8000912:	3201      	adds	r2, #1
 8000914:	60ea      	str	r2, [r5, #12]
 8000916:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800091a:	f000 fa03 	bl	8000d24 <d_type>
 800091e:	4607      	mov	r7, r0
 8000920:	2800      	cmp	r0, #0
 8000922:	d0e2      	beq.n	80008ea <d_expr_primary+0xe>
 8000924:	7803      	ldrb	r3, [r0, #0]
 8000926:	2b27      	cmp	r3, #39	; 0x27
 8000928:	d033      	beq.n	8000992 <d_expr_primary+0xb6>
 800092a:	68e9      	ldr	r1, [r5, #12]
 800092c:	780b      	ldrb	r3, [r1, #0]
 800092e:	2b6e      	cmp	r3, #110	; 0x6e
 8000930:	d028      	beq.n	8000984 <d_expr_primary+0xa8>
 8000932:	f04f 083b 	mov.w	r8, #59	; 0x3b
 8000936:	2b45      	cmp	r3, #69	; 0x45
 8000938:	d034      	beq.n	80009a4 <d_expr_primary+0xc8>
 800093a:	2b00      	cmp	r3, #0
 800093c:	d0d5      	beq.n	80008ea <d_expr_primary+0xe>
 800093e:	1c4b      	adds	r3, r1, #1
 8000940:	e001      	b.n	8000946 <d_expr_primary+0x6a>
 8000942:	2c00      	cmp	r4, #0
 8000944:	d0d1      	beq.n	80008ea <d_expr_primary+0xe>
 8000946:	60eb      	str	r3, [r5, #12]
 8000948:	461e      	mov	r6, r3
 800094a:	f813 4b01 	ldrb.w	r4, [r3], #1
 800094e:	2c45      	cmp	r4, #69	; 0x45
 8000950:	d1f7      	bne.n	8000942 <d_expr_primary+0x66>
 8000952:	1a72      	subs	r2, r6, r1
 8000954:	4628      	mov	r0, r5
 8000956:	f7ff fc83 	bl	8000260 <d_make_name>
 800095a:	463a      	mov	r2, r7
 800095c:	4603      	mov	r3, r0
 800095e:	4641      	mov	r1, r8
 8000960:	4628      	mov	r0, r5
 8000962:	f7ff fc31 	bl	80001c8 <d_make_comp>
 8000966:	68ea      	ldr	r2, [r5, #12]
 8000968:	7813      	ldrb	r3, [r2, #0]
 800096a:	2b45      	cmp	r3, #69	; 0x45
 800096c:	d1bd      	bne.n	80008ea <d_expr_primary+0xe>
 800096e:	e7d0      	b.n	8000912 <d_expr_primary+0x36>
 8000970:	1c9a      	adds	r2, r3, #2
 8000972:	60c2      	str	r2, [r0, #12]
 8000974:	789b      	ldrb	r3, [r3, #2]
 8000976:	2b5a      	cmp	r3, #90	; 0x5a
 8000978:	d0c1      	beq.n	80008fe <d_expr_primary+0x22>
 800097a:	2b45      	cmp	r3, #69	; 0x45
 800097c:	f04f 0000 	mov.w	r0, #0
 8000980:	d1b3      	bne.n	80008ea <d_expr_primary+0xe>
 8000982:	e7c6      	b.n	8000912 <d_expr_primary+0x36>
 8000984:	1c4a      	adds	r2, r1, #1
 8000986:	60ea      	str	r2, [r5, #12]
 8000988:	784b      	ldrb	r3, [r1, #1]
 800098a:	f04f 083c 	mov.w	r8, #60	; 0x3c
 800098e:	4611      	mov	r1, r2
 8000990:	e7d1      	b.n	8000936 <d_expr_primary+0x5a>
 8000992:	6843      	ldr	r3, [r0, #4]
 8000994:	7c1a      	ldrb	r2, [r3, #16]
 8000996:	2a00      	cmp	r2, #0
 8000998:	d0c7      	beq.n	800092a <d_expr_primary+0x4e>
 800099a:	685a      	ldr	r2, [r3, #4]
 800099c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800099e:	1a9b      	subs	r3, r3, r2
 80009a0:	632b      	str	r3, [r5, #48]	; 0x30
 80009a2:	e7c2      	b.n	800092a <d_expr_primary+0x4e>
 80009a4:	2200      	movs	r2, #0
 80009a6:	e7d5      	b.n	8000954 <d_expr_primary+0x78>

080009a8 <d_template_args>:
 80009a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009aa:	68c1      	ldr	r1, [r0, #12]
 80009ac:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
 80009ae:	780b      	ldrb	r3, [r1, #0]
 80009b0:	3b49      	subs	r3, #73	; 0x49
 80009b2:	2b01      	cmp	r3, #1
 80009b4:	b083      	sub	sp, #12
 80009b6:	4604      	mov	r4, r0
 80009b8:	d81e      	bhi.n	80009f8 <d_template_args+0x50>
 80009ba:	1c4a      	adds	r2, r1, #1
 80009bc:	60c2      	str	r2, [r0, #12]
 80009be:	784b      	ldrb	r3, [r1, #1]
 80009c0:	2b45      	cmp	r3, #69	; 0x45
 80009c2:	d045      	beq.n	8000a50 <d_template_args+0xa8>
 80009c4:	ae02      	add	r6, sp, #8
 80009c6:	2100      	movs	r1, #0
 80009c8:	f846 1d04 	str.w	r1, [r6, #-4]!
 80009cc:	3b49      	subs	r3, #73	; 0x49
 80009ce:	2b0f      	cmp	r3, #15
 80009d0:	d835      	bhi.n	8000a3e <d_template_args+0x96>
 80009d2:	e8df f003 	tbb	[pc, r3]
 80009d6:	2f2f      	.short	0x2f2f
 80009d8:	34341434 	.word	0x34341434
 80009dc:	34343434 	.word	0x34343434
 80009e0:	34343434 	.word	0x34343434
 80009e4:	0834      	.short	0x0834
 80009e6:	3201      	adds	r2, #1
 80009e8:	60e2      	str	r2, [r4, #12]
 80009ea:	4620      	mov	r0, r4
 80009ec:	f001 fa6c 	bl	8001ec8 <d_expression>
 80009f0:	68e3      	ldr	r3, [r4, #12]
 80009f2:	781a      	ldrb	r2, [r3, #0]
 80009f4:	2a45      	cmp	r2, #69	; 0x45
 80009f6:	d027      	beq.n	8000a48 <d_template_args+0xa0>
 80009f8:	2000      	movs	r0, #0
 80009fa:	b003      	add	sp, #12
 80009fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80009fe:	4620      	mov	r0, r4
 8000a00:	f7ff ff6c 	bl	80008dc <d_expr_primary>
 8000a04:	4605      	mov	r5, r0
 8000a06:	4620      	mov	r0, r4
 8000a08:	212f      	movs	r1, #47	; 0x2f
 8000a0a:	462a      	mov	r2, r5
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	2d00      	cmp	r5, #0
 8000a10:	d0f2      	beq.n	80009f8 <d_template_args+0x50>
 8000a12:	f7ff fbd9 	bl	80001c8 <d_make_comp>
 8000a16:	6030      	str	r0, [r6, #0]
 8000a18:	f100 0608 	add.w	r6, r0, #8
 8000a1c:	2800      	cmp	r0, #0
 8000a1e:	d0eb      	beq.n	80009f8 <d_template_args+0x50>
 8000a20:	68e2      	ldr	r2, [r4, #12]
 8000a22:	7813      	ldrb	r3, [r2, #0]
 8000a24:	2b45      	cmp	r3, #69	; 0x45
 8000a26:	d1d1      	bne.n	80009cc <d_template_args+0x24>
 8000a28:	9801      	ldr	r0, [sp, #4]
 8000a2a:	62e7      	str	r7, [r4, #44]	; 0x2c
 8000a2c:	3201      	adds	r2, #1
 8000a2e:	60e2      	str	r2, [r4, #12]
 8000a30:	b003      	add	sp, #12
 8000a32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a34:	4620      	mov	r0, r4
 8000a36:	f7ff ffb7 	bl	80009a8 <d_template_args>
 8000a3a:	4605      	mov	r5, r0
 8000a3c:	e7e3      	b.n	8000a06 <d_template_args+0x5e>
 8000a3e:	4620      	mov	r0, r4
 8000a40:	f000 f970 	bl	8000d24 <d_type>
 8000a44:	4605      	mov	r5, r0
 8000a46:	e7de      	b.n	8000a06 <d_template_args+0x5e>
 8000a48:	3301      	adds	r3, #1
 8000a4a:	60e3      	str	r3, [r4, #12]
 8000a4c:	4605      	mov	r5, r0
 8000a4e:	e7da      	b.n	8000a06 <d_template_args+0x5e>
 8000a50:	3102      	adds	r1, #2
 8000a52:	2200      	movs	r2, #0
 8000a54:	60c1      	str	r1, [r0, #12]
 8000a56:	4613      	mov	r3, r2
 8000a58:	212f      	movs	r1, #47	; 0x2f
 8000a5a:	b003      	add	sp, #12
 8000a5c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8000a60:	f7ff bbb2 	b.w	80001c8 <d_make_comp>

08000a64 <d_name>:
 8000a64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000a68:	68c2      	ldr	r2, [r0, #12]
 8000a6a:	7813      	ldrb	r3, [r2, #0]
 8000a6c:	3b4c      	subs	r3, #76	; 0x4c
 8000a6e:	b082      	sub	sp, #8
 8000a70:	4605      	mov	r5, r0
 8000a72:	2b0e      	cmp	r3, #14
 8000a74:	d86d      	bhi.n	8000b52 <d_name+0xee>
 8000a76:	e8df f003 	tbb	[pc, r3]
 8000a7a:	6c2c      	.short	0x6c2c
 8000a7c:	6c6c6c31 	.word	0x6c6c6c31
 8000a80:	2c6c176c 	.word	0x2c6c176c
 8000a84:	6c6c6c6c 	.word	0x6c6c6c6c
 8000a88:	08          	.byte	0x08
 8000a89:	00          	.byte	0x00
 8000a8a:	3201      	adds	r2, #1
 8000a8c:	2100      	movs	r1, #0
 8000a8e:	60c2      	str	r2, [r0, #12]
 8000a90:	f000 fd2e 	bl	80014f0 <d_encoding>
 8000a94:	68eb      	ldr	r3, [r5, #12]
 8000a96:	7819      	ldrb	r1, [r3, #0]
 8000a98:	2945      	cmp	r1, #69	; 0x45
 8000a9a:	4606      	mov	r6, r0
 8000a9c:	f000 80d1 	beq.w	8000c42 <d_name+0x1de>
 8000aa0:	2000      	movs	r0, #0
 8000aa2:	b002      	add	sp, #8
 8000aa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000aa8:	7853      	ldrb	r3, [r2, #1]
 8000aaa:	2b74      	cmp	r3, #116	; 0x74
 8000aac:	d069      	beq.n	8000b82 <d_name+0x11e>
 8000aae:	2100      	movs	r1, #0
 8000ab0:	f7ff fcaa 	bl	8000408 <d_substitution>
 8000ab4:	68eb      	ldr	r3, [r5, #12]
 8000ab6:	781b      	ldrb	r3, [r3, #0]
 8000ab8:	2b49      	cmp	r3, #73	; 0x49
 8000aba:	4604      	mov	r4, r0
 8000abc:	d150      	bne.n	8000b60 <d_name+0xfc>
 8000abe:	4628      	mov	r0, r5
 8000ac0:	f7ff ff72 	bl	80009a8 <d_template_args>
 8000ac4:	4622      	mov	r2, r4
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2104      	movs	r1, #4
 8000aca:	4628      	mov	r0, r5
 8000acc:	f7ff fb7c 	bl	80001c8 <d_make_comp>
 8000ad0:	e001      	b.n	8000ad6 <d_name+0x72>
 8000ad2:	f001 f8bb 	bl	8001c4c <d_unqualified_name>
 8000ad6:	b002      	add	sp, #8
 8000ad8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000adc:	3201      	adds	r2, #1
 8000ade:	60c2      	str	r2, [r0, #12]
 8000ae0:	a901      	add	r1, sp, #4
 8000ae2:	2201      	movs	r2, #1
 8000ae4:	f7ff fbd6 	bl	8000294 <d_cv_qualifiers>
 8000ae8:	4607      	mov	r7, r0
 8000aea:	2800      	cmp	r0, #0
 8000aec:	d0d8      	beq.n	8000aa0 <d_name+0x3c>
 8000aee:	4628      	mov	r0, r5
 8000af0:	2100      	movs	r1, #0
 8000af2:	f7ff fc29 	bl	8000348 <d_ref_qualifier>
 8000af6:	68eb      	ldr	r3, [r5, #12]
 8000af8:	781c      	ldrb	r4, [r3, #0]
 8000afa:	4680      	mov	r8, r0
 8000afc:	2600      	movs	r6, #0
 8000afe:	2c00      	cmp	r4, #0
 8000b00:	f000 808e 	beq.w	8000c20 <d_name+0x1bc>
 8000b04:	2c44      	cmp	r4, #68	; 0x44
 8000b06:	f000 8082 	beq.w	8000c0e <d_name+0x1aa>
 8000b0a:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
 8000b0e:	b2d2      	uxtb	r2, r2
 8000b10:	2a09      	cmp	r2, #9
 8000b12:	d95c      	bls.n	8000bce <d_name+0x16a>
 8000b14:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
 8000b18:	b2d2      	uxtb	r2, r2
 8000b1a:	2a19      	cmp	r2, #25
 8000b1c:	d957      	bls.n	8000bce <d_name+0x16a>
 8000b1e:	2c43      	cmp	r4, #67	; 0x43
 8000b20:	d055      	beq.n	8000bce <d_name+0x16a>
 8000b22:	2c55      	cmp	r4, #85	; 0x55
 8000b24:	d053      	beq.n	8000bce <d_name+0x16a>
 8000b26:	2c4c      	cmp	r4, #76	; 0x4c
 8000b28:	d051      	beq.n	8000bce <d_name+0x16a>
 8000b2a:	2c53      	cmp	r4, #83	; 0x53
 8000b2c:	f000 8084 	beq.w	8000c38 <d_name+0x1d4>
 8000b30:	2c49      	cmp	r4, #73	; 0x49
 8000b32:	d07a      	beq.n	8000c2a <d_name+0x1c6>
 8000b34:	2c54      	cmp	r4, #84	; 0x54
 8000b36:	f000 80b3 	beq.w	8000ca0 <d_name+0x23c>
 8000b3a:	2c45      	cmp	r4, #69	; 0x45
 8000b3c:	f000 80d8 	beq.w	8000cf0 <d_name+0x28c>
 8000b40:	2c4d      	cmp	r4, #77	; 0x4d
 8000b42:	d16d      	bne.n	8000c20 <d_name+0x1bc>
 8000b44:	2e00      	cmp	r6, #0
 8000b46:	d06b      	beq.n	8000c20 <d_name+0x1bc>
 8000b48:	1c5a      	adds	r2, r3, #1
 8000b4a:	60ea      	str	r2, [r5, #12]
 8000b4c:	785c      	ldrb	r4, [r3, #1]
 8000b4e:	4613      	mov	r3, r2
 8000b50:	e7d5      	b.n	8000afe <d_name+0x9a>
 8000b52:	f001 f87b 	bl	8001c4c <d_unqualified_name>
 8000b56:	68eb      	ldr	r3, [r5, #12]
 8000b58:	781b      	ldrb	r3, [r3, #0]
 8000b5a:	2b49      	cmp	r3, #73	; 0x49
 8000b5c:	4604      	mov	r4, r0
 8000b5e:	d003      	beq.n	8000b68 <d_name+0x104>
 8000b60:	4620      	mov	r0, r4
 8000b62:	b002      	add	sp, #8
 8000b64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000b68:	2800      	cmp	r0, #0
 8000b6a:	d099      	beq.n	8000aa0 <d_name+0x3c>
 8000b6c:	6a2b      	ldr	r3, [r5, #32]
 8000b6e:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8000b70:	4293      	cmp	r3, r2
 8000b72:	da95      	bge.n	8000aa0 <d_name+0x3c>
 8000b74:	69ea      	ldr	r2, [r5, #28]
 8000b76:	1c59      	adds	r1, r3, #1
 8000b78:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
 8000b7c:	4628      	mov	r0, r5
 8000b7e:	6229      	str	r1, [r5, #32]
 8000b80:	e79e      	b.n	8000ac0 <d_name+0x5c>
 8000b82:	3202      	adds	r2, #2
 8000b84:	4965      	ldr	r1, [pc, #404]	; (8000d1c <d_name+0x2b8>)
 8000b86:	60c2      	str	r2, [r0, #12]
 8000b88:	2203      	movs	r2, #3
 8000b8a:	f7ff fb69 	bl	8000260 <d_make_name>
 8000b8e:	4604      	mov	r4, r0
 8000b90:	4628      	mov	r0, r5
 8000b92:	f001 f85b 	bl	8001c4c <d_unqualified_name>
 8000b96:	4622      	mov	r2, r4
 8000b98:	4603      	mov	r3, r0
 8000b9a:	2101      	movs	r1, #1
 8000b9c:	4628      	mov	r0, r5
 8000b9e:	f7ff fb13 	bl	80001c8 <d_make_comp>
 8000ba2:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8000ba4:	68eb      	ldr	r3, [r5, #12]
 8000ba6:	3203      	adds	r2, #3
 8000ba8:	632a      	str	r2, [r5, #48]	; 0x30
 8000baa:	781b      	ldrb	r3, [r3, #0]
 8000bac:	2b49      	cmp	r3, #73	; 0x49
 8000bae:	4604      	mov	r4, r0
 8000bb0:	d1d6      	bne.n	8000b60 <d_name+0xfc>
 8000bb2:	2800      	cmp	r0, #0
 8000bb4:	f43f af74 	beq.w	8000aa0 <d_name+0x3c>
 8000bb8:	6a2b      	ldr	r3, [r5, #32]
 8000bba:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8000bbc:	4293      	cmp	r3, r2
 8000bbe:	f6bf af6f 	bge.w	8000aa0 <d_name+0x3c>
 8000bc2:	69ea      	ldr	r2, [r5, #28]
 8000bc4:	1c59      	adds	r1, r3, #1
 8000bc6:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
 8000bca:	6229      	str	r1, [r5, #32]
 8000bcc:	e777      	b.n	8000abe <d_name+0x5a>
 8000bce:	4628      	mov	r0, r5
 8000bd0:	f001 f83c 	bl	8001c4c <d_unqualified_name>
 8000bd4:	b1ce      	cbz	r6, 8000c0a <d_name+0x1a6>
 8000bd6:	2101      	movs	r1, #1
 8000bd8:	4632      	mov	r2, r6
 8000bda:	4603      	mov	r3, r0
 8000bdc:	4628      	mov	r0, r5
 8000bde:	f7ff faf3 	bl	80001c8 <d_make_comp>
 8000be2:	4606      	mov	r6, r0
 8000be4:	68eb      	ldr	r3, [r5, #12]
 8000be6:	2c53      	cmp	r4, #83	; 0x53
 8000be8:	781c      	ldrb	r4, [r3, #0]
 8000bea:	d088      	beq.n	8000afe <d_name+0x9a>
 8000bec:	2c45      	cmp	r4, #69	; 0x45
 8000bee:	d08c      	beq.n	8000b0a <d_name+0xa6>
 8000bf0:	b1b6      	cbz	r6, 8000c20 <d_name+0x1bc>
 8000bf2:	6a2b      	ldr	r3, [r5, #32]
 8000bf4:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8000bf6:	4293      	cmp	r3, r2
 8000bf8:	da12      	bge.n	8000c20 <d_name+0x1bc>
 8000bfa:	69ea      	ldr	r2, [r5, #28]
 8000bfc:	f842 6023 	str.w	r6, [r2, r3, lsl #2]
 8000c00:	1c5a      	adds	r2, r3, #1
 8000c02:	68eb      	ldr	r3, [r5, #12]
 8000c04:	622a      	str	r2, [r5, #32]
 8000c06:	781c      	ldrb	r4, [r3, #0]
 8000c08:	e779      	b.n	8000afe <d_name+0x9a>
 8000c0a:	4606      	mov	r6, r0
 8000c0c:	e7ea      	b.n	8000be4 <d_name+0x180>
 8000c0e:	785b      	ldrb	r3, [r3, #1]
 8000c10:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8000c14:	2b54      	cmp	r3, #84	; 0x54
 8000c16:	d1da      	bne.n	8000bce <d_name+0x16a>
 8000c18:	4628      	mov	r0, r5
 8000c1a:	f000 f883 	bl	8000d24 <d_type>
 8000c1e:	e7d9      	b.n	8000bd4 <d_name+0x170>
 8000c20:	2000      	movs	r0, #0
 8000c22:	6038      	str	r0, [r7, #0]
 8000c24:	b002      	add	sp, #8
 8000c26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000c2a:	2e00      	cmp	r6, #0
 8000c2c:	d0f8      	beq.n	8000c20 <d_name+0x1bc>
 8000c2e:	4628      	mov	r0, r5
 8000c30:	f7ff feba 	bl	80009a8 <d_template_args>
 8000c34:	2104      	movs	r1, #4
 8000c36:	e7cf      	b.n	8000bd8 <d_name+0x174>
 8000c38:	4628      	mov	r0, r5
 8000c3a:	2101      	movs	r1, #1
 8000c3c:	f7ff fbe4 	bl	8000408 <d_substitution>
 8000c40:	e7c8      	b.n	8000bd4 <d_name+0x170>
 8000c42:	1c5a      	adds	r2, r3, #1
 8000c44:	60ea      	str	r2, [r5, #12]
 8000c46:	785a      	ldrb	r2, [r3, #1]
 8000c48:	2a73      	cmp	r2, #115	; 0x73
 8000c4a:	d03d      	beq.n	8000cc8 <d_name+0x264>
 8000c4c:	2a64      	cmp	r2, #100	; 0x64
 8000c4e:	d02b      	beq.n	8000ca8 <d_name+0x244>
 8000c50:	f04f 37ff 	mov.w	r7, #4294967295
 8000c54:	4628      	mov	r0, r5
 8000c56:	f7ff ff05 	bl	8000a64 <d_name>
 8000c5a:	4604      	mov	r4, r0
 8000c5c:	b120      	cbz	r0, 8000c68 <d_name+0x204>
 8000c5e:	7803      	ldrb	r3, [r0, #0]
 8000c60:	2b44      	cmp	r3, #68	; 0x44
 8000c62:	d001      	beq.n	8000c68 <d_name+0x204>
 8000c64:	2b46      	cmp	r3, #70	; 0x46
 8000c66:	d129      	bne.n	8000cbc <d_name+0x258>
 8000c68:	1c7b      	adds	r3, r7, #1
 8000c6a:	d025      	beq.n	8000cb8 <d_name+0x254>
 8000c6c:	696b      	ldr	r3, [r5, #20]
 8000c6e:	69aa      	ldr	r2, [r5, #24]
 8000c70:	4293      	cmp	r3, r2
 8000c72:	da13      	bge.n	8000c9c <d_name+0x238>
 8000c74:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8000c78:	6929      	ldr	r1, [r5, #16]
 8000c7a:	3301      	adds	r3, #1
 8000c7c:	0092      	lsls	r2, r2, #2
 8000c7e:	616b      	str	r3, [r5, #20]
 8000c80:	188b      	adds	r3, r1, r2
 8000c82:	d003      	beq.n	8000c8c <d_name+0x228>
 8000c84:	2045      	movs	r0, #69	; 0x45
 8000c86:	5488      	strb	r0, [r1, r2]
 8000c88:	609f      	str	r7, [r3, #8]
 8000c8a:	605c      	str	r4, [r3, #4]
 8000c8c:	4628      	mov	r0, r5
 8000c8e:	4632      	mov	r2, r6
 8000c90:	2102      	movs	r1, #2
 8000c92:	f7ff fa99 	bl	80001c8 <d_make_comp>
 8000c96:	b002      	add	sp, #8
 8000c98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	e7f5      	b.n	8000c8c <d_name+0x228>
 8000ca0:	4628      	mov	r0, r5
 8000ca2:	f7ff fcd9 	bl	8000658 <d_template_param>
 8000ca6:	e795      	b.n	8000bd4 <d_name+0x170>
 8000ca8:	3302      	adds	r3, #2
 8000caa:	60eb      	str	r3, [r5, #12]
 8000cac:	4628      	mov	r0, r5
 8000cae:	f7ff fcbb 	bl	8000628 <d_compact_number>
 8000cb2:	1e07      	subs	r7, r0, #0
 8000cb4:	dace      	bge.n	8000c54 <d_name+0x1f0>
 8000cb6:	e6f3      	b.n	8000aa0 <d_name+0x3c>
 8000cb8:	4623      	mov	r3, r4
 8000cba:	e7e7      	b.n	8000c8c <d_name+0x228>
 8000cbc:	4628      	mov	r0, r5
 8000cbe:	f7ff fced 	bl	800069c <d_discriminator>
 8000cc2:	2800      	cmp	r0, #0
 8000cc4:	d1d0      	bne.n	8000c68 <d_name+0x204>
 8000cc6:	e6eb      	b.n	8000aa0 <d_name+0x3c>
 8000cc8:	3302      	adds	r3, #2
 8000cca:	60eb      	str	r3, [r5, #12]
 8000ccc:	4628      	mov	r0, r5
 8000cce:	f7ff fce5 	bl	800069c <d_discriminator>
 8000cd2:	2800      	cmp	r0, #0
 8000cd4:	f43f aee4 	beq.w	8000aa0 <d_name+0x3c>
 8000cd8:	4628      	mov	r0, r5
 8000cda:	4911      	ldr	r1, [pc, #68]	; (8000d20 <d_name+0x2bc>)
 8000cdc:	220e      	movs	r2, #14
 8000cde:	f7ff fabf 	bl	8000260 <d_make_name>
 8000ce2:	4632      	mov	r2, r6
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2102      	movs	r1, #2
 8000ce8:	4628      	mov	r0, r5
 8000cea:	f7ff fa6d 	bl	80001c8 <d_make_comp>
 8000cee:	e6f2      	b.n	8000ad6 <d_name+0x72>
 8000cf0:	603e      	str	r6, [r7, #0]
 8000cf2:	2e00      	cmp	r6, #0
 8000cf4:	f43f aed4 	beq.w	8000aa0 <d_name+0x3c>
 8000cf8:	f1b8 0f00 	cmp.w	r8, #0
 8000cfc:	d004      	beq.n	8000d08 <d_name+0x2a4>
 8000cfe:	9b01      	ldr	r3, [sp, #4]
 8000d00:	f8c8 3004 	str.w	r3, [r8, #4]
 8000d04:	f8cd 8004 	str.w	r8, [sp, #4]
 8000d08:	68eb      	ldr	r3, [r5, #12]
 8000d0a:	781a      	ldrb	r2, [r3, #0]
 8000d0c:	2a45      	cmp	r2, #69	; 0x45
 8000d0e:	f47f aec7 	bne.w	8000aa0 <d_name+0x3c>
 8000d12:	3301      	adds	r3, #1
 8000d14:	60eb      	str	r3, [r5, #12]
 8000d16:	9801      	ldr	r0, [sp, #4]
 8000d18:	e6dd      	b.n	8000ad6 <d_name+0x72>
 8000d1a:	bf00      	nop
 8000d1c:	0800ffc4 	.word	0x0800ffc4
 8000d20:	0800ffb4 	.word	0x0800ffb4

08000d24 <d_type>:
 8000d24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d26:	68c2      	ldr	r2, [r0, #12]
 8000d28:	7813      	ldrb	r3, [r2, #0]
 8000d2a:	2b72      	cmp	r3, #114	; 0x72
 8000d2c:	b083      	sub	sp, #12
 8000d2e:	4604      	mov	r4, r0
 8000d30:	d054      	beq.n	8000ddc <d_type+0xb8>
 8000d32:	2b56      	cmp	r3, #86	; 0x56
 8000d34:	d052      	beq.n	8000ddc <d_type+0xb8>
 8000d36:	2b4b      	cmp	r3, #75	; 0x4b
 8000d38:	d050      	beq.n	8000ddc <d_type+0xb8>
 8000d3a:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8000d3e:	294a      	cmp	r1, #74	; 0x4a
 8000d40:	d87d      	bhi.n	8000e3e <d_type+0x11a>
 8000d42:	e8df f011 	tbh	[pc, r1, lsl #1]
 8000d46:	00a2      	.short	0x00a2
 8000d48:	00a200a2 	.word	0x00a200a2
 8000d4c:	00a200a2 	.word	0x00a200a2
 8000d50:	00a200a2 	.word	0x00a200a2
 8000d54:	00a200a2 	.word	0x00a200a2
 8000d58:	007c00a2 	.word	0x007c00a2
 8000d5c:	007c007c 	.word	0x007c007c
 8000d60:	007c007c 	.word	0x007c007c
 8000d64:	007c007c 	.word	0x007c007c
 8000d68:	007c00a7 	.word	0x007c00a7
 8000d6c:	00ff00cf 	.word	0x00ff00cf
 8000d70:	00dc007c 	.word	0x00dc007c
 8000d74:	007c00f2 	.word	0x007c00f2
 8000d78:	007c007c 	.word	0x007c007c
 8000d7c:	007c007c 	.word	0x007c007c
 8000d80:	00a20171 	.word	0x00a20171
 8000d84:	01a701c1 	.word	0x01a701c1
 8000d88:	01b4007c 	.word	0x01b4007c
 8000d8c:	01ef01ce 	.word	0x01ef01ce
 8000d90:	007c0207 	.word	0x007c0207
 8000d94:	007c007c 	.word	0x007c007c
 8000d98:	00a2007c 	.word	0x00a2007c
 8000d9c:	007c007c 	.word	0x007c007c
 8000da0:	007c007c 	.word	0x007c007c
 8000da4:	007c007c 	.word	0x007c007c
 8000da8:	02180218 	.word	0x02180218
 8000dac:	02180218 	.word	0x02180218
 8000db0:	02180218 	.word	0x02180218
 8000db4:	02180218 	.word	0x02180218
 8000db8:	02180218 	.word	0x02180218
 8000dbc:	0218007c 	.word	0x0218007c
 8000dc0:	02180218 	.word	0x02180218
 8000dc4:	007c0218 	.word	0x007c0218
 8000dc8:	007c007c 	.word	0x007c007c
 8000dcc:	02180218 	.word	0x02180218
 8000dd0:	02180089 	.word	0x02180089
 8000dd4:	02180218 	.word	0x02180218
 8000dd8:	02180218 	.word	0x02180218
 8000ddc:	4620      	mov	r0, r4
 8000dde:	a901      	add	r1, sp, #4
 8000de0:	2200      	movs	r2, #0
 8000de2:	f7ff fa57 	bl	8000294 <d_cv_qualifiers>
 8000de6:	4605      	mov	r5, r0
 8000de8:	b348      	cbz	r0, 8000e3e <d_type+0x11a>
 8000dea:	4620      	mov	r0, r4
 8000dec:	f7ff ff9a 	bl	8000d24 <d_type>
 8000df0:	6028      	str	r0, [r5, #0]
 8000df2:	b320      	cbz	r0, 8000e3e <d_type+0x11a>
 8000df4:	7802      	ldrb	r2, [r0, #0]
 8000df6:	3a1f      	subs	r2, #31
 8000df8:	2a01      	cmp	r2, #1
 8000dfa:	d923      	bls.n	8000e44 <d_type+0x120>
 8000dfc:	9a01      	ldr	r2, [sp, #4]
 8000dfe:	b1f2      	cbz	r2, 8000e3e <d_type+0x11a>
 8000e00:	6a23      	ldr	r3, [r4, #32]
 8000e02:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8000e04:	428b      	cmp	r3, r1
 8000e06:	da1a      	bge.n	8000e3e <d_type+0x11a>
 8000e08:	69e1      	ldr	r1, [r4, #28]
 8000e0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000e0e:	9801      	ldr	r0, [sp, #4]
 8000e10:	1c5d      	adds	r5, r3, #1
 8000e12:	6225      	str	r5, [r4, #32]
 8000e14:	b003      	add	sp, #12
 8000e16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e18:	4620      	mov	r0, r4
 8000e1a:	f001 f855 	bl	8001ec8 <d_expression>
 8000e1e:	2141      	movs	r1, #65	; 0x41
 8000e20:	4602      	mov	r2, r0
 8000e22:	2300      	movs	r3, #0
 8000e24:	4620      	mov	r0, r4
 8000e26:	f7ff f9cf 	bl	80001c8 <d_make_comp>
 8000e2a:	9001      	str	r0, [sp, #4]
 8000e2c:	b138      	cbz	r0, 8000e3e <d_type+0x11a>
 8000e2e:	68e3      	ldr	r3, [r4, #12]
 8000e30:	781a      	ldrb	r2, [r3, #0]
 8000e32:	b122      	cbz	r2, 8000e3e <d_type+0x11a>
 8000e34:	1c5a      	adds	r2, r3, #1
 8000e36:	60e2      	str	r2, [r4, #12]
 8000e38:	781b      	ldrb	r3, [r3, #0]
 8000e3a:	2b45      	cmp	r3, #69	; 0x45
 8000e3c:	d01a      	beq.n	8000e74 <d_type+0x150>
 8000e3e:	2000      	movs	r0, #0
 8000e40:	b003      	add	sp, #12
 8000e42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e44:	9a01      	ldr	r2, [sp, #4]
 8000e46:	6841      	ldr	r1, [r0, #4]
 8000e48:	6042      	str	r2, [r0, #4]
 8000e4a:	682b      	ldr	r3, [r5, #0]
 8000e4c:	9301      	str	r3, [sp, #4]
 8000e4e:	6029      	str	r1, [r5, #0]
 8000e50:	9a01      	ldr	r2, [sp, #4]
 8000e52:	2a00      	cmp	r2, #0
 8000e54:	d1d4      	bne.n	8000e00 <d_type+0xdc>
 8000e56:	e7f2      	b.n	8000e3e <d_type+0x11a>
 8000e58:	3201      	adds	r2, #1
 8000e5a:	60e2      	str	r2, [r4, #12]
 8000e5c:	4620      	mov	r0, r4
 8000e5e:	f7ff fc2d 	bl	80006bc <d_source_name>
 8000e62:	2128      	movs	r1, #40	; 0x28
 8000e64:	4602      	mov	r2, r0
 8000e66:	2300      	movs	r3, #0
 8000e68:	4620      	mov	r0, r4
 8000e6a:	f7ff f9ad 	bl	80001c8 <d_make_comp>
 8000e6e:	9001      	str	r0, [sp, #4]
 8000e70:	2800      	cmp	r0, #0
 8000e72:	d0e4      	beq.n	8000e3e <d_type+0x11a>
 8000e74:	6a23      	ldr	r3, [r4, #32]
 8000e76:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000e78:	4293      	cmp	r3, r2
 8000e7a:	dae0      	bge.n	8000e3e <d_type+0x11a>
 8000e7c:	69e2      	ldr	r2, [r4, #28]
 8000e7e:	1c59      	adds	r1, r3, #1
 8000e80:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
 8000e84:	9801      	ldr	r0, [sp, #4]
 8000e86:	6221      	str	r1, [r4, #32]
 8000e88:	e7da      	b.n	8000e40 <d_type+0x11c>
 8000e8a:	4620      	mov	r0, r4
 8000e8c:	f7ff fdea 	bl	8000a64 <d_name>
 8000e90:	9001      	str	r0, [sp, #4]
 8000e92:	e7ed      	b.n	8000e70 <d_type+0x14c>
 8000e94:	1c51      	adds	r1, r2, #1
 8000e96:	60e1      	str	r1, [r4, #12]
 8000e98:	7853      	ldrb	r3, [r2, #1]
 8000e9a:	2b5f      	cmp	r3, #95	; 0x5f
 8000e9c:	f000 8279 	beq.w	8001392 <d_type+0x66e>
 8000ea0:	3b30      	subs	r3, #48	; 0x30
 8000ea2:	2b09      	cmp	r3, #9
 8000ea4:	f200 827e 	bhi.w	80013a4 <d_type+0x680>
 8000ea8:	460a      	mov	r2, r1
 8000eaa:	3201      	adds	r2, #1
 8000eac:	60e2      	str	r2, [r4, #12]
 8000eae:	7813      	ldrb	r3, [r2, #0]
 8000eb0:	3b30      	subs	r3, #48	; 0x30
 8000eb2:	2b09      	cmp	r3, #9
 8000eb4:	d9f9      	bls.n	8000eaa <d_type+0x186>
 8000eb6:	1a52      	subs	r2, r2, r1
 8000eb8:	4620      	mov	r0, r4
 8000eba:	f7ff f9d1 	bl	8000260 <d_make_name>
 8000ebe:	4605      	mov	r5, r0
 8000ec0:	2800      	cmp	r0, #0
 8000ec2:	d030      	beq.n	8000f26 <d_type+0x202>
 8000ec4:	68e1      	ldr	r1, [r4, #12]
 8000ec6:	780b      	ldrb	r3, [r1, #0]
 8000ec8:	2b5f      	cmp	r3, #95	; 0x5f
 8000eca:	d12c      	bne.n	8000f26 <d_type+0x202>
 8000ecc:	3101      	adds	r1, #1
 8000ece:	60e1      	str	r1, [r4, #12]
 8000ed0:	4620      	mov	r0, r4
 8000ed2:	f7ff ff27 	bl	8000d24 <d_type>
 8000ed6:	462a      	mov	r2, r5
 8000ed8:	4603      	mov	r3, r0
 8000eda:	212a      	movs	r1, #42	; 0x2a
 8000edc:	4620      	mov	r0, r4
 8000ede:	f7ff f973 	bl	80001c8 <d_make_comp>
 8000ee2:	e7d5      	b.n	8000e90 <d_type+0x16c>
 8000ee4:	3201      	adds	r2, #1
 8000ee6:	60e2      	str	r2, [r4, #12]
 8000ee8:	4620      	mov	r0, r4
 8000eea:	f7ff ff1b 	bl	8000d24 <d_type>
 8000eee:	2125      	movs	r1, #37	; 0x25
 8000ef0:	4602      	mov	r2, r0
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	4620      	mov	r0, r4
 8000ef6:	f7ff f967 	bl	80001c8 <d_make_comp>
 8000efa:	9001      	str	r0, [sp, #4]
 8000efc:	e7b8      	b.n	8000e70 <d_type+0x14c>
 8000efe:	1c53      	adds	r3, r2, #1
 8000f00:	60e3      	str	r3, [r4, #12]
 8000f02:	7853      	ldrb	r3, [r2, #1]
 8000f04:	2b59      	cmp	r3, #89	; 0x59
 8000f06:	bf04      	itt	eq
 8000f08:	3202      	addeq	r2, #2
 8000f0a:	60e2      	streq	r2, [r4, #12]
 8000f0c:	2101      	movs	r1, #1
 8000f0e:	4620      	mov	r0, r4
 8000f10:	f000 fad0 	bl	80014b4 <d_bare_function_type>
 8000f14:	4601      	mov	r1, r0
 8000f16:	4620      	mov	r0, r4
 8000f18:	f7ff fa16 	bl	8000348 <d_ref_qualifier>
 8000f1c:	68e3      	ldr	r3, [r4, #12]
 8000f1e:	781a      	ldrb	r2, [r3, #0]
 8000f20:	2a45      	cmp	r2, #69	; 0x45
 8000f22:	f000 823c 	beq.w	800139e <d_type+0x67a>
 8000f26:	2000      	movs	r0, #0
 8000f28:	e7b2      	b.n	8000e90 <d_type+0x16c>
 8000f2a:	3201      	adds	r2, #1
 8000f2c:	60e2      	str	r2, [r4, #12]
 8000f2e:	4620      	mov	r0, r4
 8000f30:	f7ff fef8 	bl	8000d24 <d_type>
 8000f34:	2126      	movs	r1, #38	; 0x26
 8000f36:	4602      	mov	r2, r0
 8000f38:	2300      	movs	r3, #0
 8000f3a:	4620      	mov	r0, r4
 8000f3c:	f7ff f944 	bl	80001c8 <d_make_comp>
 8000f40:	9001      	str	r0, [sp, #4]
 8000f42:	e795      	b.n	8000e70 <d_type+0x14c>
 8000f44:	1c53      	adds	r3, r2, #1
 8000f46:	60e3      	str	r3, [r4, #12]
 8000f48:	7853      	ldrb	r3, [r2, #1]
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	f43f af77 	beq.w	8000e3e <d_type+0x11a>
 8000f50:	1c93      	adds	r3, r2, #2
 8000f52:	60e3      	str	r3, [r4, #12]
 8000f54:	7853      	ldrb	r3, [r2, #1]
 8000f56:	3b46      	subs	r3, #70	; 0x46
 8000f58:	2b30      	cmp	r3, #48	; 0x30
 8000f5a:	f63f af70 	bhi.w	8000e3e <d_type+0x11a>
 8000f5e:	a101      	add	r1, pc, #4	; (adr r1, 8000f64 <d_type+0x240>)
 8000f60:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8000f64:	0800127d 	.word	0x0800127d
 8000f68:	08000e3f 	.word	0x08000e3f
 8000f6c:	08000e3f 	.word	0x08000e3f
 8000f70:	08000e3f 	.word	0x08000e3f
 8000f74:	08000e3f 	.word	0x08000e3f
 8000f78:	08000e3f 	.word	0x08000e3f
 8000f7c:	08000e3f 	.word	0x08000e3f
 8000f80:	08000e3f 	.word	0x08000e3f
 8000f84:	08000e3f 	.word	0x08000e3f
 8000f88:	08000e3f 	.word	0x08000e3f
 8000f8c:	08000e3f 	.word	0x08000e3f
 8000f90:	08000e3f 	.word	0x08000e3f
 8000f94:	08000e3f 	.word	0x08000e3f
 8000f98:	08000e3f 	.word	0x08000e3f
 8000f9c:	08000e19 	.word	0x08000e19
 8000fa0:	08000e3f 	.word	0x08000e3f
 8000fa4:	08000e3f 	.word	0x08000e3f
 8000fa8:	08000e3f 	.word	0x08000e3f
 8000fac:	08000e3f 	.word	0x08000e3f
 8000fb0:	08000e3f 	.word	0x08000e3f
 8000fb4:	08000e3f 	.word	0x08000e3f
 8000fb8:	08000e3f 	.word	0x08000e3f
 8000fbc:	08000e3f 	.word	0x08000e3f
 8000fc0:	08000e3f 	.word	0x08000e3f
 8000fc4:	08000e3f 	.word	0x08000e3f
 8000fc8:	08000e3f 	.word	0x08000e3f
 8000fcc:	08000e3f 	.word	0x08000e3f
 8000fd0:	08001271 	.word	0x08001271
 8000fd4:	08000e3f 	.word	0x08000e3f
 8000fd8:	08000e3f 	.word	0x08000e3f
 8000fdc:	08001249 	.word	0x08001249
 8000fe0:	08001221 	.word	0x08001221
 8000fe4:	080011f9 	.word	0x080011f9
 8000fe8:	08000e3f 	.word	0x08000e3f
 8000fec:	080011d1 	.word	0x080011d1
 8000ff0:	080011a1 	.word	0x080011a1
 8000ff4:	08000e3f 	.word	0x08000e3f
 8000ff8:	08000e3f 	.word	0x08000e3f
 8000ffc:	08000e3f 	.word	0x08000e3f
 8001000:	08000e3f 	.word	0x08000e3f
 8001004:	08001355 	.word	0x08001355
 8001008:	08000e3f 	.word	0x08000e3f
 800100c:	0800133f 	.word	0x0800133f
 8001010:	08000e3f 	.word	0x08000e3f
 8001014:	08000e3f 	.word	0x08000e3f
 8001018:	0800131b 	.word	0x0800131b
 800101c:	08000e19 	.word	0x08000e19
 8001020:	08000e3f 	.word	0x08000e3f
 8001024:	080012e3 	.word	0x080012e3
 8001028:	3201      	adds	r2, #1
 800102a:	60e2      	str	r2, [r4, #12]
 800102c:	4620      	mov	r0, r4
 800102e:	f7ff fe79 	bl	8000d24 <d_type>
 8001032:	ae01      	add	r6, sp, #4
 8001034:	4607      	mov	r7, r0
 8001036:	4631      	mov	r1, r6
 8001038:	4620      	mov	r0, r4
 800103a:	2201      	movs	r2, #1
 800103c:	f7ff f92a 	bl	8000294 <d_cv_qualifiers>
 8001040:	4605      	mov	r5, r0
 8001042:	2800      	cmp	r0, #0
 8001044:	f43f af6f 	beq.w	8000f26 <d_type+0x202>
 8001048:	4620      	mov	r0, r4
 800104a:	f7ff fe6b 	bl	8000d24 <d_type>
 800104e:	6028      	str	r0, [r5, #0]
 8001050:	2800      	cmp	r0, #0
 8001052:	f43f af68 	beq.w	8000f26 <d_type+0x202>
 8001056:	42b5      	cmp	r5, r6
 8001058:	d015      	beq.n	8001086 <d_type+0x362>
 800105a:	7801      	ldrb	r1, [r0, #0]
 800105c:	f1a1 021f 	sub.w	r2, r1, #31
 8001060:	2a01      	cmp	r2, #1
 8001062:	f240 81a7 	bls.w	80013b4 <d_type+0x690>
 8001066:	2929      	cmp	r1, #41	; 0x29
 8001068:	d00d      	beq.n	8001086 <d_type+0x362>
 800106a:	9a01      	ldr	r2, [sp, #4]
 800106c:	2a00      	cmp	r2, #0
 800106e:	f43f af5a 	beq.w	8000f26 <d_type+0x202>
 8001072:	6a23      	ldr	r3, [r4, #32]
 8001074:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001076:	428b      	cmp	r3, r1
 8001078:	f6bf af55 	bge.w	8000f26 <d_type+0x202>
 800107c:	69e1      	ldr	r1, [r4, #28]
 800107e:	1c58      	adds	r0, r3, #1
 8001080:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001084:	6220      	str	r0, [r4, #32]
 8001086:	463a      	mov	r2, r7
 8001088:	4620      	mov	r0, r4
 800108a:	212b      	movs	r1, #43	; 0x2b
 800108c:	9b01      	ldr	r3, [sp, #4]
 800108e:	f7ff f89b 	bl	80001c8 <d_make_comp>
 8001092:	e6fd      	b.n	8000e90 <d_type+0x16c>
 8001094:	3201      	adds	r2, #1
 8001096:	60e2      	str	r2, [r4, #12]
 8001098:	4620      	mov	r0, r4
 800109a:	f7ff fe43 	bl	8000d24 <d_type>
 800109e:	2122      	movs	r1, #34	; 0x22
 80010a0:	4602      	mov	r2, r0
 80010a2:	2300      	movs	r3, #0
 80010a4:	4620      	mov	r0, r4
 80010a6:	f7ff f88f 	bl	80001c8 <d_make_comp>
 80010aa:	9001      	str	r0, [sp, #4]
 80010ac:	e6e0      	b.n	8000e70 <d_type+0x14c>
 80010ae:	3201      	adds	r2, #1
 80010b0:	60e2      	str	r2, [r4, #12]
 80010b2:	4620      	mov	r0, r4
 80010b4:	f7ff fe36 	bl	8000d24 <d_type>
 80010b8:	2123      	movs	r1, #35	; 0x23
 80010ba:	4602      	mov	r2, r0
 80010bc:	2300      	movs	r3, #0
 80010be:	4620      	mov	r0, r4
 80010c0:	f7ff f882 	bl	80001c8 <d_make_comp>
 80010c4:	9001      	str	r0, [sp, #4]
 80010c6:	e6d3      	b.n	8000e70 <d_type+0x14c>
 80010c8:	3201      	adds	r2, #1
 80010ca:	60e2      	str	r2, [r4, #12]
 80010cc:	4620      	mov	r0, r4
 80010ce:	f7ff fe29 	bl	8000d24 <d_type>
 80010d2:	2124      	movs	r1, #36	; 0x24
 80010d4:	4602      	mov	r2, r0
 80010d6:	2300      	movs	r3, #0
 80010d8:	4620      	mov	r0, r4
 80010da:	f7ff f875 	bl	80001c8 <d_make_comp>
 80010de:	9001      	str	r0, [sp, #4]
 80010e0:	e6c6      	b.n	8000e70 <d_type+0x14c>
 80010e2:	7853      	ldrb	r3, [r2, #1]
 80010e4:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80010e8:	2a09      	cmp	r2, #9
 80010ea:	d905      	bls.n	80010f8 <d_type+0x3d4>
 80010ec:	2b5f      	cmp	r3, #95	; 0x5f
 80010ee:	d003      	beq.n	80010f8 <d_type+0x3d4>
 80010f0:	3b41      	subs	r3, #65	; 0x41
 80010f2:	2b19      	cmp	r3, #25
 80010f4:	f200 8166 	bhi.w	80013c4 <d_type+0x6a0>
 80010f8:	4620      	mov	r0, r4
 80010fa:	2100      	movs	r1, #0
 80010fc:	f7ff f984 	bl	8000408 <d_substitution>
 8001100:	68e3      	ldr	r3, [r4, #12]
 8001102:	9001      	str	r0, [sp, #4]
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	2b49      	cmp	r3, #73	; 0x49
 8001108:	4605      	mov	r5, r0
 800110a:	f47f ae99 	bne.w	8000e40 <d_type+0x11c>
 800110e:	4620      	mov	r0, r4
 8001110:	f7ff fc4a 	bl	80009a8 <d_template_args>
 8001114:	462a      	mov	r2, r5
 8001116:	4603      	mov	r3, r0
 8001118:	2104      	movs	r1, #4
 800111a:	4620      	mov	r0, r4
 800111c:	f7ff f854 	bl	80001c8 <d_make_comp>
 8001120:	9001      	str	r0, [sp, #4]
 8001122:	e6a5      	b.n	8000e70 <d_type+0x14c>
 8001124:	4620      	mov	r0, r4
 8001126:	f7ff fa97 	bl	8000658 <d_template_param>
 800112a:	68e3      	ldr	r3, [r4, #12]
 800112c:	9001      	str	r0, [sp, #4]
 800112e:	781b      	ldrb	r3, [r3, #0]
 8001130:	2b49      	cmp	r3, #73	; 0x49
 8001132:	f47f ae9d 	bne.w	8000e70 <d_type+0x14c>
 8001136:	2800      	cmp	r0, #0
 8001138:	f43f ae81 	beq.w	8000e3e <d_type+0x11a>
 800113c:	6a23      	ldr	r3, [r4, #32]
 800113e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001140:	4293      	cmp	r3, r2
 8001142:	f6bf ae7c 	bge.w	8000e3e <d_type+0x11a>
 8001146:	69e2      	ldr	r2, [r4, #28]
 8001148:	1c59      	adds	r1, r3, #1
 800114a:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
 800114e:	9d01      	ldr	r5, [sp, #4]
 8001150:	6221      	str	r1, [r4, #32]
 8001152:	e7dc      	b.n	800110e <d_type+0x3ea>
 8001154:	3201      	adds	r2, #1
 8001156:	60e2      	str	r2, [r4, #12]
 8001158:	4620      	mov	r0, r4
 800115a:	f7ff faaf 	bl	80006bc <d_source_name>
 800115e:	9001      	str	r0, [sp, #4]
 8001160:	4620      	mov	r0, r4
 8001162:	f7ff fddf 	bl	8000d24 <d_type>
 8001166:	2121      	movs	r1, #33	; 0x21
 8001168:	4602      	mov	r2, r0
 800116a:	9b01      	ldr	r3, [sp, #4]
 800116c:	4620      	mov	r0, r4
 800116e:	f7ff f82b 	bl	80001c8 <d_make_comp>
 8001172:	9001      	str	r0, [sp, #4]
 8001174:	e67c      	b.n	8000e70 <d_type+0x14c>
 8001176:	6961      	ldr	r1, [r4, #20]
 8001178:	69a0      	ldr	r0, [r4, #24]
 800117a:	4da3      	ldr	r5, [pc, #652]	; (8001408 <d_type+0x6e4>)
 800117c:	3b61      	subs	r3, #97	; 0x61
 800117e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001182:	4281      	cmp	r1, r0
 8001184:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8001188:	f2c0 80f6 	blt.w	8001378 <d_type+0x654>
 800118c:	2300      	movs	r3, #0
 800118e:	4618      	mov	r0, r3
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	6859      	ldr	r1, [r3, #4]
 8001194:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001196:	3201      	adds	r2, #1
 8001198:	440b      	add	r3, r1
 800119a:	60e2      	str	r2, [r4, #12]
 800119c:	6323      	str	r3, [r4, #48]	; 0x30
 800119e:	e64f      	b.n	8000e40 <d_type+0x11c>
 80011a0:	6963      	ldr	r3, [r4, #20]
 80011a2:	69a2      	ldr	r2, [r4, #24]
 80011a4:	4293      	cmp	r3, r2
 80011a6:	f280 80f6 	bge.w	8001396 <d_type+0x672>
 80011aa:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 80011ae:	6921      	ldr	r1, [r4, #16]
 80011b0:	0092      	lsls	r2, r2, #2
 80011b2:	3301      	adds	r3, #1
 80011b4:	1888      	adds	r0, r1, r2
 80011b6:	6163      	str	r3, [r4, #20]
 80011b8:	f000 8121 	beq.w	80013fe <d_type+0x6da>
 80011bc:	4d93      	ldr	r5, [pc, #588]	; (800140c <d_type+0x6e8>)
 80011be:	2327      	movs	r3, #39	; 0x27
 80011c0:	548b      	strb	r3, [r1, r2]
 80011c2:	462b      	mov	r3, r5
 80011c4:	6045      	str	r5, [r0, #4]
 80011c6:	685a      	ldr	r2, [r3, #4]
 80011c8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80011ca:	4413      	add	r3, r2
 80011cc:	6323      	str	r3, [r4, #48]	; 0x30
 80011ce:	e637      	b.n	8000e40 <d_type+0x11c>
 80011d0:	6963      	ldr	r3, [r4, #20]
 80011d2:	69a2      	ldr	r2, [r4, #24]
 80011d4:	4293      	cmp	r3, r2
 80011d6:	f280 80de 	bge.w	8001396 <d_type+0x672>
 80011da:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 80011de:	6921      	ldr	r1, [r4, #16]
 80011e0:	0092      	lsls	r2, r2, #2
 80011e2:	3301      	adds	r3, #1
 80011e4:	1888      	adds	r0, r1, r2
 80011e6:	6163      	str	r3, [r4, #20]
 80011e8:	f000 8109 	beq.w	80013fe <d_type+0x6da>
 80011ec:	4d88      	ldr	r5, [pc, #544]	; (8001410 <d_type+0x6ec>)
 80011ee:	2327      	movs	r3, #39	; 0x27
 80011f0:	548b      	strb	r3, [r1, r2]
 80011f2:	462b      	mov	r3, r5
 80011f4:	6045      	str	r5, [r0, #4]
 80011f6:	e7e6      	b.n	80011c6 <d_type+0x4a2>
 80011f8:	6963      	ldr	r3, [r4, #20]
 80011fa:	69a2      	ldr	r2, [r4, #24]
 80011fc:	4293      	cmp	r3, r2
 80011fe:	f280 80ca 	bge.w	8001396 <d_type+0x672>
 8001202:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8001206:	6921      	ldr	r1, [r4, #16]
 8001208:	0092      	lsls	r2, r2, #2
 800120a:	3301      	adds	r3, #1
 800120c:	1888      	adds	r0, r1, r2
 800120e:	6163      	str	r3, [r4, #20]
 8001210:	f000 80f5 	beq.w	80013fe <d_type+0x6da>
 8001214:	4d7f      	ldr	r5, [pc, #508]	; (8001414 <d_type+0x6f0>)
 8001216:	2327      	movs	r3, #39	; 0x27
 8001218:	548b      	strb	r3, [r1, r2]
 800121a:	462b      	mov	r3, r5
 800121c:	6045      	str	r5, [r0, #4]
 800121e:	e7d2      	b.n	80011c6 <d_type+0x4a2>
 8001220:	6963      	ldr	r3, [r4, #20]
 8001222:	69a2      	ldr	r2, [r4, #24]
 8001224:	4293      	cmp	r3, r2
 8001226:	f280 80b6 	bge.w	8001396 <d_type+0x672>
 800122a:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800122e:	6921      	ldr	r1, [r4, #16]
 8001230:	0092      	lsls	r2, r2, #2
 8001232:	3301      	adds	r3, #1
 8001234:	1888      	adds	r0, r1, r2
 8001236:	6163      	str	r3, [r4, #20]
 8001238:	f000 80e1 	beq.w	80013fe <d_type+0x6da>
 800123c:	4d76      	ldr	r5, [pc, #472]	; (8001418 <d_type+0x6f4>)
 800123e:	2327      	movs	r3, #39	; 0x27
 8001240:	548b      	strb	r3, [r1, r2]
 8001242:	462b      	mov	r3, r5
 8001244:	6045      	str	r5, [r0, #4]
 8001246:	e7be      	b.n	80011c6 <d_type+0x4a2>
 8001248:	6963      	ldr	r3, [r4, #20]
 800124a:	69a2      	ldr	r2, [r4, #24]
 800124c:	4293      	cmp	r3, r2
 800124e:	f280 80a2 	bge.w	8001396 <d_type+0x672>
 8001252:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8001256:	6921      	ldr	r1, [r4, #16]
 8001258:	0092      	lsls	r2, r2, #2
 800125a:	3301      	adds	r3, #1
 800125c:	1888      	adds	r0, r1, r2
 800125e:	6163      	str	r3, [r4, #20]
 8001260:	f000 80cd 	beq.w	80013fe <d_type+0x6da>
 8001264:	4d6d      	ldr	r5, [pc, #436]	; (800141c <d_type+0x6f8>)
 8001266:	2327      	movs	r3, #39	; 0x27
 8001268:	548b      	strb	r3, [r1, r2]
 800126a:	462b      	mov	r3, r5
 800126c:	6045      	str	r5, [r0, #4]
 800126e:	e7aa      	b.n	80011c6 <d_type+0x4a2>
 8001270:	4620      	mov	r0, r4
 8001272:	496b      	ldr	r1, [pc, #428]	; (8001420 <d_type+0x6fc>)
 8001274:	2204      	movs	r2, #4
 8001276:	f7fe fff3 	bl	8000260 <d_make_name>
 800127a:	e5e1      	b.n	8000e40 <d_type+0x11c>
 800127c:	6963      	ldr	r3, [r4, #20]
 800127e:	69a1      	ldr	r1, [r4, #24]
 8001280:	428b      	cmp	r3, r1
 8001282:	f280 80ab 	bge.w	80013dc <d_type+0x6b8>
 8001286:	6921      	ldr	r1, [r4, #16]
 8001288:	eb03 0543 	add.w	r5, r3, r3, lsl #1
 800128c:	3301      	adds	r3, #1
 800128e:	eb01 0585 	add.w	r5, r1, r5, lsl #2
 8001292:	6163      	str	r3, [r4, #20]
 8001294:	232c      	movs	r3, #44	; 0x2c
 8001296:	9501      	str	r5, [sp, #4]
 8001298:	702b      	strb	r3, [r5, #0]
 800129a:	7893      	ldrb	r3, [r2, #2]
 800129c:	3b30      	subs	r3, #48	; 0x30
 800129e:	2b09      	cmp	r3, #9
 80012a0:	bf8c      	ite	hi
 80012a2:	2300      	movhi	r3, #0
 80012a4:	2301      	movls	r3, #1
 80012a6:	812b      	strh	r3, [r5, #8]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	f040 8099 	bne.w	80013e0 <d_type+0x6bc>
 80012ae:	4620      	mov	r0, r4
 80012b0:	f7ff fd38 	bl	8000d24 <d_type>
 80012b4:	6068      	str	r0, [r5, #4]
 80012b6:	9b01      	ldr	r3, [sp, #4]
 80012b8:	685b      	ldr	r3, [r3, #4]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	f43f adbf 	beq.w	8000e3e <d_type+0x11a>
 80012c0:	f104 000c 	add.w	r0, r4, #12
 80012c4:	f7ff f96e 	bl	80005a4 <d_number.isra.0>
 80012c8:	68e3      	ldr	r3, [r4, #12]
 80012ca:	781a      	ldrb	r2, [r3, #0]
 80012cc:	b132      	cbz	r2, 80012dc <d_type+0x5b8>
 80012ce:	1c5a      	adds	r2, r3, #1
 80012d0:	60e2      	str	r2, [r4, #12]
 80012d2:	781a      	ldrb	r2, [r3, #0]
 80012d4:	f1b2 0373 	subs.w	r3, r2, #115	; 0x73
 80012d8:	425a      	negs	r2, r3
 80012da:	415a      	adcs	r2, r3
 80012dc:	9801      	ldr	r0, [sp, #4]
 80012de:	8142      	strh	r2, [r0, #10]
 80012e0:	e5ae      	b.n	8000e40 <d_type+0x11c>
 80012e2:	7893      	ldrb	r3, [r2, #2]
 80012e4:	2b5f      	cmp	r3, #95	; 0x5f
 80012e6:	f000 8081 	beq.w	80013ec <d_type+0x6c8>
 80012ea:	4620      	mov	r0, r4
 80012ec:	f7ff f980 	bl	80005f0 <d_number_component>
 80012f0:	4605      	mov	r5, r0
 80012f2:	2d00      	cmp	r5, #0
 80012f4:	f000 8081 	beq.w	80013fa <d_type+0x6d6>
 80012f8:	68e3      	ldr	r3, [r4, #12]
 80012fa:	781a      	ldrb	r2, [r3, #0]
 80012fc:	2a5f      	cmp	r2, #95	; 0x5f
 80012fe:	f47f ae12 	bne.w	8000f26 <d_type+0x202>
 8001302:	3301      	adds	r3, #1
 8001304:	60e3      	str	r3, [r4, #12]
 8001306:	4620      	mov	r0, r4
 8001308:	f7ff fd0c 	bl	8000d24 <d_type>
 800130c:	462a      	mov	r2, r5
 800130e:	4603      	mov	r3, r0
 8001310:	212d      	movs	r1, #45	; 0x2d
 8001312:	4620      	mov	r0, r4
 8001314:	f7fe ff58 	bl	80001c8 <d_make_comp>
 8001318:	e5ba      	b.n	8000e90 <d_type+0x16c>
 800131a:	6963      	ldr	r3, [r4, #20]
 800131c:	69a2      	ldr	r2, [r4, #24]
 800131e:	4293      	cmp	r3, r2
 8001320:	da39      	bge.n	8001396 <d_type+0x672>
 8001322:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8001326:	6921      	ldr	r1, [r4, #16]
 8001328:	0092      	lsls	r2, r2, #2
 800132a:	3301      	adds	r3, #1
 800132c:	1888      	adds	r0, r1, r2
 800132e:	6163      	str	r3, [r4, #20]
 8001330:	d065      	beq.n	80013fe <d_type+0x6da>
 8001332:	4d3c      	ldr	r5, [pc, #240]	; (8001424 <d_type+0x700>)
 8001334:	2327      	movs	r3, #39	; 0x27
 8001336:	548b      	strb	r3, [r1, r2]
 8001338:	462b      	mov	r3, r5
 800133a:	6045      	str	r5, [r0, #4]
 800133c:	e743      	b.n	80011c6 <d_type+0x4a2>
 800133e:	4620      	mov	r0, r4
 8001340:	f7ff fcf0 	bl	8000d24 <d_type>
 8001344:	2149      	movs	r1, #73	; 0x49
 8001346:	4602      	mov	r2, r0
 8001348:	2300      	movs	r3, #0
 800134a:	4620      	mov	r0, r4
 800134c:	f7fe ff3c 	bl	80001c8 <d_make_comp>
 8001350:	9001      	str	r0, [sp, #4]
 8001352:	e58d      	b.n	8000e70 <d_type+0x14c>
 8001354:	6963      	ldr	r3, [r4, #20]
 8001356:	69a2      	ldr	r2, [r4, #24]
 8001358:	4293      	cmp	r3, r2
 800135a:	da1c      	bge.n	8001396 <d_type+0x672>
 800135c:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8001360:	6921      	ldr	r1, [r4, #16]
 8001362:	0092      	lsls	r2, r2, #2
 8001364:	3301      	adds	r3, #1
 8001366:	1888      	adds	r0, r1, r2
 8001368:	6163      	str	r3, [r4, #20]
 800136a:	d048      	beq.n	80013fe <d_type+0x6da>
 800136c:	4d2e      	ldr	r5, [pc, #184]	; (8001428 <d_type+0x704>)
 800136e:	2327      	movs	r3, #39	; 0x27
 8001370:	548b      	strb	r3, [r1, r2]
 8001372:	462b      	mov	r3, r5
 8001374:	6045      	str	r5, [r0, #4]
 8001376:	e726      	b.n	80011c6 <d_type+0x4a2>
 8001378:	eb01 0041 	add.w	r0, r1, r1, lsl #1
 800137c:	6925      	ldr	r5, [r4, #16]
 800137e:	3101      	adds	r1, #1
 8001380:	0080      	lsls	r0, r0, #2
 8001382:	6161      	str	r1, [r4, #20]
 8001384:	1829      	adds	r1, r5, r0
 8001386:	d03c      	beq.n	8001402 <d_type+0x6de>
 8001388:	2627      	movs	r6, #39	; 0x27
 800138a:	542e      	strb	r6, [r5, r0]
 800138c:	4608      	mov	r0, r1
 800138e:	604b      	str	r3, [r1, #4]
 8001390:	e6ff      	b.n	8001192 <d_type+0x46e>
 8001392:	2500      	movs	r5, #0
 8001394:	e59a      	b.n	8000ecc <d_type+0x1a8>
 8001396:	2300      	movs	r3, #0
 8001398:	4618      	mov	r0, r3
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	e713      	b.n	80011c6 <d_type+0x4a2>
 800139e:	3301      	adds	r3, #1
 80013a0:	60e3      	str	r3, [r4, #12]
 80013a2:	e575      	b.n	8000e90 <d_type+0x16c>
 80013a4:	4620      	mov	r0, r4
 80013a6:	f000 fd8f 	bl	8001ec8 <d_expression>
 80013aa:	4605      	mov	r5, r0
 80013ac:	2800      	cmp	r0, #0
 80013ae:	f47f ad89 	bne.w	8000ec4 <d_type+0x1a0>
 80013b2:	e5b8      	b.n	8000f26 <d_type+0x202>
 80013b4:	9901      	ldr	r1, [sp, #4]
 80013b6:	6842      	ldr	r2, [r0, #4]
 80013b8:	6041      	str	r1, [r0, #4]
 80013ba:	682b      	ldr	r3, [r5, #0]
 80013bc:	9301      	str	r3, [sp, #4]
 80013be:	7811      	ldrb	r1, [r2, #0]
 80013c0:	602a      	str	r2, [r5, #0]
 80013c2:	e650      	b.n	8001066 <d_type+0x342>
 80013c4:	4620      	mov	r0, r4
 80013c6:	f7ff fb4d 	bl	8000a64 <d_name>
 80013ca:	9001      	str	r0, [sp, #4]
 80013cc:	2800      	cmp	r0, #0
 80013ce:	f43f ad36 	beq.w	8000e3e <d_type+0x11a>
 80013d2:	7803      	ldrb	r3, [r0, #0]
 80013d4:	2b18      	cmp	r3, #24
 80013d6:	f47f ad4d 	bne.w	8000e74 <d_type+0x150>
 80013da:	e531      	b.n	8000e40 <d_type+0x11c>
 80013dc:	2500      	movs	r5, #0
 80013de:	e759      	b.n	8001294 <d_type+0x570>
 80013e0:	f104 000c 	add.w	r0, r4, #12
 80013e4:	f7ff f8de 	bl	80005a4 <d_number.isra.0>
 80013e8:	9d01      	ldr	r5, [sp, #4]
 80013ea:	e760      	b.n	80012ae <d_type+0x58a>
 80013ec:	3203      	adds	r2, #3
 80013ee:	60e2      	str	r2, [r4, #12]
 80013f0:	4620      	mov	r0, r4
 80013f2:	f000 fd69 	bl	8001ec8 <d_expression>
 80013f6:	4605      	mov	r5, r0
 80013f8:	e77b      	b.n	80012f2 <d_type+0x5ce>
 80013fa:	4628      	mov	r0, r5
 80013fc:	e548      	b.n	8000e90 <d_type+0x16c>
 80013fe:	6843      	ldr	r3, [r0, #4]
 8001400:	e6e1      	b.n	80011c6 <d_type+0x4a2>
 8001402:	684b      	ldr	r3, [r1, #4]
 8001404:	4608      	mov	r0, r1
 8001406:	e6c4      	b.n	8001192 <d_type+0x46e>
 8001408:	0800f65c 	.word	0x0800f65c
 800140c:	0800f8c8 	.word	0x0800f8c8
 8001410:	0800f8a0 	.word	0x0800f8a0
 8001414:	0800f864 	.word	0x0800f864
 8001418:	0800f88c 	.word	0x0800f88c
 800141c:	0800f878 	.word	0x0800f878
 8001420:	0800ffc8 	.word	0x0800ffc8
 8001424:	0800f8b4 	.word	0x0800f8b4
 8001428:	0800f8dc 	.word	0x0800f8dc

0800142c <d_parmlist>:
 800142c:	b570      	push	{r4, r5, r6, lr}
 800142e:	b082      	sub	sp, #8
 8001430:	2300      	movs	r3, #0
 8001432:	68c1      	ldr	r1, [r0, #12]
 8001434:	9301      	str	r3, [sp, #4]
 8001436:	780b      	ldrb	r3, [r1, #0]
 8001438:	4604      	mov	r4, r0
 800143a:	b34b      	cbz	r3, 8001490 <d_parmlist+0x64>
 800143c:	2b45      	cmp	r3, #69	; 0x45
 800143e:	d027      	beq.n	8001490 <d_parmlist+0x64>
 8001440:	2b2e      	cmp	r3, #46	; 0x2e
 8001442:	d025      	beq.n	8001490 <d_parmlist+0x64>
 8001444:	ae01      	add	r6, sp, #4
 8001446:	e017      	b.n	8001478 <d_parmlist+0x4c>
 8001448:	2b4f      	cmp	r3, #79	; 0x4f
 800144a:	d017      	beq.n	800147c <d_parmlist+0x50>
 800144c:	4620      	mov	r0, r4
 800144e:	f7ff fc69 	bl	8000d24 <d_type>
 8001452:	4605      	mov	r5, r0
 8001454:	212e      	movs	r1, #46	; 0x2e
 8001456:	4620      	mov	r0, r4
 8001458:	462a      	mov	r2, r5
 800145a:	2300      	movs	r3, #0
 800145c:	b1c5      	cbz	r5, 8001490 <d_parmlist+0x64>
 800145e:	f7fe feb3 	bl	80001c8 <d_make_comp>
 8001462:	6030      	str	r0, [r6, #0]
 8001464:	b1a0      	cbz	r0, 8001490 <d_parmlist+0x64>
 8001466:	68e1      	ldr	r1, [r4, #12]
 8001468:	780b      	ldrb	r3, [r1, #0]
 800146a:	f100 0608 	add.w	r6, r0, #8
 800146e:	b143      	cbz	r3, 8001482 <d_parmlist+0x56>
 8001470:	2b45      	cmp	r3, #69	; 0x45
 8001472:	d006      	beq.n	8001482 <d_parmlist+0x56>
 8001474:	2b2e      	cmp	r3, #46	; 0x2e
 8001476:	d004      	beq.n	8001482 <d_parmlist+0x56>
 8001478:	2b52      	cmp	r3, #82	; 0x52
 800147a:	d1e5      	bne.n	8001448 <d_parmlist+0x1c>
 800147c:	784b      	ldrb	r3, [r1, #1]
 800147e:	2b45      	cmp	r3, #69	; 0x45
 8001480:	d1e4      	bne.n	800144c <d_parmlist+0x20>
 8001482:	9b01      	ldr	r3, [sp, #4]
 8001484:	b123      	cbz	r3, 8001490 <d_parmlist+0x64>
 8001486:	689a      	ldr	r2, [r3, #8]
 8001488:	b12a      	cbz	r2, 8001496 <d_parmlist+0x6a>
 800148a:	4618      	mov	r0, r3
 800148c:	b002      	add	sp, #8
 800148e:	bd70      	pop	{r4, r5, r6, pc}
 8001490:	2000      	movs	r0, #0
 8001492:	b002      	add	sp, #8
 8001494:	bd70      	pop	{r4, r5, r6, pc}
 8001496:	6859      	ldr	r1, [r3, #4]
 8001498:	7808      	ldrb	r0, [r1, #0]
 800149a:	2827      	cmp	r0, #39	; 0x27
 800149c:	d1f5      	bne.n	800148a <d_parmlist+0x5e>
 800149e:	6849      	ldr	r1, [r1, #4]
 80014a0:	7c08      	ldrb	r0, [r1, #16]
 80014a2:	2809      	cmp	r0, #9
 80014a4:	d1f1      	bne.n	800148a <d_parmlist+0x5e>
 80014a6:	6848      	ldr	r0, [r1, #4]
 80014a8:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80014aa:	1a09      	subs	r1, r1, r0
 80014ac:	6321      	str	r1, [r4, #48]	; 0x30
 80014ae:	4618      	mov	r0, r3
 80014b0:	605a      	str	r2, [r3, #4]
 80014b2:	e7eb      	b.n	800148c <d_parmlist+0x60>

080014b4 <d_bare_function_type>:
 80014b4:	b570      	push	{r4, r5, r6, lr}
 80014b6:	68c3      	ldr	r3, [r0, #12]
 80014b8:	781a      	ldrb	r2, [r3, #0]
 80014ba:	2a4a      	cmp	r2, #74	; 0x4a
 80014bc:	4604      	mov	r4, r0
 80014be:	d00d      	beq.n	80014dc <d_bare_function_type+0x28>
 80014c0:	b971      	cbnz	r1, 80014e0 <d_bare_function_type+0x2c>
 80014c2:	460d      	mov	r5, r1
 80014c4:	4620      	mov	r0, r4
 80014c6:	f7ff ffb1 	bl	800142c <d_parmlist>
 80014ca:	4603      	mov	r3, r0
 80014cc:	b170      	cbz	r0, 80014ec <d_bare_function_type+0x38>
 80014ce:	4620      	mov	r0, r4
 80014d0:	462a      	mov	r2, r5
 80014d2:	2129      	movs	r1, #41	; 0x29
 80014d4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80014d8:	f7fe be76 	b.w	80001c8 <d_make_comp>
 80014dc:	3301      	adds	r3, #1
 80014de:	60c3      	str	r3, [r0, #12]
 80014e0:	4620      	mov	r0, r4
 80014e2:	f7ff fc1f 	bl	8000d24 <d_type>
 80014e6:	4605      	mov	r5, r0
 80014e8:	2800      	cmp	r0, #0
 80014ea:	d1eb      	bne.n	80014c4 <d_bare_function_type+0x10>
 80014ec:	2000      	movs	r0, #0
 80014ee:	bd70      	pop	{r4, r5, r6, pc}

080014f0 <d_encoding>:
 80014f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80014f4:	68c3      	ldr	r3, [r0, #12]
 80014f6:	781a      	ldrb	r2, [r3, #0]
 80014f8:	2a47      	cmp	r2, #71	; 0x47
 80014fa:	4605      	mov	r5, r0
 80014fc:	460e      	mov	r6, r1
 80014fe:	d034      	beq.n	800156a <d_encoding+0x7a>
 8001500:	2a54      	cmp	r2, #84	; 0x54
 8001502:	d032      	beq.n	800156a <d_encoding+0x7a>
 8001504:	f7ff faae 	bl	8000a64 <d_name>
 8001508:	4604      	mov	r4, r0
 800150a:	b358      	cbz	r0, 8001564 <d_encoding+0x74>
 800150c:	b116      	cbz	r6, 8001514 <d_encoding+0x24>
 800150e:	68ab      	ldr	r3, [r5, #8]
 8001510:	07db      	lsls	r3, r3, #31
 8001512:	d51f      	bpl.n	8001554 <d_encoding+0x64>
 8001514:	68eb      	ldr	r3, [r5, #12]
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	b323      	cbz	r3, 8001564 <d_encoding+0x74>
 800151a:	2b45      	cmp	r3, #69	; 0x45
 800151c:	d022      	beq.n	8001564 <d_encoding+0x74>
 800151e:	4621      	mov	r1, r4
 8001520:	780b      	ldrb	r3, [r1, #0]
 8001522:	2b04      	cmp	r3, #4
 8001524:	f1a3 021c 	sub.w	r2, r3, #28
 8001528:	f000 80a4 	beq.w	8001674 <d_encoding+0x184>
 800152c:	f0c0 80a0 	bcc.w	8001670 <d_encoding+0x180>
 8001530:	2a04      	cmp	r2, #4
 8001532:	f200 809d 	bhi.w	8001670 <d_encoding+0x180>
 8001536:	6849      	ldr	r1, [r1, #4]
 8001538:	2900      	cmp	r1, #0
 800153a:	d1f1      	bne.n	8001520 <d_encoding+0x30>
 800153c:	4628      	mov	r0, r5
 800153e:	f7ff ffb9 	bl	80014b4 <d_bare_function_type>
 8001542:	4622      	mov	r2, r4
 8001544:	4603      	mov	r3, r0
 8001546:	2103      	movs	r1, #3
 8001548:	4628      	mov	r0, r5
 800154a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800154e:	f7fe be3b 	b.w	80001c8 <d_make_comp>
 8001552:	6864      	ldr	r4, [r4, #4]
 8001554:	7823      	ldrb	r3, [r4, #0]
 8001556:	f1a3 021c 	sub.w	r2, r3, #28
 800155a:	2a04      	cmp	r2, #4
 800155c:	d9f9      	bls.n	8001552 <d_encoding+0x62>
 800155e:	2b02      	cmp	r3, #2
 8001560:	f000 816e 	beq.w	8001840 <d_encoding+0x350>
 8001564:	4620      	mov	r0, r4
 8001566:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800156a:	6b29      	ldr	r1, [r5, #48]	; 0x30
 800156c:	f101 0214 	add.w	r2, r1, #20
 8001570:	632a      	str	r2, [r5, #48]	; 0x30
 8001572:	781a      	ldrb	r2, [r3, #0]
 8001574:	2a54      	cmp	r2, #84	; 0x54
 8001576:	d005      	beq.n	8001584 <d_encoding+0x94>
 8001578:	2a47      	cmp	r2, #71	; 0x47
 800157a:	f000 80ed 	beq.w	8001758 <d_encoding+0x268>
 800157e:	2000      	movs	r0, #0
 8001580:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001584:	1c5a      	adds	r2, r3, #1
 8001586:	60ea      	str	r2, [r5, #12]
 8001588:	785a      	ldrb	r2, [r3, #1]
 800158a:	2a00      	cmp	r2, #0
 800158c:	d0f7      	beq.n	800157e <d_encoding+0x8e>
 800158e:	1c9a      	adds	r2, r3, #2
 8001590:	60ea      	str	r2, [r5, #12]
 8001592:	785b      	ldrb	r3, [r3, #1]
 8001594:	3b43      	subs	r3, #67	; 0x43
 8001596:	2b33      	cmp	r3, #51	; 0x33
 8001598:	d8f1      	bhi.n	800157e <d_encoding+0x8e>
 800159a:	a201      	add	r2, pc, #4	; (adr r2, 80015a0 <d_encoding+0xb0>)
 800159c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015a0:	08001aad 	.word	0x08001aad
 80015a4:	0800157f 	.word	0x0800157f
 80015a8:	0800157f 	.word	0x0800157f
 80015ac:	08001a97 	.word	0x08001a97
 80015b0:	0800157f 	.word	0x0800157f
 80015b4:	08001a81 	.word	0x08001a81
 80015b8:	08001a6b 	.word	0x08001a6b
 80015bc:	08001a55 	.word	0x08001a55
 80015c0:	0800157f 	.word	0x0800157f
 80015c4:	0800157f 	.word	0x0800157f
 80015c8:	0800157f 	.word	0x0800157f
 80015cc:	0800157f 	.word	0x0800157f
 80015d0:	0800157f 	.word	0x0800157f
 80015d4:	0800157f 	.word	0x0800157f
 80015d8:	0800157f 	.word	0x0800157f
 80015dc:	0800157f 	.word	0x0800157f
 80015e0:	08001a3f 	.word	0x08001a3f
 80015e4:	08001a25 	.word	0x08001a25
 80015e8:	0800157f 	.word	0x0800157f
 80015ec:	08001a0b 	.word	0x08001a0b
 80015f0:	080019cf 	.word	0x080019cf
 80015f4:	0800157f 	.word	0x0800157f
 80015f8:	0800157f 	.word	0x0800157f
 80015fc:	0800157f 	.word	0x0800157f
 8001600:	0800157f 	.word	0x0800157f
 8001604:	0800157f 	.word	0x0800157f
 8001608:	0800157f 	.word	0x0800157f
 800160c:	0800157f 	.word	0x0800157f
 8001610:	0800157f 	.word	0x0800157f
 8001614:	0800157f 	.word	0x0800157f
 8001618:	0800157f 	.word	0x0800157f
 800161c:	0800157f 	.word	0x0800157f
 8001620:	0800199b 	.word	0x0800199b
 8001624:	0800157f 	.word	0x0800157f
 8001628:	0800157f 	.word	0x0800157f
 800162c:	0800157f 	.word	0x0800157f
 8001630:	0800157f 	.word	0x0800157f
 8001634:	080019e5 	.word	0x080019e5
 8001638:	0800157f 	.word	0x0800157f
 800163c:	0800157f 	.word	0x0800157f
 8001640:	0800157f 	.word	0x0800157f
 8001644:	0800157f 	.word	0x0800157f
 8001648:	0800157f 	.word	0x0800157f
 800164c:	0800157f 	.word	0x0800157f
 8001650:	0800157f 	.word	0x0800157f
 8001654:	0800157f 	.word	0x0800157f
 8001658:	0800157f 	.word	0x0800157f
 800165c:	0800157f 	.word	0x0800157f
 8001660:	0800157f 	.word	0x0800157f
 8001664:	0800157f 	.word	0x0800157f
 8001668:	0800157f 	.word	0x0800157f
 800166c:	08001975 	.word	0x08001975
 8001670:	2100      	movs	r1, #0
 8001672:	e763      	b.n	800153c <d_encoding+0x4c>
 8001674:	684b      	ldr	r3, [r1, #4]
 8001676:	2b00      	cmp	r3, #0
 8001678:	f000 80f4 	beq.w	8001864 <d_encoding+0x374>
 800167c:	781a      	ldrb	r2, [r3, #0]
 800167e:	3a01      	subs	r2, #1
 8001680:	2a32      	cmp	r2, #50	; 0x32
 8001682:	f200 80ef 	bhi.w	8001864 <d_encoding+0x374>
 8001686:	a101      	add	r1, pc, #4	; (adr r1, 800168c <d_encoding+0x19c>)
 8001688:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800168c:	0800185d 	.word	0x0800185d
 8001690:	0800185d 	.word	0x0800185d
 8001694:	08001865 	.word	0x08001865
 8001698:	08001865 	.word	0x08001865
 800169c:	08001865 	.word	0x08001865
 80016a0:	08001865 	.word	0x08001865
 80016a4:	08001671 	.word	0x08001671
 80016a8:	08001671 	.word	0x08001671
 80016ac:	08001865 	.word	0x08001865
 80016b0:	08001865 	.word	0x08001865
 80016b4:	08001865 	.word	0x08001865
 80016b8:	08001865 	.word	0x08001865
 80016bc:	08001865 	.word	0x08001865
 80016c0:	08001865 	.word	0x08001865
 80016c4:	08001865 	.word	0x08001865
 80016c8:	08001865 	.word	0x08001865
 80016cc:	08001865 	.word	0x08001865
 80016d0:	08001865 	.word	0x08001865
 80016d4:	08001865 	.word	0x08001865
 80016d8:	08001865 	.word	0x08001865
 80016dc:	08001865 	.word	0x08001865
 80016e0:	08001865 	.word	0x08001865
 80016e4:	08001865 	.word	0x08001865
 80016e8:	08001865 	.word	0x08001865
 80016ec:	08001865 	.word	0x08001865
 80016f0:	08001865 	.word	0x08001865
 80016f4:	08001865 	.word	0x08001865
 80016f8:	08001865 	.word	0x08001865
 80016fc:	08001865 	.word	0x08001865
 8001700:	08001865 	.word	0x08001865
 8001704:	08001865 	.word	0x08001865
 8001708:	08001865 	.word	0x08001865
 800170c:	08001865 	.word	0x08001865
 8001710:	08001865 	.word	0x08001865
 8001714:	08001865 	.word	0x08001865
 8001718:	08001865 	.word	0x08001865
 800171c:	08001865 	.word	0x08001865
 8001720:	08001865 	.word	0x08001865
 8001724:	08001865 	.word	0x08001865
 8001728:	08001865 	.word	0x08001865
 800172c:	08001865 	.word	0x08001865
 8001730:	08001865 	.word	0x08001865
 8001734:	08001865 	.word	0x08001865
 8001738:	08001865 	.word	0x08001865
 800173c:	08001865 	.word	0x08001865
 8001740:	08001865 	.word	0x08001865
 8001744:	08001865 	.word	0x08001865
 8001748:	08001865 	.word	0x08001865
 800174c:	08001865 	.word	0x08001865
 8001750:	08001865 	.word	0x08001865
 8001754:	08001671 	.word	0x08001671
 8001758:	1c5a      	adds	r2, r3, #1
 800175a:	60ea      	str	r2, [r5, #12]
 800175c:	785a      	ldrb	r2, [r3, #1]
 800175e:	2a00      	cmp	r2, #0
 8001760:	f43f af0d 	beq.w	800157e <d_encoding+0x8e>
 8001764:	1c9a      	adds	r2, r3, #2
 8001766:	60ea      	str	r2, [r5, #12]
 8001768:	785a      	ldrb	r2, [r3, #1]
 800176a:	3a41      	subs	r2, #65	; 0x41
 800176c:	2a31      	cmp	r2, #49	; 0x31
 800176e:	f63f af06 	bhi.w	800157e <d_encoding+0x8e>
 8001772:	a101      	add	r1, pc, #4	; (adr r1, 8001778 <d_encoding+0x288>)
 8001774:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8001778:	08001931 	.word	0x08001931
 800177c:	0800157f 	.word	0x0800157f
 8001780:	0800157f 	.word	0x0800157f
 8001784:	0800157f 	.word	0x0800157f
 8001788:	0800157f 	.word	0x0800157f
 800178c:	0800157f 	.word	0x0800157f
 8001790:	0800157f 	.word	0x0800157f
 8001794:	0800157f 	.word	0x0800157f
 8001798:	0800157f 	.word	0x0800157f
 800179c:	0800157f 	.word	0x0800157f
 80017a0:	0800157f 	.word	0x0800157f
 80017a4:	0800157f 	.word	0x0800157f
 80017a8:	0800157f 	.word	0x0800157f
 80017ac:	0800157f 	.word	0x0800157f
 80017b0:	0800157f 	.word	0x0800157f
 80017b4:	0800157f 	.word	0x0800157f
 80017b8:	0800157f 	.word	0x0800157f
 80017bc:	08001913 	.word	0x08001913
 80017c0:	0800157f 	.word	0x0800157f
 80017c4:	08001949 	.word	0x08001949
 80017c8:	0800157f 	.word	0x0800157f
 80017cc:	080018fd 	.word	0x080018fd
 80017d0:	0800157f 	.word	0x0800157f
 80017d4:	0800157f 	.word	0x0800157f
 80017d8:	0800157f 	.word	0x0800157f
 80017dc:	0800157f 	.word	0x0800157f
 80017e0:	0800157f 	.word	0x0800157f
 80017e4:	0800157f 	.word	0x0800157f
 80017e8:	0800157f 	.word	0x0800157f
 80017ec:	0800157f 	.word	0x0800157f
 80017f0:	0800157f 	.word	0x0800157f
 80017f4:	0800157f 	.word	0x0800157f
 80017f8:	0800157f 	.word	0x0800157f
 80017fc:	0800157f 	.word	0x0800157f
 8001800:	0800157f 	.word	0x0800157f
 8001804:	0800157f 	.word	0x0800157f
 8001808:	0800157f 	.word	0x0800157f
 800180c:	0800157f 	.word	0x0800157f
 8001810:	0800157f 	.word	0x0800157f
 8001814:	0800157f 	.word	0x0800157f
 8001818:	0800157f 	.word	0x0800157f
 800181c:	0800157f 	.word	0x0800157f
 8001820:	0800157f 	.word	0x0800157f
 8001824:	0800157f 	.word	0x0800157f
 8001828:	0800157f 	.word	0x0800157f
 800182c:	0800157f 	.word	0x0800157f
 8001830:	0800157f 	.word	0x0800157f
 8001834:	0800157f 	.word	0x0800157f
 8001838:	0800157f 	.word	0x0800157f
 800183c:	08001869 	.word	0x08001869
 8001840:	68a3      	ldr	r3, [r4, #8]
 8001842:	781a      	ldrb	r2, [r3, #0]
 8001844:	3a1c      	subs	r2, #28
 8001846:	2a04      	cmp	r2, #4
 8001848:	d804      	bhi.n	8001854 <d_encoding+0x364>
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	781a      	ldrb	r2, [r3, #0]
 800184e:	3a1c      	subs	r2, #28
 8001850:	2a04      	cmp	r2, #4
 8001852:	d9fa      	bls.n	800184a <d_encoding+0x35a>
 8001854:	60a3      	str	r3, [r4, #8]
 8001856:	4620      	mov	r0, r4
 8001858:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800185c:	689b      	ldr	r3, [r3, #8]
 800185e:	2b00      	cmp	r3, #0
 8001860:	f47f af0c 	bne.w	800167c <d_encoding+0x18c>
 8001864:	2101      	movs	r1, #1
 8001866:	e669      	b.n	800153c <d_encoding+0x4c>
 8001868:	f105 000c 	add.w	r0, r5, #12
 800186c:	f7fe fe9a 	bl	80005a4 <d_number.isra.0>
 8001870:	2801      	cmp	r0, #1
 8001872:	f77f ae84 	ble.w	800157e <d_encoding+0x8e>
 8001876:	68eb      	ldr	r3, [r5, #12]
 8001878:	781a      	ldrb	r2, [r3, #0]
 800187a:	2a00      	cmp	r2, #0
 800187c:	f43f ae7f 	beq.w	800157e <d_encoding+0x8e>
 8001880:	1c5e      	adds	r6, r3, #1
 8001882:	60ee      	str	r6, [r5, #12]
 8001884:	781b      	ldrb	r3, [r3, #0]
 8001886:	2b5f      	cmp	r3, #95	; 0x5f
 8001888:	f47f ae79 	bne.w	800157e <d_encoding+0x8e>
 800188c:	1e47      	subs	r7, r0, #1
 800188e:	f04f 0800 	mov.w	r8, #0
 8001892:	f04f 093f 	mov.w	r9, #63	; 0x3f
 8001896:	7833      	ldrb	r3, [r6, #0]
 8001898:	2b00      	cmp	r3, #0
 800189a:	f43f ae70 	beq.w	800157e <d_encoding+0x8e>
 800189e:	2b24      	cmp	r3, #36	; 0x24
 80018a0:	f000 8124 	beq.w	8001aec <d_encoding+0x5fc>
 80018a4:	2400      	movs	r4, #0
 80018a6:	5d33      	ldrb	r3, [r6, r4]
 80018a8:	b123      	cbz	r3, 80018b4 <d_encoding+0x3c4>
 80018aa:	2b24      	cmp	r3, #36	; 0x24
 80018ac:	d002      	beq.n	80018b4 <d_encoding+0x3c4>
 80018ae:	3401      	adds	r4, #1
 80018b0:	42bc      	cmp	r4, r7
 80018b2:	dbf8      	blt.n	80018a6 <d_encoding+0x3b6>
 80018b4:	4631      	mov	r1, r6
 80018b6:	4628      	mov	r0, r5
 80018b8:	4622      	mov	r2, r4
 80018ba:	f7fe fcd1 	bl	8000260 <d_make_name>
 80018be:	68ee      	ldr	r6, [r5, #12]
 80018c0:	4426      	add	r6, r4
 80018c2:	1b3f      	subs	r7, r7, r4
 80018c4:	60ee      	str	r6, [r5, #12]
 80018c6:	2800      	cmp	r0, #0
 80018c8:	f43f ae59 	beq.w	800157e <d_encoding+0x8e>
 80018cc:	f1b8 0f00 	cmp.w	r8, #0
 80018d0:	f000 8129 	beq.w	8001b26 <d_encoding+0x636>
 80018d4:	4642      	mov	r2, r8
 80018d6:	4603      	mov	r3, r0
 80018d8:	213e      	movs	r1, #62	; 0x3e
 80018da:	4628      	mov	r0, r5
 80018dc:	f7fe fc74 	bl	80001c8 <d_make_comp>
 80018e0:	4680      	mov	r8, r0
 80018e2:	2800      	cmp	r0, #0
 80018e4:	f43f ae4b 	beq.w	800157e <d_encoding+0x8e>
 80018e8:	2f00      	cmp	r7, #0
 80018ea:	dcd4      	bgt.n	8001896 <d_encoding+0x3a6>
 80018ec:	4628      	mov	r0, r5
 80018ee:	4642      	mov	r2, r8
 80018f0:	213d      	movs	r1, #61	; 0x3d
 80018f2:	2300      	movs	r3, #0
 80018f4:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80018f8:	f7fe bc66 	b.w	80001c8 <d_make_comp>
 80018fc:	4628      	mov	r0, r5
 80018fe:	f7ff f8b1 	bl	8000a64 <d_name>
 8001902:	2113      	movs	r1, #19
 8001904:	4602      	mov	r2, r0
 8001906:	2300      	movs	r3, #0
 8001908:	4628      	mov	r0, r5
 800190a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800190e:	f7fe bc5b 	b.w	80001c8 <d_make_comp>
 8001912:	4628      	mov	r0, r5
 8001914:	f7ff f8a6 	bl	8000a64 <d_name>
 8001918:	4604      	mov	r4, r0
 800191a:	4628      	mov	r0, r5
 800191c:	f7fe fe68 	bl	80005f0 <d_number_component>
 8001920:	4622      	mov	r2, r4
 8001922:	4603      	mov	r3, r0
 8001924:	2116      	movs	r1, #22
 8001926:	4628      	mov	r0, r5
 8001928:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800192c:	f7fe bc4c 	b.w	80001c8 <d_make_comp>
 8001930:	4628      	mov	r0, r5
 8001932:	2100      	movs	r1, #0
 8001934:	f7ff fddc 	bl	80014f0 <d_encoding>
 8001938:	2117      	movs	r1, #23
 800193a:	4602      	mov	r2, r0
 800193c:	2300      	movs	r3, #0
 800193e:	4628      	mov	r0, r5
 8001940:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001944:	f7fe bc40 	b.w	80001c8 <d_make_comp>
 8001948:	789a      	ldrb	r2, [r3, #2]
 800194a:	4628      	mov	r0, r5
 800194c:	2100      	movs	r1, #0
 800194e:	2a00      	cmp	r2, #0
 8001950:	f000 80eb 	beq.w	8001b2a <d_encoding+0x63a>
 8001954:	1cda      	adds	r2, r3, #3
 8001956:	60ea      	str	r2, [r5, #12]
 8001958:	789b      	ldrb	r3, [r3, #2]
 800195a:	2b6e      	cmp	r3, #110	; 0x6e
 800195c:	f040 80e5 	bne.w	8001b2a <d_encoding+0x63a>
 8001960:	f7ff fdc6 	bl	80014f0 <d_encoding>
 8001964:	2148      	movs	r1, #72	; 0x48
 8001966:	4602      	mov	r2, r0
 8001968:	2300      	movs	r3, #0
 800196a:	4628      	mov	r0, r5
 800196c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001970:	f7fe bc2a 	b.w	80001c8 <d_make_comp>
 8001974:	4628      	mov	r0, r5
 8001976:	2176      	movs	r1, #118	; 0x76
 8001978:	f7fe fee2 	bl	8000740 <d_call_offset>
 800197c:	2800      	cmp	r0, #0
 800197e:	f43f adfe 	beq.w	800157e <d_encoding+0x8e>
 8001982:	4628      	mov	r0, r5
 8001984:	2100      	movs	r1, #0
 8001986:	f7ff fdb3 	bl	80014f0 <d_encoding>
 800198a:	2110      	movs	r1, #16
 800198c:	4602      	mov	r2, r0
 800198e:	2300      	movs	r3, #0
 8001990:	4628      	mov	r0, r5
 8001992:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001996:	f7fe bc17 	b.w	80001c8 <d_make_comp>
 800199a:	4628      	mov	r0, r5
 800199c:	2100      	movs	r1, #0
 800199e:	f7fe fecf 	bl	8000740 <d_call_offset>
 80019a2:	2800      	cmp	r0, #0
 80019a4:	f43f adeb 	beq.w	800157e <d_encoding+0x8e>
 80019a8:	4628      	mov	r0, r5
 80019aa:	2100      	movs	r1, #0
 80019ac:	f7fe fec8 	bl	8000740 <d_call_offset>
 80019b0:	2800      	cmp	r0, #0
 80019b2:	f43f ade4 	beq.w	800157e <d_encoding+0x8e>
 80019b6:	4628      	mov	r0, r5
 80019b8:	2100      	movs	r1, #0
 80019ba:	f7ff fd99 	bl	80014f0 <d_encoding>
 80019be:	2111      	movs	r1, #17
 80019c0:	4602      	mov	r2, r0
 80019c2:	2300      	movs	r3, #0
 80019c4:	4628      	mov	r0, r5
 80019c6:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80019ca:	f7fe bbfd 	b.w	80001c8 <d_make_comp>
 80019ce:	4628      	mov	r0, r5
 80019d0:	f7ff f848 	bl	8000a64 <d_name>
 80019d4:	2115      	movs	r1, #21
 80019d6:	4602      	mov	r2, r0
 80019d8:	2300      	movs	r3, #0
 80019da:	4628      	mov	r0, r5
 80019dc:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80019e0:	f7fe bbf2 	b.w	80001c8 <d_make_comp>
 80019e4:	4628      	mov	r0, r5
 80019e6:	2168      	movs	r1, #104	; 0x68
 80019e8:	f7fe feaa 	bl	8000740 <d_call_offset>
 80019ec:	2800      	cmp	r0, #0
 80019ee:	f43f adc6 	beq.w	800157e <d_encoding+0x8e>
 80019f2:	4628      	mov	r0, r5
 80019f4:	2100      	movs	r1, #0
 80019f6:	f7ff fd7b 	bl	80014f0 <d_encoding>
 80019fa:	210f      	movs	r1, #15
 80019fc:	4602      	mov	r2, r0
 80019fe:	2300      	movs	r3, #0
 8001a00:	4628      	mov	r0, r5
 8001a02:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001a06:	f7fe bbdf 	b.w	80001c8 <d_make_comp>
 8001a0a:	310f      	adds	r1, #15
 8001a0c:	6329      	str	r1, [r5, #48]	; 0x30
 8001a0e:	4628      	mov	r0, r5
 8001a10:	f7ff f988 	bl	8000d24 <d_type>
 8001a14:	2109      	movs	r1, #9
 8001a16:	4602      	mov	r2, r0
 8001a18:	2300      	movs	r3, #0
 8001a1a:	4628      	mov	r0, r5
 8001a1c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001a20:	f7fe bbd2 	b.w	80001c8 <d_make_comp>
 8001a24:	310a      	adds	r1, #10
 8001a26:	6329      	str	r1, [r5, #48]	; 0x30
 8001a28:	4628      	mov	r0, r5
 8001a2a:	f7ff f97b 	bl	8000d24 <d_type>
 8001a2e:	210a      	movs	r1, #10
 8001a30:	4602      	mov	r2, r0
 8001a32:	2300      	movs	r3, #0
 8001a34:	4628      	mov	r0, r5
 8001a36:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001a3a:	f7fe bbc5 	b.w	80001c8 <d_make_comp>
 8001a3e:	4628      	mov	r0, r5
 8001a40:	f7ff f970 	bl	8000d24 <d_type>
 8001a44:	210d      	movs	r1, #13
 8001a46:	4602      	mov	r2, r0
 8001a48:	2300      	movs	r3, #0
 8001a4a:	4628      	mov	r0, r5
 8001a4c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001a50:	f7fe bbba 	b.w	80001c8 <d_make_comp>
 8001a54:	4628      	mov	r0, r5
 8001a56:	f7ff f965 	bl	8000d24 <d_type>
 8001a5a:	2112      	movs	r1, #18
 8001a5c:	4602      	mov	r2, r0
 8001a5e:	2300      	movs	r3, #0
 8001a60:	4628      	mov	r0, r5
 8001a62:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001a66:	f7fe bbaf 	b.w	80001c8 <d_make_comp>
 8001a6a:	4628      	mov	r0, r5
 8001a6c:	f7ff f95a 	bl	8000d24 <d_type>
 8001a70:	210c      	movs	r1, #12
 8001a72:	4602      	mov	r2, r0
 8001a74:	2300      	movs	r3, #0
 8001a76:	4628      	mov	r0, r5
 8001a78:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001a7c:	f7fe bba4 	b.w	80001c8 <d_make_comp>
 8001a80:	4628      	mov	r0, r5
 8001a82:	f7fe ffef 	bl	8000a64 <d_name>
 8001a86:	2114      	movs	r1, #20
 8001a88:	4602      	mov	r2, r0
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	4628      	mov	r0, r5
 8001a8e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001a92:	f7fe bb99 	b.w	80001c8 <d_make_comp>
 8001a96:	4628      	mov	r0, r5
 8001a98:	f7ff f944 	bl	8000d24 <d_type>
 8001a9c:	210e      	movs	r1, #14
 8001a9e:	4602      	mov	r2, r0
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	4628      	mov	r0, r5
 8001aa4:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001aa8:	f7fe bb8e 	b.w	80001c8 <d_make_comp>
 8001aac:	4628      	mov	r0, r5
 8001aae:	f7ff f939 	bl	8000d24 <d_type>
 8001ab2:	4604      	mov	r4, r0
 8001ab4:	f105 000c 	add.w	r0, r5, #12
 8001ab8:	f7fe fd74 	bl	80005a4 <d_number.isra.0>
 8001abc:	2800      	cmp	r0, #0
 8001abe:	f6ff ad5e 	blt.w	800157e <d_encoding+0x8e>
 8001ac2:	68ea      	ldr	r2, [r5, #12]
 8001ac4:	7811      	ldrb	r1, [r2, #0]
 8001ac6:	295f      	cmp	r1, #95	; 0x5f
 8001ac8:	f47f ad59 	bne.w	800157e <d_encoding+0x8e>
 8001acc:	3201      	adds	r2, #1
 8001ace:	60ea      	str	r2, [r5, #12]
 8001ad0:	4628      	mov	r0, r5
 8001ad2:	f7ff f927 	bl	8000d24 <d_type>
 8001ad6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001ad8:	1d59      	adds	r1, r3, #5
 8001ada:	6329      	str	r1, [r5, #48]	; 0x30
 8001adc:	4602      	mov	r2, r0
 8001ade:	4623      	mov	r3, r4
 8001ae0:	4628      	mov	r0, r5
 8001ae2:	210b      	movs	r1, #11
 8001ae4:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001ae8:	f7fe bb6e 	b.w	80001c8 <d_make_comp>
 8001aec:	7873      	ldrb	r3, [r6, #1]
 8001aee:	2b53      	cmp	r3, #83	; 0x53
 8001af0:	d027      	beq.n	8001b42 <d_encoding+0x652>
 8001af2:	2b5f      	cmp	r3, #95	; 0x5f
 8001af4:	d023      	beq.n	8001b3e <d_encoding+0x64e>
 8001af6:	2b24      	cmp	r3, #36	; 0x24
 8001af8:	f47f ad41 	bne.w	800157e <d_encoding+0x8e>
 8001afc:	461c      	mov	r4, r3
 8001afe:	696b      	ldr	r3, [r5, #20]
 8001b00:	69aa      	ldr	r2, [r5, #24]
 8001b02:	4293      	cmp	r3, r2
 8001b04:	da1f      	bge.n	8001b46 <d_encoding+0x656>
 8001b06:	692a      	ldr	r2, [r5, #16]
 8001b08:	1c58      	adds	r0, r3, #1
 8001b0a:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8001b0e:	6168      	str	r0, [r5, #20]
 8001b10:	eb12 0081 	adds.w	r0, r2, r1, lsl #2
 8001b14:	d017      	beq.n	8001b46 <d_encoding+0x656>
 8001b16:	f802 9021 	strb.w	r9, [r2, r1, lsl #2]
 8001b1a:	6044      	str	r4, [r0, #4]
 8001b1c:	68ee      	ldr	r6, [r5, #12]
 8001b1e:	3602      	adds	r6, #2
 8001b20:	3f02      	subs	r7, #2
 8001b22:	60ee      	str	r6, [r5, #12]
 8001b24:	e6d2      	b.n	80018cc <d_encoding+0x3dc>
 8001b26:	4680      	mov	r8, r0
 8001b28:	e6de      	b.n	80018e8 <d_encoding+0x3f8>
 8001b2a:	f7ff fce1 	bl	80014f0 <d_encoding>
 8001b2e:	2147      	movs	r1, #71	; 0x47
 8001b30:	4602      	mov	r2, r0
 8001b32:	2300      	movs	r3, #0
 8001b34:	4628      	mov	r0, r5
 8001b36:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001b3a:	f7fe bb45 	b.w	80001c8 <d_make_comp>
 8001b3e:	242e      	movs	r4, #46	; 0x2e
 8001b40:	e7dd      	b.n	8001afe <d_encoding+0x60e>
 8001b42:	242f      	movs	r4, #47	; 0x2f
 8001b44:	e7db      	b.n	8001afe <d_encoding+0x60e>
 8001b46:	68eb      	ldr	r3, [r5, #12]
 8001b48:	3302      	adds	r3, #2
 8001b4a:	60eb      	str	r3, [r5, #12]
 8001b4c:	e517      	b.n	800157e <d_encoding+0x8e>
 8001b4e:	bf00      	nop

08001b50 <d_operator_name>:
 8001b50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001b54:	68c3      	ldr	r3, [r0, #12]
 8001b56:	781f      	ldrb	r7, [r3, #0]
 8001b58:	4680      	mov	r8, r0
 8001b5a:	b35f      	cbz	r7, 8001bb4 <d_operator_name+0x64>
 8001b5c:	1c5a      	adds	r2, r3, #1
 8001b5e:	60c2      	str	r2, [r0, #12]
 8001b60:	7858      	ldrb	r0, [r3, #1]
 8001b62:	781f      	ldrb	r7, [r3, #0]
 8001b64:	b118      	cbz	r0, 8001b6e <d_operator_name+0x1e>
 8001b66:	1c9a      	adds	r2, r3, #2
 8001b68:	f8c8 200c 	str.w	r2, [r8, #12]
 8001b6c:	7858      	ldrb	r0, [r3, #1]
 8001b6e:	2f76      	cmp	r7, #118	; 0x76
 8001b70:	d141      	bne.n	8001bf6 <d_operator_name+0xa6>
 8001b72:	f1a0 0430 	sub.w	r4, r0, #48	; 0x30
 8001b76:	b2e3      	uxtb	r3, r4
 8001b78:	2b09      	cmp	r3, #9
 8001b7a:	d81c      	bhi.n	8001bb6 <d_operator_name+0x66>
 8001b7c:	4640      	mov	r0, r8
 8001b7e:	f7fe fd9d 	bl	80006bc <d_source_name>
 8001b82:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8001b86:	f8d8 2018 	ldr.w	r2, [r8, #24]
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	4601      	mov	r1, r0
 8001b8e:	da2f      	bge.n	8001bf0 <d_operator_name+0xa0>
 8001b90:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8001b94:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8001b98:	3301      	adds	r3, #1
 8001b9a:	0092      	lsls	r2, r2, #2
 8001b9c:	f8c8 3014 	str.w	r3, [r8, #20]
 8001ba0:	1883      	adds	r3, r0, r2
 8001ba2:	d025      	beq.n	8001bf0 <d_operator_name+0xa0>
 8001ba4:	b321      	cbz	r1, 8001bf0 <d_operator_name+0xa0>
 8001ba6:	2532      	movs	r5, #50	; 0x32
 8001ba8:	5485      	strb	r5, [r0, r2]
 8001baa:	605c      	str	r4, [r3, #4]
 8001bac:	6099      	str	r1, [r3, #8]
 8001bae:	4618      	mov	r0, r3
 8001bb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001bb4:	4638      	mov	r0, r7
 8001bb6:	4e24      	ldr	r6, [pc, #144]	; (8001c48 <d_operator_name+0xf8>)
 8001bb8:	243d      	movs	r4, #61	; 0x3d
 8001bba:	2300      	movs	r3, #0
 8001bbc:	e004      	b.n	8001bc8 <d_operator_name+0x78>
 8001bbe:	42ba      	cmp	r2, r7
 8001bc0:	d913      	bls.n	8001bea <d_operator_name+0x9a>
 8001bc2:	460c      	mov	r4, r1
 8001bc4:	42a3      	cmp	r3, r4
 8001bc6:	d013      	beq.n	8001bf0 <d_operator_name+0xa0>
 8001bc8:	1ae2      	subs	r2, r4, r3
 8001bca:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
 8001bce:	eb03 0162 	add.w	r1, r3, r2, asr #1
 8001bd2:	010a      	lsls	r2, r1, #4
 8001bd4:	eb06 0c02 	add.w	ip, r6, r2
 8001bd8:	58b5      	ldr	r5, [r6, r2]
 8001bda:	782a      	ldrb	r2, [r5, #0]
 8001bdc:	4297      	cmp	r7, r2
 8001bde:	d1ee      	bne.n	8001bbe <d_operator_name+0x6e>
 8001be0:	786a      	ldrb	r2, [r5, #1]
 8001be2:	4290      	cmp	r0, r2
 8001be4:	d016      	beq.n	8001c14 <d_operator_name+0xc4>
 8001be6:	4282      	cmp	r2, r0
 8001be8:	d8eb      	bhi.n	8001bc2 <d_operator_name+0x72>
 8001bea:	1c4b      	adds	r3, r1, #1
 8001bec:	42a3      	cmp	r3, r4
 8001bee:	d1eb      	bne.n	8001bc8 <d_operator_name+0x78>
 8001bf0:	2000      	movs	r0, #0
 8001bf2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001bf6:	2f63      	cmp	r7, #99	; 0x63
 8001bf8:	d1dd      	bne.n	8001bb6 <d_operator_name+0x66>
 8001bfa:	2876      	cmp	r0, #118	; 0x76
 8001bfc:	d1db      	bne.n	8001bb6 <d_operator_name+0x66>
 8001bfe:	4640      	mov	r0, r8
 8001c00:	f7ff f890 	bl	8000d24 <d_type>
 8001c04:	2133      	movs	r1, #51	; 0x33
 8001c06:	4602      	mov	r2, r0
 8001c08:	2300      	movs	r3, #0
 8001c0a:	4640      	mov	r0, r8
 8001c0c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001c10:	f7fe bada 	b.w	80001c8 <d_make_comp>
 8001c14:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8001c18:	f8d8 2018 	ldr.w	r2, [r8, #24]
 8001c1c:	4293      	cmp	r3, r2
 8001c1e:	dae7      	bge.n	8001bf0 <d_operator_name+0xa0>
 8001c20:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8001c24:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8001c28:	3301      	adds	r3, #1
 8001c2a:	0092      	lsls	r2, r2, #2
 8001c2c:	f8c8 3014 	str.w	r3, [r8, #20]
 8001c30:	188b      	adds	r3, r1, r2
 8001c32:	d006      	beq.n	8001c42 <d_operator_name+0xf2>
 8001c34:	2031      	movs	r0, #49	; 0x31
 8001c36:	5488      	strb	r0, [r1, r2]
 8001c38:	f8c3 c004 	str.w	ip, [r3, #4]
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001c42:	4618      	mov	r0, r3
 8001c44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001c48:	0800f8f0 	.word	0x0800f8f0

08001c4c <d_unqualified_name>:
 8001c4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c4e:	68c2      	ldr	r2, [r0, #12]
 8001c50:	7813      	ldrb	r3, [r2, #0]
 8001c52:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8001c56:	2909      	cmp	r1, #9
 8001c58:	4604      	mov	r4, r0
 8001c5a:	d92e      	bls.n	8001cba <d_unqualified_name+0x6e>
 8001c5c:	f1a3 0161 	sub.w	r1, r3, #97	; 0x61
 8001c60:	2919      	cmp	r1, #25
 8001c62:	d933      	bls.n	8001ccc <d_unqualified_name+0x80>
 8001c64:	f1a3 0143 	sub.w	r1, r3, #67	; 0x43
 8001c68:	2901      	cmp	r1, #1
 8001c6a:	d971      	bls.n	8001d50 <d_unqualified_name+0x104>
 8001c6c:	2b4c      	cmp	r3, #76	; 0x4c
 8001c6e:	f000 8087 	beq.w	8001d80 <d_unqualified_name+0x134>
 8001c72:	2b55      	cmp	r3, #85	; 0x55
 8001c74:	f040 808f 	bne.w	8001d96 <d_unqualified_name+0x14a>
 8001c78:	7853      	ldrb	r3, [r2, #1]
 8001c7a:	2b6c      	cmp	r3, #108	; 0x6c
 8001c7c:	d030      	beq.n	8001ce0 <d_unqualified_name+0x94>
 8001c7e:	2b74      	cmp	r3, #116	; 0x74
 8001c80:	f040 8089 	bne.w	8001d96 <d_unqualified_name+0x14a>
 8001c84:	1c53      	adds	r3, r2, #1
 8001c86:	60c3      	str	r3, [r0, #12]
 8001c88:	7851      	ldrb	r1, [r2, #1]
 8001c8a:	2974      	cmp	r1, #116	; 0x74
 8001c8c:	f000 80c3 	beq.w	8001e16 <d_unqualified_name+0x1ca>
 8001c90:	2942      	cmp	r1, #66	; 0x42
 8001c92:	f04f 0500 	mov.w	r5, #0
 8001c96:	d117      	bne.n	8001cc8 <d_unqualified_name+0x7c>
 8001c98:	3301      	adds	r3, #1
 8001c9a:	60e3      	str	r3, [r4, #12]
 8001c9c:	4620      	mov	r0, r4
 8001c9e:	f7fe fd0d 	bl	80006bc <d_source_name>
 8001ca2:	462a      	mov	r2, r5
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	214a      	movs	r1, #74	; 0x4a
 8001ca8:	4620      	mov	r0, r4
 8001caa:	f7fe fa8d 	bl	80001c8 <d_make_comp>
 8001cae:	68e3      	ldr	r3, [r4, #12]
 8001cb0:	781a      	ldrb	r2, [r3, #0]
 8001cb2:	2a42      	cmp	r2, #66	; 0x42
 8001cb4:	4605      	mov	r5, r0
 8001cb6:	d0ef      	beq.n	8001c98 <d_unqualified_name+0x4c>
 8001cb8:	e006      	b.n	8001cc8 <d_unqualified_name+0x7c>
 8001cba:	f7fe fcff 	bl	80006bc <d_source_name>
 8001cbe:	68e3      	ldr	r3, [r4, #12]
 8001cc0:	7819      	ldrb	r1, [r3, #0]
 8001cc2:	4605      	mov	r5, r0
 8001cc4:	2942      	cmp	r1, #66	; 0x42
 8001cc6:	d0e7      	beq.n	8001c98 <d_unqualified_name+0x4c>
 8001cc8:	4628      	mov	r0, r5
 8001cca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001ccc:	f7ff ff40 	bl	8001b50 <d_operator_name>
 8001cd0:	4605      	mov	r5, r0
 8001cd2:	b110      	cbz	r0, 8001cda <d_unqualified_name+0x8e>
 8001cd4:	7803      	ldrb	r3, [r0, #0]
 8001cd6:	2b31      	cmp	r3, #49	; 0x31
 8001cd8:	d05f      	beq.n	8001d9a <d_unqualified_name+0x14e>
 8001cda:	68e3      	ldr	r3, [r4, #12]
 8001cdc:	7819      	ldrb	r1, [r3, #0]
 8001cde:	e7f1      	b.n	8001cc4 <d_unqualified_name+0x78>
 8001ce0:	1c53      	adds	r3, r2, #1
 8001ce2:	60c3      	str	r3, [r0, #12]
 8001ce4:	7851      	ldrb	r1, [r2, #1]
 8001ce6:	296c      	cmp	r1, #108	; 0x6c
 8001ce8:	d1d2      	bne.n	8001c90 <d_unqualified_name+0x44>
 8001cea:	3202      	adds	r2, #2
 8001cec:	60c2      	str	r2, [r0, #12]
 8001cee:	f7ff fb9d 	bl	800142c <d_parmlist>
 8001cf2:	68e3      	ldr	r3, [r4, #12]
 8001cf4:	4606      	mov	r6, r0
 8001cf6:	2800      	cmp	r0, #0
 8001cf8:	f000 80e1 	beq.w	8001ebe <d_unqualified_name+0x272>
 8001cfc:	7819      	ldrb	r1, [r3, #0]
 8001cfe:	2945      	cmp	r1, #69	; 0x45
 8001d00:	d1c6      	bne.n	8001c90 <d_unqualified_name+0x44>
 8001d02:	3301      	adds	r3, #1
 8001d04:	60e3      	str	r3, [r4, #12]
 8001d06:	4620      	mov	r0, r4
 8001d08:	f7fe fc8e 	bl	8000628 <d_compact_number>
 8001d0c:	2800      	cmp	r0, #0
 8001d0e:	f2c0 809c 	blt.w	8001e4a <d_unqualified_name+0x1fe>
 8001d12:	6963      	ldr	r3, [r4, #20]
 8001d14:	69a2      	ldr	r2, [r4, #24]
 8001d16:	4293      	cmp	r3, r2
 8001d18:	f280 8097 	bge.w	8001e4a <d_unqualified_name+0x1fe>
 8001d1c:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8001d20:	6921      	ldr	r1, [r4, #16]
 8001d22:	0092      	lsls	r2, r2, #2
 8001d24:	3301      	adds	r3, #1
 8001d26:	188d      	adds	r5, r1, r2
 8001d28:	6163      	str	r3, [r4, #20]
 8001d2a:	f000 808e 	beq.w	8001e4a <d_unqualified_name+0x1fe>
 8001d2e:	2344      	movs	r3, #68	; 0x44
 8001d30:	548b      	strb	r3, [r1, r2]
 8001d32:	606e      	str	r6, [r5, #4]
 8001d34:	60a8      	str	r0, [r5, #8]
 8001d36:	6a23      	ldr	r3, [r4, #32]
 8001d38:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	f280 8085 	bge.w	8001e4a <d_unqualified_name+0x1fe>
 8001d40:	69e2      	ldr	r2, [r4, #28]
 8001d42:	f842 5023 	str.w	r5, [r2, r3, lsl #2]
 8001d46:	1c5a      	adds	r2, r3, #1
 8001d48:	68e3      	ldr	r3, [r4, #12]
 8001d4a:	6222      	str	r2, [r4, #32]
 8001d4c:	7819      	ldrb	r1, [r3, #0]
 8001d4e:	e7b9      	b.n	8001cc4 <d_unqualified_name+0x78>
 8001d50:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 8001d52:	2800      	cmp	r0, #0
 8001d54:	d03c      	beq.n	8001dd0 <d_unqualified_name+0x184>
 8001d56:	7801      	ldrb	r1, [r0, #0]
 8001d58:	2900      	cmp	r1, #0
 8001d5a:	d137      	bne.n	8001dcc <d_unqualified_name+0x180>
 8001d5c:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8001d5e:	6883      	ldr	r3, [r0, #8]
 8001d60:	440b      	add	r3, r1
 8001d62:	6323      	str	r3, [r4, #48]	; 0x30
 8001d64:	7811      	ldrb	r1, [r2, #0]
 8001d66:	2943      	cmp	r1, #67	; 0x43
 8001d68:	d078      	beq.n	8001e5c <d_unqualified_name+0x210>
 8001d6a:	2944      	cmp	r1, #68	; 0x44
 8001d6c:	d173      	bne.n	8001e56 <d_unqualified_name+0x20a>
 8001d6e:	7853      	ldrb	r3, [r2, #1]
 8001d70:	3b30      	subs	r3, #48	; 0x30
 8001d72:	2b05      	cmp	r3, #5
 8001d74:	d84d      	bhi.n	8001e12 <d_unqualified_name+0x1c6>
 8001d76:	e8df f003 	tbb	[pc, r3]
 8001d7a:	2d48      	.short	0x2d48
 8001d7c:	4a4c4c46 	.word	0x4a4c4c46
 8001d80:	3201      	adds	r2, #1
 8001d82:	60c2      	str	r2, [r0, #12]
 8001d84:	f7fe fc9a 	bl	80006bc <d_source_name>
 8001d88:	4605      	mov	r5, r0
 8001d8a:	b120      	cbz	r0, 8001d96 <d_unqualified_name+0x14a>
 8001d8c:	4620      	mov	r0, r4
 8001d8e:	f7fe fc85 	bl	800069c <d_discriminator>
 8001d92:	2800      	cmp	r0, #0
 8001d94:	d1a1      	bne.n	8001cda <d_unqualified_name+0x8e>
 8001d96:	2000      	movs	r0, #0
 8001d98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001d9a:	6843      	ldr	r3, [r0, #4]
 8001d9c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001d9e:	689e      	ldr	r6, [r3, #8]
 8001da0:	6818      	ldr	r0, [r3, #0]
 8001da2:	4948      	ldr	r1, [pc, #288]	; (8001ec4 <d_unqualified_name+0x278>)
 8001da4:	4432      	add	r2, r6
 8001da6:	3207      	adds	r2, #7
 8001da8:	6322      	str	r2, [r4, #48]	; 0x30
 8001daa:	f003 fdcf 	bl	800594c <strcmp>
 8001dae:	2800      	cmp	r0, #0
 8001db0:	d193      	bne.n	8001cda <d_unqualified_name+0x8e>
 8001db2:	4620      	mov	r0, r4
 8001db4:	f7fe fc82 	bl	80006bc <d_source_name>
 8001db8:	462a      	mov	r2, r5
 8001dba:	4603      	mov	r3, r0
 8001dbc:	2135      	movs	r1, #53	; 0x35
 8001dbe:	4620      	mov	r0, r4
 8001dc0:	f7fe fa02 	bl	80001c8 <d_make_comp>
 8001dc4:	68e3      	ldr	r3, [r4, #12]
 8001dc6:	4605      	mov	r5, r0
 8001dc8:	7819      	ldrb	r1, [r3, #0]
 8001dca:	e77b      	b.n	8001cc4 <d_unqualified_name+0x78>
 8001dcc:	2918      	cmp	r1, #24
 8001dce:	d0c5      	beq.n	8001d5c <d_unqualified_name+0x110>
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	e7c8      	b.n	8001d66 <d_unqualified_name+0x11a>
 8001dd4:	2702      	movs	r7, #2
 8001dd6:	6961      	ldr	r1, [r4, #20]
 8001dd8:	69a5      	ldr	r5, [r4, #24]
 8001dda:	1c93      	adds	r3, r2, #2
 8001ddc:	42a9      	cmp	r1, r5
 8001dde:	60e3      	str	r3, [r4, #12]
 8001de0:	da37      	bge.n	8001e52 <d_unqualified_name+0x206>
 8001de2:	eb01 0541 	add.w	r5, r1, r1, lsl #1
 8001de6:	6926      	ldr	r6, [r4, #16]
 8001de8:	3101      	adds	r1, #1
 8001dea:	00ad      	lsls	r5, r5, #2
 8001dec:	6161      	str	r1, [r4, #20]
 8001dee:	1971      	adds	r1, r6, r5
 8001df0:	d02f      	beq.n	8001e52 <d_unqualified_name+0x206>
 8001df2:	b370      	cbz	r0, 8001e52 <d_unqualified_name+0x206>
 8001df4:	f04f 0c08 	mov.w	ip, #8
 8001df8:	f806 c005 	strb.w	ip, [r6, r5]
 8001dfc:	460d      	mov	r5, r1
 8001dfe:	710f      	strb	r7, [r1, #4]
 8001e00:	6088      	str	r0, [r1, #8]
 8001e02:	7891      	ldrb	r1, [r2, #2]
 8001e04:	e75e      	b.n	8001cc4 <d_unqualified_name+0x78>
 8001e06:	2703      	movs	r7, #3
 8001e08:	e7e5      	b.n	8001dd6 <d_unqualified_name+0x18a>
 8001e0a:	2701      	movs	r7, #1
 8001e0c:	e7e3      	b.n	8001dd6 <d_unqualified_name+0x18a>
 8001e0e:	2704      	movs	r7, #4
 8001e10:	e7e1      	b.n	8001dd6 <d_unqualified_name+0x18a>
 8001e12:	2500      	movs	r5, #0
 8001e14:	e758      	b.n	8001cc8 <d_unqualified_name+0x7c>
 8001e16:	3202      	adds	r2, #2
 8001e18:	60c2      	str	r2, [r0, #12]
 8001e1a:	f7fe fc05 	bl	8000628 <d_compact_number>
 8001e1e:	2800      	cmp	r0, #0
 8001e20:	db13      	blt.n	8001e4a <d_unqualified_name+0x1fe>
 8001e22:	6963      	ldr	r3, [r4, #20]
 8001e24:	69a2      	ldr	r2, [r4, #24]
 8001e26:	4293      	cmp	r3, r2
 8001e28:	da0f      	bge.n	8001e4a <d_unqualified_name+0x1fe>
 8001e2a:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8001e2e:	6921      	ldr	r1, [r4, #16]
 8001e30:	0092      	lsls	r2, r2, #2
 8001e32:	3301      	adds	r3, #1
 8001e34:	188d      	adds	r5, r1, r2
 8001e36:	6163      	str	r3, [r4, #20]
 8001e38:	d007      	beq.n	8001e4a <d_unqualified_name+0x1fe>
 8001e3a:	2346      	movs	r3, #70	; 0x46
 8001e3c:	548b      	strb	r3, [r1, r2]
 8001e3e:	6068      	str	r0, [r5, #4]
 8001e40:	6a23      	ldr	r3, [r4, #32]
 8001e42:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001e44:	4293      	cmp	r3, r2
 8001e46:	f6ff af7b 	blt.w	8001d40 <d_unqualified_name+0xf4>
 8001e4a:	68e3      	ldr	r3, [r4, #12]
 8001e4c:	2500      	movs	r5, #0
 8001e4e:	7819      	ldrb	r1, [r3, #0]
 8001e50:	e738      	b.n	8001cc4 <d_unqualified_name+0x78>
 8001e52:	2500      	movs	r5, #0
 8001e54:	e7d5      	b.n	8001e02 <d_unqualified_name+0x1b6>
 8001e56:	4613      	mov	r3, r2
 8001e58:	2500      	movs	r5, #0
 8001e5a:	e733      	b.n	8001cc4 <d_unqualified_name+0x78>
 8001e5c:	7853      	ldrb	r3, [r2, #1]
 8001e5e:	3b31      	subs	r3, #49	; 0x31
 8001e60:	2b04      	cmp	r3, #4
 8001e62:	d8d6      	bhi.n	8001e12 <d_unqualified_name+0x1c6>
 8001e64:	a101      	add	r1, pc, #4	; (adr r1, 8001e6c <d_unqualified_name+0x220>)
 8001e66:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001e6a:	bf00      	nop
 8001e6c:	08001eb3 	.word	0x08001eb3
 8001e70:	08001e81 	.word	0x08001e81
 8001e74:	08001ebb 	.word	0x08001ebb
 8001e78:	08001e13 	.word	0x08001e13
 8001e7c:	08001eb7 	.word	0x08001eb7
 8001e80:	2702      	movs	r7, #2
 8001e82:	6961      	ldr	r1, [r4, #20]
 8001e84:	69a5      	ldr	r5, [r4, #24]
 8001e86:	1c93      	adds	r3, r2, #2
 8001e88:	42a9      	cmp	r1, r5
 8001e8a:	60e3      	str	r3, [r4, #12]
 8001e8c:	dae1      	bge.n	8001e52 <d_unqualified_name+0x206>
 8001e8e:	eb01 0541 	add.w	r5, r1, r1, lsl #1
 8001e92:	6926      	ldr	r6, [r4, #16]
 8001e94:	3101      	adds	r1, #1
 8001e96:	00ad      	lsls	r5, r5, #2
 8001e98:	6161      	str	r1, [r4, #20]
 8001e9a:	1971      	adds	r1, r6, r5
 8001e9c:	d0d9      	beq.n	8001e52 <d_unqualified_name+0x206>
 8001e9e:	2800      	cmp	r0, #0
 8001ea0:	d0d7      	beq.n	8001e52 <d_unqualified_name+0x206>
 8001ea2:	f04f 0c07 	mov.w	ip, #7
 8001ea6:	f806 c005 	strb.w	ip, [r6, r5]
 8001eaa:	460d      	mov	r5, r1
 8001eac:	710f      	strb	r7, [r1, #4]
 8001eae:	6088      	str	r0, [r1, #8]
 8001eb0:	e7a7      	b.n	8001e02 <d_unqualified_name+0x1b6>
 8001eb2:	2701      	movs	r7, #1
 8001eb4:	e7e5      	b.n	8001e82 <d_unqualified_name+0x236>
 8001eb6:	2704      	movs	r7, #4
 8001eb8:	e7e3      	b.n	8001e82 <d_unqualified_name+0x236>
 8001eba:	2703      	movs	r7, #3
 8001ebc:	e7e1      	b.n	8001e82 <d_unqualified_name+0x236>
 8001ebe:	4605      	mov	r5, r0
 8001ec0:	7819      	ldrb	r1, [r3, #0]
 8001ec2:	e6ff      	b.n	8001cc4 <d_unqualified_name+0x78>
 8001ec4:	0800ffd0 	.word	0x0800ffd0

08001ec8 <d_expression>:
 8001ec8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001ecc:	68c1      	ldr	r1, [r0, #12]
 8001ece:	780b      	ldrb	r3, [r1, #0]
 8001ed0:	2b4c      	cmp	r3, #76	; 0x4c
 8001ed2:	4604      	mov	r4, r0
 8001ed4:	f000 809e 	beq.w	8002014 <d_expression+0x14c>
 8001ed8:	2b54      	cmp	r3, #84	; 0x54
 8001eda:	f000 809f 	beq.w	800201c <d_expression+0x154>
 8001ede:	2b73      	cmp	r3, #115	; 0x73
 8001ee0:	d057      	beq.n	8001f92 <d_expression+0xca>
 8001ee2:	2b66      	cmp	r3, #102	; 0x66
 8001ee4:	d02d      	beq.n	8001f42 <d_expression+0x7a>
 8001ee6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8001eea:	2a09      	cmp	r2, #9
 8001eec:	d80d      	bhi.n	8001f0a <d_expression+0x42>
 8001eee:	4620      	mov	r0, r4
 8001ef0:	f7ff feac 	bl	8001c4c <d_unqualified_name>
 8001ef4:	4605      	mov	r5, r0
 8001ef6:	2800      	cmp	r0, #0
 8001ef8:	f000 8083 	beq.w	8002002 <d_expression+0x13a>
 8001efc:	68e3      	ldr	r3, [r4, #12]
 8001efe:	781b      	ldrb	r3, [r3, #0]
 8001f00:	2b49      	cmp	r3, #73	; 0x49
 8001f02:	f000 80a3 	beq.w	800204c <d_expression+0x184>
 8001f06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001f0a:	2b6f      	cmp	r3, #111	; 0x6f
 8001f0c:	d07c      	beq.n	8002008 <d_expression+0x140>
 8001f0e:	2b69      	cmp	r3, #105	; 0x69
 8001f10:	f000 80a7 	beq.w	8002062 <d_expression+0x19a>
 8001f14:	2b74      	cmp	r3, #116	; 0x74
 8001f16:	d117      	bne.n	8001f48 <d_expression+0x80>
 8001f18:	784b      	ldrb	r3, [r1, #1]
 8001f1a:	2b6c      	cmp	r3, #108	; 0x6c
 8001f1c:	d114      	bne.n	8001f48 <d_expression+0x80>
 8001f1e:	f7fe ff01 	bl	8000d24 <d_type>
 8001f22:	68e1      	ldr	r1, [r4, #12]
 8001f24:	4605      	mov	r5, r0
 8001f26:	3102      	adds	r1, #2
 8001f28:	60e1      	str	r1, [r4, #12]
 8001f2a:	4620      	mov	r0, r4
 8001f2c:	2145      	movs	r1, #69	; 0x45
 8001f2e:	f000 f9a9 	bl	8002284 <d_exprlist>
 8001f32:	462a      	mov	r2, r5
 8001f34:	4603      	mov	r3, r0
 8001f36:	2130      	movs	r1, #48	; 0x30
 8001f38:	4620      	mov	r0, r4
 8001f3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001f3e:	f7fe b943 	b.w	80001c8 <d_make_comp>
 8001f42:	784b      	ldrb	r3, [r1, #1]
 8001f44:	2b70      	cmp	r3, #112	; 0x70
 8001f46:	d040      	beq.n	8001fca <d_expression+0x102>
 8001f48:	4620      	mov	r0, r4
 8001f4a:	f7ff fe01 	bl	8001b50 <d_operator_name>
 8001f4e:	4605      	mov	r5, r0
 8001f50:	2800      	cmp	r0, #0
 8001f52:	d056      	beq.n	8002002 <d_expression+0x13a>
 8001f54:	7806      	ldrb	r6, [r0, #0]
 8001f56:	2e31      	cmp	r6, #49	; 0x31
 8001f58:	d064      	beq.n	8002024 <d_expression+0x15c>
 8001f5a:	2e32      	cmp	r6, #50	; 0x32
 8001f5c:	d02b      	beq.n	8001fb6 <d_expression+0xee>
 8001f5e:	2e33      	cmp	r6, #51	; 0x33
 8001f60:	d14f      	bne.n	8002002 <d_expression+0x13a>
 8001f62:	2700      	movs	r7, #0
 8001f64:	68e3      	ldr	r3, [r4, #12]
 8001f66:	781a      	ldrb	r2, [r3, #0]
 8001f68:	2a5f      	cmp	r2, #95	; 0x5f
 8001f6a:	f000 810d 	beq.w	8002188 <d_expression+0x2c0>
 8001f6e:	4620      	mov	r0, r4
 8001f70:	f7ff ffaa 	bl	8001ec8 <d_expression>
 8001f74:	4603      	mov	r3, r0
 8001f76:	b12f      	cbz	r7, 8001f84 <d_expression+0xbc>
 8001f78:	461a      	mov	r2, r3
 8001f7a:	4620      	mov	r0, r4
 8001f7c:	2137      	movs	r1, #55	; 0x37
 8001f7e:	f7fe f923 	bl	80001c8 <d_make_comp>
 8001f82:	4603      	mov	r3, r0
 8001f84:	4620      	mov	r0, r4
 8001f86:	462a      	mov	r2, r5
 8001f88:	2135      	movs	r1, #53	; 0x35
 8001f8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001f8e:	f7fe b91b 	b.w	80001c8 <d_make_comp>
 8001f92:	784b      	ldrb	r3, [r1, #1]
 8001f94:	2b72      	cmp	r3, #114	; 0x72
 8001f96:	f000 80de 	beq.w	8002156 <d_expression+0x28e>
 8001f9a:	2b70      	cmp	r3, #112	; 0x70
 8001f9c:	d1d4      	bne.n	8001f48 <d_expression+0x80>
 8001f9e:	3102      	adds	r1, #2
 8001fa0:	60c1      	str	r1, [r0, #12]
 8001fa2:	f7ff ff91 	bl	8001ec8 <d_expression>
 8001fa6:	2149      	movs	r1, #73	; 0x49
 8001fa8:	4602      	mov	r2, r0
 8001faa:	2300      	movs	r3, #0
 8001fac:	4620      	mov	r0, r4
 8001fae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001fb2:	f7fe b909 	b.w	80001c8 <d_make_comp>
 8001fb6:	6843      	ldr	r3, [r0, #4]
 8001fb8:	2700      	movs	r7, #0
 8001fba:	2b03      	cmp	r3, #3
 8001fbc:	d821      	bhi.n	8002002 <d_expression+0x13a>
 8001fbe:	e8df f013 	tbh	[pc, r3, lsl #1]
 8001fc2:	0056      	.short	0x0056
 8001fc4:	009a013f 	.word	0x009a013f
 8001fc8:	005e      	.short	0x005e
 8001fca:	1c8b      	adds	r3, r1, #2
 8001fcc:	60c3      	str	r3, [r0, #12]
 8001fce:	788b      	ldrb	r3, [r1, #2]
 8001fd0:	2b54      	cmp	r3, #84	; 0x54
 8001fd2:	f000 80d5 	beq.w	8002180 <d_expression+0x2b8>
 8001fd6:	f7fe fb27 	bl	8000628 <d_compact_number>
 8001fda:	1c45      	adds	r5, r0, #1
 8001fdc:	d011      	beq.n	8002002 <d_expression+0x13a>
 8001fde:	6963      	ldr	r3, [r4, #20]
 8001fe0:	69a2      	ldr	r2, [r4, #24]
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	da0d      	bge.n	8002002 <d_expression+0x13a>
 8001fe6:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8001fea:	6921      	ldr	r1, [r4, #16]
 8001fec:	3301      	adds	r3, #1
 8001fee:	0092      	lsls	r2, r2, #2
 8001ff0:	6163      	str	r3, [r4, #20]
 8001ff2:	188b      	adds	r3, r1, r2
 8001ff4:	d005      	beq.n	8002002 <d_expression+0x13a>
 8001ff6:	2006      	movs	r0, #6
 8001ff8:	5488      	strb	r0, [r1, r2]
 8001ffa:	605d      	str	r5, [r3, #4]
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002002:	2000      	movs	r0, #0
 8002004:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002008:	784b      	ldrb	r3, [r1, #1]
 800200a:	2b6e      	cmp	r3, #110	; 0x6e
 800200c:	d19c      	bne.n	8001f48 <d_expression+0x80>
 800200e:	3102      	adds	r1, #2
 8002010:	60c1      	str	r1, [r0, #12]
 8002012:	e76c      	b.n	8001eee <d_expression+0x26>
 8002014:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002018:	f7fe bc60 	b.w	80008dc <d_expr_primary>
 800201c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002020:	f7fe bb1a 	b.w	8000658 <d_template_param>
 8002024:	f8d0 8004 	ldr.w	r8, [r0, #4]
 8002028:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800202a:	f8d8 2008 	ldr.w	r2, [r8, #8]
 800202e:	f8d8 7000 	ldr.w	r7, [r8]
 8002032:	498f      	ldr	r1, [pc, #572]	; (8002270 <d_expression+0x3a8>)
 8002034:	3a02      	subs	r2, #2
 8002036:	4413      	add	r3, r2
 8002038:	6323      	str	r3, [r4, #48]	; 0x30
 800203a:	4638      	mov	r0, r7
 800203c:	f003 fc86 	bl	800594c <strcmp>
 8002040:	2800      	cmp	r0, #0
 8002042:	f000 80a9 	beq.w	8002198 <d_expression+0x2d0>
 8002046:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800204a:	e7b6      	b.n	8001fba <d_expression+0xf2>
 800204c:	4620      	mov	r0, r4
 800204e:	f7fe fcab 	bl	80009a8 <d_template_args>
 8002052:	462a      	mov	r2, r5
 8002054:	4603      	mov	r3, r0
 8002056:	2104      	movs	r1, #4
 8002058:	4620      	mov	r0, r4
 800205a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800205e:	f7fe b8b3 	b.w	80001c8 <d_make_comp>
 8002062:	784b      	ldrb	r3, [r1, #1]
 8002064:	2b6c      	cmp	r3, #108	; 0x6c
 8002066:	f47f af6f 	bne.w	8001f48 <d_expression+0x80>
 800206a:	2500      	movs	r5, #0
 800206c:	e75b      	b.n	8001f26 <d_expression+0x5e>
 800206e:	4620      	mov	r0, r4
 8002070:	462a      	mov	r2, r5
 8002072:	2134      	movs	r1, #52	; 0x34
 8002074:	2300      	movs	r3, #0
 8002076:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800207a:	f7fe b8a5 	b.w	80001c8 <d_make_comp>
 800207e:	4638      	mov	r0, r7
 8002080:	497c      	ldr	r1, [pc, #496]	; (8002274 <d_expression+0x3ac>)
 8002082:	f003 fc63 	bl	800594c <strcmp>
 8002086:	2800      	cmp	r0, #0
 8002088:	f000 808a 	beq.w	80021a0 <d_expression+0x2d8>
 800208c:	783b      	ldrb	r3, [r7, #0]
 800208e:	2b6e      	cmp	r3, #110	; 0x6e
 8002090:	d1b7      	bne.n	8002002 <d_expression+0x13a>
 8002092:	787b      	ldrb	r3, [r7, #1]
 8002094:	2b77      	cmp	r3, #119	; 0x77
 8002096:	d001      	beq.n	800209c <d_expression+0x1d4>
 8002098:	2b61      	cmp	r3, #97	; 0x61
 800209a:	d1b2      	bne.n	8002002 <d_expression+0x13a>
 800209c:	215f      	movs	r1, #95	; 0x5f
 800209e:	4620      	mov	r0, r4
 80020a0:	f000 f8f0 	bl	8002284 <d_exprlist>
 80020a4:	4606      	mov	r6, r0
 80020a6:	4620      	mov	r0, r4
 80020a8:	f7fe fe3c 	bl	8000d24 <d_type>
 80020ac:	68e1      	ldr	r1, [r4, #12]
 80020ae:	780b      	ldrb	r3, [r1, #0]
 80020b0:	2b45      	cmp	r3, #69	; 0x45
 80020b2:	4607      	mov	r7, r0
 80020b4:	f000 80a9 	beq.w	800220a <d_expression+0x342>
 80020b8:	2b70      	cmp	r3, #112	; 0x70
 80020ba:	f000 80b5 	beq.w	8002228 <d_expression+0x360>
 80020be:	2b69      	cmp	r3, #105	; 0x69
 80020c0:	d19f      	bne.n	8002002 <d_expression+0x13a>
 80020c2:	784b      	ldrb	r3, [r1, #1]
 80020c4:	2b6c      	cmp	r3, #108	; 0x6c
 80020c6:	d19c      	bne.n	8002002 <d_expression+0x13a>
 80020c8:	4620      	mov	r0, r4
 80020ca:	f7ff fefd 	bl	8001ec8 <d_expression>
 80020ce:	4603      	mov	r3, r0
 80020d0:	463a      	mov	r2, r7
 80020d2:	4620      	mov	r0, r4
 80020d4:	213a      	movs	r1, #58	; 0x3a
 80020d6:	f7fe f877 	bl	80001c8 <d_make_comp>
 80020da:	4632      	mov	r2, r6
 80020dc:	4603      	mov	r3, r0
 80020de:	2139      	movs	r1, #57	; 0x39
 80020e0:	4620      	mov	r0, r4
 80020e2:	f7fe f871 	bl	80001c8 <d_make_comp>
 80020e6:	462a      	mov	r2, r5
 80020e8:	4603      	mov	r3, r0
 80020ea:	2138      	movs	r1, #56	; 0x38
 80020ec:	4620      	mov	r0, r4
 80020ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80020f2:	f7fe b869 	b.w	80001c8 <d_make_comp>
 80020f6:	686b      	ldr	r3, [r5, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	785a      	ldrb	r2, [r3, #1]
 80020fc:	2a63      	cmp	r2, #99	; 0x63
 80020fe:	d062      	beq.n	80021c6 <d_expression+0x2fe>
 8002100:	4620      	mov	r0, r4
 8002102:	f7ff fee1 	bl	8001ec8 <d_expression>
 8002106:	4680      	mov	r8, r0
 8002108:	4638      	mov	r0, r7
 800210a:	495b      	ldr	r1, [pc, #364]	; (8002278 <d_expression+0x3b0>)
 800210c:	f003 fc1e 	bl	800594c <strcmp>
 8002110:	2800      	cmp	r0, #0
 8002112:	d052      	beq.n	80021ba <d_expression+0x2f2>
 8002114:	4638      	mov	r0, r7
 8002116:	4959      	ldr	r1, [pc, #356]	; (800227c <d_expression+0x3b4>)
 8002118:	f003 fc18 	bl	800594c <strcmp>
 800211c:	b128      	cbz	r0, 800212a <d_expression+0x262>
 800211e:	4638      	mov	r0, r7
 8002120:	4957      	ldr	r1, [pc, #348]	; (8002280 <d_expression+0x3b8>)
 8002122:	f003 fc13 	bl	800594c <strcmp>
 8002126:	2800      	cmp	r0, #0
 8002128:	d16a      	bne.n	8002200 <d_expression+0x338>
 800212a:	4620      	mov	r0, r4
 800212c:	f7ff fd8e 	bl	8001c4c <d_unqualified_name>
 8002130:	68e3      	ldr	r3, [r4, #12]
 8002132:	781b      	ldrb	r3, [r3, #0]
 8002134:	2b49      	cmp	r3, #73	; 0x49
 8002136:	4606      	mov	r6, r0
 8002138:	d06b      	beq.n	8002212 <d_expression+0x34a>
 800213a:	4642      	mov	r2, r8
 800213c:	4633      	mov	r3, r6
 800213e:	4620      	mov	r0, r4
 8002140:	2137      	movs	r1, #55	; 0x37
 8002142:	f7fe f841 	bl	80001c8 <d_make_comp>
 8002146:	462a      	mov	r2, r5
 8002148:	4603      	mov	r3, r0
 800214a:	2136      	movs	r1, #54	; 0x36
 800214c:	4620      	mov	r0, r4
 800214e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002152:	f7fe b839 	b.w	80001c8 <d_make_comp>
 8002156:	3102      	adds	r1, #2
 8002158:	60c1      	str	r1, [r0, #12]
 800215a:	f7fe fde3 	bl	8000d24 <d_type>
 800215e:	4605      	mov	r5, r0
 8002160:	4620      	mov	r0, r4
 8002162:	f7ff fd73 	bl	8001c4c <d_unqualified_name>
 8002166:	68e1      	ldr	r1, [r4, #12]
 8002168:	7809      	ldrb	r1, [r1, #0]
 800216a:	2949      	cmp	r1, #73	; 0x49
 800216c:	4606      	mov	r6, r0
 800216e:	4620      	mov	r0, r4
 8002170:	d036      	beq.n	80021e0 <d_expression+0x318>
 8002172:	462a      	mov	r2, r5
 8002174:	4633      	mov	r3, r6
 8002176:	2101      	movs	r1, #1
 8002178:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800217c:	f7fe b824 	b.w	80001c8 <d_make_comp>
 8002180:	3103      	adds	r1, #3
 8002182:	60c1      	str	r1, [r0, #12]
 8002184:	2500      	movs	r5, #0
 8002186:	e72a      	b.n	8001fde <d_expression+0x116>
 8002188:	3301      	adds	r3, #1
 800218a:	60e3      	str	r3, [r4, #12]
 800218c:	4620      	mov	r0, r4
 800218e:	2145      	movs	r1, #69	; 0x45
 8002190:	f000 f878 	bl	8002284 <d_exprlist>
 8002194:	4603      	mov	r3, r0
 8002196:	e6ee      	b.n	8001f76 <d_expression+0xae>
 8002198:	4620      	mov	r0, r4
 800219a:	f7fe fdc3 	bl	8000d24 <d_type>
 800219e:	e6f0      	b.n	8001f82 <d_expression+0xba>
 80021a0:	4620      	mov	r0, r4
 80021a2:	f7ff fe91 	bl	8001ec8 <d_expression>
 80021a6:	4606      	mov	r6, r0
 80021a8:	4620      	mov	r0, r4
 80021aa:	f7ff fe8d 	bl	8001ec8 <d_expression>
 80021ae:	4607      	mov	r7, r0
 80021b0:	4620      	mov	r0, r4
 80021b2:	f7ff fe89 	bl	8001ec8 <d_expression>
 80021b6:	4603      	mov	r3, r0
 80021b8:	e78a      	b.n	80020d0 <d_expression+0x208>
 80021ba:	4620      	mov	r0, r4
 80021bc:	2145      	movs	r1, #69	; 0x45
 80021be:	f000 f861 	bl	8002284 <d_exprlist>
 80021c2:	4606      	mov	r6, r0
 80021c4:	e7b9      	b.n	800213a <d_expression+0x272>
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	f1a3 0263 	sub.w	r2, r3, #99	; 0x63
 80021cc:	2a01      	cmp	r2, #1
 80021ce:	d902      	bls.n	80021d6 <d_expression+0x30e>
 80021d0:	3b72      	subs	r3, #114	; 0x72
 80021d2:	2b01      	cmp	r3, #1
 80021d4:	d894      	bhi.n	8002100 <d_expression+0x238>
 80021d6:	4620      	mov	r0, r4
 80021d8:	f7fe fda4 	bl	8000d24 <d_type>
 80021dc:	4680      	mov	r8, r0
 80021de:	e793      	b.n	8002108 <d_expression+0x240>
 80021e0:	f7fe fbe2 	bl	80009a8 <d_template_args>
 80021e4:	4632      	mov	r2, r6
 80021e6:	4603      	mov	r3, r0
 80021e8:	2104      	movs	r1, #4
 80021ea:	4620      	mov	r0, r4
 80021ec:	f7fd ffec 	bl	80001c8 <d_make_comp>
 80021f0:	462a      	mov	r2, r5
 80021f2:	4603      	mov	r3, r0
 80021f4:	2101      	movs	r1, #1
 80021f6:	4620      	mov	r0, r4
 80021f8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80021fc:	f7fd bfe4 	b.w	80001c8 <d_make_comp>
 8002200:	4620      	mov	r0, r4
 8002202:	f7ff fe61 	bl	8001ec8 <d_expression>
 8002206:	4606      	mov	r6, r0
 8002208:	e797      	b.n	800213a <d_expression+0x272>
 800220a:	3101      	adds	r1, #1
 800220c:	60e1      	str	r1, [r4, #12]
 800220e:	2300      	movs	r3, #0
 8002210:	e75e      	b.n	80020d0 <d_expression+0x208>
 8002212:	4620      	mov	r0, r4
 8002214:	f7fe fbc8 	bl	80009a8 <d_template_args>
 8002218:	4632      	mov	r2, r6
 800221a:	4603      	mov	r3, r0
 800221c:	2104      	movs	r1, #4
 800221e:	4620      	mov	r0, r4
 8002220:	f7fd ffd2 	bl	80001c8 <d_make_comp>
 8002224:	4606      	mov	r6, r0
 8002226:	e788      	b.n	800213a <d_expression+0x272>
 8002228:	784b      	ldrb	r3, [r1, #1]
 800222a:	2b69      	cmp	r3, #105	; 0x69
 800222c:	f47f aee9 	bne.w	8002002 <d_expression+0x13a>
 8002230:	3102      	adds	r1, #2
 8002232:	60e1      	str	r1, [r4, #12]
 8002234:	4620      	mov	r0, r4
 8002236:	2145      	movs	r1, #69	; 0x45
 8002238:	f000 f824 	bl	8002284 <d_exprlist>
 800223c:	4603      	mov	r3, r0
 800223e:	e747      	b.n	80020d0 <d_expression+0x208>
 8002240:	b12f      	cbz	r7, 800224e <d_expression+0x386>
 8002242:	783b      	ldrb	r3, [r7, #0]
 8002244:	2b70      	cmp	r3, #112	; 0x70
 8002246:	d006      	beq.n	8002256 <d_expression+0x38e>
 8002248:	2b6d      	cmp	r3, #109	; 0x6d
 800224a:	d004      	beq.n	8002256 <d_expression+0x38e>
 800224c:	2700      	movs	r7, #0
 800224e:	2e33      	cmp	r6, #51	; 0x33
 8002250:	f47f ae8d 	bne.w	8001f6e <d_expression+0xa6>
 8002254:	e686      	b.n	8001f64 <d_expression+0x9c>
 8002256:	787a      	ldrb	r2, [r7, #1]
 8002258:	429a      	cmp	r2, r3
 800225a:	d1f7      	bne.n	800224c <d_expression+0x384>
 800225c:	68e3      	ldr	r3, [r4, #12]
 800225e:	781a      	ldrb	r2, [r3, #0]
 8002260:	2a5f      	cmp	r2, #95	; 0x5f
 8002262:	d001      	beq.n	8002268 <d_expression+0x3a0>
 8002264:	2701      	movs	r7, #1
 8002266:	e7f2      	b.n	800224e <d_expression+0x386>
 8002268:	3301      	adds	r3, #1
 800226a:	60e3      	str	r3, [r4, #12]
 800226c:	2700      	movs	r7, #0
 800226e:	e7ee      	b.n	800224e <d_expression+0x386>
 8002270:	0801047c 	.word	0x0801047c
 8002274:	0800ffe0 	.word	0x0800ffe0
 8002278:	0800ffd4 	.word	0x0800ffd4
 800227c:	0800ffd8 	.word	0x0800ffd8
 8002280:	0800ffdc 	.word	0x0800ffdc

08002284 <d_exprlist>:
 8002284:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002286:	68c3      	ldr	r3, [r0, #12]
 8002288:	460f      	mov	r7, r1
 800228a:	7819      	ldrb	r1, [r3, #0]
 800228c:	b083      	sub	sp, #12
 800228e:	2200      	movs	r2, #0
 8002290:	42b9      	cmp	r1, r7
 8002292:	4604      	mov	r4, r0
 8002294:	9201      	str	r2, [sp, #4]
 8002296:	bf18      	it	ne
 8002298:	ae01      	addne	r6, sp, #4
 800229a:	d10a      	bne.n	80022b2 <d_exprlist+0x2e>
 800229c:	e01b      	b.n	80022d6 <d_exprlist+0x52>
 800229e:	f7fd ff93 	bl	80001c8 <d_make_comp>
 80022a2:	6030      	str	r0, [r6, #0]
 80022a4:	f100 0608 	add.w	r6, r0, #8
 80022a8:	b168      	cbz	r0, 80022c6 <d_exprlist+0x42>
 80022aa:	68e3      	ldr	r3, [r4, #12]
 80022ac:	781a      	ldrb	r2, [r3, #0]
 80022ae:	42ba      	cmp	r2, r7
 80022b0:	d00c      	beq.n	80022cc <d_exprlist+0x48>
 80022b2:	4620      	mov	r0, r4
 80022b4:	f7ff fe08 	bl	8001ec8 <d_expression>
 80022b8:	4605      	mov	r5, r0
 80022ba:	212e      	movs	r1, #46	; 0x2e
 80022bc:	4620      	mov	r0, r4
 80022be:	462a      	mov	r2, r5
 80022c0:	2300      	movs	r3, #0
 80022c2:	2d00      	cmp	r5, #0
 80022c4:	d1eb      	bne.n	800229e <d_exprlist+0x1a>
 80022c6:	2000      	movs	r0, #0
 80022c8:	b003      	add	sp, #12
 80022ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022cc:	9801      	ldr	r0, [sp, #4]
 80022ce:	3301      	adds	r3, #1
 80022d0:	60e3      	str	r3, [r4, #12]
 80022d2:	b003      	add	sp, #12
 80022d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022d6:	3301      	adds	r3, #1
 80022d8:	60c3      	str	r3, [r0, #12]
 80022da:	212e      	movs	r1, #46	; 0x2e
 80022dc:	4613      	mov	r3, r2
 80022de:	b003      	add	sp, #12
 80022e0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80022e4:	f7fd bf70 	b.w	80001c8 <d_make_comp>

080022e8 <d_append_string>:
 80022e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80022ec:	4604      	mov	r4, r0
 80022ee:	4608      	mov	r0, r1
 80022f0:	460d      	mov	r5, r1
 80022f2:	f00a fa61 	bl	800c7b8 <strlen>
 80022f6:	b348      	cbz	r0, 800234c <d_append_string+0x64>
 80022f8:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80022fc:	182f      	adds	r7, r5, r0
 80022fe:	f04f 0800 	mov.w	r8, #0
 8002302:	e009      	b.n	8002318 <d_append_string+0x30>
 8002304:	460b      	mov	r3, r1
 8002306:	42bd      	cmp	r5, r7
 8002308:	f101 0101 	add.w	r1, r1, #1
 800230c:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002310:	54e6      	strb	r6, [r4, r3]
 8002312:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8002316:	d019      	beq.n	800234c <d_append_string+0x64>
 8002318:	29ff      	cmp	r1, #255	; 0xff
 800231a:	f815 6b01 	ldrb.w	r6, [r5], #1
 800231e:	d1f1      	bne.n	8002304 <d_append_string+0x1c>
 8002320:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002324:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8002328:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800232c:	4620      	mov	r0, r4
 800232e:	4798      	blx	r3
 8002330:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002334:	3301      	adds	r3, #1
 8002336:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800233a:	2300      	movs	r3, #0
 800233c:	2101      	movs	r1, #1
 800233e:	42bd      	cmp	r5, r7
 8002340:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002344:	54e6      	strb	r6, [r4, r3]
 8002346:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 800234a:	d1e5      	bne.n	8002318 <d_append_string+0x30>
 800234c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002350 <d_print_comp.part.10>:
 8002350:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002354:	7813      	ldrb	r3, [r2, #0]
 8002356:	b097      	sub	sp, #92	; 0x5c
 8002358:	4615      	mov	r5, r2
 800235a:	4604      	mov	r4, r0
 800235c:	460e      	mov	r6, r1
 800235e:	2b4b      	cmp	r3, #75	; 0x4b
 8002360:	f201 818c 	bhi.w	800367c <d_print_comp.part.10+0x132c>
 8002364:	e8df f013 	tbh	[pc, r3, lsl #1]
 8002368:	03a80488 	.word	0x03a80488
 800236c:	031f03a8 	.word	0x031f03a8
 8002370:	04e004f8 	.word	0x04e004f8
 8002374:	031a0561 	.word	0x031a0561
 8002378:	02e10308 	.word	0x02e10308
 800237c:	029302ba 	.word	0x029302ba
 8002380:	022e026c 	.word	0x022e026c
 8002384:	01e00207 	.word	0x01e00207
 8002388:	019201b9 	.word	0x019201b9
 800238c:	0144016b 	.word	0x0144016b
 8002390:	00f6011d 	.word	0x00f6011d
 8002394:	00a800cf 	.word	0x00a800cf
 8002398:	006b0080 	.word	0x006b0080
 800239c:	006b006b 	.word	0x006b006b
 80023a0:	004c004c 	.word	0x004c004c
 80023a4:	004c004c 	.word	0x004c004c
 80023a8:	004c004c 	.word	0x004c004c
 80023ac:	08ed004c 	.word	0x08ed004c
 80023b0:	004c08ed 	.word	0x004c08ed
 80023b4:	08bf004c 	.word	0x08bf004c
 80023b8:	07b3090f 	.word	0x07b3090f
 80023bc:	07250742 	.word	0x07250742
 80023c0:	072506e2 	.word	0x072506e2
 80023c4:	06ae06ae 	.word	0x06ae06ae
 80023c8:	09150965 	.word	0x09150965
 80023cc:	0898093e 	.word	0x0898093e
 80023d0:	0547055b 	.word	0x0547055b
 80023d4:	0536053b 	.word	0x0536053b
 80023d8:	06700675 	.word	0x06700675
 80023dc:	06310670 	.word	0x06310670
 80023e0:	05fa0631 	.word	0x05fa0631
 80023e4:	05e105ef 	.word	0x05e105ef
 80023e8:	058905b0 	.word	0x058905b0
 80023ec:	08230871 	.word	0x08230871
 80023f0:	098a084a 	.word	0x098a084a
 80023f4:	07ee07c8 	.word	0x07ee07c8
 80023f8:	040c0461 	.word	0x040c0461
 80023fc:	04b503d5 	.word	0x04b503d5
 8002400:	f8d4 2114 	ldr.w	r2, [r4, #276]	; 0x114
 8002404:	ab16      	add	r3, sp, #88	; 0x58
 8002406:	2100      	movs	r1, #0
 8002408:	f843 2d40 	str.w	r2, [r3, #-64]!
 800240c:	f8d4 2110 	ldr.w	r2, [r4, #272]	; 0x110
 8002410:	9507      	str	r5, [sp, #28]
 8002412:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 8002416:	9108      	str	r1, [sp, #32]
 8002418:	9209      	str	r2, [sp, #36]	; 0x24
 800241a:	686a      	ldr	r2, [r5, #4]
 800241c:	4620      	mov	r0, r4
 800241e:	4631      	mov	r1, r6
 8002420:	f002 fa2c 	bl	800487c <d_print_comp>
 8002424:	9b08      	ldr	r3, [sp, #32]
 8002426:	b923      	cbnz	r3, 8002432 <d_print_comp.part.10+0xe2>
 8002428:	4631      	mov	r1, r6
 800242a:	462a      	mov	r2, r5
 800242c:	4620      	mov	r0, r4
 800242e:	f002 fa31 	bl	8004894 <d_print_mod>
 8002432:	9b06      	ldr	r3, [sp, #24]
 8002434:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 8002438:	b017      	add	sp, #92	; 0x5c
 800243a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800243e:	f8d0 7114 	ldr.w	r7, [r0, #276]	; 0x114
 8002442:	463a      	mov	r2, r7
 8002444:	2f00      	cmp	r7, #0
 8002446:	d0dd      	beq.n	8002404 <d_print_comp.part.10+0xb4>
 8002448:	6891      	ldr	r1, [r2, #8]
 800244a:	b941      	cbnz	r1, 800245e <d_print_comp.part.10+0x10e>
 800244c:	6851      	ldr	r1, [r2, #4]
 800244e:	7809      	ldrb	r1, [r1, #0]
 8002450:	f1a1 0019 	sub.w	r0, r1, #25
 8002454:	2802      	cmp	r0, #2
 8002456:	d805      	bhi.n	8002464 <d_print_comp.part.10+0x114>
 8002458:	428b      	cmp	r3, r1
 800245a:	f001 854f 	beq.w	8003efc <d_print_comp.part.10+0x1bac>
 800245e:	6812      	ldr	r2, [r2, #0]
 8002460:	2a00      	cmp	r2, #0
 8002462:	d1f1      	bne.n	8002448 <d_print_comp.part.10+0xf8>
 8002464:	463a      	mov	r2, r7
 8002466:	e7cd      	b.n	8002404 <d_print_comp.part.10+0xb4>
 8002468:	6897      	ldr	r7, [r2, #8]
 800246a:	f8d2 9004 	ldr.w	r9, [r2, #4]
 800246e:	2f00      	cmp	r7, #0
 8002470:	d0e2      	beq.n	8002438 <d_print_comp.part.10+0xe8>
 8002472:	2500      	movs	r5, #0
 8002474:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002478:	46a8      	mov	r8, r5
 800247a:	e009      	b.n	8002490 <d_print_comp.part.10+0x140>
 800247c:	460b      	mov	r3, r1
 800247e:	3101      	adds	r1, #1
 8002480:	3501      	adds	r5, #1
 8002482:	42af      	cmp	r7, r5
 8002484:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002488:	54e6      	strb	r6, [r4, r3]
 800248a:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 800248e:	d0d3      	beq.n	8002438 <d_print_comp.part.10+0xe8>
 8002490:	29ff      	cmp	r1, #255	; 0xff
 8002492:	f819 6005 	ldrb.w	r6, [r9, r5]
 8002496:	d1f1      	bne.n	800247c <d_print_comp.part.10+0x12c>
 8002498:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800249c:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80024a0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80024a4:	4620      	mov	r0, r4
 80024a6:	4798      	blx	r3
 80024a8:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80024ac:	3301      	adds	r3, #1
 80024ae:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80024b2:	2101      	movs	r1, #1
 80024b4:	2300      	movs	r3, #0
 80024b6:	e7e3      	b.n	8002480 <d_print_comp.part.10+0x130>
 80024b8:	4fd6      	ldr	r7, [pc, #856]	; (8002814 <d_print_comp.part.10+0x4c4>)
 80024ba:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80024be:	f107 0a11 	add.w	sl, r7, #17
 80024c2:	f04f 0900 	mov.w	r9, #0
 80024c6:	e00a      	b.n	80024de <d_print_comp.part.10+0x18e>
 80024c8:	460b      	mov	r3, r1
 80024ca:	3101      	adds	r1, #1
 80024cc:	4557      	cmp	r7, sl
 80024ce:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80024d2:	f804 8003 	strb.w	r8, [r4, r3]
 80024d6:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 80024da:	f001 8208 	beq.w	80038ee <d_print_comp.part.10+0x159e>
 80024de:	29ff      	cmp	r1, #255	; 0xff
 80024e0:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 80024e4:	d1f0      	bne.n	80024c8 <d_print_comp.part.10+0x178>
 80024e6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80024ea:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80024ee:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80024f2:	4620      	mov	r0, r4
 80024f4:	4798      	blx	r3
 80024f6:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80024fa:	3301      	adds	r3, #1
 80024fc:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002500:	2101      	movs	r1, #1
 8002502:	2300      	movs	r3, #0
 8002504:	e7e2      	b.n	80024cc <d_print_comp.part.10+0x17c>
 8002506:	4fc4      	ldr	r7, [pc, #784]	; (8002818 <d_print_comp.part.10+0x4c8>)
 8002508:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800250c:	f107 0a15 	add.w	sl, r7, #21
 8002510:	f04f 0900 	mov.w	r9, #0
 8002514:	e00a      	b.n	800252c <d_print_comp.part.10+0x1dc>
 8002516:	460b      	mov	r3, r1
 8002518:	3101      	adds	r1, #1
 800251a:	4557      	cmp	r7, sl
 800251c:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002520:	f804 8003 	strb.w	r8, [r4, r3]
 8002524:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8002528:	f001 80ec 	beq.w	8003704 <d_print_comp.part.10+0x13b4>
 800252c:	29ff      	cmp	r1, #255	; 0xff
 800252e:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 8002532:	d1f0      	bne.n	8002516 <d_print_comp.part.10+0x1c6>
 8002534:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002538:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 800253c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002540:	4620      	mov	r0, r4
 8002542:	4798      	blx	r3
 8002544:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002548:	3301      	adds	r3, #1
 800254a:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800254e:	2101      	movs	r1, #1
 8002550:	2300      	movs	r3, #0
 8002552:	e7e2      	b.n	800251a <d_print_comp.part.10+0x1ca>
 8002554:	4fb1      	ldr	r7, [pc, #708]	; (800281c <d_print_comp.part.10+0x4cc>)
 8002556:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800255a:	f107 0a19 	add.w	sl, r7, #25
 800255e:	f04f 0900 	mov.w	r9, #0
 8002562:	e00a      	b.n	800257a <d_print_comp.part.10+0x22a>
 8002564:	460b      	mov	r3, r1
 8002566:	3101      	adds	r1, #1
 8002568:	4557      	cmp	r7, sl
 800256a:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800256e:	f804 8003 	strb.w	r8, [r4, r3]
 8002572:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8002576:	f001 80b4 	beq.w	80036e2 <d_print_comp.part.10+0x1392>
 800257a:	29ff      	cmp	r1, #255	; 0xff
 800257c:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 8002580:	d1f0      	bne.n	8002564 <d_print_comp.part.10+0x214>
 8002582:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002586:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 800258a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800258e:	4620      	mov	r0, r4
 8002590:	4798      	blx	r3
 8002592:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002596:	3301      	adds	r3, #1
 8002598:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800259c:	2101      	movs	r1, #1
 800259e:	2300      	movs	r3, #0
 80025a0:	e7e2      	b.n	8002568 <d_print_comp.part.10+0x218>
 80025a2:	4f9f      	ldr	r7, [pc, #636]	; (8002820 <d_print_comp.part.10+0x4d0>)
 80025a4:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80025a8:	f107 0a16 	add.w	sl, r7, #22
 80025ac:	f04f 0900 	mov.w	r9, #0
 80025b0:	e00a      	b.n	80025c8 <d_print_comp.part.10+0x278>
 80025b2:	460b      	mov	r3, r1
 80025b4:	3101      	adds	r1, #1
 80025b6:	4557      	cmp	r7, sl
 80025b8:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80025bc:	f804 8003 	strb.w	r8, [r4, r3]
 80025c0:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 80025c4:	f001 80d7 	beq.w	8003776 <d_print_comp.part.10+0x1426>
 80025c8:	29ff      	cmp	r1, #255	; 0xff
 80025ca:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 80025ce:	d1f0      	bne.n	80025b2 <d_print_comp.part.10+0x262>
 80025d0:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80025d4:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80025d8:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80025dc:	4620      	mov	r0, r4
 80025de:	4798      	blx	r3
 80025e0:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80025e4:	3301      	adds	r3, #1
 80025e6:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80025ea:	2101      	movs	r1, #1
 80025ec:	2300      	movs	r3, #0
 80025ee:	e7e2      	b.n	80025b6 <d_print_comp.part.10+0x266>
 80025f0:	4f8c      	ldr	r7, [pc, #560]	; (8002824 <d_print_comp.part.10+0x4d4>)
 80025f2:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80025f6:	f107 0a13 	add.w	sl, r7, #19
 80025fa:	f04f 0900 	mov.w	r9, #0
 80025fe:	e00a      	b.n	8002616 <d_print_comp.part.10+0x2c6>
 8002600:	460b      	mov	r3, r1
 8002602:	3101      	adds	r1, #1
 8002604:	4557      	cmp	r7, sl
 8002606:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800260a:	f804 8003 	strb.w	r8, [r4, r3]
 800260e:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8002612:	f001 80a9 	beq.w	8003768 <d_print_comp.part.10+0x1418>
 8002616:	29ff      	cmp	r1, #255	; 0xff
 8002618:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 800261c:	d1f0      	bne.n	8002600 <d_print_comp.part.10+0x2b0>
 800261e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002622:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002626:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800262a:	4620      	mov	r0, r4
 800262c:	4798      	blx	r3
 800262e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002632:	3301      	adds	r3, #1
 8002634:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002638:	2101      	movs	r1, #1
 800263a:	2300      	movs	r3, #0
 800263c:	e7e2      	b.n	8002604 <d_print_comp.part.10+0x2b4>
 800263e:	4f7a      	ldr	r7, [pc, #488]	; (8002828 <d_print_comp.part.10+0x4d8>)
 8002640:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002644:	f107 0a0f 	add.w	sl, r7, #15
 8002648:	f04f 0900 	mov.w	r9, #0
 800264c:	e00a      	b.n	8002664 <d_print_comp.part.10+0x314>
 800264e:	460b      	mov	r3, r1
 8002650:	3101      	adds	r1, #1
 8002652:	4557      	cmp	r7, sl
 8002654:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002658:	f804 8003 	strb.w	r8, [r4, r3]
 800265c:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8002660:	f001 8090 	beq.w	8003784 <d_print_comp.part.10+0x1434>
 8002664:	29ff      	cmp	r1, #255	; 0xff
 8002666:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 800266a:	d1f0      	bne.n	800264e <d_print_comp.part.10+0x2fe>
 800266c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002670:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002674:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002678:	4620      	mov	r0, r4
 800267a:	4798      	blx	r3
 800267c:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002680:	3301      	adds	r3, #1
 8002682:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002686:	2101      	movs	r1, #1
 8002688:	2300      	movs	r3, #0
 800268a:	e7e2      	b.n	8002652 <d_print_comp.part.10+0x302>
 800268c:	4f67      	ldr	r7, [pc, #412]	; (800282c <d_print_comp.part.10+0x4dc>)
 800268e:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002692:	f107 0a1a 	add.w	sl, r7, #26
 8002696:	f04f 0900 	mov.w	r9, #0
 800269a:	e00a      	b.n	80026b2 <d_print_comp.part.10+0x362>
 800269c:	460b      	mov	r3, r1
 800269e:	3101      	adds	r1, #1
 80026a0:	4557      	cmp	r7, sl
 80026a2:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80026a6:	f804 8003 	strb.w	r8, [r4, r3]
 80026aa:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 80026ae:	f001 8011 	beq.w	80036d4 <d_print_comp.part.10+0x1384>
 80026b2:	29ff      	cmp	r1, #255	; 0xff
 80026b4:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 80026b8:	d1f0      	bne.n	800269c <d_print_comp.part.10+0x34c>
 80026ba:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80026be:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80026c2:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80026c6:	4620      	mov	r0, r4
 80026c8:	4798      	blx	r3
 80026ca:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80026ce:	3301      	adds	r3, #1
 80026d0:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80026d4:	2101      	movs	r1, #1
 80026d6:	2300      	movs	r3, #0
 80026d8:	e7e2      	b.n	80026a0 <d_print_comp.part.10+0x350>
 80026da:	4f55      	ldr	r7, [pc, #340]	; (8002830 <d_print_comp.part.10+0x4e0>)
 80026dc:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80026e0:	f107 0a11 	add.w	sl, r7, #17
 80026e4:	f04f 0900 	mov.w	r9, #0
 80026e8:	e00a      	b.n	8002700 <d_print_comp.part.10+0x3b0>
 80026ea:	460b      	mov	r3, r1
 80026ec:	3101      	adds	r1, #1
 80026ee:	4557      	cmp	r7, sl
 80026f0:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80026f4:	f804 8003 	strb.w	r8, [r4, r3]
 80026f8:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 80026fc:	f001 80a5 	beq.w	800384a <d_print_comp.part.10+0x14fa>
 8002700:	29ff      	cmp	r1, #255	; 0xff
 8002702:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 8002706:	d1f0      	bne.n	80026ea <d_print_comp.part.10+0x39a>
 8002708:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800270c:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002710:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002714:	4620      	mov	r0, r4
 8002716:	4798      	blx	r3
 8002718:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800271c:	3301      	adds	r3, #1
 800271e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002722:	2101      	movs	r1, #1
 8002724:	2300      	movs	r3, #0
 8002726:	e7e2      	b.n	80026ee <d_print_comp.part.10+0x39e>
 8002728:	4f42      	ldr	r7, [pc, #264]	; (8002834 <d_print_comp.part.10+0x4e4>)
 800272a:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800272e:	f107 0a15 	add.w	sl, r7, #21
 8002732:	f04f 0900 	mov.w	r9, #0
 8002736:	e00a      	b.n	800274e <d_print_comp.part.10+0x3fe>
 8002738:	460b      	mov	r3, r1
 800273a:	3101      	adds	r1, #1
 800273c:	4557      	cmp	r7, sl
 800273e:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002742:	f804 8003 	strb.w	r8, [r4, r3]
 8002746:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 800274a:	f001 8077 	beq.w	800383c <d_print_comp.part.10+0x14ec>
 800274e:	29ff      	cmp	r1, #255	; 0xff
 8002750:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 8002754:	d1f0      	bne.n	8002738 <d_print_comp.part.10+0x3e8>
 8002756:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800275a:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 800275e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002762:	4620      	mov	r0, r4
 8002764:	4798      	blx	r3
 8002766:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800276a:	3301      	adds	r3, #1
 800276c:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002770:	2101      	movs	r1, #1
 8002772:	2300      	movs	r3, #0
 8002774:	e7e2      	b.n	800273c <d_print_comp.part.10+0x3ec>
 8002776:	4f30      	ldr	r7, [pc, #192]	; (8002838 <d_print_comp.part.10+0x4e8>)
 8002778:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800277c:	f107 0a10 	add.w	sl, r7, #16
 8002780:	f04f 0900 	mov.w	r9, #0
 8002784:	e00a      	b.n	800279c <d_print_comp.part.10+0x44c>
 8002786:	460b      	mov	r3, r1
 8002788:	3101      	adds	r1, #1
 800278a:	4557      	cmp	r7, sl
 800278c:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002790:	f804 8003 	strb.w	r8, [r4, r3]
 8002794:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8002798:	f001 8049 	beq.w	800382e <d_print_comp.part.10+0x14de>
 800279c:	29ff      	cmp	r1, #255	; 0xff
 800279e:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 80027a2:	d1f0      	bne.n	8002786 <d_print_comp.part.10+0x436>
 80027a4:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80027a8:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80027ac:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80027b0:	4620      	mov	r0, r4
 80027b2:	4798      	blx	r3
 80027b4:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80027b8:	3301      	adds	r3, #1
 80027ba:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80027be:	2101      	movs	r1, #1
 80027c0:	2300      	movs	r3, #0
 80027c2:	e7e2      	b.n	800278a <d_print_comp.part.10+0x43a>
 80027c4:	4f1d      	ldr	r7, [pc, #116]	; (800283c <d_print_comp.part.10+0x4ec>)
 80027c6:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80027ca:	f107 0a12 	add.w	sl, r7, #18
 80027ce:	f04f 0900 	mov.w	r9, #0
 80027d2:	e00a      	b.n	80027ea <d_print_comp.part.10+0x49a>
 80027d4:	460b      	mov	r3, r1
 80027d6:	3101      	adds	r1, #1
 80027d8:	4557      	cmp	r7, sl
 80027da:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80027de:	f804 8003 	strb.w	r8, [r4, r3]
 80027e2:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 80027e6:	f001 801b 	beq.w	8003820 <d_print_comp.part.10+0x14d0>
 80027ea:	29ff      	cmp	r1, #255	; 0xff
 80027ec:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 80027f0:	d1f0      	bne.n	80027d4 <d_print_comp.part.10+0x484>
 80027f2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80027f6:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80027fa:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80027fe:	4620      	mov	r0, r4
 8002800:	4798      	blx	r3
 8002802:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002806:	3301      	adds	r3, #1
 8002808:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800280c:	2101      	movs	r1, #1
 800280e:	2300      	movs	r3, #0
 8002810:	e7e2      	b.n	80027d8 <d_print_comp.part.10+0x488>
 8002812:	bf00      	nop
 8002814:	0801012b 	.word	0x0801012b
 8002818:	08010113 	.word	0x08010113
 800281c:	080100f7 	.word	0x080100f7
 8002820:	080100df 	.word	0x080100df
 8002824:	080100cb 	.word	0x080100cb
 8002828:	080100bb 	.word	0x080100bb
 800282c:	0801009f 	.word	0x0801009f
 8002830:	0801008b 	.word	0x0801008b
 8002834:	08010087 	.word	0x08010087
 8002838:	08010073 	.word	0x08010073
 800283c:	0801005f 	.word	0x0801005f
 8002840:	4fc9      	ldr	r7, [pc, #804]	; (8002b68 <d_print_comp.part.10+0x818>)
 8002842:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002846:	f107 0a0d 	add.w	sl, r7, #13
 800284a:	f04f 0900 	mov.w	r9, #0
 800284e:	e00a      	b.n	8002866 <d_print_comp.part.10+0x516>
 8002850:	460b      	mov	r3, r1
 8002852:	3101      	adds	r1, #1
 8002854:	4557      	cmp	r7, sl
 8002856:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800285a:	f804 8003 	strb.w	r8, [r4, r3]
 800285e:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8002862:	f000 87cf 	beq.w	8003804 <d_print_comp.part.10+0x14b4>
 8002866:	29ff      	cmp	r1, #255	; 0xff
 8002868:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 800286c:	d1f0      	bne.n	8002850 <d_print_comp.part.10+0x500>
 800286e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002872:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002876:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800287a:	4620      	mov	r0, r4
 800287c:	4798      	blx	r3
 800287e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002882:	3301      	adds	r3, #1
 8002884:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002888:	2101      	movs	r1, #1
 800288a:	2300      	movs	r3, #0
 800288c:	e7e2      	b.n	8002854 <d_print_comp.part.10+0x504>
 800288e:	4fb7      	ldr	r7, [pc, #732]	; (8002b6c <d_print_comp.part.10+0x81c>)
 8002890:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002894:	f107 0a18 	add.w	sl, r7, #24
 8002898:	f04f 0900 	mov.w	r9, #0
 800289c:	e00a      	b.n	80028b4 <d_print_comp.part.10+0x564>
 800289e:	460b      	mov	r3, r1
 80028a0:	3101      	adds	r1, #1
 80028a2:	4557      	cmp	r7, sl
 80028a4:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80028a8:	f804 8003 	strb.w	r8, [r4, r3]
 80028ac:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 80028b0:	f000 877d 	beq.w	80037ae <d_print_comp.part.10+0x145e>
 80028b4:	29ff      	cmp	r1, #255	; 0xff
 80028b6:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 80028ba:	d1f0      	bne.n	800289e <d_print_comp.part.10+0x54e>
 80028bc:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80028c0:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80028c4:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80028c8:	4620      	mov	r0, r4
 80028ca:	4798      	blx	r3
 80028cc:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80028d0:	3301      	adds	r3, #1
 80028d2:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80028d6:	2101      	movs	r1, #1
 80028d8:	2300      	movs	r3, #0
 80028da:	e7e2      	b.n	80028a2 <d_print_comp.part.10+0x552>
 80028dc:	4fa4      	ldr	r7, [pc, #656]	; (8002b70 <d_print_comp.part.10+0x820>)
 80028de:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80028e2:	f107 0a08 	add.w	sl, r7, #8
 80028e6:	f04f 0900 	mov.w	r9, #0
 80028ea:	e00a      	b.n	8002902 <d_print_comp.part.10+0x5b2>
 80028ec:	460b      	mov	r3, r1
 80028ee:	3101      	adds	r1, #1
 80028f0:	4557      	cmp	r7, sl
 80028f2:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80028f6:	f804 8003 	strb.w	r8, [r4, r3]
 80028fa:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 80028fe:	f000 874f 	beq.w	80037a0 <d_print_comp.part.10+0x1450>
 8002902:	29ff      	cmp	r1, #255	; 0xff
 8002904:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 8002908:	d1f0      	bne.n	80028ec <d_print_comp.part.10+0x59c>
 800290a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800290e:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002912:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002916:	4620      	mov	r0, r4
 8002918:	4798      	blx	r3
 800291a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800291e:	3301      	adds	r3, #1
 8002920:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002924:	2101      	movs	r1, #1
 8002926:	2300      	movs	r3, #0
 8002928:	e7e2      	b.n	80028f0 <d_print_comp.part.10+0x5a0>
 800292a:	4f92      	ldr	r7, [pc, #584]	; (8002b74 <d_print_comp.part.10+0x824>)
 800292c:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002930:	f107 0a0b 	add.w	sl, r7, #11
 8002934:	f04f 0900 	mov.w	r9, #0
 8002938:	e00a      	b.n	8002950 <d_print_comp.part.10+0x600>
 800293a:	460b      	mov	r3, r1
 800293c:	3101      	adds	r1, #1
 800293e:	4557      	cmp	r7, sl
 8002940:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002944:	f804 8003 	strb.w	r8, [r4, r3]
 8002948:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 800294c:	f000 8721 	beq.w	8003792 <d_print_comp.part.10+0x1442>
 8002950:	29ff      	cmp	r1, #255	; 0xff
 8002952:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 8002956:	d1f0      	bne.n	800293a <d_print_comp.part.10+0x5ea>
 8002958:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800295c:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002960:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002964:	4620      	mov	r0, r4
 8002966:	4798      	blx	r3
 8002968:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800296c:	3301      	adds	r3, #1
 800296e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002972:	2101      	movs	r1, #1
 8002974:	2300      	movs	r3, #0
 8002976:	e7e2      	b.n	800293e <d_print_comp.part.10+0x5ee>
 8002978:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800297c:	29ff      	cmp	r1, #255	; 0xff
 800297e:	f001 82c4 	beq.w	8003f0a <d_print_comp.part.10+0x1bba>
 8002982:	1c4a      	adds	r2, r1, #1
 8002984:	237e      	movs	r3, #126	; 0x7e
 8002986:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800298a:	5463      	strb	r3, [r4, r1]
 800298c:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8002990:	4631      	mov	r1, r6
 8002992:	68aa      	ldr	r2, [r5, #8]
 8002994:	4620      	mov	r0, r4
 8002996:	f001 ff71 	bl	800487c <d_print_comp>
 800299a:	e54d      	b.n	8002438 <d_print_comp.part.10+0xe8>
 800299c:	4631      	mov	r1, r6
 800299e:	6892      	ldr	r2, [r2, #8]
 80029a0:	f001 ff6c 	bl	800487c <d_print_comp>
 80029a4:	e548      	b.n	8002438 <d_print_comp.part.10+0xe8>
 80029a6:	2200      	movs	r2, #0
 80029a8:	f8d0 3114 	ldr.w	r3, [r0, #276]	; 0x114
 80029ac:	f8c0 2114 	str.w	r2, [r0, #276]	; 0x114
 80029b0:	686f      	ldr	r7, [r5, #4]
 80029b2:	9302      	str	r3, [sp, #8]
 80029b4:	2f00      	cmp	r7, #0
 80029b6:	f001 8503 	beq.w	80043c0 <d_print_comp.part.10+0x2070>
 80029ba:	a906      	add	r1, sp, #24
 80029bc:	f8d0 a110 	ldr.w	sl, [r0, #272]	; 0x110
 80029c0:	9101      	str	r1, [sp, #4]
 80029c2:	4690      	mov	r8, r2
 80029c4:	4694      	mov	ip, r2
 80029c6:	460b      	mov	r3, r1
 80029c8:	7839      	ldrb	r1, [r7, #0]
 80029ca:	601a      	str	r2, [r3, #0]
 80029cc:	f1a1 001c 	sub.w	r0, r1, #28
 80029d0:	2804      	cmp	r0, #4
 80029d2:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 80029d6:	605f      	str	r7, [r3, #4]
 80029d8:	f8c3 c008 	str.w	ip, [r3, #8]
 80029dc:	f8c3 a00c 	str.w	sl, [r3, #12]
 80029e0:	461a      	mov	r2, r3
 80029e2:	f108 0801 	add.w	r8, r8, #1
 80029e6:	f103 0310 	add.w	r3, r3, #16
 80029ea:	f240 864c 	bls.w	8003686 <d_print_comp.part.10+0x1336>
 80029ee:	2904      	cmp	r1, #4
 80029f0:	f001 8633 	beq.w	800465a <d_print_comp.part.10+0x230a>
 80029f4:	2902      	cmp	r1, #2
 80029f6:	d13d      	bne.n	8002a74 <d_print_comp.part.10+0x724>
 80029f8:	f8d7 b008 	ldr.w	fp, [r7, #8]
 80029fc:	f89b 3000 	ldrb.w	r3, [fp]
 8002a00:	2b45      	cmp	r3, #69	; 0x45
 8002a02:	bf08      	it	eq
 8002a04:	f8db b004 	ldreq.w	fp, [fp, #4]
 8002a08:	f89b 3000 	ldrb.w	r3, [fp]
 8002a0c:	3b1c      	subs	r3, #28
 8002a0e:	2b04      	cmp	r3, #4
 8002a10:	d830      	bhi.n	8002a74 <d_print_comp.part.10+0x724>
 8002a12:	f1b8 0f04 	cmp.w	r8, #4
 8002a16:	f001 8679 	beq.w	800470c <d_print_comp.part.10+0x23bc>
 8002a1a:	9a01      	ldr	r2, [sp, #4]
 8002a1c:	4623      	mov	r3, r4
 8002a1e:	eb02 1c08 	add.w	ip, r2, r8, lsl #4
 8002a22:	4629      	mov	r1, r5
 8002a24:	4632      	mov	r2, r6
 8002a26:	465d      	mov	r5, fp
 8002a28:	4656      	mov	r6, sl
 8002a2a:	4664      	mov	r4, ip
 8002a2c:	468b      	mov	fp, r1
 8002a2e:	4692      	mov	sl, r2
 8002a30:	4699      	mov	r9, r3
 8002a32:	e003      	b.n	8002a3c <d_print_comp.part.10+0x6ec>
 8002a34:	f1b8 0f04 	cmp.w	r8, #4
 8002a38:	f001 8667 	beq.w	800470a <d_print_comp.part.10+0x23ba>
 8002a3c:	e91c 000f 	ldmdb	ip, {r0, r1, r2, r3}
 8002a40:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002a44:	f1a4 0310 	sub.w	r3, r4, #16
 8002a48:	6023      	str	r3, [r4, #0]
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	e90c 0048 	stmdb	ip, {r3, r6}
 8002a50:	f8c9 4114 	str.w	r4, [r9, #276]	; 0x114
 8002a54:	f84c 5c0c 	str.w	r5, [ip, #-12]
 8002a58:	686d      	ldr	r5, [r5, #4]
 8002a5a:	782b      	ldrb	r3, [r5, #0]
 8002a5c:	3b1c      	subs	r3, #28
 8002a5e:	2b04      	cmp	r3, #4
 8002a60:	f108 0801 	add.w	r8, r8, #1
 8002a64:	f10c 0c10 	add.w	ip, ip, #16
 8002a68:	f104 0410 	add.w	r4, r4, #16
 8002a6c:	d9e2      	bls.n	8002a34 <d_print_comp.part.10+0x6e4>
 8002a6e:	464c      	mov	r4, r9
 8002a70:	4656      	mov	r6, sl
 8002a72:	465d      	mov	r5, fp
 8002a74:	68aa      	ldr	r2, [r5, #8]
 8002a76:	4620      	mov	r0, r4
 8002a78:	4631      	mov	r1, r6
 8002a7a:	f001 feff 	bl	800487c <d_print_comp>
 8002a7e:	783b      	ldrb	r3, [r7, #0]
 8002a80:	2b04      	cmp	r3, #4
 8002a82:	bf04      	itt	eq
 8002a84:	9b04      	ldreq	r3, [sp, #16]
 8002a86:	f8c4 3110 	streq.w	r3, [r4, #272]	; 0x110
 8002a8a:	f1b8 0f00 	cmp.w	r8, #0
 8002a8e:	d00f      	beq.n	8002ab0 <d_print_comp.part.10+0x760>
 8002a90:	9a01      	ldr	r2, [sp, #4]
 8002a92:	4647      	mov	r7, r8
 8002a94:	eb02 1508 	add.w	r5, r2, r8, lsl #4
 8002a98:	f04f 0920 	mov.w	r9, #32
 8002a9c:	46b0      	mov	r8, r6
 8002a9e:	f855 6c08 	ldr.w	r6, [r5, #-8]
 8002aa2:	3f01      	subs	r7, #1
 8002aa4:	2e00      	cmp	r6, #0
 8002aa6:	f001 8477 	beq.w	8004398 <d_print_comp.part.10+0x2048>
 8002aaa:	3d10      	subs	r5, #16
 8002aac:	2f00      	cmp	r7, #0
 8002aae:	d1f6      	bne.n	8002a9e <d_print_comp.part.10+0x74e>
 8002ab0:	9902      	ldr	r1, [sp, #8]
 8002ab2:	f8c4 1114 	str.w	r1, [r4, #276]	; 0x114
 8002ab6:	e4bf      	b.n	8002438 <d_print_comp.part.10+0xe8>
 8002ab8:	4631      	mov	r1, r6
 8002aba:	6852      	ldr	r2, [r2, #4]
 8002abc:	f001 fede 	bl	800487c <d_print_comp>
 8002ac0:	f016 0904 	ands.w	r9, r6, #4
 8002ac4:	f040 85ec 	bne.w	80036a0 <d_print_comp.part.10+0x1350>
 8002ac8:	4f2b      	ldr	r7, [pc, #172]	; (8002b78 <d_print_comp.part.10+0x828>)
 8002aca:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8002ace:	f107 0a02 	add.w	sl, r7, #2
 8002ad2:	e00a      	b.n	8002aea <d_print_comp.part.10+0x79a>
 8002ad4:	460b      	mov	r3, r1
 8002ad6:	3101      	adds	r1, #1
 8002ad8:	4557      	cmp	r7, sl
 8002ada:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002ade:	f804 8003 	strb.w	r8, [r4, r3]
 8002ae2:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8002ae6:	f000 85e7 	beq.w	80036b8 <d_print_comp.part.10+0x1368>
 8002aea:	29ff      	cmp	r1, #255	; 0xff
 8002aec:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 8002af0:	d1f0      	bne.n	8002ad4 <d_print_comp.part.10+0x784>
 8002af2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002af6:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002afa:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002afe:	4620      	mov	r0, r4
 8002b00:	4798      	blx	r3
 8002b02:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002b06:	3301      	adds	r3, #1
 8002b08:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002b0c:	2101      	movs	r1, #1
 8002b0e:	2300      	movs	r3, #0
 8002b10:	e7e2      	b.n	8002ad8 <d_print_comp.part.10+0x788>
 8002b12:	4f1a      	ldr	r7, [pc, #104]	; (8002b7c <d_print_comp.part.10+0x82c>)
 8002b14:	6852      	ldr	r2, [r2, #4]
 8002b16:	4631      	mov	r1, r6
 8002b18:	f001 feb0 	bl	800487c <d_print_comp>
 8002b1c:	f107 0a05 	add.w	sl, r7, #5
 8002b20:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8002b24:	f04f 0900 	mov.w	r9, #0
 8002b28:	e00a      	b.n	8002b40 <d_print_comp.part.10+0x7f0>
 8002b2a:	460b      	mov	r3, r1
 8002b2c:	3101      	adds	r1, #1
 8002b2e:	4557      	cmp	r7, sl
 8002b30:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002b34:	f804 8003 	strb.w	r8, [r4, r3]
 8002b38:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8002b3c:	f000 87b2 	beq.w	8003aa4 <d_print_comp.part.10+0x1754>
 8002b40:	29ff      	cmp	r1, #255	; 0xff
 8002b42:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 8002b46:	d1f0      	bne.n	8002b2a <d_print_comp.part.10+0x7da>
 8002b48:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002b4c:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002b50:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002b54:	4620      	mov	r0, r4
 8002b56:	4798      	blx	r3
 8002b58:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002b5c:	3301      	adds	r3, #1
 8002b5e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002b62:	2101      	movs	r1, #1
 8002b64:	2300      	movs	r3, #0
 8002b66:	e7e2      	b.n	8002b2e <d_print_comp.part.10+0x7de>
 8002b68:	0801004f 	.word	0x0801004f
 8002b6c:	0801002b 	.word	0x0801002b
 8002b70:	0801001f 	.word	0x0801001f
 8002b74:	08010013 	.word	0x08010013
 8002b78:	0800ffeb 	.word	0x0800ffeb
 8002b7c:	0800ffe3 	.word	0x0800ffe3
 8002b80:	6851      	ldr	r1, [r2, #4]
 8002b82:	f7fd fe29 	bl	80007d8 <d_find_pack>
 8002b86:	2800      	cmp	r0, #0
 8002b88:	f001 856f 	beq.w	800466a <d_print_comp.part.10+0x231a>
 8002b8c:	f04f 0800 	mov.w	r8, #0
 8002b90:	7803      	ldrb	r3, [r0, #0]
 8002b92:	2b2f      	cmp	r3, #47	; 0x2f
 8002b94:	f040 87ca 	bne.w	8003b2c <d_print_comp.part.10+0x17dc>
 8002b98:	6843      	ldr	r3, [r0, #4]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	f000 87c6 	beq.w	8003b2c <d_print_comp.part.10+0x17dc>
 8002ba0:	6880      	ldr	r0, [r0, #8]
 8002ba2:	f108 0801 	add.w	r8, r8, #1
 8002ba6:	2800      	cmp	r0, #0
 8002ba8:	d1f2      	bne.n	8002b90 <d_print_comp.part.10+0x840>
 8002baa:	686d      	ldr	r5, [r5, #4]
 8002bac:	9501      	str	r5, [sp, #4]
 8002bae:	2700      	movs	r7, #0
 8002bb0:	f108 33ff 	add.w	r3, r8, #4294967295
 8002bb4:	f8df a3cc 	ldr.w	sl, [pc, #972]	; 8002f84 <d_print_comp.part.10+0xc34>
 8002bb8:	9302      	str	r3, [sp, #8]
 8002bba:	46b9      	mov	r9, r7
 8002bbc:	f8c4 711c 	str.w	r7, [r4, #284]	; 0x11c
 8002bc0:	4620      	mov	r0, r4
 8002bc2:	4631      	mov	r1, r6
 8002bc4:	9a01      	ldr	r2, [sp, #4]
 8002bc6:	f001 fe59 	bl	800487c <d_print_comp>
 8002bca:	9b02      	ldr	r3, [sp, #8]
 8002bcc:	42bb      	cmp	r3, r7
 8002bce:	dd28      	ble.n	8002c22 <d_print_comp.part.10+0x8d2>
 8002bd0:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8002bd4:	f8df b3b0 	ldr.w	fp, [pc, #944]	; 8002f88 <d_print_comp.part.10+0xc38>
 8002bd8:	e009      	b.n	8002bee <d_print_comp.part.10+0x89e>
 8002bda:	460b      	mov	r3, r1
 8002bdc:	45d3      	cmp	fp, sl
 8002bde:	f101 0101 	add.w	r1, r1, #1
 8002be2:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002be6:	54e5      	strb	r5, [r4, r3]
 8002be8:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8002bec:	d019      	beq.n	8002c22 <d_print_comp.part.10+0x8d2>
 8002bee:	29ff      	cmp	r1, #255	; 0xff
 8002bf0:	f81b 5f01 	ldrb.w	r5, [fp, #1]!
 8002bf4:	d1f1      	bne.n	8002bda <d_print_comp.part.10+0x88a>
 8002bf6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002bfa:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002bfe:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002c02:	4620      	mov	r0, r4
 8002c04:	4798      	blx	r3
 8002c06:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002c0a:	3301      	adds	r3, #1
 8002c0c:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002c10:	2300      	movs	r3, #0
 8002c12:	2101      	movs	r1, #1
 8002c14:	45d3      	cmp	fp, sl
 8002c16:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002c1a:	54e5      	strb	r5, [r4, r3]
 8002c1c:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8002c20:	d1e5      	bne.n	8002bee <d_print_comp.part.10+0x89e>
 8002c22:	3701      	adds	r7, #1
 8002c24:	4547      	cmp	r7, r8
 8002c26:	d1c9      	bne.n	8002bbc <d_print_comp.part.10+0x86c>
 8002c28:	e406      	b.n	8002438 <d_print_comp.part.10+0xe8>
 8002c2a:	4fd0      	ldr	r7, [pc, #832]	; (8002f6c <d_print_comp.part.10+0xc1c>)
 8002c2c:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002c30:	f107 0a1a 	add.w	sl, r7, #26
 8002c34:	f04f 0900 	mov.w	r9, #0
 8002c38:	e00a      	b.n	8002c50 <d_print_comp.part.10+0x900>
 8002c3a:	460b      	mov	r3, r1
 8002c3c:	3101      	adds	r1, #1
 8002c3e:	4557      	cmp	r7, sl
 8002c40:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002c44:	f804 8003 	strb.w	r8, [r4, r3]
 8002c48:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8002c4c:	f000 8604 	beq.w	8003858 <d_print_comp.part.10+0x1508>
 8002c50:	29ff      	cmp	r1, #255	; 0xff
 8002c52:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 8002c56:	d1f0      	bne.n	8002c3a <d_print_comp.part.10+0x8ea>
 8002c58:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002c5c:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002c60:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002c64:	4620      	mov	r0, r4
 8002c66:	4798      	blx	r3
 8002c68:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002c6c:	3301      	adds	r3, #1
 8002c6e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002c72:	2101      	movs	r1, #1
 8002c74:	2300      	movs	r3, #0
 8002c76:	e7e2      	b.n	8002c3e <d_print_comp.part.10+0x8ee>
 8002c78:	f016 0604 	ands.w	r6, r6, #4
 8002c7c:	f041 81ae 	bne.w	8003fdc <d_print_comp.part.10+0x1c8c>
 8002c80:	6897      	ldr	r7, [r2, #8]
 8002c82:	f8d2 9004 	ldr.w	r9, [r2, #4]
 8002c86:	2f00      	cmp	r7, #0
 8002c88:	f43f abd6 	beq.w	8002438 <d_print_comp.part.10+0xe8>
 8002c8c:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002c90:	46b0      	mov	r8, r6
 8002c92:	e00a      	b.n	8002caa <d_print_comp.part.10+0x95a>
 8002c94:	460b      	mov	r3, r1
 8002c96:	3101      	adds	r1, #1
 8002c98:	3601      	adds	r6, #1
 8002c9a:	42b7      	cmp	r7, r6
 8002c9c:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002ca0:	54e5      	strb	r5, [r4, r3]
 8002ca2:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8002ca6:	f43f abc7 	beq.w	8002438 <d_print_comp.part.10+0xe8>
 8002caa:	29ff      	cmp	r1, #255	; 0xff
 8002cac:	f819 5006 	ldrb.w	r5, [r9, r6]
 8002cb0:	d1f0      	bne.n	8002c94 <d_print_comp.part.10+0x944>
 8002cb2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002cb6:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8002cba:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002cbe:	4620      	mov	r0, r4
 8002cc0:	4798      	blx	r3
 8002cc2:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002cc6:	3301      	adds	r3, #1
 8002cc8:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002ccc:	2101      	movs	r1, #1
 8002cce:	2300      	movs	r3, #0
 8002cd0:	e7e2      	b.n	8002c98 <d_print_comp.part.10+0x948>
 8002cd2:	4fa7      	ldr	r7, [pc, #668]	; (8002f70 <d_print_comp.part.10+0xc20>)
 8002cd4:	6852      	ldr	r2, [r2, #4]
 8002cd6:	4631      	mov	r1, r6
 8002cd8:	f001 fdd0 	bl	800487c <d_print_comp>
 8002cdc:	f107 0a08 	add.w	sl, r7, #8
 8002ce0:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8002ce4:	f04f 0900 	mov.w	r9, #0
 8002ce8:	e00a      	b.n	8002d00 <d_print_comp.part.10+0x9b0>
 8002cea:	460b      	mov	r3, r1
 8002cec:	3101      	adds	r1, #1
 8002cee:	4557      	cmp	r7, sl
 8002cf0:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002cf4:	f804 8003 	strb.w	r8, [r4, r3]
 8002cf8:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8002cfc:	f000 86e5 	beq.w	8003aca <d_print_comp.part.10+0x177a>
 8002d00:	29ff      	cmp	r1, #255	; 0xff
 8002d02:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 8002d06:	d1f0      	bne.n	8002cea <d_print_comp.part.10+0x99a>
 8002d08:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002d0c:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002d10:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002d14:	4620      	mov	r0, r4
 8002d16:	4798      	blx	r3
 8002d18:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002d1c:	3301      	adds	r3, #1
 8002d1e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002d22:	2101      	movs	r1, #1
 8002d24:	2300      	movs	r3, #0
 8002d26:	e7e2      	b.n	8002cee <d_print_comp.part.10+0x99e>
 8002d28:	1d11      	adds	r1, r2, #4
 8002d2a:	f7fd fd33 	bl	8000794 <d_lookup_template_argument.isra.6>
 8002d2e:	2800      	cmp	r0, #0
 8002d30:	f001 8013 	beq.w	8003d5a <d_print_comp.part.10+0x1a0a>
 8002d34:	7803      	ldrb	r3, [r0, #0]
 8002d36:	2b2f      	cmp	r3, #47	; 0x2f
 8002d38:	f001 8002 	beq.w	8003d40 <d_print_comp.part.10+0x19f0>
 8002d3c:	f8d4 5110 	ldr.w	r5, [r4, #272]	; 0x110
 8002d40:	682b      	ldr	r3, [r5, #0]
 8002d42:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
 8002d46:	4602      	mov	r2, r0
 8002d48:	4631      	mov	r1, r6
 8002d4a:	4620      	mov	r0, r4
 8002d4c:	f001 fd96 	bl	800487c <d_print_comp>
 8002d50:	f8c4 5110 	str.w	r5, [r4, #272]	; 0x110
 8002d54:	f7ff bb70 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8002d58:	2300      	movs	r3, #0
 8002d5a:	f8d0 8114 	ldr.w	r8, [r0, #276]	; 0x114
 8002d5e:	f8c0 3114 	str.w	r3, [r0, #276]	; 0x114
 8002d62:	6857      	ldr	r7, [r2, #4]
 8002d64:	0772      	lsls	r2, r6, #29
 8002d66:	d505      	bpl.n	8002d74 <d_print_comp.part.10+0xa24>
 8002d68:	783b      	ldrb	r3, [r7, #0]
 8002d6a:	b91b      	cbnz	r3, 8002d74 <d_print_comp.part.10+0xa24>
 8002d6c:	68ba      	ldr	r2, [r7, #8]
 8002d6e:	2a06      	cmp	r2, #6
 8002d70:	f001 83bb 	beq.w	80044ea <d_print_comp.part.10+0x219a>
 8002d74:	463a      	mov	r2, r7
 8002d76:	4620      	mov	r0, r4
 8002d78:	4631      	mov	r1, r6
 8002d7a:	f001 fd7f 	bl	800487c <d_print_comp>
 8002d7e:	f894 3104 	ldrb.w	r3, [r4, #260]	; 0x104
 8002d82:	2b3c      	cmp	r3, #60	; 0x3c
 8002d84:	f001 832f 	beq.w	80043e6 <d_print_comp.part.10+0x2096>
 8002d88:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8002d8c:	2bff      	cmp	r3, #255	; 0xff
 8002d8e:	f001 822a 	beq.w	80041e6 <d_print_comp.part.10+0x1e96>
 8002d92:	1c59      	adds	r1, r3, #1
 8002d94:	223c      	movs	r2, #60	; 0x3c
 8002d96:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002d9a:	54e2      	strb	r2, [r4, r3]
 8002d9c:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8002da0:	4631      	mov	r1, r6
 8002da2:	68aa      	ldr	r2, [r5, #8]
 8002da4:	4620      	mov	r0, r4
 8002da6:	f001 fd69 	bl	800487c <d_print_comp>
 8002daa:	f894 3104 	ldrb.w	r3, [r4, #260]	; 0x104
 8002dae:	2b3e      	cmp	r3, #62	; 0x3e
 8002db0:	f001 830b 	beq.w	80043ca <d_print_comp.part.10+0x207a>
 8002db4:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8002db8:	2bff      	cmp	r3, #255	; 0xff
 8002dba:	f001 8201 	beq.w	80041c0 <d_print_comp.part.10+0x1e70>
 8002dbe:	1c59      	adds	r1, r3, #1
 8002dc0:	223e      	movs	r2, #62	; 0x3e
 8002dc2:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002dc6:	54e2      	strb	r2, [r4, r3]
 8002dc8:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8002dcc:	f8c4 8114 	str.w	r8, [r4, #276]	; 0x114
 8002dd0:	f7ff bb32 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	f8c0 3118 	str.w	r3, [r0, #280]	; 0x118
 8002dda:	f7ff bb2d 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8002dde:	f8d2 8008 	ldr.w	r8, [r2, #8]
 8002de2:	f898 3000 	ldrb.w	r3, [r8]
 8002de6:	2b37      	cmp	r3, #55	; 0x37
 8002de8:	f000 875d 	beq.w	8003ca6 <d_print_comp.part.10+0x1956>
 8002dec:	2301      	movs	r3, #1
 8002dee:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 8002df2:	f7ff bb21 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8002df6:	6857      	ldr	r7, [r2, #4]
 8002df8:	6895      	ldr	r5, [r2, #8]
 8002dfa:	783b      	ldrb	r3, [r7, #0]
 8002dfc:	2b31      	cmp	r3, #49	; 0x31
 8002dfe:	f001 8003 	beq.w	8003e08 <d_print_comp.part.10+0x1ab8>
 8002e02:	2b33      	cmp	r3, #51	; 0x33
 8002e04:	f001 8046 	beq.w	8003e94 <d_print_comp.part.10+0x1b44>
 8002e08:	463a      	mov	r2, r7
 8002e0a:	4631      	mov	r1, r6
 8002e0c:	f002 fb98 	bl	8005540 <d_print_expr_op>
 8002e10:	4620      	mov	r0, r4
 8002e12:	4631      	mov	r1, r6
 8002e14:	462a      	mov	r2, r5
 8002e16:	f002 fbcd 	bl	80055b4 <d_print_subexpr>
 8002e1a:	f7ff bb0d 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8002e1e:	4631      	mov	r1, r6
 8002e20:	6852      	ldr	r2, [r2, #4]
 8002e22:	f002 fb8d 	bl	8005540 <d_print_expr_op>
 8002e26:	f7ff bb07 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8002e2a:	6857      	ldr	r7, [r2, #4]
 8002e2c:	2f00      	cmp	r7, #0
 8002e2e:	f040 86d4 	bne.w	8003bda <d_print_comp.part.10+0x188a>
 8002e32:	4d50      	ldr	r5, [pc, #320]	; (8002f74 <d_print_comp.part.10+0xc24>)
 8002e34:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002e38:	f105 0804 	add.w	r8, r5, #4
 8002e3c:	e009      	b.n	8002e52 <d_print_comp.part.10+0xb02>
 8002e3e:	460b      	mov	r3, r1
 8002e40:	3101      	adds	r1, #1
 8002e42:	4545      	cmp	r5, r8
 8002e44:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002e48:	54e6      	strb	r6, [r4, r3]
 8002e4a:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8002e4e:	f43f aaf3 	beq.w	8002438 <d_print_comp.part.10+0xe8>
 8002e52:	29ff      	cmp	r1, #255	; 0xff
 8002e54:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8002e58:	d1f1      	bne.n	8002e3e <d_print_comp.part.10+0xaee>
 8002e5a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002e5e:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 8002e62:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002e66:	4620      	mov	r0, r4
 8002e68:	4798      	blx	r3
 8002e6a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002e6e:	3301      	adds	r3, #1
 8002e70:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002e74:	2101      	movs	r1, #1
 8002e76:	2300      	movs	r3, #0
 8002e78:	e7e3      	b.n	8002e42 <d_print_comp.part.10+0xaf2>
 8002e7a:	4f3f      	ldr	r7, [pc, #252]	; (8002f78 <d_print_comp.part.10+0xc28>)
 8002e7c:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002e80:	f107 0a0a 	add.w	sl, r7, #10
 8002e84:	f04f 0900 	mov.w	r9, #0
 8002e88:	e00a      	b.n	8002ea0 <d_print_comp.part.10+0xb50>
 8002e8a:	460b      	mov	r3, r1
 8002e8c:	3101      	adds	r1, #1
 8002e8e:	4557      	cmp	r7, sl
 8002e90:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002e94:	f804 8003 	strb.w	r8, [r4, r3]
 8002e98:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8002e9c:	f000 85e8 	beq.w	8003a70 <d_print_comp.part.10+0x1720>
 8002ea0:	29ff      	cmp	r1, #255	; 0xff
 8002ea2:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 8002ea6:	d1f0      	bne.n	8002e8a <d_print_comp.part.10+0xb3a>
 8002ea8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002eac:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002eb0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002eb4:	4620      	mov	r0, r4
 8002eb6:	4798      	blx	r3
 8002eb8:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002ebc:	3301      	adds	r3, #1
 8002ebe:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002ec2:	2101      	movs	r1, #1
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	e7e2      	b.n	8002e8e <d_print_comp.part.10+0xb3e>
 8002ec8:	6852      	ldr	r2, [r2, #4]
 8002eca:	492c      	ldr	r1, [pc, #176]	; (8002f7c <d_print_comp.part.10+0xc2c>)
 8002ecc:	a806      	add	r0, sp, #24
 8002ece:	f009 fc4f 	bl	800c770 <sprintf>
 8002ed2:	a806      	add	r0, sp, #24
 8002ed4:	f009 fc70 	bl	800c7b8 <strlen>
 8002ed8:	2800      	cmp	r0, #0
 8002eda:	f43f aaad 	beq.w	8002438 <d_print_comp.part.10+0xe8>
 8002ede:	f10d 0517 	add.w	r5, sp, #23
 8002ee2:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8002ee6:	182f      	adds	r7, r5, r0
 8002ee8:	f04f 0800 	mov.w	r8, #0
 8002eec:	e009      	b.n	8002f02 <d_print_comp.part.10+0xbb2>
 8002eee:	460b      	mov	r3, r1
 8002ef0:	3101      	adds	r1, #1
 8002ef2:	42bd      	cmp	r5, r7
 8002ef4:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002ef8:	54e6      	strb	r6, [r4, r3]
 8002efa:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8002efe:	f43f aa9b 	beq.w	8002438 <d_print_comp.part.10+0xe8>
 8002f02:	29ff      	cmp	r1, #255	; 0xff
 8002f04:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8002f08:	d1f1      	bne.n	8002eee <d_print_comp.part.10+0xb9e>
 8002f0a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002f0e:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8002f12:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002f16:	4620      	mov	r0, r4
 8002f18:	4798      	blx	r3
 8002f1a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002f1e:	3301      	adds	r3, #1
 8002f20:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002f24:	2101      	movs	r1, #1
 8002f26:	2300      	movs	r3, #0
 8002f28:	e7e3      	b.n	8002ef2 <d_print_comp.part.10+0xba2>
 8002f2a:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002f2e:	7915      	ldrb	r5, [r2, #4]
 8002f30:	29ff      	cmp	r1, #255	; 0xff
 8002f32:	f001 80ae 	beq.w	8004092 <d_print_comp.part.10+0x1d42>
 8002f36:	1c4b      	adds	r3, r1, #1
 8002f38:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8002f3c:	5465      	strb	r5, [r4, r1]
 8002f3e:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8002f42:	f7ff ba79 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8002f46:	4631      	mov	r1, r6
 8002f48:	6852      	ldr	r2, [r2, #4]
 8002f4a:	f001 fc97 	bl	800487c <d_print_comp>
 8002f4e:	4620      	mov	r0, r4
 8002f50:	4631      	mov	r1, r6
 8002f52:	68aa      	ldr	r2, [r5, #8]
 8002f54:	f001 fc92 	bl	800487c <d_print_comp>
 8002f58:	f7ff ba6e 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8002f5c:	4f08      	ldr	r7, [pc, #32]	; (8002f80 <d_print_comp.part.10+0xc30>)
 8002f5e:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002f62:	f107 0a0e 	add.w	sl, r7, #14
 8002f66:	f04f 0900 	mov.w	r9, #0
 8002f6a:	e01a      	b.n	8002fa2 <d_print_comp.part.10+0xc52>
 8002f6c:	0801013f 	.word	0x0801013f
 8002f70:	08010253 	.word	0x08010253
 8002f74:	080101e3 	.word	0x080101e3
 8002f78:	080101d3 	.word	0x080101d3
 8002f7c:	08010000 	.word	0x08010000
 8002f80:	080101c3 	.word	0x080101c3
 8002f84:	08010175 	.word	0x08010175
 8002f88:	08010173 	.word	0x08010173
 8002f8c:	460b      	mov	r3, r1
 8002f8e:	3101      	adds	r1, #1
 8002f90:	4557      	cmp	r7, sl
 8002f92:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002f96:	f804 8003 	strb.w	r8, [r4, r3]
 8002f9a:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8002f9e:	f000 8560 	beq.w	8003a62 <d_print_comp.part.10+0x1712>
 8002fa2:	29ff      	cmp	r1, #255	; 0xff
 8002fa4:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 8002fa8:	d1f0      	bne.n	8002f8c <d_print_comp.part.10+0xc3c>
 8002faa:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002fae:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002fb2:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002fb6:	4620      	mov	r0, r4
 8002fb8:	4798      	blx	r3
 8002fba:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002fbe:	3301      	adds	r3, #1
 8002fc0:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8002fc4:	2101      	movs	r1, #1
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	e7e2      	b.n	8002f90 <d_print_comp.part.10+0xc40>
 8002fca:	6852      	ldr	r2, [r2, #4]
 8002fcc:	7811      	ldrb	r1, [r2, #0]
 8002fce:	2927      	cmp	r1, #39	; 0x27
 8002fd0:	f040 85b4 	bne.w	8003b3c <d_print_comp.part.10+0x17ec>
 8002fd4:	6852      	ldr	r2, [r2, #4]
 8002fd6:	7c17      	ldrb	r7, [r2, #16]
 8002fd8:	b15f      	cbz	r7, 8002ff2 <d_print_comp.part.10+0xca2>
 8002fda:	2f06      	cmp	r7, #6
 8002fdc:	f241 8178 	bls.w	80042d0 <d_print_comp.part.10+0x1f80>
 8002fe0:	2f07      	cmp	r7, #7
 8002fe2:	d106      	bne.n	8002ff2 <d_print_comp.part.10+0xca2>
 8002fe4:	68aa      	ldr	r2, [r5, #8]
 8002fe6:	7811      	ldrb	r1, [r2, #0]
 8002fe8:	b919      	cbnz	r1, 8002ff2 <d_print_comp.part.10+0xca2>
 8002fea:	6891      	ldr	r1, [r2, #8]
 8002fec:	2901      	cmp	r1, #1
 8002fee:	f001 83ad 	beq.w	800474c <d_print_comp.part.10+0x23fc>
 8002ff2:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8002ff6:	29ff      	cmp	r1, #255	; 0xff
 8002ff8:	f001 8150 	beq.w	800429c <d_print_comp.part.10+0x1f4c>
 8002ffc:	1c4a      	adds	r2, r1, #1
 8002ffe:	2328      	movs	r3, #40	; 0x28
 8003000:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003004:	5463      	strb	r3, [r4, r1]
 8003006:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 800300a:	686a      	ldr	r2, [r5, #4]
 800300c:	4620      	mov	r0, r4
 800300e:	4631      	mov	r1, r6
 8003010:	f001 fc34 	bl	800487c <d_print_comp>
 8003014:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8003018:	2bff      	cmp	r3, #255	; 0xff
 800301a:	f001 811c 	beq.w	8004256 <d_print_comp.part.10+0x1f06>
 800301e:	1c59      	adds	r1, r3, #1
 8003020:	2229      	movs	r2, #41	; 0x29
 8003022:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003026:	54e2      	strb	r2, [r4, r3]
 8003028:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 800302c:	782b      	ldrb	r3, [r5, #0]
 800302e:	2b3c      	cmp	r3, #60	; 0x3c
 8003030:	f001 8206 	beq.w	8004440 <d_print_comp.part.10+0x20f0>
 8003034:	2f08      	cmp	r7, #8
 8003036:	f001 81e4 	beq.w	8004402 <d_print_comp.part.10+0x20b2>
 800303a:	4620      	mov	r0, r4
 800303c:	4631      	mov	r1, r6
 800303e:	68aa      	ldr	r2, [r5, #8]
 8003040:	f001 fc1c 	bl	800487c <d_print_comp>
 8003044:	f7ff b9f8 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003048:	2301      	movs	r3, #1
 800304a:	f8c0 3118 	str.w	r3, [r0, #280]	; 0x118
 800304e:	f7ff b9f3 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003052:	6893      	ldr	r3, [r2, #8]
 8003054:	781a      	ldrb	r2, [r3, #0]
 8003056:	2a39      	cmp	r2, #57	; 0x39
 8003058:	f47f aec8 	bne.w	8002dec <d_print_comp.part.10+0xa9c>
 800305c:	689f      	ldr	r7, [r3, #8]
 800305e:	783a      	ldrb	r2, [r7, #0]
 8003060:	2a3a      	cmp	r2, #58	; 0x3a
 8003062:	f47f aec3 	bne.w	8002dec <d_print_comp.part.10+0xa9c>
 8003066:	f8d5 a004 	ldr.w	sl, [r5, #4]
 800306a:	49ba      	ldr	r1, [pc, #744]	; (8003354 <d_print_comp.part.10+0x1004>)
 800306c:	f8da 2004 	ldr.w	r2, [sl, #4]
 8003070:	f8d3 8004 	ldr.w	r8, [r3, #4]
 8003074:	6810      	ldr	r0, [r2, #0]
 8003076:	f8d7 9004 	ldr.w	r9, [r7, #4]
 800307a:	68bd      	ldr	r5, [r7, #8]
 800307c:	f002 fc66 	bl	800594c <strcmp>
 8003080:	2800      	cmp	r0, #0
 8003082:	f001 8290 	beq.w	80045a6 <d_print_comp.part.10+0x2256>
 8003086:	4620      	mov	r0, r4
 8003088:	49b3      	ldr	r1, [pc, #716]	; (8003358 <d_print_comp.part.10+0x1008>)
 800308a:	f7ff f92d 	bl	80022e8 <d_append_string>
 800308e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8003092:	b143      	cbz	r3, 80030a6 <d_print_comp.part.10+0xd56>
 8003094:	4620      	mov	r0, r4
 8003096:	4631      	mov	r1, r6
 8003098:	4642      	mov	r2, r8
 800309a:	f002 fa8b 	bl	80055b4 <d_print_subexpr>
 800309e:	4620      	mov	r0, r4
 80030a0:	2120      	movs	r1, #32
 80030a2:	f7fd fa5b 	bl	800055c <d_append_char>
 80030a6:	464a      	mov	r2, r9
 80030a8:	4620      	mov	r0, r4
 80030aa:	4631      	mov	r1, r6
 80030ac:	f001 fbe6 	bl	800487c <d_print_comp>
 80030b0:	2d00      	cmp	r5, #0
 80030b2:	f43f a9c1 	beq.w	8002438 <d_print_comp.part.10+0xe8>
 80030b6:	4620      	mov	r0, r4
 80030b8:	4631      	mov	r1, r6
 80030ba:	462a      	mov	r2, r5
 80030bc:	f002 fa7a 	bl	80055b4 <d_print_subexpr>
 80030c0:	f7ff b9ba 	b.w	8002438 <d_print_comp.part.10+0xe8>
 80030c4:	6852      	ldr	r2, [r2, #4]
 80030c6:	b112      	cbz	r2, 80030ce <d_print_comp.part.10+0xd7e>
 80030c8:	4631      	mov	r1, r6
 80030ca:	f001 fbd7 	bl	800487c <d_print_comp>
 80030ce:	68ab      	ldr	r3, [r5, #8]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	f43f a9b1 	beq.w	8002438 <d_print_comp.part.10+0xe8>
 80030d6:	f8d4 7100 	ldr.w	r7, [r4, #256]	; 0x100
 80030da:	2ffd      	cmp	r7, #253	; 0xfd
 80030dc:	f200 86f9 	bhi.w	8003ed2 <d_print_comp.part.10+0x1b82>
 80030e0:	f8df 8288 	ldr.w	r8, [pc, #648]	; 800336c <d_print_comp.part.10+0x101c>
 80030e4:	f04f 0a00 	mov.w	sl, #0
 80030e8:	f108 0b02 	add.w	fp, r8, #2
 80030ec:	4639      	mov	r1, r7
 80030ee:	e009      	b.n	8003104 <d_print_comp.part.10+0xdb4>
 80030f0:	460b      	mov	r3, r1
 80030f2:	3101      	adds	r1, #1
 80030f4:	45d8      	cmp	r8, fp
 80030f6:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80030fa:	54e7      	strb	r7, [r4, r3]
 80030fc:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8003100:	f000 84fd 	beq.w	8003afe <d_print_comp.part.10+0x17ae>
 8003104:	29ff      	cmp	r1, #255	; 0xff
 8003106:	f818 7f01 	ldrb.w	r7, [r8, #1]!
 800310a:	d1f1      	bne.n	80030f0 <d_print_comp.part.10+0xda0>
 800310c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003110:	f884 a0ff 	strb.w	sl, [r4, #255]	; 0xff
 8003114:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003118:	4620      	mov	r0, r4
 800311a:	4798      	blx	r3
 800311c:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003120:	3301      	adds	r3, #1
 8003122:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003126:	2101      	movs	r1, #1
 8003128:	2300      	movs	r3, #0
 800312a:	e7e3      	b.n	80030f4 <d_print_comp.part.10+0xda4>
 800312c:	f9b2 300a 	ldrsh.w	r3, [r2, #10]
 8003130:	2b00      	cmp	r3, #0
 8003132:	f040 8629 	bne.w	8003d88 <d_print_comp.part.10+0x1a38>
 8003136:	686a      	ldr	r2, [r5, #4]
 8003138:	4988      	ldr	r1, [pc, #544]	; (800335c <d_print_comp.part.10+0x100c>)
 800313a:	6853      	ldr	r3, [r2, #4]
 800313c:	428b      	cmp	r3, r1
 800313e:	f000 85fb 	beq.w	8003d38 <d_print_comp.part.10+0x19e8>
 8003142:	4631      	mov	r1, r6
 8003144:	4620      	mov	r0, r4
 8003146:	f001 fb99 	bl	800487c <d_print_comp>
 800314a:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 800314e:	2bff      	cmp	r3, #255	; 0xff
 8003150:	f001 80f4 	beq.w	800433c <d_print_comp.part.10+0x1fec>
 8003154:	1c59      	adds	r1, r3, #1
 8003156:	2220      	movs	r2, #32
 8003158:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800315c:	54e2      	strb	r2, [r4, r3]
 800315e:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8003162:	f9b5 3008 	ldrsh.w	r3, [r5, #8]
 8003166:	2b00      	cmp	r3, #0
 8003168:	f000 84eb 	beq.w	8003b42 <d_print_comp.part.10+0x17f2>
 800316c:	4d7c      	ldr	r5, [pc, #496]	; (8003360 <d_print_comp.part.10+0x1010>)
 800316e:	f04f 0800 	mov.w	r8, #0
 8003172:	1daf      	adds	r7, r5, #6
 8003174:	e009      	b.n	800318a <d_print_comp.part.10+0xe3a>
 8003176:	460b      	mov	r3, r1
 8003178:	3101      	adds	r1, #1
 800317a:	42bd      	cmp	r5, r7
 800317c:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003180:	54e6      	strb	r6, [r4, r3]
 8003182:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8003186:	f43f a957 	beq.w	8002438 <d_print_comp.part.10+0xe8>
 800318a:	29ff      	cmp	r1, #255	; 0xff
 800318c:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8003190:	d1f1      	bne.n	8003176 <d_print_comp.part.10+0xe26>
 8003192:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003196:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800319a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800319e:	4620      	mov	r0, r4
 80031a0:	4798      	blx	r3
 80031a2:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80031a6:	3301      	adds	r3, #1
 80031a8:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80031ac:	2101      	movs	r1, #1
 80031ae:	2300      	movs	r3, #0
 80031b0:	e7e3      	b.n	800317a <d_print_comp.part.10+0xe2a>
 80031b2:	ab16      	add	r3, sp, #88	; 0x58
 80031b4:	f8d0 2114 	ldr.w	r2, [r0, #276]	; 0x114
 80031b8:	f843 2d40 	str.w	r2, [r3, #-64]!
 80031bc:	f8c0 3114 	str.w	r3, [r0, #276]	; 0x114
 80031c0:	68aa      	ldr	r2, [r5, #8]
 80031c2:	f8d0 3110 	ldr.w	r3, [r0, #272]	; 0x110
 80031c6:	9309      	str	r3, [sp, #36]	; 0x24
 80031c8:	2700      	movs	r7, #0
 80031ca:	4631      	mov	r1, r6
 80031cc:	9507      	str	r5, [sp, #28]
 80031ce:	9708      	str	r7, [sp, #32]
 80031d0:	f001 fb54 	bl	800487c <d_print_comp>
 80031d4:	9b08      	ldr	r3, [sp, #32]
 80031d6:	b923      	cbnz	r3, 80031e2 <d_print_comp.part.10+0xe92>
 80031d8:	4631      	mov	r1, r6
 80031da:	462a      	mov	r2, r5
 80031dc:	4620      	mov	r0, r4
 80031de:	f001 fb59 	bl	8004894 <d_print_mod>
 80031e2:	9b06      	ldr	r3, [sp, #24]
 80031e4:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 80031e8:	f7ff b926 	b.w	8002438 <d_print_comp.part.10+0xe8>
 80031ec:	f8d0 b114 	ldr.w	fp, [r0, #276]	; 0x114
 80031f0:	f8d0 3110 	ldr.w	r3, [r0, #272]	; 0x110
 80031f4:	f8cd b008 	str.w	fp, [sp, #8]
 80031f8:	a916      	add	r1, sp, #88	; 0x58
 80031fa:	2200      	movs	r2, #0
 80031fc:	f841 bd40 	str.w	fp, [r1, #-64]!
 8003200:	9309      	str	r3, [sp, #36]	; 0x24
 8003202:	9b02      	ldr	r3, [sp, #8]
 8003204:	9101      	str	r1, [sp, #4]
 8003206:	f8c0 1114 	str.w	r1, [r0, #276]	; 0x114
 800320a:	9507      	str	r5, [sp, #28]
 800320c:	9208      	str	r2, [sp, #32]
 800320e:	2b00      	cmp	r3, #0
 8003210:	f001 831d 	beq.w	800484e <d_print_comp.part.10+0x24fe>
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	781b      	ldrb	r3, [r3, #0]
 8003218:	3b19      	subs	r3, #25
 800321a:	2b02      	cmp	r3, #2
 800321c:	f201 8317 	bhi.w	800484e <d_print_comp.part.10+0x24fe>
 8003220:	46ab      	mov	fp, r5
 8003222:	f04f 0801 	mov.w	r8, #1
 8003226:	9f02      	ldr	r7, [sp, #8]
 8003228:	9603      	str	r6, [sp, #12]
 800322a:	468a      	mov	sl, r1
 800322c:	460d      	mov	r5, r1
 800322e:	e004      	b.n	800323a <d_print_comp.part.10+0xeea>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	781b      	ldrb	r3, [r3, #0]
 8003234:	3b19      	subs	r3, #25
 8003236:	2b02      	cmp	r3, #2
 8003238:	d81d      	bhi.n	8003276 <d_print_comp.part.10+0xf26>
 800323a:	ea4f 1c08 	mov.w	ip, r8, lsl #4
 800323e:	f10d 0958 	add.w	r9, sp, #88	; 0x58
 8003242:	68bb      	ldr	r3, [r7, #8]
 8003244:	44e1      	add	r9, ip
 8003246:	f1a9 0640 	sub.w	r6, r9, #64	; 0x40
 800324a:	b98b      	cbnz	r3, 8003270 <d_print_comp.part.10+0xf20>
 800324c:	f1b8 0f03 	cmp.w	r8, #3
 8003250:	f200 87dc 	bhi.w	800420c <d_print_comp.part.10+0x1ebc>
 8003254:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
 8003258:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 800325c:	f849 5c40 	str.w	r5, [r9, #-64]
 8003260:	2101      	movs	r1, #1
 8003262:	eb0a 050c 	add.w	r5, sl, ip
 8003266:	f8c4 5114 	str.w	r5, [r4, #276]	; 0x114
 800326a:	f108 0801 	add.w	r8, r8, #1
 800326e:	60b9      	str	r1, [r7, #8]
 8003270:	683f      	ldr	r7, [r7, #0]
 8003272:	2f00      	cmp	r7, #0
 8003274:	d1dc      	bne.n	8003230 <d_print_comp.part.10+0xee0>
 8003276:	9e03      	ldr	r6, [sp, #12]
 8003278:	f8db 2008 	ldr.w	r2, [fp, #8]
 800327c:	4620      	mov	r0, r4
 800327e:	4631      	mov	r1, r6
 8003280:	f001 fafc 	bl	800487c <d_print_comp>
 8003284:	9b08      	ldr	r3, [sp, #32]
 8003286:	9a02      	ldr	r2, [sp, #8]
 8003288:	f8c4 2114 	str.w	r2, [r4, #276]	; 0x114
 800328c:	465d      	mov	r5, fp
 800328e:	2b00      	cmp	r3, #0
 8003290:	f47f a8d2 	bne.w	8002438 <d_print_comp.part.10+0xe8>
 8003294:	f1b8 0f01 	cmp.w	r8, #1
 8003298:	f001 8139 	beq.w	800450e <d_print_comp.part.10+0x21be>
 800329c:	9b01      	ldr	r3, [sp, #4]
 800329e:	eb03 1708 	add.w	r7, r3, r8, lsl #4
 80032a2:	f857 2c0c 	ldr.w	r2, [r7, #-12]
 80032a6:	f108 38ff 	add.w	r8, r8, #4294967295
 80032aa:	4620      	mov	r0, r4
 80032ac:	4631      	mov	r1, r6
 80032ae:	f001 faf1 	bl	8004894 <d_print_mod>
 80032b2:	f1b8 0f01 	cmp.w	r8, #1
 80032b6:	f1a7 0710 	sub.w	r7, r7, #16
 80032ba:	d1f2      	bne.n	80032a2 <d_print_comp.part.10+0xf52>
 80032bc:	f8d4 3114 	ldr.w	r3, [r4, #276]	; 0x114
 80032c0:	4620      	mov	r0, r4
 80032c2:	4631      	mov	r1, r6
 80032c4:	1d2a      	adds	r2, r5, #4
 80032c6:	f001 febb 	bl	8005040 <d_print_array_type.isra.9>
 80032ca:	f7ff b8b5 	b.w	8002438 <d_print_comp.part.10+0xe8>
 80032ce:	06b3      	lsls	r3, r6, #26
 80032d0:	f100 8548 	bmi.w	8003d64 <d_print_comp.part.10+0x1a14>
 80032d4:	6853      	ldr	r3, [r2, #4]
 80032d6:	b11b      	cbz	r3, 80032e0 <d_print_comp.part.10+0xf90>
 80032d8:	f016 0340 	ands.w	r3, r6, #64	; 0x40
 80032dc:	f000 879b 	beq.w	8004216 <d_print_comp.part.10+0x1ec6>
 80032e0:	f026 0660 	bic.w	r6, r6, #96	; 0x60
 80032e4:	4620      	mov	r0, r4
 80032e6:	4631      	mov	r1, r6
 80032e8:	f105 0208 	add.w	r2, r5, #8
 80032ec:	f8d4 3114 	ldr.w	r3, [r4, #276]	; 0x114
 80032f0:	f001 ff76 	bl	80051e0 <d_print_function_type.isra.11>
 80032f4:	f7ff b8a0 	b.w	8002438 <d_print_comp.part.10+0xe8>
 80032f8:	4e1a      	ldr	r6, [pc, #104]	; (8003364 <d_print_comp.part.10+0x1014>)
 80032fa:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80032fe:	f106 090e 	add.w	r9, r6, #14
 8003302:	f04f 0800 	mov.w	r8, #0
 8003306:	e009      	b.n	800331c <d_print_comp.part.10+0xfcc>
 8003308:	460b      	mov	r3, r1
 800330a:	3101      	adds	r1, #1
 800330c:	454e      	cmp	r6, r9
 800330e:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003312:	54e7      	strb	r7, [r4, r3]
 8003314:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8003318:	f000 82f7 	beq.w	800390a <d_print_comp.part.10+0x15ba>
 800331c:	29ff      	cmp	r1, #255	; 0xff
 800331e:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 8003322:	d1f1      	bne.n	8003308 <d_print_comp.part.10+0xfb8>
 8003324:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003328:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800332c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003330:	4620      	mov	r0, r4
 8003332:	4798      	blx	r3
 8003334:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003338:	3301      	adds	r3, #1
 800333a:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800333e:	2101      	movs	r1, #1
 8003340:	2300      	movs	r3, #0
 8003342:	e7e3      	b.n	800330c <d_print_comp.part.10+0xfbc>
 8003344:	4f08      	ldr	r7, [pc, #32]	; (8003368 <d_print_comp.part.10+0x1018>)
 8003346:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800334a:	f107 0a16 	add.w	sl, r7, #22
 800334e:	f04f 0900 	mov.w	r9, #0
 8003352:	e018      	b.n	8003386 <d_print_comp.part.10+0x1036>
 8003354:	0800ffe0 	.word	0x0800ffe0
 8003358:	080101a0 	.word	0x080101a0
 800335c:	0800f6fc 	.word	0x0800f6fc
 8003360:	08010163 	.word	0x08010163
 8003364:	08010243 	.word	0x08010243
 8003368:	08010143 	.word	0x08010143
 800336c:	08010173 	.word	0x08010173
 8003370:	460b      	mov	r3, r1
 8003372:	3101      	adds	r1, #1
 8003374:	4557      	cmp	r7, sl
 8003376:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800337a:	f804 8003 	strb.w	r8, [r4, r3]
 800337e:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8003382:	f000 82bb 	beq.w	80038fc <d_print_comp.part.10+0x15ac>
 8003386:	29ff      	cmp	r1, #255	; 0xff
 8003388:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 800338c:	d1f0      	bne.n	8003370 <d_print_comp.part.10+0x1020>
 800338e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003392:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8003396:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800339a:	4620      	mov	r0, r4
 800339c:	4798      	blx	r3
 800339e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80033a2:	3301      	adds	r3, #1
 80033a4:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80033a8:	2101      	movs	r1, #1
 80033aa:	2300      	movs	r3, #0
 80033ac:	e7e2      	b.n	8003374 <d_print_comp.part.10+0x1024>
 80033ae:	4fd0      	ldr	r7, [pc, #832]	; (80036f0 <d_print_comp.part.10+0x13a0>)
 80033b0:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80033b4:	f107 0a1c 	add.w	sl, r7, #28
 80033b8:	f04f 0900 	mov.w	r9, #0
 80033bc:	e00a      	b.n	80033d4 <d_print_comp.part.10+0x1084>
 80033be:	460b      	mov	r3, r1
 80033c0:	3101      	adds	r1, #1
 80033c2:	4557      	cmp	r7, sl
 80033c4:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80033c8:	f804 8003 	strb.w	r8, [r4, r3]
 80033cc:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 80033d0:	f000 8361 	beq.w	8003a96 <d_print_comp.part.10+0x1746>
 80033d4:	29ff      	cmp	r1, #255	; 0xff
 80033d6:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 80033da:	d1f0      	bne.n	80033be <d_print_comp.part.10+0x106e>
 80033dc:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80033e0:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80033e4:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80033e8:	4620      	mov	r0, r4
 80033ea:	4798      	blx	r3
 80033ec:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80033f0:	3301      	adds	r3, #1
 80033f2:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80033f6:	2101      	movs	r1, #1
 80033f8:	2300      	movs	r3, #0
 80033fa:	e7e2      	b.n	80033c2 <d_print_comp.part.10+0x1072>
 80033fc:	4fbd      	ldr	r7, [pc, #756]	; (80036f4 <d_print_comp.part.10+0x13a4>)
 80033fe:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003402:	f107 0a08 	add.w	sl, r7, #8
 8003406:	f04f 0900 	mov.w	r9, #0
 800340a:	e00a      	b.n	8003422 <d_print_comp.part.10+0x10d2>
 800340c:	460b      	mov	r3, r1
 800340e:	3101      	adds	r1, #1
 8003410:	4557      	cmp	r7, sl
 8003412:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003416:	f804 8003 	strb.w	r8, [r4, r3]
 800341a:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 800341e:	f000 82b1 	beq.w	8003984 <d_print_comp.part.10+0x1634>
 8003422:	29ff      	cmp	r1, #255	; 0xff
 8003424:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 8003428:	d1f0      	bne.n	800340c <d_print_comp.part.10+0x10bc>
 800342a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800342e:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8003432:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003436:	4620      	mov	r0, r4
 8003438:	4798      	blx	r3
 800343a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800343e:	3301      	adds	r3, #1
 8003440:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003444:	2101      	movs	r1, #1
 8003446:	2300      	movs	r3, #0
 8003448:	e7e2      	b.n	8003410 <d_print_comp.part.10+0x10c0>
 800344a:	4fab      	ldr	r7, [pc, #684]	; (80036f8 <d_print_comp.part.10+0x13a8>)
 800344c:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003450:	f107 0a1d 	add.w	sl, r7, #29
 8003454:	f04f 0900 	mov.w	r9, #0
 8003458:	e00a      	b.n	8003470 <d_print_comp.part.10+0x1120>
 800345a:	460b      	mov	r3, r1
 800345c:	3101      	adds	r1, #1
 800345e:	4557      	cmp	r7, sl
 8003460:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003464:	f804 8003 	strb.w	r8, [r4, r3]
 8003468:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 800346c:	f000 8340 	beq.w	8003af0 <d_print_comp.part.10+0x17a0>
 8003470:	29ff      	cmp	r1, #255	; 0xff
 8003472:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 8003476:	d1f0      	bne.n	800345a <d_print_comp.part.10+0x110a>
 8003478:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800347c:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8003480:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003484:	4620      	mov	r0, r4
 8003486:	4798      	blx	r3
 8003488:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800348c:	3301      	adds	r3, #1
 800348e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003492:	2101      	movs	r1, #1
 8003494:	2300      	movs	r3, #0
 8003496:	e7e2      	b.n	800345e <d_print_comp.part.10+0x110e>
 8003498:	4f98      	ldr	r7, [pc, #608]	; (80036fc <d_print_comp.part.10+0x13ac>)
 800349a:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800349e:	f107 0a09 	add.w	sl, r7, #9
 80034a2:	f04f 0900 	mov.w	r9, #0
 80034a6:	e00a      	b.n	80034be <d_print_comp.part.10+0x116e>
 80034a8:	460b      	mov	r3, r1
 80034aa:	3101      	adds	r1, #1
 80034ac:	4557      	cmp	r7, sl
 80034ae:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80034b2:	f804 8003 	strb.w	r8, [r4, r3]
 80034b6:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 80034ba:	f000 81d4 	beq.w	8003866 <d_print_comp.part.10+0x1516>
 80034be:	29ff      	cmp	r1, #255	; 0xff
 80034c0:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 80034c4:	d1f0      	bne.n	80034a8 <d_print_comp.part.10+0x1158>
 80034c6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80034ca:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80034ce:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80034d2:	4620      	mov	r0, r4
 80034d4:	4798      	blx	r3
 80034d6:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80034da:	3301      	adds	r3, #1
 80034dc:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80034e0:	2101      	movs	r1, #1
 80034e2:	2300      	movs	r3, #0
 80034e4:	e7e2      	b.n	80034ac <d_print_comp.part.10+0x115c>
 80034e6:	f016 0604 	ands.w	r6, r6, #4
 80034ea:	6853      	ldr	r3, [r2, #4]
 80034ec:	f040 834b 	bne.w	8003b86 <d_print_comp.part.10+0x1836>
 80034f0:	685f      	ldr	r7, [r3, #4]
 80034f2:	f8d3 9000 	ldr.w	r9, [r3]
 80034f6:	2f00      	cmp	r7, #0
 80034f8:	f43e af9e 	beq.w	8002438 <d_print_comp.part.10+0xe8>
 80034fc:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003500:	46b0      	mov	r8, r6
 8003502:	e00a      	b.n	800351a <d_print_comp.part.10+0x11ca>
 8003504:	460b      	mov	r3, r1
 8003506:	3101      	adds	r1, #1
 8003508:	3601      	adds	r6, #1
 800350a:	42b7      	cmp	r7, r6
 800350c:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003510:	54e5      	strb	r5, [r4, r3]
 8003512:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8003516:	f43e af8f 	beq.w	8002438 <d_print_comp.part.10+0xe8>
 800351a:	29ff      	cmp	r1, #255	; 0xff
 800351c:	f819 5006 	ldrb.w	r5, [r9, r6]
 8003520:	d1f0      	bne.n	8003504 <d_print_comp.part.10+0x11b4>
 8003522:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003526:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800352a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800352e:	4620      	mov	r0, r4
 8003530:	4798      	blx	r3
 8003532:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003536:	3301      	adds	r3, #1
 8003538:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800353c:	2101      	movs	r1, #1
 800353e:	2300      	movs	r3, #0
 8003540:	e7e2      	b.n	8003508 <d_print_comp.part.10+0x11b8>
 8003542:	6850      	ldr	r0, [r2, #4]
 8003544:	7803      	ldrb	r3, [r0, #0]
 8003546:	2b05      	cmp	r3, #5
 8003548:	f000 870b 	beq.w	8004362 <d_print_comp.part.10+0x2012>
 800354c:	2b23      	cmp	r3, #35	; 0x23
 800354e:	f000 83a5 	beq.w	8003c9c <d_print_comp.part.10+0x194c>
 8003552:	782a      	ldrb	r2, [r5, #0]
 8003554:	429a      	cmp	r2, r3
 8003556:	f000 83a1 	beq.w	8003c9c <d_print_comp.part.10+0x194c>
 800355a:	2b24      	cmp	r3, #36	; 0x24
 800355c:	f47e af50 	bne.w	8002400 <d_print_comp.part.10+0xb0>
 8003560:	ab16      	add	r3, sp, #88	; 0x58
 8003562:	f8d4 1114 	ldr.w	r1, [r4, #276]	; 0x114
 8003566:	6842      	ldr	r2, [r0, #4]
 8003568:	f843 1d40 	str.w	r1, [r3, #-64]!
 800356c:	2000      	movs	r0, #0
 800356e:	f8d4 1110 	ldr.w	r1, [r4, #272]	; 0x110
 8003572:	9507      	str	r5, [sp, #28]
 8003574:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 8003578:	9008      	str	r0, [sp, #32]
 800357a:	9109      	str	r1, [sp, #36]	; 0x24
 800357c:	2a00      	cmp	r2, #0
 800357e:	f47e af4d 	bne.w	800241c <d_print_comp.part.10+0xcc>
 8003582:	f7fe bf4a 	b.w	800241a <d_print_comp.part.10+0xca>
 8003586:	4631      	mov	r1, r6
 8003588:	6852      	ldr	r2, [r2, #4]
 800358a:	f001 f977 	bl	800487c <d_print_comp>
 800358e:	f7fe bf53 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003592:	6857      	ldr	r7, [r2, #4]
 8003594:	4d5a      	ldr	r5, [pc, #360]	; (8003700 <d_print_comp.part.10+0x13b0>)
 8003596:	f8d7 9008 	ldr.w	r9, [r7, #8]
 800359a:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800359e:	f105 0a08 	add.w	sl, r5, #8
 80035a2:	f04f 0800 	mov.w	r8, #0
 80035a6:	e009      	b.n	80035bc <d_print_comp.part.10+0x126c>
 80035a8:	460b      	mov	r3, r1
 80035aa:	3101      	adds	r1, #1
 80035ac:	4555      	cmp	r5, sl
 80035ae:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80035b2:	54e6      	strb	r6, [r4, r3]
 80035b4:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80035b8:	f000 8163 	beq.w	8003882 <d_print_comp.part.10+0x1532>
 80035bc:	29ff      	cmp	r1, #255	; 0xff
 80035be:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80035c2:	d1f1      	bne.n	80035a8 <d_print_comp.part.10+0x1258>
 80035c4:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80035c8:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80035cc:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80035d0:	4620      	mov	r0, r4
 80035d2:	4798      	blx	r3
 80035d4:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80035d8:	3301      	adds	r3, #1
 80035da:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80035de:	2101      	movs	r1, #1
 80035e0:	2300      	movs	r3, #0
 80035e2:	e7e3      	b.n	80035ac <d_print_comp.part.10+0x125c>
 80035e4:	4f45      	ldr	r7, [pc, #276]	; (80036fc <d_print_comp.part.10+0x13ac>)
 80035e6:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80035ea:	f107 0a09 	add.w	sl, r7, #9
 80035ee:	f04f 0900 	mov.w	r9, #0
 80035f2:	e00a      	b.n	800360a <d_print_comp.part.10+0x12ba>
 80035f4:	460b      	mov	r3, r1
 80035f6:	3101      	adds	r1, #1
 80035f8:	4557      	cmp	r7, sl
 80035fa:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80035fe:	f804 8003 	strb.w	r8, [r4, r3]
 8003602:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8003606:	f000 8135 	beq.w	8003874 <d_print_comp.part.10+0x1524>
 800360a:	29ff      	cmp	r1, #255	; 0xff
 800360c:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 8003610:	d1f0      	bne.n	80035f4 <d_print_comp.part.10+0x12a4>
 8003612:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003616:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 800361a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800361e:	4620      	mov	r0, r4
 8003620:	4798      	blx	r3
 8003622:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003626:	3301      	adds	r3, #1
 8003628:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800362c:	2101      	movs	r1, #1
 800362e:	2300      	movs	r3, #0
 8003630:	e7e2      	b.n	80035f8 <d_print_comp.part.10+0x12a8>
 8003632:	6852      	ldr	r2, [r2, #4]
 8003634:	68af      	ldr	r7, [r5, #8]
 8003636:	b112      	cbz	r2, 800363e <d_print_comp.part.10+0x12ee>
 8003638:	4631      	mov	r1, r6
 800363a:	f001 f91f 	bl	800487c <d_print_comp>
 800363e:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8003642:	2bff      	cmp	r3, #255	; 0xff
 8003644:	f000 8484 	beq.w	8003f50 <d_print_comp.part.10+0x1c00>
 8003648:	1c5a      	adds	r2, r3, #1
 800364a:	257b      	movs	r5, #123	; 0x7b
 800364c:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003650:	4631      	mov	r1, r6
 8003652:	54e5      	strb	r5, [r4, r3]
 8003654:	463a      	mov	r2, r7
 8003656:	4620      	mov	r0, r4
 8003658:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 800365c:	f001 f90e 	bl	800487c <d_print_comp>
 8003660:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003664:	29ff      	cmp	r1, #255	; 0xff
 8003666:	f000 8461 	beq.w	8003f2c <d_print_comp.part.10+0x1bdc>
 800366a:	1c4a      	adds	r2, r1, #1
 800366c:	237d      	movs	r3, #125	; 0x7d
 800366e:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003672:	5463      	strb	r3, [r4, r1]
 8003674:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003678:	f7fe bede 	b.w	8002438 <d_print_comp.part.10+0xe8>
 800367c:	2301      	movs	r3, #1
 800367e:	f8c0 3118 	str.w	r3, [r0, #280]	; 0x118
 8003682:	f7fe bed9 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003686:	687f      	ldr	r7, [r7, #4]
 8003688:	2f00      	cmp	r7, #0
 800368a:	f000 8699 	beq.w	80043c0 <d_print_comp.part.10+0x2070>
 800368e:	f1b8 0f04 	cmp.w	r8, #4
 8003692:	f47f a999 	bne.w	80029c8 <d_print_comp.part.10+0x678>
 8003696:	2301      	movs	r3, #1
 8003698:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 800369c:	f7fe becc 	b.w	8002438 <d_print_comp.part.10+0xe8>
 80036a0:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80036a4:	29ff      	cmp	r1, #255	; 0xff
 80036a6:	f000 870e 	beq.w	80044c6 <d_print_comp.part.10+0x2176>
 80036aa:	1c4a      	adds	r2, r1, #1
 80036ac:	232e      	movs	r3, #46	; 0x2e
 80036ae:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80036b2:	5463      	strb	r3, [r4, r1]
 80036b4:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80036b8:	f8d5 8008 	ldr.w	r8, [r5, #8]
 80036bc:	f898 3000 	ldrb.w	r3, [r8]
 80036c0:	2b45      	cmp	r3, #69	; 0x45
 80036c2:	f000 84c1 	beq.w	8004048 <d_print_comp.part.10+0x1cf8>
 80036c6:	4620      	mov	r0, r4
 80036c8:	4631      	mov	r1, r6
 80036ca:	4642      	mov	r2, r8
 80036cc:	f001 f8d6 	bl	800487c <d_print_comp>
 80036d0:	f7fe beb2 	b.w	8002438 <d_print_comp.part.10+0xe8>
 80036d4:	4620      	mov	r0, r4
 80036d6:	4631      	mov	r1, r6
 80036d8:	686a      	ldr	r2, [r5, #4]
 80036da:	f001 f8cf 	bl	800487c <d_print_comp>
 80036de:	f7fe beab 	b.w	8002438 <d_print_comp.part.10+0xe8>
 80036e2:	4620      	mov	r0, r4
 80036e4:	4631      	mov	r1, r6
 80036e6:	686a      	ldr	r2, [r5, #4]
 80036e8:	f001 f8c8 	bl	800487c <d_print_comp>
 80036ec:	f7fe bea4 	b.w	8002438 <d_print_comp.part.10+0xe8>
 80036f0:	08010213 	.word	0x08010213
 80036f4:	08010233 	.word	0x08010233
 80036f8:	080101f3 	.word	0x080101f3
 80036fc:	08010183 	.word	0x08010183
 8003700:	08010177 	.word	0x08010177
 8003704:	4fbd      	ldr	r7, [pc, #756]	; (80039fc <d_print_comp.part.10+0x16ac>)
 8003706:	68aa      	ldr	r2, [r5, #8]
 8003708:	4631      	mov	r1, r6
 800370a:	4620      	mov	r0, r4
 800370c:	f001 f8b6 	bl	800487c <d_print_comp>
 8003710:	f107 0a05 	add.w	sl, r7, #5
 8003714:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003718:	f04f 0900 	mov.w	r9, #0
 800371c:	e009      	b.n	8003732 <d_print_comp.part.10+0x13e2>
 800371e:	460b      	mov	r3, r1
 8003720:	3101      	adds	r1, #1
 8003722:	4557      	cmp	r7, sl
 8003724:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003728:	f804 8003 	strb.w	r8, [r4, r3]
 800372c:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8003730:	d013      	beq.n	800375a <d_print_comp.part.10+0x140a>
 8003732:	29ff      	cmp	r1, #255	; 0xff
 8003734:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 8003738:	d1f1      	bne.n	800371e <d_print_comp.part.10+0x13ce>
 800373a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800373e:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8003742:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003746:	4620      	mov	r0, r4
 8003748:	4798      	blx	r3
 800374a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800374e:	3301      	adds	r3, #1
 8003750:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003754:	2101      	movs	r1, #1
 8003756:	2300      	movs	r3, #0
 8003758:	e7e3      	b.n	8003722 <d_print_comp.part.10+0x13d2>
 800375a:	4620      	mov	r0, r4
 800375c:	4631      	mov	r1, r6
 800375e:	686a      	ldr	r2, [r5, #4]
 8003760:	f001 f88c 	bl	800487c <d_print_comp>
 8003764:	f7fe be68 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003768:	4620      	mov	r0, r4
 800376a:	4631      	mov	r1, r6
 800376c:	686a      	ldr	r2, [r5, #4]
 800376e:	f001 f885 	bl	800487c <d_print_comp>
 8003772:	f7fe be61 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003776:	4620      	mov	r0, r4
 8003778:	4631      	mov	r1, r6
 800377a:	686a      	ldr	r2, [r5, #4]
 800377c:	f001 f87e 	bl	800487c <d_print_comp>
 8003780:	f7fe be5a 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003784:	4620      	mov	r0, r4
 8003786:	4631      	mov	r1, r6
 8003788:	686a      	ldr	r2, [r5, #4]
 800378a:	f001 f877 	bl	800487c <d_print_comp>
 800378e:	f7fe be53 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003792:	4620      	mov	r0, r4
 8003794:	4631      	mov	r1, r6
 8003796:	686a      	ldr	r2, [r5, #4]
 8003798:	f001 f870 	bl	800487c <d_print_comp>
 800379c:	f7fe be4c 	b.w	8002438 <d_print_comp.part.10+0xe8>
 80037a0:	4620      	mov	r0, r4
 80037a2:	4631      	mov	r1, r6
 80037a4:	686a      	ldr	r2, [r5, #4]
 80037a6:	f001 f869 	bl	800487c <d_print_comp>
 80037aa:	f7fe be45 	b.w	8002438 <d_print_comp.part.10+0xe8>
 80037ae:	4f94      	ldr	r7, [pc, #592]	; (8003a00 <d_print_comp.part.10+0x16b0>)
 80037b0:	686a      	ldr	r2, [r5, #4]
 80037b2:	4631      	mov	r1, r6
 80037b4:	4620      	mov	r0, r4
 80037b6:	f001 f861 	bl	800487c <d_print_comp>
 80037ba:	f107 0a04 	add.w	sl, r7, #4
 80037be:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80037c2:	f04f 0900 	mov.w	r9, #0
 80037c6:	e009      	b.n	80037dc <d_print_comp.part.10+0x148c>
 80037c8:	460b      	mov	r3, r1
 80037ca:	3101      	adds	r1, #1
 80037cc:	4557      	cmp	r7, sl
 80037ce:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80037d2:	f804 8003 	strb.w	r8, [r4, r3]
 80037d6:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 80037da:	d01a      	beq.n	8003812 <d_print_comp.part.10+0x14c2>
 80037dc:	29ff      	cmp	r1, #255	; 0xff
 80037de:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 80037e2:	d1f1      	bne.n	80037c8 <d_print_comp.part.10+0x1478>
 80037e4:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80037e8:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80037ec:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80037f0:	4620      	mov	r0, r4
 80037f2:	4798      	blx	r3
 80037f4:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80037f8:	3301      	adds	r3, #1
 80037fa:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80037fe:	2101      	movs	r1, #1
 8003800:	2300      	movs	r3, #0
 8003802:	e7e3      	b.n	80037cc <d_print_comp.part.10+0x147c>
 8003804:	4620      	mov	r0, r4
 8003806:	4631      	mov	r1, r6
 8003808:	686a      	ldr	r2, [r5, #4]
 800380a:	f001 f837 	bl	800487c <d_print_comp>
 800380e:	f7fe be13 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003812:	4620      	mov	r0, r4
 8003814:	4631      	mov	r1, r6
 8003816:	68aa      	ldr	r2, [r5, #8]
 8003818:	f001 f830 	bl	800487c <d_print_comp>
 800381c:	f7fe be0c 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003820:	4620      	mov	r0, r4
 8003822:	4631      	mov	r1, r6
 8003824:	686a      	ldr	r2, [r5, #4]
 8003826:	f001 f829 	bl	800487c <d_print_comp>
 800382a:	f7fe be05 	b.w	8002438 <d_print_comp.part.10+0xe8>
 800382e:	4620      	mov	r0, r4
 8003830:	4631      	mov	r1, r6
 8003832:	686a      	ldr	r2, [r5, #4]
 8003834:	f001 f822 	bl	800487c <d_print_comp>
 8003838:	f7fe bdfe 	b.w	8002438 <d_print_comp.part.10+0xe8>
 800383c:	4620      	mov	r0, r4
 800383e:	4631      	mov	r1, r6
 8003840:	686a      	ldr	r2, [r5, #4]
 8003842:	f001 f81b 	bl	800487c <d_print_comp>
 8003846:	f7fe bdf7 	b.w	8002438 <d_print_comp.part.10+0xe8>
 800384a:	4620      	mov	r0, r4
 800384c:	4631      	mov	r1, r6
 800384e:	686a      	ldr	r2, [r5, #4]
 8003850:	f001 f814 	bl	800487c <d_print_comp>
 8003854:	f7fe bdf0 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003858:	4620      	mov	r0, r4
 800385a:	4631      	mov	r1, r6
 800385c:	686a      	ldr	r2, [r5, #4]
 800385e:	f001 f80d 	bl	800487c <d_print_comp>
 8003862:	f7fe bde9 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003866:	4620      	mov	r0, r4
 8003868:	4631      	mov	r1, r6
 800386a:	1d2a      	adds	r2, r5, #4
 800386c:	f001 fda4 	bl	80053b8 <d_print_cast.isra.12>
 8003870:	f7fe bde2 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003874:	4620      	mov	r0, r4
 8003876:	4631      	mov	r1, r6
 8003878:	68aa      	ldr	r2, [r5, #8]
 800387a:	f000 ffff 	bl	800487c <d_print_comp>
 800387e:	f7fe bddb 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003882:	687d      	ldr	r5, [r7, #4]
 8003884:	782b      	ldrb	r3, [r5, #0]
 8003886:	3b61      	subs	r3, #97	; 0x61
 8003888:	2b19      	cmp	r3, #25
 800388a:	f240 82a4 	bls.w	8003dd6 <d_print_comp.part.10+0x1a86>
 800388e:	eb05 0309 	add.w	r3, r5, r9
 8003892:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8003896:	2b20      	cmp	r3, #32
 8003898:	bf0c      	ite	eq
 800389a:	f109 37ff 	addeq.w	r7, r9, #4294967295
 800389e:	464f      	movne	r7, r9
 80038a0:	2f00      	cmp	r7, #0
 80038a2:	f43e adc9 	beq.w	8002438 <d_print_comp.part.10+0xe8>
 80038a6:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80038aa:	442f      	add	r7, r5
 80038ac:	f04f 0800 	mov.w	r8, #0
 80038b0:	e009      	b.n	80038c6 <d_print_comp.part.10+0x1576>
 80038b2:	460b      	mov	r3, r1
 80038b4:	3101      	adds	r1, #1
 80038b6:	42bd      	cmp	r5, r7
 80038b8:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80038bc:	54e6      	strb	r6, [r4, r3]
 80038be:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80038c2:	f43e adb9 	beq.w	8002438 <d_print_comp.part.10+0xe8>
 80038c6:	29ff      	cmp	r1, #255	; 0xff
 80038c8:	f815 6b01 	ldrb.w	r6, [r5], #1
 80038cc:	d1f1      	bne.n	80038b2 <d_print_comp.part.10+0x1562>
 80038ce:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80038d2:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80038d6:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80038da:	4620      	mov	r0, r4
 80038dc:	4798      	blx	r3
 80038de:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80038e2:	3301      	adds	r3, #1
 80038e4:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80038e8:	2101      	movs	r1, #1
 80038ea:	2300      	movs	r3, #0
 80038ec:	e7e3      	b.n	80038b6 <d_print_comp.part.10+0x1566>
 80038ee:	4620      	mov	r0, r4
 80038f0:	4631      	mov	r1, r6
 80038f2:	686a      	ldr	r2, [r5, #4]
 80038f4:	f000 ffc2 	bl	800487c <d_print_comp>
 80038f8:	f7fe bd9e 	b.w	8002438 <d_print_comp.part.10+0xe8>
 80038fc:	4620      	mov	r0, r4
 80038fe:	4631      	mov	r1, r6
 8003900:	686a      	ldr	r2, [r5, #4]
 8003902:	f000 ffbb 	bl	800487c <d_print_comp>
 8003906:	f7fe bd97 	b.w	8002438 <d_print_comp.part.10+0xe8>
 800390a:	686a      	ldr	r2, [r5, #4]
 800390c:	493d      	ldr	r1, [pc, #244]	; (8003a04 <d_print_comp.part.10+0x16b4>)
 800390e:	3201      	adds	r2, #1
 8003910:	a806      	add	r0, sp, #24
 8003912:	f008 ff2d 	bl	800c770 <sprintf>
 8003916:	a806      	add	r0, sp, #24
 8003918:	f008 ff4e 	bl	800c7b8 <strlen>
 800391c:	b320      	cbz	r0, 8003968 <d_print_comp.part.10+0x1618>
 800391e:	f10d 0517 	add.w	r5, sp, #23
 8003922:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003926:	182f      	adds	r7, r5, r0
 8003928:	f04f 0800 	mov.w	r8, #0
 800392c:	e008      	b.n	8003940 <d_print_comp.part.10+0x15f0>
 800392e:	460b      	mov	r3, r1
 8003930:	3101      	adds	r1, #1
 8003932:	42bd      	cmp	r5, r7
 8003934:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003938:	54e6      	strb	r6, [r4, r3]
 800393a:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 800393e:	d015      	beq.n	800396c <d_print_comp.part.10+0x161c>
 8003940:	29ff      	cmp	r1, #255	; 0xff
 8003942:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8003946:	d1f2      	bne.n	800392e <d_print_comp.part.10+0x15de>
 8003948:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800394c:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003950:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003954:	4620      	mov	r0, r4
 8003956:	4798      	blx	r3
 8003958:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800395c:	3301      	adds	r3, #1
 800395e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003962:	2101      	movs	r1, #1
 8003964:	2300      	movs	r3, #0
 8003966:	e7e4      	b.n	8003932 <d_print_comp.part.10+0x15e2>
 8003968:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800396c:	29ff      	cmp	r1, #255	; 0xff
 800396e:	f000 8302 	beq.w	8003f76 <d_print_comp.part.10+0x1c26>
 8003972:	1c4a      	adds	r2, r1, #1
 8003974:	237d      	movs	r3, #125	; 0x7d
 8003976:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 800397a:	5463      	strb	r3, [r4, r1]
 800397c:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003980:	f7fe bd5a 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003984:	4631      	mov	r1, r6
 8003986:	4e20      	ldr	r6, [pc, #128]	; (8003a08 <d_print_comp.part.10+0x16b8>)
 8003988:	686a      	ldr	r2, [r5, #4]
 800398a:	4620      	mov	r0, r4
 800398c:	f000 ff76 	bl	800487c <d_print_comp>
 8003990:	f106 0902 	add.w	r9, r6, #2
 8003994:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003998:	f04f 0800 	mov.w	r8, #0
 800399c:	e008      	b.n	80039b0 <d_print_comp.part.10+0x1660>
 800399e:	460b      	mov	r3, r1
 80039a0:	3101      	adds	r1, #1
 80039a2:	454e      	cmp	r6, r9
 80039a4:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80039a8:	54e7      	strb	r7, [r4, r3]
 80039aa:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 80039ae:	d013      	beq.n	80039d8 <d_print_comp.part.10+0x1688>
 80039b0:	29ff      	cmp	r1, #255	; 0xff
 80039b2:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 80039b6:	d1f2      	bne.n	800399e <d_print_comp.part.10+0x164e>
 80039b8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80039bc:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80039c0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80039c4:	4620      	mov	r0, r4
 80039c6:	4798      	blx	r3
 80039c8:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80039cc:	3301      	adds	r3, #1
 80039ce:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80039d2:	2101      	movs	r1, #1
 80039d4:	2300      	movs	r3, #0
 80039d6:	e7e4      	b.n	80039a2 <d_print_comp.part.10+0x1652>
 80039d8:	68aa      	ldr	r2, [r5, #8]
 80039da:	490a      	ldr	r1, [pc, #40]	; (8003a04 <d_print_comp.part.10+0x16b4>)
 80039dc:	3201      	adds	r2, #1
 80039de:	a806      	add	r0, sp, #24
 80039e0:	f008 fec6 	bl	800c770 <sprintf>
 80039e4:	a806      	add	r0, sp, #24
 80039e6:	f008 fee7 	bl	800c7b8 <strlen>
 80039ea:	b360      	cbz	r0, 8003a46 <d_print_comp.part.10+0x16f6>
 80039ec:	f10d 0517 	add.w	r5, sp, #23
 80039f0:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80039f4:	182f      	adds	r7, r5, r0
 80039f6:	f04f 0800 	mov.w	r8, #0
 80039fa:	e010      	b.n	8003a1e <d_print_comp.part.10+0x16ce>
 80039fc:	0801010b 	.word	0x0801010b
 8003a00:	08010047 	.word	0x08010047
 8003a04:	08010000 	.word	0x08010000
 8003a08:	0801023f 	.word	0x0801023f
 8003a0c:	460b      	mov	r3, r1
 8003a0e:	3101      	adds	r1, #1
 8003a10:	42bd      	cmp	r5, r7
 8003a12:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003a16:	54e6      	strb	r6, [r4, r3]
 8003a18:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8003a1c:	d015      	beq.n	8003a4a <d_print_comp.part.10+0x16fa>
 8003a1e:	29ff      	cmp	r1, #255	; 0xff
 8003a20:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8003a24:	d1f2      	bne.n	8003a0c <d_print_comp.part.10+0x16bc>
 8003a26:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003a2a:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003a2e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003a32:	4620      	mov	r0, r4
 8003a34:	4798      	blx	r3
 8003a36:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003a3a:	3301      	adds	r3, #1
 8003a3c:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003a40:	2101      	movs	r1, #1
 8003a42:	2300      	movs	r3, #0
 8003a44:	e7e4      	b.n	8003a10 <d_print_comp.part.10+0x16c0>
 8003a46:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003a4a:	29ff      	cmp	r1, #255	; 0xff
 8003a4c:	f000 8332 	beq.w	80040b4 <d_print_comp.part.10+0x1d64>
 8003a50:	1c4a      	adds	r2, r1, #1
 8003a52:	237d      	movs	r3, #125	; 0x7d
 8003a54:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003a58:	5463      	strb	r3, [r4, r1]
 8003a5a:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003a5e:	f7fe bceb 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003a62:	4620      	mov	r0, r4
 8003a64:	4631      	mov	r1, r6
 8003a66:	686a      	ldr	r2, [r5, #4]
 8003a68:	f000 ff08 	bl	800487c <d_print_comp>
 8003a6c:	f7fe bce4 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003a70:	4631      	mov	r1, r6
 8003a72:	686a      	ldr	r2, [r5, #4]
 8003a74:	4620      	mov	r0, r4
 8003a76:	f000 ff01 	bl	800487c <d_print_comp>
 8003a7a:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003a7e:	29ff      	cmp	r1, #255	; 0xff
 8003a80:	f000 828a 	beq.w	8003f98 <d_print_comp.part.10+0x1c48>
 8003a84:	1c4a      	adds	r2, r1, #1
 8003a86:	2329      	movs	r3, #41	; 0x29
 8003a88:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003a8c:	5463      	strb	r3, [r4, r1]
 8003a8e:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003a92:	f7fe bcd1 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003a96:	4620      	mov	r0, r4
 8003a98:	4631      	mov	r1, r6
 8003a9a:	686a      	ldr	r2, [r5, #4]
 8003a9c:	f000 feee 	bl	800487c <d_print_comp>
 8003aa0:	f7fe bcca 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003aa4:	4631      	mov	r1, r6
 8003aa6:	68aa      	ldr	r2, [r5, #8]
 8003aa8:	4620      	mov	r0, r4
 8003aaa:	f000 fee7 	bl	800487c <d_print_comp>
 8003aae:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003ab2:	29ff      	cmp	r1, #255	; 0xff
 8003ab4:	f000 830f 	beq.w	80040d6 <d_print_comp.part.10+0x1d86>
 8003ab8:	1c4a      	adds	r2, r1, #1
 8003aba:	235d      	movs	r3, #93	; 0x5d
 8003abc:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003ac0:	5463      	strb	r3, [r4, r1]
 8003ac2:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003ac6:	f7fe bcb7 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003aca:	4631      	mov	r1, r6
 8003acc:	68aa      	ldr	r2, [r5, #8]
 8003ace:	4620      	mov	r0, r4
 8003ad0:	f000 fed4 	bl	800487c <d_print_comp>
 8003ad4:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003ad8:	29ff      	cmp	r1, #255	; 0xff
 8003ada:	f000 826e 	beq.w	8003fba <d_print_comp.part.10+0x1c6a>
 8003ade:	1c4a      	adds	r2, r1, #1
 8003ae0:	235d      	movs	r3, #93	; 0x5d
 8003ae2:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003ae6:	5463      	strb	r3, [r4, r1]
 8003ae8:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003aec:	f7fe bca4 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003af0:	4620      	mov	r0, r4
 8003af2:	4631      	mov	r1, r6
 8003af4:	686a      	ldr	r2, [r5, #4]
 8003af6:	f000 fec1 	bl	800487c <d_print_comp>
 8003afa:	f7fe bc9d 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003afe:	68aa      	ldr	r2, [r5, #8]
 8003b00:	f8d4 5120 	ldr.w	r5, [r4, #288]	; 0x120
 8003b04:	460f      	mov	r7, r1
 8003b06:	4620      	mov	r0, r4
 8003b08:	4631      	mov	r1, r6
 8003b0a:	f000 feb7 	bl	800487c <d_print_comp>
 8003b0e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003b12:	429d      	cmp	r5, r3
 8003b14:	f47e ac90 	bne.w	8002438 <d_print_comp.part.10+0xe8>
 8003b18:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8003b1c:	42bb      	cmp	r3, r7
 8003b1e:	f47e ac8b 	bne.w	8002438 <d_print_comp.part.10+0xe8>
 8003b22:	3f02      	subs	r7, #2
 8003b24:	f8c4 7100 	str.w	r7, [r4, #256]	; 0x100
 8003b28:	f7fe bc86 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003b2c:	686d      	ldr	r5, [r5, #4]
 8003b2e:	9501      	str	r5, [sp, #4]
 8003b30:	f1b8 0f00 	cmp.w	r8, #0
 8003b34:	f47f a83b 	bne.w	8002bae <d_print_comp.part.10+0x85e>
 8003b38:	f7fe bc7e 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003b3c:	2700      	movs	r7, #0
 8003b3e:	f7ff ba58 	b.w	8002ff2 <d_print_comp.part.10+0xca2>
 8003b42:	4dab      	ldr	r5, [pc, #684]	; (8003df0 <d_print_comp.part.10+0x1aa0>)
 8003b44:	4698      	mov	r8, r3
 8003b46:	1daf      	adds	r7, r5, #6
 8003b48:	e009      	b.n	8003b5e <d_print_comp.part.10+0x180e>
 8003b4a:	460b      	mov	r3, r1
 8003b4c:	3101      	adds	r1, #1
 8003b4e:	42bd      	cmp	r5, r7
 8003b50:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003b54:	54e6      	strb	r6, [r4, r3]
 8003b56:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8003b5a:	f43e ac6d 	beq.w	8002438 <d_print_comp.part.10+0xe8>
 8003b5e:	29ff      	cmp	r1, #255	; 0xff
 8003b60:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8003b64:	d1f1      	bne.n	8003b4a <d_print_comp.part.10+0x17fa>
 8003b66:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003b6a:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003b6e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003b72:	4620      	mov	r0, r4
 8003b74:	4798      	blx	r3
 8003b76:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003b7a:	3301      	adds	r3, #1
 8003b7c:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003b80:	2101      	movs	r1, #1
 8003b82:	2300      	movs	r3, #0
 8003b84:	e7e3      	b.n	8003b4e <d_print_comp.part.10+0x17fe>
 8003b86:	68df      	ldr	r7, [r3, #12]
 8003b88:	f8d3 9008 	ldr.w	r9, [r3, #8]
 8003b8c:	2f00      	cmp	r7, #0
 8003b8e:	f43e ac53 	beq.w	8002438 <d_print_comp.part.10+0xe8>
 8003b92:	2500      	movs	r5, #0
 8003b94:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003b98:	46a8      	mov	r8, r5
 8003b9a:	e00a      	b.n	8003bb2 <d_print_comp.part.10+0x1862>
 8003b9c:	460b      	mov	r3, r1
 8003b9e:	3101      	adds	r1, #1
 8003ba0:	3501      	adds	r5, #1
 8003ba2:	42af      	cmp	r7, r5
 8003ba4:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003ba8:	54e6      	strb	r6, [r4, r3]
 8003baa:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8003bae:	f43e ac43 	beq.w	8002438 <d_print_comp.part.10+0xe8>
 8003bb2:	29ff      	cmp	r1, #255	; 0xff
 8003bb4:	f819 6005 	ldrb.w	r6, [r9, r5]
 8003bb8:	d1f0      	bne.n	8003b9c <d_print_comp.part.10+0x184c>
 8003bba:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003bbe:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003bc2:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003bc6:	4620      	mov	r0, r4
 8003bc8:	4798      	blx	r3
 8003bca:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003bce:	3301      	adds	r3, #1
 8003bd0:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003bd4:	2101      	movs	r1, #1
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	e7e2      	b.n	8003ba0 <d_print_comp.part.10+0x1850>
 8003bda:	4d86      	ldr	r5, [pc, #536]	; (8003df4 <d_print_comp.part.10+0x1aa4>)
 8003bdc:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003be0:	f105 0906 	add.w	r9, r5, #6
 8003be4:	f04f 0800 	mov.w	r8, #0
 8003be8:	e008      	b.n	8003bfc <d_print_comp.part.10+0x18ac>
 8003bea:	460b      	mov	r3, r1
 8003bec:	3101      	adds	r1, #1
 8003bee:	454d      	cmp	r5, r9
 8003bf0:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003bf4:	54e6      	strb	r6, [r4, r3]
 8003bf6:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8003bfa:	d013      	beq.n	8003c24 <d_print_comp.part.10+0x18d4>
 8003bfc:	29ff      	cmp	r1, #255	; 0xff
 8003bfe:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8003c02:	d1f2      	bne.n	8003bea <d_print_comp.part.10+0x189a>
 8003c04:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003c08:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003c0c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003c10:	4620      	mov	r0, r4
 8003c12:	4798      	blx	r3
 8003c14:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003c18:	3301      	adds	r3, #1
 8003c1a:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003c1e:	2101      	movs	r1, #1
 8003c20:	2300      	movs	r3, #0
 8003c22:	e7e4      	b.n	8003bee <d_print_comp.part.10+0x189e>
 8003c24:	463a      	mov	r2, r7
 8003c26:	a806      	add	r0, sp, #24
 8003c28:	4973      	ldr	r1, [pc, #460]	; (8003df8 <d_print_comp.part.10+0x1aa8>)
 8003c2a:	f008 fda1 	bl	800c770 <sprintf>
 8003c2e:	a806      	add	r0, sp, #24
 8003c30:	f008 fdc2 	bl	800c7b8 <strlen>
 8003c34:	b320      	cbz	r0, 8003c80 <d_print_comp.part.10+0x1930>
 8003c36:	f10d 0517 	add.w	r5, sp, #23
 8003c3a:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003c3e:	182f      	adds	r7, r5, r0
 8003c40:	f04f 0800 	mov.w	r8, #0
 8003c44:	e008      	b.n	8003c58 <d_print_comp.part.10+0x1908>
 8003c46:	460b      	mov	r3, r1
 8003c48:	3101      	adds	r1, #1
 8003c4a:	42bd      	cmp	r5, r7
 8003c4c:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003c50:	54e6      	strb	r6, [r4, r3]
 8003c52:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8003c56:	d015      	beq.n	8003c84 <d_print_comp.part.10+0x1934>
 8003c58:	29ff      	cmp	r1, #255	; 0xff
 8003c5a:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8003c5e:	d1f2      	bne.n	8003c46 <d_print_comp.part.10+0x18f6>
 8003c60:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003c64:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003c68:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003c6c:	4620      	mov	r0, r4
 8003c6e:	4798      	blx	r3
 8003c70:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003c74:	3301      	adds	r3, #1
 8003c76:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003c7a:	2101      	movs	r1, #1
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	e7e4      	b.n	8003c4a <d_print_comp.part.10+0x18fa>
 8003c80:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003c84:	29ff      	cmp	r1, #255	; 0xff
 8003c86:	f000 8445 	beq.w	8004514 <d_print_comp.part.10+0x21c4>
 8003c8a:	1c4a      	adds	r2, r1, #1
 8003c8c:	237d      	movs	r3, #125	; 0x7d
 8003c8e:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003c92:	5463      	strb	r3, [r4, r1]
 8003c94:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003c98:	f7fe bbce 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003c9c:	4605      	mov	r5, r0
 8003c9e:	f8d4 2114 	ldr.w	r2, [r4, #276]	; 0x114
 8003ca2:	f7fe bbaf 	b.w	8002404 <d_print_comp.part.10+0xb4>
 8003ca6:	6852      	ldr	r2, [r2, #4]
 8003ca8:	6853      	ldr	r3, [r2, #4]
 8003caa:	6819      	ldr	r1, [r3, #0]
 8003cac:	7848      	ldrb	r0, [r1, #1]
 8003cae:	2863      	cmp	r0, #99	; 0x63
 8003cb0:	f000 83e2 	beq.w	8004478 <d_print_comp.part.10+0x2128>
 8003cb4:	7811      	ldrb	r1, [r2, #0]
 8003cb6:	2931      	cmp	r1, #49	; 0x31
 8003cb8:	f000 844e 	beq.w	8004558 <d_print_comp.part.10+0x2208>
 8003cbc:	6853      	ldr	r3, [r2, #4]
 8003cbe:	494f      	ldr	r1, [pc, #316]	; (8003dfc <d_print_comp.part.10+0x1aac>)
 8003cc0:	6818      	ldr	r0, [r3, #0]
 8003cc2:	f001 fe43 	bl	800594c <strcmp>
 8003cc6:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8003cca:	b918      	cbnz	r0, 8003cd4 <d_print_comp.part.10+0x1984>
 8003ccc:	7813      	ldrb	r3, [r2, #0]
 8003cce:	2b03      	cmp	r3, #3
 8003cd0:	f000 845b 	beq.w	800458a <d_print_comp.part.10+0x223a>
 8003cd4:	4620      	mov	r0, r4
 8003cd6:	4631      	mov	r1, r6
 8003cd8:	f001 fc6c 	bl	80055b4 <d_print_subexpr>
 8003cdc:	f8d5 8004 	ldr.w	r8, [r5, #4]
 8003ce0:	4947      	ldr	r1, [pc, #284]	; (8003e00 <d_print_comp.part.10+0x1ab0>)
 8003ce2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8003ce6:	681f      	ldr	r7, [r3, #0]
 8003ce8:	4638      	mov	r0, r7
 8003cea:	f001 fe2f 	bl	800594c <strcmp>
 8003cee:	2800      	cmp	r0, #0
 8003cf0:	f000 8422 	beq.w	8004538 <d_print_comp.part.10+0x21e8>
 8003cf4:	4638      	mov	r0, r7
 8003cf6:	4941      	ldr	r1, [pc, #260]	; (8003dfc <d_print_comp.part.10+0x1aac>)
 8003cf8:	f001 fe28 	bl	800594c <strcmp>
 8003cfc:	2800      	cmp	r0, #0
 8003cfe:	f040 843d 	bne.w	800457c <d_print_comp.part.10+0x222c>
 8003d02:	68ab      	ldr	r3, [r5, #8]
 8003d04:	4631      	mov	r1, r6
 8003d06:	689a      	ldr	r2, [r3, #8]
 8003d08:	4620      	mov	r0, r4
 8003d0a:	f001 fc53 	bl	80055b4 <d_print_subexpr>
 8003d0e:	686b      	ldr	r3, [r5, #4]
 8003d10:	781a      	ldrb	r2, [r3, #0]
 8003d12:	2a31      	cmp	r2, #49	; 0x31
 8003d14:	f47e ab90 	bne.w	8002438 <d_print_comp.part.10+0xe8>
 8003d18:	685b      	ldr	r3, [r3, #4]
 8003d1a:	689a      	ldr	r2, [r3, #8]
 8003d1c:	2a01      	cmp	r2, #1
 8003d1e:	f47e ab8b 	bne.w	8002438 <d_print_comp.part.10+0xe8>
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	781b      	ldrb	r3, [r3, #0]
 8003d26:	2b3e      	cmp	r3, #62	; 0x3e
 8003d28:	f47e ab86 	bne.w	8002438 <d_print_comp.part.10+0xe8>
 8003d2c:	4620      	mov	r0, r4
 8003d2e:	2129      	movs	r1, #41	; 0x29
 8003d30:	f7fc fc14 	bl	800055c <d_append_char>
 8003d34:	f7fe bb80 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003d38:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003d3c:	f7ff ba11 	b.w	8003162 <d_print_comp.part.10+0xe12>
 8003d40:	f8d4 311c 	ldr.w	r3, [r4, #284]	; 0x11c
 8003d44:	e002      	b.n	8003d4c <d_print_comp.part.10+0x19fc>
 8003d46:	7802      	ldrb	r2, [r0, #0]
 8003d48:	2a2f      	cmp	r2, #47	; 0x2f
 8003d4a:	d106      	bne.n	8003d5a <d_print_comp.part.10+0x1a0a>
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	f340 8576 	ble.w	800483e <d_print_comp.part.10+0x24ee>
 8003d52:	6880      	ldr	r0, [r0, #8]
 8003d54:	3b01      	subs	r3, #1
 8003d56:	2800      	cmp	r0, #0
 8003d58:	d1f5      	bne.n	8003d46 <d_print_comp.part.10+0x19f6>
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 8003d60:	f7fe bb6a 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003d64:	f026 0660 	bic.w	r6, r6, #96	; 0x60
 8003d68:	3208      	adds	r2, #8
 8003d6a:	4631      	mov	r1, r6
 8003d6c:	f8d4 3114 	ldr.w	r3, [r4, #276]	; 0x114
 8003d70:	f001 fa36 	bl	80051e0 <d_print_function_type.isra.11>
 8003d74:	686a      	ldr	r2, [r5, #4]
 8003d76:	2a00      	cmp	r2, #0
 8003d78:	f43e ab5e 	beq.w	8002438 <d_print_comp.part.10+0xe8>
 8003d7c:	4620      	mov	r0, r4
 8003d7e:	4631      	mov	r1, r6
 8003d80:	f000 fd7c 	bl	800487c <d_print_comp>
 8003d84:	f7fe bb58 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003d88:	4f1e      	ldr	r7, [pc, #120]	; (8003e04 <d_print_comp.part.10+0x1ab4>)
 8003d8a:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003d8e:	f107 0a05 	add.w	sl, r7, #5
 8003d92:	f04f 0900 	mov.w	r9, #0
 8003d96:	e00a      	b.n	8003dae <d_print_comp.part.10+0x1a5e>
 8003d98:	460b      	mov	r3, r1
 8003d9a:	3101      	adds	r1, #1
 8003d9c:	4557      	cmp	r7, sl
 8003d9e:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003da2:	f804 8003 	strb.w	r8, [r4, r3]
 8003da6:	f884 8104 	strb.w	r8, [r4, #260]	; 0x104
 8003daa:	f43f a9c4 	beq.w	8003136 <d_print_comp.part.10+0xde6>
 8003dae:	29ff      	cmp	r1, #255	; 0xff
 8003db0:	f817 8f01 	ldrb.w	r8, [r7, #1]!
 8003db4:	d1f0      	bne.n	8003d98 <d_print_comp.part.10+0x1a48>
 8003db6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003dba:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8003dbe:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003dc2:	4620      	mov	r0, r4
 8003dc4:	4798      	blx	r3
 8003dc6:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003dca:	3301      	adds	r3, #1
 8003dcc:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003dd0:	2101      	movs	r1, #1
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	e7e2      	b.n	8003d9c <d_print_comp.part.10+0x1a4c>
 8003dd6:	29ff      	cmp	r1, #255	; 0xff
 8003dd8:	f000 8421 	beq.w	800461e <d_print_comp.part.10+0x22ce>
 8003ddc:	1c4a      	adds	r2, r1, #1
 8003dde:	2320      	movs	r3, #32
 8003de0:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003de4:	5463      	strb	r3, [r4, r1]
 8003de6:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003dea:	687d      	ldr	r5, [r7, #4]
 8003dec:	e54f      	b.n	800388e <d_print_comp.part.10+0x153e>
 8003dee:	bf00      	nop
 8003df0:	0801016b 	.word	0x0801016b
 8003df4:	080101eb 	.word	0x080101eb
 8003df8:	08010000 	.word	0x08010000
 8003dfc:	0800ffd4 	.word	0x0800ffd4
 8003e00:	08010198 	.word	0x08010198
 8003e04:	0801015b 	.word	0x0801015b
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	49c5      	ldr	r1, [pc, #788]	; (8004120 <d_print_comp.part.10+0x1dd0>)
 8003e0c:	f8d3 8000 	ldr.w	r8, [r3]
 8003e10:	4640      	mov	r0, r8
 8003e12:	f001 fd9b 	bl	800594c <strcmp>
 8003e16:	782b      	ldrb	r3, [r5, #0]
 8003e18:	b910      	cbnz	r0, 8003e20 <d_print_comp.part.10+0x1ad0>
 8003e1a:	2b03      	cmp	r3, #3
 8003e1c:	f000 8411 	beq.w	8004642 <d_print_comp.part.10+0x22f2>
 8003e20:	2b37      	cmp	r3, #55	; 0x37
 8003e22:	f000 8487 	beq.w	8004734 <d_print_comp.part.10+0x23e4>
 8003e26:	463a      	mov	r2, r7
 8003e28:	4620      	mov	r0, r4
 8003e2a:	4631      	mov	r1, r6
 8003e2c:	f001 fb88 	bl	8005540 <d_print_expr_op>
 8003e30:	f1b8 0f00 	cmp.w	r8, #0
 8003e34:	f43e afec 	beq.w	8002e10 <d_print_comp.part.10+0xac0>
 8003e38:	4640      	mov	r0, r8
 8003e3a:	49ba      	ldr	r1, [pc, #744]	; (8004124 <d_print_comp.part.10+0x1dd4>)
 8003e3c:	f001 fd86 	bl	800594c <strcmp>
 8003e40:	2800      	cmp	r0, #0
 8003e42:	f000 823e 	beq.w	80042c2 <d_print_comp.part.10+0x1f72>
 8003e46:	4640      	mov	r0, r8
 8003e48:	49b7      	ldr	r1, [pc, #732]	; (8004128 <d_print_comp.part.10+0x1dd8>)
 8003e4a:	f001 fd7f 	bl	800594c <strcmp>
 8003e4e:	4607      	mov	r7, r0
 8003e50:	2800      	cmp	r0, #0
 8003e52:	f47e afdd 	bne.w	8002e10 <d_print_comp.part.10+0xac0>
 8003e56:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8003e5a:	2bff      	cmp	r3, #255	; 0xff
 8003e5c:	f000 8421 	beq.w	80046a2 <d_print_comp.part.10+0x2352>
 8003e60:	1c58      	adds	r0, r3, #1
 8003e62:	2728      	movs	r7, #40	; 0x28
 8003e64:	f8c4 0100 	str.w	r0, [r4, #256]	; 0x100
 8003e68:	4631      	mov	r1, r6
 8003e6a:	54e7      	strb	r7, [r4, r3]
 8003e6c:	462a      	mov	r2, r5
 8003e6e:	4620      	mov	r0, r4
 8003e70:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8003e74:	f000 fd02 	bl	800487c <d_print_comp>
 8003e78:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003e7c:	29ff      	cmp	r1, #255	; 0xff
 8003e7e:	f000 83ff 	beq.w	8004680 <d_print_comp.part.10+0x2330>
 8003e82:	2329      	movs	r3, #41	; 0x29
 8003e84:	1c4a      	adds	r2, r1, #1
 8003e86:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003e8a:	5463      	strb	r3, [r4, r1]
 8003e8c:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003e90:	f7fe bad2 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003e94:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003e98:	29ff      	cmp	r1, #255	; 0xff
 8003e9a:	f000 83af 	beq.w	80045fc <d_print_comp.part.10+0x22ac>
 8003e9e:	1c4a      	adds	r2, r1, #1
 8003ea0:	2328      	movs	r3, #40	; 0x28
 8003ea2:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003ea6:	4620      	mov	r0, r4
 8003ea8:	5463      	strb	r3, [r4, r1]
 8003eaa:	1d3a      	adds	r2, r7, #4
 8003eac:	4631      	mov	r1, r6
 8003eae:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003eb2:	f001 fa81 	bl	80053b8 <d_print_cast.isra.12>
 8003eb6:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003eba:	29ff      	cmp	r1, #255	; 0xff
 8003ebc:	f000 838d 	beq.w	80045da <d_print_comp.part.10+0x228a>
 8003ec0:	1c4a      	adds	r2, r1, #1
 8003ec2:	2329      	movs	r3, #41	; 0x29
 8003ec4:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003ec8:	5463      	strb	r3, [r4, r1]
 8003eca:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003ece:	f7fe bf9f 	b.w	8002e10 <d_print_comp.part.10+0xac0>
 8003ed2:	f04f 0800 	mov.w	r8, #0
 8003ed6:	f804 8007 	strb.w	r8, [r4, r7]
 8003eda:	4639      	mov	r1, r7
 8003edc:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003ee0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003ee4:	4620      	mov	r0, r4
 8003ee6:	4798      	blx	r3
 8003ee8:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003eec:	f8c4 8100 	str.w	r8, [r4, #256]	; 0x100
 8003ef0:	3301      	adds	r3, #1
 8003ef2:	4647      	mov	r7, r8
 8003ef4:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003ef8:	f7ff b8f2 	b.w	80030e0 <d_print_comp.part.10+0xd90>
 8003efc:	4620      	mov	r0, r4
 8003efe:	4631      	mov	r1, r6
 8003f00:	686a      	ldr	r2, [r5, #4]
 8003f02:	f000 fcbb 	bl	800487c <d_print_comp>
 8003f06:	f7fe ba97 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8003f0a:	2700      	movs	r7, #0
 8003f0c:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8003f10:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8003f14:	f880 70ff 	strb.w	r7, [r0, #255]	; 0xff
 8003f18:	4798      	blx	r3
 8003f1a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003f1e:	3301      	adds	r3, #1
 8003f20:	4639      	mov	r1, r7
 8003f22:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003f26:	2201      	movs	r2, #1
 8003f28:	f7fe bd2c 	b.w	8002984 <d_print_comp.part.10+0x634>
 8003f2c:	2500      	movs	r5, #0
 8003f2e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003f32:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003f36:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8003f3a:	4620      	mov	r0, r4
 8003f3c:	4798      	blx	r3
 8003f3e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003f42:	3301      	adds	r3, #1
 8003f44:	4629      	mov	r1, r5
 8003f46:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	f7ff bb8e 	b.w	800366c <d_print_comp.part.10+0x131c>
 8003f50:	2500      	movs	r5, #0
 8003f52:	4619      	mov	r1, r3
 8003f54:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003f58:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003f5c:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8003f60:	4620      	mov	r0, r4
 8003f62:	4798      	blx	r3
 8003f64:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003f68:	1c5a      	adds	r2, r3, #1
 8003f6a:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 8003f6e:	462b      	mov	r3, r5
 8003f70:	2201      	movs	r2, #1
 8003f72:	f7ff bb6a 	b.w	800364a <d_print_comp.part.10+0x12fa>
 8003f76:	2500      	movs	r5, #0
 8003f78:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003f7c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003f80:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8003f84:	4620      	mov	r0, r4
 8003f86:	4798      	blx	r3
 8003f88:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003f8c:	3301      	adds	r3, #1
 8003f8e:	4629      	mov	r1, r5
 8003f90:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003f94:	2201      	movs	r2, #1
 8003f96:	e4ed      	b.n	8003974 <d_print_comp.part.10+0x1624>
 8003f98:	2500      	movs	r5, #0
 8003f9a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003f9e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003fa2:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8003fa6:	4620      	mov	r0, r4
 8003fa8:	4798      	blx	r3
 8003faa:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003fae:	3301      	adds	r3, #1
 8003fb0:	4629      	mov	r1, r5
 8003fb2:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	e565      	b.n	8003a86 <d_print_comp.part.10+0x1736>
 8003fba:	2500      	movs	r5, #0
 8003fbc:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003fc0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003fc4:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8003fc8:	4620      	mov	r0, r4
 8003fca:	4798      	blx	r3
 8003fcc:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003fd0:	3301      	adds	r3, #1
 8003fd2:	4629      	mov	r1, r5
 8003fd4:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003fd8:	2201      	movs	r2, #1
 8003fda:	e581      	b.n	8003ae0 <d_print_comp.part.10+0x1790>
 8003fdc:	6856      	ldr	r6, [r2, #4]
 8003fde:	6897      	ldr	r7, [r2, #8]
 8003fe0:	4437      	add	r7, r6
 8003fe2:	42be      	cmp	r6, r7
 8003fe4:	f4be aa28 	bcs.w	8002438 <d_print_comp.part.10+0xe8>
 8003fe8:	f04f 0800 	mov.w	r8, #0
 8003fec:	e00d      	b.n	800400a <d_print_comp.part.10+0x1cba>
 8003fee:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003ff2:	29ff      	cmp	r1, #255	; 0xff
 8003ff4:	d018      	beq.n	8004028 <d_print_comp.part.10+0x1cd8>
 8003ff6:	1c4b      	adds	r3, r1, #1
 8003ff8:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8003ffc:	5465      	strb	r5, [r4, r1]
 8003ffe:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8004002:	3601      	adds	r6, #1
 8004004:	42b7      	cmp	r7, r6
 8004006:	f67e aa17 	bls.w	8002438 <d_print_comp.part.10+0xe8>
 800400a:	1bbb      	subs	r3, r7, r6
 800400c:	2b03      	cmp	r3, #3
 800400e:	7835      	ldrb	r5, [r6, #0]
 8004010:	dded      	ble.n	8003fee <d_print_comp.part.10+0x1c9e>
 8004012:	2d5f      	cmp	r5, #95	; 0x5f
 8004014:	d1eb      	bne.n	8003fee <d_print_comp.part.10+0x1c9e>
 8004016:	7872      	ldrb	r2, [r6, #1]
 8004018:	2a5f      	cmp	r2, #95	; 0x5f
 800401a:	d1e8      	bne.n	8003fee <d_print_comp.part.10+0x1c9e>
 800401c:	78b3      	ldrb	r3, [r6, #2]
 800401e:	2b55      	cmp	r3, #85	; 0x55
 8004020:	f000 8350 	beq.w	80046c4 <d_print_comp.part.10+0x2374>
 8004024:	4615      	mov	r5, r2
 8004026:	e7e2      	b.n	8003fee <d_print_comp.part.10+0x1c9e>
 8004028:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800402c:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8004030:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004034:	4620      	mov	r0, r4
 8004036:	4798      	blx	r3
 8004038:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800403c:	3301      	adds	r3, #1
 800403e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8004042:	2100      	movs	r1, #0
 8004044:	2301      	movs	r3, #1
 8004046:	e7d7      	b.n	8003ff8 <d_print_comp.part.10+0x1ca8>
 8004048:	4d38      	ldr	r5, [pc, #224]	; (800412c <d_print_comp.part.10+0x1ddc>)
 800404a:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800404e:	f105 0a0d 	add.w	sl, r5, #13
 8004052:	f04f 0900 	mov.w	r9, #0
 8004056:	e008      	b.n	800406a <d_print_comp.part.10+0x1d1a>
 8004058:	460b      	mov	r3, r1
 800405a:	3101      	adds	r1, #1
 800405c:	4555      	cmp	r5, sl
 800405e:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004062:	54e7      	strb	r7, [r4, r3]
 8004064:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8004068:	d046      	beq.n	80040f8 <d_print_comp.part.10+0x1da8>
 800406a:	29ff      	cmp	r1, #255	; 0xff
 800406c:	f815 7f01 	ldrb.w	r7, [r5, #1]!
 8004070:	d1f2      	bne.n	8004058 <d_print_comp.part.10+0x1d08>
 8004072:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004076:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 800407a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800407e:	4620      	mov	r0, r4
 8004080:	4798      	blx	r3
 8004082:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8004086:	3301      	adds	r3, #1
 8004088:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800408c:	2101      	movs	r1, #1
 800408e:	2300      	movs	r3, #0
 8004090:	e7e4      	b.n	800405c <d_print_comp.part.10+0x1d0c>
 8004092:	2600      	movs	r6, #0
 8004094:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8004098:	f880 60ff 	strb.w	r6, [r0, #255]	; 0xff
 800409c:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 80040a0:	4798      	blx	r3
 80040a2:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80040a6:	3301      	adds	r3, #1
 80040a8:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80040ac:	4631      	mov	r1, r6
 80040ae:	2301      	movs	r3, #1
 80040b0:	f7fe bf42 	b.w	8002f38 <d_print_comp.part.10+0xbe8>
 80040b4:	2500      	movs	r5, #0
 80040b6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80040ba:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80040be:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 80040c2:	4620      	mov	r0, r4
 80040c4:	4798      	blx	r3
 80040c6:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80040ca:	3301      	adds	r3, #1
 80040cc:	4629      	mov	r1, r5
 80040ce:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80040d2:	2201      	movs	r2, #1
 80040d4:	e4bd      	b.n	8003a52 <d_print_comp.part.10+0x1702>
 80040d6:	2500      	movs	r5, #0
 80040d8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80040dc:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80040e0:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 80040e4:	4620      	mov	r0, r4
 80040e6:	4798      	blx	r3
 80040e8:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80040ec:	3301      	adds	r3, #1
 80040ee:	4629      	mov	r1, r5
 80040f0:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80040f4:	2201      	movs	r2, #1
 80040f6:	e4e0      	b.n	8003aba <d_print_comp.part.10+0x176a>
 80040f8:	f8d8 2008 	ldr.w	r2, [r8, #8]
 80040fc:	490c      	ldr	r1, [pc, #48]	; (8004130 <d_print_comp.part.10+0x1de0>)
 80040fe:	3201      	adds	r2, #1
 8004100:	a806      	add	r0, sp, #24
 8004102:	f008 fb35 	bl	800c770 <sprintf>
 8004106:	a806      	add	r0, sp, #24
 8004108:	f008 fb56 	bl	800c7b8 <strlen>
 800410c:	b378      	cbz	r0, 800416e <d_print_comp.part.10+0x1e1e>
 800410e:	f10d 0517 	add.w	r5, sp, #23
 8004112:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8004116:	eb05 0a00 	add.w	sl, r5, r0
 800411a:	f04f 0900 	mov.w	r9, #0
 800411e:	e012      	b.n	8004146 <d_print_comp.part.10+0x1df6>
 8004120:	08010190 	.word	0x08010190
 8004124:	08010194 	.word	0x08010194
 8004128:	0801047c 	.word	0x0801047c
 800412c:	0800ffef 	.word	0x0800ffef
 8004130:	08010000 	.word	0x08010000
 8004134:	460b      	mov	r3, r1
 8004136:	3101      	adds	r1, #1
 8004138:	4555      	cmp	r5, sl
 800413a:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800413e:	54e7      	strb	r7, [r4, r3]
 8004140:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8004144:	d015      	beq.n	8004172 <d_print_comp.part.10+0x1e22>
 8004146:	29ff      	cmp	r1, #255	; 0xff
 8004148:	f815 7f01 	ldrb.w	r7, [r5, #1]!
 800414c:	d1f2      	bne.n	8004134 <d_print_comp.part.10+0x1de4>
 800414e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004152:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8004156:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800415a:	4620      	mov	r0, r4
 800415c:	4798      	blx	r3
 800415e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8004162:	3301      	adds	r3, #1
 8004164:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8004168:	2101      	movs	r1, #1
 800416a:	2300      	movs	r3, #0
 800416c:	e7e4      	b.n	8004138 <d_print_comp.part.10+0x1de8>
 800416e:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8004172:	4dbd      	ldr	r5, [pc, #756]	; (8004468 <d_print_comp.part.10+0x2118>)
 8004174:	f04f 0900 	mov.w	r9, #0
 8004178:	f105 0a03 	add.w	sl, r5, #3
 800417c:	e008      	b.n	8004190 <d_print_comp.part.10+0x1e40>
 800417e:	460b      	mov	r3, r1
 8004180:	3101      	adds	r1, #1
 8004182:	4555      	cmp	r5, sl
 8004184:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004188:	54e7      	strb	r7, [r4, r3]
 800418a:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 800418e:	d013      	beq.n	80041b8 <d_print_comp.part.10+0x1e68>
 8004190:	29ff      	cmp	r1, #255	; 0xff
 8004192:	f815 7f01 	ldrb.w	r7, [r5, #1]!
 8004196:	d1f2      	bne.n	800417e <d_print_comp.part.10+0x1e2e>
 8004198:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800419c:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 80041a0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80041a4:	4620      	mov	r0, r4
 80041a6:	4798      	blx	r3
 80041a8:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80041ac:	3301      	adds	r3, #1
 80041ae:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80041b2:	2101      	movs	r1, #1
 80041b4:	2300      	movs	r3, #0
 80041b6:	e7e4      	b.n	8004182 <d_print_comp.part.10+0x1e32>
 80041b8:	f8d8 8004 	ldr.w	r8, [r8, #4]
 80041bc:	f7ff ba83 	b.w	80036c6 <d_print_comp.part.10+0x1376>
 80041c0:	2500      	movs	r5, #0
 80041c2:	4619      	mov	r1, r3
 80041c4:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80041c8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80041cc:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 80041d0:	4620      	mov	r0, r4
 80041d2:	4798      	blx	r3
 80041d4:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80041d8:	1c5a      	adds	r2, r3, #1
 80041da:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 80041de:	462b      	mov	r3, r5
 80041e0:	2101      	movs	r1, #1
 80041e2:	f7fe bded 	b.w	8002dc0 <d_print_comp.part.10+0xa70>
 80041e6:	2700      	movs	r7, #0
 80041e8:	4619      	mov	r1, r3
 80041ea:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80041ee:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80041f2:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 80041f6:	4620      	mov	r0, r4
 80041f8:	4798      	blx	r3
 80041fa:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80041fe:	1c5a      	adds	r2, r3, #1
 8004200:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 8004204:	463b      	mov	r3, r7
 8004206:	2101      	movs	r1, #1
 8004208:	f7fe bdc4 	b.w	8002d94 <d_print_comp.part.10+0xa44>
 800420c:	2301      	movs	r3, #1
 800420e:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 8004212:	f7fe b911 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8004216:	aa16      	add	r2, sp, #88	; 0x58
 8004218:	f8d4 1114 	ldr.w	r1, [r4, #276]	; 0x114
 800421c:	f842 1d40 	str.w	r1, [r2, #-64]!
 8004220:	f026 0660 	bic.w	r6, r6, #96	; 0x60
 8004224:	f8c4 2114 	str.w	r2, [r4, #276]	; 0x114
 8004228:	686a      	ldr	r2, [r5, #4]
 800422a:	f8d4 7110 	ldr.w	r7, [r4, #272]	; 0x110
 800422e:	9308      	str	r3, [sp, #32]
 8004230:	4631      	mov	r1, r6
 8004232:	4620      	mov	r0, r4
 8004234:	9507      	str	r5, [sp, #28]
 8004236:	9709      	str	r7, [sp, #36]	; 0x24
 8004238:	f000 fb20 	bl	800487c <d_print_comp>
 800423c:	9b08      	ldr	r3, [sp, #32]
 800423e:	9a06      	ldr	r2, [sp, #24]
 8004240:	f8c4 2114 	str.w	r2, [r4, #276]	; 0x114
 8004244:	2b00      	cmp	r3, #0
 8004246:	f47e a8f7 	bne.w	8002438 <d_print_comp.part.10+0xe8>
 800424a:	4620      	mov	r0, r4
 800424c:	2120      	movs	r1, #32
 800424e:	f7fc f985 	bl	800055c <d_append_char>
 8004252:	f7ff b847 	b.w	80032e4 <d_print_comp.part.10+0xf94>
 8004256:	2200      	movs	r2, #0
 8004258:	4619      	mov	r1, r3
 800425a:	f884 20ff 	strb.w	r2, [r4, #255]	; 0xff
 800425e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004262:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004266:	4620      	mov	r0, r4
 8004268:	4798      	blx	r3
 800426a:	2329      	movs	r3, #41	; 0x29
 800426c:	7023      	strb	r3, [r4, #0]
 800426e:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8004272:	782a      	ldrb	r2, [r5, #0]
 8004274:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8004278:	2101      	movs	r1, #1
 800427a:	3301      	adds	r3, #1
 800427c:	2a3c      	cmp	r2, #60	; 0x3c
 800427e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8004282:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004286:	f47e aed5 	bne.w	8003034 <d_print_comp.part.10+0xce4>
 800428a:	232d      	movs	r3, #45	; 0x2d
 800428c:	1c4a      	adds	r2, r1, #1
 800428e:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8004292:	5463      	strb	r3, [r4, r1]
 8004294:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8004298:	f7fe becc 	b.w	8003034 <d_print_comp.part.10+0xce4>
 800429c:	f04f 0800 	mov.w	r8, #0
 80042a0:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80042a4:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80042a8:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80042ac:	4620      	mov	r0, r4
 80042ae:	4798      	blx	r3
 80042b0:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80042b4:	3301      	adds	r3, #1
 80042b6:	4641      	mov	r1, r8
 80042b8:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80042bc:	2201      	movs	r2, #1
 80042be:	f7fe be9e 	b.w	8002ffe <d_print_comp.part.10+0xcae>
 80042c2:	4620      	mov	r0, r4
 80042c4:	4631      	mov	r1, r6
 80042c6:	462a      	mov	r2, r5
 80042c8:	f000 fad8 	bl	800487c <d_print_comp>
 80042cc:	f7fe b8b4 	b.w	8002438 <d_print_comp.part.10+0xe8>
 80042d0:	f8d5 8008 	ldr.w	r8, [r5, #8]
 80042d4:	f898 2000 	ldrb.w	r2, [r8]
 80042d8:	2a00      	cmp	r2, #0
 80042da:	f47e ae8a 	bne.w	8002ff2 <d_print_comp.part.10+0xca2>
 80042de:	2b3c      	cmp	r3, #60	; 0x3c
 80042e0:	f000 8290 	beq.w	8004804 <d_print_comp.part.10+0x24b4>
 80042e4:	4631      	mov	r1, r6
 80042e6:	4642      	mov	r2, r8
 80042e8:	4620      	mov	r0, r4
 80042ea:	3f02      	subs	r7, #2
 80042ec:	f000 fac6 	bl	800487c <d_print_comp>
 80042f0:	2f04      	cmp	r7, #4
 80042f2:	f63e a8a1 	bhi.w	8002438 <d_print_comp.part.10+0xe8>
 80042f6:	e8df f007 	tbb	[pc, r7]
 80042fa:	151b      	.short	0x151b
 80042fc:	090f      	.short	0x090f
 80042fe:	03          	.byte	0x03
 80042ff:	00          	.byte	0x00
 8004300:	4620      	mov	r0, r4
 8004302:	495a      	ldr	r1, [pc, #360]	; (800446c <d_print_comp.part.10+0x211c>)
 8004304:	f7fd fff0 	bl	80022e8 <d_append_string>
 8004308:	f7fe b896 	b.w	8002438 <d_print_comp.part.10+0xe8>
 800430c:	4620      	mov	r0, r4
 800430e:	4958      	ldr	r1, [pc, #352]	; (8004470 <d_print_comp.part.10+0x2120>)
 8004310:	f7fd ffea 	bl	80022e8 <d_append_string>
 8004314:	f7fe b890 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8004318:	4620      	mov	r0, r4
 800431a:	4956      	ldr	r1, [pc, #344]	; (8004474 <d_print_comp.part.10+0x2124>)
 800431c:	f7fd ffe4 	bl	80022e8 <d_append_string>
 8004320:	f7fe b88a 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8004324:	4620      	mov	r0, r4
 8004326:	216c      	movs	r1, #108	; 0x6c
 8004328:	f7fc f918 	bl	800055c <d_append_char>
 800432c:	f7fe b884 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8004330:	4620      	mov	r0, r4
 8004332:	2175      	movs	r1, #117	; 0x75
 8004334:	f7fc f912 	bl	800055c <d_append_char>
 8004338:	f7fe b87e 	b.w	8002438 <d_print_comp.part.10+0xe8>
 800433c:	2600      	movs	r6, #0
 800433e:	4619      	mov	r1, r3
 8004340:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004344:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004348:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 800434c:	4620      	mov	r0, r4
 800434e:	4798      	blx	r3
 8004350:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8004354:	1c5a      	adds	r2, r3, #1
 8004356:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 800435a:	4633      	mov	r3, r6
 800435c:	2101      	movs	r1, #1
 800435e:	f7fe befa 	b.w	8003156 <d_print_comp.part.10+0xe06>
 8004362:	1d01      	adds	r1, r0, #4
 8004364:	4620      	mov	r0, r4
 8004366:	f7fc fa15 	bl	8000794 <d_lookup_template_argument.isra.6>
 800436a:	b180      	cbz	r0, 800438e <d_print_comp.part.10+0x203e>
 800436c:	7803      	ldrb	r3, [r0, #0]
 800436e:	2b2f      	cmp	r3, #47	; 0x2f
 8004370:	f47f a8ec 	bne.w	800354c <d_print_comp.part.10+0x11fc>
 8004374:	f8d4 311c 	ldr.w	r3, [r4, #284]	; 0x11c
 8004378:	e005      	b.n	8004386 <d_print_comp.part.10+0x2036>
 800437a:	6880      	ldr	r0, [r0, #8]
 800437c:	3b01      	subs	r3, #1
 800437e:	b130      	cbz	r0, 800438e <d_print_comp.part.10+0x203e>
 8004380:	7802      	ldrb	r2, [r0, #0]
 8004382:	2a2f      	cmp	r2, #47	; 0x2f
 8004384:	d103      	bne.n	800438e <d_print_comp.part.10+0x203e>
 8004386:	2b00      	cmp	r3, #0
 8004388:	dcf7      	bgt.n	800437a <d_print_comp.part.10+0x202a>
 800438a:	f000 8251 	beq.w	8004830 <d_print_comp.part.10+0x24e0>
 800438e:	2301      	movs	r3, #1
 8004390:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 8004394:	f7fe b850 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8004398:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800439c:	29ff      	cmp	r1, #255	; 0xff
 800439e:	f000 81ba 	beq.w	8004716 <d_print_comp.part.10+0x23c6>
 80043a2:	1c4b      	adds	r3, r1, #1
 80043a4:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80043a8:	4620      	mov	r0, r4
 80043aa:	f804 9001 	strb.w	r9, [r4, r1]
 80043ae:	f855 2c0c 	ldr.w	r2, [r5, #-12]
 80043b2:	f884 9104 	strb.w	r9, [r4, #260]	; 0x104
 80043b6:	4641      	mov	r1, r8
 80043b8:	f000 fa6c 	bl	8004894 <d_print_mod>
 80043bc:	f7fe bb75 	b.w	8002aaa <d_print_comp.part.10+0x75a>
 80043c0:	2301      	movs	r3, #1
 80043c2:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 80043c6:	f7fe b837 	b.w	8002438 <d_print_comp.part.10+0xe8>
 80043ca:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80043ce:	29ff      	cmp	r1, #255	; 0xff
 80043d0:	f000 81dc 	beq.w	800478c <d_print_comp.part.10+0x243c>
 80043d4:	2220      	movs	r2, #32
 80043d6:	1c4b      	adds	r3, r1, #1
 80043d8:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80043dc:	5462      	strb	r2, [r4, r1]
 80043de:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 80043e2:	f7fe bce9 	b.w	8002db8 <d_print_comp.part.10+0xa68>
 80043e6:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80043ea:	29ff      	cmp	r1, #255	; 0xff
 80043ec:	f000 81ea 	beq.w	80047c4 <d_print_comp.part.10+0x2474>
 80043f0:	2220      	movs	r2, #32
 80043f2:	1c4b      	adds	r3, r1, #1
 80043f4:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80043f8:	5462      	strb	r2, [r4, r1]
 80043fa:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 80043fe:	f7fe bcc5 	b.w	8002d8c <d_print_comp.part.10+0xa3c>
 8004402:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8004406:	29ff      	cmp	r1, #255	; 0xff
 8004408:	f000 81ec 	beq.w	80047e4 <d_print_comp.part.10+0x2494>
 800440c:	1c4a      	adds	r2, r1, #1
 800440e:	235b      	movs	r3, #91	; 0x5b
 8004410:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8004414:	5463      	strb	r3, [r4, r1]
 8004416:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 800441a:	4631      	mov	r1, r6
 800441c:	68aa      	ldr	r2, [r5, #8]
 800441e:	4620      	mov	r0, r4
 8004420:	f000 fa2c 	bl	800487c <d_print_comp>
 8004424:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8004428:	29ff      	cmp	r1, #255	; 0xff
 800442a:	f000 819f 	beq.w	800476c <d_print_comp.part.10+0x241c>
 800442e:	235d      	movs	r3, #93	; 0x5d
 8004430:	1c4a      	adds	r2, r1, #1
 8004432:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8004436:	5463      	strb	r3, [r4, r1]
 8004438:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 800443c:	f7fd bffc 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8004440:	29ff      	cmp	r1, #255	; 0xff
 8004442:	f47f af22 	bne.w	800428a <d_print_comp.part.10+0x1f3a>
 8004446:	f04f 0800 	mov.w	r8, #0
 800444a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800444e:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8004452:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004456:	4620      	mov	r0, r4
 8004458:	4798      	blx	r3
 800445a:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800445e:	3301      	adds	r3, #1
 8004460:	4641      	mov	r1, r8
 8004462:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8004466:	e710      	b.n	800428a <d_print_comp.part.10+0x1f3a>
 8004468:	08010003 	.word	0x08010003
 800446c:	080101b0 	.word	0x080101b0
 8004470:	080101ac 	.word	0x080101ac
 8004474:	080101a8 	.word	0x080101a8
 8004478:	7809      	ldrb	r1, [r1, #0]
 800447a:	f1a1 0063 	sub.w	r0, r1, #99	; 0x63
 800447e:	2801      	cmp	r0, #1
 8004480:	d903      	bls.n	800448a <d_print_comp.part.10+0x213a>
 8004482:	3972      	subs	r1, #114	; 0x72
 8004484:	2901      	cmp	r1, #1
 8004486:	f63f ac15 	bhi.w	8003cb4 <d_print_comp.part.10+0x1964>
 800448a:	4620      	mov	r0, r4
 800448c:	4631      	mov	r1, r6
 800448e:	f001 f857 	bl	8005540 <d_print_expr_op>
 8004492:	4620      	mov	r0, r4
 8004494:	213c      	movs	r1, #60	; 0x3c
 8004496:	f7fc f861 	bl	800055c <d_append_char>
 800449a:	68ab      	ldr	r3, [r5, #8]
 800449c:	4620      	mov	r0, r4
 800449e:	685a      	ldr	r2, [r3, #4]
 80044a0:	4631      	mov	r1, r6
 80044a2:	f000 f9eb 	bl	800487c <d_print_comp>
 80044a6:	4620      	mov	r0, r4
 80044a8:	49c0      	ldr	r1, [pc, #768]	; (80047ac <d_print_comp.part.10+0x245c>)
 80044aa:	f7fd ff1d 	bl	80022e8 <d_append_string>
 80044ae:	68ab      	ldr	r3, [r5, #8]
 80044b0:	4631      	mov	r1, r6
 80044b2:	4620      	mov	r0, r4
 80044b4:	689a      	ldr	r2, [r3, #8]
 80044b6:	f000 f9e1 	bl	800487c <d_print_comp>
 80044ba:	4620      	mov	r0, r4
 80044bc:	2129      	movs	r1, #41	; 0x29
 80044be:	f7fc f84d 	bl	800055c <d_append_char>
 80044c2:	f7fd bfb9 	b.w	8002438 <d_print_comp.part.10+0xe8>
 80044c6:	2700      	movs	r7, #0
 80044c8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80044cc:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80044d0:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 80044d4:	4620      	mov	r0, r4
 80044d6:	4798      	blx	r3
 80044d8:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80044dc:	3301      	adds	r3, #1
 80044de:	4639      	mov	r1, r7
 80044e0:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80044e4:	2201      	movs	r2, #1
 80044e6:	f7ff b8e1 	b.w	80036ac <d_print_comp.part.10+0x135c>
 80044ea:	6878      	ldr	r0, [r7, #4]
 80044ec:	49b0      	ldr	r1, [pc, #704]	; (80047b0 <d_print_comp.part.10+0x2460>)
 80044ee:	f008 f96b 	bl	800c7c8 <strncmp>
 80044f2:	2800      	cmp	r0, #0
 80044f4:	f47e ac3e 	bne.w	8002d74 <d_print_comp.part.10+0xa24>
 80044f8:	4631      	mov	r1, r6
 80044fa:	4620      	mov	r0, r4
 80044fc:	68aa      	ldr	r2, [r5, #8]
 80044fe:	f000 f9bd 	bl	800487c <d_print_comp>
 8004502:	4620      	mov	r0, r4
 8004504:	49ab      	ldr	r1, [pc, #684]	; (80047b4 <d_print_comp.part.10+0x2464>)
 8004506:	f7fd feef 	bl	80022e8 <d_append_string>
 800450a:	f7fe bc5f 	b.w	8002dcc <d_print_comp.part.10+0xa7c>
 800450e:	9b02      	ldr	r3, [sp, #8]
 8004510:	f7fe bed6 	b.w	80032c0 <d_print_comp.part.10+0xf70>
 8004514:	2500      	movs	r5, #0
 8004516:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800451a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800451e:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8004522:	4620      	mov	r0, r4
 8004524:	4798      	blx	r3
 8004526:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800452a:	3301      	adds	r3, #1
 800452c:	4629      	mov	r1, r5
 800452e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8004532:	2201      	movs	r2, #1
 8004534:	f7ff bbaa 	b.w	8003c8c <d_print_comp.part.10+0x193c>
 8004538:	4620      	mov	r0, r4
 800453a:	215b      	movs	r1, #91	; 0x5b
 800453c:	f7fc f80e 	bl	800055c <d_append_char>
 8004540:	68ab      	ldr	r3, [r5, #8]
 8004542:	4631      	mov	r1, r6
 8004544:	4620      	mov	r0, r4
 8004546:	689a      	ldr	r2, [r3, #8]
 8004548:	f000 f998 	bl	800487c <d_print_comp>
 800454c:	4620      	mov	r0, r4
 800454e:	215d      	movs	r1, #93	; 0x5d
 8004550:	f7fc f804 	bl	800055c <d_append_char>
 8004554:	f7ff bbdb 	b.w	8003d0e <d_print_comp.part.10+0x19be>
 8004558:	6899      	ldr	r1, [r3, #8]
 800455a:	2901      	cmp	r1, #1
 800455c:	f47f abae 	bne.w	8003cbc <d_print_comp.part.10+0x196c>
 8004560:	685b      	ldr	r3, [r3, #4]
 8004562:	781b      	ldrb	r3, [r3, #0]
 8004564:	2b3e      	cmp	r3, #62	; 0x3e
 8004566:	f47f aba9 	bne.w	8003cbc <d_print_comp.part.10+0x196c>
 800456a:	4620      	mov	r0, r4
 800456c:	2128      	movs	r1, #40	; 0x28
 800456e:	f7fb fff5 	bl	800055c <d_append_char>
 8004572:	686a      	ldr	r2, [r5, #4]
 8004574:	f8d5 8008 	ldr.w	r8, [r5, #8]
 8004578:	f7ff bba0 	b.w	8003cbc <d_print_comp.part.10+0x196c>
 800457c:	4642      	mov	r2, r8
 800457e:	4620      	mov	r0, r4
 8004580:	4631      	mov	r1, r6
 8004582:	f000 ffdd 	bl	8005540 <d_print_expr_op>
 8004586:	f7ff bbbc 	b.w	8003d02 <d_print_comp.part.10+0x19b2>
 800458a:	6893      	ldr	r3, [r2, #8]
 800458c:	781b      	ldrb	r3, [r3, #0]
 800458e:	2b29      	cmp	r3, #41	; 0x29
 8004590:	bf1c      	itt	ne
 8004592:	2301      	movne	r3, #1
 8004594:	f8c4 3118 	strne.w	r3, [r4, #280]	; 0x118
 8004598:	6852      	ldr	r2, [r2, #4]
 800459a:	4620      	mov	r0, r4
 800459c:	4631      	mov	r1, r6
 800459e:	f001 f809 	bl	80055b4 <d_print_subexpr>
 80045a2:	f7ff bb9b 	b.w	8003cdc <d_print_comp.part.10+0x198c>
 80045a6:	4642      	mov	r2, r8
 80045a8:	4620      	mov	r0, r4
 80045aa:	4631      	mov	r1, r6
 80045ac:	f001 f802 	bl	80055b4 <d_print_subexpr>
 80045b0:	4620      	mov	r0, r4
 80045b2:	4631      	mov	r1, r6
 80045b4:	4652      	mov	r2, sl
 80045b6:	f000 ffc3 	bl	8005540 <d_print_expr_op>
 80045ba:	464a      	mov	r2, r9
 80045bc:	4620      	mov	r0, r4
 80045be:	4631      	mov	r1, r6
 80045c0:	f000 fff8 	bl	80055b4 <d_print_subexpr>
 80045c4:	4620      	mov	r0, r4
 80045c6:	497c      	ldr	r1, [pc, #496]	; (80047b8 <d_print_comp.part.10+0x2468>)
 80045c8:	f7fd fe8e 	bl	80022e8 <d_append_string>
 80045cc:	4620      	mov	r0, r4
 80045ce:	4631      	mov	r1, r6
 80045d0:	462a      	mov	r2, r5
 80045d2:	f000 ffef 	bl	80055b4 <d_print_subexpr>
 80045d6:	f7fd bf2f 	b.w	8002438 <d_print_comp.part.10+0xe8>
 80045da:	2700      	movs	r7, #0
 80045dc:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80045e0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80045e4:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 80045e8:	4620      	mov	r0, r4
 80045ea:	4798      	blx	r3
 80045ec:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80045f0:	3301      	adds	r3, #1
 80045f2:	4639      	mov	r1, r7
 80045f4:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80045f8:	2201      	movs	r2, #1
 80045fa:	e462      	b.n	8003ec2 <d_print_comp.part.10+0x1b72>
 80045fc:	f04f 0800 	mov.w	r8, #0
 8004600:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8004604:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8004608:	f880 80ff 	strb.w	r8, [r0, #255]	; 0xff
 800460c:	4798      	blx	r3
 800460e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8004612:	3301      	adds	r3, #1
 8004614:	4641      	mov	r1, r8
 8004616:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800461a:	2201      	movs	r2, #1
 800461c:	e440      	b.n	8003ea0 <d_print_comp.part.10+0x1b50>
 800461e:	2500      	movs	r5, #0
 8004620:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004624:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004628:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 800462c:	4620      	mov	r0, r4
 800462e:	4798      	blx	r3
 8004630:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8004634:	3301      	adds	r3, #1
 8004636:	4629      	mov	r1, r5
 8004638:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800463c:	2201      	movs	r2, #1
 800463e:	f7ff bbce 	b.w	8003dde <d_print_comp.part.10+0x1a8e>
 8004642:	686b      	ldr	r3, [r5, #4]
 8004644:	781a      	ldrb	r2, [r3, #0]
 8004646:	2a01      	cmp	r2, #1
 8004648:	f47f abed 	bne.w	8003e26 <d_print_comp.part.10+0x1ad6>
 800464c:	68aa      	ldr	r2, [r5, #8]
 800464e:	7812      	ldrb	r2, [r2, #0]
 8004650:	2a29      	cmp	r2, #41	; 0x29
 8004652:	bf08      	it	eq
 8004654:	461d      	moveq	r5, r3
 8004656:	f7ff bbe6 	b.w	8003e26 <d_print_comp.part.10+0x1ad6>
 800465a:	ab16      	add	r3, sp, #88	; 0x58
 800465c:	9705      	str	r7, [sp, #20]
 800465e:	f843 ad48 	str.w	sl, [r3, #-72]!
 8004662:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
 8004666:	f7fe ba05 	b.w	8002a74 <d_print_comp.part.10+0x724>
 800466a:	4631      	mov	r1, r6
 800466c:	4620      	mov	r0, r4
 800466e:	686a      	ldr	r2, [r5, #4]
 8004670:	f000 ffa0 	bl	80055b4 <d_print_subexpr>
 8004674:	4620      	mov	r0, r4
 8004676:	4951      	ldr	r1, [pc, #324]	; (80047bc <d_print_comp.part.10+0x246c>)
 8004678:	f7fd fe36 	bl	80022e8 <d_append_string>
 800467c:	f7fd bedc 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8004680:	2500      	movs	r5, #0
 8004682:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004686:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 800468a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800468e:	4620      	mov	r0, r4
 8004690:	4798      	blx	r3
 8004692:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8004696:	3301      	adds	r3, #1
 8004698:	4629      	mov	r1, r5
 800469a:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800469e:	f7ff bbf0 	b.w	8003e82 <d_print_comp.part.10+0x1b32>
 80046a2:	f884 00ff 	strb.w	r0, [r4, #255]	; 0xff
 80046a6:	4619      	mov	r1, r3
 80046a8:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80046ac:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80046b0:	4620      	mov	r0, r4
 80046b2:	4798      	blx	r3
 80046b4:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80046b8:	1c5a      	adds	r2, r3, #1
 80046ba:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 80046be:	463b      	mov	r3, r7
 80046c0:	f7ff bbce 	b.w	8003e60 <d_print_comp.part.10+0x1b10>
 80046c4:	1cf3      	adds	r3, r6, #3
 80046c6:	429f      	cmp	r7, r3
 80046c8:	f67f acac 	bls.w	8004024 <d_print_comp.part.10+0x1cd4>
 80046cc:	2100      	movs	r1, #0
 80046ce:	e004      	b.n	80046da <d_print_comp.part.10+0x238a>
 80046d0:	4615      	mov	r5, r2
 80046d2:	42bb      	cmp	r3, r7
 80046d4:	eb05 1101 	add.w	r1, r5, r1, lsl #4
 80046d8:	d015      	beq.n	8004706 <d_print_comp.part.10+0x23b6>
 80046da:	469c      	mov	ip, r3
 80046dc:	f813 5b01 	ldrb.w	r5, [r3], #1
 80046e0:	f1a5 0230 	sub.w	r2, r5, #48	; 0x30
 80046e4:	b2d0      	uxtb	r0, r2
 80046e6:	2809      	cmp	r0, #9
 80046e8:	f1a5 0941 	sub.w	r9, r5, #65	; 0x41
 80046ec:	d9f0      	bls.n	80046d0 <d_print_comp.part.10+0x2380>
 80046ee:	f1b9 0f05 	cmp.w	r9, #5
 80046f2:	f1a5 0261 	sub.w	r2, r5, #97	; 0x61
 80046f6:	d801      	bhi.n	80046fc <d_print_comp.part.10+0x23ac>
 80046f8:	3d37      	subs	r5, #55	; 0x37
 80046fa:	e7ea      	b.n	80046d2 <d_print_comp.part.10+0x2382>
 80046fc:	2a05      	cmp	r2, #5
 80046fe:	f200 8087 	bhi.w	8004810 <d_print_comp.part.10+0x24c0>
 8004702:	3d57      	subs	r5, #87	; 0x57
 8004704:	e7e5      	b.n	80046d2 <d_print_comp.part.10+0x2382>
 8004706:	255f      	movs	r5, #95	; 0x5f
 8004708:	e471      	b.n	8003fee <d_print_comp.part.10+0x1c9e>
 800470a:	464c      	mov	r4, r9
 800470c:	2301      	movs	r3, #1
 800470e:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 8004712:	f7fd be91 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8004716:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800471a:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 800471e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004722:	4620      	mov	r0, r4
 8004724:	4798      	blx	r3
 8004726:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800472a:	3301      	adds	r3, #1
 800472c:	4631      	mov	r1, r6
 800472e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8004732:	e636      	b.n	80043a2 <d_print_comp.part.10+0x2052>
 8004734:	686a      	ldr	r2, [r5, #4]
 8004736:	4620      	mov	r0, r4
 8004738:	4631      	mov	r1, r6
 800473a:	f000 ff3b 	bl	80055b4 <d_print_subexpr>
 800473e:	4620      	mov	r0, r4
 8004740:	4631      	mov	r1, r6
 8004742:	463a      	mov	r2, r7
 8004744:	f000 fefc 	bl	8005540 <d_print_expr_op>
 8004748:	f7fd be76 	b.w	8002438 <d_print_comp.part.10+0xe8>
 800474c:	2b3b      	cmp	r3, #59	; 0x3b
 800474e:	f47e ac50 	bne.w	8002ff2 <d_print_comp.part.10+0xca2>
 8004752:	6853      	ldr	r3, [r2, #4]
 8004754:	781b      	ldrb	r3, [r3, #0]
 8004756:	2b30      	cmp	r3, #48	; 0x30
 8004758:	f000 8088 	beq.w	800486c <d_print_comp.part.10+0x251c>
 800475c:	2b31      	cmp	r3, #49	; 0x31
 800475e:	f47e ac48 	bne.w	8002ff2 <d_print_comp.part.10+0xca2>
 8004762:	4917      	ldr	r1, [pc, #92]	; (80047c0 <d_print_comp.part.10+0x2470>)
 8004764:	f7fd fdc0 	bl	80022e8 <d_append_string>
 8004768:	f7fd be66 	b.w	8002438 <d_print_comp.part.10+0xe8>
 800476c:	2500      	movs	r5, #0
 800476e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004772:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8004776:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800477a:	4620      	mov	r0, r4
 800477c:	4798      	blx	r3
 800477e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8004782:	3301      	adds	r3, #1
 8004784:	4629      	mov	r1, r5
 8004786:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800478a:	e650      	b.n	800442e <d_print_comp.part.10+0x20de>
 800478c:	2500      	movs	r5, #0
 800478e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004792:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8004796:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800479a:	4620      	mov	r0, r4
 800479c:	4798      	blx	r3
 800479e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80047a2:	3301      	adds	r3, #1
 80047a4:	4629      	mov	r1, r5
 80047a6:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80047aa:	e613      	b.n	80043d4 <d_print_comp.part.10+0x2084>
 80047ac:	08010260 	.word	0x08010260
 80047b0:	08010008 	.word	0x08010008
 80047b4:	08010010 	.word	0x08010010
 80047b8:	0801019c 	.word	0x0801019c
 80047bc:	080101e0 	.word	0x080101e0
 80047c0:	080101bc 	.word	0x080101bc
 80047c4:	2700      	movs	r7, #0
 80047c6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80047ca:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 80047ce:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80047d2:	4620      	mov	r0, r4
 80047d4:	4798      	blx	r3
 80047d6:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80047da:	3301      	adds	r3, #1
 80047dc:	4639      	mov	r1, r7
 80047de:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80047e2:	e605      	b.n	80043f0 <d_print_comp.part.10+0x20a0>
 80047e4:	2700      	movs	r7, #0
 80047e6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80047ea:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 80047ee:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80047f2:	4620      	mov	r0, r4
 80047f4:	4798      	blx	r3
 80047f6:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80047fa:	3301      	adds	r3, #1
 80047fc:	4639      	mov	r1, r7
 80047fe:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8004802:	e603      	b.n	800440c <d_print_comp.part.10+0x20bc>
 8004804:	212d      	movs	r1, #45	; 0x2d
 8004806:	f7fb fea9 	bl	800055c <d_append_char>
 800480a:	f8d5 8008 	ldr.w	r8, [r5, #8]
 800480e:	e569      	b.n	80042e4 <d_print_comp.part.10+0x1f94>
 8004810:	4567      	cmp	r7, ip
 8004812:	f67f af78 	bls.w	8004706 <d_print_comp.part.10+0x23b6>
 8004816:	2d5f      	cmp	r5, #95	; 0x5f
 8004818:	f47f af75 	bne.w	8004706 <d_print_comp.part.10+0x23b6>
 800481c:	29ff      	cmp	r1, #255	; 0xff
 800481e:	f63f abe6 	bhi.w	8003fee <d_print_comp.part.10+0x1c9e>
 8004822:	b2c9      	uxtb	r1, r1
 8004824:	4620      	mov	r0, r4
 8004826:	4666      	mov	r6, ip
 8004828:	f7fb fe98 	bl	800055c <d_append_char>
 800482c:	f7ff bbe9 	b.w	8004002 <d_print_comp.part.10+0x1cb2>
 8004830:	6840      	ldr	r0, [r0, #4]
 8004832:	2800      	cmp	r0, #0
 8004834:	f43f adab 	beq.w	800438e <d_print_comp.part.10+0x203e>
 8004838:	7803      	ldrb	r3, [r0, #0]
 800483a:	f7fe be87 	b.w	800354c <d_print_comp.part.10+0x11fc>
 800483e:	f47f aa8c 	bne.w	8003d5a <d_print_comp.part.10+0x1a0a>
 8004842:	6840      	ldr	r0, [r0, #4]
 8004844:	2800      	cmp	r0, #0
 8004846:	f47e aa79 	bne.w	8002d3c <d_print_comp.part.10+0x9ec>
 800484a:	f7ff ba86 	b.w	8003d5a <d_print_comp.part.10+0x1a0a>
 800484e:	4631      	mov	r1, r6
 8004850:	4620      	mov	r0, r4
 8004852:	68aa      	ldr	r2, [r5, #8]
 8004854:	f000 f812 	bl	800487c <d_print_comp>
 8004858:	9b08      	ldr	r3, [sp, #32]
 800485a:	9902      	ldr	r1, [sp, #8]
 800485c:	f8c4 1114 	str.w	r1, [r4, #276]	; 0x114
 8004860:	2b00      	cmp	r3, #0
 8004862:	f47d ade9 	bne.w	8002438 <d_print_comp.part.10+0xe8>
 8004866:	460b      	mov	r3, r1
 8004868:	f7fe bd2a 	b.w	80032c0 <d_print_comp.part.10+0xf70>
 800486c:	4902      	ldr	r1, [pc, #8]	; (8004878 <d_print_comp.part.10+0x2528>)
 800486e:	f7fd fd3b 	bl	80022e8 <d_append_string>
 8004872:	f7fd bde1 	b.w	8002438 <d_print_comp.part.10+0xe8>
 8004876:	bf00      	nop
 8004878:	080101b4 	.word	0x080101b4

0800487c <d_print_comp>:
 800487c:	b12a      	cbz	r2, 800488a <d_print_comp+0xe>
 800487e:	f8d0 3118 	ldr.w	r3, [r0, #280]	; 0x118
 8004882:	b90b      	cbnz	r3, 8004888 <d_print_comp+0xc>
 8004884:	f7fd bd64 	b.w	8002350 <d_print_comp.part.10>
 8004888:	4770      	bx	lr
 800488a:	2201      	movs	r2, #1
 800488c:	f8c0 2118 	str.w	r2, [r0, #280]	; 0x118
 8004890:	4770      	bx	lr
 8004892:	bf00      	nop

08004894 <d_print_mod>:
 8004894:	7813      	ldrb	r3, [r2, #0]
 8004896:	3b03      	subs	r3, #3
 8004898:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800489c:	4615      	mov	r5, r2
 800489e:	4604      	mov	r4, r0
 80048a0:	4689      	mov	r9, r1
 80048a2:	2b2a      	cmp	r3, #42	; 0x2a
 80048a4:	f200 81d3 	bhi.w	8004c4e <d_print_mod+0x3ba>
 80048a8:	e8df f013 	tbh	[pc, r3, lsl #1]
 80048ac:	01d10052 	.word	0x01d10052
 80048b0:	01d101d1 	.word	0x01d101d1
 80048b4:	01d101d1 	.word	0x01d101d1
 80048b8:	01d101d1 	.word	0x01d101d1
 80048bc:	01d101d1 	.word	0x01d101d1
 80048c0:	01d101d1 	.word	0x01d101d1
 80048c4:	01d101d1 	.word	0x01d101d1
 80048c8:	01d101d1 	.word	0x01d101d1
 80048cc:	01d101d1 	.word	0x01d101d1
 80048d0:	01d101d1 	.word	0x01d101d1
 80048d4:	01d101d1 	.word	0x01d101d1
 80048d8:	0083005d 	.word	0x0083005d
 80048dc:	005d00a9 	.word	0x005d00a9
 80048e0:	00a90083 	.word	0x00a90083
 80048e4:	00e600ce 	.word	0x00e600ce
 80048e8:	0132011d 	.word	0x0132011d
 80048ec:	01470144 	.word	0x01470144
 80048f0:	0170014a 	.word	0x0170014a
 80048f4:	01d101d1 	.word	0x01d101d1
 80048f8:	01d101d1 	.word	0x01d101d1
 80048fc:	01d10195 	.word	0x01d10195
 8004900:	002b      	.short	0x002b
 8004902:	4ed9      	ldr	r6, [pc, #868]	; (8004c68 <d_print_mod+0x3d4>)
 8004904:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 8004908:	f106 0a0a 	add.w	sl, r6, #10
 800490c:	f04f 0800 	mov.w	r8, #0
 8004910:	e009      	b.n	8004926 <d_print_mod+0x92>
 8004912:	461a      	mov	r2, r3
 8004914:	3301      	adds	r3, #1
 8004916:	4556      	cmp	r6, sl
 8004918:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 800491c:	54a7      	strb	r7, [r4, r2]
 800491e:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8004922:	f000 81b9 	beq.w	8004c98 <d_print_mod+0x404>
 8004926:	2bff      	cmp	r3, #255	; 0xff
 8004928:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 800492c:	d1f1      	bne.n	8004912 <d_print_mod+0x7e>
 800492e:	4619      	mov	r1, r3
 8004930:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004934:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004938:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800493c:	4620      	mov	r0, r4
 800493e:	4798      	blx	r3
 8004940:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8004944:	3301      	adds	r3, #1
 8004946:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800494a:	2200      	movs	r2, #0
 800494c:	2301      	movs	r3, #1
 800494e:	e7e2      	b.n	8004916 <d_print_mod+0x82>
 8004950:	686a      	ldr	r2, [r5, #4]
 8004952:	2a00      	cmp	r2, #0
 8004954:	f000 80d7 	beq.w	8004b06 <d_print_mod+0x272>
 8004958:	f8d4 3118 	ldr.w	r3, [r4, #280]	; 0x118
 800495c:	2b00      	cmp	r3, #0
 800495e:	f000 81ba 	beq.w	8004cd6 <d_print_mod+0x442>
 8004962:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004966:	4dc1      	ldr	r5, [pc, #772]	; (8004c6c <d_print_mod+0x3d8>)
 8004968:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800496c:	f105 0709 	add.w	r7, r5, #9
 8004970:	f04f 0800 	mov.w	r8, #0
 8004974:	e009      	b.n	800498a <d_print_mod+0xf6>
 8004976:	460b      	mov	r3, r1
 8004978:	3101      	adds	r1, #1
 800497a:	42bd      	cmp	r5, r7
 800497c:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004980:	54e6      	strb	r6, [r4, r3]
 8004982:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8004986:	f000 8183 	beq.w	8004c90 <d_print_mod+0x3fc>
 800498a:	29ff      	cmp	r1, #255	; 0xff
 800498c:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8004990:	d1f1      	bne.n	8004976 <d_print_mod+0xe2>
 8004992:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004996:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800499a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800499e:	4620      	mov	r0, r4
 80049a0:	4798      	blx	r3
 80049a2:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80049a6:	3301      	adds	r3, #1
 80049a8:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80049ac:	2101      	movs	r1, #1
 80049ae:	2300      	movs	r3, #0
 80049b0:	e7e3      	b.n	800497a <d_print_mod+0xe6>
 80049b2:	4daf      	ldr	r5, [pc, #700]	; (8004c70 <d_print_mod+0x3dc>)
 80049b4:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80049b8:	f105 0709 	add.w	r7, r5, #9
 80049bc:	f04f 0800 	mov.w	r8, #0
 80049c0:	e009      	b.n	80049d6 <d_print_mod+0x142>
 80049c2:	460b      	mov	r3, r1
 80049c4:	3101      	adds	r1, #1
 80049c6:	42bd      	cmp	r5, r7
 80049c8:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80049cc:	54e6      	strb	r6, [r4, r3]
 80049ce:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80049d2:	f000 815f 	beq.w	8004c94 <d_print_mod+0x400>
 80049d6:	29ff      	cmp	r1, #255	; 0xff
 80049d8:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80049dc:	d1f1      	bne.n	80049c2 <d_print_mod+0x12e>
 80049de:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80049e2:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80049e6:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80049ea:	4620      	mov	r0, r4
 80049ec:	4798      	blx	r3
 80049ee:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80049f2:	3301      	adds	r3, #1
 80049f4:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80049f8:	2101      	movs	r1, #1
 80049fa:	2300      	movs	r3, #0
 80049fc:	e7e3      	b.n	80049c6 <d_print_mod+0x132>
 80049fe:	4d9d      	ldr	r5, [pc, #628]	; (8004c74 <d_print_mod+0x3e0>)
 8004a00:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8004a04:	1daf      	adds	r7, r5, #6
 8004a06:	f04f 0800 	mov.w	r8, #0
 8004a0a:	e009      	b.n	8004a20 <d_print_mod+0x18c>
 8004a0c:	460b      	mov	r3, r1
 8004a0e:	3101      	adds	r1, #1
 8004a10:	42bd      	cmp	r5, r7
 8004a12:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004a16:	54e6      	strb	r6, [r4, r3]
 8004a18:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8004a1c:	f000 8121 	beq.w	8004c62 <d_print_mod+0x3ce>
 8004a20:	29ff      	cmp	r1, #255	; 0xff
 8004a22:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8004a26:	d1f1      	bne.n	8004a0c <d_print_mod+0x178>
 8004a28:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004a2c:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8004a30:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004a34:	4620      	mov	r0, r4
 8004a36:	4798      	blx	r3
 8004a38:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8004a3c:	3301      	adds	r3, #1
 8004a3e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8004a42:	2101      	movs	r1, #1
 8004a44:	2300      	movs	r3, #0
 8004a46:	e7e3      	b.n	8004a10 <d_print_mod+0x17c>
 8004a48:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 8004a4c:	2bff      	cmp	r3, #255	; 0xff
 8004a4e:	f000 8159 	beq.w	8004d04 <d_print_mod+0x470>
 8004a52:	1c59      	adds	r1, r3, #1
 8004a54:	2220      	movs	r2, #32
 8004a56:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004a5a:	54e2      	strb	r2, [r4, r3]
 8004a5c:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8004a60:	29ff      	cmp	r1, #255	; 0xff
 8004a62:	f000 813e 	beq.w	8004ce2 <d_print_mod+0x44e>
 8004a66:	1c4a      	adds	r2, r1, #1
 8004a68:	2326      	movs	r3, #38	; 0x26
 8004a6a:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8004a6e:	5463      	strb	r3, [r4, r1]
 8004a70:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8004a74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a78:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 8004a7c:	2bff      	cmp	r3, #255	; 0xff
 8004a7e:	f000 8162 	beq.w	8004d46 <d_print_mod+0x4b2>
 8004a82:	1c59      	adds	r1, r3, #1
 8004a84:	2220      	movs	r2, #32
 8004a86:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004a8a:	54e2      	strb	r2, [r4, r3]
 8004a8c:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8004a90:	4d79      	ldr	r5, [pc, #484]	; (8004c78 <d_print_mod+0x3e4>)
 8004a92:	f04f 0800 	mov.w	r8, #0
 8004a96:	1caf      	adds	r7, r5, #2
 8004a98:	e009      	b.n	8004aae <d_print_mod+0x21a>
 8004a9a:	460b      	mov	r3, r1
 8004a9c:	42bd      	cmp	r5, r7
 8004a9e:	f101 0101 	add.w	r1, r1, #1
 8004aa2:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004aa6:	54e6      	strb	r6, [r4, r3]
 8004aa8:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8004aac:	d019      	beq.n	8004ae2 <d_print_mod+0x24e>
 8004aae:	29ff      	cmp	r1, #255	; 0xff
 8004ab0:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8004ab4:	d1f1      	bne.n	8004a9a <d_print_mod+0x206>
 8004ab6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004aba:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8004abe:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004ac2:	4620      	mov	r0, r4
 8004ac4:	4798      	blx	r3
 8004ac6:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8004aca:	3301      	adds	r3, #1
 8004acc:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	2101      	movs	r1, #1
 8004ad4:	42bd      	cmp	r5, r7
 8004ad6:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004ada:	54e6      	strb	r6, [r4, r3]
 8004adc:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8004ae0:	d1e5      	bne.n	8004aae <d_print_mod+0x21a>
 8004ae2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ae6:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8004aea:	29ff      	cmp	r1, #255	; 0xff
 8004aec:	f000 811b 	beq.w	8004d26 <d_print_mod+0x492>
 8004af0:	1c4a      	adds	r2, r1, #1
 8004af2:	2320      	movs	r3, #32
 8004af4:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8004af8:	5463      	strb	r3, [r4, r1]
 8004afa:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8004afe:	68aa      	ldr	r2, [r5, #8]
 8004b00:	2a00      	cmp	r2, #0
 8004b02:	f47f af29 	bne.w	8004958 <d_print_mod+0xc4>
 8004b06:	2301      	movs	r3, #1
 8004b08:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 8004b0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b10:	f011 0904 	ands.w	r9, r1, #4
 8004b14:	f47f af25 	bne.w	8004962 <d_print_mod+0xce>
 8004b18:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8004b1c:	29ff      	cmp	r1, #255	; 0xff
 8004b1e:	f000 814d 	beq.w	8004dbc <d_print_mod+0x528>
 8004b22:	1c4a      	adds	r2, r1, #1
 8004b24:	232a      	movs	r3, #42	; 0x2a
 8004b26:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8004b2a:	5463      	strb	r3, [r4, r1]
 8004b2c:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8004b30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b34:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8004b38:	e792      	b.n	8004a60 <d_print_mod+0x1cc>
 8004b3a:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8004b3e:	e7a7      	b.n	8004a90 <d_print_mod+0x1fc>
 8004b40:	4d4e      	ldr	r5, [pc, #312]	; (8004c7c <d_print_mod+0x3e8>)
 8004b42:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8004b46:	f105 0708 	add.w	r7, r5, #8
 8004b4a:	f04f 0800 	mov.w	r8, #0
 8004b4e:	e009      	b.n	8004b64 <d_print_mod+0x2d0>
 8004b50:	460b      	mov	r3, r1
 8004b52:	3101      	adds	r1, #1
 8004b54:	42bd      	cmp	r5, r7
 8004b56:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004b5a:	54e6      	strb	r6, [r4, r3]
 8004b5c:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8004b60:	f000 8094 	beq.w	8004c8c <d_print_mod+0x3f8>
 8004b64:	29ff      	cmp	r1, #255	; 0xff
 8004b66:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8004b6a:	d1f1      	bne.n	8004b50 <d_print_mod+0x2bc>
 8004b6c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004b70:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8004b74:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004b78:	4620      	mov	r0, r4
 8004b7a:	4798      	blx	r3
 8004b7c:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8004b80:	3301      	adds	r3, #1
 8004b82:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8004b86:	2101      	movs	r1, #1
 8004b88:	2300      	movs	r3, #0
 8004b8a:	e7e3      	b.n	8004b54 <d_print_mod+0x2c0>
 8004b8c:	4d3c      	ldr	r5, [pc, #240]	; (8004c80 <d_print_mod+0x3ec>)
 8004b8e:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8004b92:	f105 070a 	add.w	r7, r5, #10
 8004b96:	f04f 0800 	mov.w	r8, #0
 8004b9a:	e008      	b.n	8004bae <d_print_mod+0x31a>
 8004b9c:	460b      	mov	r3, r1
 8004b9e:	3101      	adds	r1, #1
 8004ba0:	42bd      	cmp	r5, r7
 8004ba2:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004ba6:	54e6      	strb	r6, [r4, r3]
 8004ba8:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8004bac:	d06c      	beq.n	8004c88 <d_print_mod+0x3f4>
 8004bae:	29ff      	cmp	r1, #255	; 0xff
 8004bb0:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8004bb4:	d1f2      	bne.n	8004b9c <d_print_mod+0x308>
 8004bb6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004bba:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8004bbe:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004bc2:	4620      	mov	r0, r4
 8004bc4:	4798      	blx	r3
 8004bc6:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8004bca:	3301      	adds	r3, #1
 8004bcc:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8004bd0:	2101      	movs	r1, #1
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	e7e4      	b.n	8004ba0 <d_print_mod+0x30c>
 8004bd6:	f890 3104 	ldrb.w	r3, [r0, #260]	; 0x104
 8004bda:	2b28      	cmp	r3, #40	; 0x28
 8004bdc:	d00b      	beq.n	8004bf6 <d_print_mod+0x362>
 8004bde:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8004be2:	29ff      	cmp	r1, #255	; 0xff
 8004be4:	f000 80da 	beq.w	8004d9c <d_print_mod+0x508>
 8004be8:	1c4a      	adds	r2, r1, #1
 8004bea:	2320      	movs	r3, #32
 8004bec:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8004bf0:	5463      	strb	r3, [r4, r1]
 8004bf2:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8004bf6:	686a      	ldr	r2, [r5, #4]
 8004bf8:	2a00      	cmp	r2, #0
 8004bfa:	f000 80c7 	beq.w	8004d8c <d_print_mod+0x4f8>
 8004bfe:	f8d4 3118 	ldr.w	r3, [r4, #280]	; 0x118
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d062      	beq.n	8004ccc <d_print_mod+0x438>
 8004c06:	4d1f      	ldr	r5, [pc, #124]	; (8004c84 <d_print_mod+0x3f0>)
 8004c08:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8004c0c:	1cef      	adds	r7, r5, #3
 8004c0e:	f04f 0800 	mov.w	r8, #0
 8004c12:	e008      	b.n	8004c26 <d_print_mod+0x392>
 8004c14:	460b      	mov	r3, r1
 8004c16:	3101      	adds	r1, #1
 8004c18:	42bd      	cmp	r5, r7
 8004c1a:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004c1e:	54e6      	strb	r6, [r4, r3]
 8004c20:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8004c24:	d049      	beq.n	8004cba <d_print_mod+0x426>
 8004c26:	29ff      	cmp	r1, #255	; 0xff
 8004c28:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8004c2c:	d1f2      	bne.n	8004c14 <d_print_mod+0x380>
 8004c2e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004c32:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8004c36:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004c3a:	4620      	mov	r0, r4
 8004c3c:	4798      	blx	r3
 8004c3e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8004c42:	3301      	adds	r3, #1
 8004c44:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8004c48:	2101      	movs	r1, #1
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	e7e4      	b.n	8004c18 <d_print_mod+0x384>
 8004c4e:	f8d0 3118 	ldr.w	r3, [r0, #280]	; 0x118
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	f47f ae85 	bne.w	8004962 <d_print_mod+0xce>
 8004c58:	462a      	mov	r2, r5
 8004c5a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c5e:	f7fd bb77 	b.w	8002350 <d_print_comp.part.10>
 8004c62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c66:	bf00      	nop
 8004c68:	080102a3 	.word	0x080102a3
 8004c6c:	08010263 	.word	0x08010263
 8004c70:	0801026f 	.word	0x0801026f
 8004c74:	0801027b 	.word	0x0801027b
 8004c78:	08010283 	.word	0x08010283
 8004c7c:	08010287 	.word	0x08010287
 8004c80:	08010293 	.word	0x08010293
 8004c84:	0801029f 	.word	0x0801029f
 8004c88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c98:	686a      	ldr	r2, [r5, #4]
 8004c9a:	2a00      	cmp	r2, #0
 8004c9c:	d07a      	beq.n	8004d94 <d_print_mod+0x500>
 8004c9e:	f8d4 1118 	ldr.w	r1, [r4, #280]	; 0x118
 8004ca2:	b161      	cbz	r1, 8004cbe <d_print_mod+0x42a>
 8004ca4:	2bff      	cmp	r3, #255	; 0xff
 8004ca6:	d05f      	beq.n	8004d68 <d_print_mod+0x4d4>
 8004ca8:	1c59      	adds	r1, r3, #1
 8004caa:	2229      	movs	r2, #41	; 0x29
 8004cac:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004cb0:	54e2      	strb	r2, [r4, r3]
 8004cb2:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8004cb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cbe:	4649      	mov	r1, r9
 8004cc0:	4620      	mov	r0, r4
 8004cc2:	f7fd fb45 	bl	8002350 <d_print_comp.part.10>
 8004cc6:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8004cca:	e7eb      	b.n	8004ca4 <d_print_mod+0x410>
 8004ccc:	4649      	mov	r1, r9
 8004cce:	4620      	mov	r0, r4
 8004cd0:	f7fd fb3e 	bl	8002350 <d_print_comp.part.10>
 8004cd4:	e797      	b.n	8004c06 <d_print_mod+0x372>
 8004cd6:	4620      	mov	r0, r4
 8004cd8:	4649      	mov	r1, r9
 8004cda:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004cde:	f7fd bb37 	b.w	8002350 <d_print_comp.part.10>
 8004ce2:	2500      	movs	r5, #0
 8004ce4:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004ce8:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004cec:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8004cf0:	4620      	mov	r0, r4
 8004cf2:	4798      	blx	r3
 8004cf4:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8004cf8:	3301      	adds	r3, #1
 8004cfa:	4629      	mov	r1, r5
 8004cfc:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8004d00:	2201      	movs	r2, #1
 8004d02:	e6b1      	b.n	8004a68 <d_print_mod+0x1d4>
 8004d04:	2500      	movs	r5, #0
 8004d06:	4619      	mov	r1, r3
 8004d08:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8004d0c:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8004d10:	f880 50ff 	strb.w	r5, [r0, #255]	; 0xff
 8004d14:	4798      	blx	r3
 8004d16:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8004d1a:	1c5a      	adds	r2, r3, #1
 8004d1c:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 8004d20:	462b      	mov	r3, r5
 8004d22:	2101      	movs	r1, #1
 8004d24:	e696      	b.n	8004a54 <d_print_mod+0x1c0>
 8004d26:	2600      	movs	r6, #0
 8004d28:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8004d2c:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8004d30:	f880 60ff 	strb.w	r6, [r0, #255]	; 0xff
 8004d34:	4798      	blx	r3
 8004d36:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8004d3a:	3301      	adds	r3, #1
 8004d3c:	4631      	mov	r1, r6
 8004d3e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8004d42:	2201      	movs	r2, #1
 8004d44:	e6d5      	b.n	8004af2 <d_print_mod+0x25e>
 8004d46:	2500      	movs	r5, #0
 8004d48:	4619      	mov	r1, r3
 8004d4a:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8004d4e:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8004d52:	f880 50ff 	strb.w	r5, [r0, #255]	; 0xff
 8004d56:	4798      	blx	r3
 8004d58:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8004d5c:	1c5a      	adds	r2, r3, #1
 8004d5e:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 8004d62:	462b      	mov	r3, r5
 8004d64:	2101      	movs	r1, #1
 8004d66:	e68d      	b.n	8004a84 <d_print_mod+0x1f0>
 8004d68:	2500      	movs	r5, #0
 8004d6a:	4619      	mov	r1, r3
 8004d6c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004d70:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004d74:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8004d78:	4620      	mov	r0, r4
 8004d7a:	4798      	blx	r3
 8004d7c:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8004d80:	1c5a      	adds	r2, r3, #1
 8004d82:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 8004d86:	462b      	mov	r3, r5
 8004d88:	2101      	movs	r1, #1
 8004d8a:	e78e      	b.n	8004caa <d_print_mod+0x416>
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 8004d92:	e738      	b.n	8004c06 <d_print_mod+0x372>
 8004d94:	2201      	movs	r2, #1
 8004d96:	f8c4 2118 	str.w	r2, [r4, #280]	; 0x118
 8004d9a:	e783      	b.n	8004ca4 <d_print_mod+0x410>
 8004d9c:	2600      	movs	r6, #0
 8004d9e:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8004da2:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8004da6:	f880 60ff 	strb.w	r6, [r0, #255]	; 0xff
 8004daa:	4798      	blx	r3
 8004dac:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8004db0:	3301      	adds	r3, #1
 8004db2:	4631      	mov	r1, r6
 8004db4:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8004db8:	2201      	movs	r2, #1
 8004dba:	e716      	b.n	8004bea <d_print_mod+0x356>
 8004dbc:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8004dc0:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8004dc4:	f880 90ff 	strb.w	r9, [r0, #255]	; 0xff
 8004dc8:	4798      	blx	r3
 8004dca:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8004dce:	3301      	adds	r3, #1
 8004dd0:	4649      	mov	r1, r9
 8004dd2:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8004dd6:	2201      	movs	r2, #1
 8004dd8:	e6a4      	b.n	8004b24 <d_print_mod+0x290>
 8004dda:	bf00      	nop

08004ddc <d_print_mod_list>:
 8004ddc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004de0:	4614      	mov	r4, r2
 8004de2:	b089      	sub	sp, #36	; 0x24
 8004de4:	4605      	mov	r5, r0
 8004de6:	460f      	mov	r7, r1
 8004de8:	461e      	mov	r6, r3
 8004dea:	b33a      	cbz	r2, 8004e3c <d_print_mod_list+0x60>
 8004dec:	f8d0 3118 	ldr.w	r3, [r0, #280]	; 0x118
 8004df0:	bb23      	cbnz	r3, 8004e3c <d_print_mod_list+0x60>
 8004df2:	f04f 0801 	mov.w	r8, #1
 8004df6:	e002      	b.n	8004dfe <d_print_mod_list+0x22>
 8004df8:	f8d5 2118 	ldr.w	r2, [r5, #280]	; 0x118
 8004dfc:	b9f2      	cbnz	r2, 8004e3c <d_print_mod_list+0x60>
 8004dfe:	68a2      	ldr	r2, [r4, #8]
 8004e00:	b9ca      	cbnz	r2, 8004e36 <d_print_mod_list+0x5a>
 8004e02:	6862      	ldr	r2, [r4, #4]
 8004e04:	7810      	ldrb	r0, [r2, #0]
 8004e06:	b91e      	cbnz	r6, 8004e10 <d_print_mod_list+0x34>
 8004e08:	f1a0 031c 	sub.w	r3, r0, #28
 8004e0c:	2b04      	cmp	r3, #4
 8004e0e:	d912      	bls.n	8004e36 <d_print_mod_list+0x5a>
 8004e10:	68e3      	ldr	r3, [r4, #12]
 8004e12:	f8c4 8008 	str.w	r8, [r4, #8]
 8004e16:	2829      	cmp	r0, #41	; 0x29
 8004e18:	f8d5 9110 	ldr.w	r9, [r5, #272]	; 0x110
 8004e1c:	f8c5 3110 	str.w	r3, [r5, #272]	; 0x110
 8004e20:	d00f      	beq.n	8004e42 <d_print_mod_list+0x66>
 8004e22:	282a      	cmp	r0, #42	; 0x2a
 8004e24:	d018      	beq.n	8004e58 <d_print_mod_list+0x7c>
 8004e26:	2802      	cmp	r0, #2
 8004e28:	d021      	beq.n	8004e6e <d_print_mod_list+0x92>
 8004e2a:	4628      	mov	r0, r5
 8004e2c:	4639      	mov	r1, r7
 8004e2e:	f7ff fd31 	bl	8004894 <d_print_mod>
 8004e32:	f8c5 9110 	str.w	r9, [r5, #272]	; 0x110
 8004e36:	6824      	ldr	r4, [r4, #0]
 8004e38:	2c00      	cmp	r4, #0
 8004e3a:	d1dd      	bne.n	8004df8 <d_print_mod_list+0x1c>
 8004e3c:	b009      	add	sp, #36	; 0x24
 8004e3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e42:	4639      	mov	r1, r7
 8004e44:	3208      	adds	r2, #8
 8004e46:	6823      	ldr	r3, [r4, #0]
 8004e48:	4628      	mov	r0, r5
 8004e4a:	f000 f9c9 	bl	80051e0 <d_print_function_type.isra.11>
 8004e4e:	f8c5 9110 	str.w	r9, [r5, #272]	; 0x110
 8004e52:	b009      	add	sp, #36	; 0x24
 8004e54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e58:	4639      	mov	r1, r7
 8004e5a:	3204      	adds	r2, #4
 8004e5c:	6823      	ldr	r3, [r4, #0]
 8004e5e:	4628      	mov	r0, r5
 8004e60:	f000 f8ee 	bl	8005040 <d_print_array_type.isra.9>
 8004e64:	f8c5 9110 	str.w	r9, [r5, #272]	; 0x110
 8004e68:	b009      	add	sp, #36	; 0x24
 8004e6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e6e:	2600      	movs	r6, #0
 8004e70:	f8d5 8114 	ldr.w	r8, [r5, #276]	; 0x114
 8004e74:	f8c5 6114 	str.w	r6, [r5, #276]	; 0x114
 8004e78:	6852      	ldr	r2, [r2, #4]
 8004e7a:	4628      	mov	r0, r5
 8004e7c:	4639      	mov	r1, r7
 8004e7e:	f7ff fcfd 	bl	800487c <d_print_comp>
 8004e82:	f8c5 8114 	str.w	r8, [r5, #276]	; 0x114
 8004e86:	f017 0804 	ands.w	r8, r7, #4
 8004e8a:	d123      	bne.n	8004ed4 <d_print_mod_list+0xf8>
 8004e8c:	4e68      	ldr	r6, [pc, #416]	; (8005030 <d_print_mod_list+0x254>)
 8004e8e:	f8d5 1100 	ldr.w	r1, [r5, #256]	; 0x100
 8004e92:	f106 0b02 	add.w	fp, r6, #2
 8004e96:	e009      	b.n	8004eac <d_print_mod_list+0xd0>
 8004e98:	460b      	mov	r3, r1
 8004e9a:	3101      	adds	r1, #1
 8004e9c:	455e      	cmp	r6, fp
 8004e9e:	f8c5 1100 	str.w	r1, [r5, #256]	; 0x100
 8004ea2:	f805 a003 	strb.w	sl, [r5, r3]
 8004ea6:	f885 a104 	strb.w	sl, [r5, #260]	; 0x104
 8004eaa:	d01e      	beq.n	8004eea <d_print_mod_list+0x10e>
 8004eac:	29ff      	cmp	r1, #255	; 0xff
 8004eae:	f816 af01 	ldrb.w	sl, [r6, #1]!
 8004eb2:	d1f1      	bne.n	8004e98 <d_print_mod_list+0xbc>
 8004eb4:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 8004eb8:	f885 80ff 	strb.w	r8, [r5, #255]	; 0xff
 8004ebc:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 8004ec0:	4628      	mov	r0, r5
 8004ec2:	4798      	blx	r3
 8004ec4:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
 8004ec8:	3301      	adds	r3, #1
 8004eca:	f8c5 3120 	str.w	r3, [r5, #288]	; 0x120
 8004ece:	2101      	movs	r1, #1
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	e7e3      	b.n	8004e9c <d_print_mod_list+0xc0>
 8004ed4:	f8d5 1100 	ldr.w	r1, [r5, #256]	; 0x100
 8004ed8:	29ff      	cmp	r1, #255	; 0xff
 8004eda:	d01b      	beq.n	8004f14 <d_print_mod_list+0x138>
 8004edc:	1c4a      	adds	r2, r1, #1
 8004ede:	232e      	movs	r3, #46	; 0x2e
 8004ee0:	f8c5 2100 	str.w	r2, [r5, #256]	; 0x100
 8004ee4:	546b      	strb	r3, [r5, r1]
 8004ee6:	f885 3104 	strb.w	r3, [r5, #260]	; 0x104
 8004eea:	6863      	ldr	r3, [r4, #4]
 8004eec:	689c      	ldr	r4, [r3, #8]
 8004eee:	7823      	ldrb	r3, [r4, #0]
 8004ef0:	2b45      	cmp	r3, #69	; 0x45
 8004ef2:	d102      	bne.n	8004efa <d_print_mod_list+0x11e>
 8004ef4:	e01e      	b.n	8004f34 <d_print_mod_list+0x158>
 8004ef6:	6864      	ldr	r4, [r4, #4]
 8004ef8:	7823      	ldrb	r3, [r4, #0]
 8004efa:	3b1c      	subs	r3, #28
 8004efc:	2b04      	cmp	r3, #4
 8004efe:	d9fa      	bls.n	8004ef6 <d_print_mod_list+0x11a>
 8004f00:	4639      	mov	r1, r7
 8004f02:	4622      	mov	r2, r4
 8004f04:	4628      	mov	r0, r5
 8004f06:	f7ff fcb9 	bl	800487c <d_print_comp>
 8004f0a:	f8c5 9110 	str.w	r9, [r5, #272]	; 0x110
 8004f0e:	b009      	add	sp, #36	; 0x24
 8004f10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f14:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 8004f18:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 8004f1c:	f885 60ff 	strb.w	r6, [r5, #255]	; 0xff
 8004f20:	4628      	mov	r0, r5
 8004f22:	4798      	blx	r3
 8004f24:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
 8004f28:	3301      	adds	r3, #1
 8004f2a:	4631      	mov	r1, r6
 8004f2c:	f8c5 3120 	str.w	r3, [r5, #288]	; 0x120
 8004f30:	2201      	movs	r2, #1
 8004f32:	e7d4      	b.n	8004ede <d_print_mod_list+0x102>
 8004f34:	4e3f      	ldr	r6, [pc, #252]	; (8005034 <d_print_mod_list+0x258>)
 8004f36:	f8d5 1100 	ldr.w	r1, [r5, #256]	; 0x100
 8004f3a:	f106 0a0d 	add.w	sl, r6, #13
 8004f3e:	f04f 0b00 	mov.w	fp, #0
 8004f42:	e009      	b.n	8004f58 <d_print_mod_list+0x17c>
 8004f44:	460b      	mov	r3, r1
 8004f46:	3101      	adds	r1, #1
 8004f48:	4556      	cmp	r6, sl
 8004f4a:	f8c5 1100 	str.w	r1, [r5, #256]	; 0x100
 8004f4e:	f805 8003 	strb.w	r8, [r5, r3]
 8004f52:	f885 8104 	strb.w	r8, [r5, #260]	; 0x104
 8004f56:	d013      	beq.n	8004f80 <d_print_mod_list+0x1a4>
 8004f58:	29ff      	cmp	r1, #255	; 0xff
 8004f5a:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8004f5e:	d1f1      	bne.n	8004f44 <d_print_mod_list+0x168>
 8004f60:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 8004f64:	f885 b0ff 	strb.w	fp, [r5, #255]	; 0xff
 8004f68:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 8004f6c:	4628      	mov	r0, r5
 8004f6e:	4798      	blx	r3
 8004f70:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
 8004f74:	3301      	adds	r3, #1
 8004f76:	f8c5 3120 	str.w	r3, [r5, #288]	; 0x120
 8004f7a:	2101      	movs	r1, #1
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	e7e3      	b.n	8004f48 <d_print_mod_list+0x16c>
 8004f80:	68a2      	ldr	r2, [r4, #8]
 8004f82:	492d      	ldr	r1, [pc, #180]	; (8005038 <d_print_mod_list+0x25c>)
 8004f84:	3201      	adds	r2, #1
 8004f86:	a801      	add	r0, sp, #4
 8004f88:	f007 fbf2 	bl	800c770 <sprintf>
 8004f8c:	a801      	add	r0, sp, #4
 8004f8e:	f007 fc13 	bl	800c7b8 <strlen>
 8004f92:	b330      	cbz	r0, 8004fe2 <d_print_mod_list+0x206>
 8004f94:	f10d 0603 	add.w	r6, sp, #3
 8004f98:	f8d5 1100 	ldr.w	r1, [r5, #256]	; 0x100
 8004f9c:	eb06 0a00 	add.w	sl, r6, r0
 8004fa0:	f04f 0b00 	mov.w	fp, #0
 8004fa4:	e009      	b.n	8004fba <d_print_mod_list+0x1de>
 8004fa6:	460b      	mov	r3, r1
 8004fa8:	3101      	adds	r1, #1
 8004faa:	4556      	cmp	r6, sl
 8004fac:	f8c5 1100 	str.w	r1, [r5, #256]	; 0x100
 8004fb0:	f805 8003 	strb.w	r8, [r5, r3]
 8004fb4:	f885 8104 	strb.w	r8, [r5, #260]	; 0x104
 8004fb8:	d015      	beq.n	8004fe6 <d_print_mod_list+0x20a>
 8004fba:	29ff      	cmp	r1, #255	; 0xff
 8004fbc:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 8004fc0:	d1f1      	bne.n	8004fa6 <d_print_mod_list+0x1ca>
 8004fc2:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 8004fc6:	f885 b0ff 	strb.w	fp, [r5, #255]	; 0xff
 8004fca:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 8004fce:	4628      	mov	r0, r5
 8004fd0:	4798      	blx	r3
 8004fd2:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
 8004fd6:	3301      	adds	r3, #1
 8004fd8:	f8c5 3120 	str.w	r3, [r5, #288]	; 0x120
 8004fdc:	2101      	movs	r1, #1
 8004fde:	2300      	movs	r3, #0
 8004fe0:	e7e3      	b.n	8004faa <d_print_mod_list+0x1ce>
 8004fe2:	f8d5 1100 	ldr.w	r1, [r5, #256]	; 0x100
 8004fe6:	4e15      	ldr	r6, [pc, #84]	; (800503c <d_print_mod_list+0x260>)
 8004fe8:	f04f 0b00 	mov.w	fp, #0
 8004fec:	f106 0a03 	add.w	sl, r6, #3
 8004ff0:	e00a      	b.n	8005008 <d_print_mod_list+0x22c>
 8004ff2:	460b      	mov	r3, r1
 8004ff4:	3101      	adds	r1, #1
 8004ff6:	4556      	cmp	r6, sl
 8004ff8:	f8c5 1100 	str.w	r1, [r5, #256]	; 0x100
 8004ffc:	f805 8003 	strb.w	r8, [r5, r3]
 8005000:	f885 8104 	strb.w	r8, [r5, #260]	; 0x104
 8005004:	f43f af77 	beq.w	8004ef6 <d_print_mod_list+0x11a>
 8005008:	29ff      	cmp	r1, #255	; 0xff
 800500a:	f816 8f01 	ldrb.w	r8, [r6, #1]!
 800500e:	d1f0      	bne.n	8004ff2 <d_print_mod_list+0x216>
 8005010:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 8005014:	f885 b0ff 	strb.w	fp, [r5, #255]	; 0xff
 8005018:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 800501c:	4628      	mov	r0, r5
 800501e:	4798      	blx	r3
 8005020:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
 8005024:	3301      	adds	r3, #1
 8005026:	f8c5 3120 	str.w	r3, [r5, #288]	; 0x120
 800502a:	2101      	movs	r1, #1
 800502c:	2300      	movs	r3, #0
 800502e:	e7e2      	b.n	8004ff6 <d_print_mod_list+0x21a>
 8005030:	0800ffeb 	.word	0x0800ffeb
 8005034:	0800ffef 	.word	0x0800ffef
 8005038:	08010000 	.word	0x08010000
 800503c:	08010003 	.word	0x08010003

08005040 <d_print_array_type.isra.9>:
 8005040:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005044:	4699      	mov	r9, r3
 8005046:	4605      	mov	r5, r0
 8005048:	460f      	mov	r7, r1
 800504a:	4690      	mov	r8, r2
 800504c:	b14b      	cbz	r3, 8005062 <d_print_array_type.isra.9+0x22>
 800504e:	6898      	ldr	r0, [r3, #8]
 8005050:	b380      	cbz	r0, 80050b4 <d_print_array_type.isra.9+0x74>
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d1fa      	bne.n	800504e <d_print_array_type.isra.9+0xe>
 8005058:	464a      	mov	r2, r9
 800505a:	4628      	mov	r0, r5
 800505c:	4639      	mov	r1, r7
 800505e:	f7ff febd 	bl	8004ddc <d_print_mod_list>
 8005062:	f8d5 3100 	ldr.w	r3, [r5, #256]	; 0x100
 8005066:	2bff      	cmp	r3, #255	; 0xff
 8005068:	d069      	beq.n	800513e <d_print_array_type.isra.9+0xfe>
 800506a:	1c59      	adds	r1, r3, #1
 800506c:	2220      	movs	r2, #32
 800506e:	f8c5 1100 	str.w	r1, [r5, #256]	; 0x100
 8005072:	54ea      	strb	r2, [r5, r3]
 8005074:	f885 2104 	strb.w	r2, [r5, #260]	; 0x104
 8005078:	29ff      	cmp	r1, #255	; 0xff
 800507a:	f000 8095 	beq.w	80051a8 <d_print_array_type.isra.9+0x168>
 800507e:	1c4b      	adds	r3, r1, #1
 8005080:	225b      	movs	r2, #91	; 0x5b
 8005082:	f8c5 3100 	str.w	r3, [r5, #256]	; 0x100
 8005086:	546a      	strb	r2, [r5, r1]
 8005088:	f885 2104 	strb.w	r2, [r5, #260]	; 0x104
 800508c:	f8d8 2000 	ldr.w	r2, [r8]
 8005090:	b12a      	cbz	r2, 800509e <d_print_array_type.isra.9+0x5e>
 8005092:	4639      	mov	r1, r7
 8005094:	4628      	mov	r0, r5
 8005096:	f7ff fbf1 	bl	800487c <d_print_comp>
 800509a:	f8d5 3100 	ldr.w	r3, [r5, #256]	; 0x100
 800509e:	2bff      	cmp	r3, #255	; 0xff
 80050a0:	d070      	beq.n	8005184 <d_print_array_type.isra.9+0x144>
 80050a2:	1c59      	adds	r1, r3, #1
 80050a4:	225d      	movs	r2, #93	; 0x5d
 80050a6:	f8c5 1100 	str.w	r1, [r5, #256]	; 0x100
 80050aa:	54ea      	strb	r2, [r5, r3]
 80050ac:	f885 2104 	strb.w	r2, [r5, #260]	; 0x104
 80050b0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050b4:	685b      	ldr	r3, [r3, #4]
 80050b6:	781b      	ldrb	r3, [r3, #0]
 80050b8:	2b2a      	cmp	r3, #42	; 0x2a
 80050ba:	f000 8086 	beq.w	80051ca <d_print_array_type.isra.9+0x18a>
 80050be:	4e47      	ldr	r6, [pc, #284]	; (80051dc <d_print_array_type.isra.9+0x19c>)
 80050c0:	f8d5 1100 	ldr.w	r1, [r5, #256]	; 0x100
 80050c4:	f106 0a02 	add.w	sl, r6, #2
 80050c8:	e00a      	b.n	80050e0 <d_print_array_type.isra.9+0xa0>
 80050ca:	460a      	mov	r2, r1
 80050cc:	4556      	cmp	r6, sl
 80050ce:	f101 0101 	add.w	r1, r1, #1
 80050d2:	f8c5 1100 	str.w	r1, [r5, #256]	; 0x100
 80050d6:	f805 b002 	strb.w	fp, [r5, r2]
 80050da:	f885 b104 	strb.w	fp, [r5, #260]	; 0x104
 80050de:	d01c      	beq.n	800511a <d_print_array_type.isra.9+0xda>
 80050e0:	29ff      	cmp	r1, #255	; 0xff
 80050e2:	f816 bf01 	ldrb.w	fp, [r6, #1]!
 80050e6:	d1f0      	bne.n	80050ca <d_print_array_type.isra.9+0x8a>
 80050e8:	f04f 0300 	mov.w	r3, #0
 80050ec:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 80050f0:	f885 30ff 	strb.w	r3, [r5, #255]	; 0xff
 80050f4:	f8d5 4108 	ldr.w	r4, [r5, #264]	; 0x108
 80050f8:	4628      	mov	r0, r5
 80050fa:	47a0      	blx	r4
 80050fc:	f8d5 2120 	ldr.w	r2, [r5, #288]	; 0x120
 8005100:	3201      	adds	r2, #1
 8005102:	f8c5 2120 	str.w	r2, [r5, #288]	; 0x120
 8005106:	2200      	movs	r2, #0
 8005108:	2101      	movs	r1, #1
 800510a:	4556      	cmp	r6, sl
 800510c:	f8c5 1100 	str.w	r1, [r5, #256]	; 0x100
 8005110:	f805 b002 	strb.w	fp, [r5, r2]
 8005114:	f885 b104 	strb.w	fp, [r5, #260]	; 0x104
 8005118:	d1e2      	bne.n	80050e0 <d_print_array_type.isra.9+0xa0>
 800511a:	4639      	mov	r1, r7
 800511c:	464a      	mov	r2, r9
 800511e:	4628      	mov	r0, r5
 8005120:	2300      	movs	r3, #0
 8005122:	f7ff fe5b 	bl	8004ddc <d_print_mod_list>
 8005126:	f8d5 1100 	ldr.w	r1, [r5, #256]	; 0x100
 800512a:	29ff      	cmp	r1, #255	; 0xff
 800512c:	d019      	beq.n	8005162 <d_print_array_type.isra.9+0x122>
 800512e:	1c4b      	adds	r3, r1, #1
 8005130:	2229      	movs	r2, #41	; 0x29
 8005132:	f8c5 3100 	str.w	r3, [r5, #256]	; 0x100
 8005136:	546a      	strb	r2, [r5, r1]
 8005138:	f885 2104 	strb.w	r2, [r5, #260]	; 0x104
 800513c:	e793      	b.n	8005066 <d_print_array_type.isra.9+0x26>
 800513e:	2400      	movs	r4, #0
 8005140:	4619      	mov	r1, r3
 8005142:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 8005146:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 800514a:	f885 40ff 	strb.w	r4, [r5, #255]	; 0xff
 800514e:	4628      	mov	r0, r5
 8005150:	4798      	blx	r3
 8005152:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
 8005156:	1c5a      	adds	r2, r3, #1
 8005158:	f8c5 2120 	str.w	r2, [r5, #288]	; 0x120
 800515c:	4623      	mov	r3, r4
 800515e:	2101      	movs	r1, #1
 8005160:	e784      	b.n	800506c <d_print_array_type.isra.9+0x2c>
 8005162:	2400      	movs	r4, #0
 8005164:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 8005168:	f885 40ff 	strb.w	r4, [r5, #255]	; 0xff
 800516c:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 8005170:	4628      	mov	r0, r5
 8005172:	4798      	blx	r3
 8005174:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
 8005178:	3301      	adds	r3, #1
 800517a:	f8c5 3120 	str.w	r3, [r5, #288]	; 0x120
 800517e:	4621      	mov	r1, r4
 8005180:	2301      	movs	r3, #1
 8005182:	e7d5      	b.n	8005130 <d_print_array_type.isra.9+0xf0>
 8005184:	2400      	movs	r4, #0
 8005186:	4619      	mov	r1, r3
 8005188:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 800518c:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 8005190:	f885 40ff 	strb.w	r4, [r5, #255]	; 0xff
 8005194:	4628      	mov	r0, r5
 8005196:	4798      	blx	r3
 8005198:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
 800519c:	1c5a      	adds	r2, r3, #1
 800519e:	f8c5 2120 	str.w	r2, [r5, #288]	; 0x120
 80051a2:	4623      	mov	r3, r4
 80051a4:	2101      	movs	r1, #1
 80051a6:	e77d      	b.n	80050a4 <d_print_array_type.isra.9+0x64>
 80051a8:	2400      	movs	r4, #0
 80051aa:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 80051ae:	f885 40ff 	strb.w	r4, [r5, #255]	; 0xff
 80051b2:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 80051b6:	4628      	mov	r0, r5
 80051b8:	4798      	blx	r3
 80051ba:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
 80051be:	3301      	adds	r3, #1
 80051c0:	f8c5 3120 	str.w	r3, [r5, #288]	; 0x120
 80051c4:	4621      	mov	r1, r4
 80051c6:	2301      	movs	r3, #1
 80051c8:	e75a      	b.n	8005080 <d_print_array_type.isra.9+0x40>
 80051ca:	4603      	mov	r3, r0
 80051cc:	4639      	mov	r1, r7
 80051ce:	464a      	mov	r2, r9
 80051d0:	4628      	mov	r0, r5
 80051d2:	f7ff fe03 	bl	8004ddc <d_print_mod_list>
 80051d6:	f8d5 1100 	ldr.w	r1, [r5, #256]	; 0x100
 80051da:	e74d      	b.n	8005078 <d_print_array_type.isra.9+0x38>
 80051dc:	080101db 	.word	0x080101db

080051e0 <d_print_function_type.isra.11>:
 80051e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051e4:	469a      	mov	sl, r3
 80051e6:	4607      	mov	r7, r0
 80051e8:	4688      	mov	r8, r1
 80051ea:	4691      	mov	r9, r2
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d03b      	beq.n	8005268 <d_print_function_type.isra.11+0x88>
 80051f0:	689b      	ldr	r3, [r3, #8]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d138      	bne.n	8005268 <d_print_function_type.isra.11+0x88>
 80051f6:	4654      	mov	r4, sl
 80051f8:	2201      	movs	r2, #1
 80051fa:	e006      	b.n	800520a <d_print_function_type.isra.11+0x2a>
 80051fc:	f416 6f60 	tst.w	r6, #3584	; 0xe00
 8005200:	d17a      	bne.n	80052f8 <d_print_function_type.isra.11+0x118>
 8005202:	6824      	ldr	r4, [r4, #0]
 8005204:	b384      	cbz	r4, 8005268 <d_print_function_type.isra.11+0x88>
 8005206:	68a3      	ldr	r3, [r4, #8]
 8005208:	bb73      	cbnz	r3, 8005268 <d_print_function_type.isra.11+0x88>
 800520a:	6860      	ldr	r0, [r4, #4]
 800520c:	4d69      	ldr	r5, [pc, #420]	; (80053b4 <d_print_function_type.isra.11+0x1d4>)
 800520e:	7806      	ldrb	r6, [r0, #0]
 8005210:	3e19      	subs	r6, #25
 8005212:	b2f6      	uxtb	r6, r6
 8005214:	2e12      	cmp	r6, #18
 8005216:	d8f4      	bhi.n	8005202 <d_print_function_type.isra.11+0x22>
 8005218:	fa02 f606 	lsl.w	r6, r2, r6
 800521c:	4035      	ands	r5, r6
 800521e:	2d00      	cmp	r5, #0
 8005220:	d0ec      	beq.n	80051fc <d_print_function_type.isra.11+0x1c>
 8005222:	f897 3104 	ldrb.w	r3, [r7, #260]	; 0x104
 8005226:	2b20      	cmp	r3, #32
 8005228:	d06c      	beq.n	8005304 <d_print_function_type.isra.11+0x124>
 800522a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800522e:	2bff      	cmp	r3, #255	; 0xff
 8005230:	f000 80ad 	beq.w	800538e <d_print_function_type.isra.11+0x1ae>
 8005234:	1c59      	adds	r1, r3, #1
 8005236:	2220      	movs	r2, #32
 8005238:	29ff      	cmp	r1, #255	; 0xff
 800523a:	f8c7 1100 	str.w	r1, [r7, #256]	; 0x100
 800523e:	54fa      	strb	r2, [r7, r3]
 8005240:	f887 2104 	strb.w	r2, [r7, #260]	; 0x104
 8005244:	d162      	bne.n	800530c <d_print_function_type.isra.11+0x12c>
 8005246:	2400      	movs	r4, #0
 8005248:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800524c:	f887 40ff 	strb.w	r4, [r7, #255]	; 0xff
 8005250:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8005254:	4638      	mov	r0, r7
 8005256:	4798      	blx	r3
 8005258:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800525c:	3301      	adds	r3, #1
 800525e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8005262:	4621      	mov	r1, r4
 8005264:	2301      	movs	r3, #1
 8005266:	e052      	b.n	800530e <d_print_function_type.isra.11+0x12e>
 8005268:	2300      	movs	r3, #0
 800526a:	f8d7 5114 	ldr.w	r5, [r7, #276]	; 0x114
 800526e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8005272:	4641      	mov	r1, r8
 8005274:	4638      	mov	r0, r7
 8005276:	4652      	mov	r2, sl
 8005278:	f7ff fdb0 	bl	8004ddc <d_print_mod_list>
 800527c:	f8d7 1100 	ldr.w	r1, [r7, #256]	; 0x100
 8005280:	29ff      	cmp	r1, #255	; 0xff
 8005282:	d062      	beq.n	800534a <d_print_function_type.isra.11+0x16a>
 8005284:	1c4b      	adds	r3, r1, #1
 8005286:	2228      	movs	r2, #40	; 0x28
 8005288:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800528c:	547a      	strb	r2, [r7, r1]
 800528e:	f887 2104 	strb.w	r2, [r7, #260]	; 0x104
 8005292:	f8d9 2000 	ldr.w	r2, [r9]
 8005296:	b112      	cbz	r2, 800529e <d_print_function_type.isra.11+0xbe>
 8005298:	f8d7 1118 	ldr.w	r1, [r7, #280]	; 0x118
 800529c:	b191      	cbz	r1, 80052c4 <d_print_function_type.isra.11+0xe4>
 800529e:	2bff      	cmp	r3, #255	; 0xff
 80052a0:	d018      	beq.n	80052d4 <d_print_function_type.isra.11+0xf4>
 80052a2:	1c5a      	adds	r2, r3, #1
 80052a4:	2429      	movs	r4, #41	; 0x29
 80052a6:	f8c7 2100 	str.w	r2, [r7, #256]	; 0x100
 80052aa:	4641      	mov	r1, r8
 80052ac:	54fc      	strb	r4, [r7, r3]
 80052ae:	4652      	mov	r2, sl
 80052b0:	4638      	mov	r0, r7
 80052b2:	f887 4104 	strb.w	r4, [r7, #260]	; 0x104
 80052b6:	2301      	movs	r3, #1
 80052b8:	f7ff fd90 	bl	8004ddc <d_print_mod_list>
 80052bc:	f8c7 5114 	str.w	r5, [r7, #276]	; 0x114
 80052c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052c4:	4638      	mov	r0, r7
 80052c6:	4641      	mov	r1, r8
 80052c8:	f7fd f842 	bl	8002350 <d_print_comp.part.10>
 80052cc:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80052d0:	2bff      	cmp	r3, #255	; 0xff
 80052d2:	d1e6      	bne.n	80052a2 <d_print_function_type.isra.11+0xc2>
 80052d4:	2400      	movs	r4, #0
 80052d6:	4619      	mov	r1, r3
 80052d8:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 80052dc:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80052e0:	f887 40ff 	strb.w	r4, [r7, #255]	; 0xff
 80052e4:	4638      	mov	r0, r7
 80052e6:	4798      	blx	r3
 80052e8:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80052ec:	1c5a      	adds	r2, r3, #1
 80052ee:	f8c7 2120 	str.w	r2, [r7, #288]	; 0x120
 80052f2:	4623      	mov	r3, r4
 80052f4:	2201      	movs	r2, #1
 80052f6:	e7d5      	b.n	80052a4 <d_print_function_type.isra.11+0xc4>
 80052f8:	f897 3104 	ldrb.w	r3, [r7, #260]	; 0x104
 80052fc:	f003 02fd 	and.w	r2, r3, #253	; 0xfd
 8005300:	2a28      	cmp	r2, #40	; 0x28
 8005302:	d190      	bne.n	8005226 <d_print_function_type.isra.11+0x46>
 8005304:	f8d7 1100 	ldr.w	r1, [r7, #256]	; 0x100
 8005308:	29ff      	cmp	r1, #255	; 0xff
 800530a:	d09c      	beq.n	8005246 <d_print_function_type.isra.11+0x66>
 800530c:	1c4b      	adds	r3, r1, #1
 800530e:	2228      	movs	r2, #40	; 0x28
 8005310:	2400      	movs	r4, #0
 8005312:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8005316:	f8d7 5114 	ldr.w	r5, [r7, #276]	; 0x114
 800531a:	547a      	strb	r2, [r7, r1]
 800531c:	4623      	mov	r3, r4
 800531e:	f887 2104 	strb.w	r2, [r7, #260]	; 0x104
 8005322:	f8c7 4114 	str.w	r4, [r7, #276]	; 0x114
 8005326:	4652      	mov	r2, sl
 8005328:	4638      	mov	r0, r7
 800532a:	4641      	mov	r1, r8
 800532c:	f7ff fd56 	bl	8004ddc <d_print_mod_list>
 8005330:	f8d7 2100 	ldr.w	r2, [r7, #256]	; 0x100
 8005334:	2aff      	cmp	r2, #255	; 0xff
 8005336:	d019      	beq.n	800536c <d_print_function_type.isra.11+0x18c>
 8005338:	1c51      	adds	r1, r2, #1
 800533a:	2329      	movs	r3, #41	; 0x29
 800533c:	29ff      	cmp	r1, #255	; 0xff
 800533e:	f8c7 1100 	str.w	r1, [r7, #256]	; 0x100
 8005342:	54bb      	strb	r3, [r7, r2]
 8005344:	f887 3104 	strb.w	r3, [r7, #260]	; 0x104
 8005348:	d19c      	bne.n	8005284 <d_print_function_type.isra.11+0xa4>
 800534a:	2400      	movs	r4, #0
 800534c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005350:	f887 40ff 	strb.w	r4, [r7, #255]	; 0xff
 8005354:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8005358:	4638      	mov	r0, r7
 800535a:	4798      	blx	r3
 800535c:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8005360:	3301      	adds	r3, #1
 8005362:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8005366:	4621      	mov	r1, r4
 8005368:	2301      	movs	r3, #1
 800536a:	e78c      	b.n	8005286 <d_print_function_type.isra.11+0xa6>
 800536c:	4611      	mov	r1, r2
 800536e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005372:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8005376:	f887 40ff 	strb.w	r4, [r7, #255]	; 0xff
 800537a:	4638      	mov	r0, r7
 800537c:	4798      	blx	r3
 800537e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8005382:	3301      	adds	r3, #1
 8005384:	4622      	mov	r2, r4
 8005386:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800538a:	2101      	movs	r1, #1
 800538c:	e7d5      	b.n	800533a <d_print_function_type.isra.11+0x15a>
 800538e:	2400      	movs	r4, #0
 8005390:	4619      	mov	r1, r3
 8005392:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8005396:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800539a:	f887 40ff 	strb.w	r4, [r7, #255]	; 0xff
 800539e:	4638      	mov	r0, r7
 80053a0:	4798      	blx	r3
 80053a2:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80053a6:	1c5a      	adds	r2, r3, #1
 80053a8:	f8c7 2120 	str.w	r2, [r7, #288]	; 0x120
 80053ac:	4623      	mov	r3, r4
 80053ae:	2101      	movs	r1, #1
 80053b0:	e741      	b.n	8005236 <d_print_function_type.isra.11+0x56>
 80053b2:	bf00      	nop
 80053b4:	00043107 	.word	0x00043107

080053b8 <d_print_cast.isra.12>:
 80053b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80053bc:	4615      	mov	r5, r2
 80053be:	6812      	ldr	r2, [r2, #0]
 80053c0:	7813      	ldrb	r3, [r2, #0]
 80053c2:	2b04      	cmp	r3, #4
 80053c4:	b082      	sub	sp, #8
 80053c6:	4604      	mov	r4, r0
 80053c8:	460e      	mov	r6, r1
 80053ca:	d006      	beq.n	80053da <d_print_cast.isra.12+0x22>
 80053cc:	f8d0 3118 	ldr.w	r3, [r0, #280]	; 0x118
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d03d      	beq.n	8005450 <d_print_cast.isra.12+0x98>
 80053d4:	b002      	add	sp, #8
 80053d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80053da:	ab02      	add	r3, sp, #8
 80053dc:	f8d0 7110 	ldr.w	r7, [r0, #272]	; 0x110
 80053e0:	f843 7d08 	str.w	r7, [r3, #-8]!
 80053e4:	2200      	movs	r2, #0
 80053e6:	f8c0 3110 	str.w	r3, [r0, #272]	; 0x110
 80053ea:	f8d0 8114 	ldr.w	r8, [r0, #276]	; 0x114
 80053ee:	f8c0 2114 	str.w	r2, [r0, #276]	; 0x114
 80053f2:	682b      	ldr	r3, [r5, #0]
 80053f4:	9301      	str	r3, [sp, #4]
 80053f6:	685a      	ldr	r2, [r3, #4]
 80053f8:	2a00      	cmp	r2, #0
 80053fa:	d06f      	beq.n	80054dc <d_print_cast.isra.12+0x124>
 80053fc:	f8d0 3118 	ldr.w	r3, [r0, #280]	; 0x118
 8005400:	2b00      	cmp	r3, #0
 8005402:	d03f      	beq.n	8005484 <d_print_cast.isra.12+0xcc>
 8005404:	f894 3104 	ldrb.w	r3, [r4, #260]	; 0x104
 8005408:	f8c4 7110 	str.w	r7, [r4, #272]	; 0x110
 800540c:	2b3c      	cmp	r3, #60	; 0x3c
 800540e:	d069      	beq.n	80054e4 <d_print_cast.isra.12+0x12c>
 8005410:	f8d4 2100 	ldr.w	r2, [r4, #256]	; 0x100
 8005414:	2aff      	cmp	r2, #255	; 0xff
 8005416:	d04b      	beq.n	80054b0 <d_print_cast.isra.12+0xf8>
 8005418:	1c53      	adds	r3, r2, #1
 800541a:	213c      	movs	r1, #60	; 0x3c
 800541c:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8005420:	54a1      	strb	r1, [r4, r2]
 8005422:	f884 1104 	strb.w	r1, [r4, #260]	; 0x104
 8005426:	682a      	ldr	r2, [r5, #0]
 8005428:	6892      	ldr	r2, [r2, #8]
 800542a:	2a00      	cmp	r2, #0
 800542c:	d052      	beq.n	80054d4 <d_print_cast.isra.12+0x11c>
 800542e:	f8d4 5118 	ldr.w	r5, [r4, #280]	; 0x118
 8005432:	b195      	cbz	r5, 800545a <d_print_cast.isra.12+0xa2>
 8005434:	2bff      	cmp	r3, #255	; 0xff
 8005436:	d029      	beq.n	800548c <d_print_cast.isra.12+0xd4>
 8005438:	1c59      	adds	r1, r3, #1
 800543a:	223e      	movs	r2, #62	; 0x3e
 800543c:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8005440:	54e2      	strb	r2, [r4, r3]
 8005442:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8005446:	f8c4 8114 	str.w	r8, [r4, #276]	; 0x114
 800544a:	b002      	add	sp, #8
 800544c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005450:	f7fc ff7e 	bl	8002350 <d_print_comp.part.10>
 8005454:	b002      	add	sp, #8
 8005456:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800545a:	4631      	mov	r1, r6
 800545c:	4620      	mov	r0, r4
 800545e:	f7fc ff77 	bl	8002350 <d_print_comp.part.10>
 8005462:	f894 2104 	ldrb.w	r2, [r4, #260]	; 0x104
 8005466:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 800546a:	2a3e      	cmp	r2, #62	; 0x3e
 800546c:	d1e2      	bne.n	8005434 <d_print_cast.isra.12+0x7c>
 800546e:	2bff      	cmp	r3, #255	; 0xff
 8005470:	d044      	beq.n	80054fc <d_print_cast.isra.12+0x144>
 8005472:	461d      	mov	r5, r3
 8005474:	3301      	adds	r3, #1
 8005476:	2220      	movs	r2, #32
 8005478:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 800547c:	5562      	strb	r2, [r4, r5]
 800547e:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8005482:	e7d7      	b.n	8005434 <d_print_cast.isra.12+0x7c>
 8005484:	f7fc ff64 	bl	8002350 <d_print_comp.part.10>
 8005488:	9f00      	ldr	r7, [sp, #0]
 800548a:	e7bb      	b.n	8005404 <d_print_cast.isra.12+0x4c>
 800548c:	2500      	movs	r5, #0
 800548e:	4619      	mov	r1, r3
 8005490:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005494:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005498:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 800549c:	4620      	mov	r0, r4
 800549e:	4798      	blx	r3
 80054a0:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80054a4:	1c5a      	adds	r2, r3, #1
 80054a6:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 80054aa:	462b      	mov	r3, r5
 80054ac:	2101      	movs	r1, #1
 80054ae:	e7c4      	b.n	800543a <d_print_cast.isra.12+0x82>
 80054b0:	2700      	movs	r7, #0
 80054b2:	4611      	mov	r1, r2
 80054b4:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80054b8:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80054bc:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 80054c0:	4620      	mov	r0, r4
 80054c2:	4798      	blx	r3
 80054c4:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80054c8:	3301      	adds	r3, #1
 80054ca:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80054ce:	463a      	mov	r2, r7
 80054d0:	2301      	movs	r3, #1
 80054d2:	e7a2      	b.n	800541a <d_print_cast.isra.12+0x62>
 80054d4:	2201      	movs	r2, #1
 80054d6:	f8c4 2118 	str.w	r2, [r4, #280]	; 0x118
 80054da:	e7ab      	b.n	8005434 <d_print_cast.isra.12+0x7c>
 80054dc:	2301      	movs	r3, #1
 80054de:	f8c0 3118 	str.w	r3, [r0, #280]	; 0x118
 80054e2:	e78f      	b.n	8005404 <d_print_cast.isra.12+0x4c>
 80054e4:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80054e8:	29ff      	cmp	r1, #255	; 0xff
 80054ea:	d017      	beq.n	800551c <d_print_cast.isra.12+0x164>
 80054ec:	1c4a      	adds	r2, r1, #1
 80054ee:	2320      	movs	r3, #32
 80054f0:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80054f4:	5463      	strb	r3, [r4, r1]
 80054f6:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80054fa:	e78b      	b.n	8005414 <d_print_cast.isra.12+0x5c>
 80054fc:	4619      	mov	r1, r3
 80054fe:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8005502:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005506:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800550a:	4620      	mov	r0, r4
 800550c:	4798      	blx	r3
 800550e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8005512:	3301      	adds	r3, #1
 8005514:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8005518:	2301      	movs	r3, #1
 800551a:	e7ac      	b.n	8005476 <d_print_cast.isra.12+0xbe>
 800551c:	2700      	movs	r7, #0
 800551e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005522:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005526:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 800552a:	4620      	mov	r0, r4
 800552c:	4798      	blx	r3
 800552e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8005532:	3301      	adds	r3, #1
 8005534:	4639      	mov	r1, r7
 8005536:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 800553a:	2201      	movs	r2, #1
 800553c:	e7d7      	b.n	80054ee <d_print_cast.isra.12+0x136>
 800553e:	bf00      	nop

08005540 <d_print_expr_op>:
 8005540:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005544:	7815      	ldrb	r5, [r2, #0]
 8005546:	2d31      	cmp	r5, #49	; 0x31
 8005548:	4604      	mov	r4, r0
 800554a:	d008      	beq.n	800555e <d_print_expr_op+0x1e>
 800554c:	f8d0 3118 	ldr.w	r3, [r0, #280]	; 0x118
 8005550:	b10b      	cbz	r3, 8005556 <d_print_expr_op+0x16>
 8005552:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005556:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800555a:	f7fc bef9 	b.w	8002350 <d_print_comp.part.10>
 800555e:	6853      	ldr	r3, [r2, #4]
 8005560:	689f      	ldr	r7, [r3, #8]
 8005562:	f8d3 9004 	ldr.w	r9, [r3, #4]
 8005566:	2f00      	cmp	r7, #0
 8005568:	d0f3      	beq.n	8005552 <d_print_expr_op+0x12>
 800556a:	2500      	movs	r5, #0
 800556c:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8005570:	46a8      	mov	r8, r5
 8005572:	e009      	b.n	8005588 <d_print_expr_op+0x48>
 8005574:	460b      	mov	r3, r1
 8005576:	3101      	adds	r1, #1
 8005578:	3501      	adds	r5, #1
 800557a:	42af      	cmp	r7, r5
 800557c:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8005580:	54e6      	strb	r6, [r4, r3]
 8005582:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8005586:	d013      	beq.n	80055b0 <d_print_expr_op+0x70>
 8005588:	29ff      	cmp	r1, #255	; 0xff
 800558a:	f819 6005 	ldrb.w	r6, [r9, r5]
 800558e:	d1f1      	bne.n	8005574 <d_print_expr_op+0x34>
 8005590:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005594:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8005598:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800559c:	4620      	mov	r0, r4
 800559e:	4798      	blx	r3
 80055a0:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80055a4:	3301      	adds	r3, #1
 80055a6:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 80055aa:	2101      	movs	r1, #1
 80055ac:	2300      	movs	r3, #0
 80055ae:	e7e3      	b.n	8005578 <d_print_expr_op+0x38>
 80055b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080055b4 <d_print_subexpr>:
 80055b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055b6:	7813      	ldrb	r3, [r2, #0]
 80055b8:	2b01      	cmp	r3, #1
 80055ba:	4615      	mov	r5, r2
 80055bc:	460f      	mov	r7, r1
 80055be:	4604      	mov	r4, r0
 80055c0:	d914      	bls.n	80055ec <d_print_subexpr+0x38>
 80055c2:	2b30      	cmp	r3, #48	; 0x30
 80055c4:	d012      	beq.n	80055ec <d_print_subexpr+0x38>
 80055c6:	2b06      	cmp	r3, #6
 80055c8:	d010      	beq.n	80055ec <d_print_subexpr+0x38>
 80055ca:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 80055ce:	2bff      	cmp	r3, #255	; 0xff
 80055d0:	d034      	beq.n	800563c <d_print_subexpr+0x88>
 80055d2:	1c59      	adds	r1, r3, #1
 80055d4:	2228      	movs	r2, #40	; 0x28
 80055d6:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80055da:	54e2      	strb	r2, [r4, r3]
 80055dc:	f8d4 3118 	ldr.w	r3, [r4, #280]	; 0x118
 80055e0:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 80055e4:	2600      	movs	r6, #0
 80055e6:	b133      	cbz	r3, 80055f6 <d_print_subexpr+0x42>
 80055e8:	b166      	cbz	r6, 8005604 <d_print_subexpr+0x50>
 80055ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80055ec:	f8d4 3118 	ldr.w	r3, [r4, #280]	; 0x118
 80055f0:	2601      	movs	r6, #1
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d1f8      	bne.n	80055e8 <d_print_subexpr+0x34>
 80055f6:	4639      	mov	r1, r7
 80055f8:	462a      	mov	r2, r5
 80055fa:	4620      	mov	r0, r4
 80055fc:	f7fc fea8 	bl	8002350 <d_print_comp.part.10>
 8005600:	2e00      	cmp	r6, #0
 8005602:	d1f2      	bne.n	80055ea <d_print_subexpr+0x36>
 8005604:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8005608:	29ff      	cmp	r1, #255	; 0xff
 800560a:	d007      	beq.n	800561c <d_print_subexpr+0x68>
 800560c:	1c4a      	adds	r2, r1, #1
 800560e:	2329      	movs	r3, #41	; 0x29
 8005610:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8005614:	5463      	strb	r3, [r4, r1]
 8005616:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 800561a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800561c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005620:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005624:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 8005628:	4620      	mov	r0, r4
 800562a:	4798      	blx	r3
 800562c:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8005630:	3301      	adds	r3, #1
 8005632:	4631      	mov	r1, r6
 8005634:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8005638:	2201      	movs	r2, #1
 800563a:	e7e8      	b.n	800560e <d_print_subexpr+0x5a>
 800563c:	2600      	movs	r6, #0
 800563e:	4619      	mov	r1, r3
 8005640:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005644:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005648:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 800564c:	4798      	blx	r3
 800564e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8005652:	1c5a      	adds	r2, r3, #1
 8005654:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
 8005658:	4633      	mov	r3, r6
 800565a:	2101      	movs	r1, #1
 800565c:	e7ba      	b.n	80055d4 <d_print_subexpr+0x20>
 800565e:	bf00      	nop

08005660 <d_demangle_callback.constprop.16>:
 8005660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005664:	b0d7      	sub	sp, #348	; 0x15c
 8005666:	4604      	mov	r4, r0
 8005668:	7805      	ldrb	r5, [r0, #0]
 800566a:	2d5f      	cmp	r5, #95	; 0x5f
 800566c:	af00      	add	r7, sp, #0
 800566e:	460e      	mov	r6, r1
 8005670:	4690      	mov	r8, r2
 8005672:	d072      	beq.n	800575a <d_demangle_callback.constprop.16+0xfa>
 8005674:	4620      	mov	r0, r4
 8005676:	497c      	ldr	r1, [pc, #496]	; (8005868 <d_demangle_callback.constprop.16+0x208>)
 8005678:	2208      	movs	r2, #8
 800567a:	f007 f8a5 	bl	800c7c8 <strncmp>
 800567e:	b978      	cbnz	r0, 80056a0 <d_demangle_callback.constprop.16+0x40>
 8005680:	7a23      	ldrb	r3, [r4, #8]
 8005682:	2b2e      	cmp	r3, #46	; 0x2e
 8005684:	d005      	beq.n	8005692 <d_demangle_callback.constprop.16+0x32>
 8005686:	2b5f      	cmp	r3, #95	; 0x5f
 8005688:	d003      	beq.n	8005692 <d_demangle_callback.constprop.16+0x32>
 800568a:	2b24      	cmp	r3, #36	; 0x24
 800568c:	d001      	beq.n	8005692 <d_demangle_callback.constprop.16+0x32>
 800568e:	4681      	mov	r9, r0
 8005690:	e008      	b.n	80056a4 <d_demangle_callback.constprop.16+0x44>
 8005692:	7a63      	ldrb	r3, [r4, #9]
 8005694:	2b44      	cmp	r3, #68	; 0x44
 8005696:	f000 80df 	beq.w	8005858 <d_demangle_callback.constprop.16+0x1f8>
 800569a:	2b49      	cmp	r3, #73	; 0x49
 800569c:	f000 8098 	beq.w	80057d0 <d_demangle_callback.constprop.16+0x170>
 80056a0:	f04f 0900 	mov.w	r9, #0
 80056a4:	4620      	mov	r0, r4
 80056a6:	f007 f887 	bl	800c7b8 <strlen>
 80056aa:	0042      	lsls	r2, r0, #1
 80056ac:	0083      	lsls	r3, r0, #2
 80056ae:	1899      	adds	r1, r3, r2
 80056b0:	0089      	lsls	r1, r1, #2
 80056b2:	3108      	adds	r1, #8
 80056b4:	330a      	adds	r3, #10
 80056b6:	ebad 0d01 	sub.w	sp, sp, r1
 80056ba:	f023 0307 	bic.w	r3, r3, #7
 80056be:	46ea      	mov	sl, sp
 80056c0:	eb04 0c00 	add.w	ip, r4, r0
 80056c4:	ebad 0d03 	sub.w	sp, sp, r3
 80056c8:	f04f 0b11 	mov.w	fp, #17
 80056cc:	2300      	movs	r3, #0
 80056ce:	f1b9 0f01 	cmp.w	r9, #1
 80056d2:	f8c7 a010 	str.w	sl, [r7, #16]
 80056d6:	f8c7 d01c 	str.w	sp, [r7, #28]
 80056da:	61ba      	str	r2, [r7, #24]
 80056dc:	603c      	str	r4, [r7, #0]
 80056de:	60fc      	str	r4, [r7, #12]
 80056e0:	6278      	str	r0, [r7, #36]	; 0x24
 80056e2:	f8c7 c004 	str.w	ip, [r7, #4]
 80056e6:	f8c7 b008 	str.w	fp, [r7, #8]
 80056ea:	617b      	str	r3, [r7, #20]
 80056ec:	623b      	str	r3, [r7, #32]
 80056ee:	62bb      	str	r3, [r7, #40]	; 0x28
 80056f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80056f2:	633b      	str	r3, [r7, #48]	; 0x30
 80056f4:	d037      	beq.n	8005766 <d_demangle_callback.constprop.16+0x106>
 80056f6:	d373      	bcc.n	80057e0 <d_demangle_callback.constprop.16+0x180>
 80056f8:	f1b9 0f03 	cmp.w	r9, #3
 80056fc:	d870      	bhi.n	80057e0 <d_demangle_callback.constprop.16+0x180>
 80056fe:	7ae2      	ldrb	r2, [r4, #11]
 8005700:	f1b9 0f02 	cmp.w	r9, #2
 8005704:	f104 050b 	add.w	r5, r4, #11
 8005708:	bf14      	ite	ne
 800570a:	f04f 0943 	movne.w	r9, #67	; 0x43
 800570e:	f04f 0942 	moveq.w	r9, #66	; 0x42
 8005712:	2a5f      	cmp	r2, #95	; 0x5f
 8005714:	60fd      	str	r5, [r7, #12]
 8005716:	d103      	bne.n	8005720 <d_demangle_callback.constprop.16+0xc0>
 8005718:	7b22      	ldrb	r2, [r4, #12]
 800571a:	2a5a      	cmp	r2, #90	; 0x5a
 800571c:	f000 8091 	beq.w	8005842 <d_demangle_callback.constprop.16+0x1e2>
 8005720:	4628      	mov	r0, r5
 8005722:	f007 f849 	bl	800c7b8 <strlen>
 8005726:	4629      	mov	r1, r5
 8005728:	4602      	mov	r2, r0
 800572a:	4638      	mov	r0, r7
 800572c:	f7fa fd98 	bl	8000260 <d_make_name>
 8005730:	4602      	mov	r2, r0
 8005732:	4649      	mov	r1, r9
 8005734:	2300      	movs	r3, #0
 8005736:	4638      	mov	r0, r7
 8005738:	f7fa fd46 	bl	80001c8 <d_make_comp>
 800573c:	68fc      	ldr	r4, [r7, #12]
 800573e:	4681      	mov	r9, r0
 8005740:	4620      	mov	r0, r4
 8005742:	f007 f839 	bl	800c7b8 <strlen>
 8005746:	1823      	adds	r3, r4, r0
 8005748:	60fb      	str	r3, [r7, #12]
 800574a:	5c25      	ldrb	r5, [r4, r0]
 800574c:	b185      	cbz	r5, 8005770 <d_demangle_callback.constprop.16+0x110>
 800574e:	2000      	movs	r0, #0
 8005750:	f507 77ae 	add.w	r7, r7, #348	; 0x15c
 8005754:	46bd      	mov	sp, r7
 8005756:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800575a:	7843      	ldrb	r3, [r0, #1]
 800575c:	2b5a      	cmp	r3, #90	; 0x5a
 800575e:	d189      	bne.n	8005674 <d_demangle_callback.constprop.16+0x14>
 8005760:	f04f 0901 	mov.w	r9, #1
 8005764:	e79e      	b.n	80056a4 <d_demangle_callback.constprop.16+0x44>
 8005766:	2d5f      	cmp	r5, #95	; 0x5f
 8005768:	d041      	beq.n	80057ee <d_demangle_callback.constprop.16+0x18e>
 800576a:	4699      	mov	r9, r3
 800576c:	2d00      	cmp	r5, #0
 800576e:	d1ee      	bne.n	800574e <d_demangle_callback.constprop.16+0xee>
 8005770:	f1b9 0f00 	cmp.w	r9, #0
 8005774:	d063      	beq.n	800583e <d_demangle_callback.constprop.16+0x1de>
 8005776:	f107 0434 	add.w	r4, r7, #52	; 0x34
 800577a:	464a      	mov	r2, r9
 800577c:	4620      	mov	r0, r4
 800577e:	2111      	movs	r1, #17
 8005780:	f8c7 5134 	str.w	r5, [r7, #308]	; 0x134
 8005784:	f887 5138 	strb.w	r5, [r7, #312]	; 0x138
 8005788:	f8c7 5144 	str.w	r5, [r7, #324]	; 0x144
 800578c:	f8c7 5148 	str.w	r5, [r7, #328]	; 0x148
 8005790:	f8c7 5150 	str.w	r5, [r7, #336]	; 0x150
 8005794:	f8c7 5154 	str.w	r5, [r7, #340]	; 0x154
 8005798:	f8c7 613c 	str.w	r6, [r7, #316]	; 0x13c
 800579c:	f8c7 8140 	str.w	r8, [r7, #320]	; 0x140
 80057a0:	f8c7 514c 	str.w	r5, [r7, #332]	; 0x14c
 80057a4:	f7fc fdd4 	bl	8002350 <d_print_comp.part.10>
 80057a8:	f8d7 1134 	ldr.w	r1, [r7, #308]	; 0x134
 80057ac:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80057b0:	f8d7 2140 	ldr.w	r2, [r7, #320]	; 0x140
 80057b4:	5465      	strb	r5, [r4, r1]
 80057b6:	4620      	mov	r0, r4
 80057b8:	4798      	blx	r3
 80057ba:	f8d7 014c 	ldr.w	r0, [r7, #332]	; 0x14c
 80057be:	f1d0 0001 	rsbs	r0, r0, #1
 80057c2:	bf38      	it	cc
 80057c4:	2000      	movcc	r0, #0
 80057c6:	f507 77ae 	add.w	r7, r7, #348	; 0x15c
 80057ca:	46bd      	mov	sp, r7
 80057cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057d0:	7aa3      	ldrb	r3, [r4, #10]
 80057d2:	2b5f      	cmp	r3, #95	; 0x5f
 80057d4:	bf14      	ite	ne
 80057d6:	f04f 0900 	movne.w	r9, #0
 80057da:	f04f 0902 	moveq.w	r9, #2
 80057de:	e761      	b.n	80056a4 <d_demangle_callback.constprop.16+0x44>
 80057e0:	4638      	mov	r0, r7
 80057e2:	f7fb fa9f 	bl	8000d24 <d_type>
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	4681      	mov	r9, r0
 80057ea:	781d      	ldrb	r5, [r3, #0]
 80057ec:	e7ae      	b.n	800574c <d_demangle_callback.constprop.16+0xec>
 80057ee:	7865      	ldrb	r5, [r4, #1]
 80057f0:	1c62      	adds	r2, r4, #1
 80057f2:	2d5a      	cmp	r5, #90	; 0x5a
 80057f4:	60fa      	str	r2, [r7, #12]
 80057f6:	d1b8      	bne.n	800576a <d_demangle_callback.constprop.16+0x10a>
 80057f8:	4649      	mov	r1, r9
 80057fa:	3402      	adds	r4, #2
 80057fc:	4638      	mov	r0, r7
 80057fe:	60fc      	str	r4, [r7, #12]
 8005800:	f7fb fe76 	bl	80014f0 <d_encoding>
 8005804:	68bb      	ldr	r3, [r7, #8]
 8005806:	f013 0f01 	tst.w	r3, #1
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	4681      	mov	r9, r0
 800580e:	781d      	ldrb	r5, [r3, #0]
 8005810:	d112      	bne.n	8005838 <d_demangle_callback.constprop.16+0x1d8>
 8005812:	e79b      	b.n	800574c <d_demangle_callback.constprop.16+0xec>
 8005814:	785b      	ldrb	r3, [r3, #1]
 8005816:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800581a:	2a19      	cmp	r2, #25
 800581c:	4638      	mov	r0, r7
 800581e:	4649      	mov	r1, r9
 8005820:	f1a3 0430 	sub.w	r4, r3, #48	; 0x30
 8005824:	d903      	bls.n	800582e <d_demangle_callback.constprop.16+0x1ce>
 8005826:	2b5f      	cmp	r3, #95	; 0x5f
 8005828:	d001      	beq.n	800582e <d_demangle_callback.constprop.16+0x1ce>
 800582a:	2c09      	cmp	r4, #9
 800582c:	d811      	bhi.n	8005852 <d_demangle_callback.constprop.16+0x1f2>
 800582e:	f7fa fda7 	bl	8000380 <d_clone_suffix>
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	781d      	ldrb	r5, [r3, #0]
 8005836:	4681      	mov	r9, r0
 8005838:	2d2e      	cmp	r5, #46	; 0x2e
 800583a:	d0eb      	beq.n	8005814 <d_demangle_callback.constprop.16+0x1b4>
 800583c:	e786      	b.n	800574c <d_demangle_callback.constprop.16+0xec>
 800583e:	4648      	mov	r0, r9
 8005840:	e786      	b.n	8005750 <d_demangle_callback.constprop.16+0xf0>
 8005842:	340d      	adds	r4, #13
 8005844:	4619      	mov	r1, r3
 8005846:	4638      	mov	r0, r7
 8005848:	60fc      	str	r4, [r7, #12]
 800584a:	f7fb fe51 	bl	80014f0 <d_encoding>
 800584e:	4602      	mov	r2, r0
 8005850:	e76f      	b.n	8005732 <d_demangle_callback.constprop.16+0xd2>
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	781d      	ldrb	r5, [r3, #0]
 8005856:	e779      	b.n	800574c <d_demangle_callback.constprop.16+0xec>
 8005858:	7aa3      	ldrb	r3, [r4, #10]
 800585a:	2b5f      	cmp	r3, #95	; 0x5f
 800585c:	bf0c      	ite	eq
 800585e:	f04f 0903 	moveq.w	r9, #3
 8005862:	f04f 0900 	movne.w	r9, #0
 8005866:	e71d      	b.n	80056a4 <d_demangle_callback.constprop.16+0x44>
 8005868:	0800ff90 	.word	0x0800ff90

0800586c <__cxa_demangle>:
 800586c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005870:	460d      	mov	r5, r1
 8005872:	b084      	sub	sp, #16
 8005874:	4617      	mov	r7, r2
 8005876:	461e      	mov	r6, r3
 8005878:	2800      	cmp	r0, #0
 800587a:	d02e      	beq.n	80058da <__cxa_demangle+0x6e>
 800587c:	b109      	cbz	r1, 8005882 <__cxa_demangle+0x16>
 800587e:	2a00      	cmp	r2, #0
 8005880:	d02b      	beq.n	80058da <__cxa_demangle+0x6e>
 8005882:	2400      	movs	r4, #0
 8005884:	4929      	ldr	r1, [pc, #164]	; (800592c <__cxa_demangle+0xc0>)
 8005886:	9400      	str	r4, [sp, #0]
 8005888:	466a      	mov	r2, sp
 800588a:	9401      	str	r4, [sp, #4]
 800588c:	9402      	str	r4, [sp, #8]
 800588e:	9403      	str	r4, [sp, #12]
 8005890:	f7ff fee6 	bl	8005660 <d_demangle_callback.constprop.16>
 8005894:	2800      	cmp	r0, #0
 8005896:	d03e      	beq.n	8005916 <__cxa_demangle+0xaa>
 8005898:	9b03      	ldr	r3, [sp, #12]
 800589a:	b1db      	cbz	r3, 80058d4 <__cxa_demangle+0x68>
 800589c:	f04f 0801 	mov.w	r8, #1
 80058a0:	9c00      	ldr	r4, [sp, #0]
 80058a2:	b344      	cbz	r4, 80058f6 <__cxa_demangle+0x8a>
 80058a4:	2d00      	cmp	r5, #0
 80058a6:	d033      	beq.n	8005910 <__cxa_demangle+0xa4>
 80058a8:	4620      	mov	r0, r4
 80058aa:	f006 ff85 	bl	800c7b8 <strlen>
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	4298      	cmp	r0, r3
 80058b2:	d21a      	bcs.n	80058ea <__cxa_demangle+0x7e>
 80058b4:	1c42      	adds	r2, r0, #1
 80058b6:	4621      	mov	r1, r4
 80058b8:	4628      	mov	r0, r5
 80058ba:	f006 fce9 	bl	800c290 <memcpy>
 80058be:	4620      	mov	r0, r4
 80058c0:	f006 faae 	bl	800be20 <free>
 80058c4:	462c      	mov	r4, r5
 80058c6:	b30e      	cbz	r6, 800590c <__cxa_demangle+0xa0>
 80058c8:	2300      	movs	r3, #0
 80058ca:	4620      	mov	r0, r4
 80058cc:	6033      	str	r3, [r6, #0]
 80058ce:	b004      	add	sp, #16
 80058d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80058d4:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80058d8:	e7e2      	b.n	80058a0 <__cxa_demangle+0x34>
 80058da:	b19e      	cbz	r6, 8005904 <__cxa_demangle+0x98>
 80058dc:	f06f 0302 	mvn.w	r3, #2
 80058e0:	2000      	movs	r0, #0
 80058e2:	6033      	str	r3, [r6, #0]
 80058e4:	b004      	add	sp, #16
 80058e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80058ea:	4628      	mov	r0, r5
 80058ec:	f006 fa98 	bl	800be20 <free>
 80058f0:	f8c7 8000 	str.w	r8, [r7]
 80058f4:	e7e7      	b.n	80058c6 <__cxa_demangle+0x5a>
 80058f6:	b12e      	cbz	r6, 8005904 <__cxa_demangle+0x98>
 80058f8:	f1b8 0f01 	cmp.w	r8, #1
 80058fc:	d011      	beq.n	8005922 <__cxa_demangle+0xb6>
 80058fe:	f06f 0301 	mvn.w	r3, #1
 8005902:	6033      	str	r3, [r6, #0]
 8005904:	2000      	movs	r0, #0
 8005906:	b004      	add	sp, #16
 8005908:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800590c:	4620      	mov	r0, r4
 800590e:	e7de      	b.n	80058ce <__cxa_demangle+0x62>
 8005910:	2f00      	cmp	r7, #0
 8005912:	d1ed      	bne.n	80058f0 <__cxa_demangle+0x84>
 8005914:	e7d7      	b.n	80058c6 <__cxa_demangle+0x5a>
 8005916:	9800      	ldr	r0, [sp, #0]
 8005918:	f006 fa82 	bl	800be20 <free>
 800591c:	2e00      	cmp	r6, #0
 800591e:	d1ee      	bne.n	80058fe <__cxa_demangle+0x92>
 8005920:	e7f0      	b.n	8005904 <__cxa_demangle+0x98>
 8005922:	f04f 33ff 	mov.w	r3, #4294967295
 8005926:	4620      	mov	r0, r4
 8005928:	6033      	str	r3, [r6, #0]
 800592a:	e7d0      	b.n	80058ce <__cxa_demangle+0x62>
 800592c:	08000861 	.word	0x08000861

08005930 <__gcclibcxx_demangle_callback>:
 8005930:	b508      	push	{r3, lr}
 8005932:	b140      	cbz	r0, 8005946 <__gcclibcxx_demangle_callback+0x16>
 8005934:	b139      	cbz	r1, 8005946 <__gcclibcxx_demangle_callback+0x16>
 8005936:	f7ff fe93 	bl	8005660 <d_demangle_callback.constprop.16>
 800593a:	2800      	cmp	r0, #0
 800593c:	bf14      	ite	ne
 800593e:	2000      	movne	r0, #0
 8005940:	f06f 0001 	mvneq.w	r0, #1
 8005944:	bd08      	pop	{r3, pc}
 8005946:	f06f 0002 	mvn.w	r0, #2
 800594a:	bd08      	pop	{r3, pc}

0800594c <strcmp>:
 800594c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005950:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005954:	2a01      	cmp	r2, #1
 8005956:	bf28      	it	cs
 8005958:	429a      	cmpcs	r2, r3
 800595a:	d0f7      	beq.n	800594c <strcmp>
 800595c:	1ad0      	subs	r0, r2, r3
 800595e:	4770      	bx	lr

08005960 <__aeabi_drsub>:
 8005960:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8005964:	e002      	b.n	800596c <__adddf3>
 8005966:	bf00      	nop

08005968 <__aeabi_dsub>:
 8005968:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800596c <__adddf3>:
 800596c:	b530      	push	{r4, r5, lr}
 800596e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8005972:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8005976:	ea94 0f05 	teq	r4, r5
 800597a:	bf08      	it	eq
 800597c:	ea90 0f02 	teqeq	r0, r2
 8005980:	bf1f      	itttt	ne
 8005982:	ea54 0c00 	orrsne.w	ip, r4, r0
 8005986:	ea55 0c02 	orrsne.w	ip, r5, r2
 800598a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800598e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8005992:	f000 80e2 	beq.w	8005b5a <__adddf3+0x1ee>
 8005996:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800599a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800599e:	bfb8      	it	lt
 80059a0:	426d      	neglt	r5, r5
 80059a2:	dd0c      	ble.n	80059be <__adddf3+0x52>
 80059a4:	442c      	add	r4, r5
 80059a6:	ea80 0202 	eor.w	r2, r0, r2
 80059aa:	ea81 0303 	eor.w	r3, r1, r3
 80059ae:	ea82 0000 	eor.w	r0, r2, r0
 80059b2:	ea83 0101 	eor.w	r1, r3, r1
 80059b6:	ea80 0202 	eor.w	r2, r0, r2
 80059ba:	ea81 0303 	eor.w	r3, r1, r3
 80059be:	2d36      	cmp	r5, #54	; 0x36
 80059c0:	bf88      	it	hi
 80059c2:	bd30      	pophi	{r4, r5, pc}
 80059c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80059c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80059cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80059d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80059d4:	d002      	beq.n	80059dc <__adddf3+0x70>
 80059d6:	4240      	negs	r0, r0
 80059d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80059dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80059e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80059e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80059e8:	d002      	beq.n	80059f0 <__adddf3+0x84>
 80059ea:	4252      	negs	r2, r2
 80059ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80059f0:	ea94 0f05 	teq	r4, r5
 80059f4:	f000 80a7 	beq.w	8005b46 <__adddf3+0x1da>
 80059f8:	f1a4 0401 	sub.w	r4, r4, #1
 80059fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8005a00:	db0d      	blt.n	8005a1e <__adddf3+0xb2>
 8005a02:	fa02 fc0e 	lsl.w	ip, r2, lr
 8005a06:	fa22 f205 	lsr.w	r2, r2, r5
 8005a0a:	1880      	adds	r0, r0, r2
 8005a0c:	f141 0100 	adc.w	r1, r1, #0
 8005a10:	fa03 f20e 	lsl.w	r2, r3, lr
 8005a14:	1880      	adds	r0, r0, r2
 8005a16:	fa43 f305 	asr.w	r3, r3, r5
 8005a1a:	4159      	adcs	r1, r3
 8005a1c:	e00e      	b.n	8005a3c <__adddf3+0xd0>
 8005a1e:	f1a5 0520 	sub.w	r5, r5, #32
 8005a22:	f10e 0e20 	add.w	lr, lr, #32
 8005a26:	2a01      	cmp	r2, #1
 8005a28:	fa03 fc0e 	lsl.w	ip, r3, lr
 8005a2c:	bf28      	it	cs
 8005a2e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8005a32:	fa43 f305 	asr.w	r3, r3, r5
 8005a36:	18c0      	adds	r0, r0, r3
 8005a38:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8005a3c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8005a40:	d507      	bpl.n	8005a52 <__adddf3+0xe6>
 8005a42:	f04f 0e00 	mov.w	lr, #0
 8005a46:	f1dc 0c00 	rsbs	ip, ip, #0
 8005a4a:	eb7e 0000 	sbcs.w	r0, lr, r0
 8005a4e:	eb6e 0101 	sbc.w	r1, lr, r1
 8005a52:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8005a56:	d31b      	bcc.n	8005a90 <__adddf3+0x124>
 8005a58:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8005a5c:	d30c      	bcc.n	8005a78 <__adddf3+0x10c>
 8005a5e:	0849      	lsrs	r1, r1, #1
 8005a60:	ea5f 0030 	movs.w	r0, r0, rrx
 8005a64:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8005a68:	f104 0401 	add.w	r4, r4, #1
 8005a6c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8005a70:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8005a74:	f080 809a 	bcs.w	8005bac <__adddf3+0x240>
 8005a78:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8005a7c:	bf08      	it	eq
 8005a7e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8005a82:	f150 0000 	adcs.w	r0, r0, #0
 8005a86:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8005a8a:	ea41 0105 	orr.w	r1, r1, r5
 8005a8e:	bd30      	pop	{r4, r5, pc}
 8005a90:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8005a94:	4140      	adcs	r0, r0
 8005a96:	eb41 0101 	adc.w	r1, r1, r1
 8005a9a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8005a9e:	f1a4 0401 	sub.w	r4, r4, #1
 8005aa2:	d1e9      	bne.n	8005a78 <__adddf3+0x10c>
 8005aa4:	f091 0f00 	teq	r1, #0
 8005aa8:	bf04      	itt	eq
 8005aaa:	4601      	moveq	r1, r0
 8005aac:	2000      	moveq	r0, #0
 8005aae:	fab1 f381 	clz	r3, r1
 8005ab2:	bf08      	it	eq
 8005ab4:	3320      	addeq	r3, #32
 8005ab6:	f1a3 030b 	sub.w	r3, r3, #11
 8005aba:	f1b3 0220 	subs.w	r2, r3, #32
 8005abe:	da0c      	bge.n	8005ada <__adddf3+0x16e>
 8005ac0:	320c      	adds	r2, #12
 8005ac2:	dd08      	ble.n	8005ad6 <__adddf3+0x16a>
 8005ac4:	f102 0c14 	add.w	ip, r2, #20
 8005ac8:	f1c2 020c 	rsb	r2, r2, #12
 8005acc:	fa01 f00c 	lsl.w	r0, r1, ip
 8005ad0:	fa21 f102 	lsr.w	r1, r1, r2
 8005ad4:	e00c      	b.n	8005af0 <__adddf3+0x184>
 8005ad6:	f102 0214 	add.w	r2, r2, #20
 8005ada:	bfd8      	it	le
 8005adc:	f1c2 0c20 	rsble	ip, r2, #32
 8005ae0:	fa01 f102 	lsl.w	r1, r1, r2
 8005ae4:	fa20 fc0c 	lsr.w	ip, r0, ip
 8005ae8:	bfdc      	itt	le
 8005aea:	ea41 010c 	orrle.w	r1, r1, ip
 8005aee:	4090      	lslle	r0, r2
 8005af0:	1ae4      	subs	r4, r4, r3
 8005af2:	bfa2      	ittt	ge
 8005af4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8005af8:	4329      	orrge	r1, r5
 8005afa:	bd30      	popge	{r4, r5, pc}
 8005afc:	ea6f 0404 	mvn.w	r4, r4
 8005b00:	3c1f      	subs	r4, #31
 8005b02:	da1c      	bge.n	8005b3e <__adddf3+0x1d2>
 8005b04:	340c      	adds	r4, #12
 8005b06:	dc0e      	bgt.n	8005b26 <__adddf3+0x1ba>
 8005b08:	f104 0414 	add.w	r4, r4, #20
 8005b0c:	f1c4 0220 	rsb	r2, r4, #32
 8005b10:	fa20 f004 	lsr.w	r0, r0, r4
 8005b14:	fa01 f302 	lsl.w	r3, r1, r2
 8005b18:	ea40 0003 	orr.w	r0, r0, r3
 8005b1c:	fa21 f304 	lsr.w	r3, r1, r4
 8005b20:	ea45 0103 	orr.w	r1, r5, r3
 8005b24:	bd30      	pop	{r4, r5, pc}
 8005b26:	f1c4 040c 	rsb	r4, r4, #12
 8005b2a:	f1c4 0220 	rsb	r2, r4, #32
 8005b2e:	fa20 f002 	lsr.w	r0, r0, r2
 8005b32:	fa01 f304 	lsl.w	r3, r1, r4
 8005b36:	ea40 0003 	orr.w	r0, r0, r3
 8005b3a:	4629      	mov	r1, r5
 8005b3c:	bd30      	pop	{r4, r5, pc}
 8005b3e:	fa21 f004 	lsr.w	r0, r1, r4
 8005b42:	4629      	mov	r1, r5
 8005b44:	bd30      	pop	{r4, r5, pc}
 8005b46:	f094 0f00 	teq	r4, #0
 8005b4a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8005b4e:	bf06      	itte	eq
 8005b50:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8005b54:	3401      	addeq	r4, #1
 8005b56:	3d01      	subne	r5, #1
 8005b58:	e74e      	b.n	80059f8 <__adddf3+0x8c>
 8005b5a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8005b5e:	bf18      	it	ne
 8005b60:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8005b64:	d029      	beq.n	8005bba <__adddf3+0x24e>
 8005b66:	ea94 0f05 	teq	r4, r5
 8005b6a:	bf08      	it	eq
 8005b6c:	ea90 0f02 	teqeq	r0, r2
 8005b70:	d005      	beq.n	8005b7e <__adddf3+0x212>
 8005b72:	ea54 0c00 	orrs.w	ip, r4, r0
 8005b76:	bf04      	itt	eq
 8005b78:	4619      	moveq	r1, r3
 8005b7a:	4610      	moveq	r0, r2
 8005b7c:	bd30      	pop	{r4, r5, pc}
 8005b7e:	ea91 0f03 	teq	r1, r3
 8005b82:	bf1e      	ittt	ne
 8005b84:	2100      	movne	r1, #0
 8005b86:	2000      	movne	r0, #0
 8005b88:	bd30      	popne	{r4, r5, pc}
 8005b8a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8005b8e:	d105      	bne.n	8005b9c <__adddf3+0x230>
 8005b90:	0040      	lsls	r0, r0, #1
 8005b92:	4149      	adcs	r1, r1
 8005b94:	bf28      	it	cs
 8005b96:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8005b9a:	bd30      	pop	{r4, r5, pc}
 8005b9c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8005ba0:	bf3c      	itt	cc
 8005ba2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8005ba6:	bd30      	popcc	{r4, r5, pc}
 8005ba8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8005bac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8005bb0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8005bb4:	f04f 0000 	mov.w	r0, #0
 8005bb8:	bd30      	pop	{r4, r5, pc}
 8005bba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8005bbe:	bf1a      	itte	ne
 8005bc0:	4619      	movne	r1, r3
 8005bc2:	4610      	movne	r0, r2
 8005bc4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8005bc8:	bf1c      	itt	ne
 8005bca:	460b      	movne	r3, r1
 8005bcc:	4602      	movne	r2, r0
 8005bce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8005bd2:	bf06      	itte	eq
 8005bd4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8005bd8:	ea91 0f03 	teqeq	r1, r3
 8005bdc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8005be0:	bd30      	pop	{r4, r5, pc}
 8005be2:	bf00      	nop

08005be4 <__aeabi_ui2d>:
 8005be4:	f090 0f00 	teq	r0, #0
 8005be8:	bf04      	itt	eq
 8005bea:	2100      	moveq	r1, #0
 8005bec:	4770      	bxeq	lr
 8005bee:	b530      	push	{r4, r5, lr}
 8005bf0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8005bf4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8005bf8:	f04f 0500 	mov.w	r5, #0
 8005bfc:	f04f 0100 	mov.w	r1, #0
 8005c00:	e750      	b.n	8005aa4 <__adddf3+0x138>
 8005c02:	bf00      	nop

08005c04 <__aeabi_i2d>:
 8005c04:	f090 0f00 	teq	r0, #0
 8005c08:	bf04      	itt	eq
 8005c0a:	2100      	moveq	r1, #0
 8005c0c:	4770      	bxeq	lr
 8005c0e:	b530      	push	{r4, r5, lr}
 8005c10:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8005c14:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8005c18:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8005c1c:	bf48      	it	mi
 8005c1e:	4240      	negmi	r0, r0
 8005c20:	f04f 0100 	mov.w	r1, #0
 8005c24:	e73e      	b.n	8005aa4 <__adddf3+0x138>
 8005c26:	bf00      	nop

08005c28 <__aeabi_f2d>:
 8005c28:	0042      	lsls	r2, r0, #1
 8005c2a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8005c2e:	ea4f 0131 	mov.w	r1, r1, rrx
 8005c32:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8005c36:	bf1f      	itttt	ne
 8005c38:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8005c3c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8005c40:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8005c44:	4770      	bxne	lr
 8005c46:	f092 0f00 	teq	r2, #0
 8005c4a:	bf14      	ite	ne
 8005c4c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8005c50:	4770      	bxeq	lr
 8005c52:	b530      	push	{r4, r5, lr}
 8005c54:	f44f 7460 	mov.w	r4, #896	; 0x380
 8005c58:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8005c5c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8005c60:	e720      	b.n	8005aa4 <__adddf3+0x138>
 8005c62:	bf00      	nop

08005c64 <__aeabi_ul2d>:
 8005c64:	ea50 0201 	orrs.w	r2, r0, r1
 8005c68:	bf08      	it	eq
 8005c6a:	4770      	bxeq	lr
 8005c6c:	b530      	push	{r4, r5, lr}
 8005c6e:	f04f 0500 	mov.w	r5, #0
 8005c72:	e00a      	b.n	8005c8a <__aeabi_l2d+0x16>

08005c74 <__aeabi_l2d>:
 8005c74:	ea50 0201 	orrs.w	r2, r0, r1
 8005c78:	bf08      	it	eq
 8005c7a:	4770      	bxeq	lr
 8005c7c:	b530      	push	{r4, r5, lr}
 8005c7e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8005c82:	d502      	bpl.n	8005c8a <__aeabi_l2d+0x16>
 8005c84:	4240      	negs	r0, r0
 8005c86:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8005c8a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8005c8e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8005c92:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8005c96:	f43f aedc 	beq.w	8005a52 <__adddf3+0xe6>
 8005c9a:	f04f 0203 	mov.w	r2, #3
 8005c9e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8005ca2:	bf18      	it	ne
 8005ca4:	3203      	addne	r2, #3
 8005ca6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8005caa:	bf18      	it	ne
 8005cac:	3203      	addne	r2, #3
 8005cae:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8005cb2:	f1c2 0320 	rsb	r3, r2, #32
 8005cb6:	fa00 fc03 	lsl.w	ip, r0, r3
 8005cba:	fa20 f002 	lsr.w	r0, r0, r2
 8005cbe:	fa01 fe03 	lsl.w	lr, r1, r3
 8005cc2:	ea40 000e 	orr.w	r0, r0, lr
 8005cc6:	fa21 f102 	lsr.w	r1, r1, r2
 8005cca:	4414      	add	r4, r2
 8005ccc:	e6c1      	b.n	8005a52 <__adddf3+0xe6>
 8005cce:	bf00      	nop

08005cd0 <__aeabi_dmul>:
 8005cd0:	b570      	push	{r4, r5, r6, lr}
 8005cd2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8005cd6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8005cda:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8005cde:	bf1d      	ittte	ne
 8005ce0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8005ce4:	ea94 0f0c 	teqne	r4, ip
 8005ce8:	ea95 0f0c 	teqne	r5, ip
 8005cec:	f000 f8de 	bleq	8005eac <__aeabi_dmul+0x1dc>
 8005cf0:	442c      	add	r4, r5
 8005cf2:	ea81 0603 	eor.w	r6, r1, r3
 8005cf6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8005cfa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8005cfe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8005d02:	bf18      	it	ne
 8005d04:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8005d08:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8005d0c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005d10:	d038      	beq.n	8005d84 <__aeabi_dmul+0xb4>
 8005d12:	fba0 ce02 	umull	ip, lr, r0, r2
 8005d16:	f04f 0500 	mov.w	r5, #0
 8005d1a:	fbe1 e502 	umlal	lr, r5, r1, r2
 8005d1e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8005d22:	fbe0 e503 	umlal	lr, r5, r0, r3
 8005d26:	f04f 0600 	mov.w	r6, #0
 8005d2a:	fbe1 5603 	umlal	r5, r6, r1, r3
 8005d2e:	f09c 0f00 	teq	ip, #0
 8005d32:	bf18      	it	ne
 8005d34:	f04e 0e01 	orrne.w	lr, lr, #1
 8005d38:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8005d3c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8005d40:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8005d44:	d204      	bcs.n	8005d50 <__aeabi_dmul+0x80>
 8005d46:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8005d4a:	416d      	adcs	r5, r5
 8005d4c:	eb46 0606 	adc.w	r6, r6, r6
 8005d50:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8005d54:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8005d58:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8005d5c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8005d60:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8005d64:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8005d68:	bf88      	it	hi
 8005d6a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8005d6e:	d81e      	bhi.n	8005dae <__aeabi_dmul+0xde>
 8005d70:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8005d74:	bf08      	it	eq
 8005d76:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8005d7a:	f150 0000 	adcs.w	r0, r0, #0
 8005d7e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8005d82:	bd70      	pop	{r4, r5, r6, pc}
 8005d84:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8005d88:	ea46 0101 	orr.w	r1, r6, r1
 8005d8c:	ea40 0002 	orr.w	r0, r0, r2
 8005d90:	ea81 0103 	eor.w	r1, r1, r3
 8005d94:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8005d98:	bfc2      	ittt	gt
 8005d9a:	ebd4 050c 	rsbsgt	r5, r4, ip
 8005d9e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8005da2:	bd70      	popgt	{r4, r5, r6, pc}
 8005da4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8005da8:	f04f 0e00 	mov.w	lr, #0
 8005dac:	3c01      	subs	r4, #1
 8005dae:	f300 80ab 	bgt.w	8005f08 <__aeabi_dmul+0x238>
 8005db2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8005db6:	bfde      	ittt	le
 8005db8:	2000      	movle	r0, #0
 8005dba:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8005dbe:	bd70      	pople	{r4, r5, r6, pc}
 8005dc0:	f1c4 0400 	rsb	r4, r4, #0
 8005dc4:	3c20      	subs	r4, #32
 8005dc6:	da35      	bge.n	8005e34 <__aeabi_dmul+0x164>
 8005dc8:	340c      	adds	r4, #12
 8005dca:	dc1b      	bgt.n	8005e04 <__aeabi_dmul+0x134>
 8005dcc:	f104 0414 	add.w	r4, r4, #20
 8005dd0:	f1c4 0520 	rsb	r5, r4, #32
 8005dd4:	fa00 f305 	lsl.w	r3, r0, r5
 8005dd8:	fa20 f004 	lsr.w	r0, r0, r4
 8005ddc:	fa01 f205 	lsl.w	r2, r1, r5
 8005de0:	ea40 0002 	orr.w	r0, r0, r2
 8005de4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8005de8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8005dec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8005df0:	fa21 f604 	lsr.w	r6, r1, r4
 8005df4:	eb42 0106 	adc.w	r1, r2, r6
 8005df8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8005dfc:	bf08      	it	eq
 8005dfe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8005e02:	bd70      	pop	{r4, r5, r6, pc}
 8005e04:	f1c4 040c 	rsb	r4, r4, #12
 8005e08:	f1c4 0520 	rsb	r5, r4, #32
 8005e0c:	fa00 f304 	lsl.w	r3, r0, r4
 8005e10:	fa20 f005 	lsr.w	r0, r0, r5
 8005e14:	fa01 f204 	lsl.w	r2, r1, r4
 8005e18:	ea40 0002 	orr.w	r0, r0, r2
 8005e1c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8005e20:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8005e24:	f141 0100 	adc.w	r1, r1, #0
 8005e28:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8005e2c:	bf08      	it	eq
 8005e2e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8005e32:	bd70      	pop	{r4, r5, r6, pc}
 8005e34:	f1c4 0520 	rsb	r5, r4, #32
 8005e38:	fa00 f205 	lsl.w	r2, r0, r5
 8005e3c:	ea4e 0e02 	orr.w	lr, lr, r2
 8005e40:	fa20 f304 	lsr.w	r3, r0, r4
 8005e44:	fa01 f205 	lsl.w	r2, r1, r5
 8005e48:	ea43 0302 	orr.w	r3, r3, r2
 8005e4c:	fa21 f004 	lsr.w	r0, r1, r4
 8005e50:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8005e54:	fa21 f204 	lsr.w	r2, r1, r4
 8005e58:	ea20 0002 	bic.w	r0, r0, r2
 8005e5c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8005e60:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8005e64:	bf08      	it	eq
 8005e66:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8005e6a:	bd70      	pop	{r4, r5, r6, pc}
 8005e6c:	f094 0f00 	teq	r4, #0
 8005e70:	d10f      	bne.n	8005e92 <__aeabi_dmul+0x1c2>
 8005e72:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8005e76:	0040      	lsls	r0, r0, #1
 8005e78:	eb41 0101 	adc.w	r1, r1, r1
 8005e7c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8005e80:	bf08      	it	eq
 8005e82:	3c01      	subeq	r4, #1
 8005e84:	d0f7      	beq.n	8005e76 <__aeabi_dmul+0x1a6>
 8005e86:	ea41 0106 	orr.w	r1, r1, r6
 8005e8a:	f095 0f00 	teq	r5, #0
 8005e8e:	bf18      	it	ne
 8005e90:	4770      	bxne	lr
 8005e92:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8005e96:	0052      	lsls	r2, r2, #1
 8005e98:	eb43 0303 	adc.w	r3, r3, r3
 8005e9c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8005ea0:	bf08      	it	eq
 8005ea2:	3d01      	subeq	r5, #1
 8005ea4:	d0f7      	beq.n	8005e96 <__aeabi_dmul+0x1c6>
 8005ea6:	ea43 0306 	orr.w	r3, r3, r6
 8005eaa:	4770      	bx	lr
 8005eac:	ea94 0f0c 	teq	r4, ip
 8005eb0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8005eb4:	bf18      	it	ne
 8005eb6:	ea95 0f0c 	teqne	r5, ip
 8005eba:	d00c      	beq.n	8005ed6 <__aeabi_dmul+0x206>
 8005ebc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8005ec0:	bf18      	it	ne
 8005ec2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8005ec6:	d1d1      	bne.n	8005e6c <__aeabi_dmul+0x19c>
 8005ec8:	ea81 0103 	eor.w	r1, r1, r3
 8005ecc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8005ed0:	f04f 0000 	mov.w	r0, #0
 8005ed4:	bd70      	pop	{r4, r5, r6, pc}
 8005ed6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8005eda:	bf06      	itte	eq
 8005edc:	4610      	moveq	r0, r2
 8005ede:	4619      	moveq	r1, r3
 8005ee0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8005ee4:	d019      	beq.n	8005f1a <__aeabi_dmul+0x24a>
 8005ee6:	ea94 0f0c 	teq	r4, ip
 8005eea:	d102      	bne.n	8005ef2 <__aeabi_dmul+0x222>
 8005eec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8005ef0:	d113      	bne.n	8005f1a <__aeabi_dmul+0x24a>
 8005ef2:	ea95 0f0c 	teq	r5, ip
 8005ef6:	d105      	bne.n	8005f04 <__aeabi_dmul+0x234>
 8005ef8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8005efc:	bf1c      	itt	ne
 8005efe:	4610      	movne	r0, r2
 8005f00:	4619      	movne	r1, r3
 8005f02:	d10a      	bne.n	8005f1a <__aeabi_dmul+0x24a>
 8005f04:	ea81 0103 	eor.w	r1, r1, r3
 8005f08:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8005f0c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8005f10:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8005f14:	f04f 0000 	mov.w	r0, #0
 8005f18:	bd70      	pop	{r4, r5, r6, pc}
 8005f1a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8005f1e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8005f22:	bd70      	pop	{r4, r5, r6, pc}

08005f24 <__aeabi_ddiv>:
 8005f24:	b570      	push	{r4, r5, r6, lr}
 8005f26:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8005f2a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8005f2e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8005f32:	bf1d      	ittte	ne
 8005f34:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8005f38:	ea94 0f0c 	teqne	r4, ip
 8005f3c:	ea95 0f0c 	teqne	r5, ip
 8005f40:	f000 f8a7 	bleq	8006092 <__aeabi_ddiv+0x16e>
 8005f44:	eba4 0405 	sub.w	r4, r4, r5
 8005f48:	ea81 0e03 	eor.w	lr, r1, r3
 8005f4c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8005f50:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8005f54:	f000 8088 	beq.w	8006068 <__aeabi_ddiv+0x144>
 8005f58:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8005f5c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8005f60:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8005f64:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8005f68:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8005f6c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8005f70:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8005f74:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8005f78:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8005f7c:	429d      	cmp	r5, r3
 8005f7e:	bf08      	it	eq
 8005f80:	4296      	cmpeq	r6, r2
 8005f82:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8005f86:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8005f8a:	d202      	bcs.n	8005f92 <__aeabi_ddiv+0x6e>
 8005f8c:	085b      	lsrs	r3, r3, #1
 8005f8e:	ea4f 0232 	mov.w	r2, r2, rrx
 8005f92:	1ab6      	subs	r6, r6, r2
 8005f94:	eb65 0503 	sbc.w	r5, r5, r3
 8005f98:	085b      	lsrs	r3, r3, #1
 8005f9a:	ea4f 0232 	mov.w	r2, r2, rrx
 8005f9e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8005fa2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8005fa6:	ebb6 0e02 	subs.w	lr, r6, r2
 8005faa:	eb75 0e03 	sbcs.w	lr, r5, r3
 8005fae:	bf22      	ittt	cs
 8005fb0:	1ab6      	subcs	r6, r6, r2
 8005fb2:	4675      	movcs	r5, lr
 8005fb4:	ea40 000c 	orrcs.w	r0, r0, ip
 8005fb8:	085b      	lsrs	r3, r3, #1
 8005fba:	ea4f 0232 	mov.w	r2, r2, rrx
 8005fbe:	ebb6 0e02 	subs.w	lr, r6, r2
 8005fc2:	eb75 0e03 	sbcs.w	lr, r5, r3
 8005fc6:	bf22      	ittt	cs
 8005fc8:	1ab6      	subcs	r6, r6, r2
 8005fca:	4675      	movcs	r5, lr
 8005fcc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8005fd0:	085b      	lsrs	r3, r3, #1
 8005fd2:	ea4f 0232 	mov.w	r2, r2, rrx
 8005fd6:	ebb6 0e02 	subs.w	lr, r6, r2
 8005fda:	eb75 0e03 	sbcs.w	lr, r5, r3
 8005fde:	bf22      	ittt	cs
 8005fe0:	1ab6      	subcs	r6, r6, r2
 8005fe2:	4675      	movcs	r5, lr
 8005fe4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8005fe8:	085b      	lsrs	r3, r3, #1
 8005fea:	ea4f 0232 	mov.w	r2, r2, rrx
 8005fee:	ebb6 0e02 	subs.w	lr, r6, r2
 8005ff2:	eb75 0e03 	sbcs.w	lr, r5, r3
 8005ff6:	bf22      	ittt	cs
 8005ff8:	1ab6      	subcs	r6, r6, r2
 8005ffa:	4675      	movcs	r5, lr
 8005ffc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8006000:	ea55 0e06 	orrs.w	lr, r5, r6
 8006004:	d018      	beq.n	8006038 <__aeabi_ddiv+0x114>
 8006006:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800600a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800600e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8006012:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8006016:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800601a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800601e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8006022:	d1c0      	bne.n	8005fa6 <__aeabi_ddiv+0x82>
 8006024:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8006028:	d10b      	bne.n	8006042 <__aeabi_ddiv+0x11e>
 800602a:	ea41 0100 	orr.w	r1, r1, r0
 800602e:	f04f 0000 	mov.w	r0, #0
 8006032:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8006036:	e7b6      	b.n	8005fa6 <__aeabi_ddiv+0x82>
 8006038:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800603c:	bf04      	itt	eq
 800603e:	4301      	orreq	r1, r0
 8006040:	2000      	moveq	r0, #0
 8006042:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8006046:	bf88      	it	hi
 8006048:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800604c:	f63f aeaf 	bhi.w	8005dae <__aeabi_dmul+0xde>
 8006050:	ebb5 0c03 	subs.w	ip, r5, r3
 8006054:	bf04      	itt	eq
 8006056:	ebb6 0c02 	subseq.w	ip, r6, r2
 800605a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800605e:	f150 0000 	adcs.w	r0, r0, #0
 8006062:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8006066:	bd70      	pop	{r4, r5, r6, pc}
 8006068:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800606c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8006070:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8006074:	bfc2      	ittt	gt
 8006076:	ebd4 050c 	rsbsgt	r5, r4, ip
 800607a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800607e:	bd70      	popgt	{r4, r5, r6, pc}
 8006080:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8006084:	f04f 0e00 	mov.w	lr, #0
 8006088:	3c01      	subs	r4, #1
 800608a:	e690      	b.n	8005dae <__aeabi_dmul+0xde>
 800608c:	ea45 0e06 	orr.w	lr, r5, r6
 8006090:	e68d      	b.n	8005dae <__aeabi_dmul+0xde>
 8006092:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8006096:	ea94 0f0c 	teq	r4, ip
 800609a:	bf08      	it	eq
 800609c:	ea95 0f0c 	teqeq	r5, ip
 80060a0:	f43f af3b 	beq.w	8005f1a <__aeabi_dmul+0x24a>
 80060a4:	ea94 0f0c 	teq	r4, ip
 80060a8:	d10a      	bne.n	80060c0 <__aeabi_ddiv+0x19c>
 80060aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80060ae:	f47f af34 	bne.w	8005f1a <__aeabi_dmul+0x24a>
 80060b2:	ea95 0f0c 	teq	r5, ip
 80060b6:	f47f af25 	bne.w	8005f04 <__aeabi_dmul+0x234>
 80060ba:	4610      	mov	r0, r2
 80060bc:	4619      	mov	r1, r3
 80060be:	e72c      	b.n	8005f1a <__aeabi_dmul+0x24a>
 80060c0:	ea95 0f0c 	teq	r5, ip
 80060c4:	d106      	bne.n	80060d4 <__aeabi_ddiv+0x1b0>
 80060c6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80060ca:	f43f aefd 	beq.w	8005ec8 <__aeabi_dmul+0x1f8>
 80060ce:	4610      	mov	r0, r2
 80060d0:	4619      	mov	r1, r3
 80060d2:	e722      	b.n	8005f1a <__aeabi_dmul+0x24a>
 80060d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80060d8:	bf18      	it	ne
 80060da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80060de:	f47f aec5 	bne.w	8005e6c <__aeabi_dmul+0x19c>
 80060e2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80060e6:	f47f af0d 	bne.w	8005f04 <__aeabi_dmul+0x234>
 80060ea:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80060ee:	f47f aeeb 	bne.w	8005ec8 <__aeabi_dmul+0x1f8>
 80060f2:	e712      	b.n	8005f1a <__aeabi_dmul+0x24a>

080060f4 <__gedf2>:
 80060f4:	f04f 3cff 	mov.w	ip, #4294967295
 80060f8:	e006      	b.n	8006108 <__cmpdf2+0x4>
 80060fa:	bf00      	nop

080060fc <__ledf2>:
 80060fc:	f04f 0c01 	mov.w	ip, #1
 8006100:	e002      	b.n	8006108 <__cmpdf2+0x4>
 8006102:	bf00      	nop

08006104 <__cmpdf2>:
 8006104:	f04f 0c01 	mov.w	ip, #1
 8006108:	f84d cd04 	str.w	ip, [sp, #-4]!
 800610c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8006110:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8006114:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8006118:	bf18      	it	ne
 800611a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800611e:	d01b      	beq.n	8006158 <__cmpdf2+0x54>
 8006120:	b001      	add	sp, #4
 8006122:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8006126:	bf0c      	ite	eq
 8006128:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800612c:	ea91 0f03 	teqne	r1, r3
 8006130:	bf02      	ittt	eq
 8006132:	ea90 0f02 	teqeq	r0, r2
 8006136:	2000      	moveq	r0, #0
 8006138:	4770      	bxeq	lr
 800613a:	f110 0f00 	cmn.w	r0, #0
 800613e:	ea91 0f03 	teq	r1, r3
 8006142:	bf58      	it	pl
 8006144:	4299      	cmppl	r1, r3
 8006146:	bf08      	it	eq
 8006148:	4290      	cmpeq	r0, r2
 800614a:	bf2c      	ite	cs
 800614c:	17d8      	asrcs	r0, r3, #31
 800614e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8006152:	f040 0001 	orr.w	r0, r0, #1
 8006156:	4770      	bx	lr
 8006158:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800615c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8006160:	d102      	bne.n	8006168 <__cmpdf2+0x64>
 8006162:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8006166:	d107      	bne.n	8006178 <__cmpdf2+0x74>
 8006168:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800616c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8006170:	d1d6      	bne.n	8006120 <__cmpdf2+0x1c>
 8006172:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8006176:	d0d3      	beq.n	8006120 <__cmpdf2+0x1c>
 8006178:	f85d 0b04 	ldr.w	r0, [sp], #4
 800617c:	4770      	bx	lr
 800617e:	bf00      	nop

08006180 <__aeabi_cdrcmple>:
 8006180:	4684      	mov	ip, r0
 8006182:	4610      	mov	r0, r2
 8006184:	4662      	mov	r2, ip
 8006186:	468c      	mov	ip, r1
 8006188:	4619      	mov	r1, r3
 800618a:	4663      	mov	r3, ip
 800618c:	e000      	b.n	8006190 <__aeabi_cdcmpeq>
 800618e:	bf00      	nop

08006190 <__aeabi_cdcmpeq>:
 8006190:	b501      	push	{r0, lr}
 8006192:	f7ff ffb7 	bl	8006104 <__cmpdf2>
 8006196:	2800      	cmp	r0, #0
 8006198:	bf48      	it	mi
 800619a:	f110 0f00 	cmnmi.w	r0, #0
 800619e:	bd01      	pop	{r0, pc}

080061a0 <__aeabi_dcmpeq>:
 80061a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80061a4:	f7ff fff4 	bl	8006190 <__aeabi_cdcmpeq>
 80061a8:	bf0c      	ite	eq
 80061aa:	2001      	moveq	r0, #1
 80061ac:	2000      	movne	r0, #0
 80061ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80061b2:	bf00      	nop

080061b4 <__aeabi_dcmplt>:
 80061b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80061b8:	f7ff ffea 	bl	8006190 <__aeabi_cdcmpeq>
 80061bc:	bf34      	ite	cc
 80061be:	2001      	movcc	r0, #1
 80061c0:	2000      	movcs	r0, #0
 80061c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80061c6:	bf00      	nop

080061c8 <__aeabi_dcmple>:
 80061c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80061cc:	f7ff ffe0 	bl	8006190 <__aeabi_cdcmpeq>
 80061d0:	bf94      	ite	ls
 80061d2:	2001      	movls	r0, #1
 80061d4:	2000      	movhi	r0, #0
 80061d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80061da:	bf00      	nop

080061dc <__aeabi_dcmpge>:
 80061dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80061e0:	f7ff ffce 	bl	8006180 <__aeabi_cdrcmple>
 80061e4:	bf94      	ite	ls
 80061e6:	2001      	movls	r0, #1
 80061e8:	2000      	movhi	r0, #0
 80061ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80061ee:	bf00      	nop

080061f0 <__aeabi_dcmpgt>:
 80061f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80061f4:	f7ff ffc4 	bl	8006180 <__aeabi_cdrcmple>
 80061f8:	bf34      	ite	cc
 80061fa:	2001      	movcc	r0, #1
 80061fc:	2000      	movcs	r0, #0
 80061fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8006202:	bf00      	nop

08006204 <__aeabi_d2iz>:
 8006204:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8006208:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800620c:	d215      	bcs.n	800623a <__aeabi_d2iz+0x36>
 800620e:	d511      	bpl.n	8006234 <__aeabi_d2iz+0x30>
 8006210:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8006214:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8006218:	d912      	bls.n	8006240 <__aeabi_d2iz+0x3c>
 800621a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800621e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006222:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8006226:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800622a:	fa23 f002 	lsr.w	r0, r3, r2
 800622e:	bf18      	it	ne
 8006230:	4240      	negne	r0, r0
 8006232:	4770      	bx	lr
 8006234:	f04f 0000 	mov.w	r0, #0
 8006238:	4770      	bx	lr
 800623a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800623e:	d105      	bne.n	800624c <__aeabi_d2iz+0x48>
 8006240:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8006244:	bf08      	it	eq
 8006246:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800624a:	4770      	bx	lr
 800624c:	f04f 0000 	mov.w	r0, #0
 8006250:	4770      	bx	lr
 8006252:	bf00      	nop

08006254 <__aeabi_d2f>:
 8006254:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8006258:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800625c:	bf24      	itt	cs
 800625e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8006262:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8006266:	d90d      	bls.n	8006284 <__aeabi_d2f+0x30>
 8006268:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800626c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8006270:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8006274:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8006278:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800627c:	bf08      	it	eq
 800627e:	f020 0001 	biceq.w	r0, r0, #1
 8006282:	4770      	bx	lr
 8006284:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8006288:	d121      	bne.n	80062ce <__aeabi_d2f+0x7a>
 800628a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800628e:	bfbc      	itt	lt
 8006290:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8006294:	4770      	bxlt	lr
 8006296:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800629a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800629e:	f1c2 0218 	rsb	r2, r2, #24
 80062a2:	f1c2 0c20 	rsb	ip, r2, #32
 80062a6:	fa10 f30c 	lsls.w	r3, r0, ip
 80062aa:	fa20 f002 	lsr.w	r0, r0, r2
 80062ae:	bf18      	it	ne
 80062b0:	f040 0001 	orrne.w	r0, r0, #1
 80062b4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80062b8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80062bc:	fa03 fc0c 	lsl.w	ip, r3, ip
 80062c0:	ea40 000c 	orr.w	r0, r0, ip
 80062c4:	fa23 f302 	lsr.w	r3, r3, r2
 80062c8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80062cc:	e7cc      	b.n	8006268 <__aeabi_d2f+0x14>
 80062ce:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80062d2:	d107      	bne.n	80062e4 <__aeabi_d2f+0x90>
 80062d4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80062d8:	bf1e      	ittt	ne
 80062da:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80062de:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80062e2:	4770      	bxne	lr
 80062e4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80062e8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80062ec:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80062f0:	4770      	bx	lr
 80062f2:	bf00      	nop

080062f4 <__aeabi_uldivmod>:
 80062f4:	b94b      	cbnz	r3, 800630a <__aeabi_uldivmod+0x16>
 80062f6:	b942      	cbnz	r2, 800630a <__aeabi_uldivmod+0x16>
 80062f8:	2900      	cmp	r1, #0
 80062fa:	bf08      	it	eq
 80062fc:	2800      	cmpeq	r0, #0
 80062fe:	d002      	beq.n	8006306 <__aeabi_uldivmod+0x12>
 8006300:	f04f 31ff 	mov.w	r1, #4294967295
 8006304:	4608      	mov	r0, r1
 8006306:	f000 bfbd 	b.w	8007284 <__aeabi_idiv0>
 800630a:	b082      	sub	sp, #8
 800630c:	46ec      	mov	ip, sp
 800630e:	e92d 5000 	stmdb	sp!, {ip, lr}
 8006312:	f000 f81d 	bl	8006350 <__gnu_uldivmod_helper>
 8006316:	f8dd e004 	ldr.w	lr, [sp, #4]
 800631a:	b002      	add	sp, #8
 800631c:	bc0c      	pop	{r2, r3}
 800631e:	4770      	bx	lr

08006320 <__gnu_ldivmod_helper>:
 8006320:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 8006324:	9e06      	ldr	r6, [sp, #24]
 8006326:	4614      	mov	r4, r2
 8006328:	461d      	mov	r5, r3
 800632a:	4680      	mov	r8, r0
 800632c:	4689      	mov	r9, r1
 800632e:	f000 ffab 	bl	8007288 <__divdi3>
 8006332:	fb04 f301 	mul.w	r3, r4, r1
 8006336:	fb00 3305 	mla	r3, r0, r5, r3
 800633a:	fba4 4500 	umull	r4, r5, r4, r0
 800633e:	441d      	add	r5, r3
 8006340:	ebb8 0404 	subs.w	r4, r8, r4
 8006344:	eb69 0505 	sbc.w	r5, r9, r5
 8006348:	e9c6 4500 	strd	r4, r5, [r6]
 800634c:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}

08006350 <__gnu_uldivmod_helper>:
 8006350:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 8006354:	9e06      	ldr	r6, [sp, #24]
 8006356:	4614      	mov	r4, r2
 8006358:	4680      	mov	r8, r0
 800635a:	4689      	mov	r9, r1
 800635c:	461d      	mov	r5, r3
 800635e:	f001 f8df 	bl	8007520 <__udivdi3>
 8006362:	fb00 f505 	mul.w	r5, r0, r5
 8006366:	fb04 5301 	mla	r3, r4, r1, r5
 800636a:	fba0 4504 	umull	r4, r5, r0, r4
 800636e:	441d      	add	r5, r3
 8006370:	ebb8 0404 	subs.w	r4, r8, r4
 8006374:	eb69 0505 	sbc.w	r5, r9, r5
 8006378:	e9c6 4500 	strd	r4, r5, [r6]
 800637c:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}

08006380 <selfrel_offset31>:
 8006380:	6803      	ldr	r3, [r0, #0]
 8006382:	005a      	lsls	r2, r3, #1
 8006384:	bf4c      	ite	mi
 8006386:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800638a:	f023 4300 	bicpl.w	r3, r3, #2147483648	; 0x80000000
 800638e:	4418      	add	r0, r3
 8006390:	4770      	bx	lr
 8006392:	bf00      	nop

08006394 <search_EIT_table>:
 8006394:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006398:	4606      	mov	r6, r0
 800639a:	b083      	sub	sp, #12
 800639c:	4691      	mov	r9, r2
 800639e:	b321      	cbz	r1, 80063ea <search_EIT_table+0x56>
 80063a0:	3901      	subs	r1, #1
 80063a2:	9101      	str	r1, [sp, #4]
 80063a4:	4688      	mov	r8, r1
 80063a6:	2700      	movs	r7, #0
 80063a8:	eb07 0408 	add.w	r4, r7, r8
 80063ac:	eb04 74d4 	add.w	r4, r4, r4, lsr #31
 80063b0:	1064      	asrs	r4, r4, #1
 80063b2:	00e5      	lsls	r5, r4, #3
 80063b4:	eb06 0b05 	add.w	fp, r6, r5
 80063b8:	4658      	mov	r0, fp
 80063ba:	f7ff ffe1 	bl	8006380 <selfrel_offset31>
 80063be:	9b01      	ldr	r3, [sp, #4]
 80063c0:	4682      	mov	sl, r0
 80063c2:	42a3      	cmp	r3, r4
 80063c4:	f105 0008 	add.w	r0, r5, #8
 80063c8:	4430      	add	r0, r6
 80063ca:	d019      	beq.n	8006400 <search_EIT_table+0x6c>
 80063cc:	f7ff ffd8 	bl	8006380 <selfrel_offset31>
 80063d0:	45ca      	cmp	sl, r9
 80063d2:	f100 30ff 	add.w	r0, r0, #4294967295
 80063d6:	d904      	bls.n	80063e2 <search_EIT_table+0x4e>
 80063d8:	42bc      	cmp	r4, r7
 80063da:	d00b      	beq.n	80063f4 <search_EIT_table+0x60>
 80063dc:	f104 38ff 	add.w	r8, r4, #4294967295
 80063e0:	e7e2      	b.n	80063a8 <search_EIT_table+0x14>
 80063e2:	4548      	cmp	r0, r9
 80063e4:	d202      	bcs.n	80063ec <search_EIT_table+0x58>
 80063e6:	1c67      	adds	r7, r4, #1
 80063e8:	e7de      	b.n	80063a8 <search_EIT_table+0x14>
 80063ea:	468b      	mov	fp, r1
 80063ec:	4658      	mov	r0, fp
 80063ee:	b003      	add	sp, #12
 80063f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063f4:	f04f 0b00 	mov.w	fp, #0
 80063f8:	4658      	mov	r0, fp
 80063fa:	b003      	add	sp, #12
 80063fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006400:	45ca      	cmp	sl, r9
 8006402:	d8e9      	bhi.n	80063d8 <search_EIT_table+0x44>
 8006404:	e7f2      	b.n	80063ec <search_EIT_table+0x58>
 8006406:	bf00      	nop

08006408 <__gnu_unwind_get_pr_addr>:
 8006408:	2801      	cmp	r0, #1
 800640a:	d007      	beq.n	800641c <__gnu_unwind_get_pr_addr+0x14>
 800640c:	2802      	cmp	r0, #2
 800640e:	d007      	beq.n	8006420 <__gnu_unwind_get_pr_addr+0x18>
 8006410:	4b04      	ldr	r3, [pc, #16]	; (8006424 <__gnu_unwind_get_pr_addr+0x1c>)
 8006412:	2800      	cmp	r0, #0
 8006414:	bf0c      	ite	eq
 8006416:	4618      	moveq	r0, r3
 8006418:	2000      	movne	r0, #0
 800641a:	4770      	bx	lr
 800641c:	4802      	ldr	r0, [pc, #8]	; (8006428 <__gnu_unwind_get_pr_addr+0x20>)
 800641e:	4770      	bx	lr
 8006420:	4802      	ldr	r0, [pc, #8]	; (800642c <__gnu_unwind_get_pr_addr+0x24>)
 8006422:	4770      	bx	lr
 8006424:	08006b39 	.word	0x08006b39
 8006428:	08006b41 	.word	0x08006b41
 800642c:	08006b49 	.word	0x08006b49

08006430 <get_eit_entry>:
 8006430:	b530      	push	{r4, r5, lr}
 8006432:	4b27      	ldr	r3, [pc, #156]	; (80064d0 <get_eit_entry+0xa0>)
 8006434:	b083      	sub	sp, #12
 8006436:	4604      	mov	r4, r0
 8006438:	1e8d      	subs	r5, r1, #2
 800643a:	2b00      	cmp	r3, #0
 800643c:	d042      	beq.n	80064c4 <get_eit_entry+0x94>
 800643e:	4628      	mov	r0, r5
 8006440:	a901      	add	r1, sp, #4
 8006442:	f3af 8000 	nop.w
 8006446:	4603      	mov	r3, r0
 8006448:	b323      	cbz	r3, 8006494 <get_eit_entry+0x64>
 800644a:	462a      	mov	r2, r5
 800644c:	9901      	ldr	r1, [sp, #4]
 800644e:	f7ff ffa1 	bl	8006394 <search_EIT_table>
 8006452:	4605      	mov	r5, r0
 8006454:	b318      	cbz	r0, 800649e <get_eit_entry+0x6e>
 8006456:	f7ff ff93 	bl	8006380 <selfrel_offset31>
 800645a:	686b      	ldr	r3, [r5, #4]
 800645c:	64a0      	str	r0, [r4, #72]	; 0x48
 800645e:	2b01      	cmp	r3, #1
 8006460:	d012      	beq.n	8006488 <get_eit_entry+0x58>
 8006462:	2b00      	cmp	r3, #0
 8006464:	f105 0004 	add.w	r0, r5, #4
 8006468:	db28      	blt.n	80064bc <get_eit_entry+0x8c>
 800646a:	f7ff ff89 	bl	8006380 <selfrel_offset31>
 800646e:	2300      	movs	r3, #0
 8006470:	64e0      	str	r0, [r4, #76]	; 0x4c
 8006472:	6523      	str	r3, [r4, #80]	; 0x50
 8006474:	6803      	ldr	r3, [r0, #0]
 8006476:	2b00      	cmp	r3, #0
 8006478:	db16      	blt.n	80064a8 <get_eit_entry+0x78>
 800647a:	f7ff ff81 	bl	8006380 <selfrel_offset31>
 800647e:	2300      	movs	r3, #0
 8006480:	6120      	str	r0, [r4, #16]
 8006482:	4618      	mov	r0, r3
 8006484:	b003      	add	sp, #12
 8006486:	bd30      	pop	{r4, r5, pc}
 8006488:	2300      	movs	r3, #0
 800648a:	6123      	str	r3, [r4, #16]
 800648c:	2305      	movs	r3, #5
 800648e:	4618      	mov	r0, r3
 8006490:	b003      	add	sp, #12
 8006492:	bd30      	pop	{r4, r5, pc}
 8006494:	6123      	str	r3, [r4, #16]
 8006496:	2309      	movs	r3, #9
 8006498:	4618      	mov	r0, r3
 800649a:	b003      	add	sp, #12
 800649c:	bd30      	pop	{r4, r5, pc}
 800649e:	2309      	movs	r3, #9
 80064a0:	6120      	str	r0, [r4, #16]
 80064a2:	4618      	mov	r0, r3
 80064a4:	b003      	add	sp, #12
 80064a6:	bd30      	pop	{r4, r5, pc}
 80064a8:	f3c3 6003 	ubfx	r0, r3, #24, #4
 80064ac:	f7ff ffac 	bl	8006408 <__gnu_unwind_get_pr_addr>
 80064b0:	2800      	cmp	r0, #0
 80064b2:	6120      	str	r0, [r4, #16]
 80064b4:	bf14      	ite	ne
 80064b6:	2300      	movne	r3, #0
 80064b8:	2309      	moveq	r3, #9
 80064ba:	e7e2      	b.n	8006482 <get_eit_entry+0x52>
 80064bc:	2301      	movs	r3, #1
 80064be:	64e0      	str	r0, [r4, #76]	; 0x4c
 80064c0:	6523      	str	r3, [r4, #80]	; 0x50
 80064c2:	e7d7      	b.n	8006474 <get_eit_entry+0x44>
 80064c4:	4b03      	ldr	r3, [pc, #12]	; (80064d4 <get_eit_entry+0xa4>)
 80064c6:	4804      	ldr	r0, [pc, #16]	; (80064d8 <get_eit_entry+0xa8>)
 80064c8:	1a1b      	subs	r3, r3, r0
 80064ca:	10db      	asrs	r3, r3, #3
 80064cc:	9301      	str	r3, [sp, #4]
 80064ce:	e7bc      	b.n	800644a <get_eit_entry+0x1a>
 80064d0:	00000000 	.word	0x00000000
 80064d4:	08010c5c 	.word	0x08010c5c
 80064d8:	08010a84 	.word	0x08010a84

080064dc <restore_non_core_regs>:
 80064dc:	6803      	ldr	r3, [r0, #0]
 80064de:	07da      	lsls	r2, r3, #31
 80064e0:	b510      	push	{r4, lr}
 80064e2:	4604      	mov	r4, r0
 80064e4:	d406      	bmi.n	80064f4 <restore_non_core_regs+0x18>
 80064e6:	079b      	lsls	r3, r3, #30
 80064e8:	f100 0048 	add.w	r0, r0, #72	; 0x48
 80064ec:	d509      	bpl.n	8006502 <restore_non_core_regs+0x26>
 80064ee:	f000 fc69 	bl	8006dc4 <__gnu_Unwind_Restore_VFP_D>
 80064f2:	6823      	ldr	r3, [r4, #0]
 80064f4:	0759      	lsls	r1, r3, #29
 80064f6:	d509      	bpl.n	800650c <restore_non_core_regs+0x30>
 80064f8:	071a      	lsls	r2, r3, #28
 80064fa:	d50e      	bpl.n	800651a <restore_non_core_regs+0x3e>
 80064fc:	06db      	lsls	r3, r3, #27
 80064fe:	d513      	bpl.n	8006528 <restore_non_core_regs+0x4c>
 8006500:	bd10      	pop	{r4, pc}
 8006502:	f000 fc57 	bl	8006db4 <__gnu_Unwind_Restore_VFP>
 8006506:	6823      	ldr	r3, [r4, #0]
 8006508:	0759      	lsls	r1, r3, #29
 800650a:	d4f5      	bmi.n	80064f8 <restore_non_core_regs+0x1c>
 800650c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006510:	f000 fc60 	bl	8006dd4 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8006514:	6823      	ldr	r3, [r4, #0]
 8006516:	071a      	lsls	r2, r3, #28
 8006518:	d4f0      	bmi.n	80064fc <restore_non_core_regs+0x20>
 800651a:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 800651e:	f000 fc61 	bl	8006de4 <__gnu_Unwind_Restore_WMMXD>
 8006522:	6823      	ldr	r3, [r4, #0]
 8006524:	06db      	lsls	r3, r3, #27
 8006526:	d4eb      	bmi.n	8006500 <restore_non_core_regs+0x24>
 8006528:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 800652c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006530:	f000 bc9c 	b.w	8006e6c <__gnu_Unwind_Restore_WMMXC>

08006534 <_Unwind_decode_typeinfo_ptr.isra.0>:
 8006534:	6803      	ldr	r3, [r0, #0]
 8006536:	b10b      	cbz	r3, 800653c <_Unwind_decode_typeinfo_ptr.isra.0+0x8>
 8006538:	4418      	add	r0, r3
 800653a:	4770      	bx	lr
 800653c:	4618      	mov	r0, r3
 800653e:	4770      	bx	lr

08006540 <__gnu_unwind_24bit.isra.1>:
 8006540:	2009      	movs	r0, #9
 8006542:	4770      	bx	lr

08006544 <_Unwind_DebugHook>:
 8006544:	4770      	bx	lr
 8006546:	bf00      	nop

08006548 <unwind_phase2>:
 8006548:	b570      	push	{r4, r5, r6, lr}
 800654a:	4604      	mov	r4, r0
 800654c:	460d      	mov	r5, r1
 800654e:	e008      	b.n	8006562 <unwind_phase2+0x1a>
 8006550:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8006552:	6163      	str	r3, [r4, #20]
 8006554:	2001      	movs	r0, #1
 8006556:	6923      	ldr	r3, [r4, #16]
 8006558:	4621      	mov	r1, r4
 800655a:	462a      	mov	r2, r5
 800655c:	4798      	blx	r3
 800655e:	2808      	cmp	r0, #8
 8006560:	d108      	bne.n	8006574 <unwind_phase2+0x2c>
 8006562:	4620      	mov	r0, r4
 8006564:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8006566:	f7ff ff63 	bl	8006430 <get_eit_entry>
 800656a:	4606      	mov	r6, r0
 800656c:	2800      	cmp	r0, #0
 800656e:	d0ef      	beq.n	8006550 <unwind_phase2+0x8>
 8006570:	f005 fa10 	bl	800b994 <abort>
 8006574:	2807      	cmp	r0, #7
 8006576:	d1fb      	bne.n	8006570 <unwind_phase2+0x28>
 8006578:	4630      	mov	r0, r6
 800657a:	6c29      	ldr	r1, [r5, #64]	; 0x40
 800657c:	f7ff ffe2 	bl	8006544 <_Unwind_DebugHook>
 8006580:	1d28      	adds	r0, r5, #4
 8006582:	f000 fc0b 	bl	8006d9c <__restore_core_regs>
 8006586:	bf00      	nop

08006588 <unwind_phase2_forced>:
 8006588:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800658c:	1d0c      	adds	r4, r1, #4
 800658e:	4605      	mov	r5, r0
 8006590:	4617      	mov	r7, r2
 8006592:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006594:	f5ad 7d72 	sub.w	sp, sp, #968	; 0x3c8
 8006598:	ae03      	add	r6, sp, #12
 800659a:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800659c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800659e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80065a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80065a2:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80065a4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80065a8:	ac02      	add	r4, sp, #8
 80065aa:	f04f 0e00 	mov.w	lr, #0
 80065ae:	f8d5 800c 	ldr.w	r8, [r5, #12]
 80065b2:	f8d5 9018 	ldr.w	r9, [r5, #24]
 80065b6:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 80065ba:	4628      	mov	r0, r5
 80065bc:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80065be:	f8c4 e000 	str.w	lr, [r4]
 80065c2:	f7ff ff35 	bl	8006430 <get_eit_entry>
 80065c6:	2f00      	cmp	r7, #0
 80065c8:	4606      	mov	r6, r0
 80065ca:	bf14      	ite	ne
 80065cc:	270a      	movne	r7, #10
 80065ce:	2709      	moveq	r7, #9
 80065d0:	b186      	cbz	r6, 80065f4 <unwind_phase2_forced+0x6c>
 80065d2:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80065d4:	462a      	mov	r2, r5
 80065d6:	e88d 0210 	stmia.w	sp, {r4, r9}
 80065da:	f047 0110 	orr.w	r1, r7, #16
 80065de:	6460      	str	r0, [r4, #68]	; 0x44
 80065e0:	462b      	mov	r3, r5
 80065e2:	2001      	movs	r0, #1
 80065e4:	47c0      	blx	r8
 80065e6:	2800      	cmp	r0, #0
 80065e8:	d12f      	bne.n	800664a <unwind_phase2_forced+0xc2>
 80065ea:	4630      	mov	r0, r6
 80065ec:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 80065f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065f4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80065f6:	616b      	str	r3, [r5, #20]
 80065f8:	4621      	mov	r1, r4
 80065fa:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80065fe:	a87a      	add	r0, sp, #488	; 0x1e8
 8006600:	f005 fe46 	bl	800c290 <memcpy>
 8006604:	692b      	ldr	r3, [r5, #16]
 8006606:	4629      	mov	r1, r5
 8006608:	aa7a      	add	r2, sp, #488	; 0x1e8
 800660a:	4638      	mov	r0, r7
 800660c:	4798      	blx	r3
 800660e:	9b88      	ldr	r3, [sp, #544]	; 0x220
 8006610:	4682      	mov	sl, r0
 8006612:	e88d 0210 	stmia.w	sp, {r4, r9}
 8006616:	4639      	mov	r1, r7
 8006618:	6463      	str	r3, [r4, #68]	; 0x44
 800661a:	2001      	movs	r0, #1
 800661c:	462a      	mov	r2, r5
 800661e:	462b      	mov	r3, r5
 8006620:	47c0      	blx	r8
 8006622:	b990      	cbnz	r0, 800664a <unwind_phase2_forced+0xc2>
 8006624:	4620      	mov	r0, r4
 8006626:	a97a      	add	r1, sp, #488	; 0x1e8
 8006628:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800662c:	f005 fe30 	bl	800c290 <memcpy>
 8006630:	f1ba 0f08 	cmp.w	sl, #8
 8006634:	d106      	bne.n	8006644 <unwind_phase2_forced+0xbc>
 8006636:	4628      	mov	r0, r5
 8006638:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800663a:	f7ff fef9 	bl	8006430 <get_eit_entry>
 800663e:	2709      	movs	r7, #9
 8006640:	4606      	mov	r6, r0
 8006642:	e7c5      	b.n	80065d0 <unwind_phase2_forced+0x48>
 8006644:	f1ba 0f07 	cmp.w	sl, #7
 8006648:	d004      	beq.n	8006654 <unwind_phase2_forced+0xcc>
 800664a:	2009      	movs	r0, #9
 800664c:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 8006650:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006654:	4630      	mov	r0, r6
 8006656:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8006658:	f7ff ff74 	bl	8006544 <_Unwind_DebugHook>
 800665c:	a803      	add	r0, sp, #12
 800665e:	f000 fb9d 	bl	8006d9c <__restore_core_regs>
 8006662:	bf00      	nop

08006664 <_Unwind_GetCFA>:
 8006664:	6c40      	ldr	r0, [r0, #68]	; 0x44
 8006666:	4770      	bx	lr

08006668 <__gnu_Unwind_RaiseException>:
 8006668:	b5f0      	push	{r4, r5, r6, r7, lr}
 800666a:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800666c:	640b      	str	r3, [r1, #64]	; 0x40
 800666e:	1d0e      	adds	r6, r1, #4
 8006670:	460f      	mov	r7, r1
 8006672:	4604      	mov	r4, r0
 8006674:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8006676:	b0f9      	sub	sp, #484	; 0x1e4
 8006678:	ad01      	add	r5, sp, #4
 800667a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800667c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800667e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006680:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8006682:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006684:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8006688:	f04f 36ff 	mov.w	r6, #4294967295
 800668c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8006690:	9600      	str	r6, [sp, #0]
 8006692:	e006      	b.n	80066a2 <__gnu_Unwind_RaiseException+0x3a>
 8006694:	6923      	ldr	r3, [r4, #16]
 8006696:	4621      	mov	r1, r4
 8006698:	466a      	mov	r2, sp
 800669a:	4798      	blx	r3
 800669c:	2808      	cmp	r0, #8
 800669e:	4605      	mov	r5, r0
 80066a0:	d108      	bne.n	80066b4 <__gnu_Unwind_RaiseException+0x4c>
 80066a2:	4620      	mov	r0, r4
 80066a4:	9910      	ldr	r1, [sp, #64]	; 0x40
 80066a6:	f7ff fec3 	bl	8006430 <get_eit_entry>
 80066aa:	2800      	cmp	r0, #0
 80066ac:	d0f2      	beq.n	8006694 <__gnu_Unwind_RaiseException+0x2c>
 80066ae:	2009      	movs	r0, #9
 80066b0:	b079      	add	sp, #484	; 0x1e4
 80066b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066b4:	4668      	mov	r0, sp
 80066b6:	f7ff ff11 	bl	80064dc <restore_non_core_regs>
 80066ba:	2d06      	cmp	r5, #6
 80066bc:	d1f7      	bne.n	80066ae <__gnu_Unwind_RaiseException+0x46>
 80066be:	4620      	mov	r0, r4
 80066c0:	4639      	mov	r1, r7
 80066c2:	f7ff ff41 	bl	8006548 <unwind_phase2>
 80066c6:	bf00      	nop

080066c8 <__gnu_Unwind_ForcedUnwind>:
 80066c8:	b430      	push	{r4, r5}
 80066ca:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
 80066cc:	60c1      	str	r1, [r0, #12]
 80066ce:	6182      	str	r2, [r0, #24]
 80066d0:	4619      	mov	r1, r3
 80066d2:	641d      	str	r5, [r3, #64]	; 0x40
 80066d4:	2200      	movs	r2, #0
 80066d6:	bc30      	pop	{r4, r5}
 80066d8:	f7ff bf56 	b.w	8006588 <unwind_phase2_forced>

080066dc <__gnu_Unwind_Resume>:
 80066dc:	b570      	push	{r4, r5, r6, lr}
 80066de:	68c6      	ldr	r6, [r0, #12]
 80066e0:	6943      	ldr	r3, [r0, #20]
 80066e2:	640b      	str	r3, [r1, #64]	; 0x40
 80066e4:	4604      	mov	r4, r0
 80066e6:	460d      	mov	r5, r1
 80066e8:	b126      	cbz	r6, 80066f4 <__gnu_Unwind_Resume+0x18>
 80066ea:	2201      	movs	r2, #1
 80066ec:	f7ff ff4c 	bl	8006588 <unwind_phase2_forced>
 80066f0:	f005 f950 	bl	800b994 <abort>
 80066f4:	6903      	ldr	r3, [r0, #16]
 80066f6:	4621      	mov	r1, r4
 80066f8:	2002      	movs	r0, #2
 80066fa:	462a      	mov	r2, r5
 80066fc:	4798      	blx	r3
 80066fe:	2807      	cmp	r0, #7
 8006700:	d007      	beq.n	8006712 <__gnu_Unwind_Resume+0x36>
 8006702:	2808      	cmp	r0, #8
 8006704:	d103      	bne.n	800670e <__gnu_Unwind_Resume+0x32>
 8006706:	4620      	mov	r0, r4
 8006708:	4629      	mov	r1, r5
 800670a:	f7ff ff1d 	bl	8006548 <unwind_phase2>
 800670e:	f005 f941 	bl	800b994 <abort>
 8006712:	4630      	mov	r0, r6
 8006714:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8006716:	f7ff ff15 	bl	8006544 <_Unwind_DebugHook>
 800671a:	1d28      	adds	r0, r5, #4
 800671c:	f000 fb3e 	bl	8006d9c <__restore_core_regs>

08006720 <__gnu_Unwind_Resume_or_Rethrow>:
 8006720:	68c2      	ldr	r2, [r0, #12]
 8006722:	b122      	cbz	r2, 800672e <__gnu_Unwind_Resume_or_Rethrow+0xe>
 8006724:	6bca      	ldr	r2, [r1, #60]	; 0x3c
 8006726:	640a      	str	r2, [r1, #64]	; 0x40
 8006728:	2200      	movs	r2, #0
 800672a:	f7ff bf2d 	b.w	8006588 <unwind_phase2_forced>
 800672e:	e79b      	b.n	8006668 <__gnu_Unwind_RaiseException>

08006730 <_Unwind_Complete>:
 8006730:	4770      	bx	lr
 8006732:	bf00      	nop

08006734 <_Unwind_DeleteException>:
 8006734:	b508      	push	{r3, lr}
 8006736:	6883      	ldr	r3, [r0, #8]
 8006738:	b113      	cbz	r3, 8006740 <_Unwind_DeleteException+0xc>
 800673a:	4601      	mov	r1, r0
 800673c:	2001      	movs	r0, #1
 800673e:	4798      	blx	r3
 8006740:	bd08      	pop	{r3, pc}
 8006742:	bf00      	nop

08006744 <_Unwind_VRS_Get>:
 8006744:	b410      	push	{r4}
 8006746:	2904      	cmp	r1, #4
 8006748:	d809      	bhi.n	800675e <_Unwind_VRS_Get+0x1a>
 800674a:	e8df f001 	tbb	[pc, r1]
 800674e:	0307      	.short	0x0307
 8006750:	0308      	.short	0x0308
 8006752:	03          	.byte	0x03
 8006753:	00          	.byte	0x00
 8006754:	2001      	movs	r0, #1
 8006756:	f85d 4b04 	ldr.w	r4, [sp], #4
 800675a:	4770      	bx	lr
 800675c:	b11b      	cbz	r3, 8006766 <_Unwind_VRS_Get+0x22>
 800675e:	2002      	movs	r0, #2
 8006760:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006764:	4770      	bx	lr
 8006766:	2a0f      	cmp	r2, #15
 8006768:	d8f9      	bhi.n	800675e <_Unwind_VRS_Get+0x1a>
 800676a:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800676e:	4618      	mov	r0, r3
 8006770:	6853      	ldr	r3, [r2, #4]
 8006772:	9a01      	ldr	r2, [sp, #4]
 8006774:	6013      	str	r3, [r2, #0]
 8006776:	e7ee      	b.n	8006756 <_Unwind_VRS_Get+0x12>

08006778 <_Unwind_GetGR>:
 8006778:	b500      	push	{lr}
 800677a:	b085      	sub	sp, #20
 800677c:	460a      	mov	r2, r1
 800677e:	ab03      	add	r3, sp, #12
 8006780:	2100      	movs	r1, #0
 8006782:	9300      	str	r3, [sp, #0]
 8006784:	460b      	mov	r3, r1
 8006786:	f7ff ffdd 	bl	8006744 <_Unwind_VRS_Get>
 800678a:	9803      	ldr	r0, [sp, #12]
 800678c:	b005      	add	sp, #20
 800678e:	f85d fb04 	ldr.w	pc, [sp], #4
 8006792:	bf00      	nop

08006794 <_Unwind_VRS_Set>:
 8006794:	b410      	push	{r4}
 8006796:	2904      	cmp	r1, #4
 8006798:	d809      	bhi.n	80067ae <_Unwind_VRS_Set+0x1a>
 800679a:	e8df f001 	tbb	[pc, r1]
 800679e:	0307      	.short	0x0307
 80067a0:	0308      	.short	0x0308
 80067a2:	03          	.byte	0x03
 80067a3:	00          	.byte	0x00
 80067a4:	2001      	movs	r0, #1
 80067a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80067aa:	4770      	bx	lr
 80067ac:	b11b      	cbz	r3, 80067b6 <_Unwind_VRS_Set+0x22>
 80067ae:	2002      	movs	r0, #2
 80067b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80067b4:	4770      	bx	lr
 80067b6:	2a0f      	cmp	r2, #15
 80067b8:	d8f9      	bhi.n	80067ae <_Unwind_VRS_Set+0x1a>
 80067ba:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80067be:	9801      	ldr	r0, [sp, #4]
 80067c0:	6801      	ldr	r1, [r0, #0]
 80067c2:	6051      	str	r1, [r2, #4]
 80067c4:	4618      	mov	r0, r3
 80067c6:	e7ee      	b.n	80067a6 <_Unwind_VRS_Set+0x12>

080067c8 <_Unwind_SetGR>:
 80067c8:	b510      	push	{r4, lr}
 80067ca:	b084      	sub	sp, #16
 80067cc:	ab04      	add	r3, sp, #16
 80067ce:	460c      	mov	r4, r1
 80067d0:	f843 2d04 	str.w	r2, [r3, #-4]!
 80067d4:	2100      	movs	r1, #0
 80067d6:	9300      	str	r3, [sp, #0]
 80067d8:	4622      	mov	r2, r4
 80067da:	460b      	mov	r3, r1
 80067dc:	f7ff ffda 	bl	8006794 <_Unwind_VRS_Set>
 80067e0:	b004      	add	sp, #16
 80067e2:	bd10      	pop	{r4, pc}

080067e4 <__gnu_Unwind_Backtrace>:
 80067e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80067e6:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 80067e8:	6413      	str	r3, [r2, #64]	; 0x40
 80067ea:	1d15      	adds	r5, r2, #4
 80067ec:	4607      	mov	r7, r0
 80067ee:	460e      	mov	r6, r1
 80067f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80067f2:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
 80067f6:	ac17      	add	r4, sp, #92	; 0x5c
 80067f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80067fa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80067fc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80067fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006800:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006802:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8006806:	f04f 35ff 	mov.w	r5, #4294967295
 800680a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800680e:	9516      	str	r5, [sp, #88]	; 0x58
 8006810:	e010      	b.n	8006834 <__gnu_Unwind_Backtrace+0x50>
 8006812:	a816      	add	r0, sp, #88	; 0x58
 8006814:	f7ff ffd8 	bl	80067c8 <_Unwind_SetGR>
 8006818:	4631      	mov	r1, r6
 800681a:	a816      	add	r0, sp, #88	; 0x58
 800681c:	47b8      	blx	r7
 800681e:	4669      	mov	r1, sp
 8006820:	aa16      	add	r2, sp, #88	; 0x58
 8006822:	b978      	cbnz	r0, 8006844 <__gnu_Unwind_Backtrace+0x60>
 8006824:	9b04      	ldr	r3, [sp, #16]
 8006826:	2008      	movs	r0, #8
 8006828:	4798      	blx	r3
 800682a:	2805      	cmp	r0, #5
 800682c:	4604      	mov	r4, r0
 800682e:	d00a      	beq.n	8006846 <__gnu_Unwind_Backtrace+0x62>
 8006830:	2809      	cmp	r0, #9
 8006832:	d007      	beq.n	8006844 <__gnu_Unwind_Backtrace+0x60>
 8006834:	9926      	ldr	r1, [sp, #152]	; 0x98
 8006836:	4668      	mov	r0, sp
 8006838:	f7ff fdfa 	bl	8006430 <get_eit_entry>
 800683c:	466a      	mov	r2, sp
 800683e:	210c      	movs	r1, #12
 8006840:	2800      	cmp	r0, #0
 8006842:	d0e6      	beq.n	8006812 <__gnu_Unwind_Backtrace+0x2e>
 8006844:	2409      	movs	r4, #9
 8006846:	a816      	add	r0, sp, #88	; 0x58
 8006848:	f7ff fe48 	bl	80064dc <restore_non_core_regs>
 800684c:	4620      	mov	r0, r4
 800684e:	f50d 7d0f 	add.w	sp, sp, #572	; 0x23c
 8006852:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006854 <__gnu_unwind_pr_common>:
 8006854:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006858:	460c      	mov	r4, r1
 800685a:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 800685c:	b08b      	sub	sp, #44	; 0x2c
 800685e:	461d      	mov	r5, r3
 8006860:	1d0e      	adds	r6, r1, #4
 8006862:	680b      	ldr	r3, [r1, #0]
 8006864:	9307      	str	r3, [sp, #28]
 8006866:	4690      	mov	r8, r2
 8006868:	9608      	str	r6, [sp, #32]
 800686a:	f000 0903 	and.w	r9, r0, #3
 800686e:	2d00      	cmp	r5, #0
 8006870:	f040 8089 	bne.w	8006986 <__gnu_unwind_pr_common+0x132>
 8006874:	021b      	lsls	r3, r3, #8
 8006876:	2203      	movs	r2, #3
 8006878:	9307      	str	r3, [sp, #28]
 800687a:	f88d 5025 	strb.w	r5, [sp, #37]	; 0x25
 800687e:	f88d 2024 	strb.w	r2, [sp, #36]	; 0x24
 8006882:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8006884:	f1b9 0f02 	cmp.w	r9, #2
 8006888:	bf08      	it	eq
 800688a:	6ba6      	ldreq	r6, [r4, #56]	; 0x38
 800688c:	f013 0301 	ands.w	r3, r3, #1
 8006890:	d142      	bne.n	8006918 <__gnu_unwind_pr_common+0xc4>
 8006892:	f000 0008 	and.w	r0, r0, #8
 8006896:	b2c0      	uxtb	r0, r0
 8006898:	9003      	str	r0, [sp, #12]
 800689a:	9302      	str	r3, [sp, #8]
 800689c:	6837      	ldr	r7, [r6, #0]
 800689e:	2f00      	cmp	r7, #0
 80068a0:	d03c      	beq.n	800691c <__gnu_unwind_pr_common+0xc8>
 80068a2:	2d02      	cmp	r5, #2
 80068a4:	d06b      	beq.n	800697e <__gnu_unwind_pr_common+0x12a>
 80068a6:	8837      	ldrh	r7, [r6, #0]
 80068a8:	f8b6 a002 	ldrh.w	sl, [r6, #2]
 80068ac:	3604      	adds	r6, #4
 80068ae:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80068b0:	f02a 0b01 	bic.w	fp, sl, #1
 80068b4:	4640      	mov	r0, r8
 80068b6:	210f      	movs	r1, #15
 80068b8:	449b      	add	fp, r3
 80068ba:	f7ff ff5d 	bl	8006778 <_Unwind_GetGR>
 80068be:	4583      	cmp	fp, r0
 80068c0:	d836      	bhi.n	8006930 <__gnu_unwind_pr_common+0xdc>
 80068c2:	f027 0301 	bic.w	r3, r7, #1
 80068c6:	449b      	add	fp, r3
 80068c8:	f00a 0a01 	and.w	sl, sl, #1
 80068cc:	f007 0701 	and.w	r7, r7, #1
 80068d0:	4558      	cmp	r0, fp
 80068d2:	ea47 074a 	orr.w	r7, r7, sl, lsl #1
 80068d6:	bf2c      	ite	cs
 80068d8:	2000      	movcs	r0, #0
 80068da:	2001      	movcc	r0, #1
 80068dc:	2f01      	cmp	r7, #1
 80068de:	d031      	beq.n	8006944 <__gnu_unwind_pr_common+0xf0>
 80068e0:	d360      	bcc.n	80069a4 <__gnu_unwind_pr_common+0x150>
 80068e2:	2f02      	cmp	r7, #2
 80068e4:	d120      	bne.n	8006928 <__gnu_unwind_pr_common+0xd4>
 80068e6:	6833      	ldr	r3, [r6, #0]
 80068e8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80068ec:	9101      	str	r1, [sp, #4]
 80068ee:	f1b9 0f00 	cmp.w	r9, #0
 80068f2:	f040 8085 	bne.w	8006a00 <__gnu_unwind_pr_common+0x1ac>
 80068f6:	b130      	cbz	r0, 8006906 <__gnu_unwind_pr_common+0xb2>
 80068f8:	9a03      	ldr	r2, [sp, #12]
 80068fa:	2a00      	cmp	r2, #0
 80068fc:	f000 808d 	beq.w	8006a1a <__gnu_unwind_pr_common+0x1c6>
 8006900:	2900      	cmp	r1, #0
 8006902:	f000 80b0 	beq.w	8006a66 <__gnu_unwind_pr_common+0x212>
 8006906:	2b00      	cmp	r3, #0
 8006908:	f2c0 8085 	blt.w	8006a16 <__gnu_unwind_pr_common+0x1c2>
 800690c:	9b01      	ldr	r3, [sp, #4]
 800690e:	f103 0a01 	add.w	sl, r3, #1
 8006912:	eb06 068a 	add.w	r6, r6, sl, lsl #2
 8006916:	e7c1      	b.n	800689c <__gnu_unwind_pr_common+0x48>
 8006918:	2100      	movs	r1, #0
 800691a:	9102      	str	r1, [sp, #8]
 800691c:	2d02      	cmp	r5, #2
 800691e:	dd49      	ble.n	80069b4 <__gnu_unwind_pr_common+0x160>
 8006920:	f7ff fe0e 	bl	8006540 <__gnu_unwind_24bit.isra.1>
 8006924:	2800      	cmp	r0, #0
 8006926:	d04b      	beq.n	80069c0 <__gnu_unwind_pr_common+0x16c>
 8006928:	2009      	movs	r0, #9
 800692a:	b00b      	add	sp, #44	; 0x2c
 800692c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006930:	f00a 0a01 	and.w	sl, sl, #1
 8006934:	f007 0701 	and.w	r7, r7, #1
 8006938:	ea47 074a 	orr.w	r7, r7, sl, lsl #1
 800693c:	2f01      	cmp	r7, #1
 800693e:	f04f 0000 	mov.w	r0, #0
 8006942:	d1cd      	bne.n	80068e0 <__gnu_unwind_pr_common+0x8c>
 8006944:	f1b9 0f00 	cmp.w	r9, #0
 8006948:	d141      	bne.n	80069ce <__gnu_unwind_pr_common+0x17a>
 800694a:	b1b0      	cbz	r0, 800697a <__gnu_unwind_pr_common+0x126>
 800694c:	e896 000c 	ldmia.w	r6, {r2, r3}
 8006950:	0fd7      	lsrs	r7, r2, #31
 8006952:	1c9a      	adds	r2, r3, #2
 8006954:	d0e8      	beq.n	8006928 <__gnu_unwind_pr_common+0xd4>
 8006956:	f104 0158 	add.w	r1, r4, #88	; 0x58
 800695a:	3301      	adds	r3, #1
 800695c:	9106      	str	r1, [sp, #24]
 800695e:	f000 80ad 	beq.w	8006abc <__gnu_unwind_pr_common+0x268>
 8006962:	1d30      	adds	r0, r6, #4
 8006964:	f7ff fde6 	bl	8006534 <_Unwind_decode_typeinfo_ptr.isra.0>
 8006968:	463a      	mov	r2, r7
 800696a:	4601      	mov	r1, r0
 800696c:	ab06      	add	r3, sp, #24
 800696e:	4620      	mov	r0, r4
 8006970:	f004 f816 	bl	800a9a0 <__cxa_type_match>
 8006974:	2800      	cmp	r0, #0
 8006976:	f040 80cf 	bne.w	8006b18 <__gnu_unwind_pr_common+0x2c4>
 800697a:	3608      	adds	r6, #8
 800697c:	e78e      	b.n	800689c <__gnu_unwind_pr_common+0x48>
 800697e:	f8d6 a004 	ldr.w	sl, [r6, #4]
 8006982:	3608      	adds	r6, #8
 8006984:	e793      	b.n	80068ae <__gnu_unwind_pr_common+0x5a>
 8006986:	2d02      	cmp	r5, #2
 8006988:	f73f af7b 	bgt.w	8006882 <__gnu_unwind_pr_common+0x2e>
 800698c:	0c1a      	lsrs	r2, r3, #16
 800698e:	b2d7      	uxtb	r7, r2
 8006990:	041b      	lsls	r3, r3, #16
 8006992:	2102      	movs	r1, #2
 8006994:	f88d 2025 	strb.w	r2, [sp, #37]	; 0x25
 8006998:	eb06 0687 	add.w	r6, r6, r7, lsl #2
 800699c:	9307      	str	r3, [sp, #28]
 800699e:	f88d 1024 	strb.w	r1, [sp, #36]	; 0x24
 80069a2:	e76e      	b.n	8006882 <__gnu_unwind_pr_common+0x2e>
 80069a4:	f1b9 0f00 	cmp.w	r9, #0
 80069a8:	d002      	beq.n	80069b0 <__gnu_unwind_pr_common+0x15c>
 80069aa:	2800      	cmp	r0, #0
 80069ac:	f040 8090 	bne.w	8006ad0 <__gnu_unwind_pr_common+0x27c>
 80069b0:	3604      	adds	r6, #4
 80069b2:	e773      	b.n	800689c <__gnu_unwind_pr_common+0x48>
 80069b4:	4640      	mov	r0, r8
 80069b6:	a907      	add	r1, sp, #28
 80069b8:	f000 faf0 	bl	8006f9c <__gnu_unwind_execute>
 80069bc:	2800      	cmp	r0, #0
 80069be:	d1b3      	bne.n	8006928 <__gnu_unwind_pr_common+0xd4>
 80069c0:	9a02      	ldr	r2, [sp, #8]
 80069c2:	2a00      	cmp	r2, #0
 80069c4:	d159      	bne.n	8006a7a <__gnu_unwind_pr_common+0x226>
 80069c6:	2008      	movs	r0, #8
 80069c8:	b00b      	add	sp, #44	; 0x2c
 80069ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069ce:	4640      	mov	r0, r8
 80069d0:	210d      	movs	r1, #13
 80069d2:	6a27      	ldr	r7, [r4, #32]
 80069d4:	f7ff fed0 	bl	8006778 <_Unwind_GetGR>
 80069d8:	4287      	cmp	r7, r0
 80069da:	d1ce      	bne.n	800697a <__gnu_unwind_pr_common+0x126>
 80069dc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80069de:	429e      	cmp	r6, r3
 80069e0:	d1cb      	bne.n	800697a <__gnu_unwind_pr_common+0x126>
 80069e2:	4630      	mov	r0, r6
 80069e4:	f7ff fccc 	bl	8006380 <selfrel_offset31>
 80069e8:	210f      	movs	r1, #15
 80069ea:	4602      	mov	r2, r0
 80069ec:	4640      	mov	r0, r8
 80069ee:	f7ff feeb 	bl	80067c8 <_Unwind_SetGR>
 80069f2:	4640      	mov	r0, r8
 80069f4:	4622      	mov	r2, r4
 80069f6:	2100      	movs	r1, #0
 80069f8:	f7ff fee6 	bl	80067c8 <_Unwind_SetGR>
 80069fc:	2007      	movs	r0, #7
 80069fe:	e794      	b.n	800692a <__gnu_unwind_pr_common+0xd6>
 8006a00:	4640      	mov	r0, r8
 8006a02:	210d      	movs	r1, #13
 8006a04:	6a27      	ldr	r7, [r4, #32]
 8006a06:	f7ff feb7 	bl	8006778 <_Unwind_GetGR>
 8006a0a:	4287      	cmp	r7, r0
 8006a0c:	d045      	beq.n	8006a9a <__gnu_unwind_pr_common+0x246>
 8006a0e:	6833      	ldr	r3, [r6, #0]
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	f6bf af7b 	bge.w	800690c <__gnu_unwind_pr_common+0xb8>
 8006a16:	3604      	adds	r6, #4
 8006a18:	e778      	b.n	800690c <__gnu_unwind_pr_common+0xb8>
 8006a1a:	9901      	ldr	r1, [sp, #4]
 8006a1c:	b319      	cbz	r1, 8006a66 <__gnu_unwind_pr_common+0x212>
 8006a1e:	f104 0c58 	add.w	ip, r4, #88	; 0x58
 8006a22:	f8cd 9010 	str.w	r9, [sp, #16]
 8006a26:	9505      	str	r5, [sp, #20]
 8006a28:	1d37      	adds	r7, r6, #4
 8006a2a:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8006a2e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8006a32:	4665      	mov	r5, ip
 8006a34:	e002      	b.n	8006a3c <__gnu_unwind_pr_common+0x1e8>
 8006a36:	45ca      	cmp	sl, r9
 8006a38:	d015      	beq.n	8006a66 <__gnu_unwind_pr_common+0x212>
 8006a3a:	46d3      	mov	fp, sl
 8006a3c:	4638      	mov	r0, r7
 8006a3e:	9506      	str	r5, [sp, #24]
 8006a40:	f7ff fd78 	bl	8006534 <_Unwind_decode_typeinfo_ptr.isra.0>
 8006a44:	2200      	movs	r2, #0
 8006a46:	4601      	mov	r1, r0
 8006a48:	ab06      	add	r3, sp, #24
 8006a4a:	4620      	mov	r0, r4
 8006a4c:	f003 ffa8 	bl	800a9a0 <__cxa_type_match>
 8006a50:	f10b 0a01 	add.w	sl, fp, #1
 8006a54:	3704      	adds	r7, #4
 8006a56:	2800      	cmp	r0, #0
 8006a58:	d0ed      	beq.n	8006a36 <__gnu_unwind_pr_common+0x1e2>
 8006a5a:	9b01      	ldr	r3, [sp, #4]
 8006a5c:	f8dd 9010 	ldr.w	r9, [sp, #16]
 8006a60:	9d05      	ldr	r5, [sp, #20]
 8006a62:	455b      	cmp	r3, fp
 8006a64:	d1d3      	bne.n	8006a0e <__gnu_unwind_pr_common+0x1ba>
 8006a66:	4640      	mov	r0, r8
 8006a68:	210d      	movs	r1, #13
 8006a6a:	f7ff fe85 	bl	8006778 <_Unwind_GetGR>
 8006a6e:	9b06      	ldr	r3, [sp, #24]
 8006a70:	6220      	str	r0, [r4, #32]
 8006a72:	62a6      	str	r6, [r4, #40]	; 0x28
 8006a74:	6263      	str	r3, [r4, #36]	; 0x24
 8006a76:	2006      	movs	r0, #6
 8006a78:	e757      	b.n	800692a <__gnu_unwind_pr_common+0xd6>
 8006a7a:	210f      	movs	r1, #15
 8006a7c:	4640      	mov	r0, r8
 8006a7e:	f7ff fe7b 	bl	8006778 <_Unwind_GetGR>
 8006a82:	210e      	movs	r1, #14
 8006a84:	4602      	mov	r2, r0
 8006a86:	4640      	mov	r0, r8
 8006a88:	f7ff fe9e 	bl	80067c8 <_Unwind_SetGR>
 8006a8c:	4640      	mov	r0, r8
 8006a8e:	210f      	movs	r1, #15
 8006a90:	4a28      	ldr	r2, [pc, #160]	; (8006b34 <__gnu_unwind_pr_common+0x2e0>)
 8006a92:	f7ff fe99 	bl	80067c8 <_Unwind_SetGR>
 8006a96:	2007      	movs	r0, #7
 8006a98:	e747      	b.n	800692a <__gnu_unwind_pr_common+0xd6>
 8006a9a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006a9c:	429e      	cmp	r6, r3
 8006a9e:	d1b6      	bne.n	8006a0e <__gnu_unwind_pr_common+0x1ba>
 8006aa0:	2204      	movs	r2, #4
 8006aa2:	2700      	movs	r7, #0
 8006aa4:	18b3      	adds	r3, r6, r2
 8006aa6:	9901      	ldr	r1, [sp, #4]
 8006aa8:	62a1      	str	r1, [r4, #40]	; 0x28
 8006aaa:	62e7      	str	r7, [r4, #44]	; 0x2c
 8006aac:	6322      	str	r2, [r4, #48]	; 0x30
 8006aae:	6363      	str	r3, [r4, #52]	; 0x34
 8006ab0:	6833      	ldr	r3, [r6, #0]
 8006ab2:	42bb      	cmp	r3, r7
 8006ab4:	db1f      	blt.n	8006af6 <__gnu_unwind_pr_common+0x2a2>
 8006ab6:	2201      	movs	r2, #1
 8006ab8:	9202      	str	r2, [sp, #8]
 8006aba:	e727      	b.n	800690c <__gnu_unwind_pr_common+0xb8>
 8006abc:	4640      	mov	r0, r8
 8006abe:	210d      	movs	r1, #13
 8006ac0:	f7ff fe5a 	bl	8006778 <_Unwind_GetGR>
 8006ac4:	6220      	str	r0, [r4, #32]
 8006ac6:	9b06      	ldr	r3, [sp, #24]
 8006ac8:	6263      	str	r3, [r4, #36]	; 0x24
 8006aca:	62a6      	str	r6, [r4, #40]	; 0x28
 8006acc:	2006      	movs	r0, #6
 8006ace:	e72c      	b.n	800692a <__gnu_unwind_pr_common+0xd6>
 8006ad0:	4630      	mov	r0, r6
 8006ad2:	f7ff fc55 	bl	8006380 <selfrel_offset31>
 8006ad6:	3604      	adds	r6, #4
 8006ad8:	4605      	mov	r5, r0
 8006ada:	63a6      	str	r6, [r4, #56]	; 0x38
 8006adc:	4620      	mov	r0, r4
 8006ade:	f003 ffb5 	bl	800aa4c <__cxa_begin_cleanup>
 8006ae2:	2800      	cmp	r0, #0
 8006ae4:	f43f af20 	beq.w	8006928 <__gnu_unwind_pr_common+0xd4>
 8006ae8:	4640      	mov	r0, r8
 8006aea:	462a      	mov	r2, r5
 8006aec:	210f      	movs	r1, #15
 8006aee:	f7ff fe6b 	bl	80067c8 <_Unwind_SetGR>
 8006af2:	2007      	movs	r0, #7
 8006af4:	e719      	b.n	800692a <__gnu_unwind_pr_common+0xd6>
 8006af6:	1c48      	adds	r0, r1, #1
 8006af8:	eb06 0080 	add.w	r0, r6, r0, lsl #2
 8006afc:	f7ff fc40 	bl	8006380 <selfrel_offset31>
 8006b00:	210f      	movs	r1, #15
 8006b02:	4602      	mov	r2, r0
 8006b04:	4640      	mov	r0, r8
 8006b06:	f7ff fe5f 	bl	80067c8 <_Unwind_SetGR>
 8006b0a:	4640      	mov	r0, r8
 8006b0c:	4639      	mov	r1, r7
 8006b0e:	4622      	mov	r2, r4
 8006b10:	f7ff fe5a 	bl	80067c8 <_Unwind_SetGR>
 8006b14:	2007      	movs	r0, #7
 8006b16:	e708      	b.n	800692a <__gnu_unwind_pr_common+0xd6>
 8006b18:	4607      	mov	r7, r0
 8006b1a:	210d      	movs	r1, #13
 8006b1c:	4640      	mov	r0, r8
 8006b1e:	f7ff fe2b 	bl	8006778 <_Unwind_GetGR>
 8006b22:	2f02      	cmp	r7, #2
 8006b24:	6220      	str	r0, [r4, #32]
 8006b26:	d1ce      	bne.n	8006ac6 <__gnu_unwind_pr_common+0x272>
 8006b28:	4623      	mov	r3, r4
 8006b2a:	9a06      	ldr	r2, [sp, #24]
 8006b2c:	f843 2f2c 	str.w	r2, [r3, #44]!
 8006b30:	6263      	str	r3, [r4, #36]	; 0x24
 8006b32:	e7ca      	b.n	8006aca <__gnu_unwind_pr_common+0x276>
 8006b34:	0800abb5 	.word	0x0800abb5

08006b38 <__aeabi_unwind_cpp_pr0>:
 8006b38:	2300      	movs	r3, #0
 8006b3a:	f7ff be8b 	b.w	8006854 <__gnu_unwind_pr_common>
 8006b3e:	bf00      	nop

08006b40 <__aeabi_unwind_cpp_pr1>:
 8006b40:	2301      	movs	r3, #1
 8006b42:	f7ff be87 	b.w	8006854 <__gnu_unwind_pr_common>
 8006b46:	bf00      	nop

08006b48 <__aeabi_unwind_cpp_pr2>:
 8006b48:	2302      	movs	r3, #2
 8006b4a:	f7ff be83 	b.w	8006854 <__gnu_unwind_pr_common>
 8006b4e:	bf00      	nop

08006b50 <_Unwind_VRS_Pop>:
 8006b50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b54:	4604      	mov	r4, r0
 8006b56:	b0c4      	sub	sp, #272	; 0x110
 8006b58:	2904      	cmp	r1, #4
 8006b5a:	d80b      	bhi.n	8006b74 <_Unwind_VRS_Pop+0x24>
 8006b5c:	e8df f001 	tbb	[pc, r1]
 8006b60:	300a0359 	.word	0x300a0359
 8006b64:	0e          	.byte	0x0e
 8006b65:	00          	.byte	0x00
 8006b66:	2b01      	cmp	r3, #1
 8006b68:	ea4f 4512 	mov.w	r5, r2, lsr #16
 8006b6c:	b296      	uxth	r6, r2
 8006b6e:	d066      	beq.n	8006c3e <_Unwind_VRS_Pop+0xee>
 8006b70:	2b05      	cmp	r3, #5
 8006b72:	d06b      	beq.n	8006c4c <_Unwind_VRS_Pop+0xfc>
 8006b74:	2002      	movs	r0, #2
 8006b76:	b044      	add	sp, #272	; 0x110
 8006b78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d1f9      	bne.n	8006b74 <_Unwind_VRS_Pop+0x24>
 8006b80:	2a10      	cmp	r2, #16
 8006b82:	d8f7      	bhi.n	8006b74 <_Unwind_VRS_Pop+0x24>
 8006b84:	6823      	ldr	r3, [r4, #0]
 8006b86:	06d9      	lsls	r1, r3, #27
 8006b88:	f100 80d3 	bmi.w	8006d32 <_Unwind_VRS_Pop+0x1e2>
 8006b8c:	ae22      	add	r6, sp, #136	; 0x88
 8006b8e:	4630      	mov	r0, r6
 8006b90:	9201      	str	r2, [sp, #4]
 8006b92:	f000 f975 	bl	8006e80 <__gnu_Unwind_Save_WMMXC>
 8006b96:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8006b98:	9a01      	ldr	r2, [sp, #4]
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	2001      	movs	r0, #1
 8006b9e:	fa00 f103 	lsl.w	r1, r0, r3
 8006ba2:	4211      	tst	r1, r2
 8006ba4:	d003      	beq.n	8006bae <_Unwind_VRS_Pop+0x5e>
 8006ba6:	6829      	ldr	r1, [r5, #0]
 8006ba8:	f846 1023 	str.w	r1, [r6, r3, lsl #2]
 8006bac:	3504      	adds	r5, #4
 8006bae:	3301      	adds	r3, #1
 8006bb0:	2b04      	cmp	r3, #4
 8006bb2:	d1f4      	bne.n	8006b9e <_Unwind_VRS_Pop+0x4e>
 8006bb4:	4630      	mov	r0, r6
 8006bb6:	63a5      	str	r5, [r4, #56]	; 0x38
 8006bb8:	f000 f958 	bl	8006e6c <__gnu_Unwind_Restore_WMMXC>
 8006bbc:	2000      	movs	r0, #0
 8006bbe:	e7da      	b.n	8006b76 <_Unwind_VRS_Pop+0x26>
 8006bc0:	2b03      	cmp	r3, #3
 8006bc2:	d1d7      	bne.n	8006b74 <_Unwind_VRS_Pop+0x24>
 8006bc4:	0c15      	lsrs	r5, r2, #16
 8006bc6:	b297      	uxth	r7, r2
 8006bc8:	197b      	adds	r3, r7, r5
 8006bca:	2b10      	cmp	r3, #16
 8006bcc:	d8d2      	bhi.n	8006b74 <_Unwind_VRS_Pop+0x24>
 8006bce:	6823      	ldr	r3, [r4, #0]
 8006bd0:	071e      	lsls	r6, r3, #28
 8006bd2:	f100 80bf 	bmi.w	8006d54 <_Unwind_VRS_Pop+0x204>
 8006bd6:	ae22      	add	r6, sp, #136	; 0x88
 8006bd8:	4630      	mov	r0, r6
 8006bda:	f000 f925 	bl	8006e28 <__gnu_Unwind_Save_WMMXD>
 8006bde:	f8d4 e038 	ldr.w	lr, [r4, #56]	; 0x38
 8006be2:	007f      	lsls	r7, r7, #1
 8006be4:	eb06 00c5 	add.w	r0, r6, r5, lsl #3
 8006be8:	1e7b      	subs	r3, r7, #1
 8006bea:	4672      	mov	r2, lr
 8006bec:	b15f      	cbz	r7, 8006c06 <_Unwind_VRS_Pop+0xb6>
 8006bee:	ebce 0000 	rsb	r0, lr, r0
 8006bf2:	f1ae 0204 	sub.w	r2, lr, #4
 8006bf6:	3b01      	subs	r3, #1
 8006bf8:	f852 1f04 	ldr.w	r1, [r2, #4]!
 8006bfc:	5081      	str	r1, [r0, r2]
 8006bfe:	1c5d      	adds	r5, r3, #1
 8006c00:	d1f9      	bne.n	8006bf6 <_Unwind_VRS_Pop+0xa6>
 8006c02:	eb0e 0287 	add.w	r2, lr, r7, lsl #2
 8006c06:	4630      	mov	r0, r6
 8006c08:	63a2      	str	r2, [r4, #56]	; 0x38
 8006c0a:	f000 f8eb 	bl	8006de4 <__gnu_Unwind_Restore_WMMXD>
 8006c0e:	2000      	movs	r0, #0
 8006c10:	e7b1      	b.n	8006b76 <_Unwind_VRS_Pop+0x26>
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d1ae      	bne.n	8006b74 <_Unwind_VRS_Pop+0x24>
 8006c16:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8006c18:	b296      	uxth	r6, r2
 8006c1a:	2001      	movs	r0, #1
 8006c1c:	fa00 f103 	lsl.w	r1, r0, r3
 8006c20:	4231      	tst	r1, r6
 8006c22:	d004      	beq.n	8006c2e <_Unwind_VRS_Pop+0xde>
 8006c24:	eb04 0783 	add.w	r7, r4, r3, lsl #2
 8006c28:	6829      	ldr	r1, [r5, #0]
 8006c2a:	6079      	str	r1, [r7, #4]
 8006c2c:	3504      	adds	r5, #4
 8006c2e:	3301      	adds	r3, #1
 8006c30:	2b10      	cmp	r3, #16
 8006c32:	d1f3      	bne.n	8006c1c <_Unwind_VRS_Pop+0xcc>
 8006c34:	f412 5000 	ands.w	r0, r2, #8192	; 0x2000
 8006c38:	d175      	bne.n	8006d26 <_Unwind_VRS_Pop+0x1d6>
 8006c3a:	63a5      	str	r5, [r4, #56]	; 0x38
 8006c3c:	e79b      	b.n	8006b76 <_Unwind_VRS_Pop+0x26>
 8006c3e:	1972      	adds	r2, r6, r5
 8006c40:	2a10      	cmp	r2, #16
 8006c42:	d897      	bhi.n	8006b74 <_Unwind_VRS_Pop+0x24>
 8006c44:	2d0f      	cmp	r5, #15
 8006c46:	d895      	bhi.n	8006b74 <_Unwind_VRS_Pop+0x24>
 8006c48:	2700      	movs	r7, #0
 8006c4a:	e008      	b.n	8006c5e <_Unwind_VRS_Pop+0x10e>
 8006c4c:	1977      	adds	r7, r6, r5
 8006c4e:	2f20      	cmp	r7, #32
 8006c50:	d890      	bhi.n	8006b74 <_Unwind_VRS_Pop+0x24>
 8006c52:	2d0f      	cmp	r5, #15
 8006c54:	d969      	bls.n	8006d2a <_Unwind_VRS_Pop+0x1da>
 8006c56:	4637      	mov	r7, r6
 8006c58:	b346      	cbz	r6, 8006cac <_Unwind_VRS_Pop+0x15c>
 8006c5a:	2d0f      	cmp	r5, #15
 8006c5c:	d811      	bhi.n	8006c82 <_Unwind_VRS_Pop+0x132>
 8006c5e:	6822      	ldr	r2, [r4, #0]
 8006c60:	07d0      	lsls	r0, r2, #31
 8006c62:	d50e      	bpl.n	8006c82 <_Unwind_VRS_Pop+0x132>
 8006c64:	f022 0101 	bic.w	r1, r2, #1
 8006c68:	2b05      	cmp	r3, #5
 8006c6a:	6021      	str	r1, [r4, #0]
 8006c6c:	4620      	mov	r0, r4
 8006c6e:	f000 808b 	beq.w	8006d88 <_Unwind_VRS_Pop+0x238>
 8006c72:	f022 0203 	bic.w	r2, r2, #3
 8006c76:	f840 2b48 	str.w	r2, [r0], #72
 8006c7a:	9301      	str	r3, [sp, #4]
 8006c7c:	f000 f89e 	bl	8006dbc <__gnu_Unwind_Save_VFP>
 8006c80:	9b01      	ldr	r3, [sp, #4]
 8006c82:	b117      	cbz	r7, 8006c8a <_Unwind_VRS_Pop+0x13a>
 8006c84:	6822      	ldr	r2, [r4, #0]
 8006c86:	0751      	lsls	r1, r2, #29
 8006c88:	d46c      	bmi.n	8006d64 <_Unwind_VRS_Pop+0x214>
 8006c8a:	2b01      	cmp	r3, #1
 8006c8c:	d074      	beq.n	8006d78 <_Unwind_VRS_Pop+0x228>
 8006c8e:	2d0f      	cmp	r5, #15
 8006c90:	d804      	bhi.n	8006c9c <_Unwind_VRS_Pop+0x14c>
 8006c92:	a822      	add	r0, sp, #136	; 0x88
 8006c94:	9301      	str	r3, [sp, #4]
 8006c96:	f000 f899 	bl	8006dcc <__gnu_Unwind_Save_VFP_D>
 8006c9a:	9b01      	ldr	r3, [sp, #4]
 8006c9c:	b137      	cbz	r7, 8006cac <_Unwind_VRS_Pop+0x15c>
 8006c9e:	a802      	add	r0, sp, #8
 8006ca0:	9301      	str	r3, [sp, #4]
 8006ca2:	f000 f89b 	bl	8006ddc <__gnu_Unwind_Save_VFP_D_16_to_31>
 8006ca6:	9b01      	ldr	r3, [sp, #4]
 8006ca8:	f1c5 0610 	rsb	r6, r5, #16
 8006cac:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
 8006cb0:	2e00      	cmp	r6, #0
 8006cb2:	46c4      	mov	ip, r8
 8006cb4:	dd12      	ble.n	8006cdc <_Unwind_VRS_Pop+0x18c>
 8006cb6:	aa22      	add	r2, sp, #136	; 0x88
 8006cb8:	ea4f 0c46 	mov.w	ip, r6, lsl #1
 8006cbc:	eb02 06c5 	add.w	r6, r2, r5, lsl #3
 8006cc0:	ebc8 0606 	rsb	r6, r8, r6
 8006cc4:	f10c 31ff 	add.w	r1, ip, #4294967295
 8006cc8:	f1a8 0204 	sub.w	r2, r8, #4
 8006ccc:	f852 0f04 	ldr.w	r0, [r2, #4]!
 8006cd0:	50b0      	str	r0, [r6, r2]
 8006cd2:	3901      	subs	r1, #1
 8006cd4:	1c48      	adds	r0, r1, #1
 8006cd6:	d1f9      	bne.n	8006ccc <_Unwind_VRS_Pop+0x17c>
 8006cd8:	eb08 0c8c 	add.w	ip, r8, ip, lsl #2
 8006cdc:	b1b7      	cbz	r7, 8006d0c <_Unwind_VRS_Pop+0x1bc>
 8006cde:	aa44      	add	r2, sp, #272	; 0x110
 8006ce0:	2d10      	cmp	r5, #16
 8006ce2:	bf2c      	ite	cs
 8006ce4:	4628      	movcs	r0, r5
 8006ce6:	2010      	movcc	r0, #16
 8006ce8:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 8006cec:	ea4f 0847 	mov.w	r8, r7, lsl #1
 8006cf0:	f5a0 70c4 	sub.w	r0, r0, #392	; 0x188
 8006cf4:	f108 32ff 	add.w	r2, r8, #4294967295
 8006cf8:	4661      	mov	r1, ip
 8006cfa:	f851 6b04 	ldr.w	r6, [r1], #4
 8006cfe:	f840 6b04 	str.w	r6, [r0], #4
 8006d02:	3a01      	subs	r2, #1
 8006d04:	1c56      	adds	r6, r2, #1
 8006d06:	d1f8      	bne.n	8006cfa <_Unwind_VRS_Pop+0x1aa>
 8006d08:	eb0c 0c88 	add.w	ip, ip, r8, lsl #2
 8006d0c:	2b01      	cmp	r3, #1
 8006d0e:	d01a      	beq.n	8006d46 <_Unwind_VRS_Pop+0x1f6>
 8006d10:	2d0f      	cmp	r5, #15
 8006d12:	f8c4 c038 	str.w	ip, [r4, #56]	; 0x38
 8006d16:	d802      	bhi.n	8006d1e <_Unwind_VRS_Pop+0x1ce>
 8006d18:	a822      	add	r0, sp, #136	; 0x88
 8006d1a:	f000 f853 	bl	8006dc4 <__gnu_Unwind_Restore_VFP_D>
 8006d1e:	b117      	cbz	r7, 8006d26 <_Unwind_VRS_Pop+0x1d6>
 8006d20:	a802      	add	r0, sp, #8
 8006d22:	f000 f857 	bl	8006dd4 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8006d26:	2000      	movs	r0, #0
 8006d28:	e725      	b.n	8006b76 <_Unwind_VRS_Pop+0x26>
 8006d2a:	2f10      	cmp	r7, #16
 8006d2c:	d98c      	bls.n	8006c48 <_Unwind_VRS_Pop+0xf8>
 8006d2e:	3f10      	subs	r7, #16
 8006d30:	e793      	b.n	8006c5a <_Unwind_VRS_Pop+0x10a>
 8006d32:	f023 0310 	bic.w	r3, r3, #16
 8006d36:	6023      	str	r3, [r4, #0]
 8006d38:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8006d3c:	9201      	str	r2, [sp, #4]
 8006d3e:	f000 f89f 	bl	8006e80 <__gnu_Unwind_Save_WMMXC>
 8006d42:	9a01      	ldr	r2, [sp, #4]
 8006d44:	e722      	b.n	8006b8c <_Unwind_VRS_Pop+0x3c>
 8006d46:	f10c 0304 	add.w	r3, ip, #4
 8006d4a:	63a3      	str	r3, [r4, #56]	; 0x38
 8006d4c:	a822      	add	r0, sp, #136	; 0x88
 8006d4e:	f000 f831 	bl	8006db4 <__gnu_Unwind_Restore_VFP>
 8006d52:	e7e8      	b.n	8006d26 <_Unwind_VRS_Pop+0x1d6>
 8006d54:	f023 0308 	bic.w	r3, r3, #8
 8006d58:	6023      	str	r3, [r4, #0]
 8006d5a:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 8006d5e:	f000 f863 	bl	8006e28 <__gnu_Unwind_Save_WMMXD>
 8006d62:	e738      	b.n	8006bd6 <_Unwind_VRS_Pop+0x86>
 8006d64:	4620      	mov	r0, r4
 8006d66:	f022 0204 	bic.w	r2, r2, #4
 8006d6a:	f840 2bd0 	str.w	r2, [r0], #208
 8006d6e:	9301      	str	r3, [sp, #4]
 8006d70:	f000 f834 	bl	8006ddc <__gnu_Unwind_Save_VFP_D_16_to_31>
 8006d74:	9b01      	ldr	r3, [sp, #4]
 8006d76:	e788      	b.n	8006c8a <_Unwind_VRS_Pop+0x13a>
 8006d78:	a822      	add	r0, sp, #136	; 0x88
 8006d7a:	9301      	str	r3, [sp, #4]
 8006d7c:	f000 f81e 	bl	8006dbc <__gnu_Unwind_Save_VFP>
 8006d80:	9b01      	ldr	r3, [sp, #4]
 8006d82:	2f00      	cmp	r7, #0
 8006d84:	d190      	bne.n	8006ca8 <_Unwind_VRS_Pop+0x158>
 8006d86:	e791      	b.n	8006cac <_Unwind_VRS_Pop+0x15c>
 8006d88:	f041 0102 	orr.w	r1, r1, #2
 8006d8c:	f840 1b48 	str.w	r1, [r0], #72
 8006d90:	9301      	str	r3, [sp, #4]
 8006d92:	f000 f81b 	bl	8006dcc <__gnu_Unwind_Save_VFP_D>
 8006d96:	9b01      	ldr	r3, [sp, #4]
 8006d98:	e773      	b.n	8006c82 <_Unwind_VRS_Pop+0x132>
 8006d9a:	bf00      	nop

08006d9c <__restore_core_regs>:
 8006d9c:	f100 0134 	add.w	r1, r0, #52	; 0x34
 8006da0:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 8006da4:	469c      	mov	ip, r3
 8006da6:	46a6      	mov	lr, r4
 8006da8:	f84c 5d04 	str.w	r5, [ip, #-4]!
 8006dac:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8006db0:	46e5      	mov	sp, ip
 8006db2:	bd00      	pop	{pc}

08006db4 <__gnu_Unwind_Restore_VFP>:
 8006db4:	ec90 0b21 	fldmiax	r0, {d0-d15}	;@ Deprecated
 8006db8:	4770      	bx	lr
 8006dba:	bf00      	nop

08006dbc <__gnu_Unwind_Save_VFP>:
 8006dbc:	ec80 0b21 	fstmiax	r0, {d0-d15}	;@ Deprecated
 8006dc0:	4770      	bx	lr
 8006dc2:	bf00      	nop

08006dc4 <__gnu_Unwind_Restore_VFP_D>:
 8006dc4:	ec90 0b20 	vldmia	r0, {d0-d15}
 8006dc8:	4770      	bx	lr
 8006dca:	bf00      	nop

08006dcc <__gnu_Unwind_Save_VFP_D>:
 8006dcc:	ec80 0b20 	vstmia	r0, {d0-d15}
 8006dd0:	4770      	bx	lr
 8006dd2:	bf00      	nop

08006dd4 <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 8006dd4:	ecd0 0b20 	vldmia	r0, {d16-d31}
 8006dd8:	4770      	bx	lr
 8006dda:	bf00      	nop

08006ddc <__gnu_Unwind_Save_VFP_D_16_to_31>:
 8006ddc:	ecc0 0b20 	vstmia	r0, {d16-d31}
 8006de0:	4770      	bx	lr
 8006de2:	bf00      	nop

08006de4 <__gnu_Unwind_Restore_WMMXD>:
 8006de4:	ecf0 0102 	ldfe	f0, [r0], #8
 8006de8:	ecf0 1102 	ldfe	f1, [r0], #8
 8006dec:	ecf0 2102 	ldfe	f2, [r0], #8
 8006df0:	ecf0 3102 	ldfe	f3, [r0], #8
 8006df4:	ecf0 4102 	ldfe	f4, [r0], #8
 8006df8:	ecf0 5102 	ldfe	f5, [r0], #8
 8006dfc:	ecf0 6102 	ldfe	f6, [r0], #8
 8006e00:	ecf0 7102 	ldfe	f7, [r0], #8
 8006e04:	ecf0 8102 	ldfp	f0, [r0], #8
 8006e08:	ecf0 9102 	ldfp	f1, [r0], #8
 8006e0c:	ecf0 a102 	ldfp	f2, [r0], #8
 8006e10:	ecf0 b102 	ldfp	f3, [r0], #8
 8006e14:	ecf0 c102 	ldfp	f4, [r0], #8
 8006e18:	ecf0 d102 	ldfp	f5, [r0], #8
 8006e1c:	ecf0 e102 	ldfp	f6, [r0], #8
 8006e20:	ecf0 f102 	ldfp	f7, [r0], #8
 8006e24:	4770      	bx	lr
 8006e26:	bf00      	nop

08006e28 <__gnu_Unwind_Save_WMMXD>:
 8006e28:	ece0 0102 	stfe	f0, [r0], #8
 8006e2c:	ece0 1102 	stfe	f1, [r0], #8
 8006e30:	ece0 2102 	stfe	f2, [r0], #8
 8006e34:	ece0 3102 	stfe	f3, [r0], #8
 8006e38:	ece0 4102 	stfe	f4, [r0], #8
 8006e3c:	ece0 5102 	stfe	f5, [r0], #8
 8006e40:	ece0 6102 	stfe	f6, [r0], #8
 8006e44:	ece0 7102 	stfe	f7, [r0], #8
 8006e48:	ece0 8102 	stfp	f0, [r0], #8
 8006e4c:	ece0 9102 	stfp	f1, [r0], #8
 8006e50:	ece0 a102 	stfp	f2, [r0], #8
 8006e54:	ece0 b102 	stfp	f3, [r0], #8
 8006e58:	ece0 c102 	stfp	f4, [r0], #8
 8006e5c:	ece0 d102 	stfp	f5, [r0], #8
 8006e60:	ece0 e102 	stfp	f6, [r0], #8
 8006e64:	ece0 f102 	stfp	f7, [r0], #8
 8006e68:	4770      	bx	lr
 8006e6a:	bf00      	nop

08006e6c <__gnu_Unwind_Restore_WMMXC>:
 8006e6c:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 8006e70:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 8006e74:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 8006e78:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 8006e7c:	4770      	bx	lr
 8006e7e:	bf00      	nop

08006e80 <__gnu_Unwind_Save_WMMXC>:
 8006e80:	fca0 8101 	stc2	1, cr8, [r0], #4
 8006e84:	fca0 9101 	stc2	1, cr9, [r0], #4
 8006e88:	fca0 a101 	stc2	1, cr10, [r0], #4
 8006e8c:	fca0 b101 	stc2	1, cr11, [r0], #4
 8006e90:	4770      	bx	lr
 8006e92:	bf00      	nop

08006e94 <_Unwind_RaiseException>:
 8006e94:	46ec      	mov	ip, sp
 8006e96:	b500      	push	{lr}
 8006e98:	e92d 5000 	stmdb	sp!, {ip, lr}
 8006e9c:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8006ea0:	f04f 0300 	mov.w	r3, #0
 8006ea4:	e92d 000c 	stmdb	sp!, {r2, r3}
 8006ea8:	a901      	add	r1, sp, #4
 8006eaa:	f7ff fbdd 	bl	8006668 <__gnu_Unwind_RaiseException>
 8006eae:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8006eb2:	b012      	add	sp, #72	; 0x48
 8006eb4:	4770      	bx	lr
 8006eb6:	bf00      	nop

08006eb8 <_Unwind_Resume>:
 8006eb8:	46ec      	mov	ip, sp
 8006eba:	b500      	push	{lr}
 8006ebc:	e92d 5000 	stmdb	sp!, {ip, lr}
 8006ec0:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8006ec4:	f04f 0300 	mov.w	r3, #0
 8006ec8:	e92d 000c 	stmdb	sp!, {r2, r3}
 8006ecc:	a901      	add	r1, sp, #4
 8006ece:	f7ff fc05 	bl	80066dc <__gnu_Unwind_Resume>
 8006ed2:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8006ed6:	b012      	add	sp, #72	; 0x48
 8006ed8:	4770      	bx	lr
 8006eda:	bf00      	nop

08006edc <_Unwind_Resume_or_Rethrow>:
 8006edc:	46ec      	mov	ip, sp
 8006ede:	b500      	push	{lr}
 8006ee0:	e92d 5000 	stmdb	sp!, {ip, lr}
 8006ee4:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8006ee8:	f04f 0300 	mov.w	r3, #0
 8006eec:	e92d 000c 	stmdb	sp!, {r2, r3}
 8006ef0:	a901      	add	r1, sp, #4
 8006ef2:	f7ff fc15 	bl	8006720 <__gnu_Unwind_Resume_or_Rethrow>
 8006ef6:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8006efa:	b012      	add	sp, #72	; 0x48
 8006efc:	4770      	bx	lr
 8006efe:	bf00      	nop

08006f00 <_Unwind_ForcedUnwind>:
 8006f00:	46ec      	mov	ip, sp
 8006f02:	b500      	push	{lr}
 8006f04:	e92d 5000 	stmdb	sp!, {ip, lr}
 8006f08:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8006f0c:	f04f 0300 	mov.w	r3, #0
 8006f10:	e92d 000c 	stmdb	sp!, {r2, r3}
 8006f14:	ab01      	add	r3, sp, #4
 8006f16:	f7ff fbd7 	bl	80066c8 <__gnu_Unwind_ForcedUnwind>
 8006f1a:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8006f1e:	b012      	add	sp, #72	; 0x48
 8006f20:	4770      	bx	lr
 8006f22:	bf00      	nop

08006f24 <_Unwind_Backtrace>:
 8006f24:	46ec      	mov	ip, sp
 8006f26:	b500      	push	{lr}
 8006f28:	e92d 5000 	stmdb	sp!, {ip, lr}
 8006f2c:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8006f30:	f04f 0300 	mov.w	r3, #0
 8006f34:	e92d 000c 	stmdb	sp!, {r2, r3}
 8006f38:	aa01      	add	r2, sp, #4
 8006f3a:	f7ff fc53 	bl	80067e4 <__gnu_Unwind_Backtrace>
 8006f3e:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8006f42:	b012      	add	sp, #72	; 0x48
 8006f44:	4770      	bx	lr
 8006f46:	bf00      	nop

08006f48 <next_unwind_byte>:
 8006f48:	7a03      	ldrb	r3, [r0, #8]
 8006f4a:	b91b      	cbnz	r3, 8006f54 <next_unwind_byte+0xc>
 8006f4c:	7a43      	ldrb	r3, [r0, #9]
 8006f4e:	b943      	cbnz	r3, 8006f62 <next_unwind_byte+0x1a>
 8006f50:	20b0      	movs	r0, #176	; 0xb0
 8006f52:	4770      	bx	lr
 8006f54:	6802      	ldr	r2, [r0, #0]
 8006f56:	3b01      	subs	r3, #1
 8006f58:	7203      	strb	r3, [r0, #8]
 8006f5a:	0213      	lsls	r3, r2, #8
 8006f5c:	6003      	str	r3, [r0, #0]
 8006f5e:	0e10      	lsrs	r0, r2, #24
 8006f60:	4770      	bx	lr
 8006f62:	6842      	ldr	r2, [r0, #4]
 8006f64:	3b01      	subs	r3, #1
 8006f66:	7243      	strb	r3, [r0, #9]
 8006f68:	1d11      	adds	r1, r2, #4
 8006f6a:	6812      	ldr	r2, [r2, #0]
 8006f6c:	6041      	str	r1, [r0, #4]
 8006f6e:	2303      	movs	r3, #3
 8006f70:	7203      	strb	r3, [r0, #8]
 8006f72:	0213      	lsls	r3, r2, #8
 8006f74:	6003      	str	r3, [r0, #0]
 8006f76:	0e10      	lsrs	r0, r2, #24
 8006f78:	4770      	bx	lr
 8006f7a:	bf00      	nop

08006f7c <_Unwind_GetGR.constprop.0>:
 8006f7c:	b500      	push	{lr}
 8006f7e:	b085      	sub	sp, #20
 8006f80:	ab03      	add	r3, sp, #12
 8006f82:	2100      	movs	r1, #0
 8006f84:	9300      	str	r3, [sp, #0]
 8006f86:	220c      	movs	r2, #12
 8006f88:	460b      	mov	r3, r1
 8006f8a:	f7ff fbdb 	bl	8006744 <_Unwind_VRS_Get>
 8006f8e:	9803      	ldr	r0, [sp, #12]
 8006f90:	b005      	add	sp, #20
 8006f92:	f85d fb04 	ldr.w	pc, [sp], #4
 8006f96:	bf00      	nop

08006f98 <unwind_UCB_from_context>:
 8006f98:	f7ff bff0 	b.w	8006f7c <_Unwind_GetGR.constprop.0>

08006f9c <__gnu_unwind_execute>:
 8006f9c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006fa0:	4606      	mov	r6, r0
 8006fa2:	b085      	sub	sp, #20
 8006fa4:	460d      	mov	r5, r1
 8006fa6:	f04f 0800 	mov.w	r8, #0
 8006faa:	4628      	mov	r0, r5
 8006fac:	f7ff ffcc 	bl	8006f48 <next_unwind_byte>
 8006fb0:	28b0      	cmp	r0, #176	; 0xb0
 8006fb2:	4604      	mov	r4, r0
 8006fb4:	f000 80ac 	beq.w	8007110 <__gnu_unwind_execute+0x174>
 8006fb8:	f020 027f 	bic.w	r2, r0, #127	; 0x7f
 8006fbc:	f012 01ff 	ands.w	r1, r2, #255	; 0xff
 8006fc0:	d020      	beq.n	8007004 <__gnu_unwind_execute+0x68>
 8006fc2:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 8006fc6:	2a80      	cmp	r2, #128	; 0x80
 8006fc8:	d073      	beq.n	80070b2 <__gnu_unwind_execute+0x116>
 8006fca:	2a90      	cmp	r2, #144	; 0x90
 8006fcc:	d036      	beq.n	800703c <__gnu_unwind_execute+0xa0>
 8006fce:	2aa0      	cmp	r2, #160	; 0xa0
 8006fd0:	d042      	beq.n	8007058 <__gnu_unwind_execute+0xbc>
 8006fd2:	2ab0      	cmp	r2, #176	; 0xb0
 8006fd4:	d056      	beq.n	8007084 <__gnu_unwind_execute+0xe8>
 8006fd6:	2ac0      	cmp	r2, #192	; 0xc0
 8006fd8:	f000 8082 	beq.w	80070e0 <__gnu_unwind_execute+0x144>
 8006fdc:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8006fe0:	2bd0      	cmp	r3, #208	; 0xd0
 8006fe2:	d10b      	bne.n	8006ffc <__gnu_unwind_execute+0x60>
 8006fe4:	f000 0407 	and.w	r4, r0, #7
 8006fe8:	1c62      	adds	r2, r4, #1
 8006fea:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8006fee:	4630      	mov	r0, r6
 8006ff0:	2101      	movs	r1, #1
 8006ff2:	2305      	movs	r3, #5
 8006ff4:	f7ff fdac 	bl	8006b50 <_Unwind_VRS_Pop>
 8006ff8:	2800      	cmp	r0, #0
 8006ffa:	d0d6      	beq.n	8006faa <__gnu_unwind_execute+0xe>
 8006ffc:	2009      	movs	r0, #9
 8006ffe:	b005      	add	sp, #20
 8007000:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007004:	af03      	add	r7, sp, #12
 8007006:	ea4f 0980 	mov.w	r9, r0, lsl #2
 800700a:	460b      	mov	r3, r1
 800700c:	9700      	str	r7, [sp, #0]
 800700e:	4630      	mov	r0, r6
 8007010:	220d      	movs	r2, #13
 8007012:	f7ff fb97 	bl	8006744 <_Unwind_VRS_Get>
 8007016:	fa5f f989 	uxtb.w	r9, r9
 800701a:	9b03      	ldr	r3, [sp, #12]
 800701c:	f109 0904 	add.w	r9, r9, #4
 8007020:	0660      	lsls	r0, r4, #25
 8007022:	bf4c      	ite	mi
 8007024:	ebc9 0303 	rsbmi	r3, r9, r3
 8007028:	444b      	addpl	r3, r9
 800702a:	9303      	str	r3, [sp, #12]
 800702c:	2100      	movs	r1, #0
 800702e:	9700      	str	r7, [sp, #0]
 8007030:	460b      	mov	r3, r1
 8007032:	4630      	mov	r0, r6
 8007034:	220d      	movs	r2, #13
 8007036:	f7ff fbad 	bl	8006794 <_Unwind_VRS_Set>
 800703a:	e7b6      	b.n	8006faa <__gnu_unwind_execute+0xe>
 800703c:	f000 030d 	and.w	r3, r0, #13
 8007040:	2b0d      	cmp	r3, #13
 8007042:	d0db      	beq.n	8006ffc <__gnu_unwind_execute+0x60>
 8007044:	af03      	add	r7, sp, #12
 8007046:	2100      	movs	r1, #0
 8007048:	f000 020f 	and.w	r2, r0, #15
 800704c:	9700      	str	r7, [sp, #0]
 800704e:	460b      	mov	r3, r1
 8007050:	4630      	mov	r0, r6
 8007052:	f7ff fb77 	bl	8006744 <_Unwind_VRS_Get>
 8007056:	e7e9      	b.n	800702c <__gnu_unwind_execute+0x90>
 8007058:	43c2      	mvns	r2, r0
 800705a:	f44f 637f 	mov.w	r3, #4080	; 0xff0
 800705e:	f002 0207 	and.w	r2, r2, #7
 8007062:	fa43 f202 	asr.w	r2, r3, r2
 8007066:	0701      	lsls	r1, r0, #28
 8007068:	ea02 0203 	and.w	r2, r2, r3
 800706c:	f04f 0100 	mov.w	r1, #0
 8007070:	bf48      	it	mi
 8007072:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
 8007076:	460b      	mov	r3, r1
 8007078:	4630      	mov	r0, r6
 800707a:	f7ff fd69 	bl	8006b50 <_Unwind_VRS_Pop>
 800707e:	2800      	cmp	r0, #0
 8007080:	d1bc      	bne.n	8006ffc <__gnu_unwind_execute+0x60>
 8007082:	e792      	b.n	8006faa <__gnu_unwind_execute+0xe>
 8007084:	28b1      	cmp	r0, #177	; 0xb1
 8007086:	d048      	beq.n	800711a <__gnu_unwind_execute+0x17e>
 8007088:	28b2      	cmp	r0, #178	; 0xb2
 800708a:	d051      	beq.n	8007130 <__gnu_unwind_execute+0x194>
 800708c:	28b3      	cmp	r0, #179	; 0xb3
 800708e:	d07c      	beq.n	800718a <__gnu_unwind_execute+0x1ee>
 8007090:	f000 03fc 	and.w	r3, r0, #252	; 0xfc
 8007094:	2bb4      	cmp	r3, #180	; 0xb4
 8007096:	d0b1      	beq.n	8006ffc <__gnu_unwind_execute+0x60>
 8007098:	f000 0207 	and.w	r2, r0, #7
 800709c:	3201      	adds	r2, #1
 800709e:	2101      	movs	r1, #1
 80070a0:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80070a4:	460b      	mov	r3, r1
 80070a6:	4630      	mov	r0, r6
 80070a8:	f7ff fd52 	bl	8006b50 <_Unwind_VRS_Pop>
 80070ac:	2800      	cmp	r0, #0
 80070ae:	d1a5      	bne.n	8006ffc <__gnu_unwind_execute+0x60>
 80070b0:	e77b      	b.n	8006faa <__gnu_unwind_execute+0xe>
 80070b2:	4628      	mov	r0, r5
 80070b4:	f7ff ff48 	bl	8006f48 <next_unwind_byte>
 80070b8:	0224      	lsls	r4, r4, #8
 80070ba:	4320      	orrs	r0, r4
 80070bc:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80070c0:	d09c      	beq.n	8006ffc <__gnu_unwind_execute+0x60>
 80070c2:	0104      	lsls	r4, r0, #4
 80070c4:	2100      	movs	r1, #0
 80070c6:	b2a2      	uxth	r2, r4
 80070c8:	460b      	mov	r3, r1
 80070ca:	4630      	mov	r0, r6
 80070cc:	f7ff fd40 	bl	8006b50 <_Unwind_VRS_Pop>
 80070d0:	2800      	cmp	r0, #0
 80070d2:	d193      	bne.n	8006ffc <__gnu_unwind_execute+0x60>
 80070d4:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 80070d8:	bf18      	it	ne
 80070da:	f04f 0801 	movne.w	r8, #1
 80070de:	e764      	b.n	8006faa <__gnu_unwind_execute+0xe>
 80070e0:	28c6      	cmp	r0, #198	; 0xc6
 80070e2:	d05e      	beq.n	80071a2 <__gnu_unwind_execute+0x206>
 80070e4:	28c7      	cmp	r0, #199	; 0xc7
 80070e6:	d068      	beq.n	80071ba <__gnu_unwind_execute+0x21e>
 80070e8:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 80070ec:	2bc0      	cmp	r3, #192	; 0xc0
 80070ee:	d077      	beq.n	80071e0 <__gnu_unwind_execute+0x244>
 80070f0:	28c8      	cmp	r0, #200	; 0xc8
 80070f2:	f000 808d 	beq.w	8007210 <__gnu_unwind_execute+0x274>
 80070f6:	28c9      	cmp	r0, #201	; 0xc9
 80070f8:	d180      	bne.n	8006ffc <__gnu_unwind_execute+0x60>
 80070fa:	4628      	mov	r0, r5
 80070fc:	f7ff ff24 	bl	8006f48 <next_unwind_byte>
 8007100:	f000 030f 	and.w	r3, r0, #15
 8007104:	3301      	adds	r3, #1
 8007106:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 800710a:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 800710e:	e76e      	b.n	8006fee <__gnu_unwind_execute+0x52>
 8007110:	f1b8 0f00 	cmp.w	r8, #0
 8007114:	d06b      	beq.n	80071ee <__gnu_unwind_execute+0x252>
 8007116:	2000      	movs	r0, #0
 8007118:	e771      	b.n	8006ffe <__gnu_unwind_execute+0x62>
 800711a:	4628      	mov	r0, r5
 800711c:	f7ff ff14 	bl	8006f48 <next_unwind_byte>
 8007120:	4602      	mov	r2, r0
 8007122:	2800      	cmp	r0, #0
 8007124:	f43f af6a 	beq.w	8006ffc <__gnu_unwind_execute+0x60>
 8007128:	f010 01f0 	ands.w	r1, r0, #240	; 0xf0
 800712c:	d0ba      	beq.n	80070a4 <__gnu_unwind_execute+0x108>
 800712e:	e765      	b.n	8006ffc <__gnu_unwind_execute+0x60>
 8007130:	2100      	movs	r1, #0
 8007132:	af03      	add	r7, sp, #12
 8007134:	220d      	movs	r2, #13
 8007136:	460b      	mov	r3, r1
 8007138:	9700      	str	r7, [sp, #0]
 800713a:	4630      	mov	r0, r6
 800713c:	f7ff fb02 	bl	8006744 <_Unwind_VRS_Get>
 8007140:	4628      	mov	r0, r5
 8007142:	f7ff ff01 	bl	8006f48 <next_unwind_byte>
 8007146:	0602      	lsls	r2, r0, #24
 8007148:	f04f 0402 	mov.w	r4, #2
 800714c:	d50c      	bpl.n	8007168 <__gnu_unwind_execute+0x1cc>
 800714e:	9b03      	ldr	r3, [sp, #12]
 8007150:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8007154:	40a0      	lsls	r0, r4
 8007156:	4403      	add	r3, r0
 8007158:	4628      	mov	r0, r5
 800715a:	9303      	str	r3, [sp, #12]
 800715c:	f7ff fef4 	bl	8006f48 <next_unwind_byte>
 8007160:	0603      	lsls	r3, r0, #24
 8007162:	f104 0407 	add.w	r4, r4, #7
 8007166:	d4f2      	bmi.n	800714e <__gnu_unwind_execute+0x1b2>
 8007168:	9b03      	ldr	r3, [sp, #12]
 800716a:	9700      	str	r7, [sp, #0]
 800716c:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8007170:	fa00 f404 	lsl.w	r4, r0, r4
 8007174:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8007178:	2100      	movs	r1, #0
 800717a:	441c      	add	r4, r3
 800717c:	4630      	mov	r0, r6
 800717e:	460b      	mov	r3, r1
 8007180:	220d      	movs	r2, #13
 8007182:	9403      	str	r4, [sp, #12]
 8007184:	f7ff fb06 	bl	8006794 <_Unwind_VRS_Set>
 8007188:	e70f      	b.n	8006faa <__gnu_unwind_execute+0xe>
 800718a:	4628      	mov	r0, r5
 800718c:	f7ff fedc 	bl	8006f48 <next_unwind_byte>
 8007190:	f000 030f 	and.w	r3, r0, #15
 8007194:	3301      	adds	r3, #1
 8007196:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 800719a:	2101      	movs	r1, #1
 800719c:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 80071a0:	e780      	b.n	80070a4 <__gnu_unwind_execute+0x108>
 80071a2:	4628      	mov	r0, r5
 80071a4:	f7ff fed0 	bl	8006f48 <next_unwind_byte>
 80071a8:	f000 030f 	and.w	r3, r0, #15
 80071ac:	3301      	adds	r3, #1
 80071ae:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 80071b2:	2103      	movs	r1, #3
 80071b4:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 80071b8:	e774      	b.n	80070a4 <__gnu_unwind_execute+0x108>
 80071ba:	4628      	mov	r0, r5
 80071bc:	f7ff fec4 	bl	8006f48 <next_unwind_byte>
 80071c0:	4602      	mov	r2, r0
 80071c2:	2800      	cmp	r0, #0
 80071c4:	f43f af1a 	beq.w	8006ffc <__gnu_unwind_execute+0x60>
 80071c8:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 80071cc:	f47f af16 	bne.w	8006ffc <__gnu_unwind_execute+0x60>
 80071d0:	4630      	mov	r0, r6
 80071d2:	2104      	movs	r1, #4
 80071d4:	f7ff fcbc 	bl	8006b50 <_Unwind_VRS_Pop>
 80071d8:	2800      	cmp	r0, #0
 80071da:	f47f af0f 	bne.w	8006ffc <__gnu_unwind_execute+0x60>
 80071de:	e6e4      	b.n	8006faa <__gnu_unwind_execute+0xe>
 80071e0:	f000 020f 	and.w	r2, r0, #15
 80071e4:	3201      	adds	r2, #1
 80071e6:	2103      	movs	r1, #3
 80071e8:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 80071ec:	e75a      	b.n	80070a4 <__gnu_unwind_execute+0x108>
 80071ee:	ac03      	add	r4, sp, #12
 80071f0:	4641      	mov	r1, r8
 80071f2:	220e      	movs	r2, #14
 80071f4:	4643      	mov	r3, r8
 80071f6:	9400      	str	r4, [sp, #0]
 80071f8:	4630      	mov	r0, r6
 80071fa:	f7ff faa3 	bl	8006744 <_Unwind_VRS_Get>
 80071fe:	9400      	str	r4, [sp, #0]
 8007200:	4630      	mov	r0, r6
 8007202:	4641      	mov	r1, r8
 8007204:	220f      	movs	r2, #15
 8007206:	4643      	mov	r3, r8
 8007208:	f7ff fac4 	bl	8006794 <_Unwind_VRS_Set>
 800720c:	4640      	mov	r0, r8
 800720e:	e6f6      	b.n	8006ffe <__gnu_unwind_execute+0x62>
 8007210:	4628      	mov	r0, r5
 8007212:	f7ff fe99 	bl	8006f48 <next_unwind_byte>
 8007216:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 800721a:	f000 030f 	and.w	r3, r0, #15
 800721e:	3210      	adds	r2, #16
 8007220:	3301      	adds	r3, #1
 8007222:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 8007226:	e6e2      	b.n	8006fee <__gnu_unwind_execute+0x52>

08007228 <__gnu_unwind_frame>:
 8007228:	b500      	push	{lr}
 800722a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800722c:	b085      	sub	sp, #20
 800722e:	685a      	ldr	r2, [r3, #4]
 8007230:	2003      	movs	r0, #3
 8007232:	f88d 000c 	strb.w	r0, [sp, #12]
 8007236:	4608      	mov	r0, r1
 8007238:	0211      	lsls	r1, r2, #8
 800723a:	9101      	str	r1, [sp, #4]
 800723c:	79da      	ldrb	r2, [r3, #7]
 800723e:	f88d 200d 	strb.w	r2, [sp, #13]
 8007242:	3308      	adds	r3, #8
 8007244:	a901      	add	r1, sp, #4
 8007246:	9302      	str	r3, [sp, #8]
 8007248:	f7ff fea8 	bl	8006f9c <__gnu_unwind_execute>
 800724c:	b005      	add	sp, #20
 800724e:	f85d fb04 	ldr.w	pc, [sp], #4
 8007252:	bf00      	nop

08007254 <_Unwind_GetRegionStart>:
 8007254:	b508      	push	{r3, lr}
 8007256:	f7ff fe9f 	bl	8006f98 <unwind_UCB_from_context>
 800725a:	6c80      	ldr	r0, [r0, #72]	; 0x48
 800725c:	bd08      	pop	{r3, pc}
 800725e:	bf00      	nop

08007260 <_Unwind_GetLanguageSpecificData>:
 8007260:	b508      	push	{r3, lr}
 8007262:	f7ff fe99 	bl	8006f98 <unwind_UCB_from_context>
 8007266:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8007268:	79da      	ldrb	r2, [r3, #7]
 800726a:	eb03 0082 	add.w	r0, r3, r2, lsl #2
 800726e:	3008      	adds	r0, #8
 8007270:	bd08      	pop	{r3, pc}
 8007272:	bf00      	nop

08007274 <_Unwind_GetDataRelBase>:
 8007274:	b508      	push	{r3, lr}
 8007276:	f004 fb8d 	bl	800b994 <abort>
 800727a:	bf00      	nop

0800727c <_Unwind_GetTextRelBase>:
 800727c:	b508      	push	{r3, lr}
 800727e:	f004 fb89 	bl	800b994 <abort>
 8007282:	bf00      	nop

08007284 <__aeabi_idiv0>:
 8007284:	4770      	bx	lr
 8007286:	bf00      	nop

08007288 <__divdi3>:
 8007288:	2900      	cmp	r1, #0
 800728a:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800728e:	f2c0 809f 	blt.w	80073d0 <__divdi3+0x148>
 8007292:	2400      	movs	r4, #0
 8007294:	2b00      	cmp	r3, #0
 8007296:	f2c0 8096 	blt.w	80073c6 <__divdi3+0x13e>
 800729a:	4615      	mov	r5, r2
 800729c:	4606      	mov	r6, r0
 800729e:	460f      	mov	r7, r1
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d13e      	bne.n	8007322 <__divdi3+0x9a>
 80072a4:	428a      	cmp	r2, r1
 80072a6:	d957      	bls.n	8007358 <__divdi3+0xd0>
 80072a8:	fab2 f382 	clz	r3, r2
 80072ac:	b14b      	cbz	r3, 80072c2 <__divdi3+0x3a>
 80072ae:	f1c3 0220 	rsb	r2, r3, #32
 80072b2:	fa01 f703 	lsl.w	r7, r1, r3
 80072b6:	fa20 f202 	lsr.w	r2, r0, r2
 80072ba:	409d      	lsls	r5, r3
 80072bc:	4317      	orrs	r7, r2
 80072be:	fa00 f603 	lsl.w	r6, r0, r3
 80072c2:	0c29      	lsrs	r1, r5, #16
 80072c4:	fbb7 f2f1 	udiv	r2, r7, r1
 80072c8:	0c33      	lsrs	r3, r6, #16
 80072ca:	fb01 7c12 	mls	ip, r1, r2, r7
 80072ce:	b2a8      	uxth	r0, r5
 80072d0:	ea43 470c 	orr.w	r7, r3, ip, lsl #16
 80072d4:	fb00 f302 	mul.w	r3, r0, r2
 80072d8:	42bb      	cmp	r3, r7
 80072da:	d909      	bls.n	80072f0 <__divdi3+0x68>
 80072dc:	197f      	adds	r7, r7, r5
 80072de:	f102 3cff 	add.w	ip, r2, #4294967295
 80072e2:	f080 8101 	bcs.w	80074e8 <__divdi3+0x260>
 80072e6:	42bb      	cmp	r3, r7
 80072e8:	f240 80fe 	bls.w	80074e8 <__divdi3+0x260>
 80072ec:	3a02      	subs	r2, #2
 80072ee:	442f      	add	r7, r5
 80072f0:	1aff      	subs	r7, r7, r3
 80072f2:	fbb7 f3f1 	udiv	r3, r7, r1
 80072f6:	b2b6      	uxth	r6, r6
 80072f8:	fb01 7113 	mls	r1, r1, r3, r7
 80072fc:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
 8007300:	fb00 f003 	mul.w	r0, r0, r3
 8007304:	4288      	cmp	r0, r1
 8007306:	d908      	bls.n	800731a <__divdi3+0x92>
 8007308:	1949      	adds	r1, r1, r5
 800730a:	f103 37ff 	add.w	r7, r3, #4294967295
 800730e:	f080 80ed 	bcs.w	80074ec <__divdi3+0x264>
 8007312:	4288      	cmp	r0, r1
 8007314:	f240 80ea 	bls.w	80074ec <__divdi3+0x264>
 8007318:	3b02      	subs	r3, #2
 800731a:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 800731e:	2300      	movs	r3, #0
 8007320:	e003      	b.n	800732a <__divdi3+0xa2>
 8007322:	428b      	cmp	r3, r1
 8007324:	d90a      	bls.n	800733c <__divdi3+0xb4>
 8007326:	2300      	movs	r3, #0
 8007328:	461a      	mov	r2, r3
 800732a:	4610      	mov	r0, r2
 800732c:	4619      	mov	r1, r3
 800732e:	b114      	cbz	r4, 8007336 <__divdi3+0xae>
 8007330:	4240      	negs	r0, r0
 8007332:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8007336:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800733a:	4770      	bx	lr
 800733c:	fab3 f883 	clz	r8, r3
 8007340:	f1b8 0f00 	cmp.w	r8, #0
 8007344:	f040 8084 	bne.w	8007450 <__divdi3+0x1c8>
 8007348:	428b      	cmp	r3, r1
 800734a:	d302      	bcc.n	8007352 <__divdi3+0xca>
 800734c:	4282      	cmp	r2, r0
 800734e:	f200 80de 	bhi.w	800750e <__divdi3+0x286>
 8007352:	2300      	movs	r3, #0
 8007354:	2201      	movs	r2, #1
 8007356:	e7e8      	b.n	800732a <__divdi3+0xa2>
 8007358:	b912      	cbnz	r2, 8007360 <__divdi3+0xd8>
 800735a:	2301      	movs	r3, #1
 800735c:	fbb3 f5f2 	udiv	r5, r3, r2
 8007360:	fab5 f285 	clz	r2, r5
 8007364:	2a00      	cmp	r2, #0
 8007366:	d139      	bne.n	80073dc <__divdi3+0x154>
 8007368:	1b7f      	subs	r7, r7, r5
 800736a:	0c28      	lsrs	r0, r5, #16
 800736c:	fa1f fc85 	uxth.w	ip, r5
 8007370:	2301      	movs	r3, #1
 8007372:	fbb7 f1f0 	udiv	r1, r7, r0
 8007376:	0c32      	lsrs	r2, r6, #16
 8007378:	fb00 7711 	mls	r7, r0, r1, r7
 800737c:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
 8007380:	fb0c f201 	mul.w	r2, ip, r1
 8007384:	42ba      	cmp	r2, r7
 8007386:	d907      	bls.n	8007398 <__divdi3+0x110>
 8007388:	197f      	adds	r7, r7, r5
 800738a:	f101 38ff 	add.w	r8, r1, #4294967295
 800738e:	d202      	bcs.n	8007396 <__divdi3+0x10e>
 8007390:	42ba      	cmp	r2, r7
 8007392:	f200 80c1 	bhi.w	8007518 <__divdi3+0x290>
 8007396:	4641      	mov	r1, r8
 8007398:	1abf      	subs	r7, r7, r2
 800739a:	fbb7 f2f0 	udiv	r2, r7, r0
 800739e:	b2b6      	uxth	r6, r6
 80073a0:	fb00 7012 	mls	r0, r0, r2, r7
 80073a4:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
 80073a8:	fb0c fc02 	mul.w	ip, ip, r2
 80073ac:	4584      	cmp	ip, r0
 80073ae:	d907      	bls.n	80073c0 <__divdi3+0x138>
 80073b0:	1940      	adds	r0, r0, r5
 80073b2:	f102 37ff 	add.w	r7, r2, #4294967295
 80073b6:	d202      	bcs.n	80073be <__divdi3+0x136>
 80073b8:	4584      	cmp	ip, r0
 80073ba:	f200 80ab 	bhi.w	8007514 <__divdi3+0x28c>
 80073be:	463a      	mov	r2, r7
 80073c0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80073c4:	e7b1      	b.n	800732a <__divdi3+0xa2>
 80073c6:	43e4      	mvns	r4, r4
 80073c8:	4252      	negs	r2, r2
 80073ca:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80073ce:	e764      	b.n	800729a <__divdi3+0x12>
 80073d0:	4240      	negs	r0, r0
 80073d2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80073d6:	f04f 34ff 	mov.w	r4, #4294967295
 80073da:	e75b      	b.n	8007294 <__divdi3+0xc>
 80073dc:	4095      	lsls	r5, r2
 80073de:	f1c2 0320 	rsb	r3, r2, #32
 80073e2:	fa27 f103 	lsr.w	r1, r7, r3
 80073e6:	0c28      	lsrs	r0, r5, #16
 80073e8:	fa26 f303 	lsr.w	r3, r6, r3
 80073ec:	4097      	lsls	r7, r2
 80073ee:	fbb1 f8f0 	udiv	r8, r1, r0
 80073f2:	431f      	orrs	r7, r3
 80073f4:	0c3b      	lsrs	r3, r7, #16
 80073f6:	fb00 1118 	mls	r1, r0, r8, r1
 80073fa:	fa1f fc85 	uxth.w	ip, r5
 80073fe:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8007402:	fb0c f308 	mul.w	r3, ip, r8
 8007406:	428b      	cmp	r3, r1
 8007408:	fa06 f602 	lsl.w	r6, r6, r2
 800740c:	d908      	bls.n	8007420 <__divdi3+0x198>
 800740e:	1949      	adds	r1, r1, r5
 8007410:	f108 32ff 	add.w	r2, r8, #4294967295
 8007414:	d279      	bcs.n	800750a <__divdi3+0x282>
 8007416:	428b      	cmp	r3, r1
 8007418:	d977      	bls.n	800750a <__divdi3+0x282>
 800741a:	f1a8 0802 	sub.w	r8, r8, #2
 800741e:	4429      	add	r1, r5
 8007420:	1ac9      	subs	r1, r1, r3
 8007422:	fbb1 f3f0 	udiv	r3, r1, r0
 8007426:	b2bf      	uxth	r7, r7
 8007428:	fb00 1113 	mls	r1, r0, r3, r1
 800742c:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8007430:	fb0c f203 	mul.w	r2, ip, r3
 8007434:	42ba      	cmp	r2, r7
 8007436:	d907      	bls.n	8007448 <__divdi3+0x1c0>
 8007438:	197f      	adds	r7, r7, r5
 800743a:	f103 31ff 	add.w	r1, r3, #4294967295
 800743e:	d260      	bcs.n	8007502 <__divdi3+0x27a>
 8007440:	42ba      	cmp	r2, r7
 8007442:	d95e      	bls.n	8007502 <__divdi3+0x27a>
 8007444:	3b02      	subs	r3, #2
 8007446:	442f      	add	r7, r5
 8007448:	1abf      	subs	r7, r7, r2
 800744a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800744e:	e790      	b.n	8007372 <__divdi3+0xea>
 8007450:	f1c8 0220 	rsb	r2, r8, #32
 8007454:	fa03 fc08 	lsl.w	ip, r3, r8
 8007458:	fa25 f302 	lsr.w	r3, r5, r2
 800745c:	ea43 0c0c 	orr.w	ip, r3, ip
 8007460:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8007464:	fa21 f302 	lsr.w	r3, r1, r2
 8007468:	fa01 f708 	lsl.w	r7, r1, r8
 800746c:	fa20 f202 	lsr.w	r2, r0, r2
 8007470:	fbb3 f1f9 	udiv	r1, r3, r9
 8007474:	4317      	orrs	r7, r2
 8007476:	fb09 3311 	mls	r3, r9, r1, r3
 800747a:	0c3a      	lsrs	r2, r7, #16
 800747c:	fa1f fb8c 	uxth.w	fp, ip
 8007480:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8007484:	fb0b fa01 	mul.w	sl, fp, r1
 8007488:	459a      	cmp	sl, r3
 800748a:	fa05 f008 	lsl.w	r0, r5, r8
 800748e:	d908      	bls.n	80074a2 <__divdi3+0x21a>
 8007490:	eb13 030c 	adds.w	r3, r3, ip
 8007494:	f101 32ff 	add.w	r2, r1, #4294967295
 8007498:	d235      	bcs.n	8007506 <__divdi3+0x27e>
 800749a:	459a      	cmp	sl, r3
 800749c:	d933      	bls.n	8007506 <__divdi3+0x27e>
 800749e:	3902      	subs	r1, #2
 80074a0:	4463      	add	r3, ip
 80074a2:	ebca 0303 	rsb	r3, sl, r3
 80074a6:	fbb3 f2f9 	udiv	r2, r3, r9
 80074aa:	fb09 3312 	mls	r3, r9, r2, r3
 80074ae:	b2bf      	uxth	r7, r7
 80074b0:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
 80074b4:	fb0b f902 	mul.w	r9, fp, r2
 80074b8:	45b9      	cmp	r9, r7
 80074ba:	d908      	bls.n	80074ce <__divdi3+0x246>
 80074bc:	eb17 070c 	adds.w	r7, r7, ip
 80074c0:	f102 33ff 	add.w	r3, r2, #4294967295
 80074c4:	d21b      	bcs.n	80074fe <__divdi3+0x276>
 80074c6:	45b9      	cmp	r9, r7
 80074c8:	d919      	bls.n	80074fe <__divdi3+0x276>
 80074ca:	3a02      	subs	r2, #2
 80074cc:	4467      	add	r7, ip
 80074ce:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
 80074d2:	fba5 0100 	umull	r0, r1, r5, r0
 80074d6:	ebc9 0707 	rsb	r7, r9, r7
 80074da:	428f      	cmp	r7, r1
 80074dc:	f04f 0300 	mov.w	r3, #0
 80074e0:	d30a      	bcc.n	80074f8 <__divdi3+0x270>
 80074e2:	d005      	beq.n	80074f0 <__divdi3+0x268>
 80074e4:	462a      	mov	r2, r5
 80074e6:	e720      	b.n	800732a <__divdi3+0xa2>
 80074e8:	4662      	mov	r2, ip
 80074ea:	e701      	b.n	80072f0 <__divdi3+0x68>
 80074ec:	463b      	mov	r3, r7
 80074ee:	e714      	b.n	800731a <__divdi3+0x92>
 80074f0:	fa06 f608 	lsl.w	r6, r6, r8
 80074f4:	4286      	cmp	r6, r0
 80074f6:	d2f5      	bcs.n	80074e4 <__divdi3+0x25c>
 80074f8:	1e6a      	subs	r2, r5, #1
 80074fa:	2300      	movs	r3, #0
 80074fc:	e715      	b.n	800732a <__divdi3+0xa2>
 80074fe:	461a      	mov	r2, r3
 8007500:	e7e5      	b.n	80074ce <__divdi3+0x246>
 8007502:	460b      	mov	r3, r1
 8007504:	e7a0      	b.n	8007448 <__divdi3+0x1c0>
 8007506:	4611      	mov	r1, r2
 8007508:	e7cb      	b.n	80074a2 <__divdi3+0x21a>
 800750a:	4690      	mov	r8, r2
 800750c:	e788      	b.n	8007420 <__divdi3+0x198>
 800750e:	4643      	mov	r3, r8
 8007510:	4642      	mov	r2, r8
 8007512:	e70a      	b.n	800732a <__divdi3+0xa2>
 8007514:	3a02      	subs	r2, #2
 8007516:	e753      	b.n	80073c0 <__divdi3+0x138>
 8007518:	3902      	subs	r1, #2
 800751a:	442f      	add	r7, r5
 800751c:	e73c      	b.n	8007398 <__divdi3+0x110>
 800751e:	bf00      	nop

08007520 <__udivdi3>:
 8007520:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007524:	4614      	mov	r4, r2
 8007526:	4605      	mov	r5, r0
 8007528:	460e      	mov	r6, r1
 800752a:	2b00      	cmp	r3, #0
 800752c:	d143      	bne.n	80075b6 <__udivdi3+0x96>
 800752e:	428a      	cmp	r2, r1
 8007530:	d953      	bls.n	80075da <__udivdi3+0xba>
 8007532:	fab2 f782 	clz	r7, r2
 8007536:	b157      	cbz	r7, 800754e <__udivdi3+0x2e>
 8007538:	f1c7 0620 	rsb	r6, r7, #32
 800753c:	fa20 f606 	lsr.w	r6, r0, r6
 8007540:	fa01 f307 	lsl.w	r3, r1, r7
 8007544:	fa02 f407 	lsl.w	r4, r2, r7
 8007548:	431e      	orrs	r6, r3
 800754a:	fa00 f507 	lsl.w	r5, r0, r7
 800754e:	0c21      	lsrs	r1, r4, #16
 8007550:	fbb6 f2f1 	udiv	r2, r6, r1
 8007554:	0c2b      	lsrs	r3, r5, #16
 8007556:	fb01 6712 	mls	r7, r1, r2, r6
 800755a:	b2a0      	uxth	r0, r4
 800755c:	ea43 4607 	orr.w	r6, r3, r7, lsl #16
 8007560:	fb00 f302 	mul.w	r3, r0, r2
 8007564:	42b3      	cmp	r3, r6
 8007566:	d909      	bls.n	800757c <__udivdi3+0x5c>
 8007568:	1936      	adds	r6, r6, r4
 800756a:	f102 37ff 	add.w	r7, r2, #4294967295
 800756e:	f080 80f6 	bcs.w	800775e <__udivdi3+0x23e>
 8007572:	42b3      	cmp	r3, r6
 8007574:	f240 80f3 	bls.w	800775e <__udivdi3+0x23e>
 8007578:	3a02      	subs	r2, #2
 800757a:	4426      	add	r6, r4
 800757c:	1af6      	subs	r6, r6, r3
 800757e:	fbb6 f3f1 	udiv	r3, r6, r1
 8007582:	b2ad      	uxth	r5, r5
 8007584:	fb01 6113 	mls	r1, r1, r3, r6
 8007588:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
 800758c:	fb00 f003 	mul.w	r0, r0, r3
 8007590:	4288      	cmp	r0, r1
 8007592:	d908      	bls.n	80075a6 <__udivdi3+0x86>
 8007594:	1909      	adds	r1, r1, r4
 8007596:	f103 36ff 	add.w	r6, r3, #4294967295
 800759a:	f080 80e2 	bcs.w	8007762 <__udivdi3+0x242>
 800759e:	4288      	cmp	r0, r1
 80075a0:	f240 80df 	bls.w	8007762 <__udivdi3+0x242>
 80075a4:	3b02      	subs	r3, #2
 80075a6:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 80075aa:	2300      	movs	r3, #0
 80075ac:	4610      	mov	r0, r2
 80075ae:	4619      	mov	r1, r3
 80075b0:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80075b4:	4770      	bx	lr
 80075b6:	428b      	cmp	r3, r1
 80075b8:	d84a      	bhi.n	8007650 <__udivdi3+0x130>
 80075ba:	fab3 f683 	clz	r6, r3
 80075be:	2e00      	cmp	r6, #0
 80075c0:	d14d      	bne.n	800765e <__udivdi3+0x13e>
 80075c2:	428b      	cmp	r3, r1
 80075c4:	d302      	bcc.n	80075cc <__udivdi3+0xac>
 80075c6:	4282      	cmp	r2, r0
 80075c8:	f200 80d6 	bhi.w	8007778 <__udivdi3+0x258>
 80075cc:	2300      	movs	r3, #0
 80075ce:	2201      	movs	r2, #1
 80075d0:	4610      	mov	r0, r2
 80075d2:	4619      	mov	r1, r3
 80075d4:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80075d8:	4770      	bx	lr
 80075da:	b912      	cbnz	r2, 80075e2 <__udivdi3+0xc2>
 80075dc:	2401      	movs	r4, #1
 80075de:	fbb4 f4f2 	udiv	r4, r4, r2
 80075e2:	fab4 f284 	clz	r2, r4
 80075e6:	2a00      	cmp	r2, #0
 80075e8:	d17c      	bne.n	80076e4 <__udivdi3+0x1c4>
 80075ea:	1b09      	subs	r1, r1, r4
 80075ec:	0c26      	lsrs	r6, r4, #16
 80075ee:	b2a7      	uxth	r7, r4
 80075f0:	2301      	movs	r3, #1
 80075f2:	fbb1 f0f6 	udiv	r0, r1, r6
 80075f6:	0c2a      	lsrs	r2, r5, #16
 80075f8:	fb06 1110 	mls	r1, r6, r0, r1
 80075fc:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
 8007600:	fb07 f200 	mul.w	r2, r7, r0
 8007604:	428a      	cmp	r2, r1
 8007606:	d907      	bls.n	8007618 <__udivdi3+0xf8>
 8007608:	1909      	adds	r1, r1, r4
 800760a:	f100 3cff 	add.w	ip, r0, #4294967295
 800760e:	d202      	bcs.n	8007616 <__udivdi3+0xf6>
 8007610:	428a      	cmp	r2, r1
 8007612:	f200 80c3 	bhi.w	800779c <__udivdi3+0x27c>
 8007616:	4660      	mov	r0, ip
 8007618:	1a89      	subs	r1, r1, r2
 800761a:	fbb1 f2f6 	udiv	r2, r1, r6
 800761e:	b2ad      	uxth	r5, r5
 8007620:	fb06 1112 	mls	r1, r6, r2, r1
 8007624:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 8007628:	fb07 f702 	mul.w	r7, r7, r2
 800762c:	42af      	cmp	r7, r5
 800762e:	d908      	bls.n	8007642 <__udivdi3+0x122>
 8007630:	192c      	adds	r4, r5, r4
 8007632:	f102 31ff 	add.w	r1, r2, #4294967295
 8007636:	f080 8096 	bcs.w	8007766 <__udivdi3+0x246>
 800763a:	42a7      	cmp	r7, r4
 800763c:	f240 8093 	bls.w	8007766 <__udivdi3+0x246>
 8007640:	3a02      	subs	r2, #2
 8007642:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8007646:	4610      	mov	r0, r2
 8007648:	4619      	mov	r1, r3
 800764a:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800764e:	4770      	bx	lr
 8007650:	2300      	movs	r3, #0
 8007652:	461a      	mov	r2, r3
 8007654:	4610      	mov	r0, r2
 8007656:	4619      	mov	r1, r3
 8007658:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800765c:	4770      	bx	lr
 800765e:	f1c6 0520 	rsb	r5, r6, #32
 8007662:	fa22 f405 	lsr.w	r4, r2, r5
 8007666:	40b3      	lsls	r3, r6
 8007668:	431c      	orrs	r4, r3
 800766a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800766e:	fa21 f305 	lsr.w	r3, r1, r5
 8007672:	fa01 f706 	lsl.w	r7, r1, r6
 8007676:	fa20 f505 	lsr.w	r5, r0, r5
 800767a:	fbb3 fcf8 	udiv	ip, r3, r8
 800767e:	432f      	orrs	r7, r5
 8007680:	fb08 331c 	mls	r3, r8, ip, r3
 8007684:	0c3d      	lsrs	r5, r7, #16
 8007686:	fa1f fa84 	uxth.w	sl, r4
 800768a:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
 800768e:	fb0a f90c 	mul.w	r9, sl, ip
 8007692:	4599      	cmp	r9, r3
 8007694:	fa02 fb06 	lsl.w	fp, r2, r6
 8007698:	d904      	bls.n	80076a4 <__udivdi3+0x184>
 800769a:	191b      	adds	r3, r3, r4
 800769c:	f10c 32ff 	add.w	r2, ip, #4294967295
 80076a0:	d36d      	bcc.n	800777e <__udivdi3+0x25e>
 80076a2:	4694      	mov	ip, r2
 80076a4:	ebc9 0303 	rsb	r3, r9, r3
 80076a8:	fbb3 f5f8 	udiv	r5, r3, r8
 80076ac:	fb08 3315 	mls	r3, r8, r5, r3
 80076b0:	b2bf      	uxth	r7, r7
 80076b2:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
 80076b6:	fb0a f805 	mul.w	r8, sl, r5
 80076ba:	45b8      	cmp	r8, r7
 80076bc:	d904      	bls.n	80076c8 <__udivdi3+0x1a8>
 80076be:	193f      	adds	r7, r7, r4
 80076c0:	f105 33ff 	add.w	r3, r5, #4294967295
 80076c4:	d361      	bcc.n	800778a <__udivdi3+0x26a>
 80076c6:	461d      	mov	r5, r3
 80076c8:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
 80076cc:	fbac 230b 	umull	r2, r3, ip, fp
 80076d0:	ebc8 0707 	rsb	r7, r8, r7
 80076d4:	429f      	cmp	r7, r3
 80076d6:	f04f 0500 	mov.w	r5, #0
 80076da:	d349      	bcc.n	8007770 <__udivdi3+0x250>
 80076dc:	d045      	beq.n	800776a <__udivdi3+0x24a>
 80076de:	4662      	mov	r2, ip
 80076e0:	462b      	mov	r3, r5
 80076e2:	e763      	b.n	80075ac <__udivdi3+0x8c>
 80076e4:	4094      	lsls	r4, r2
 80076e6:	f1c2 0320 	rsb	r3, r2, #32
 80076ea:	fa21 fc03 	lsr.w	ip, r1, r3
 80076ee:	0c26      	lsrs	r6, r4, #16
 80076f0:	fa20 f303 	lsr.w	r3, r0, r3
 80076f4:	fa01 f502 	lsl.w	r5, r1, r2
 80076f8:	fbbc f8f6 	udiv	r8, ip, r6
 80076fc:	ea43 0105 	orr.w	r1, r3, r5
 8007700:	0c0b      	lsrs	r3, r1, #16
 8007702:	fb06 cc18 	mls	ip, r6, r8, ip
 8007706:	b2a7      	uxth	r7, r4
 8007708:	ea43 4c0c 	orr.w	ip, r3, ip, lsl #16
 800770c:	fb07 f308 	mul.w	r3, r7, r8
 8007710:	4563      	cmp	r3, ip
 8007712:	fa00 f502 	lsl.w	r5, r0, r2
 8007716:	d909      	bls.n	800772c <__udivdi3+0x20c>
 8007718:	eb1c 0c04 	adds.w	ip, ip, r4
 800771c:	f108 32ff 	add.w	r2, r8, #4294967295
 8007720:	d23a      	bcs.n	8007798 <__udivdi3+0x278>
 8007722:	4563      	cmp	r3, ip
 8007724:	d938      	bls.n	8007798 <__udivdi3+0x278>
 8007726:	f1a8 0802 	sub.w	r8, r8, #2
 800772a:	44a4      	add	ip, r4
 800772c:	ebc3 0c0c 	rsb	ip, r3, ip
 8007730:	fbbc f3f6 	udiv	r3, ip, r6
 8007734:	b289      	uxth	r1, r1
 8007736:	fb06 cc13 	mls	ip, r6, r3, ip
 800773a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800773e:	fb07 f203 	mul.w	r2, r7, r3
 8007742:	428a      	cmp	r2, r1
 8007744:	d907      	bls.n	8007756 <__udivdi3+0x236>
 8007746:	1909      	adds	r1, r1, r4
 8007748:	f103 30ff 	add.w	r0, r3, #4294967295
 800774c:	d222      	bcs.n	8007794 <__udivdi3+0x274>
 800774e:	428a      	cmp	r2, r1
 8007750:	d920      	bls.n	8007794 <__udivdi3+0x274>
 8007752:	3b02      	subs	r3, #2
 8007754:	4421      	add	r1, r4
 8007756:	1a89      	subs	r1, r1, r2
 8007758:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800775c:	e749      	b.n	80075f2 <__udivdi3+0xd2>
 800775e:	463a      	mov	r2, r7
 8007760:	e70c      	b.n	800757c <__udivdi3+0x5c>
 8007762:	4633      	mov	r3, r6
 8007764:	e71f      	b.n	80075a6 <__udivdi3+0x86>
 8007766:	460a      	mov	r2, r1
 8007768:	e76b      	b.n	8007642 <__udivdi3+0x122>
 800776a:	40b0      	lsls	r0, r6
 800776c:	4290      	cmp	r0, r2
 800776e:	d2b6      	bcs.n	80076de <__udivdi3+0x1be>
 8007770:	f10c 32ff 	add.w	r2, ip, #4294967295
 8007774:	2300      	movs	r3, #0
 8007776:	e719      	b.n	80075ac <__udivdi3+0x8c>
 8007778:	4633      	mov	r3, r6
 800777a:	4632      	mov	r2, r6
 800777c:	e716      	b.n	80075ac <__udivdi3+0x8c>
 800777e:	4599      	cmp	r9, r3
 8007780:	d98f      	bls.n	80076a2 <__udivdi3+0x182>
 8007782:	f1ac 0c02 	sub.w	ip, ip, #2
 8007786:	4423      	add	r3, r4
 8007788:	e78c      	b.n	80076a4 <__udivdi3+0x184>
 800778a:	45b8      	cmp	r8, r7
 800778c:	d99b      	bls.n	80076c6 <__udivdi3+0x1a6>
 800778e:	3d02      	subs	r5, #2
 8007790:	4427      	add	r7, r4
 8007792:	e799      	b.n	80076c8 <__udivdi3+0x1a8>
 8007794:	4603      	mov	r3, r0
 8007796:	e7de      	b.n	8007756 <__udivdi3+0x236>
 8007798:	4690      	mov	r8, r2
 800779a:	e7c7      	b.n	800772c <__udivdi3+0x20c>
 800779c:	3802      	subs	r0, #2
 800779e:	4421      	add	r1, r4
 80077a0:	e73a      	b.n	8007618 <__udivdi3+0xf8>
 80077a2:	bf00      	nop

080077a4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80077a4:	b580      	push	{r7, lr}
 80077a6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80077a8:	4b15      	ldr	r3, [pc, #84]	; (8007800 <SystemInit+0x5c>)
 80077aa:	4a15      	ldr	r2, [pc, #84]	; (8007800 <SystemInit+0x5c>)
 80077ac:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 80077b0:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80077b4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80077b8:	4b12      	ldr	r3, [pc, #72]	; (8007804 <SystemInit+0x60>)
 80077ba:	4a12      	ldr	r2, [pc, #72]	; (8007804 <SystemInit+0x60>)
 80077bc:	6812      	ldr	r2, [r2, #0]
 80077be:	f042 0201 	orr.w	r2, r2, #1
 80077c2:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80077c4:	4b0f      	ldr	r3, [pc, #60]	; (8007804 <SystemInit+0x60>)
 80077c6:	2200      	movs	r2, #0
 80077c8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80077ca:	4a0e      	ldr	r2, [pc, #56]	; (8007804 <SystemInit+0x60>)
 80077cc:	4b0d      	ldr	r3, [pc, #52]	; (8007804 <SystemInit+0x60>)
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80077d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80077d8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80077da:	4b0a      	ldr	r3, [pc, #40]	; (8007804 <SystemInit+0x60>)
 80077dc:	4a0a      	ldr	r2, [pc, #40]	; (8007808 <SystemInit+0x64>)
 80077de:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80077e0:	4b08      	ldr	r3, [pc, #32]	; (8007804 <SystemInit+0x60>)
 80077e2:	4a08      	ldr	r2, [pc, #32]	; (8007804 <SystemInit+0x60>)
 80077e4:	6812      	ldr	r2, [r2, #0]
 80077e6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80077ea:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80077ec:	4b05      	ldr	r3, [pc, #20]	; (8007804 <SystemInit+0x60>)
 80077ee:	2200      	movs	r2, #0
 80077f0:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 80077f2:	f000 f80b 	bl	800780c <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80077f6:	4b02      	ldr	r3, [pc, #8]	; (8007800 <SystemInit+0x5c>)
 80077f8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80077fc:	609a      	str	r2, [r3, #8]
#endif
}
 80077fe:	bd80      	pop	{r7, pc}
 8007800:	e000ed00 	.word	0xe000ed00
 8007804:	40023800 	.word	0x40023800
 8007808:	24003010 	.word	0x24003010

0800780c <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 800780c:	b480      	push	{r7}
 800780e:	b083      	sub	sp, #12
 8007810:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8007812:	2300      	movs	r3, #0
 8007814:	607b      	str	r3, [r7, #4]
 8007816:	2300      	movs	r3, #0
 8007818:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800781a:	4b35      	ldr	r3, [pc, #212]	; (80078f0 <SetSysClock+0xe4>)
 800781c:	4a34      	ldr	r2, [pc, #208]	; (80078f0 <SetSysClock+0xe4>)
 800781e:	6812      	ldr	r2, [r2, #0]
 8007820:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8007824:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8007826:	4b32      	ldr	r3, [pc, #200]	; (80078f0 <SetSysClock+0xe4>)
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800782e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	3301      	adds	r3, #1
 8007834:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8007836:	683b      	ldr	r3, [r7, #0]
 8007838:	2b00      	cmp	r3, #0
 800783a:	d103      	bne.n	8007844 <SetSysClock+0x38>
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8007842:	d1f0      	bne.n	8007826 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8007844:	4b2a      	ldr	r3, [pc, #168]	; (80078f0 <SetSysClock+0xe4>)
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800784c:	2b00      	cmp	r3, #0
 800784e:	d002      	beq.n	8007856 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8007850:	2301      	movs	r3, #1
 8007852:	603b      	str	r3, [r7, #0]
 8007854:	e001      	b.n	800785a <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8007856:	2300      	movs	r3, #0
 8007858:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 800785a:	683b      	ldr	r3, [r7, #0]
 800785c:	2b01      	cmp	r3, #1
 800785e:	d142      	bne.n	80078e6 <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8007860:	4b23      	ldr	r3, [pc, #140]	; (80078f0 <SetSysClock+0xe4>)
 8007862:	4a23      	ldr	r2, [pc, #140]	; (80078f0 <SetSysClock+0xe4>)
 8007864:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8007866:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800786a:	641a      	str	r2, [r3, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 800786c:	4b21      	ldr	r3, [pc, #132]	; (80078f4 <SetSysClock+0xe8>)
 800786e:	4a21      	ldr	r2, [pc, #132]	; (80078f4 <SetSysClock+0xe8>)
 8007870:	6812      	ldr	r2, [r2, #0]
 8007872:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8007876:	601a      	str	r2, [r3, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8007878:	4b1d      	ldr	r3, [pc, #116]	; (80078f0 <SetSysClock+0xe4>)
 800787a:	4a1d      	ldr	r2, [pc, #116]	; (80078f0 <SetSysClock+0xe4>)
 800787c:	6892      	ldr	r2, [r2, #8]
 800787e:	609a      	str	r2, [r3, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8007880:	4b1b      	ldr	r3, [pc, #108]	; (80078f0 <SetSysClock+0xe4>)
 8007882:	4a1b      	ldr	r2, [pc, #108]	; (80078f0 <SetSysClock+0xe4>)
 8007884:	6892      	ldr	r2, [r2, #8]
 8007886:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800788a:	609a      	str	r2, [r3, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 800788c:	4b18      	ldr	r3, [pc, #96]	; (80078f0 <SetSysClock+0xe4>)
 800788e:	4a18      	ldr	r2, [pc, #96]	; (80078f0 <SetSysClock+0xe4>)
 8007890:	6892      	ldr	r2, [r2, #8]
 8007892:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 8007896:	609a      	str	r2, [r3, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8007898:	4b15      	ldr	r3, [pc, #84]	; (80078f0 <SetSysClock+0xe4>)
 800789a:	4a17      	ldr	r2, [pc, #92]	; (80078f8 <SetSysClock+0xec>)
 800789c:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 800789e:	4b14      	ldr	r3, [pc, #80]	; (80078f0 <SetSysClock+0xe4>)
 80078a0:	4a13      	ldr	r2, [pc, #76]	; (80078f0 <SetSysClock+0xe4>)
 80078a2:	6812      	ldr	r2, [r2, #0]
 80078a4:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80078a8:	601a      	str	r2, [r3, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80078aa:	bf00      	nop
 80078ac:	4b10      	ldr	r3, [pc, #64]	; (80078f0 <SetSysClock+0xe4>)
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d0f9      	beq.n	80078ac <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80078b8:	4b10      	ldr	r3, [pc, #64]	; (80078fc <SetSysClock+0xf0>)
 80078ba:	f240 6205 	movw	r2, #1541	; 0x605
 80078be:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80078c0:	4b0b      	ldr	r3, [pc, #44]	; (80078f0 <SetSysClock+0xe4>)
 80078c2:	4a0b      	ldr	r2, [pc, #44]	; (80078f0 <SetSysClock+0xe4>)
 80078c4:	6892      	ldr	r2, [r2, #8]
 80078c6:	f022 0203 	bic.w	r2, r2, #3
 80078ca:	609a      	str	r2, [r3, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80078cc:	4b08      	ldr	r3, [pc, #32]	; (80078f0 <SetSysClock+0xe4>)
 80078ce:	4a08      	ldr	r2, [pc, #32]	; (80078f0 <SetSysClock+0xe4>)
 80078d0:	6892      	ldr	r2, [r2, #8]
 80078d2:	f042 0202 	orr.w	r2, r2, #2
 80078d6:	609a      	str	r2, [r3, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80078d8:	bf00      	nop
 80078da:	4b05      	ldr	r3, [pc, #20]	; (80078f0 <SetSysClock+0xe4>)
 80078dc:	689b      	ldr	r3, [r3, #8]
 80078de:	f003 030c 	and.w	r3, r3, #12
 80078e2:	2b08      	cmp	r3, #8
 80078e4:	d1f9      	bne.n	80078da <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 80078e6:	370c      	adds	r7, #12
 80078e8:	46bd      	mov	sp, r7
 80078ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ee:	4770      	bx	lr
 80078f0:	40023800 	.word	0x40023800
 80078f4:	40007000 	.word	0x40007000
 80078f8:	07405408 	.word	0x07405408
 80078fc:	40023c00 	.word	0x40023c00

08007900 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8007900:	b480      	push	{r7}
 8007902:	af00      	add	r7, sp, #0
}
 8007904:	46bd      	mov	sp, r7
 8007906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800790a:	4770      	bx	lr

0800790c <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800790c:	b480      	push	{r7}
 800790e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8007910:	e7fe      	b.n	8007910 <HardFault_Handler+0x4>
 8007912:	bf00      	nop

08007914 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8007914:	b480      	push	{r7}
 8007916:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8007918:	e7fe      	b.n	8007918 <MemManage_Handler+0x4>
 800791a:	bf00      	nop

0800791c <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800791c:	b480      	push	{r7}
 800791e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8007920:	e7fe      	b.n	8007920 <BusFault_Handler+0x4>
 8007922:	bf00      	nop

08007924 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8007924:	b480      	push	{r7}
 8007926:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 8007928:	e7fe      	b.n	8007928 <UsageFault_Handler+0x4>
 800792a:	bf00      	nop

0800792c <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 800792c:	b480      	push	{r7}
 800792e:	af00      	add	r7, sp, #0
}
 8007930:	46bd      	mov	sp, r7
 8007932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007936:	4770      	bx	lr

08007938 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8007938:	b480      	push	{r7}
 800793a:	af00      	add	r7, sp, #0
}
 800793c:	46bd      	mov	sp, r7
 800793e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007942:	4770      	bx	lr

08007944 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8007944:	b480      	push	{r7}
 8007946:	af00      	add	r7, sp, #0
}
 8007948:	46bd      	mov	sp, r7
 800794a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794e:	4770      	bx	lr

08007950 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8007950:	f8df d03c 	ldr.w	sp, [pc, #60]	; 8007990 <LoopFillZerobss+0x16>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8007954:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8007956:	f000 b804 	b.w	8007962 <LoopCopyDataInit>

0800795a <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800795a:	4b0e      	ldr	r3, [pc, #56]	; (8007994 <LoopFillZerobss+0x1a>)
  ldr  r3, [r3, r1]
 800795c:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800795e:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8007960:	3104      	adds	r1, #4

08007962 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8007962:	480d      	ldr	r0, [pc, #52]	; (8007998 <LoopFillZerobss+0x1e>)
  ldr  r3, =_edata
 8007964:	4b0d      	ldr	r3, [pc, #52]	; (800799c <LoopFillZerobss+0x22>)
  adds  r2, r0, r1
 8007966:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8007968:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800796a:	f4ff aff6 	bcc.w	800795a <CopyDataInit>
  ldr  r2, =_sbss
 800796e:	4a0c      	ldr	r2, [pc, #48]	; (80079a0 <LoopFillZerobss+0x26>)
  b  LoopFillZerobss
 8007970:	f000 b803 	b.w	800797a <LoopFillZerobss>

08007974 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8007974:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8007976:	f842 3b04 	str.w	r3, [r2], #4

0800797a <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800797a:	4b0a      	ldr	r3, [pc, #40]	; (80079a4 <LoopFillZerobss+0x2a>)
  cmp  r2, r3
 800797c:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800797e:	f4ff aff9 	bcc.w	8007974 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8007982:	f7ff ff0f 	bl	80077a4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007986:	f004 fa1d 	bl	800bdc4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800798a:	f000 f85b 	bl	8007a44 <main>
  bx  lr    
 800798e:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8007990:	20020000 	.word	0x20020000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 8007994:	08010c68 	.word	0x08010c68
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8007998:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800799c:	2000066c 	.word	0x2000066c
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 80079a0:	20000670 	.word	0x20000670
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80079a4:	20001000 	.word	0x20001000

080079a8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80079a8:	f7ff bffe 	b.w	80079a8 <ADC_IRQHandler>

080079ac <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80079ac:	b480      	push	{r7}
 80079ae:	b083      	sub	sp, #12
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	4603      	mov	r3, r0
 80079b4:	6039      	str	r1, [r7, #0]
 80079b6:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 80079b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80079bc:	2b00      	cmp	r3, #0
 80079be:	da0b      	bge.n	80079d8 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 80079c0:	490d      	ldr	r1, [pc, #52]	; (80079f8 <NVIC_SetPriority+0x4c>)
 80079c2:	79fb      	ldrb	r3, [r7, #7]
 80079c4:	f003 030f 	and.w	r3, r3, #15
 80079c8:	3b04      	subs	r3, #4
 80079ca:	683a      	ldr	r2, [r7, #0]
 80079cc:	b2d2      	uxtb	r2, r2
 80079ce:	0112      	lsls	r2, r2, #4
 80079d0:	b2d2      	uxtb	r2, r2
 80079d2:	440b      	add	r3, r1
 80079d4:	761a      	strb	r2, [r3, #24]
 80079d6:	e009      	b.n	80079ec <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 80079d8:	4908      	ldr	r1, [pc, #32]	; (80079fc <NVIC_SetPriority+0x50>)
 80079da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80079de:	683a      	ldr	r2, [r7, #0]
 80079e0:	b2d2      	uxtb	r2, r2
 80079e2:	0112      	lsls	r2, r2, #4
 80079e4:	b2d2      	uxtb	r2, r2
 80079e6:	440b      	add	r3, r1
 80079e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80079ec:	370c      	adds	r7, #12
 80079ee:	46bd      	mov	sp, r7
 80079f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f4:	4770      	bx	lr
 80079f6:	bf00      	nop
 80079f8:	e000ed00 	.word	0xe000ed00
 80079fc:	e000e100 	.word	0xe000e100

08007a00 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007a00:	b580      	push	{r7, lr}
 8007a02:	b082      	sub	sp, #8
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007a0e:	d301      	bcc.n	8007a14 <SysTick_Config+0x14>
 8007a10:	2301      	movs	r3, #1
 8007a12:	e011      	b.n	8007a38 <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8007a14:	4b0a      	ldr	r3, [pc, #40]	; (8007a40 <SysTick_Config+0x40>)
 8007a16:	687a      	ldr	r2, [r7, #4]
 8007a18:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8007a1c:	3a01      	subs	r2, #1
 8007a1e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 8007a20:	f04f 30ff 	mov.w	r0, #4294967295
 8007a24:	210f      	movs	r1, #15
 8007a26:	f7ff ffc1 	bl	80079ac <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8007a2a:	4b05      	ldr	r3, [pc, #20]	; (8007a40 <SysTick_Config+0x40>)
 8007a2c:	2200      	movs	r2, #0
 8007a2e:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
 8007a30:	4b03      	ldr	r3, [pc, #12]	; (8007a40 <SysTick_Config+0x40>)
 8007a32:	2207      	movs	r2, #7
 8007a34:	601a      	str	r2, [r3, #0]
  return (0);                                                  /* Function successful */
 8007a36:	2300      	movs	r3, #0
}
 8007a38:	4618      	mov	r0, r3
 8007a3a:	3708      	adds	r7, #8
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	bd80      	pop	{r7, pc}
 8007a40:	e000e010 	.word	0xe000e010

08007a44 <main>:

Robo robo;
Timer_Time robo_irq_timer;

int main(void)
{
 8007a44:	b580      	push	{r7, lr}
 8007a46:	b08c      	sub	sp, #48	; 0x30
 8007a48:	af00      	add	r7, sp, #0
  SysTick_Config(SystemCoreClock/1000);
 8007a4a:	4b43      	ldr	r3, [pc, #268]	; (8007b58 <main+0x114>)
 8007a4c:	681a      	ldr	r2, [r3, #0]
 8007a4e:	4b43      	ldr	r3, [pc, #268]	; (8007b5c <main+0x118>)
 8007a50:	fba3 1302 	umull	r1, r3, r3, r2
 8007a54:	099b      	lsrs	r3, r3, #6
 8007a56:	4618      	mov	r0, r3
 8007a58:	f7ff ffd2 	bl	8007a00 <SysTick_Config>
  float v3Bat;
  NRF24 radio;
 8007a5c:	f107 0318 	add.w	r3, r7, #24
 8007a60:	4618      	mov	r0, r3
 8007a62:	f000 ff91 	bl	8008988 <_ZN5NRF24C1Ev>
  radio.is_rx=true;
 8007a66:	2301      	movs	r3, #1
 8007a68:	773b      	strb	r3, [r7, #28]
  radio.Config();
 8007a6a:	f107 0318 	add.w	r3, r7, #24
 8007a6e:	4618      	mov	r0, r3
 8007a70:	f000 ffae 	bl	80089d0 <_ZN5NRF246ConfigEv>
  radio.NRF_CE->Set();
 8007a74:	69bb      	ldr	r3, [r7, #24]
 8007a76:	4618      	mov	r0, r3
 8007a78:	f001 fbec 	bl	8009254 <_ZN4GPIO3SetEv>

  while (1){
    if(radio.DataReady()||(radio.RxEmpty()==0)){
 8007a7c:	f107 0318 	add.w	r3, r7, #24
 8007a80:	4618      	mov	r0, r3
 8007a82:	f001 f9d3 	bl	8008e2c <_ZN5NRF249DataReadyEv>
 8007a86:	4603      	mov	r3, r0
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d107      	bne.n	8007a9c <main+0x58>
 8007a8c:	f107 0318 	add.w	r3, r7, #24
 8007a90:	4618      	mov	r0, r3
 8007a92:	f001 f9f3 	bl	8008e7c <_ZN5NRF247RxEmptyEv>
 8007a96:	4603      	mov	r3, r0
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d101      	bne.n	8007aa0 <main+0x5c>
 8007a9c:	2301      	movs	r3, #1
 8007a9e:	e000      	b.n	8007aa2 <main+0x5e>
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d056      	beq.n	8007b54 <main+0x110>
      radio.NRF_CE->Reset();
 8007aa6:	69bb      	ldr	r3, [r7, #24]
 8007aa8:	4618      	mov	r0, r3
 8007aaa:	f001 fbe3 	bl	8009274 <_ZN4GPIO5ResetEv>
      radio.CleanDataReady();
 8007aae:	f107 0318 	add.w	r3, r7, #24
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	f001 f9ce 	bl	8008e54 <_ZN5NRF2414CleanDataReadyEv>
      uint8_t data_in[5];
      radio.ReadPayload(data_in, 5);
 8007ab8:	f107 0218 	add.w	r2, r7, #24
 8007abc:	f107 0310 	add.w	r3, r7, #16
 8007ac0:	4610      	mov	r0, r2
 8007ac2:	4619      	mov	r1, r3
 8007ac4:	2205      	movs	r2, #5
 8007ac6:	f001 f8df 	bl	8008c88 <_ZN5NRF2411ReadPayloadEPhi>
      int v[3];
      for(int i2=0; i2<3; i2++){
 8007aca:	2300      	movs	r3, #0
 8007acc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007ace:	e02f      	b.n	8007b30 <main+0xec>
        if(data_in[i2]<100){
 8007ad0:	f107 0210 	add.w	r2, r7, #16
 8007ad4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ad6:	4413      	add	r3, r2
 8007ad8:	781b      	ldrb	r3, [r3, #0]
 8007ada:	2b63      	cmp	r3, #99	; 0x63
 8007adc:	d812      	bhi.n	8007b04 <main+0xc0>
          v[i2]=10*data_in[i2];
 8007ade:	f107 0210 	add.w	r2, r7, #16
 8007ae2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ae4:	4413      	add	r3, r2
 8007ae6:	781b      	ldrb	r3, [r3, #0]
 8007ae8:	461a      	mov	r2, r3
 8007aea:	4613      	mov	r3, r2
 8007aec:	009b      	lsls	r3, r3, #2
 8007aee:	4413      	add	r3, r2
 8007af0:	005b      	lsls	r3, r3, #1
 8007af2:	461a      	mov	r2, r3
 8007af4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007af6:	009b      	lsls	r3, r3, #2
 8007af8:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8007afc:	440b      	add	r3, r1
 8007afe:	f843 2c2c 	str.w	r2, [r3, #-44]
 8007b02:	e012      	b.n	8007b2a <main+0xe6>
        }
        else{
          v[i2]=-10*(data_in[i2]-100);
 8007b04:	f107 0210 	add.w	r2, r7, #16
 8007b08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b0a:	4413      	add	r3, r2
 8007b0c:	781b      	ldrb	r3, [r3, #0]
 8007b0e:	f1c3 0264 	rsb	r2, r3, #100	; 0x64
 8007b12:	4613      	mov	r3, r2
 8007b14:	009b      	lsls	r3, r3, #2
 8007b16:	4413      	add	r3, r2
 8007b18:	005b      	lsls	r3, r3, #1
 8007b1a:	461a      	mov	r2, r3
 8007b1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b1e:	009b      	lsls	r3, r3, #2
 8007b20:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8007b24:	440b      	add	r3, r1
 8007b26:	f843 2c2c 	str.w	r2, [r3, #-44]
      radio.NRF_CE->Reset();
      radio.CleanDataReady();
      uint8_t data_in[5];
      radio.ReadPayload(data_in, 5);
      int v[3];
      for(int i2=0; i2<3; i2++){
 8007b2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b2c:	3301      	adds	r3, #1
 8007b2e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007b30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b32:	2b02      	cmp	r3, #2
 8007b34:	ddcc      	ble.n	8007ad0 <main+0x8c>
        }
        else{
          v[i2]=-10*(data_in[i2]-100);
        }
      }
	  robo.set_speed(v[0], v[1], v[2]);
 8007b36:	6879      	ldr	r1, [r7, #4]
 8007b38:	68ba      	ldr	r2, [r7, #8]
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	4808      	ldr	r0, [pc, #32]	; (8007b60 <main+0x11c>)
 8007b3e:	f000 fce3 	bl	8008508 <_ZN4Robo9set_speedEiii>
	  radio.FlushRx();
 8007b42:	f107 0318 	add.w	r3, r7, #24
 8007b46:	4618      	mov	r0, r3
 8007b48:	f001 f944 	bl	8008dd4 <_ZN5NRF247FlushRxEv>
      radio.NRF_CE->Set();
 8007b4c:	69bb      	ldr	r3, [r7, #24]
 8007b4e:	4618      	mov	r0, r3
 8007b50:	f001 fb80 	bl	8009254 <_ZN4GPIO3SetEv>
    }
  }
 8007b54:	e792      	b.n	8007a7c <main+0x38>
 8007b56:	bf00      	nop
 8007b58:	20000000 	.word	0x20000000
 8007b5c:	10624dd3 	.word	0x10624dd3
 8007b60:	20000690 	.word	0x20000690

08007b64 <TIM6_DAC_IRQHandler>:
}

extern "C" {
void TIM6_DAC_IRQHandler(){
 8007b64:	b580      	push	{r7, lr}
 8007b66:	af00      	add	r7, sp, #0
  if(TIM_GetITStatus(TIM6,TIM_IT_Update)){
 8007b68:	4809      	ldr	r0, [pc, #36]	; (8007b90 <TIM6_DAC_IRQHandler+0x2c>)
 8007b6a:	2101      	movs	r1, #1
 8007b6c:	f002 f992 	bl	8009e94 <TIM_GetITStatus>
 8007b70:	4603      	mov	r3, r0
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	bf0c      	ite	eq
 8007b76:	2300      	moveq	r3, #0
 8007b78:	2301      	movne	r3, #1
 8007b7a:	b2db      	uxtb	r3, r3
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d006      	beq.n	8007b8e <TIM6_DAC_IRQHandler+0x2a>
    TIM_ClearITPendingBit(TIM6,TIM_IT_Update);
 8007b80:	4803      	ldr	r0, [pc, #12]	; (8007b90 <TIM6_DAC_IRQHandler+0x2c>)
 8007b82:	2101      	movs	r1, #1
 8007b84:	f002 f9b0 	bl	8009ee8 <TIM_ClearITPendingBit>
	robo.control_speed();
 8007b88:	4802      	ldr	r0, [pc, #8]	; (8007b94 <TIM6_DAC_IRQHandler+0x30>)
 8007b8a:	f000 fc55 	bl	8008438 <_ZN4Robo13control_speedEv>
  }
}
 8007b8e:	bd80      	pop	{r7, pc}
 8007b90:	40001000 	.word	0x40001000
 8007b94:	20000690 	.word	0x20000690

08007b98 <SysTick_Handler>:
}

extern "C"{
  void SysTick_Handler(void){
 8007b98:	b580      	push	{r7, lr}
 8007b9a:	af00      	add	r7, sp, #0
    TimingDelay_Decrement();
 8007b9c:	f000 f802 	bl	8007ba4 <_Z21TimingDelay_Decrementv>
  }
 8007ba0:	bd80      	pop	{r7, pc}
 8007ba2:	bf00      	nop

08007ba4 <_Z21TimingDelay_Decrementv>:
}

void TimingDelay_Decrement(void){
 8007ba4:	b480      	push	{r7}
 8007ba6:	af00      	add	r7, sp, #0
  if(TimingDelay != 0x00){
 8007ba8:	4b08      	ldr	r3, [pc, #32]	; (8007bcc <_Z21TimingDelay_Decrementv+0x28>)
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	bf0c      	ite	eq
 8007bb0:	2300      	moveq	r3, #0
 8007bb2:	2301      	movne	r3, #1
 8007bb4:	b2db      	uxtb	r3, r3
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d004      	beq.n	8007bc4 <_Z21TimingDelay_Decrementv+0x20>
    TimingDelay--;
 8007bba:	4b04      	ldr	r3, [pc, #16]	; (8007bcc <_Z21TimingDelay_Decrementv+0x28>)
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	1e5a      	subs	r2, r3, #1
 8007bc0:	4b02      	ldr	r3, [pc, #8]	; (8007bcc <_Z21TimingDelay_Decrementv+0x28>)
 8007bc2:	601a      	str	r2, [r3, #0]
  }
}
 8007bc4:	46bd      	mov	sp, r7
 8007bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bca:	4770      	bx	lr
 8007bcc:	2000068c 	.word	0x2000068c

08007bd0 <EVAL_AUDIO_TransferComplete_CallBack>:

/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
extern "C" void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size){
 8007bd0:	b480      	push	{r7}
 8007bd2:	b083      	sub	sp, #12
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	6078      	str	r0, [r7, #4]
 8007bd8:	6039      	str	r1, [r7, #0]
  /* TODO, implement your code here */
  return;
 8007bda:	bf00      	nop
}
 8007bdc:	370c      	adds	r7, #12
 8007bde:	46bd      	mov	sp, r7
 8007be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be4:	4770      	bx	lr
 8007be6:	bf00      	nop

08007be8 <EVAL_AUDIO_GetSampleCallBack>:

/*
 * Callback used by stm324xg_eval_audio_codec.c.
 * Refer to stm324xg_eval_audio_codec.h for more info.
 */
extern "C" uint16_t EVAL_AUDIO_GetSampleCallBack(void){
 8007be8:	b480      	push	{r7}
 8007bea:	af00      	add	r7, sp, #0
  /* TODO, implement your code here */
  return -1;
 8007bec:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8007bf0:	4618      	mov	r0, r3
 8007bf2:	46bd      	mov	sp, r7
 8007bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf8:	4770      	bx	lr
 8007bfa:	bf00      	nop

08007bfc <_Z41__static_initialization_and_destruction_0ii>:
 8007bfc:	b580      	push	{r7, lr}
 8007bfe:	b082      	sub	sp, #8
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	6078      	str	r0, [r7, #4]
 8007c04:	6039      	str	r1, [r7, #0]
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	2b01      	cmp	r3, #1
 8007c0a:	d10a      	bne.n	8007c22 <_Z41__static_initialization_and_destruction_0ii+0x26>
 8007c0c:	683a      	ldr	r2, [r7, #0]
 8007c0e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007c12:	429a      	cmp	r2, r3
 8007c14:	d105      	bne.n	8007c22 <_Z41__static_initialization_and_destruction_0ii+0x26>
	void SysTick_Handler(void);
}
void TimingDelay_Decrement(void);
void Delay_ms(uint32_t time_ms);

Robo robo;
 8007c16:	4804      	ldr	r0, [pc, #16]	; (8007c28 <_Z41__static_initialization_and_destruction_0ii+0x2c>)
 8007c18:	f000 fab4 	bl	8008184 <_ZN4RoboC1Ev>
Timer_Time robo_irq_timer;
 8007c1c:	4803      	ldr	r0, [pc, #12]	; (8007c2c <_Z41__static_initialization_and_destruction_0ii+0x30>)
 8007c1e:	f000 fa77 	bl	8008110 <_ZN10Timer_TimeC1Ev>
 * Refer to stm324xg_eval_audio_codec.h for more info.
 */
extern "C" uint16_t EVAL_AUDIO_GetSampleCallBack(void){
  /* TODO, implement your code here */
  return -1;
}
 8007c22:	3708      	adds	r7, #8
 8007c24:	46bd      	mov	sp, r7
 8007c26:	bd80      	pop	{r7, pc}
 8007c28:	20000690 	.word	0x20000690
 8007c2c:	2000071c 	.word	0x2000071c

08007c30 <_GLOBAL__sub_I_robo>:
 8007c30:	b580      	push	{r7, lr}
 8007c32:	af00      	add	r7, sp, #0
 8007c34:	2001      	movs	r0, #1
 8007c36:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8007c3a:	f7ff ffdf 	bl	8007bfc <_Z41__static_initialization_and_destruction_0ii>
 8007c3e:	bd80      	pop	{r7, pc}

08007c40 <_ZN5MySpiC1Ev>:
 *  Created on: Aug 17, 2016
 *      Author: lenovoi7
 */
#include "my_spi.h"

 MySpi::MySpi(){
 8007c40:	b590      	push	{r4, r7, lr}
 8007c42:	b08b      	sub	sp, #44	; 0x2c
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	6078      	str	r0, [r7, #4]
  CS_Gpio = new GPIO(GPIOA, GPIO_Pin_4);
 8007c48:	2008      	movs	r0, #8
 8007c4a:	f002 fe77 	bl	800a93c <_Znwj>
 8007c4e:	4604      	mov	r4, r0
 8007c50:	4620      	mov	r0, r4
 8007c52:	492e      	ldr	r1, [pc, #184]	; (8007d0c <_ZN5MySpiC1Ev+0xcc>)
 8007c54:	2210      	movs	r2, #16
 8007c56:	f001 faa3 	bl	80091a0 <_ZN4GPIOC1EP12GPIO_TypeDeft>
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	601c      	str	r4, [r3, #0]
  Spi_TimeOut=0x4000;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8007c64:	605a      	str	r2, [r3, #4]

  //MOSI, MISO, SCK GPIO configuration
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8007c66:	2001      	movs	r0, #1
 8007c68:	2101      	movs	r1, #1
 8007c6a:	f002 fa2f 	bl	800a0cc <RCC_AHB1PeriphClockCmd>
  GPIO_InitTypeDef GPIO_SPI_Pins_initstruct;
  GPIO_SPI_Pins_initstruct.GPIO_Mode	= GPIO_Mode_AF;
 8007c6e:	2302      	movs	r3, #2
 8007c70:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  GPIO_SPI_Pins_initstruct.GPIO_OType = GPIO_OType_PP;
 8007c74:	2300      	movs	r3, #0
 8007c76:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  GPIO_SPI_Pins_initstruct.GPIO_PuPd	= GPIO_PuPd_NOPULL;
 8007c7a:	2300      	movs	r3, #0
 8007c7c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  GPIO_SPI_Pins_initstruct.GPIO_Speed = GPIO_Speed_50MHz;
 8007c80:	2302      	movs	r3, #2
 8007c82:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  GPIO_SPI_Pins_initstruct.GPIO_Pin = GPIO_Pin_5|GPIO_Pin_6|GPIO_Pin_7;
 8007c86:	23e0      	movs	r3, #224	; 0xe0
 8007c88:	623b      	str	r3, [r7, #32]
  GPIO_Init(GPIOA, &GPIO_SPI_Pins_initstruct);
 8007c8a:	f107 0320 	add.w	r3, r7, #32
 8007c8e:	481f      	ldr	r0, [pc, #124]	; (8007d0c <_ZN5MySpiC1Ev+0xcc>)
 8007c90:	4619      	mov	r1, r3
 8007c92:	f002 fab1 	bl	800a1f8 <GPIO_Init>
  GPIO_PinAFConfig(GPIOA , GPIO_PinSource5 , GPIO_AF_SPI1);
 8007c96:	481d      	ldr	r0, [pc, #116]	; (8007d0c <_ZN5MySpiC1Ev+0xcc>)
 8007c98:	2105      	movs	r1, #5
 8007c9a:	2205      	movs	r2, #5
 8007c9c:	f002 fb56 	bl	800a34c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource6, GPIO_AF_SPI1);
 8007ca0:	481a      	ldr	r0, [pc, #104]	; (8007d0c <_ZN5MySpiC1Ev+0xcc>)
 8007ca2:	2106      	movs	r1, #6
 8007ca4:	2205      	movs	r2, #5
 8007ca6:	f002 fb51 	bl	800a34c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource7, GPIO_AF_SPI1);
 8007caa:	4818      	ldr	r0, [pc, #96]	; (8007d0c <_ZN5MySpiC1Ev+0xcc>)
 8007cac:	2107      	movs	r1, #7
 8007cae:	2205      	movs	r2, #5
 8007cb0:	f002 fb4c 	bl	800a34c <GPIO_PinAFConfig>

  RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1, ENABLE);
 8007cb4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8007cb8:	2101      	movs	r1, #1
 8007cba:	f002 fa43 	bl	800a144 <RCC_APB2PeriphClockCmd>
  SPI_InitTypeDef SPI_InitStruct;
  SPI_InitStruct.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_16;
 8007cbe:	2318      	movs	r3, #24
 8007cc0:	833b      	strh	r3, [r7, #24]
  SPI_InitStruct.SPI_CPHA = SPI_CPHA_1Edge;
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	82bb      	strh	r3, [r7, #20]
  SPI_InitStruct.SPI_CPOL = SPI_CPOL_Low;
 8007cc6:	2300      	movs	r3, #0
 8007cc8:	827b      	strh	r3, [r7, #18]
  SPI_InitStruct.SPI_DataSize = SPI_DataSize_8b;
 8007cca:	2300      	movs	r3, #0
 8007ccc:	823b      	strh	r3, [r7, #16]
  SPI_InitStruct.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8007cce:	2300      	movs	r3, #0
 8007cd0:	81bb      	strh	r3, [r7, #12]
  SPI_InitStruct.SPI_FirstBit = SPI_FirstBit_MSB;
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	837b      	strh	r3, [r7, #26]
  SPI_InitStruct.SPI_Mode = SPI_Mode_Master;
 8007cd6:	f44f 7382 	mov.w	r3, #260	; 0x104
 8007cda:	81fb      	strh	r3, [r7, #14]
  SPI_InitStruct.SPI_NSS = SPI_NSS_Soft;
 8007cdc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007ce0:	82fb      	strh	r3, [r7, #22]
  SPI_Init(SPI1, &SPI_InitStruct);
 8007ce2:	f107 030c 	add.w	r3, r7, #12
 8007ce6:	480a      	ldr	r0, [pc, #40]	; (8007d10 <_ZN5MySpiC1Ev+0xd0>)
 8007ce8:	4619      	mov	r1, r3
 8007cea:	f002 f953 	bl	8009f94 <SPI_Init>
  SPI_Cmd(SPI1,ENABLE);
 8007cee:	4808      	ldr	r0, [pc, #32]	; (8007d10 <_ZN5MySpiC1Ev+0xd0>)
 8007cf0:	2101      	movs	r1, #1
 8007cf2:	f002 f993 	bl	800a01c <SPI_Cmd>

  CS_Gpio->Set();
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	4618      	mov	r0, r3
 8007cfc:	f001 faaa 	bl	8009254 <_ZN4GPIO3SetEv>
 }
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	4618      	mov	r0, r3
 8007d04:	372c      	adds	r7, #44	; 0x2c
 8007d06:	46bd      	mov	sp, r7
 8007d08:	bd90      	pop	{r4, r7, pc}
 8007d0a:	bf00      	nop
 8007d0c:	40020000 	.word	0x40020000
 8007d10:	40013000 	.word	0x40013000

08007d14 <_ZN5MySpi8TransferEPhS0_i>:
int MySpi::Transfer(uint8_t *Data_IN, uint8_t *Data_OUT, int size){
 8007d14:	b590      	push	{r4, r7, lr}
 8007d16:	b087      	sub	sp, #28
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	60f8      	str	r0, [r7, #12]
 8007d1c:	60b9      	str	r1, [r7, #8]
 8007d1e:	607a      	str	r2, [r7, #4]
 8007d20:	603b      	str	r3, [r7, #0]
  CS_Gpio->Reset();
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	4618      	mov	r0, r3
 8007d28:	f001 faa4 	bl	8009274 <_ZN4GPIO5ResetEv>
  SPI_I2S_ReceiveData(SPI1);
 8007d2c:	483a      	ldr	r0, [pc, #232]	; (8007e18 <_ZN5MySpi8TransferEPhS0_i+0x104>)
 8007d2e:	f002 f995 	bl	800a05c <SPI_I2S_ReceiveData>
  while(SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE) == RESET);
 8007d32:	bf00      	nop
 8007d34:	4838      	ldr	r0, [pc, #224]	; (8007e18 <_ZN5MySpi8TransferEPhS0_i+0x104>)
 8007d36:	2102      	movs	r1, #2
 8007d38:	f002 f9ac 	bl	800a094 <SPI_I2S_GetFlagStatus>
 8007d3c:	4603      	mov	r3, r0
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	bf14      	ite	ne
 8007d42:	2300      	movne	r3, #0
 8007d44:	2301      	moveq	r3, #1
 8007d46:	b2db      	uxtb	r3, r3
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d1f3      	bne.n	8007d34 <_ZN5MySpi8TransferEPhS0_i+0x20>

  for(int i=0; i<size; i++){
 8007d4c:	2300      	movs	r3, #0
 8007d4e:	617b      	str	r3, [r7, #20]
 8007d50:	e03a      	b.n	8007dc8 <_ZN5MySpi8TransferEPhS0_i+0xb4>
	SPI_I2S_SendData(SPI1, Data_OUT[i]);
 8007d52:	697b      	ldr	r3, [r7, #20]
 8007d54:	687a      	ldr	r2, [r7, #4]
 8007d56:	4413      	add	r3, r2
 8007d58:	781b      	ldrb	r3, [r3, #0]
 8007d5a:	482f      	ldr	r0, [pc, #188]	; (8007e18 <_ZN5MySpi8TransferEPhS0_i+0x104>)
 8007d5c:	4619      	mov	r1, r3
 8007d5e:	f002 f98b 	bl	800a078 <SPI_I2S_SendData>
	while(SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE) == RESET);
 8007d62:	bf00      	nop
 8007d64:	482c      	ldr	r0, [pc, #176]	; (8007e18 <_ZN5MySpi8TransferEPhS0_i+0x104>)
 8007d66:	2102      	movs	r1, #2
 8007d68:	f002 f994 	bl	800a094 <SPI_I2S_GetFlagStatus>
 8007d6c:	4603      	mov	r3, r0
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	bf14      	ite	ne
 8007d72:	2300      	movne	r3, #0
 8007d74:	2301      	moveq	r3, #1
 8007d76:	b2db      	uxtb	r3, r3
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d1f3      	bne.n	8007d64 <_ZN5MySpi8TransferEPhS0_i+0x50>

	while (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_BSY) == SET);
 8007d7c:	bf00      	nop
 8007d7e:	4826      	ldr	r0, [pc, #152]	; (8007e18 <_ZN5MySpi8TransferEPhS0_i+0x104>)
 8007d80:	2180      	movs	r1, #128	; 0x80
 8007d82:	f002 f987 	bl	800a094 <SPI_I2S_GetFlagStatus>
 8007d86:	4603      	mov	r3, r0
 8007d88:	2b01      	cmp	r3, #1
 8007d8a:	bf14      	ite	ne
 8007d8c:	2300      	movne	r3, #0
 8007d8e:	2301      	moveq	r3, #1
 8007d90:	b2db      	uxtb	r3, r3
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d1f3      	bne.n	8007d7e <_ZN5MySpi8TransferEPhS0_i+0x6a>

	while (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE) == RESET);
 8007d96:	bf00      	nop
 8007d98:	481f      	ldr	r0, [pc, #124]	; (8007e18 <_ZN5MySpi8TransferEPhS0_i+0x104>)
 8007d9a:	2101      	movs	r1, #1
 8007d9c:	f002 f97a 	bl	800a094 <SPI_I2S_GetFlagStatus>
 8007da0:	4603      	mov	r3, r0
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	bf14      	ite	ne
 8007da6:	2300      	movne	r3, #0
 8007da8:	2301      	moveq	r3, #1
 8007daa:	b2db      	uxtb	r3, r3
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d1f3      	bne.n	8007d98 <_ZN5MySpi8TransferEPhS0_i+0x84>
    Data_IN[i] = SPI_I2S_ReceiveData(SPI1);
 8007db0:	697b      	ldr	r3, [r7, #20]
 8007db2:	68ba      	ldr	r2, [r7, #8]
 8007db4:	18d4      	adds	r4, r2, r3
 8007db6:	4818      	ldr	r0, [pc, #96]	; (8007e18 <_ZN5MySpi8TransferEPhS0_i+0x104>)
 8007db8:	f002 f950 	bl	800a05c <SPI_I2S_ReceiveData>
 8007dbc:	4603      	mov	r3, r0
 8007dbe:	b2db      	uxtb	r3, r3
 8007dc0:	7023      	strb	r3, [r4, #0]
int MySpi::Transfer(uint8_t *Data_IN, uint8_t *Data_OUT, int size){
  CS_Gpio->Reset();
  SPI_I2S_ReceiveData(SPI1);
  while(SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE) == RESET);

  for(int i=0; i<size; i++){
 8007dc2:	697b      	ldr	r3, [r7, #20]
 8007dc4:	3301      	adds	r3, #1
 8007dc6:	617b      	str	r3, [r7, #20]
 8007dc8:	697a      	ldr	r2, [r7, #20]
 8007dca:	683b      	ldr	r3, [r7, #0]
 8007dcc:	429a      	cmp	r2, r3
 8007dce:	dbc0      	blt.n	8007d52 <_ZN5MySpi8TransferEPhS0_i+0x3e>

	while (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE) == RESET);
    Data_IN[i] = SPI_I2S_ReceiveData(SPI1);
  }

  while(SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_BSY) == SET);
 8007dd0:	bf00      	nop
 8007dd2:	4811      	ldr	r0, [pc, #68]	; (8007e18 <_ZN5MySpi8TransferEPhS0_i+0x104>)
 8007dd4:	2180      	movs	r1, #128	; 0x80
 8007dd6:	f002 f95d 	bl	800a094 <SPI_I2S_GetFlagStatus>
 8007dda:	4603      	mov	r3, r0
 8007ddc:	2b01      	cmp	r3, #1
 8007dde:	bf14      	ite	ne
 8007de0:	2300      	movne	r3, #0
 8007de2:	2301      	moveq	r3, #1
 8007de4:	b2db      	uxtb	r3, r3
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d1f3      	bne.n	8007dd2 <_ZN5MySpi8TransferEPhS0_i+0xbe>
  while(SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE) == RESET);
 8007dea:	bf00      	nop
 8007dec:	480a      	ldr	r0, [pc, #40]	; (8007e18 <_ZN5MySpi8TransferEPhS0_i+0x104>)
 8007dee:	2102      	movs	r1, #2
 8007df0:	f002 f950 	bl	800a094 <SPI_I2S_GetFlagStatus>
 8007df4:	4603      	mov	r3, r0
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	bf14      	ite	ne
 8007dfa:	2300      	movne	r3, #0
 8007dfc:	2301      	moveq	r3, #1
 8007dfe:	b2db      	uxtb	r3, r3
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d1f3      	bne.n	8007dec <_ZN5MySpi8TransferEPhS0_i+0xd8>
  CS_Gpio->Set();
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	4618      	mov	r0, r3
 8007e0a:	f001 fa23 	bl	8009254 <_ZN4GPIO3SetEv>

  return 1;
 8007e0e:	2301      	movs	r3, #1
}
 8007e10:	4618      	mov	r0, r3
 8007e12:	371c      	adds	r7, #28
 8007e14:	46bd      	mov	sp, r7
 8007e16:	bd90      	pop	{r4, r7, pc}
 8007e18:	40013000 	.word	0x40013000

08007e1c <_ZN3adc10ADC_ConfigEiP12GPIO_TypeDeft>:
#include "stm32f4_discovery.h"
#include "adc.h"

__IO uint32_t ADC_Conversao;

void adc::ADC_Config(int channel, GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin){
 8007e1c:	b580      	push	{r7, lr}
 8007e1e:	b0a0      	sub	sp, #128	; 0x80
 8007e20:	af00      	add	r7, sp, #0
 8007e22:	60f8      	str	r0, [r7, #12]
 8007e24:	60b9      	str	r1, [r7, #8]
 8007e26:	607a      	str	r2, [r7, #4]
 8007e28:	807b      	strh	r3, [r7, #2]
    ADC_CommonInitTypeDef ADC_CommonInitStructure;
    DMA_InitTypeDef       DMA_InitStructure;
    GPIO_InitTypeDef      GPIO_InitStructure;

    /* Enable ADCx, DMA and GPIO clocks ****************************************/
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 8007e2a:	f44f 7080 	mov.w	r0, #256	; 0x100
 8007e2e:	2101      	movs	r1, #1
 8007e30:	f002 f988 	bl	800a144 <RCC_APB2PeriphClockCmd>
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC | RCC_AHB1Periph_DMA2, ENABLE);
 8007e34:	4866      	ldr	r0, [pc, #408]	; (8007fd0 <_ZN3adc10ADC_ConfigEiP12GPIO_TypeDeft+0x1b4>)
 8007e36:	2101      	movs	r1, #1
 8007e38:	f002 f948 	bl	800a0cc <RCC_AHB1PeriphClockCmd>

    /* Configure ADC3 Channelx pin as analog input ******************************/

	GPIO_InitStructure.GPIO_Mode=GPIO_Mode_AN;
 8007e3c:	2303      	movs	r3, #3
 8007e3e:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8007e42:	2300      	movs	r3, #0
 8007e44:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	GPIO_InitStructure.GPIO_Pin=GPIO_Pin;
 8007e48:	887b      	ldrh	r3, [r7, #2]
 8007e4a:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_Init(GPIOx, &GPIO_InitStructure);
 8007e4c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8007e50:	6878      	ldr	r0, [r7, #4]
 8007e52:	4619      	mov	r1, r3
 8007e54:	f002 f9d0 	bl	800a1f8 <GPIO_Init>

    /* DMA2 Stream0 channel0 configuration **************************************/

    DMA_InitStructure.DMA_Channel = DMA_Channel_0;
 8007e58:	2300      	movs	r3, #0
 8007e5a:	617b      	str	r3, [r7, #20]
   	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)&(ADC1->DR);
 8007e5c:	4b5d      	ldr	r3, [pc, #372]	; (8007fd4 <_ZN3adc10ADC_ConfigEiP12GPIO_TypeDeft+0x1b8>)
 8007e5e:	61bb      	str	r3, [r7, #24]
   	DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)&ADC_Conversao;
 8007e60:	4b5d      	ldr	r3, [pc, #372]	; (8007fd8 <_ZN3adc10ADC_ConfigEiP12GPIO_TypeDeft+0x1bc>)
 8007e62:	61fb      	str	r3, [r7, #28]
   	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory; //DMA_DIR_PeripheralSRC;
 8007e64:	2300      	movs	r3, #0
 8007e66:	623b      	str	r3, [r7, #32]
   	DMA_InitStructure.DMA_BufferSize = 1;
 8007e68:	2301      	movs	r3, #1
 8007e6a:	627b      	str	r3, [r7, #36]	; 0x24
   	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	62bb      	str	r3, [r7, #40]	; 0x28
   	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Disable;
 8007e70:	2300      	movs	r3, #0
 8007e72:	62fb      	str	r3, [r7, #44]	; 0x2c
   	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
 8007e74:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007e78:	633b      	str	r3, [r7, #48]	; 0x30
  	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
 8007e7a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007e7e:	637b      	str	r3, [r7, #52]	; 0x34
   	DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;
 8007e80:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007e84:	63bb      	str	r3, [r7, #56]	; 0x38
   	DMA_InitStructure.DMA_Priority = DMA_Priority_High;
 8007e86:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007e8a:	63fb      	str	r3, [r7, #60]	; 0x3c
   	//DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
   	DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Disable;          //!< Specifies if the FIFO mode or Direct mode will be used for the specified Stream.
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	643b      	str	r3, [r7, #64]	; 0x40
   	DMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_HalfFull;      //!< Specifies the FIFO threshold level. Its set to full mode for no special reason. So in the future we need to analyze more carefully
 8007e90:	2301      	movs	r3, #1
 8007e92:	647b      	str	r3, [r7, #68]	; 0x44
    //quoting page 228: FIFO error will be generated when the stream is enabled, then the stream will be AUTOMATICALLY DISABLED."
   	DMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;        //!< Specifies the Burst transfer configuration for the memory transfers.
 8007e94:	2300      	movs	r3, #0
 8007e96:	64bb      	str	r3, [r7, #72]	; 0x48
    //  DMA_InitStructure.DMA_PeripheralBurst: The burst mode is possible only if the address Increment mode is enabled. */
   	DMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 8007e98:	2300      	movs	r3, #0
 8007e9a:	64fb      	str	r3, [r7, #76]	; 0x4c
   	DMA_Init(DMA2_Stream0, &DMA_InitStructure);
 8007e9c:	f107 0314 	add.w	r3, r7, #20
 8007ea0:	484e      	ldr	r0, [pc, #312]	; (8007fdc <_ZN3adc10ADC_ConfigEiP12GPIO_TypeDeft+0x1c0>)
 8007ea2:	4619      	mov	r1, r3
 8007ea4:	f002 fa98 	bl	800a3d8 <DMA_Init>

   	/* Enable DMA1 channel1 */
   	DMA_Cmd(DMA2_Stream0, ENABLE);
 8007ea8:	484c      	ldr	r0, [pc, #304]	; (8007fdc <_ZN3adc10ADC_ConfigEiP12GPIO_TypeDeft+0x1c0>)
 8007eaa:	2101      	movs	r1, #1
 8007eac:	f002 faea 	bl	800a484 <DMA_Cmd>
   	//Waiting until the DMA Stream is enable
   	while(DMA_GetCmdStatus(DMA2_Stream0) == DISABLE);
 8007eb0:	bf00      	nop
 8007eb2:	484a      	ldr	r0, [pc, #296]	; (8007fdc <_ZN3adc10ADC_ConfigEiP12GPIO_TypeDeft+0x1c0>)
 8007eb4:	f002 fb02 	bl	800a4bc <DMA_GetCmdStatus>
 8007eb8:	4603      	mov	r3, r0
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	bf14      	ite	ne
 8007ebe:	2300      	movne	r3, #0
 8007ec0:	2301      	moveq	r3, #1
 8007ec2:	b2db      	uxtb	r3, r3
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d1f4      	bne.n	8007eb2 <_ZN3adc10ADC_ConfigEiP12GPIO_TypeDeft+0x96>

    /* ADC Common Init **********************************************************/

   	ADC_CommonInitStructure.ADC_Mode = ADC_Mode_Independent;
 8007ec8:	2300      	movs	r3, #0
 8007eca:	65bb      	str	r3, [r7, #88]	; 0x58
   	ADC_CommonInitStructure.ADC_Prescaler = ADC_Prescaler_Div2;
 8007ecc:	2300      	movs	r3, #0
 8007ece:	65fb      	str	r3, [r7, #92]	; 0x5c
   	ADC_CommonInitStructure.ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;//ADC_DMAAccessMode_2;//ADC_Direct_memory_access_mode_for_multi_mode
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	663b      	str	r3, [r7, #96]	; 0x60
   	ADC_CommonInitStructure.ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
 8007ed4:	2300      	movs	r3, #0
 8007ed6:	667b      	str	r3, [r7, #100]	; 0x64
   	ADC_CommonInit(&ADC_CommonInitStructure);
 8007ed8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8007edc:	4618      	mov	r0, r3
 8007ede:	f002 fbdd 	bl	800a69c <ADC_CommonInit>

    /* ADC1 Init ****************************************************************/

	ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;//!< Configures the ADC resolution dual mode.
 8007ee2:	2300      	movs	r3, #0
 8007ee4:	66bb      	str	r3, [r7, #104]	; 0x68
	//ADC_InitStructure.ADC_Mode = ADC_Mode_Independent; See ref. sec 11.3.5
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
 8007ee6:	2300      	movs	r3, #0
 8007ee8:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
	ADC_InitStructure.ADC_ContinuousConvMode = ENABLE;
 8007eec:	2301      	movs	r3, #1
 8007eee:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
	ADC_InitStructure.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;//!< Select the external trigger edge and enable the trigger of a regular group. */
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	673b      	str	r3, [r7, #112]	; 0x70
	//ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConvEdge_None;//ADC_ExternalTrigConv_None;
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	67bb      	str	r3, [r7, #120]	; 0x78
	//ADC_InitStructure.ADC_NbrOfChannel = NR_CANAIS;
	ADC_InitStructure.ADC_NbrOfConversion = 1;  /*!< Specifies the number of ADC conversions
 8007efa:	2301      	movs	r3, #1
 8007efc:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
		                                               that will be done using the sequencer for
		                                               regular channel group.
		                                               This parameter must range from 1 to 16. */
	ADC_Init(ADC1, &ADC_InitStructure);
 8007f00:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8007f04:	4836      	ldr	r0, [pc, #216]	; (8007fe0 <_ZN3adc10ADC_ConfigEiP12GPIO_TypeDeft+0x1c4>)
 8007f06:	4619      	mov	r1, r3
 8007f08:	f002 fb74 	bl	800a5f4 <ADC_Init>

	/* ADC3 regular channelx configuration **************************************/
  if(channel==10)
 8007f0c:	68bb      	ldr	r3, [r7, #8]
 8007f0e:	2b0a      	cmp	r3, #10
 8007f10:	d106      	bne.n	8007f20 <_ZN3adc10ADC_ConfigEiP12GPIO_TypeDeft+0x104>
	ADC_RegularChannelConfig(ADC1, ADC_Channel_10, 1, ADC_SampleTime_15Cycles);
 8007f12:	4833      	ldr	r0, [pc, #204]	; (8007fe0 <_ZN3adc10ADC_ConfigEiP12GPIO_TypeDeft+0x1c4>)
 8007f14:	210a      	movs	r1, #10
 8007f16:	2201      	movs	r2, #1
 8007f18:	2301      	movs	r3, #1
 8007f1a:	f002 fc03 	bl	800a724 <ADC_RegularChannelConfig>
 8007f1e:	e044      	b.n	8007faa <_ZN3adc10ADC_ConfigEiP12GPIO_TypeDeft+0x18e>
  else if (channel==9)
 8007f20:	68bb      	ldr	r3, [r7, #8]
 8007f22:	2b09      	cmp	r3, #9
 8007f24:	d106      	bne.n	8007f34 <_ZN3adc10ADC_ConfigEiP12GPIO_TypeDeft+0x118>
	  ADC_RegularChannelConfig(ADC1, ADC_Channel_9, 1, ADC_SampleTime_15Cycles);
 8007f26:	482e      	ldr	r0, [pc, #184]	; (8007fe0 <_ZN3adc10ADC_ConfigEiP12GPIO_TypeDeft+0x1c4>)
 8007f28:	2109      	movs	r1, #9
 8007f2a:	2201      	movs	r2, #1
 8007f2c:	2301      	movs	r3, #1
 8007f2e:	f002 fbf9 	bl	800a724 <ADC_RegularChannelConfig>
 8007f32:	e03a      	b.n	8007faa <_ZN3adc10ADC_ConfigEiP12GPIO_TypeDeft+0x18e>
  else if(channel==8)
 8007f34:	68bb      	ldr	r3, [r7, #8]
 8007f36:	2b08      	cmp	r3, #8
 8007f38:	d106      	bne.n	8007f48 <_ZN3adc10ADC_ConfigEiP12GPIO_TypeDeft+0x12c>
	  ADC_RegularChannelConfig(ADC1, ADC_Channel_8, 1, ADC_SampleTime_15Cycles);
 8007f3a:	4829      	ldr	r0, [pc, #164]	; (8007fe0 <_ZN3adc10ADC_ConfigEiP12GPIO_TypeDeft+0x1c4>)
 8007f3c:	2108      	movs	r1, #8
 8007f3e:	2201      	movs	r2, #1
 8007f40:	2301      	movs	r3, #1
 8007f42:	f002 fbef 	bl	800a724 <ADC_RegularChannelConfig>
 8007f46:	e030      	b.n	8007faa <_ZN3adc10ADC_ConfigEiP12GPIO_TypeDeft+0x18e>
  else if(channel==7)
 8007f48:	68bb      	ldr	r3, [r7, #8]
 8007f4a:	2b07      	cmp	r3, #7
 8007f4c:	d106      	bne.n	8007f5c <_ZN3adc10ADC_ConfigEiP12GPIO_TypeDeft+0x140>
	  ADC_RegularChannelConfig(ADC1, ADC_Channel_7, 1, ADC_SampleTime_15Cycles);
 8007f4e:	4824      	ldr	r0, [pc, #144]	; (8007fe0 <_ZN3adc10ADC_ConfigEiP12GPIO_TypeDeft+0x1c4>)
 8007f50:	2107      	movs	r1, #7
 8007f52:	2201      	movs	r2, #1
 8007f54:	2301      	movs	r3, #1
 8007f56:	f002 fbe5 	bl	800a724 <ADC_RegularChannelConfig>
 8007f5a:	e026      	b.n	8007faa <_ZN3adc10ADC_ConfigEiP12GPIO_TypeDeft+0x18e>
  else if(channel==6)
 8007f5c:	68bb      	ldr	r3, [r7, #8]
 8007f5e:	2b06      	cmp	r3, #6
 8007f60:	d106      	bne.n	8007f70 <_ZN3adc10ADC_ConfigEiP12GPIO_TypeDeft+0x154>
	  ADC_RegularChannelConfig(ADC1, ADC_Channel_6, 1, ADC_SampleTime_15Cycles);
 8007f62:	481f      	ldr	r0, [pc, #124]	; (8007fe0 <_ZN3adc10ADC_ConfigEiP12GPIO_TypeDeft+0x1c4>)
 8007f64:	2106      	movs	r1, #6
 8007f66:	2201      	movs	r2, #1
 8007f68:	2301      	movs	r3, #1
 8007f6a:	f002 fbdb 	bl	800a724 <ADC_RegularChannelConfig>
 8007f6e:	e01c      	b.n	8007faa <_ZN3adc10ADC_ConfigEiP12GPIO_TypeDeft+0x18e>
  else if(channel==5)
 8007f70:	68bb      	ldr	r3, [r7, #8]
 8007f72:	2b05      	cmp	r3, #5
 8007f74:	d106      	bne.n	8007f84 <_ZN3adc10ADC_ConfigEiP12GPIO_TypeDeft+0x168>
	  ADC_RegularChannelConfig(ADC1, ADC_Channel_5, 1, ADC_SampleTime_15Cycles);
 8007f76:	481a      	ldr	r0, [pc, #104]	; (8007fe0 <_ZN3adc10ADC_ConfigEiP12GPIO_TypeDeft+0x1c4>)
 8007f78:	2105      	movs	r1, #5
 8007f7a:	2201      	movs	r2, #1
 8007f7c:	2301      	movs	r3, #1
 8007f7e:	f002 fbd1 	bl	800a724 <ADC_RegularChannelConfig>
 8007f82:	e012      	b.n	8007faa <_ZN3adc10ADC_ConfigEiP12GPIO_TypeDeft+0x18e>
  else if(channel==4)
 8007f84:	68bb      	ldr	r3, [r7, #8]
 8007f86:	2b04      	cmp	r3, #4
 8007f88:	d106      	bne.n	8007f98 <_ZN3adc10ADC_ConfigEiP12GPIO_TypeDeft+0x17c>
	  ADC_RegularChannelConfig(ADC1, ADC_Channel_4, 1, ADC_SampleTime_15Cycles);
 8007f8a:	4815      	ldr	r0, [pc, #84]	; (8007fe0 <_ZN3adc10ADC_ConfigEiP12GPIO_TypeDeft+0x1c4>)
 8007f8c:	2104      	movs	r1, #4
 8007f8e:	2201      	movs	r2, #1
 8007f90:	2301      	movs	r3, #1
 8007f92:	f002 fbc7 	bl	800a724 <ADC_RegularChannelConfig>
 8007f96:	e008      	b.n	8007faa <_ZN3adc10ADC_ConfigEiP12GPIO_TypeDeft+0x18e>
  else if(channel==3)
 8007f98:	68bb      	ldr	r3, [r7, #8]
 8007f9a:	2b03      	cmp	r3, #3
 8007f9c:	d105      	bne.n	8007faa <_ZN3adc10ADC_ConfigEiP12GPIO_TypeDeft+0x18e>
	  ADC_RegularChannelConfig(ADC1, ADC_Channel_3, 1, ADC_SampleTime_15Cycles);
 8007f9e:	4810      	ldr	r0, [pc, #64]	; (8007fe0 <_ZN3adc10ADC_ConfigEiP12GPIO_TypeDeft+0x1c4>)
 8007fa0:	2103      	movs	r1, #3
 8007fa2:	2201      	movs	r2, #1
 8007fa4:	2301      	movs	r3, #1
 8007fa6:	f002 fbbd 	bl	800a724 <ADC_RegularChannelConfig>


   /* Enable DMA request after last transfer (Single-ADC mode) */
    ADC_DMARequestAfterLastTransferCmd(ADC1, ENABLE);
 8007faa:	480d      	ldr	r0, [pc, #52]	; (8007fe0 <_ZN3adc10ADC_ConfigEiP12GPIO_TypeDeft+0x1c4>)
 8007fac:	2101      	movs	r1, #1
 8007fae:	f002 fca9 	bl	800a904 <ADC_DMARequestAfterLastTransferCmd>

    /* Enable ADC1 DMA */
    ADC_DMACmd(ADC1, ENABLE);
 8007fb2:	480b      	ldr	r0, [pc, #44]	; (8007fe0 <_ZN3adc10ADC_ConfigEiP12GPIO_TypeDeft+0x1c4>)
 8007fb4:	2101      	movs	r1, #1
 8007fb6:	f002 fc89 	bl	800a8cc <ADC_DMACmd>

    /* Enable ADC1 */
    ADC_Cmd(ADC1, ENABLE);
 8007fba:	4809      	ldr	r0, [pc, #36]	; (8007fe0 <_ZN3adc10ADC_ConfigEiP12GPIO_TypeDeft+0x1c4>)
 8007fbc:	2101      	movs	r1, #1
 8007fbe:	f002 fb95 	bl	800a6ec <ADC_Cmd>

	ADC_SoftwareStartConv(ADC1);
 8007fc2:	4807      	ldr	r0, [pc, #28]	; (8007fe0 <_ZN3adc10ADC_ConfigEiP12GPIO_TypeDeft+0x1c4>)
 8007fc4:	f002 fc72 	bl	800a8ac <ADC_SoftwareStartConv>
}
 8007fc8:	3780      	adds	r7, #128	; 0x80
 8007fca:	46bd      	mov	sp, r7
 8007fcc:	bd80      	pop	{r7, pc}
 8007fce:	bf00      	nop
 8007fd0:	00400004 	.word	0x00400004
 8007fd4:	4001204c 	.word	0x4001204c
 8007fd8:	20000720 	.word	0x20000720
 8007fdc:	40026410 	.word	0x40026410
 8007fe0:	40012000 	.word	0x40012000

08007fe4 <_ZN3adc17adc_getConversionEv>:

float adc::adc_getConversion(void){
 8007fe4:	b480      	push	{r7}
 8007fe6:	b085      	sub	sp, #20
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	6078      	str	r0, [r7, #4]
  float c;
  c = (float)ADC_Conversao*330*3250/(5280*0xFFF);
 8007fec:	4b0e      	ldr	r3, [pc, #56]	; (8008028 <_ZN3adc17adc_getConversionEv+0x44>)
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	ee07 3a90 	vmov	s15, r3
 8007ff4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007ff8:	eddf 7a0c 	vldr	s15, [pc, #48]	; 800802c <_ZN3adc17adc_getConversionEv+0x48>
 8007ffc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008000:	eddf 7a0b 	vldr	s15, [pc, #44]	; 8008030 <_ZN3adc17adc_getConversionEv+0x4c>
 8008004:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008008:	eddf 7a0a 	vldr	s15, [pc, #40]	; 8008034 <_ZN3adc17adc_getConversionEv+0x50>
 800800c:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8008010:	edc7 7a03 	vstr	s15, [r7, #12]
  return c;
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	ee07 3a90 	vmov	s15, r3
}
 800801a:	eeb0 0a67 	vmov.f32	s0, s15
 800801e:	3714      	adds	r7, #20
 8008020:	46bd      	mov	sp, r7
 8008022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008026:	4770      	bx	lr
 8008028:	20000720 	.word	0x20000720
 800802c:	43a50000 	.word	0x43a50000
 8008030:	454b2000 	.word	0x454b2000
 8008034:	4ba4f5b0 	.word	0x4ba4f5b0

08008038 <_ZN11Timer_Time2C1Ev>:
 */
#include "stm32f4xx.h"
#include "stm32f4_discovery.h"
#include "TimerTime2.h"

Timer_Time2::Timer_Time2(){
 8008038:	b580      	push	{r7, lr}
 800803a:	b086      	sub	sp, #24
 800803c:	af00      	add	r7, sp, #0
 800803e:	6078      	str	r0, [r7, #4]
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM7, ENABLE);
 8008040:	2020      	movs	r0, #32
 8008042:	2101      	movs	r1, #1
 8008044:	f002 f860 	bl	800a108 <RCC_APB1PeriphClockCmd>
	TIM_DeInit(TIM7);
 8008048:	480d      	ldr	r0, [pc, #52]	; (8008080 <_ZN11Timer_Time2C1Ev+0x48>)
 800804a:	f001 fa9d 	bl	8009588 <TIM_DeInit>

	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	TIM_TimeBaseStructure.TIM_ClockDivision=0;
 800804e:	2300      	movs	r3, #0
 8008050:	82bb      	strh	r3, [r7, #20]
	TIM_TimeBaseStructure.TIM_CounterMode=TIM_CounterMode_Up;
 8008052:	2300      	movs	r3, #0
 8008054:	81fb      	strh	r3, [r7, #14]
	TIM_TimeBaseStructure.TIM_Prescaler=(SystemCoreClock);
 8008056:	4b0b      	ldr	r3, [pc, #44]	; (8008084 <_ZN11Timer_Time2C1Ev+0x4c>)
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	b29b      	uxth	r3, r3
 800805c:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseStructure.TIM_Period=1000000;
 800805e:	4b0a      	ldr	r3, [pc, #40]	; (8008088 <_ZN11Timer_Time2C1Ev+0x50>)
 8008060:	613b      	str	r3, [r7, #16]
	TIM_TimeBaseInit(TIM7,&TIM_TimeBaseStructure);
 8008062:	f107 030c 	add.w	r3, r7, #12
 8008066:	4806      	ldr	r0, [pc, #24]	; (8008080 <_ZN11Timer_Time2C1Ev+0x48>)
 8008068:	4619      	mov	r1, r3
 800806a:	f001 fb6b 	bl	8009744 <TIM_TimeBaseInit>

	//codigo novo
	TIM_Cmd(TIM7,ENABLE);
 800806e:	4804      	ldr	r0, [pc, #16]	; (8008080 <_ZN11Timer_Time2C1Ev+0x48>)
 8008070:	2101      	movs	r1, #1
 8008072:	f001 fc0b 	bl	800988c <TIM_Cmd>
};
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	4618      	mov	r0, r3
 800807a:	3718      	adds	r7, #24
 800807c:	46bd      	mov	sp, r7
 800807e:	bd80      	pop	{r7, pc}
 8008080:	40001400 	.word	0x40001400
 8008084:	20000000 	.word	0x20000000
 8008088:	000f4240 	.word	0x000f4240

0800808c <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800808c:	b480      	push	{r7}
 800808e:	b083      	sub	sp, #12
 8008090:	af00      	add	r7, sp, #0
 8008092:	4603      	mov	r3, r0
 8008094:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8008096:	4b08      	ldr	r3, [pc, #32]	; (80080b8 <NVIC_EnableIRQ+0x2c>)
 8008098:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800809c:	0952      	lsrs	r2, r2, #5
 800809e:	79f9      	ldrb	r1, [r7, #7]
 80080a0:	f001 011f 	and.w	r1, r1, #31
 80080a4:	2001      	movs	r0, #1
 80080a6:	fa00 f101 	lsl.w	r1, r0, r1
 80080aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80080ae:	370c      	adds	r7, #12
 80080b0:	46bd      	mov	sp, r7
 80080b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b6:	4770      	bx	lr
 80080b8:	e000e100 	.word	0xe000e100

080080bc <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80080bc:	b480      	push	{r7}
 80080be:	b083      	sub	sp, #12
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	4603      	mov	r3, r0
 80080c4:	6039      	str	r1, [r7, #0]
 80080c6:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 80080c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	da0b      	bge.n	80080e8 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 80080d0:	490d      	ldr	r1, [pc, #52]	; (8008108 <NVIC_SetPriority+0x4c>)
 80080d2:	79fb      	ldrb	r3, [r7, #7]
 80080d4:	f003 030f 	and.w	r3, r3, #15
 80080d8:	3b04      	subs	r3, #4
 80080da:	683a      	ldr	r2, [r7, #0]
 80080dc:	b2d2      	uxtb	r2, r2
 80080de:	0112      	lsls	r2, r2, #4
 80080e0:	b2d2      	uxtb	r2, r2
 80080e2:	440b      	add	r3, r1
 80080e4:	761a      	strb	r2, [r3, #24]
 80080e6:	e009      	b.n	80080fc <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 80080e8:	4908      	ldr	r1, [pc, #32]	; (800810c <NVIC_SetPriority+0x50>)
 80080ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80080ee:	683a      	ldr	r2, [r7, #0]
 80080f0:	b2d2      	uxtb	r2, r2
 80080f2:	0112      	lsls	r2, r2, #4
 80080f4:	b2d2      	uxtb	r2, r2
 80080f6:	440b      	add	r3, r1
 80080f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80080fc:	370c      	adds	r7, #12
 80080fe:	46bd      	mov	sp, r7
 8008100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008104:	4770      	bx	lr
 8008106:	bf00      	nop
 8008108:	e000ed00 	.word	0xe000ed00
 800810c:	e000e100 	.word	0xe000e100

08008110 <_ZN10Timer_TimeC1Ev>:
 */
#include "stm32f4xx.h"
#include "stm32f4_discovery.h"
#include "TimerTime.h"

Timer_Time::Timer_Time(){
 8008110:	b580      	push	{r7, lr}
 8008112:	b086      	sub	sp, #24
 8008114:	af00      	add	r7, sp, #0
 8008116:	6078      	str	r0, [r7, #4]
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM6, ENABLE);
 8008118:	2010      	movs	r0, #16
 800811a:	2101      	movs	r1, #1
 800811c:	f001 fff4 	bl	800a108 <RCC_APB1PeriphClockCmd>
	TIM_DeInit(TIM6);
 8008120:	4815      	ldr	r0, [pc, #84]	; (8008178 <_ZN10Timer_TimeC1Ev+0x68>)
 8008122:	f001 fa31 	bl	8009588 <TIM_DeInit>

	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	TIM_TimeBaseStructure.TIM_ClockDivision=0;
 8008126:	2300      	movs	r3, #0
 8008128:	82bb      	strh	r3, [r7, #20]
	TIM_TimeBaseStructure.TIM_CounterMode=TIM_CounterMode_Up;
 800812a:	2300      	movs	r3, #0
 800812c:	81fb      	strh	r3, [r7, #14]
	TIM_TimeBaseStructure.TIM_Prescaler=(SystemCoreClock/2/1000);
 800812e:	4b13      	ldr	r3, [pc, #76]	; (800817c <_ZN10Timer_TimeC1Ev+0x6c>)
 8008130:	681a      	ldr	r2, [r3, #0]
 8008132:	4b13      	ldr	r3, [pc, #76]	; (8008180 <_ZN10Timer_TimeC1Ev+0x70>)
 8008134:	fba3 1302 	umull	r1, r3, r3, r2
 8008138:	09db      	lsrs	r3, r3, #7
 800813a:	b29b      	uxth	r3, r3
 800813c:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseStructure.TIM_Period=1;
 800813e:	2301      	movs	r3, #1
 8008140:	613b      	str	r3, [r7, #16]
	TIM_TimeBaseInit(TIM6,&TIM_TimeBaseStructure);
 8008142:	f107 030c 	add.w	r3, r7, #12
 8008146:	480c      	ldr	r0, [pc, #48]	; (8008178 <_ZN10Timer_TimeC1Ev+0x68>)
 8008148:	4619      	mov	r1, r3
 800814a:	f001 fafb 	bl	8009744 <TIM_TimeBaseInit>

	//codigo novo
	TIM_ITConfig(TIM6,TIM_IT_Update,ENABLE);
 800814e:	480a      	ldr	r0, [pc, #40]	; (8008178 <_ZN10Timer_TimeC1Ev+0x68>)
 8008150:	2101      	movs	r1, #1
 8008152:	2201      	movs	r2, #1
 8008154:	f001 fe7a 	bl	8009e4c <TIM_ITConfig>
	TIM_Cmd(TIM6,ENABLE);
 8008158:	4807      	ldr	r0, [pc, #28]	; (8008178 <_ZN10Timer_TimeC1Ev+0x68>)
 800815a:	2101      	movs	r1, #1
 800815c:	f001 fb96 	bl	800988c <TIM_Cmd>

	NVIC_SetPriority(TIM6_DAC_IRQn,1); //Mudado de TIM6_IRQn para TIM6_DAC_IRQn
 8008160:	2036      	movs	r0, #54	; 0x36
 8008162:	2101      	movs	r1, #1
 8008164:	f7ff ffaa 	bl	80080bc <NVIC_SetPriority>
	NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8008168:	2036      	movs	r0, #54	; 0x36
 800816a:	f7ff ff8f 	bl	800808c <NVIC_EnableIRQ>

};
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	4618      	mov	r0, r3
 8008172:	3718      	adds	r7, #24
 8008174:	46bd      	mov	sp, r7
 8008176:	bd80      	pop	{r7, pc}
 8008178:	40001000 	.word	0x40001000
 800817c:	20000000 	.word	0x20000000
 8008180:	10624dd3 	.word	0x10624dd3

08008184 <_ZN4RoboC1Ev>:
 *      Author: lenovoi7
 */
#include "Robo.h"
#include "pins.h"

Robo::Robo()
 8008184:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008188:	b08a      	sub	sp, #40	; 0x28
 800818a:	af06      	add	r7, sp, #24
 800818c:	6078      	str	r0, [r7, #4]
{
	robo_timer = new Timer_Time2(); //valores ja setupados pro timer_time
 800818e:	2001      	movs	r0, #1
 8008190:	f002 fbd4 	bl	800a93c <_Znwj>
 8008194:	4604      	mov	r4, r0
 8008196:	4620      	mov	r0, r4
 8008198:	f7ff ff4e 	bl	8008038 <_ZN11Timer_Time2C1Ev>
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	621c      	str	r4, [r3, #32]

	for(int i=0; i<4; i++){
 80081a0:	2300      	movs	r3, #0
 80081a2:	60fb      	str	r3, [r7, #12]
 80081a4:	e0f8      	b.n	8008398 <_ZN4RoboC1Ev+0x214>
	  ahpwms[i]     = new Pwm(MAH_Port[i], MAH_Pin[i], MAH_Tim[i], MAH_Af_Pin[i], MAH_Af[i], MAH_Ch[i], MAH_nState[i]);
 80081a6:	2008      	movs	r0, #8
 80081a8:	f002 fbc8 	bl	800a93c <_Znwj>
 80081ac:	4604      	mov	r4, r0
 80081ae:	4b87      	ldr	r3, [pc, #540]	; (80083cc <_ZN4RoboC1Ev+0x248>)
 80081b0:	68fa      	ldr	r2, [r7, #12]
 80081b2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80081b6:	4b86      	ldr	r3, [pc, #536]	; (80083d0 <_ZN4RoboC1Ev+0x24c>)
 80081b8:	68fa      	ldr	r2, [r7, #12]
 80081ba:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80081be:	4b85      	ldr	r3, [pc, #532]	; (80083d4 <_ZN4RoboC1Ev+0x250>)
 80081c0:	68f8      	ldr	r0, [r7, #12]
 80081c2:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80081c6:	4d84      	ldr	r5, [pc, #528]	; (80083d8 <_ZN4RoboC1Ev+0x254>)
 80081c8:	68f8      	ldr	r0, [r7, #12]
 80081ca:	4428      	add	r0, r5
 80081cc:	f890 e000 	ldrb.w	lr, [r0]
 80081d0:	4d82      	ldr	r5, [pc, #520]	; (80083dc <_ZN4RoboC1Ev+0x258>)
 80081d2:	68f8      	ldr	r0, [r7, #12]
 80081d4:	4428      	add	r0, r5
 80081d6:	7806      	ldrb	r6, [r0, #0]
 80081d8:	4d81      	ldr	r5, [pc, #516]	; (80083e0 <_ZN4RoboC1Ev+0x25c>)
 80081da:	68f8      	ldr	r0, [r7, #12]
 80081dc:	4428      	add	r0, r5
 80081de:	7805      	ldrb	r5, [r0, #0]
 80081e0:	f8df c248 	ldr.w	ip, [pc, #584]	; 800842c <_ZN4RoboC1Ev+0x2a8>
 80081e4:	68f8      	ldr	r0, [r7, #12]
 80081e6:	4460      	add	r0, ip
 80081e8:	7800      	ldrb	r0, [r0, #0]
 80081ea:	f8cd e000 	str.w	lr, [sp]
 80081ee:	9601      	str	r6, [sp, #4]
 80081f0:	9502      	str	r5, [sp, #8]
 80081f2:	9003      	str	r0, [sp, #12]
 80081f4:	4620      	mov	r0, r4
 80081f6:	f000 fa97 	bl	8008728 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb>
 80081fa:	687a      	ldr	r2, [r7, #4]
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	3308      	adds	r3, #8
 8008200:	009b      	lsls	r3, r3, #2
 8008202:	4413      	add	r3, r2
 8008204:	605c      	str	r4, [r3, #4]
	  algpios[i]    = new GPIO(MAL_Port[i], MAL_Pin[i]);
 8008206:	2008      	movs	r0, #8
 8008208:	f002 fb98 	bl	800a93c <_Znwj>
 800820c:	4604      	mov	r4, r0
 800820e:	4b75      	ldr	r3, [pc, #468]	; (80083e4 <_ZN4RoboC1Ev+0x260>)
 8008210:	68fa      	ldr	r2, [r7, #12]
 8008212:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008216:	4b74      	ldr	r3, [pc, #464]	; (80083e8 <_ZN4RoboC1Ev+0x264>)
 8008218:	68f9      	ldr	r1, [r7, #12]
 800821a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800821e:	b29b      	uxth	r3, r3
 8008220:	4620      	mov	r0, r4
 8008222:	4611      	mov	r1, r2
 8008224:	461a      	mov	r2, r3
 8008226:	f000 ffbb 	bl	80091a0 <_ZN4GPIOC1EP12GPIO_TypeDeft>
 800822a:	687a      	ldr	r2, [r7, #4]
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	330c      	adds	r3, #12
 8008230:	009b      	lsls	r3, r3, #2
 8008232:	4413      	add	r3, r2
 8008234:	605c      	str	r4, [r3, #4]
	  bhpwms[i]     = new Pwm(MBH_Port[i], MBH_Pin[i], MBH_Tim[i], MBH_Af_Pin[i], MBH_Af[i], MBH_Ch[i], MBH_nState[i]);
 8008236:	2008      	movs	r0, #8
 8008238:	f002 fb80 	bl	800a93c <_Znwj>
 800823c:	4604      	mov	r4, r0
 800823e:	4b6b      	ldr	r3, [pc, #428]	; (80083ec <_ZN4RoboC1Ev+0x268>)
 8008240:	68fa      	ldr	r2, [r7, #12]
 8008242:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008246:	4b6a      	ldr	r3, [pc, #424]	; (80083f0 <_ZN4RoboC1Ev+0x26c>)
 8008248:	68fa      	ldr	r2, [r7, #12]
 800824a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800824e:	4b69      	ldr	r3, [pc, #420]	; (80083f4 <_ZN4RoboC1Ev+0x270>)
 8008250:	68f8      	ldr	r0, [r7, #12]
 8008252:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8008256:	4d68      	ldr	r5, [pc, #416]	; (80083f8 <_ZN4RoboC1Ev+0x274>)
 8008258:	68f8      	ldr	r0, [r7, #12]
 800825a:	4428      	add	r0, r5
 800825c:	f890 e000 	ldrb.w	lr, [r0]
 8008260:	4d66      	ldr	r5, [pc, #408]	; (80083fc <_ZN4RoboC1Ev+0x278>)
 8008262:	68f8      	ldr	r0, [r7, #12]
 8008264:	4428      	add	r0, r5
 8008266:	7806      	ldrb	r6, [r0, #0]
 8008268:	4d65      	ldr	r5, [pc, #404]	; (8008400 <_ZN4RoboC1Ev+0x27c>)
 800826a:	68f8      	ldr	r0, [r7, #12]
 800826c:	4428      	add	r0, r5
 800826e:	7805      	ldrb	r5, [r0, #0]
 8008270:	f8df c1bc 	ldr.w	ip, [pc, #444]	; 8008430 <_ZN4RoboC1Ev+0x2ac>
 8008274:	68f8      	ldr	r0, [r7, #12]
 8008276:	4460      	add	r0, ip
 8008278:	7800      	ldrb	r0, [r0, #0]
 800827a:	f8cd e000 	str.w	lr, [sp]
 800827e:	9601      	str	r6, [sp, #4]
 8008280:	9502      	str	r5, [sp, #8]
 8008282:	9003      	str	r0, [sp, #12]
 8008284:	4620      	mov	r0, r4
 8008286:	f000 fa4f 	bl	8008728 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb>
 800828a:	687a      	ldr	r2, [r7, #4]
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	3310      	adds	r3, #16
 8008290:	009b      	lsls	r3, r3, #2
 8008292:	4413      	add	r3, r2
 8008294:	605c      	str	r4, [r3, #4]
	  blgpios[i]    = new GPIO(MBL_Port[i], MBL_Pin[i]);
 8008296:	2008      	movs	r0, #8
 8008298:	f002 fb50 	bl	800a93c <_Znwj>
 800829c:	4604      	mov	r4, r0
 800829e:	4b59      	ldr	r3, [pc, #356]	; (8008404 <_ZN4RoboC1Ev+0x280>)
 80082a0:	68fa      	ldr	r2, [r7, #12]
 80082a2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80082a6:	4b58      	ldr	r3, [pc, #352]	; (8008408 <_ZN4RoboC1Ev+0x284>)
 80082a8:	68f9      	ldr	r1, [r7, #12]
 80082aa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80082ae:	b29b      	uxth	r3, r3
 80082b0:	4620      	mov	r0, r4
 80082b2:	4611      	mov	r1, r2
 80082b4:	461a      	mov	r2, r3
 80082b6:	f000 ff73 	bl	80091a0 <_ZN4GPIOC1EP12GPIO_TypeDeft>
 80082ba:	687a      	ldr	r2, [r7, #4]
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	3314      	adds	r3, #20
 80082c0:	009b      	lsls	r3, r3, #2
 80082c2:	4413      	add	r3, r2
 80082c4:	605c      	str	r4, [r3, #4]
	  encoders[i]   = new Encoder(M_EncA_Port[i], M_EncB_Port[i], M_EncA_Pin[i], M_EncB_Pin[i], M_Enc_Tim[i], M_EncA_Af_Pin[i], M_EncB_Af_Pin[i], M_Enc_Af[i]);
 80082c6:	2004      	movs	r0, #4
 80082c8:	f002 fb38 	bl	800a93c <_Znwj>
 80082cc:	4604      	mov	r4, r0
 80082ce:	4b4f      	ldr	r3, [pc, #316]	; (800840c <_ZN4RoboC1Ev+0x288>)
 80082d0:	68fa      	ldr	r2, [r7, #12]
 80082d2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80082d6:	4b4e      	ldr	r3, [pc, #312]	; (8008410 <_ZN4RoboC1Ev+0x28c>)
 80082d8:	68fa      	ldr	r2, [r7, #12]
 80082da:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80082de:	4b4d      	ldr	r3, [pc, #308]	; (8008414 <_ZN4RoboC1Ev+0x290>)
 80082e0:	68f8      	ldr	r0, [r7, #12]
 80082e2:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80082e6:	484c      	ldr	r0, [pc, #304]	; (8008418 <_ZN4RoboC1Ev+0x294>)
 80082e8:	68fd      	ldr	r5, [r7, #12]
 80082ea:	f850 c025 	ldr.w	ip, [r0, r5, lsl #2]
 80082ee:	484b      	ldr	r0, [pc, #300]	; (800841c <_ZN4RoboC1Ev+0x298>)
 80082f0:	68fd      	ldr	r5, [r7, #12]
 80082f2:	f850 e025 	ldr.w	lr, [r0, r5, lsl #2]
 80082f6:	4d4a      	ldr	r5, [pc, #296]	; (8008420 <_ZN4RoboC1Ev+0x29c>)
 80082f8:	68f8      	ldr	r0, [r7, #12]
 80082fa:	4428      	add	r0, r5
 80082fc:	7806      	ldrb	r6, [r0, #0]
 80082fe:	4d49      	ldr	r5, [pc, #292]	; (8008424 <_ZN4RoboC1Ev+0x2a0>)
 8008300:	68f8      	ldr	r0, [r7, #12]
 8008302:	4428      	add	r0, r5
 8008304:	7805      	ldrb	r5, [r0, #0]
 8008306:	f8df 812c 	ldr.w	r8, [pc, #300]	; 8008434 <_ZN4RoboC1Ev+0x2b0>
 800830a:	68f8      	ldr	r0, [r7, #12]
 800830c:	4440      	add	r0, r8
 800830e:	7800      	ldrb	r0, [r0, #0]
 8008310:	f8cd c000 	str.w	ip, [sp]
 8008314:	f8cd e004 	str.w	lr, [sp, #4]
 8008318:	9602      	str	r6, [sp, #8]
 800831a:	9503      	str	r5, [sp, #12]
 800831c:	9004      	str	r0, [sp, #16]
 800831e:	4620      	mov	r0, r4
 8008320:	f000 ffb8 	bl	8009294 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh>
 8008324:	687a      	ldr	r2, [r7, #4]
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	3318      	adds	r3, #24
 800832a:	009b      	lsls	r3, r3, #2
 800832c:	4413      	add	r3, r2
 800832e:	605c      	str	r4, [r3, #4]
	  motors[i]     = new Motor(ahpwms[i], algpios[i], bhpwms[i], blgpios[i], encoders[i], robo_timer);
 8008330:	2080      	movs	r0, #128	; 0x80
 8008332:	f002 fb03 	bl	800a93c <_Znwj>
 8008336:	4604      	mov	r4, r0
 8008338:	687a      	ldr	r2, [r7, #4]
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	3308      	adds	r3, #8
 800833e:	009b      	lsls	r3, r3, #2
 8008340:	4413      	add	r3, r2
 8008342:	6859      	ldr	r1, [r3, #4]
 8008344:	687a      	ldr	r2, [r7, #4]
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	330c      	adds	r3, #12
 800834a:	009b      	lsls	r3, r3, #2
 800834c:	4413      	add	r3, r2
 800834e:	685a      	ldr	r2, [r3, #4]
 8008350:	6878      	ldr	r0, [r7, #4]
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	3310      	adds	r3, #16
 8008356:	009b      	lsls	r3, r3, #2
 8008358:	4403      	add	r3, r0
 800835a:	685d      	ldr	r5, [r3, #4]
 800835c:	6878      	ldr	r0, [r7, #4]
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	3314      	adds	r3, #20
 8008362:	009b      	lsls	r3, r3, #2
 8008364:	4403      	add	r3, r0
 8008366:	685e      	ldr	r6, [r3, #4]
 8008368:	6878      	ldr	r0, [r7, #4]
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	3318      	adds	r3, #24
 800836e:	009b      	lsls	r3, r3, #2
 8008370:	4403      	add	r3, r0
 8008372:	6858      	ldr	r0, [r3, #4]
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	6a1b      	ldr	r3, [r3, #32]
 8008378:	9600      	str	r6, [sp, #0]
 800837a:	9001      	str	r0, [sp, #4]
 800837c:	9302      	str	r3, [sp, #8]
 800837e:	4620      	mov	r0, r4
 8008380:	462b      	mov	r3, r5
 8008382:	f000 fd8f 	bl	8008ea4 <_ZN5MotorC1EP3PwmP4GPIOS1_S3_P7EncoderP11Timer_Time2>
 8008386:	687a      	ldr	r2, [r7, #4]
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	331c      	adds	r3, #28
 800838c:	009b      	lsls	r3, r3, #2
 800838e:	4413      	add	r3, r2
 8008390:	605c      	str	r4, [r3, #4]

Robo::Robo()
{
	robo_timer = new Timer_Time2(); //valores ja setupados pro timer_time

	for(int i=0; i<4; i++){
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	3301      	adds	r3, #1
 8008396:	60fb      	str	r3, [r7, #12]
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	2b03      	cmp	r3, #3
 800839c:	f77f af03 	ble.w	80081a6 <_ZN4RoboC1Ev+0x22>
	  bhpwms[i]     = new Pwm(MBH_Port[i], MBH_Pin[i], MBH_Tim[i], MBH_Af_Pin[i], MBH_Af[i], MBH_Ch[i], MBH_nState[i]);
	  blgpios[i]    = new GPIO(MBL_Port[i], MBL_Pin[i]);
	  encoders[i]   = new Encoder(M_EncA_Port[i], M_EncB_Port[i], M_EncA_Pin[i], M_EncB_Pin[i], M_Enc_Tim[i], M_EncA_Af_Pin[i], M_EncB_Af_Pin[i], M_Enc_Af[i]);
	  motors[i]     = new Motor(ahpwms[i], algpios[i], bhpwms[i], blgpios[i], encoders[i], robo_timer);
	}
	batAdc = new adc();
 80083a0:	2001      	movs	r0, #1
 80083a2:	f002 facb 	bl	800a93c <_Znwj>
 80083a6:	4602      	mov	r2, r0
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	batAdc->ADC_Config(10, GPIOC, GPIO_Pin_0);
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80083b4:	4618      	mov	r0, r3
 80083b6:	210a      	movs	r1, #10
 80083b8:	4a1b      	ldr	r2, [pc, #108]	; (8008428 <_ZN4RoboC1Ev+0x2a4>)
 80083ba:	2301      	movs	r3, #1
 80083bc:	f7ff fd2e 	bl	8007e1c <_ZN3adc10ADC_ConfigEiP12GPIO_TypeDeft>
}
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	4618      	mov	r0, r3
 80083c4:	3710      	adds	r7, #16
 80083c6:	46bd      	mov	sp, r7
 80083c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083cc:	20000004 	.word	0x20000004
 80083d0:	20000044 	.word	0x20000044
 80083d4:	20000084 	.word	0x20000084
 80083d8:	200000b4 	.word	0x200000b4
 80083dc:	200000ac 	.word	0x200000ac
 80083e0:	200000a4 	.word	0x200000a4
 80083e4:	20000014 	.word	0x20000014
 80083e8:	20000054 	.word	0x20000054
 80083ec:	20000024 	.word	0x20000024
 80083f0:	20000064 	.word	0x20000064
 80083f4:	20000094 	.word	0x20000094
 80083f8:	200000b8 	.word	0x200000b8
 80083fc:	200000b0 	.word	0x200000b0
 8008400:	200000a8 	.word	0x200000a8
 8008404:	20000034 	.word	0x20000034
 8008408:	20000074 	.word	0x20000074
 800840c:	200000bc 	.word	0x200000bc
 8008410:	200000cc 	.word	0x200000cc
 8008414:	200000dc 	.word	0x200000dc
 8008418:	200000ec 	.word	0x200000ec
 800841c:	200000fc 	.word	0x200000fc
 8008420:	20000110 	.word	0x20000110
 8008424:	20000114 	.word	0x20000114
 8008428:	40020800 	.word	0x40020800
 800842c:	20000724 	.word	0x20000724
 8008430:	20000728 	.word	0x20000728
 8008434:	2000010c 	.word	0x2000010c

08008438 <_ZN4Robo13control_speedEv>:
void Robo::control_pos(){
	for(int i=0; i<4; i++){
		motors[i]->Control_Pos(pos[i]);
	}
}
void Robo::control_speed(){
 8008438:	b580      	push	{r7, lr}
 800843a:	b084      	sub	sp, #16
 800843c:	af00      	add	r7, sp, #0
 800843e:	6078      	str	r0, [r7, #4]
  vBat = 4.3*batAdc->adc_getConversion();
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008446:	4618      	mov	r0, r3
 8008448:	f7ff fdcc 	bl	8007fe4 <_ZN3adc17adc_getConversionEv>
 800844c:	ee10 3a10 	vmov	r3, s0
 8008450:	4618      	mov	r0, r3
 8008452:	f7fd fbe9 	bl	8005c28 <__aeabi_f2d>
 8008456:	4602      	mov	r2, r0
 8008458:	460b      	mov	r3, r1
 800845a:	4610      	mov	r0, r2
 800845c:	4619      	mov	r1, r3
 800845e:	a327      	add	r3, pc, #156	; (adr r3, 80084fc <_ZN4Robo13control_speedEv+0xc4>)
 8008460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008464:	f7fd fc34 	bl	8005cd0 <__aeabi_dmul>
 8008468:	4602      	mov	r2, r0
 800846a:	460b      	mov	r3, r1
 800846c:	4610      	mov	r0, r2
 800846e:	4619      	mov	r1, r3
 8008470:	f7fd fef0 	bl	8006254 <__aeabi_d2f>
 8008474:	4602      	mov	r2, r0
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  if(vBat>7400){
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	ed93 7a22 	vldr	s14, [r3, #136]	; 0x88
 8008482:	eddf 7a1d 	vldr	s15, [pc, #116]	; 80084f8 <_ZN4Robo13control_speedEv+0xc0>
 8008486:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800848a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800848e:	dd1a      	ble.n	80084c6 <_ZN4Robo13control_speedEv+0x8e>
    for(int i=0; i<4; i++){
 8008490:	2300      	movs	r3, #0
 8008492:	60fb      	str	r3, [r7, #12]
 8008494:	e013      	b.n	80084be <_ZN4Robo13control_speedEv+0x86>
	  motors[i]->Control_Speed(speed[i]);
 8008496:	687a      	ldr	r2, [r7, #4]
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	331c      	adds	r3, #28
 800849c:	009b      	lsls	r3, r3, #2
 800849e:	4413      	add	r3, r2
 80084a0:	685a      	ldr	r2, [r3, #4]
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	68f9      	ldr	r1, [r7, #12]
 80084a6:	3104      	adds	r1, #4
 80084a8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80084ac:	b29b      	uxth	r3, r3
 80084ae:	b21b      	sxth	r3, r3
 80084b0:	4610      	mov	r0, r2
 80084b2:	4619      	mov	r1, r3
 80084b4:	f000 fd1e 	bl	8008ef4 <_ZN5Motor13Control_SpeedEs>
	}
}
void Robo::control_speed(){
  vBat = 4.3*batAdc->adc_getConversion();
  if(vBat>7400){
    for(int i=0; i<4; i++){
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	3301      	adds	r3, #1
 80084bc:	60fb      	str	r3, [r7, #12]
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	2b03      	cmp	r3, #3
 80084c2:	dde8      	ble.n	8008496 <_ZN4Robo13control_speedEv+0x5e>
 80084c4:	e012      	b.n	80084ec <_ZN4Robo13control_speedEv+0xb4>
	  motors[i]->Control_Speed(speed[i]);
    }
  }
  else{
    for(int i=0; i<4; i++){
 80084c6:	2300      	movs	r3, #0
 80084c8:	60bb      	str	r3, [r7, #8]
 80084ca:	e00c      	b.n	80084e6 <_ZN4Robo13control_speedEv+0xae>
	  motors[i]->Answer(0);
 80084cc:	687a      	ldr	r2, [r7, #4]
 80084ce:	68bb      	ldr	r3, [r7, #8]
 80084d0:	331c      	adds	r3, #28
 80084d2:	009b      	lsls	r3, r3, #2
 80084d4:	4413      	add	r3, r2
 80084d6:	685b      	ldr	r3, [r3, #4]
 80084d8:	4618      	mov	r0, r3
 80084da:	2100      	movs	r1, #0
 80084dc:	f000 fd44 	bl	8008f68 <_ZN5Motor6AnswerEs>
    for(int i=0; i<4; i++){
	  motors[i]->Control_Speed(speed[i]);
    }
  }
  else{
    for(int i=0; i<4; i++){
 80084e0:	68bb      	ldr	r3, [r7, #8]
 80084e2:	3301      	adds	r3, #1
 80084e4:	60bb      	str	r3, [r7, #8]
 80084e6:	68bb      	ldr	r3, [r7, #8]
 80084e8:	2b03      	cmp	r3, #3
 80084ea:	ddef      	ble.n	80084cc <_ZN4Robo13control_speedEv+0x94>
	  motors[i]->Answer(0);
    }
  }
}
 80084ec:	3710      	adds	r7, #16
 80084ee:	46bd      	mov	sp, r7
 80084f0:	bd80      	pop	{r7, pc}
 80084f2:	bf00      	nop
 80084f4:	f3af 8000 	nop.w
 80084f8:	45e74000 	.word	0x45e74000
 80084fc:	33333333 	.word	0x33333333
 8008500:	40113333 	.word	0x40113333
 8008504:	f3af 8000 	nop.w

08008508 <_ZN4Robo9set_speedEiii>:
void Robo::set_speed(int v_r, int v_t, int w){
 8008508:	b5b0      	push	{r4, r5, r7, lr}
 800850a:	b086      	sub	sp, #24
 800850c:	af00      	add	r7, sp, #0
 800850e:	60f8      	str	r0, [r7, #12]
 8008510:	60b9      	str	r1, [r7, #8]
 8008512:	607a      	str	r2, [r7, #4]
 8008514:	603b      	str	r3, [r7, #0]
	uint8_t R = 1; //TODO valor temporario
 8008516:	2301      	movs	r3, #1
 8008518:	75fb      	strb	r3, [r7, #23]
	speed[0] = -v_r*0.5 + v_t*0.86603 + w*R;
 800851a:	68bb      	ldr	r3, [r7, #8]
 800851c:	425b      	negs	r3, r3
 800851e:	4618      	mov	r0, r3
 8008520:	f7fd fb70 	bl	8005c04 <__aeabi_i2d>
 8008524:	4602      	mov	r2, r0
 8008526:	460b      	mov	r3, r1
 8008528:	4610      	mov	r0, r2
 800852a:	4619      	mov	r1, r3
 800852c:	f04f 0200 	mov.w	r2, #0
 8008530:	4b7b      	ldr	r3, [pc, #492]	; (8008720 <_ZN4Robo9set_speedEiii+0x218>)
 8008532:	f7fd fbcd 	bl	8005cd0 <__aeabi_dmul>
 8008536:	4602      	mov	r2, r0
 8008538:	460b      	mov	r3, r1
 800853a:	4614      	mov	r4, r2
 800853c:	461d      	mov	r5, r3
 800853e:	6878      	ldr	r0, [r7, #4]
 8008540:	f7fd fb60 	bl	8005c04 <__aeabi_i2d>
 8008544:	4602      	mov	r2, r0
 8008546:	460b      	mov	r3, r1
 8008548:	4610      	mov	r0, r2
 800854a:	4619      	mov	r1, r3
 800854c:	a370      	add	r3, pc, #448	; (adr r3, 8008710 <_ZN4Robo9set_speedEiii+0x208>)
 800854e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008552:	f7fd fbbd 	bl	8005cd0 <__aeabi_dmul>
 8008556:	4602      	mov	r2, r0
 8008558:	460b      	mov	r3, r1
 800855a:	4620      	mov	r0, r4
 800855c:	4629      	mov	r1, r5
 800855e:	f7fd fa05 	bl	800596c <__adddf3>
 8008562:	4602      	mov	r2, r0
 8008564:	460b      	mov	r3, r1
 8008566:	4614      	mov	r4, r2
 8008568:	461d      	mov	r5, r3
 800856a:	7dfb      	ldrb	r3, [r7, #23]
 800856c:	683a      	ldr	r2, [r7, #0]
 800856e:	fb02 f303 	mul.w	r3, r2, r3
 8008572:	4618      	mov	r0, r3
 8008574:	f7fd fb46 	bl	8005c04 <__aeabi_i2d>
 8008578:	4602      	mov	r2, r0
 800857a:	460b      	mov	r3, r1
 800857c:	4620      	mov	r0, r4
 800857e:	4629      	mov	r1, r5
 8008580:	f7fd f9f4 	bl	800596c <__adddf3>
 8008584:	4602      	mov	r2, r0
 8008586:	460b      	mov	r3, r1
 8008588:	4610      	mov	r0, r2
 800858a:	4619      	mov	r1, r3
 800858c:	f7fd fe3a 	bl	8006204 <__aeabi_d2iz>
 8008590:	4602      	mov	r2, r0
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	611a      	str	r2, [r3, #16]
	speed[1] = -v_r*0.5 - v_t*0.86603 + w*R;
 8008596:	68bb      	ldr	r3, [r7, #8]
 8008598:	425b      	negs	r3, r3
 800859a:	4618      	mov	r0, r3
 800859c:	f7fd fb32 	bl	8005c04 <__aeabi_i2d>
 80085a0:	4602      	mov	r2, r0
 80085a2:	460b      	mov	r3, r1
 80085a4:	4610      	mov	r0, r2
 80085a6:	4619      	mov	r1, r3
 80085a8:	f04f 0200 	mov.w	r2, #0
 80085ac:	4b5c      	ldr	r3, [pc, #368]	; (8008720 <_ZN4Robo9set_speedEiii+0x218>)
 80085ae:	f7fd fb8f 	bl	8005cd0 <__aeabi_dmul>
 80085b2:	4602      	mov	r2, r0
 80085b4:	460b      	mov	r3, r1
 80085b6:	4614      	mov	r4, r2
 80085b8:	461d      	mov	r5, r3
 80085ba:	6878      	ldr	r0, [r7, #4]
 80085bc:	f7fd fb22 	bl	8005c04 <__aeabi_i2d>
 80085c0:	4602      	mov	r2, r0
 80085c2:	460b      	mov	r3, r1
 80085c4:	4610      	mov	r0, r2
 80085c6:	4619      	mov	r1, r3
 80085c8:	a351      	add	r3, pc, #324	; (adr r3, 8008710 <_ZN4Robo9set_speedEiii+0x208>)
 80085ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085ce:	f7fd fb7f 	bl	8005cd0 <__aeabi_dmul>
 80085d2:	4602      	mov	r2, r0
 80085d4:	460b      	mov	r3, r1
 80085d6:	4620      	mov	r0, r4
 80085d8:	4629      	mov	r1, r5
 80085da:	f7fd f9c5 	bl	8005968 <__aeabi_dsub>
 80085de:	4602      	mov	r2, r0
 80085e0:	460b      	mov	r3, r1
 80085e2:	4614      	mov	r4, r2
 80085e4:	461d      	mov	r5, r3
 80085e6:	7dfb      	ldrb	r3, [r7, #23]
 80085e8:	683a      	ldr	r2, [r7, #0]
 80085ea:	fb02 f303 	mul.w	r3, r2, r3
 80085ee:	4618      	mov	r0, r3
 80085f0:	f7fd fb08 	bl	8005c04 <__aeabi_i2d>
 80085f4:	4602      	mov	r2, r0
 80085f6:	460b      	mov	r3, r1
 80085f8:	4620      	mov	r0, r4
 80085fa:	4629      	mov	r1, r5
 80085fc:	f7fd f9b6 	bl	800596c <__adddf3>
 8008600:	4602      	mov	r2, r0
 8008602:	460b      	mov	r3, r1
 8008604:	4610      	mov	r0, r2
 8008606:	4619      	mov	r1, r3
 8008608:	f7fd fdfc 	bl	8006204 <__aeabi_d2iz>
 800860c:	4602      	mov	r2, r0
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	615a      	str	r2, [r3, #20]
	speed[2] = v_r*0.70711 + v_t*0.70711 + w*R;
 8008612:	68b8      	ldr	r0, [r7, #8]
 8008614:	f7fd faf6 	bl	8005c04 <__aeabi_i2d>
 8008618:	4602      	mov	r2, r0
 800861a:	460b      	mov	r3, r1
 800861c:	4610      	mov	r0, r2
 800861e:	4619      	mov	r1, r3
 8008620:	a33d      	add	r3, pc, #244	; (adr r3, 8008718 <_ZN4Robo9set_speedEiii+0x210>)
 8008622:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008626:	f7fd fb53 	bl	8005cd0 <__aeabi_dmul>
 800862a:	4602      	mov	r2, r0
 800862c:	460b      	mov	r3, r1
 800862e:	4614      	mov	r4, r2
 8008630:	461d      	mov	r5, r3
 8008632:	6878      	ldr	r0, [r7, #4]
 8008634:	f7fd fae6 	bl	8005c04 <__aeabi_i2d>
 8008638:	4602      	mov	r2, r0
 800863a:	460b      	mov	r3, r1
 800863c:	4610      	mov	r0, r2
 800863e:	4619      	mov	r1, r3
 8008640:	a335      	add	r3, pc, #212	; (adr r3, 8008718 <_ZN4Robo9set_speedEiii+0x210>)
 8008642:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008646:	f7fd fb43 	bl	8005cd0 <__aeabi_dmul>
 800864a:	4602      	mov	r2, r0
 800864c:	460b      	mov	r3, r1
 800864e:	4620      	mov	r0, r4
 8008650:	4629      	mov	r1, r5
 8008652:	f7fd f98b 	bl	800596c <__adddf3>
 8008656:	4602      	mov	r2, r0
 8008658:	460b      	mov	r3, r1
 800865a:	4614      	mov	r4, r2
 800865c:	461d      	mov	r5, r3
 800865e:	7dfb      	ldrb	r3, [r7, #23]
 8008660:	683a      	ldr	r2, [r7, #0]
 8008662:	fb02 f303 	mul.w	r3, r2, r3
 8008666:	4618      	mov	r0, r3
 8008668:	f7fd facc 	bl	8005c04 <__aeabi_i2d>
 800866c:	4602      	mov	r2, r0
 800866e:	460b      	mov	r3, r1
 8008670:	4620      	mov	r0, r4
 8008672:	4629      	mov	r1, r5
 8008674:	f7fd f97a 	bl	800596c <__adddf3>
 8008678:	4602      	mov	r2, r0
 800867a:	460b      	mov	r3, r1
 800867c:	4610      	mov	r0, r2
 800867e:	4619      	mov	r1, r3
 8008680:	f7fd fdc0 	bl	8006204 <__aeabi_d2iz>
 8008684:	4602      	mov	r2, r0
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	619a      	str	r2, [r3, #24]
	speed[3] = v_r*0.70711 - v_t*0.70711 + w*R;
 800868a:	68b8      	ldr	r0, [r7, #8]
 800868c:	f7fd faba 	bl	8005c04 <__aeabi_i2d>
 8008690:	4602      	mov	r2, r0
 8008692:	460b      	mov	r3, r1
 8008694:	4610      	mov	r0, r2
 8008696:	4619      	mov	r1, r3
 8008698:	a31f      	add	r3, pc, #124	; (adr r3, 8008718 <_ZN4Robo9set_speedEiii+0x210>)
 800869a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800869e:	f7fd fb17 	bl	8005cd0 <__aeabi_dmul>
 80086a2:	4602      	mov	r2, r0
 80086a4:	460b      	mov	r3, r1
 80086a6:	4614      	mov	r4, r2
 80086a8:	461d      	mov	r5, r3
 80086aa:	6878      	ldr	r0, [r7, #4]
 80086ac:	f7fd faaa 	bl	8005c04 <__aeabi_i2d>
 80086b0:	4602      	mov	r2, r0
 80086b2:	460b      	mov	r3, r1
 80086b4:	4610      	mov	r0, r2
 80086b6:	4619      	mov	r1, r3
 80086b8:	a317      	add	r3, pc, #92	; (adr r3, 8008718 <_ZN4Robo9set_speedEiii+0x210>)
 80086ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086be:	f7fd fb07 	bl	8005cd0 <__aeabi_dmul>
 80086c2:	4602      	mov	r2, r0
 80086c4:	460b      	mov	r3, r1
 80086c6:	4620      	mov	r0, r4
 80086c8:	4629      	mov	r1, r5
 80086ca:	f7fd f94d 	bl	8005968 <__aeabi_dsub>
 80086ce:	4602      	mov	r2, r0
 80086d0:	460b      	mov	r3, r1
 80086d2:	4614      	mov	r4, r2
 80086d4:	461d      	mov	r5, r3
 80086d6:	7dfb      	ldrb	r3, [r7, #23]
 80086d8:	683a      	ldr	r2, [r7, #0]
 80086da:	fb02 f303 	mul.w	r3, r2, r3
 80086de:	4618      	mov	r0, r3
 80086e0:	f7fd fa90 	bl	8005c04 <__aeabi_i2d>
 80086e4:	4602      	mov	r2, r0
 80086e6:	460b      	mov	r3, r1
 80086e8:	4620      	mov	r0, r4
 80086ea:	4629      	mov	r1, r5
 80086ec:	f7fd f93e 	bl	800596c <__adddf3>
 80086f0:	4602      	mov	r2, r0
 80086f2:	460b      	mov	r3, r1
 80086f4:	4610      	mov	r0, r2
 80086f6:	4619      	mov	r1, r3
 80086f8:	f7fd fd84 	bl	8006204 <__aeabi_d2iz>
 80086fc:	4602      	mov	r2, r0
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	61da      	str	r2, [r3, #28]
	return;
 8008702:	bf00      	nop
}
 8008704:	3718      	adds	r7, #24
 8008706:	46bd      	mov	sp, r7
 8008708:	bdb0      	pop	{r4, r5, r7, pc}
 800870a:	bf00      	nop
 800870c:	f3af 8000 	nop.w
 8008710:	8beb5b2d 	.word	0x8beb5b2d
 8008714:	3febb684 	.word	0x3febb684
 8008718:	269595ff 	.word	0x269595ff
 800871c:	3fe6a0a5 	.word	0x3fe6a0a5
 8008720:	3fe00000 	.word	0x3fe00000
 8008724:	f3af 8000 	nop.w

08008728 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb>:
 *  Created on: Mar 12, 2016
 *      Author: lenovoi7
 */

#include "Pwm.h"
Pwm::Pwm(GPIO_TypeDef* Port, uint32_t Pin, TIM_TypeDef * Tim, uint8_t Af_Pin, uint8_t Af, uint8_t Channel, bool nState)
 8008728:	b580      	push	{r7, lr}
 800872a:	b08e      	sub	sp, #56	; 0x38
 800872c:	af00      	add	r7, sp, #0
 800872e:	60f8      	str	r0, [r7, #12]
 8008730:	60b9      	str	r1, [r7, #8]
 8008732:	607a      	str	r2, [r7, #4]
 8008734:	603b      	str	r3, [r7, #0]
{
	if(Port == GPIOA)
 8008736:	68ba      	ldr	r2, [r7, #8]
 8008738:	4b6d      	ldr	r3, [pc, #436]	; (80088f0 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x1c8>)
 800873a:	429a      	cmp	r2, r3
 800873c:	d103      	bne.n	8008746 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x1e>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 800873e:	2001      	movs	r0, #1
 8008740:	2101      	movs	r1, #1
 8008742:	f001 fcc3 	bl	800a0cc <RCC_AHB1PeriphClockCmd>
	if(Port == GPIOB)
 8008746:	68ba      	ldr	r2, [r7, #8]
 8008748:	4b6a      	ldr	r3, [pc, #424]	; (80088f4 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x1cc>)
 800874a:	429a      	cmp	r2, r3
 800874c:	d103      	bne.n	8008756 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x2e>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 800874e:	2002      	movs	r0, #2
 8008750:	2101      	movs	r1, #1
 8008752:	f001 fcbb 	bl	800a0cc <RCC_AHB1PeriphClockCmd>
	if(Port == GPIOC)
 8008756:	68ba      	ldr	r2, [r7, #8]
 8008758:	4b67      	ldr	r3, [pc, #412]	; (80088f8 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x1d0>)
 800875a:	429a      	cmp	r2, r3
 800875c:	d103      	bne.n	8008766 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x3e>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 800875e:	2004      	movs	r0, #4
 8008760:	2101      	movs	r1, #1
 8008762:	f001 fcb3 	bl	800a0cc <RCC_AHB1PeriphClockCmd>
	if(Port == GPIOD)
 8008766:	68ba      	ldr	r2, [r7, #8]
 8008768:	4b64      	ldr	r3, [pc, #400]	; (80088fc <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x1d4>)
 800876a:	429a      	cmp	r2, r3
 800876c:	d103      	bne.n	8008776 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x4e>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 800876e:	2008      	movs	r0, #8
 8008770:	2101      	movs	r1, #1
 8008772:	f001 fcab 	bl	800a0cc <RCC_AHB1PeriphClockCmd>
	if(Port == GPIOE)
 8008776:	68ba      	ldr	r2, [r7, #8]
 8008778:	4b61      	ldr	r3, [pc, #388]	; (8008900 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x1d8>)
 800877a:	429a      	cmp	r2, r3
 800877c:	d103      	bne.n	8008786 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x5e>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 800877e:	2010      	movs	r0, #16
 8008780:	2101      	movs	r1, #1
 8008782:	f001 fca3 	bl	800a0cc <RCC_AHB1PeriphClockCmd>
	if(Tim == TIM1)
 8008786:	683a      	ldr	r2, [r7, #0]
 8008788:	4b5e      	ldr	r3, [pc, #376]	; (8008904 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x1dc>)
 800878a:	429a      	cmp	r2, r3
 800878c:	d103      	bne.n	8008796 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x6e>
		RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);
 800878e:	2001      	movs	r0, #1
 8008790:	2101      	movs	r1, #1
 8008792:	f001 fcd7 	bl	800a144 <RCC_APB2PeriphClockCmd>
	if(Tim == TIM8)
 8008796:	683a      	ldr	r2, [r7, #0]
 8008798:	4b5b      	ldr	r3, [pc, #364]	; (8008908 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x1e0>)
 800879a:	429a      	cmp	r2, r3
 800879c:	d103      	bne.n	80087a6 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x7e>
		RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM8, ENABLE);
 800879e:	2002      	movs	r0, #2
 80087a0:	2101      	movs	r1, #1
 80087a2:	f001 fccf 	bl	800a144 <RCC_APB2PeriphClockCmd>

	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 80087a6:	2302      	movs	r3, #2
 80087a8:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80087ac:	2300      	movs	r3, #0
 80087ae:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80087b2:	2302      	movs	r3, #2
 80087b4:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 80087b8:	2301      	movs	r3, #1
 80087ba:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

	GPIO_InitStructure.GPIO_Pin =  Pin;
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_Init(Port, &GPIO_InitStructure); //onias
 80087c2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80087c6:	68b8      	ldr	r0, [r7, #8]
 80087c8:	4619      	mov	r1, r3
 80087ca:	f001 fd15 	bl	800a1f8 <GPIO_Init>
	GPIO_PinAFConfig(Port, Af_Pin, Af);
 80087ce:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80087d2:	b29a      	uxth	r2, r3
 80087d4:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80087d8:	68b8      	ldr	r0, [r7, #8]
 80087da:	4611      	mov	r1, r2
 80087dc:	461a      	mov	r2, r3
 80087de:	f001 fdb5 	bl	800a34c <GPIO_PinAFConfig>

	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

	TIM_TimeBaseStructure.TIM_ClockDivision=TIM_CKD_DIV1;
 80087e2:	2300      	movs	r3, #0
 80087e4:	85bb      	strh	r3, [r7, #44]	; 0x2c
	TIM_TimeBaseStructure.TIM_CounterMode=TIM_CounterMode_Up;
 80087e6:	2300      	movs	r3, #0
 80087e8:	84fb      	strh	r3, [r7, #38]	; 0x26
	TIM_TimeBaseStructure.TIM_Prescaler=(SystemCoreClock/168000000)-1;
 80087ea:	4b48      	ldr	r3, [pc, #288]	; (800890c <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x1e4>)
 80087ec:	681a      	ldr	r2, [r3, #0]
 80087ee:	4b48      	ldr	r3, [pc, #288]	; (8008910 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x1e8>)
 80087f0:	fba3 1302 	umull	r1, r3, r3, r2
 80087f4:	0e9b      	lsrs	r3, r3, #26
 80087f6:	b29b      	uxth	r3, r3
 80087f8:	3b01      	subs	r3, #1
 80087fa:	b29b      	uxth	r3, r3
 80087fc:	84bb      	strh	r3, [r7, #36]	; 0x24
	TIM_TimeBaseStructure.TIM_Period=168000000/168000;
 80087fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008802:	62bb      	str	r3, [r7, #40]	; 0x28

	TIM_TimeBaseInit(Tim, &TIM_TimeBaseStructure);
 8008804:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008808:	6838      	ldr	r0, [r7, #0]
 800880a:	4619      	mov	r1, r3
 800880c:	f000 ff9a 	bl	8009744 <TIM_TimeBaseInit>
	TIM_OCInitTypeDef TIM_OCInitStructure;
	TIM_OCInitStructure.TIM_OCMode=TIM_OCMode_PWM1;
 8008810:	2360      	movs	r3, #96	; 0x60
 8008812:	823b      	strh	r3, [r7, #16]
	if(!nState){
 8008814:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8008818:	f083 0301 	eor.w	r3, r3, #1
 800881c:	b2db      	uxtb	r3, r3
 800881e:	2b00      	cmp	r3, #0
 8008820:	d00b      	beq.n	800883a <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x112>
		TIM_OCInitStructure.TIM_OutputState  = TIM_OutputState_Enable;
 8008822:	2301      	movs	r3, #1
 8008824:	827b      	strh	r3, [r7, #18]
		TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Disable;
 8008826:	2300      	movs	r3, #0
 8008828:	82bb      	strh	r3, [r7, #20]
		TIM_OCInitStructure.TIM_Pulse        = 0;
 800882a:	2300      	movs	r3, #0
 800882c:	61bb      	str	r3, [r7, #24]
		TIM_OCInitStructure.TIM_OCPolarity   = TIM_OCPolarity_Low;
 800882e:	2302      	movs	r3, #2
 8008830:	83bb      	strh	r3, [r7, #28]
		TIM_OCInitStructure.TIM_OCIdleState  = TIM_OCIdleState_Set;
 8008832:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008836:	843b      	strh	r3, [r7, #32]
 8008838:	e00a      	b.n	8008850 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x128>
	}
	else{
	    TIM_OCInitStructure.TIM_OutputState  = TIM_OutputState_Disable;
 800883a:	2300      	movs	r3, #0
 800883c:	827b      	strh	r3, [r7, #18]
	    TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Enable;
 800883e:	2304      	movs	r3, #4
 8008840:	82bb      	strh	r3, [r7, #20]
	    TIM_OCInitStructure.TIM_Pulse        = 0;
 8008842:	2300      	movs	r3, #0
 8008844:	61bb      	str	r3, [r7, #24]
	    TIM_OCInitStructure.TIM_OCNPolarity  = TIM_OCNPolarity_Low;
 8008846:	2308      	movs	r3, #8
 8008848:	83fb      	strh	r3, [r7, #30]
        TIM_OCInitStructure.TIM_OCNIdleState = TIM_OCNIdleState_Set;
 800884a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800884e:	847b      	strh	r3, [r7, #34]	; 0x22
	}
	if(Channel==1){
 8008850:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8008854:	2b01      	cmp	r3, #1
 8008856:	d109      	bne.n	800886c <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x144>
		TIM_OC1Init(Tim, &TIM_OCInitStructure);
 8008858:	f107 0310 	add.w	r3, r7, #16
 800885c:	6838      	ldr	r0, [r7, #0]
 800885e:	4619      	mov	r1, r3
 8008860:	f001 f834 	bl	80098cc <TIM_OC1Init>
		TIM_OC1PreloadConfig(Tim, TIM_OCPreload_Enable);
 8008864:	6838      	ldr	r0, [r7, #0]
 8008866:	2108      	movs	r1, #8
 8008868:	f001 fa56 	bl	8009d18 <TIM_OC1PreloadConfig>
	}
	if(Channel==2){
 800886c:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8008870:	2b02      	cmp	r3, #2
 8008872:	d109      	bne.n	8008888 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x160>
		TIM_OC2Init(Tim, &TIM_OCInitStructure);
 8008874:	f107 0310 	add.w	r3, r7, #16
 8008878:	6838      	ldr	r0, [r7, #0]
 800887a:	4619      	mov	r1, r3
 800887c:	f001 f8a0 	bl	80099c0 <TIM_OC2Init>
		TIM_OC2PreloadConfig(Tim, TIM_OCPreload_Enable);
 8008880:	6838      	ldr	r0, [r7, #0]
 8008882:	2108      	movs	r1, #8
 8008884:	f001 fa64 	bl	8009d50 <TIM_OC2PreloadConfig>
	}
	if(Channel==3){
 8008888:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 800888c:	2b03      	cmp	r3, #3
 800888e:	d109      	bne.n	80088a4 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x17c>
		TIM_OC3Init(Tim, &TIM_OCInitStructure);
 8008890:	f107 0310 	add.w	r3, r7, #16
 8008894:	6838      	ldr	r0, [r7, #0]
 8008896:	4619      	mov	r1, r3
 8008898:	f001 f91a 	bl	8009ad0 <TIM_OC3Init>
		TIM_OC3PreloadConfig(Tim, TIM_OCPreload_Enable);
 800889c:	6838      	ldr	r0, [r7, #0]
 800889e:	2108      	movs	r1, #8
 80088a0:	f001 fa74 	bl	8009d8c <TIM_OC3PreloadConfig>
	}
	if(Channel==4){
 80088a4:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 80088a8:	2b04      	cmp	r3, #4
 80088aa:	d109      	bne.n	80088c0 <_ZN3PwmC1EP12GPIO_TypeDefmP11TIM_TypeDefhhhb+0x198>
		TIM_OC4Init(Tim, &TIM_OCInitStructure);
 80088ac:	f107 0310 	add.w	r3, r7, #16
 80088b0:	6838      	ldr	r0, [r7, #0]
 80088b2:	4619      	mov	r1, r3
 80088b4:	f001 f992 	bl	8009bdc <TIM_OC4Init>
		TIM_OC4PreloadConfig(Tim, TIM_OCPreload_Enable);
 80088b8:	6838      	ldr	r0, [r7, #0]
 80088ba:	2108      	movs	r1, #8
 80088bc:	f001 fa82 	bl	8009dc4 <TIM_OC4PreloadConfig>
	}

	TIM_ARRPreloadConfig(Tim, ENABLE);
 80088c0:	6838      	ldr	r0, [r7, #0]
 80088c2:	2101      	movs	r1, #1
 80088c4:	f000 ffc2 	bl	800984c <TIM_ARRPreloadConfig>

	TIM_Cmd(Tim, ENABLE);
 80088c8:	6838      	ldr	r0, [r7, #0]
 80088ca:	2101      	movs	r1, #1
 80088cc:	f000 ffde 	bl	800988c <TIM_Cmd>
	TIM_CtrlPWMOutputs(Tim,ENABLE);
 80088d0:	6838      	ldr	r0, [r7, #0]
 80088d2:	2101      	movs	r1, #1
 80088d4:	f001 fa94 	bl	8009e00 <TIM_CtrlPWMOutputs>
	PWM_Tim = Tim;
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	683a      	ldr	r2, [r7, #0]
 80088dc:	605a      	str	r2, [r3, #4]
	PWM_Channel = Channel;
 80088de:	f897 2048 	ldrb.w	r2, [r7, #72]	; 0x48
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	701a      	strb	r2, [r3, #0]
};
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	4618      	mov	r0, r3
 80088ea:	3738      	adds	r7, #56	; 0x38
 80088ec:	46bd      	mov	sp, r7
 80088ee:	bd80      	pop	{r7, pc}
 80088f0:	40020000 	.word	0x40020000
 80088f4:	40020400 	.word	0x40020400
 80088f8:	40020800 	.word	0x40020800
 80088fc:	40020c00 	.word	0x40020c00
 8008900:	40021000 	.word	0x40021000
 8008904:	40010000 	.word	0x40010000
 8008908:	40010400 	.word	0x40010400
 800890c:	20000000 	.word	0x20000000
 8008910:	6642d929 	.word	0x6642d929

08008914 <_ZN3Pwm13set_DutyCycleEt>:

void Pwm::set_DutyCycle(uint16_t duty_cycle1){
 8008914:	b580      	push	{r7, lr}
 8008916:	b082      	sub	sp, #8
 8008918:	af00      	add	r7, sp, #0
 800891a:	6078      	str	r0, [r7, #4]
 800891c:	460b      	mov	r3, r1
 800891e:	807b      	strh	r3, [r7, #2]
	if(PWM_Channel == 1)
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	781b      	ldrb	r3, [r3, #0]
 8008924:	b25b      	sxtb	r3, r3
 8008926:	2b01      	cmp	r3, #1
 8008928:	d106      	bne.n	8008938 <_ZN3Pwm13set_DutyCycleEt+0x24>
		TIM_SetCompare1(PWM_Tim, duty_cycle1);
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	685a      	ldr	r2, [r3, #4]
 800892e:	887b      	ldrh	r3, [r7, #2]
 8008930:	4610      	mov	r0, r2
 8008932:	4619      	mov	r1, r3
 8008934:	f001 f9b8 	bl	8009ca8 <TIM_SetCompare1>
	if(PWM_Channel == 2)
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	781b      	ldrb	r3, [r3, #0]
 800893c:	b25b      	sxtb	r3, r3
 800893e:	2b02      	cmp	r3, #2
 8008940:	d106      	bne.n	8008950 <_ZN3Pwm13set_DutyCycleEt+0x3c>
		TIM_SetCompare2(PWM_Tim, duty_cycle1);
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	685a      	ldr	r2, [r3, #4]
 8008946:	887b      	ldrh	r3, [r7, #2]
 8008948:	4610      	mov	r0, r2
 800894a:	4619      	mov	r1, r3
 800894c:	f001 f9ba 	bl	8009cc4 <TIM_SetCompare2>
	if(PWM_Channel == 3)
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	781b      	ldrb	r3, [r3, #0]
 8008954:	b25b      	sxtb	r3, r3
 8008956:	2b03      	cmp	r3, #3
 8008958:	d106      	bne.n	8008968 <_ZN3Pwm13set_DutyCycleEt+0x54>
		TIM_SetCompare3(PWM_Tim, duty_cycle1);
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	685a      	ldr	r2, [r3, #4]
 800895e:	887b      	ldrh	r3, [r7, #2]
 8008960:	4610      	mov	r0, r2
 8008962:	4619      	mov	r1, r3
 8008964:	f001 f9bc 	bl	8009ce0 <TIM_SetCompare3>
	if(PWM_Channel == 4)
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	781b      	ldrb	r3, [r3, #0]
 800896c:	b25b      	sxtb	r3, r3
 800896e:	2b04      	cmp	r3, #4
 8008970:	d106      	bne.n	8008980 <_ZN3Pwm13set_DutyCycleEt+0x6c>
		TIM_SetCompare4(PWM_Tim, duty_cycle1);
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	685a      	ldr	r2, [r3, #4]
 8008976:	887b      	ldrh	r3, [r7, #2]
 8008978:	4610      	mov	r0, r2
 800897a:	4619      	mov	r1, r3
 800897c:	f001 f9be 	bl	8009cfc <TIM_SetCompare4>
	return;
 8008980:	bf00      	nop
};
 8008982:	3708      	adds	r7, #8
 8008984:	46bd      	mov	sp, r7
 8008986:	bd80      	pop	{r7, pc}

08008988 <_ZN5NRF24C1Ev>:
 *      Author: lenovoi7
 */

#include <NRF24.h>

NRF24::NRF24() {
 8008988:	b590      	push	{r4, r7, lr}
 800898a:	b083      	sub	sp, #12
 800898c:	af00      	add	r7, sp, #0
 800898e:	6078      	str	r0, [r7, #4]
  NRF_Spi = new MySpi();
 8008990:	2008      	movs	r0, #8
 8008992:	f001 ffd3 	bl	800a93c <_Znwj>
 8008996:	4604      	mov	r4, r0
 8008998:	4620      	mov	r0, r4
 800899a:	f7ff f951 	bl	8007c40 <_ZN5MySpiC1Ev>
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	611c      	str	r4, [r3, #16]
  NRF_CE = new GPIO(GPIOA, GPIO_Pin_3);
 80089a2:	2008      	movs	r0, #8
 80089a4:	f001 ffca 	bl	800a93c <_Znwj>
 80089a8:	4604      	mov	r4, r0
 80089aa:	4620      	mov	r0, r4
 80089ac:	4907      	ldr	r1, [pc, #28]	; (80089cc <_ZN5NRF24C1Ev+0x44>)
 80089ae:	2208      	movs	r2, #8
 80089b0:	f000 fbf6 	bl	80091a0 <_ZN4GPIOC1EP12GPIO_TypeDeft>
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	601c      	str	r4, [r3, #0]
  NRF_CE->Reset();
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	4618      	mov	r0, r3
 80089be:	f000 fc59 	bl	8009274 <_ZN4GPIO5ResetEv>
}
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	4618      	mov	r0, r3
 80089c6:	370c      	adds	r7, #12
 80089c8:	46bd      	mov	sp, r7
 80089ca:	bd90      	pop	{r4, r7, pc}
 80089cc:	40020000 	.word	0x40020000

080089d0 <_ZN5NRF246ConfigEv>:
int NRF24::Config(){
 80089d0:	b580      	push	{r7, lr}
 80089d2:	b084      	sub	sp, #16
 80089d4:	af00      	add	r7, sp, #0
 80089d6:	6078      	str	r0, [r7, #4]
  uint8_t reg_value;
  if(is_rx)
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	791b      	ldrb	r3, [r3, #4]
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d002      	beq.n	80089e6 <_ZN5NRF246ConfigEv+0x16>
    reg_value=0b00001011;
 80089e0:	230b      	movs	r3, #11
 80089e2:	72fb      	strb	r3, [r7, #11]
 80089e4:	e001      	b.n	80089ea <_ZN5NRF246ConfigEv+0x1a>
  else
	reg_value=0b00001010;
 80089e6:	230a      	movs	r3, #10
 80089e8:	72fb      	strb	r3, [r7, #11]
  WriteRegister(0x00, &reg_value, 1);
 80089ea:	f107 030b 	add.w	r3, r7, #11
 80089ee:	6878      	ldr	r0, [r7, #4]
 80089f0:	2100      	movs	r1, #0
 80089f2:	461a      	mov	r2, r3
 80089f4:	2301      	movs	r3, #1
 80089f6:	f000 f849 	bl	8008a8c <_ZN5NRF2413WriteRegisterEhPhi>
  reg_value=0b11110011;
 80089fa:	23f3      	movs	r3, #243	; 0xf3
 80089fc:	72fb      	strb	r3, [r7, #11]
  WriteRegister(0x04, &reg_value, 1);
 80089fe:	f107 030b 	add.w	r3, r7, #11
 8008a02:	6878      	ldr	r0, [r7, #4]
 8008a04:	2104      	movs	r1, #4
 8008a06:	461a      	mov	r2, r3
 8008a08:	2301      	movs	r3, #1
 8008a0a:	f000 f83f 	bl	8008a8c <_ZN5NRF2413WriteRegisterEhPhi>
  reg_value=0b00000111;
 8008a0e:	2307      	movs	r3, #7
 8008a10:	72fb      	strb	r3, [r7, #11]
  WriteRegister(0x05, &reg_value, 1);
 8008a12:	f107 030b 	add.w	r3, r7, #11
 8008a16:	6878      	ldr	r0, [r7, #4]
 8008a18:	2105      	movs	r1, #5
 8008a1a:	461a      	mov	r2, r3
 8008a1c:	2301      	movs	r3, #1
 8008a1e:	f000 f835 	bl	8008a8c <_ZN5NRF2413WriteRegisterEhPhi>
  reg_value=0b00000011;
 8008a22:	2303      	movs	r3, #3
 8008a24:	72fb      	strb	r3, [r7, #11]
  WriteRegister(0x1c, &reg_value, 1);
 8008a26:	f107 030b 	add.w	r3, r7, #11
 8008a2a:	6878      	ldr	r0, [r7, #4]
 8008a2c:	211c      	movs	r1, #28
 8008a2e:	461a      	mov	r2, r3
 8008a30:	2301      	movs	r3, #1
 8008a32:	f000 f82b 	bl	8008a8c <_ZN5NRF2413WriteRegisterEhPhi>
  reg_value=0b00000110;
 8008a36:	2306      	movs	r3, #6
 8008a38:	72fb      	strb	r3, [r7, #11]
  WriteRegister(0x1d, &reg_value, 1);
 8008a3a:	f107 030b 	add.w	r3, r7, #11
 8008a3e:	6878      	ldr	r0, [r7, #4]
 8008a40:	211d      	movs	r1, #29
 8008a42:	461a      	mov	r2, r3
 8008a44:	2301      	movs	r3, #1
 8008a46:	f000 f821 	bl	8008a8c <_ZN5NRF2413WriteRegisterEhPhi>
  FlushRx();
 8008a4a:	6878      	ldr	r0, [r7, #4]
 8008a4c:	f000 f9c2 	bl	8008dd4 <_ZN5NRF247FlushRxEv>
  FlushTx();
 8008a50:	6878      	ldr	r0, [r7, #4]
 8008a52:	f000 f993 	bl	8008d7c <_ZN5NRF247FlushTxEv>
  reg_value=0b01110000;
 8008a56:	2370      	movs	r3, #112	; 0x70
 8008a58:	72fb      	strb	r3, [r7, #11]
  WriteRegister((uint8_t) 0x07, &reg_value, 1);
 8008a5a:	f107 030b 	add.w	r3, r7, #11
 8008a5e:	6878      	ldr	r0, [r7, #4]
 8008a60:	2107      	movs	r1, #7
 8008a62:	461a      	mov	r2, r3
 8008a64:	2301      	movs	r3, #1
 8008a66:	f000 f811 	bl	8008a8c <_ZN5NRF2413WriteRegisterEhPhi>
  for(int i=0;i<0xeeeee2;i++);
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	60fb      	str	r3, [r7, #12]
 8008a6e:	e002      	b.n	8008a76 <_ZN5NRF246ConfigEv+0xa6>
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	3301      	adds	r3, #1
 8008a74:	60fb      	str	r3, [r7, #12]
 8008a76:	68fa      	ldr	r2, [r7, #12]
 8008a78:	4b03      	ldr	r3, [pc, #12]	; (8008a88 <_ZN5NRF246ConfigEv+0xb8>)
 8008a7a:	429a      	cmp	r2, r3
 8008a7c:	ddf8      	ble.n	8008a70 <_ZN5NRF246ConfigEv+0xa0>
  return 1;
 8008a7e:	2301      	movs	r3, #1
}
 8008a80:	4618      	mov	r0, r3
 8008a82:	3710      	adds	r7, #16
 8008a84:	46bd      	mov	sp, r7
 8008a86:	bd80      	pop	{r7, pc}
 8008a88:	00eeeee1 	.word	0x00eeeee1

08008a8c <_ZN5NRF2413WriteRegisterEhPhi>:
int NRF24::WriteRegister(uint8_t adress, uint8_t *new_value, int size){
 8008a8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a90:	b08d      	sub	sp, #52	; 0x34
 8008a92:	af00      	add	r7, sp, #0
 8008a94:	6178      	str	r0, [r7, #20]
 8008a96:	60fa      	str	r2, [r7, #12]
 8008a98:	60bb      	str	r3, [r7, #8]
 8008a9a:	460b      	mov	r3, r1
 8008a9c:	74fb      	strb	r3, [r7, #19]
 8008a9e:	466b      	mov	r3, sp
 8008aa0:	461e      	mov	r6, r3
  uint8_t buf_in[size+1];
 8008aa2:	68b9      	ldr	r1, [r7, #8]
 8008aa4:	62b9      	str	r1, [r7, #40]	; 0x28
 8008aa6:	460b      	mov	r3, r1
 8008aa8:	3301      	adds	r3, #1
 8008aaa:	461a      	mov	r2, r3
 8008aac:	f04f 0300 	mov.w	r3, #0
 8008ab0:	00d8      	lsls	r0, r3, #3
 8008ab2:	6078      	str	r0, [r7, #4]
 8008ab4:	6878      	ldr	r0, [r7, #4]
 8008ab6:	ea40 7052 	orr.w	r0, r0, r2, lsr #29
 8008aba:	6078      	str	r0, [r7, #4]
 8008abc:	00d0      	lsls	r0, r2, #3
 8008abe:	460b      	mov	r3, r1
 8008ac0:	3301      	adds	r3, #1
 8008ac2:	461a      	mov	r2, r3
 8008ac4:	f04f 0300 	mov.w	r3, #0
 8008ac8:	ea4f 0bc3 	mov.w	fp, r3, lsl #3
 8008acc:	ea4b 7b52 	orr.w	fp, fp, r2, lsr #29
 8008ad0:	ea4f 0ac2 	mov.w	sl, r2, lsl #3
 8008ad4:	460b      	mov	r3, r1
 8008ad6:	3301      	adds	r3, #1
 8008ad8:	3307      	adds	r3, #7
 8008ada:	08db      	lsrs	r3, r3, #3
 8008adc:	00db      	lsls	r3, r3, #3
 8008ade:	ebad 0d03 	sub.w	sp, sp, r3
 8008ae2:	466b      	mov	r3, sp
 8008ae4:	3300      	adds	r3, #0
 8008ae6:	627b      	str	r3, [r7, #36]	; 0x24
  uint8_t buf_out[size+1];
 8008ae8:	68b9      	ldr	r1, [r7, #8]
 8008aea:	6239      	str	r1, [r7, #32]
 8008aec:	460b      	mov	r3, r1
 8008aee:	3301      	adds	r3, #1
 8008af0:	461a      	mov	r2, r3
 8008af2:	f04f 0300 	mov.w	r3, #0
 8008af6:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 8008afa:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 8008afe:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 8008b02:	460b      	mov	r3, r1
 8008b04:	3301      	adds	r3, #1
 8008b06:	461a      	mov	r2, r3
 8008b08:	f04f 0300 	mov.w	r3, #0
 8008b0c:	00dd      	lsls	r5, r3, #3
 8008b0e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008b12:	00d4      	lsls	r4, r2, #3
 8008b14:	460b      	mov	r3, r1
 8008b16:	3301      	adds	r3, #1
 8008b18:	3307      	adds	r3, #7
 8008b1a:	08db      	lsrs	r3, r3, #3
 8008b1c:	00db      	lsls	r3, r3, #3
 8008b1e:	ebad 0d03 	sub.w	sp, sp, r3
 8008b22:	466b      	mov	r3, sp
 8008b24:	3300      	adds	r3, #0
 8008b26:	61fb      	str	r3, [r7, #28]
  buf_out[0]=0x20|adress;
 8008b28:	7cfb      	ldrb	r3, [r7, #19]
 8008b2a:	f043 0320 	orr.w	r3, r3, #32
 8008b2e:	b2da      	uxtb	r2, r3
 8008b30:	69fb      	ldr	r3, [r7, #28]
 8008b32:	701a      	strb	r2, [r3, #0]
  for(int i=1; i<size+1; i++){
 8008b34:	2301      	movs	r3, #1
 8008b36:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008b38:	e00b      	b.n	8008b52 <_ZN5NRF2413WriteRegisterEhPhi+0xc6>
    buf_out[i]=new_value[i-1];
 8008b3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b3c:	3b01      	subs	r3, #1
 8008b3e:	68fa      	ldr	r2, [r7, #12]
 8008b40:	4413      	add	r3, r2
 8008b42:	781a      	ldrb	r2, [r3, #0]
 8008b44:	69f9      	ldr	r1, [r7, #28]
 8008b46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b48:	440b      	add	r3, r1
 8008b4a:	701a      	strb	r2, [r3, #0]
}
int NRF24::WriteRegister(uint8_t adress, uint8_t *new_value, int size){
  uint8_t buf_in[size+1];
  uint8_t buf_out[size+1];
  buf_out[0]=0x20|adress;
  for(int i=1; i<size+1; i++){
 8008b4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b4e:	3301      	adds	r3, #1
 8008b50:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008b52:	68bb      	ldr	r3, [r7, #8]
 8008b54:	1c5a      	adds	r2, r3, #1
 8008b56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b58:	429a      	cmp	r2, r3
 8008b5a:	dcee      	bgt.n	8008b3a <_ZN5NRF2413WriteRegisterEhPhi+0xae>
    buf_out[i]=new_value[i-1];
  }
  if(!NRF_Spi->Transfer(buf_in, buf_out, (int) size+1))
 8008b5c:	697b      	ldr	r3, [r7, #20]
 8008b5e:	6918      	ldr	r0, [r3, #16]
 8008b60:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008b62:	69fa      	ldr	r2, [r7, #28]
 8008b64:	68bb      	ldr	r3, [r7, #8]
 8008b66:	3301      	adds	r3, #1
 8008b68:	f7ff f8d4 	bl	8007d14 <_ZN5MySpi8TransferEPhS0_i>
 8008b6c:	4603      	mov	r3, r0
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	bf14      	ite	ne
 8008b72:	2300      	movne	r3, #0
 8008b74:	2301      	moveq	r3, #1
 8008b76:	b2db      	uxtb	r3, r3
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d001      	beq.n	8008b80 <_ZN5NRF2413WriteRegisterEhPhi+0xf4>
    return 0;
 8008b7c:	2300      	movs	r3, #0
 8008b7e:	e000      	b.n	8008b82 <_ZN5NRF2413WriteRegisterEhPhi+0xf6>
  //for(int i=0;i<0xee2;i++);
  return 1;
 8008b80:	2301      	movs	r3, #1
 8008b82:	46b5      	mov	sp, r6
}
 8008b84:	4618      	mov	r0, r3
 8008b86:	3734      	adds	r7, #52	; 0x34
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b8e:	bf00      	nop

08008b90 <_ZN5NRF2412ReadRegisterEhPhi>:

int NRF24::ReadRegister(uint8_t adress, uint8_t *value, int size){
 8008b90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b94:	b08d      	sub	sp, #52	; 0x34
 8008b96:	af00      	add	r7, sp, #0
 8008b98:	6178      	str	r0, [r7, #20]
 8008b9a:	60fa      	str	r2, [r7, #12]
 8008b9c:	60bb      	str	r3, [r7, #8]
 8008b9e:	460b      	mov	r3, r1
 8008ba0:	74fb      	strb	r3, [r7, #19]
 8008ba2:	466b      	mov	r3, sp
 8008ba4:	461e      	mov	r6, r3
  uint8_t buf_in[size+1];
 8008ba6:	68b9      	ldr	r1, [r7, #8]
 8008ba8:	62b9      	str	r1, [r7, #40]	; 0x28
 8008baa:	460b      	mov	r3, r1
 8008bac:	3301      	adds	r3, #1
 8008bae:	461a      	mov	r2, r3
 8008bb0:	f04f 0300 	mov.w	r3, #0
 8008bb4:	00d8      	lsls	r0, r3, #3
 8008bb6:	6078      	str	r0, [r7, #4]
 8008bb8:	6878      	ldr	r0, [r7, #4]
 8008bba:	ea40 7052 	orr.w	r0, r0, r2, lsr #29
 8008bbe:	6078      	str	r0, [r7, #4]
 8008bc0:	00d0      	lsls	r0, r2, #3
 8008bc2:	460b      	mov	r3, r1
 8008bc4:	3301      	adds	r3, #1
 8008bc6:	461a      	mov	r2, r3
 8008bc8:	f04f 0300 	mov.w	r3, #0
 8008bcc:	ea4f 0bc3 	mov.w	fp, r3, lsl #3
 8008bd0:	ea4b 7b52 	orr.w	fp, fp, r2, lsr #29
 8008bd4:	ea4f 0ac2 	mov.w	sl, r2, lsl #3
 8008bd8:	460b      	mov	r3, r1
 8008bda:	3301      	adds	r3, #1
 8008bdc:	3307      	adds	r3, #7
 8008bde:	08db      	lsrs	r3, r3, #3
 8008be0:	00db      	lsls	r3, r3, #3
 8008be2:	ebad 0d03 	sub.w	sp, sp, r3
 8008be6:	466b      	mov	r3, sp
 8008be8:	3300      	adds	r3, #0
 8008bea:	627b      	str	r3, [r7, #36]	; 0x24
  uint8_t buf_out[size+1];
 8008bec:	68b9      	ldr	r1, [r7, #8]
 8008bee:	6239      	str	r1, [r7, #32]
 8008bf0:	460b      	mov	r3, r1
 8008bf2:	3301      	adds	r3, #1
 8008bf4:	461a      	mov	r2, r3
 8008bf6:	f04f 0300 	mov.w	r3, #0
 8008bfa:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 8008bfe:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 8008c02:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 8008c06:	460b      	mov	r3, r1
 8008c08:	3301      	adds	r3, #1
 8008c0a:	461a      	mov	r2, r3
 8008c0c:	f04f 0300 	mov.w	r3, #0
 8008c10:	00dd      	lsls	r5, r3, #3
 8008c12:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008c16:	00d4      	lsls	r4, r2, #3
 8008c18:	460b      	mov	r3, r1
 8008c1a:	3301      	adds	r3, #1
 8008c1c:	3307      	adds	r3, #7
 8008c1e:	08db      	lsrs	r3, r3, #3
 8008c20:	00db      	lsls	r3, r3, #3
 8008c22:	ebad 0d03 	sub.w	sp, sp, r3
 8008c26:	466b      	mov	r3, sp
 8008c28:	3300      	adds	r3, #0
 8008c2a:	61fb      	str	r3, [r7, #28]
  buf_out[0]=adress;
 8008c2c:	69fb      	ldr	r3, [r7, #28]
 8008c2e:	7cfa      	ldrb	r2, [r7, #19]
 8008c30:	701a      	strb	r2, [r3, #0]
  if(!NRF_Spi->Transfer(buf_in, buf_out, (int) size+1))
 8008c32:	697b      	ldr	r3, [r7, #20]
 8008c34:	6918      	ldr	r0, [r3, #16]
 8008c36:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008c38:	69fa      	ldr	r2, [r7, #28]
 8008c3a:	68bb      	ldr	r3, [r7, #8]
 8008c3c:	3301      	adds	r3, #1
 8008c3e:	f7ff f869 	bl	8007d14 <_ZN5MySpi8TransferEPhS0_i>
 8008c42:	4603      	mov	r3, r0
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	bf14      	ite	ne
 8008c48:	2300      	movne	r3, #0
 8008c4a:	2301      	moveq	r3, #1
 8008c4c:	b2db      	uxtb	r3, r3
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d001      	beq.n	8008c56 <_ZN5NRF2412ReadRegisterEhPhi+0xc6>
	return 0;
 8008c52:	2300      	movs	r3, #0
 8008c54:	e012      	b.n	8008c7c <_ZN5NRF2412ReadRegisterEhPhi+0xec>
  for(int i=0; i<size; i++){
 8008c56:	2300      	movs	r3, #0
 8008c58:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008c5a:	e00a      	b.n	8008c72 <_ZN5NRF2412ReadRegisterEhPhi+0xe2>
    value[i]=buf_in[i+1];
 8008c5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c5e:	68fa      	ldr	r2, [r7, #12]
 8008c60:	4413      	add	r3, r2
 8008c62:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008c64:	3201      	adds	r2, #1
 8008c66:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008c68:	5c8a      	ldrb	r2, [r1, r2]
 8008c6a:	701a      	strb	r2, [r3, #0]
  uint8_t buf_in[size+1];
  uint8_t buf_out[size+1];
  buf_out[0]=adress;
  if(!NRF_Spi->Transfer(buf_in, buf_out, (int) size+1))
	return 0;
  for(int i=0; i<size; i++){
 8008c6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c6e:	3301      	adds	r3, #1
 8008c70:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008c72:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008c74:	68bb      	ldr	r3, [r7, #8]
 8008c76:	429a      	cmp	r2, r3
 8008c78:	dbf0      	blt.n	8008c5c <_ZN5NRF2412ReadRegisterEhPhi+0xcc>
    value[i]=buf_in[i+1];
  }
  return 1;
 8008c7a:	2301      	movs	r3, #1
 8008c7c:	46b5      	mov	sp, r6
}
 8008c7e:	4618      	mov	r0, r3
 8008c80:	3734      	adds	r7, #52	; 0x34
 8008c82:	46bd      	mov	sp, r7
 8008c84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008c88 <_ZN5NRF2411ReadPayloadEPhi>:
  }
  if(!NRF_Spi->Transfer(buf_in, buf_out, (int) size+1))
	return 0;
  return 1;
}
int NRF24::ReadPayload(uint8_t *data, int size){
 8008c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c8c:	b08d      	sub	sp, #52	; 0x34
 8008c8e:	af00      	add	r7, sp, #0
 8008c90:	6178      	str	r0, [r7, #20]
 8008c92:	6139      	str	r1, [r7, #16]
 8008c94:	60fa      	str	r2, [r7, #12]
 8008c96:	466b      	mov	r3, sp
 8008c98:	461e      	mov	r6, r3
  uint8_t buf_in[size+1];
 8008c9a:	68f9      	ldr	r1, [r7, #12]
 8008c9c:	62b9      	str	r1, [r7, #40]	; 0x28
 8008c9e:	460b      	mov	r3, r1
 8008ca0:	3301      	adds	r3, #1
 8008ca2:	461a      	mov	r2, r3
 8008ca4:	f04f 0300 	mov.w	r3, #0
 8008ca8:	00d8      	lsls	r0, r3, #3
 8008caa:	6078      	str	r0, [r7, #4]
 8008cac:	6878      	ldr	r0, [r7, #4]
 8008cae:	ea40 7052 	orr.w	r0, r0, r2, lsr #29
 8008cb2:	6078      	str	r0, [r7, #4]
 8008cb4:	00d0      	lsls	r0, r2, #3
 8008cb6:	460b      	mov	r3, r1
 8008cb8:	3301      	adds	r3, #1
 8008cba:	461a      	mov	r2, r3
 8008cbc:	f04f 0300 	mov.w	r3, #0
 8008cc0:	ea4f 0bc3 	mov.w	fp, r3, lsl #3
 8008cc4:	ea4b 7b52 	orr.w	fp, fp, r2, lsr #29
 8008cc8:	ea4f 0ac2 	mov.w	sl, r2, lsl #3
 8008ccc:	460b      	mov	r3, r1
 8008cce:	3301      	adds	r3, #1
 8008cd0:	3307      	adds	r3, #7
 8008cd2:	08db      	lsrs	r3, r3, #3
 8008cd4:	00db      	lsls	r3, r3, #3
 8008cd6:	ebad 0d03 	sub.w	sp, sp, r3
 8008cda:	466b      	mov	r3, sp
 8008cdc:	3300      	adds	r3, #0
 8008cde:	627b      	str	r3, [r7, #36]	; 0x24
  uint8_t buf_out[size+1];
 8008ce0:	68f9      	ldr	r1, [r7, #12]
 8008ce2:	6239      	str	r1, [r7, #32]
 8008ce4:	460b      	mov	r3, r1
 8008ce6:	3301      	adds	r3, #1
 8008ce8:	461a      	mov	r2, r3
 8008cea:	f04f 0300 	mov.w	r3, #0
 8008cee:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 8008cf2:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 8008cf6:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 8008cfa:	460b      	mov	r3, r1
 8008cfc:	3301      	adds	r3, #1
 8008cfe:	461a      	mov	r2, r3
 8008d00:	f04f 0300 	mov.w	r3, #0
 8008d04:	00dd      	lsls	r5, r3, #3
 8008d06:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008d0a:	00d4      	lsls	r4, r2, #3
 8008d0c:	460b      	mov	r3, r1
 8008d0e:	3301      	adds	r3, #1
 8008d10:	3307      	adds	r3, #7
 8008d12:	08db      	lsrs	r3, r3, #3
 8008d14:	00db      	lsls	r3, r3, #3
 8008d16:	ebad 0d03 	sub.w	sp, sp, r3
 8008d1a:	466b      	mov	r3, sp
 8008d1c:	3300      	adds	r3, #0
 8008d1e:	61fb      	str	r3, [r7, #28]
  buf_out[0]=0b01100001;
 8008d20:	69fb      	ldr	r3, [r7, #28]
 8008d22:	2261      	movs	r2, #97	; 0x61
 8008d24:	701a      	strb	r2, [r3, #0]
  if(!NRF_Spi->Transfer(buf_in, buf_out, (int) size+1))
 8008d26:	697b      	ldr	r3, [r7, #20]
 8008d28:	6918      	ldr	r0, [r3, #16]
 8008d2a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008d2c:	69fa      	ldr	r2, [r7, #28]
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	3301      	adds	r3, #1
 8008d32:	f7fe ffef 	bl	8007d14 <_ZN5MySpi8TransferEPhS0_i>
 8008d36:	4603      	mov	r3, r0
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	bf14      	ite	ne
 8008d3c:	2300      	movne	r3, #0
 8008d3e:	2301      	moveq	r3, #1
 8008d40:	b2db      	uxtb	r3, r3
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d001      	beq.n	8008d4a <_ZN5NRF2411ReadPayloadEPhi+0xc2>
	return 0;
 8008d46:	2300      	movs	r3, #0
 8008d48:	e012      	b.n	8008d70 <_ZN5NRF2411ReadPayloadEPhi+0xe8>
  for(int i=0; i<size; i++){
 8008d4a:	2300      	movs	r3, #0
 8008d4c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008d4e:	e00a      	b.n	8008d66 <_ZN5NRF2411ReadPayloadEPhi+0xde>
    data[i]=buf_in[i+1];
 8008d50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d52:	693a      	ldr	r2, [r7, #16]
 8008d54:	4413      	add	r3, r2
 8008d56:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008d58:	3201      	adds	r2, #1
 8008d5a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008d5c:	5c8a      	ldrb	r2, [r1, r2]
 8008d5e:	701a      	strb	r2, [r3, #0]
  uint8_t buf_in[size+1];
  uint8_t buf_out[size+1];
  buf_out[0]=0b01100001;
  if(!NRF_Spi->Transfer(buf_in, buf_out, (int) size+1))
	return 0;
  for(int i=0; i<size; i++){
 8008d60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d62:	3301      	adds	r3, #1
 8008d64:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008d66:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	429a      	cmp	r2, r3
 8008d6c:	dbf0      	blt.n	8008d50 <_ZN5NRF2411ReadPayloadEPhi+0xc8>
    data[i]=buf_in[i+1];
  }
  return 1;
 8008d6e:	2301      	movs	r3, #1
 8008d70:	46b5      	mov	sp, r6
}
 8008d72:	4618      	mov	r0, r3
 8008d74:	3734      	adds	r7, #52	; 0x34
 8008d76:	46bd      	mov	sp, r7
 8008d78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008d7c <_ZN5NRF247FlushTxEv>:
int NRF24::FlushTx(){
 8008d7c:	b580      	push	{r7, lr}
 8008d7e:	b086      	sub	sp, #24
 8008d80:	af00      	add	r7, sp, #0
 8008d82:	6078      	str	r0, [r7, #4]
  uint8_t buf_in[1];
  uint8_t buf_out[1];
  buf_out[0]=0b11100001;
 8008d84:	23e1      	movs	r3, #225	; 0xe1
 8008d86:	733b      	strb	r3, [r7, #12]
  if(!NRF_Spi->Transfer(buf_in, buf_out, (int) 1))
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	6919      	ldr	r1, [r3, #16]
 8008d8c:	f107 0210 	add.w	r2, r7, #16
 8008d90:	f107 030c 	add.w	r3, r7, #12
 8008d94:	4608      	mov	r0, r1
 8008d96:	4611      	mov	r1, r2
 8008d98:	461a      	mov	r2, r3
 8008d9a:	2301      	movs	r3, #1
 8008d9c:	f7fe ffba 	bl	8007d14 <_ZN5MySpi8TransferEPhS0_i>
 8008da0:	4603      	mov	r3, r0
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	bf14      	ite	ne
 8008da6:	2300      	movne	r3, #0
 8008da8:	2301      	moveq	r3, #1
 8008daa:	b2db      	uxtb	r3, r3
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d001      	beq.n	8008db4 <_ZN5NRF247FlushTxEv+0x38>
	return 0;
 8008db0:	2300      	movs	r3, #0
 8008db2:	e00b      	b.n	8008dcc <_ZN5NRF247FlushTxEv+0x50>
  for(int i=0;i<0xee2;i++);
 8008db4:	2300      	movs	r3, #0
 8008db6:	617b      	str	r3, [r7, #20]
 8008db8:	e002      	b.n	8008dc0 <_ZN5NRF247FlushTxEv+0x44>
 8008dba:	697b      	ldr	r3, [r7, #20]
 8008dbc:	3301      	adds	r3, #1
 8008dbe:	617b      	str	r3, [r7, #20]
 8008dc0:	697a      	ldr	r2, [r7, #20]
 8008dc2:	f640 63e1 	movw	r3, #3809	; 0xee1
 8008dc6:	429a      	cmp	r2, r3
 8008dc8:	ddf7      	ble.n	8008dba <_ZN5NRF247FlushTxEv+0x3e>
  return 1;
 8008dca:	2301      	movs	r3, #1
}
 8008dcc:	4618      	mov	r0, r3
 8008dce:	3718      	adds	r7, #24
 8008dd0:	46bd      	mov	sp, r7
 8008dd2:	bd80      	pop	{r7, pc}

08008dd4 <_ZN5NRF247FlushRxEv>:
int NRF24::FlushRx(){
 8008dd4:	b580      	push	{r7, lr}
 8008dd6:	b086      	sub	sp, #24
 8008dd8:	af00      	add	r7, sp, #0
 8008dda:	6078      	str	r0, [r7, #4]
  uint8_t buf_in[1];
  uint8_t buf_out[1];
  buf_out[0]=0b11100010;
 8008ddc:	23e2      	movs	r3, #226	; 0xe2
 8008dde:	733b      	strb	r3, [r7, #12]
  if(!NRF_Spi->Transfer(buf_in, buf_out, (int) 1))
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	6919      	ldr	r1, [r3, #16]
 8008de4:	f107 0210 	add.w	r2, r7, #16
 8008de8:	f107 030c 	add.w	r3, r7, #12
 8008dec:	4608      	mov	r0, r1
 8008dee:	4611      	mov	r1, r2
 8008df0:	461a      	mov	r2, r3
 8008df2:	2301      	movs	r3, #1
 8008df4:	f7fe ff8e 	bl	8007d14 <_ZN5MySpi8TransferEPhS0_i>
 8008df8:	4603      	mov	r3, r0
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	bf14      	ite	ne
 8008dfe:	2300      	movne	r3, #0
 8008e00:	2301      	moveq	r3, #1
 8008e02:	b2db      	uxtb	r3, r3
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d001      	beq.n	8008e0c <_ZN5NRF247FlushRxEv+0x38>
	return 0;
 8008e08:	2300      	movs	r3, #0
 8008e0a:	e00b      	b.n	8008e24 <_ZN5NRF247FlushRxEv+0x50>
  for(int i=0;i<0xee2;i++);
 8008e0c:	2300      	movs	r3, #0
 8008e0e:	617b      	str	r3, [r7, #20]
 8008e10:	e002      	b.n	8008e18 <_ZN5NRF247FlushRxEv+0x44>
 8008e12:	697b      	ldr	r3, [r7, #20]
 8008e14:	3301      	adds	r3, #1
 8008e16:	617b      	str	r3, [r7, #20]
 8008e18:	697a      	ldr	r2, [r7, #20]
 8008e1a:	f640 63e1 	movw	r3, #3809	; 0xee1
 8008e1e:	429a      	cmp	r2, r3
 8008e20:	ddf7      	ble.n	8008e12 <_ZN5NRF247FlushRxEv+0x3e>
  return 1;
 8008e22:	2301      	movs	r3, #1
}
 8008e24:	4618      	mov	r0, r3
 8008e26:	3718      	adds	r7, #24
 8008e28:	46bd      	mov	sp, r7
 8008e2a:	bd80      	pop	{r7, pc}

08008e2c <_ZN5NRF249DataReadyEv>:
int NRF24::DataSent(){
  uint8_t value;
  ReadRegister(REG_STATUS, &value, 1);
  return (value&0b00100000);
}
int NRF24::DataReady(){
 8008e2c:	b580      	push	{r7, lr}
 8008e2e:	b084      	sub	sp, #16
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	6078      	str	r0, [r7, #4]
  uint8_t value;
  ReadRegister(REG_STATUS, &value, 1);
 8008e34:	f107 030f 	add.w	r3, r7, #15
 8008e38:	6878      	ldr	r0, [r7, #4]
 8008e3a:	2107      	movs	r1, #7
 8008e3c:	461a      	mov	r2, r3
 8008e3e:	2301      	movs	r3, #1
 8008e40:	f7ff fea6 	bl	8008b90 <_ZN5NRF2412ReadRegisterEhPhi>
  return (value&0b01000000);
 8008e44:	7bfb      	ldrb	r3, [r7, #15]
 8008e46:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
 8008e4a:	4618      	mov	r0, r3
 8008e4c:	3710      	adds	r7, #16
 8008e4e:	46bd      	mov	sp, r7
 8008e50:	bd80      	pop	{r7, pc}
 8008e52:	bf00      	nop

08008e54 <_ZN5NRF2414CleanDataReadyEv>:
}
int NRF24::CleanDataSent(){
  uint8_t new_value=0b00100000;
  return WriteRegister(REG_STATUS, &new_value, 1);
}
int NRF24::CleanDataReady(){
 8008e54:	b580      	push	{r7, lr}
 8008e56:	b084      	sub	sp, #16
 8008e58:	af00      	add	r7, sp, #0
 8008e5a:	6078      	str	r0, [r7, #4]
  uint8_t new_value=0b01000000;
 8008e5c:	2340      	movs	r3, #64	; 0x40
 8008e5e:	73fb      	strb	r3, [r7, #15]
  return WriteRegister(REG_STATUS, &new_value, 1);
 8008e60:	f107 030f 	add.w	r3, r7, #15
 8008e64:	6878      	ldr	r0, [r7, #4]
 8008e66:	2107      	movs	r1, #7
 8008e68:	461a      	mov	r2, r3
 8008e6a:	2301      	movs	r3, #1
 8008e6c:	f7ff fe0e 	bl	8008a8c <_ZN5NRF2413WriteRegisterEhPhi>
 8008e70:	4603      	mov	r3, r0
}
 8008e72:	4618      	mov	r0, r3
 8008e74:	3710      	adds	r7, #16
 8008e76:	46bd      	mov	sp, r7
 8008e78:	bd80      	pop	{r7, pc}
 8008e7a:	bf00      	nop

08008e7c <_ZN5NRF247RxEmptyEv>:
int NRF24::CleanMaxRt(){
  uint8_t new_value=0b00010000;
  return WriteRegister(REG_STATUS, &new_value, 1);
}
int NRF24::RxEmpty(){
 8008e7c:	b580      	push	{r7, lr}
 8008e7e:	b084      	sub	sp, #16
 8008e80:	af00      	add	r7, sp, #0
 8008e82:	6078      	str	r0, [r7, #4]
  uint8_t value;
  ReadRegister(REG_FIFO_STATUS, &value, 1);
 8008e84:	f107 030f 	add.w	r3, r7, #15
 8008e88:	6878      	ldr	r0, [r7, #4]
 8008e8a:	2117      	movs	r1, #23
 8008e8c:	461a      	mov	r2, r3
 8008e8e:	2301      	movs	r3, #1
 8008e90:	f7ff fe7e 	bl	8008b90 <_ZN5NRF2412ReadRegisterEhPhi>
  return (value&0b00000001);
 8008e94:	7bfb      	ldrb	r3, [r7, #15]
 8008e96:	f003 0301 	and.w	r3, r3, #1
}
 8008e9a:	4618      	mov	r0, r3
 8008e9c:	3710      	adds	r7, #16
 8008e9e:	46bd      	mov	sp, r7
 8008ea0:	bd80      	pop	{r7, pc}
 8008ea2:	bf00      	nop

08008ea4 <_ZN5MotorC1EP3PwmP4GPIOS1_S3_P7EncoderP11Timer_Time2>:
 *  Created on: Mar 12, 2016
 *      Author: lenovoi7
 */
#include "Motor.h"

Motor::Motor(Pwm *A_High,
 8008ea4:	b480      	push	{r7}
 8008ea6:	b085      	sub	sp, #20
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	60f8      	str	r0, [r7, #12]
 8008eac:	60b9      	str	r1, [r7, #8]
 8008eae:	607a      	str	r2, [r7, #4]
 8008eb0:	603b      	str	r3, [r7, #0]
		GPIO *A_Low,
		Pwm *B_High,
		GPIO *B_Low,
		Encoder *Enc,
		Timer_Time2 *MTimer)
 8008eb2:	68f9      	ldr	r1, [r7, #12]
 8008eb4:	f04f 0200 	mov.w	r2, #0
 8008eb8:	f04f 0300 	mov.w	r3, #0
 8008ebc:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
{
	Motor_A_High = A_High;
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	68ba      	ldr	r2, [r7, #8]
 8008ec4:	601a      	str	r2, [r3, #0]
	Motor_A_Low = A_Low;
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	687a      	ldr	r2, [r7, #4]
 8008eca:	609a      	str	r2, [r3, #8]
	Motor_B_High = B_High;
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	683a      	ldr	r2, [r7, #0]
 8008ed0:	605a      	str	r2, [r3, #4]
	Motor_B_Low = B_Low;
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	69ba      	ldr	r2, [r7, #24]
 8008ed6:	60da      	str	r2, [r3, #12]
	Motor_Enc = Enc;
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	69fa      	ldr	r2, [r7, #28]
 8008edc:	611a      	str	r2, [r3, #16]
	Motor_Time = MTimer;
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	6a3a      	ldr	r2, [r7, #32]
 8008ee2:	615a      	str	r2, [r3, #20]
}
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	4618      	mov	r0, r3
 8008ee8:	3714      	adds	r7, #20
 8008eea:	46bd      	mov	sp, r7
 8008eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef0:	4770      	bx	lr
 8008ef2:	bf00      	nop

08008ef4 <_ZN5Motor13Control_SpeedEs>:
																//pos_calc_answer estar dentro
																//do objeto
	this->Answer(answer);
	return;
};
void Motor::Control_Speed(int16_t hold_speed){
 8008ef4:	b580      	push	{r7, lr}
 8008ef6:	b084      	sub	sp, #16
 8008ef8:	af00      	add	r7, sp, #0
 8008efa:	6078      	str	r0, [r7, #4]
 8008efc:	460b      	mov	r3, r1
 8008efe:	807b      	strh	r3, [r7, #2]
	int16_t speed;
	int16_t vel_answer;
	uint32_t position = Motor_Enc->get_position();
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	691b      	ldr	r3, [r3, #16]
 8008f04:	4618      	mov	r0, r3
 8008f06:	f000 fa7b 	bl	8009400 <_ZN7Encoder12get_positionEv>
 8008f0a:	60f8      	str	r0, [r7, #12]
	Motor_Enc->set_position((uint32_t) 20000);
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	691b      	ldr	r3, [r3, #16]
 8008f10:	4618      	mov	r0, r3
 8008f12:	f644 6120 	movw	r1, #20000	; 0x4e20
 8008f16:	f000 fa81 	bl	800941c <_ZN7Encoder12set_positionEm>
	speed = 1000*((int16_t)position-20000);
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	b29b      	uxth	r3, r3
 8008f1e:	b21b      	sxth	r3, r3
 8008f20:	f5a3 439c 	sub.w	r3, r3, #19968	; 0x4e00
 8008f24:	3b20      	subs	r3, #32
 8008f26:	b29b      	uxth	r3, r3
 8008f28:	461a      	mov	r2, r3
 8008f2a:	0152      	lsls	r2, r2, #5
 8008f2c:	1ad2      	subs	r2, r2, r3
 8008f2e:	0092      	lsls	r2, r2, #2
 8008f30:	4413      	add	r3, r2
 8008f32:	00db      	lsls	r3, r3, #3
 8008f34:	b29b      	uxth	r3, r3
 8008f36:	817b      	strh	r3, [r7, #10]
    vel_answer = -Spe_Calc_Answer(speed, hold_speed);
 8008f38:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8008f3c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008f40:	6878      	ldr	r0, [r7, #4]
 8008f42:	4611      	mov	r1, r2
 8008f44:	461a      	mov	r2, r3
 8008f46:	f000 f863 	bl	8009010 <_ZN5Motor15Spe_Calc_AnswerEll>
 8008f4a:	4603      	mov	r3, r0
 8008f4c:	b29b      	uxth	r3, r3
 8008f4e:	425b      	negs	r3, r3
 8008f50:	b29b      	uxth	r3, r3
 8008f52:	813b      	strh	r3, [r7, #8]
	this->Answer((int16_t)vel_answer);
 8008f54:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8008f58:	6878      	ldr	r0, [r7, #4]
 8008f5a:	4619      	mov	r1, r3
 8008f5c:	f000 f804 	bl	8008f68 <_ZN5Motor6AnswerEs>
	return;
 8008f60:	bf00      	nop
};
 8008f62:	3710      	adds	r7, #16
 8008f64:	46bd      	mov	sp, r7
 8008f66:	bd80      	pop	{r7, pc}

08008f68 <_ZN5Motor6AnswerEs>:
	last_speed_pos = speed;
	return;
};
*/
void Motor::Answer(int16_t answer)
{
 8008f68:	b580      	push	{r7, lr}
 8008f6a:	b082      	sub	sp, #8
 8008f6c:	af00      	add	r7, sp, #0
 8008f6e:	6078      	str	r0, [r7, #4]
 8008f70:	460b      	mov	r3, r1
 8008f72:	807b      	strh	r3, [r7, #2]
	if (answer > 0)
 8008f74:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	dd1f      	ble.n	8008fbc <_ZN5Motor6AnswerEs+0x54>
	{
		if (answer>600)
 8008f7c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008f80:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8008f84:	dd02      	ble.n	8008f8c <_ZN5Motor6AnswerEs+0x24>
		{
			answer=600;
 8008f86:	f44f 7316 	mov.w	r3, #600	; 0x258
 8008f8a:	807b      	strh	r3, [r7, #2]
		}
		Motor_A_Low->Reset();
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	689b      	ldr	r3, [r3, #8]
 8008f90:	4618      	mov	r0, r3
 8008f92:	f000 f96f 	bl	8009274 <_ZN4GPIO5ResetEv>
		Motor_B_High->set_DutyCycle(0);
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	685b      	ldr	r3, [r3, #4]
 8008f9a:	4618      	mov	r0, r3
 8008f9c:	2100      	movs	r1, #0
 8008f9e:	f7ff fcb9 	bl	8008914 <_ZN3Pwm13set_DutyCycleEt>
		Motor_A_High->set_DutyCycle(answer);
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681a      	ldr	r2, [r3, #0]
 8008fa6:	887b      	ldrh	r3, [r7, #2]
 8008fa8:	4610      	mov	r0, r2
 8008faa:	4619      	mov	r1, r3
 8008fac:	f7ff fcb2 	bl	8008914 <_ZN3Pwm13set_DutyCycleEt>
		Motor_B_Low->Set();
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	68db      	ldr	r3, [r3, #12]
 8008fb4:	4618      	mov	r0, r3
 8008fb6:	f000 f94d 	bl	8009254 <_ZN4GPIO3SetEv>
 8008fba:	e022      	b.n	8009002 <_ZN5Motor6AnswerEs+0x9a>
	}
	else
	{
		answer=-answer;
 8008fbc:	887b      	ldrh	r3, [r7, #2]
 8008fbe:	425b      	negs	r3, r3
 8008fc0:	b29b      	uxth	r3, r3
 8008fc2:	807b      	strh	r3, [r7, #2]
		if(answer>600)
 8008fc4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008fc8:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8008fcc:	dd02      	ble.n	8008fd4 <_ZN5Motor6AnswerEs+0x6c>
		{
			answer=600;
 8008fce:	f44f 7316 	mov.w	r3, #600	; 0x258
 8008fd2:	807b      	strh	r3, [r7, #2]
		}
		Motor_B_Low->Reset();
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	68db      	ldr	r3, [r3, #12]
 8008fd8:	4618      	mov	r0, r3
 8008fda:	f000 f94b 	bl	8009274 <_ZN4GPIO5ResetEv>
		Motor_A_High->set_DutyCycle(0);
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	4618      	mov	r0, r3
 8008fe4:	2100      	movs	r1, #0
 8008fe6:	f7ff fc95 	bl	8008914 <_ZN3Pwm13set_DutyCycleEt>
		Motor_B_High->set_DutyCycle(answer);
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	685a      	ldr	r2, [r3, #4]
 8008fee:	887b      	ldrh	r3, [r7, #2]
 8008ff0:	4610      	mov	r0, r2
 8008ff2:	4619      	mov	r1, r3
 8008ff4:	f7ff fc8e 	bl	8008914 <_ZN3Pwm13set_DutyCycleEt>
		Motor_A_Low->Set();
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	689b      	ldr	r3, [r3, #8]
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	f000 f929 	bl	8009254 <_ZN4GPIO3SetEv>
	}
	return;
 8009002:	bf00      	nop
}
 8009004:	3708      	adds	r7, #8
 8009006:	46bd      	mov	sp, r7
 8009008:	bd80      	pop	{r7, pc}
 800900a:	bf00      	nop
 800900c:	0000      	movs	r0, r0
	...

08009010 <_ZN5Motor15Spe_Calc_AnswerEll>:
	return (int16_t) -((error)*0.81+(integral)*0.18 - derivative*2.25);
	//Kp = 0.81, Ki = 0.36, Kd = 2.25
}

//Falta definir o que  o valor speed, que deve ter sinal
int16_t Motor::Spe_Calc_Answer(int32_t speed, int32_t hold_speed){
 8009010:	b5b0      	push	{r4, r5, r7, lr}
 8009012:	b08c      	sub	sp, #48	; 0x30
 8009014:	af00      	add	r7, sp, #0
 8009016:	60f8      	str	r0, [r7, #12]
 8009018:	60b9      	str	r1, [r7, #8]
 800901a:	607a      	str	r2, [r7, #4]
	if(hold_speed>1000)
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009022:	dd02      	ble.n	800902a <_ZN5Motor15Spe_Calc_AnswerEll+0x1a>
		hold_speed=1000;
 8009024:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009028:	607b      	str	r3, [r7, #4]
	if(hold_speed<-1000)
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	f513 7f7a 	cmn.w	r3, #1000	; 0x3e8
 8009030:	da01      	bge.n	8009036 <_ZN5Motor15Spe_Calc_AnswerEll+0x26>
		hold_speed=-1000;
 8009032:	4b57      	ldr	r3, [pc, #348]	; (8009190 <_ZN5Motor15Spe_Calc_AnswerEll+0x180>)
 8009034:	607b      	str	r3, [r7, #4]
	hold_speed = hold_speed*10;
 8009036:	687a      	ldr	r2, [r7, #4]
 8009038:	4613      	mov	r3, r2
 800903a:	009b      	lsls	r3, r3, #2
 800903c:	4413      	add	r3, r2
 800903e:	005b      	lsls	r3, r3, #1
 8009040:	607b      	str	r3, [r7, #4]
	double vel_answer;
	float error;
	float derivative;
	float integral;
	error=speed-hold_speed;
 8009042:	68ba      	ldr	r2, [r7, #8]
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	1ad3      	subs	r3, r2, r3
 8009048:	ee07 3a10 	vmov	s14, r3
 800904c:	eef8 7ac7 	vcvt.f32.s32	s15, s14
 8009050:	edc7 7a06 	vstr	s15, [r7, #24]
	derivative = error - Speed_Last_Error[0];
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 800905a:	ed97 7a06 	vldr	s14, [r7, #24]
 800905e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009062:	edc7 7a05 	vstr	s15, [r7, #20]
	for(int i = 9; i>0; i--){
 8009066:	2309      	movs	r3, #9
 8009068:	623b      	str	r3, [r7, #32]
 800906a:	e00f      	b.n	800908c <_ZN5Motor15Spe_Calc_AnswerEll+0x7c>
		Speed_Last_Error[i] = Speed_Last_Error[i-1];
 800906c:	6a3b      	ldr	r3, [r7, #32]
 800906e:	3b01      	subs	r3, #1
 8009070:	68fa      	ldr	r2, [r7, #12]
 8009072:	3310      	adds	r3, #16
 8009074:	009b      	lsls	r3, r3, #2
 8009076:	4413      	add	r3, r2
 8009078:	681a      	ldr	r2, [r3, #0]
 800907a:	68f9      	ldr	r1, [r7, #12]
 800907c:	6a3b      	ldr	r3, [r7, #32]
 800907e:	3310      	adds	r3, #16
 8009080:	009b      	lsls	r3, r3, #2
 8009082:	440b      	add	r3, r1
 8009084:	601a      	str	r2, [r3, #0]
	float error;
	float derivative;
	float integral;
	error=speed-hold_speed;
	derivative = error - Speed_Last_Error[0];
	for(int i = 9; i>0; i--){
 8009086:	6a3b      	ldr	r3, [r7, #32]
 8009088:	3b01      	subs	r3, #1
 800908a:	623b      	str	r3, [r7, #32]
 800908c:	6a3b      	ldr	r3, [r7, #32]
 800908e:	2b00      	cmp	r3, #0
 8009090:	dcec      	bgt.n	800906c <_ZN5Motor15Spe_Calc_AnswerEll+0x5c>
		Speed_Last_Error[i] = Speed_Last_Error[i-1];
	}
	Speed_Last_Error[0] = error;
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	69ba      	ldr	r2, [r7, #24]
 8009096:	641a      	str	r2, [r3, #64]	; 0x40
	for(int i=0; i<10; i++){
 8009098:	2300      	movs	r3, #0
 800909a:	61fb      	str	r3, [r7, #28]
 800909c:	e00f      	b.n	80090be <_ZN5Motor15Spe_Calc_AnswerEll+0xae>
		integral = integral + Speed_Last_Error[i];
 800909e:	68fa      	ldr	r2, [r7, #12]
 80090a0:	69fb      	ldr	r3, [r7, #28]
 80090a2:	3310      	adds	r3, #16
 80090a4:	009b      	lsls	r3, r3, #2
 80090a6:	4413      	add	r3, r2
 80090a8:	edd3 7a00 	vldr	s15, [r3]
 80090ac:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80090b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80090b4:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	derivative = error - Speed_Last_Error[0];
	for(int i = 9; i>0; i--){
		Speed_Last_Error[i] = Speed_Last_Error[i-1];
	}
	Speed_Last_Error[0] = error;
	for(int i=0; i<10; i++){
 80090b8:	69fb      	ldr	r3, [r7, #28]
 80090ba:	3301      	adds	r3, #1
 80090bc:	61fb      	str	r3, [r7, #28]
 80090be:	69fb      	ldr	r3, [r7, #28]
 80090c0:	2b09      	cmp	r3, #9
 80090c2:	ddec      	ble.n	800909e <_ZN5Motor15Spe_Calc_AnswerEll+0x8e>
		integral = integral + Speed_Last_Error[i];
	}
	vel_answer=last_vel_answer + error*0.004 + derivative*0;
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	e9d3 451c 	ldrd	r4, r5, [r3, #112]	; 0x70
 80090ca:	69b8      	ldr	r0, [r7, #24]
 80090cc:	f7fc fdac 	bl	8005c28 <__aeabi_f2d>
 80090d0:	4602      	mov	r2, r0
 80090d2:	460b      	mov	r3, r1
 80090d4:	4610      	mov	r0, r2
 80090d6:	4619      	mov	r1, r3
 80090d8:	a329      	add	r3, pc, #164	; (adr r3, 8009180 <_ZN5Motor15Spe_Calc_AnswerEll+0x170>)
 80090da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090de:	f7fc fdf7 	bl	8005cd0 <__aeabi_dmul>
 80090e2:	4602      	mov	r2, r0
 80090e4:	460b      	mov	r3, r1
 80090e6:	4620      	mov	r0, r4
 80090e8:	4629      	mov	r1, r5
 80090ea:	f7fc fc3f 	bl	800596c <__adddf3>
 80090ee:	4602      	mov	r2, r0
 80090f0:	460b      	mov	r3, r1
 80090f2:	4614      	mov	r4, r2
 80090f4:	461d      	mov	r5, r3
 80090f6:	ed97 7a05 	vldr	s14, [r7, #20]
 80090fa:	eddf 7a26 	vldr	s15, [pc, #152]	; 8009194 <_ZN5Motor15Spe_Calc_AnswerEll+0x184>
 80090fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009102:	ee17 0a90 	vmov	r0, s15
 8009106:	f7fc fd8f 	bl	8005c28 <__aeabi_f2d>
 800910a:	4602      	mov	r2, r0
 800910c:	460b      	mov	r3, r1
 800910e:	4620      	mov	r0, r4
 8009110:	4629      	mov	r1, r5
 8009112:	f7fc fc2b 	bl	800596c <__adddf3>
 8009116:	4602      	mov	r2, r0
 8009118:	460b      	mov	r3, r1
 800911a:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	if(vel_answer > 1000){
 800911e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8009122:	f04f 0200 	mov.w	r2, #0
 8009126:	4b1c      	ldr	r3, [pc, #112]	; (8009198 <_ZN5Motor15Spe_Calc_AnswerEll+0x188>)
 8009128:	f7fd f862 	bl	80061f0 <__aeabi_dcmpgt>
 800912c:	4603      	mov	r3, r0
 800912e:	2b00      	cmp	r3, #0
 8009130:	d004      	beq.n	800913c <_ZN5Motor15Spe_Calc_AnswerEll+0x12c>
		vel_answer = 1000;
 8009132:	f04f 0200 	mov.w	r2, #0
 8009136:	4b18      	ldr	r3, [pc, #96]	; (8009198 <_ZN5Motor15Spe_Calc_AnswerEll+0x188>)
 8009138:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	}
	if(vel_answer < -1000){
 800913c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8009140:	a311      	add	r3, pc, #68	; (adr r3, 8009188 <_ZN5Motor15Spe_Calc_AnswerEll+0x178>)
 8009142:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009146:	f7fd f835 	bl	80061b4 <__aeabi_dcmplt>
 800914a:	4603      	mov	r3, r0
 800914c:	2b00      	cmp	r3, #0
 800914e:	d004      	beq.n	800915a <_ZN5Motor15Spe_Calc_AnswerEll+0x14a>
		vel_answer = -1000;
 8009150:	a30d      	add	r3, pc, #52	; (adr r3, 8009188 <_ZN5Motor15Spe_Calc_AnswerEll+0x178>)
 8009152:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009156:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	}
	last_vel_answer = vel_answer;
 800915a:	68f9      	ldr	r1, [r7, #12]
 800915c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009160:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
	return (int16_t) vel_answer;
 8009164:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8009168:	f7fd f84c 	bl	8006204 <__aeabi_d2iz>
 800916c:	4603      	mov	r3, r0
 800916e:	b29b      	uxth	r3, r3
 8009170:	b21b      	sxth	r3, r3
}
 8009172:	4618      	mov	r0, r3
 8009174:	3730      	adds	r7, #48	; 0x30
 8009176:	46bd      	mov	sp, r7
 8009178:	bdb0      	pop	{r4, r5, r7, pc}
 800917a:	bf00      	nop
 800917c:	f3af 8000 	nop.w
 8009180:	d2f1a9fc 	.word	0xd2f1a9fc
 8009184:	3f70624d 	.word	0x3f70624d
 8009188:	00000000 	.word	0x00000000
 800918c:	c08f4000 	.word	0xc08f4000
 8009190:	fffffc18 	.word	0xfffffc18
 8009194:	00000000 	.word	0x00000000
 8009198:	408f4000 	.word	0x408f4000
 800919c:	f3af 8000 	nop.w

080091a0 <_ZN4GPIOC1EP12GPIO_TypeDeft>:
 *  Created on: Mar 12, 2016
 *      Author: lenovoi7
 */

#include "GPIO.h"
GPIO::GPIO(GPIO_TypeDef* Port, uint16_t Pin) {
 80091a0:	b580      	push	{r7, lr}
 80091a2:	b086      	sub	sp, #24
 80091a4:	af00      	add	r7, sp, #0
 80091a6:	60f8      	str	r0, [r7, #12]
 80091a8:	60b9      	str	r1, [r7, #8]
 80091aa:	4613      	mov	r3, r2
 80091ac:	80fb      	strh	r3, [r7, #6]
	if(Port == GPIOA)
 80091ae:	68ba      	ldr	r2, [r7, #8]
 80091b0:	4b23      	ldr	r3, [pc, #140]	; (8009240 <_ZN4GPIOC1EP12GPIO_TypeDeft+0xa0>)
 80091b2:	429a      	cmp	r2, r3
 80091b4:	d103      	bne.n	80091be <_ZN4GPIOC1EP12GPIO_TypeDeft+0x1e>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 80091b6:	2001      	movs	r0, #1
 80091b8:	2101      	movs	r1, #1
 80091ba:	f000 ff87 	bl	800a0cc <RCC_AHB1PeriphClockCmd>
	if(Port == GPIOB)
 80091be:	68ba      	ldr	r2, [r7, #8]
 80091c0:	4b20      	ldr	r3, [pc, #128]	; (8009244 <_ZN4GPIOC1EP12GPIO_TypeDeft+0xa4>)
 80091c2:	429a      	cmp	r2, r3
 80091c4:	d103      	bne.n	80091ce <_ZN4GPIOC1EP12GPIO_TypeDeft+0x2e>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 80091c6:	2002      	movs	r0, #2
 80091c8:	2101      	movs	r1, #1
 80091ca:	f000 ff7f 	bl	800a0cc <RCC_AHB1PeriphClockCmd>
	if(Port == GPIOC)
 80091ce:	68ba      	ldr	r2, [r7, #8]
 80091d0:	4b1d      	ldr	r3, [pc, #116]	; (8009248 <_ZN4GPIOC1EP12GPIO_TypeDeft+0xa8>)
 80091d2:	429a      	cmp	r2, r3
 80091d4:	d103      	bne.n	80091de <_ZN4GPIOC1EP12GPIO_TypeDeft+0x3e>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 80091d6:	2004      	movs	r0, #4
 80091d8:	2101      	movs	r1, #1
 80091da:	f000 ff77 	bl	800a0cc <RCC_AHB1PeriphClockCmd>
	if(Port == GPIOD)
 80091de:	68ba      	ldr	r2, [r7, #8]
 80091e0:	4b1a      	ldr	r3, [pc, #104]	; (800924c <_ZN4GPIOC1EP12GPIO_TypeDeft+0xac>)
 80091e2:	429a      	cmp	r2, r3
 80091e4:	d103      	bne.n	80091ee <_ZN4GPIOC1EP12GPIO_TypeDeft+0x4e>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 80091e6:	2008      	movs	r0, #8
 80091e8:	2101      	movs	r1, #1
 80091ea:	f000 ff6f 	bl	800a0cc <RCC_AHB1PeriphClockCmd>
	if(Port == GPIOE)
 80091ee:	68ba      	ldr	r2, [r7, #8]
 80091f0:	4b17      	ldr	r3, [pc, #92]	; (8009250 <_ZN4GPIOC1EP12GPIO_TypeDeft+0xb0>)
 80091f2:	429a      	cmp	r2, r3
 80091f4:	d103      	bne.n	80091fe <_ZN4GPIOC1EP12GPIO_TypeDeft+0x5e>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 80091f6:	2010      	movs	r0, #16
 80091f8:	2101      	movs	r1, #1
 80091fa:	f000 ff67 	bl	800a0cc <RCC_AHB1PeriphClockCmd>
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 80091fe:	2301      	movs	r3, #1
 8009200:	753b      	strb	r3, [r7, #20]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8009202:	2300      	movs	r3, #0
 8009204:	75bb      	strb	r3, [r7, #22]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8009206:	2302      	movs	r3, #2
 8009208:	757b      	strb	r3, [r7, #21]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 800920a:	2301      	movs	r3, #1
 800920c:	75fb      	strb	r3, [r7, #23]
	GPIO_InitStructure.GPIO_Pin = Pin;
 800920e:	88fb      	ldrh	r3, [r7, #6]
 8009210:	613b      	str	r3, [r7, #16]
	GPIO_Init(Port,&GPIO_InitStructure);
 8009212:	f107 0310 	add.w	r3, r7, #16
 8009216:	68b8      	ldr	r0, [r7, #8]
 8009218:	4619      	mov	r1, r3
 800921a:	f000 ffed 	bl	800a1f8 <GPIO_Init>

	GPIO_ResetBits(Port, Pin);
 800921e:	88fb      	ldrh	r3, [r7, #6]
 8009220:	68b8      	ldr	r0, [r7, #8]
 8009222:	4619      	mov	r1, r3
 8009224:	f001 f884 	bl	800a330 <GPIO_ResetBits>
	GPIO_Port = Port;
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	68ba      	ldr	r2, [r7, #8]
 800922c:	601a      	str	r2, [r3, #0]
	GPIO_Pin = Pin;
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	88fa      	ldrh	r2, [r7, #6]
 8009232:	809a      	strh	r2, [r3, #4]
}
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	4618      	mov	r0, r3
 8009238:	3718      	adds	r7, #24
 800923a:	46bd      	mov	sp, r7
 800923c:	bd80      	pop	{r7, pc}
 800923e:	bf00      	nop
 8009240:	40020000 	.word	0x40020000
 8009244:	40020400 	.word	0x40020400
 8009248:	40020800 	.word	0x40020800
 800924c:	40020c00 	.word	0x40020c00
 8009250:	40021000 	.word	0x40021000

08009254 <_ZN4GPIO3SetEv>:
void GPIO::Set(){
 8009254:	b580      	push	{r7, lr}
 8009256:	b082      	sub	sp, #8
 8009258:	af00      	add	r7, sp, #0
 800925a:	6078      	str	r0, [r7, #4]
	GPIO_SetBits(GPIO_Port, GPIO_Pin);
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681a      	ldr	r2, [r3, #0]
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	889b      	ldrh	r3, [r3, #4]
 8009264:	4610      	mov	r0, r2
 8009266:	4619      	mov	r1, r3
 8009268:	f001 f854 	bl	800a314 <GPIO_SetBits>
	return;
 800926c:	bf00      	nop
}
 800926e:	3708      	adds	r7, #8
 8009270:	46bd      	mov	sp, r7
 8009272:	bd80      	pop	{r7, pc}

08009274 <_ZN4GPIO5ResetEv>:
void GPIO::Reset(){
 8009274:	b580      	push	{r7, lr}
 8009276:	b082      	sub	sp, #8
 8009278:	af00      	add	r7, sp, #0
 800927a:	6078      	str	r0, [r7, #4]
	GPIO_ResetBits(GPIO_Port, GPIO_Pin);
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	681a      	ldr	r2, [r3, #0]
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	889b      	ldrh	r3, [r3, #4]
 8009284:	4610      	mov	r0, r2
 8009286:	4619      	mov	r1, r3
 8009288:	f001 f852 	bl	800a330 <GPIO_ResetBits>
	return;
 800928c:	bf00      	nop
}
 800928e:	3708      	adds	r7, #8
 8009290:	46bd      	mov	sp, r7
 8009292:	bd80      	pop	{r7, pc}

08009294 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh>:
 *      Author: lenovoi7
 */

#include <Encoder.h>

Encoder::Encoder( GPIO_TypeDef* Port1, GPIO_TypeDef* Port2,
 8009294:	b580      	push	{r7, lr}
 8009296:	b086      	sub	sp, #24
 8009298:	af00      	add	r7, sp, #0
 800929a:	60f8      	str	r0, [r7, #12]
 800929c:	60b9      	str	r1, [r7, #8]
 800929e:	607a      	str	r2, [r7, #4]
 80092a0:	603b      	str	r3, [r7, #0]
	uint32_t Pin1, uint32_t Pin2,
	TIM_TypeDef * Tim, uint8_t Af_Pin1, uint8_t Af_Pin2,
	uint8_t Af)
{

	if((Port1 == GPIOA)||(Port2 == GPIOA))
 80092a2:	68ba      	ldr	r2, [r7, #8]
 80092a4:	4b4e      	ldr	r3, [pc, #312]	; (80093e0 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x14c>)
 80092a6:	429a      	cmp	r2, r3
 80092a8:	d003      	beq.n	80092b2 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x1e>
 80092aa:	687a      	ldr	r2, [r7, #4]
 80092ac:	4b4c      	ldr	r3, [pc, #304]	; (80093e0 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x14c>)
 80092ae:	429a      	cmp	r2, r3
 80092b0:	d103      	bne.n	80092ba <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x26>
			RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 80092b2:	2001      	movs	r0, #1
 80092b4:	2101      	movs	r1, #1
 80092b6:	f000 ff09 	bl	800a0cc <RCC_AHB1PeriphClockCmd>
	if((Port1 == GPIOB)||(Port2 == GPIOB))
 80092ba:	68ba      	ldr	r2, [r7, #8]
 80092bc:	4b49      	ldr	r3, [pc, #292]	; (80093e4 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x150>)
 80092be:	429a      	cmp	r2, r3
 80092c0:	d003      	beq.n	80092ca <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x36>
 80092c2:	687a      	ldr	r2, [r7, #4]
 80092c4:	4b47      	ldr	r3, [pc, #284]	; (80093e4 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x150>)
 80092c6:	429a      	cmp	r2, r3
 80092c8:	d103      	bne.n	80092d2 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x3e>
			RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 80092ca:	2002      	movs	r0, #2
 80092cc:	2101      	movs	r1, #1
 80092ce:	f000 fefd 	bl	800a0cc <RCC_AHB1PeriphClockCmd>
	if((Port1 == GPIOC)||(Port2 == GPIOC))
 80092d2:	68ba      	ldr	r2, [r7, #8]
 80092d4:	4b44      	ldr	r3, [pc, #272]	; (80093e8 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x154>)
 80092d6:	429a      	cmp	r2, r3
 80092d8:	d003      	beq.n	80092e2 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x4e>
 80092da:	687a      	ldr	r2, [r7, #4]
 80092dc:	4b42      	ldr	r3, [pc, #264]	; (80093e8 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x154>)
 80092de:	429a      	cmp	r2, r3
 80092e0:	d103      	bne.n	80092ea <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x56>
			RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 80092e2:	2004      	movs	r0, #4
 80092e4:	2101      	movs	r1, #1
 80092e6:	f000 fef1 	bl	800a0cc <RCC_AHB1PeriphClockCmd>
	if((Port1 == GPIOD)||(Port2 == GPIOD))
 80092ea:	68ba      	ldr	r2, [r7, #8]
 80092ec:	4b3f      	ldr	r3, [pc, #252]	; (80093ec <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x158>)
 80092ee:	429a      	cmp	r2, r3
 80092f0:	d003      	beq.n	80092fa <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x66>
 80092f2:	687a      	ldr	r2, [r7, #4]
 80092f4:	4b3d      	ldr	r3, [pc, #244]	; (80093ec <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x158>)
 80092f6:	429a      	cmp	r2, r3
 80092f8:	d103      	bne.n	8009302 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x6e>
			RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 80092fa:	2008      	movs	r0, #8
 80092fc:	2101      	movs	r1, #1
 80092fe:	f000 fee5 	bl	800a0cc <RCC_AHB1PeriphClockCmd>
	if((Port1 == GPIOE)||(Port2 == GPIOE))
 8009302:	68ba      	ldr	r2, [r7, #8]
 8009304:	4b3a      	ldr	r3, [pc, #232]	; (80093f0 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x15c>)
 8009306:	429a      	cmp	r2, r3
 8009308:	d003      	beq.n	8009312 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x7e>
 800930a:	687a      	ldr	r2, [r7, #4]
 800930c:	4b38      	ldr	r3, [pc, #224]	; (80093f0 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x15c>)
 800930e:	429a      	cmp	r2, r3
 8009310:	d103      	bne.n	800931a <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x86>
			RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 8009312:	2010      	movs	r0, #16
 8009314:	2101      	movs	r1, #1
 8009316:	f000 fed9 	bl	800a0cc <RCC_AHB1PeriphClockCmd>

	if(Tim == TIM2)
 800931a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800931c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009320:	d103      	bne.n	800932a <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x96>
			RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8009322:	2001      	movs	r0, #1
 8009324:	2101      	movs	r1, #1
 8009326:	f000 feef 	bl	800a108 <RCC_APB1PeriphClockCmd>
	if(Tim == TIM3)
 800932a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800932c:	4b31      	ldr	r3, [pc, #196]	; (80093f4 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x160>)
 800932e:	429a      	cmp	r2, r3
 8009330:	d103      	bne.n	800933a <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0xa6>
			RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 8009332:	2002      	movs	r0, #2
 8009334:	2101      	movs	r1, #1
 8009336:	f000 fee7 	bl	800a108 <RCC_APB1PeriphClockCmd>
	if(Tim == TIM4)
 800933a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800933c:	4b2e      	ldr	r3, [pc, #184]	; (80093f8 <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x164>)
 800933e:	429a      	cmp	r2, r3
 8009340:	d103      	bne.n	800934a <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0xb6>
			RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 8009342:	2004      	movs	r0, #4
 8009344:	2101      	movs	r1, #1
 8009346:	f000 fedf 	bl	800a108 <RCC_APB1PeriphClockCmd>
	if(Tim == TIM5)
 800934a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800934c:	4b2b      	ldr	r3, [pc, #172]	; (80093fc <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0x168>)
 800934e:	429a      	cmp	r2, r3
 8009350:	d103      	bne.n	800935a <_ZN7EncoderC1EP12GPIO_TypeDefS1_mmP11TIM_TypeDefhhh+0xc6>
			RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM5, ENABLE);
 8009352:	2008      	movs	r0, #8
 8009354:	2101      	movs	r1, #1
 8009356:	f000 fed7 	bl	800a108 <RCC_APB1PeriphClockCmd>

	GPIO_InitTypeDef GPIO_InitStructure;

	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800935a:	2300      	movs	r3, #0
 800935c:	75bb      	strb	r3, [r7, #22]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800935e:	2302      	movs	r3, #2
 8009360:	757b      	strb	r3, [r7, #21]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8009362:	2301      	movs	r3, #1
 8009364:	75fb      	strb	r3, [r7, #23]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8009366:	2302      	movs	r3, #2
 8009368:	753b      	strb	r3, [r7, #20]

	GPIO_InitStructure.GPIO_Pin = Pin1;
 800936a:	683b      	ldr	r3, [r7, #0]
 800936c:	613b      	str	r3, [r7, #16]
	GPIO_Init(Port1, &GPIO_InitStructure);
 800936e:	f107 0310 	add.w	r3, r7, #16
 8009372:	68b8      	ldr	r0, [r7, #8]
 8009374:	4619      	mov	r1, r3
 8009376:	f000 ff3f 	bl	800a1f8 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = Pin2;
 800937a:	6a3b      	ldr	r3, [r7, #32]
 800937c:	613b      	str	r3, [r7, #16]
	GPIO_Init(Port2, &GPIO_InitStructure);
 800937e:	f107 0310 	add.w	r3, r7, #16
 8009382:	6878      	ldr	r0, [r7, #4]
 8009384:	4619      	mov	r1, r3
 8009386:	f000 ff37 	bl	800a1f8 <GPIO_Init>

	GPIO_PinAFConfig(Port1, Af_Pin1, Af);
 800938a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800938e:	b29a      	uxth	r2, r3
 8009390:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8009394:	68b8      	ldr	r0, [r7, #8]
 8009396:	4611      	mov	r1, r2
 8009398:	461a      	mov	r2, r3
 800939a:	f000 ffd7 	bl	800a34c <GPIO_PinAFConfig>
	GPIO_PinAFConfig(Port2, Af_Pin2, Af);
 800939e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80093a2:	b29a      	uxth	r2, r3
 80093a4:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80093a8:	6878      	ldr	r0, [r7, #4]
 80093aa:	4611      	mov	r1, r2
 80093ac:	461a      	mov	r2, r3
 80093ae:	f000 ffcd 	bl	800a34c <GPIO_PinAFConfig>

	TIM_EncoderInterfaceConfig(Tim, TIM_EncoderMode_TI12, TIM_ICPolarity_Rising, TIM_ICPolarity_Rising);
 80093b2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80093b4:	2103      	movs	r1, #3
 80093b6:	2200      	movs	r2, #0
 80093b8:	2300      	movs	r3, #0
 80093ba:	f000 fda5 	bl	8009f08 <TIM_EncoderInterfaceConfig>
	TIM_Cmd(Tim, ENABLE);
 80093be:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80093c0:	2101      	movs	r1, #1
 80093c2:	f000 fa63 	bl	800988c <TIM_Cmd>

	TIM_SetCounter(Tim, (uint32_t) 20000);
 80093c6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80093c8:	f644 6120 	movw	r1, #20000	; 0x4e20
 80093cc:	f000 fa24 	bl	8009818 <TIM_SetCounter>
	Encoder_Tim = Tim;
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80093d4:	601a      	str	r2, [r3, #0]
};
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	4618      	mov	r0, r3
 80093da:	3718      	adds	r7, #24
 80093dc:	46bd      	mov	sp, r7
 80093de:	bd80      	pop	{r7, pc}
 80093e0:	40020000 	.word	0x40020000
 80093e4:	40020400 	.word	0x40020400
 80093e8:	40020800 	.word	0x40020800
 80093ec:	40020c00 	.word	0x40020c00
 80093f0:	40021000 	.word	0x40021000
 80093f4:	40000400 	.word	0x40000400
 80093f8:	40000800 	.word	0x40000800
 80093fc:	40000c00 	.word	0x40000c00

08009400 <_ZN7Encoder12get_positionEv>:

uint32_t Encoder::get_position(){
 8009400:	b580      	push	{r7, lr}
 8009402:	b082      	sub	sp, #8
 8009404:	af00      	add	r7, sp, #0
 8009406:	6078      	str	r0, [r7, #4]
	return TIM_GetCounter(Encoder_Tim);
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	4618      	mov	r0, r3
 800940e:	f000 fa11 	bl	8009834 <TIM_GetCounter>
 8009412:	4603      	mov	r3, r0
};
 8009414:	4618      	mov	r0, r3
 8009416:	3708      	adds	r7, #8
 8009418:	46bd      	mov	sp, r7
 800941a:	bd80      	pop	{r7, pc}

0800941c <_ZN7Encoder12set_positionEm>:
void Encoder::set_position(uint32_t pos){
 800941c:	b580      	push	{r7, lr}
 800941e:	b082      	sub	sp, #8
 8009420:	af00      	add	r7, sp, #0
 8009422:	6078      	str	r0, [r7, #4]
 8009424:	6039      	str	r1, [r7, #0]
	TIM_SetCounter(Encoder_Tim, pos);
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	4618      	mov	r0, r3
 800942c:	6839      	ldr	r1, [r7, #0]
 800942e:	f000 f9f3 	bl	8009818 <TIM_SetCounter>
};
 8009432:	3708      	adds	r7, #8
 8009434:	46bd      	mov	sp, r7
 8009436:	bd80      	pop	{r7, pc}

08009438 <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 8009438:	b580      	push	{r7, lr}
 800943a:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 800943c:	4b37      	ldr	r3, [pc, #220]	; (800951c <Audio_MAL_IRQHandler+0xe4>)
 800943e:	681a      	ldr	r2, [r3, #0]
 8009440:	4b37      	ldr	r3, [pc, #220]	; (8009520 <Audio_MAL_IRQHandler+0xe8>)
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	4610      	mov	r0, r2
 8009446:	4619      	mov	r1, r3
 8009448:	f001 f850 	bl	800a4ec <DMA_GetFlagStatus>
 800944c:	4603      	mov	r3, r0
 800944e:	2b00      	cmp	r3, #0
 8009450:	d062      	beq.n	8009518 <Audio_MAL_IRQHandler+0xe0>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 8009452:	4b34      	ldr	r3, [pc, #208]	; (8009524 <Audio_MAL_IRQHandler+0xec>)
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	2b00      	cmp	r3, #0
 8009458:	d04a      	beq.n	80094f0 <Audio_MAL_IRQHandler+0xb8>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 800945a:	bf00      	nop
 800945c:	4b2f      	ldr	r3, [pc, #188]	; (800951c <Audio_MAL_IRQHandler+0xe4>)
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	4618      	mov	r0, r3
 8009462:	f001 f82b 	bl	800a4bc <DMA_GetCmdStatus>
 8009466:	4603      	mov	r3, r0
 8009468:	2b00      	cmp	r3, #0
 800946a:	d1f7      	bne.n	800945c <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 800946c:	4b2b      	ldr	r3, [pc, #172]	; (800951c <Audio_MAL_IRQHandler+0xe4>)
 800946e:	681a      	ldr	r2, [r3, #0]
 8009470:	4b2b      	ldr	r3, [pc, #172]	; (8009520 <Audio_MAL_IRQHandler+0xe8>)
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	4610      	mov	r0, r2
 8009476:	4619      	mov	r1, r3
 8009478:	f001 f874 	bl	800a564 <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 800947c:	4b2a      	ldr	r3, [pc, #168]	; (8009528 <Audio_MAL_IRQHandler+0xf0>)
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	461a      	mov	r2, r3
 8009482:	4b2a      	ldr	r3, [pc, #168]	; (800952c <Audio_MAL_IRQHandler+0xf4>)
 8009484:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 8009486:	4b27      	ldr	r3, [pc, #156]	; (8009524 <Audio_MAL_IRQHandler+0xec>)
 8009488:	681a      	ldr	r2, [r3, #0]
 800948a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800948e:	429a      	cmp	r2, r3
 8009490:	bf28      	it	cs
 8009492:	461a      	movcs	r2, r3
 8009494:	4b25      	ldr	r3, [pc, #148]	; (800952c <Audio_MAL_IRQHandler+0xf4>)
 8009496:	611a      	str	r2, [r3, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 8009498:	4b20      	ldr	r3, [pc, #128]	; (800951c <Audio_MAL_IRQHandler+0xe4>)
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	4618      	mov	r0, r3
 800949e:	4923      	ldr	r1, [pc, #140]	; (800952c <Audio_MAL_IRQHandler+0xf4>)
 80094a0:	f000 ff9a 	bl	800a3d8 <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 80094a4:	4b1d      	ldr	r3, [pc, #116]	; (800951c <Audio_MAL_IRQHandler+0xe4>)
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	4618      	mov	r0, r3
 80094aa:	2101      	movs	r1, #1
 80094ac:	f000 ffea 	bl	800a484 <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 80094b0:	4b1d      	ldr	r3, [pc, #116]	; (8009528 <Audio_MAL_IRQHandler+0xf0>)
 80094b2:	681a      	ldr	r2, [r3, #0]
 80094b4:	4b1b      	ldr	r3, [pc, #108]	; (8009524 <Audio_MAL_IRQHandler+0xec>)
 80094b6:	6819      	ldr	r1, [r3, #0]
 80094b8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80094bc:	4299      	cmp	r1, r3
 80094be:	bf38      	it	cc
 80094c0:	460b      	movcc	r3, r1
 80094c2:	005b      	lsls	r3, r3, #1
 80094c4:	441a      	add	r2, r3
 80094c6:	4b18      	ldr	r3, [pc, #96]	; (8009528 <Audio_MAL_IRQHandler+0xf0>)
 80094c8:	601a      	str	r2, [r3, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 80094ca:	4b16      	ldr	r3, [pc, #88]	; (8009524 <Audio_MAL_IRQHandler+0xec>)
 80094cc:	681a      	ldr	r2, [r3, #0]
 80094ce:	4b15      	ldr	r3, [pc, #84]	; (8009524 <Audio_MAL_IRQHandler+0xec>)
 80094d0:	6819      	ldr	r1, [r3, #0]
 80094d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80094d6:	4299      	cmp	r1, r3
 80094d8:	bf38      	it	cc
 80094da:	460b      	movcc	r3, r1
 80094dc:	1ad2      	subs	r2, r2, r3
 80094de:	4b11      	ldr	r3, [pc, #68]	; (8009524 <Audio_MAL_IRQHandler+0xec>)
 80094e0:	601a      	str	r2, [r3, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 80094e2:	4b0e      	ldr	r3, [pc, #56]	; (800951c <Audio_MAL_IRQHandler+0xe4>)
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	4618      	mov	r0, r3
 80094e8:	2101      	movs	r1, #1
 80094ea:	f000 ffcb 	bl	800a484 <DMA_Cmd>
 80094ee:	e013      	b.n	8009518 <Audio_MAL_IRQHandler+0xe0>
    }
    else
    {
      /* Disable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 80094f0:	4b0a      	ldr	r3, [pc, #40]	; (800951c <Audio_MAL_IRQHandler+0xe4>)
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	4618      	mov	r0, r3
 80094f6:	2100      	movs	r1, #0
 80094f8:	f000 ffc4 	bl	800a484 <DMA_Cmd>
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 80094fc:	4b07      	ldr	r3, [pc, #28]	; (800951c <Audio_MAL_IRQHandler+0xe4>)
 80094fe:	681a      	ldr	r2, [r3, #0]
 8009500:	4b07      	ldr	r3, [pc, #28]	; (8009520 <Audio_MAL_IRQHandler+0xe8>)
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	4610      	mov	r0, r2
 8009506:	4619      	mov	r1, r3
 8009508:	f001 f82c 	bl	800a564 <DMA_ClearFlag>
      
      /* Manage the remaining file size and new address offset: This function 
      should be coded by user (its prototype is already declared in stm32f4_discovery_audio_codec.h) */  
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 800950c:	4b06      	ldr	r3, [pc, #24]	; (8009528 <Audio_MAL_IRQHandler+0xf0>)
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	4618      	mov	r0, r3
 8009512:	2100      	movs	r1, #0
 8009514:	f7fe fb5c 	bl	8007bd0 <EVAL_AUDIO_TransferComplete_CallBack>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 8009518:	bd80      	pop	{r7, pc}
 800951a:	bf00      	nop
 800951c:	20000120 	.word	0x20000120
 8009520:	20000124 	.word	0x20000124
 8009524:	20000118 	.word	0x20000118
 8009528:	20000f80 	.word	0x20000f80
 800952c:	20000fc0 	.word	0x20000fc0

08009530 <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 8009530:	b580      	push	{r7, lr}
 8009532:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8009534:	f7ff ff80 	bl	8009438 <Audio_MAL_IRQHandler>
}
 8009538:	bd80      	pop	{r7, pc}
 800953a:	bf00      	nop

0800953c <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 800953c:	b580      	push	{r7, lr}
 800953e:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8009540:	f7ff ff7a 	bl	8009438 <Audio_MAL_IRQHandler>
}
 8009544:	bd80      	pop	{r7, pc}
 8009546:	bf00      	nop

08009548 <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 8009548:	b580      	push	{r7, lr}
 800954a:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 800954c:	480c      	ldr	r0, [pc, #48]	; (8009580 <SPI3_IRQHandler+0x38>)
 800954e:	2102      	movs	r1, #2
 8009550:	f000 fda0 	bl	800a094 <SPI_I2S_GetFlagStatus>
 8009554:	4603      	mov	r3, r0
 8009556:	2b00      	cmp	r3, #0
 8009558:	d011      	beq.n	800957e <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 800955a:	4b0a      	ldr	r3, [pc, #40]	; (8009584 <SPI3_IRQHandler+0x3c>)
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	2b02      	cmp	r3, #2
 8009560:	d106      	bne.n	8009570 <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 8009562:	f7fe fb41 	bl	8007be8 <EVAL_AUDIO_GetSampleCallBack>
 8009566:	4603      	mov	r3, r0
 8009568:	2004      	movs	r0, #4
 800956a:	4619      	mov	r1, r3
 800956c:	f001 f828 	bl	800a5c0 <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 8009570:	f7fe fb3a 	bl	8007be8 <EVAL_AUDIO_GetSampleCallBack>
 8009574:	4603      	mov	r3, r0
 8009576:	4802      	ldr	r0, [pc, #8]	; (8009580 <SPI3_IRQHandler+0x38>)
 8009578:	4619      	mov	r1, r3
 800957a:	f000 fd7d 	bl	800a078 <SPI_I2S_SendData>
  }
}
 800957e:	bd80      	pop	{r7, pc}
 8009580:	40003c00 	.word	0x40003c00
 8009584:	2000011c 	.word	0x2000011c

08009588 <TIM_DeInit>:
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @retval None

  */
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8009588:	b580      	push	{r7, lr}
 800958a:	b082      	sub	sp, #8
 800958c:	af00      	add	r7, sp, #0
 800958e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
 8009590:	687a      	ldr	r2, [r7, #4]
 8009592:	4b5f      	ldr	r3, [pc, #380]	; (8009710 <TIM_DeInit+0x188>)
 8009594:	429a      	cmp	r2, r3
 8009596:	d108      	bne.n	80095aa <TIM_DeInit+0x22>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 8009598:	2001      	movs	r0, #1
 800959a:	2101      	movs	r1, #1
 800959c:	f000 fe0e 	bl	800a1bc <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 80095a0:	2001      	movs	r0, #1
 80095a2:	2100      	movs	r1, #0
 80095a4:	f000 fe0a 	bl	800a1bc <RCC_APB2PeriphResetCmd>
 80095a8:	e0af      	b.n	800970a <TIM_DeInit+0x182>
  } 
  else if (TIMx == TIM2) 
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80095b0:	d108      	bne.n	80095c4 <TIM_DeInit+0x3c>
  {     
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 80095b2:	2001      	movs	r0, #1
 80095b4:	2101      	movs	r1, #1
 80095b6:	f000 fde3 	bl	800a180 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 80095ba:	2001      	movs	r0, #1
 80095bc:	2100      	movs	r1, #0
 80095be:	f000 fddf 	bl	800a180 <RCC_APB1PeriphResetCmd>
 80095c2:	e0a2      	b.n	800970a <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM3)
 80095c4:	687a      	ldr	r2, [r7, #4]
 80095c6:	4b53      	ldr	r3, [pc, #332]	; (8009714 <TIM_DeInit+0x18c>)
 80095c8:	429a      	cmp	r2, r3
 80095ca:	d108      	bne.n	80095de <TIM_DeInit+0x56>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 80095cc:	2002      	movs	r0, #2
 80095ce:	2101      	movs	r1, #1
 80095d0:	f000 fdd6 	bl	800a180 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 80095d4:	2002      	movs	r0, #2
 80095d6:	2100      	movs	r1, #0
 80095d8:	f000 fdd2 	bl	800a180 <RCC_APB1PeriphResetCmd>
 80095dc:	e095      	b.n	800970a <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM4)
 80095de:	687a      	ldr	r2, [r7, #4]
 80095e0:	4b4d      	ldr	r3, [pc, #308]	; (8009718 <TIM_DeInit+0x190>)
 80095e2:	429a      	cmp	r2, r3
 80095e4:	d108      	bne.n	80095f8 <TIM_DeInit+0x70>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 80095e6:	2004      	movs	r0, #4
 80095e8:	2101      	movs	r1, #1
 80095ea:	f000 fdc9 	bl	800a180 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 80095ee:	2004      	movs	r0, #4
 80095f0:	2100      	movs	r1, #0
 80095f2:	f000 fdc5 	bl	800a180 <RCC_APB1PeriphResetCmd>
 80095f6:	e088      	b.n	800970a <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM5)
 80095f8:	687a      	ldr	r2, [r7, #4]
 80095fa:	4b48      	ldr	r3, [pc, #288]	; (800971c <TIM_DeInit+0x194>)
 80095fc:	429a      	cmp	r2, r3
 80095fe:	d108      	bne.n	8009612 <TIM_DeInit+0x8a>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 8009600:	2008      	movs	r0, #8
 8009602:	2101      	movs	r1, #1
 8009604:	f000 fdbc 	bl	800a180 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 8009608:	2008      	movs	r0, #8
 800960a:	2100      	movs	r1, #0
 800960c:	f000 fdb8 	bl	800a180 <RCC_APB1PeriphResetCmd>
 8009610:	e07b      	b.n	800970a <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM6)  
 8009612:	687a      	ldr	r2, [r7, #4]
 8009614:	4b42      	ldr	r3, [pc, #264]	; (8009720 <TIM_DeInit+0x198>)
 8009616:	429a      	cmp	r2, r3
 8009618:	d108      	bne.n	800962c <TIM_DeInit+0xa4>
  {    
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 800961a:	2010      	movs	r0, #16
 800961c:	2101      	movs	r1, #1
 800961e:	f000 fdaf 	bl	800a180 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 8009622:	2010      	movs	r0, #16
 8009624:	2100      	movs	r1, #0
 8009626:	f000 fdab 	bl	800a180 <RCC_APB1PeriphResetCmd>
 800962a:	e06e      	b.n	800970a <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM7)
 800962c:	687a      	ldr	r2, [r7, #4]
 800962e:	4b3d      	ldr	r3, [pc, #244]	; (8009724 <TIM_DeInit+0x19c>)
 8009630:	429a      	cmp	r2, r3
 8009632:	d108      	bne.n	8009646 <TIM_DeInit+0xbe>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 8009634:	2020      	movs	r0, #32
 8009636:	2101      	movs	r1, #1
 8009638:	f000 fda2 	bl	800a180 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 800963c:	2020      	movs	r0, #32
 800963e:	2100      	movs	r1, #0
 8009640:	f000 fd9e 	bl	800a180 <RCC_APB1PeriphResetCmd>
 8009644:	e061      	b.n	800970a <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM8)
 8009646:	687a      	ldr	r2, [r7, #4]
 8009648:	4b37      	ldr	r3, [pc, #220]	; (8009728 <TIM_DeInit+0x1a0>)
 800964a:	429a      	cmp	r2, r3
 800964c:	d108      	bne.n	8009660 <TIM_DeInit+0xd8>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 800964e:	2002      	movs	r0, #2
 8009650:	2101      	movs	r1, #1
 8009652:	f000 fdb3 	bl	800a1bc <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 8009656:	2002      	movs	r0, #2
 8009658:	2100      	movs	r1, #0
 800965a:	f000 fdaf 	bl	800a1bc <RCC_APB2PeriphResetCmd>
 800965e:	e054      	b.n	800970a <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM9)
 8009660:	687a      	ldr	r2, [r7, #4]
 8009662:	4b32      	ldr	r3, [pc, #200]	; (800972c <TIM_DeInit+0x1a4>)
 8009664:	429a      	cmp	r2, r3
 8009666:	d10a      	bne.n	800967e <TIM_DeInit+0xf6>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
 8009668:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800966c:	2101      	movs	r1, #1
 800966e:	f000 fda5 	bl	800a1bc <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 8009672:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8009676:	2100      	movs	r1, #0
 8009678:	f000 fda0 	bl	800a1bc <RCC_APB2PeriphResetCmd>
 800967c:	e045      	b.n	800970a <TIM_DeInit+0x182>
   }  
  else if (TIMx == TIM10)
 800967e:	687a      	ldr	r2, [r7, #4]
 8009680:	4b2b      	ldr	r3, [pc, #172]	; (8009730 <TIM_DeInit+0x1a8>)
 8009682:	429a      	cmp	r2, r3
 8009684:	d10a      	bne.n	800969c <TIM_DeInit+0x114>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
 8009686:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800968a:	2101      	movs	r1, #1
 800968c:	f000 fd96 	bl	800a1bc <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 8009690:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8009694:	2100      	movs	r1, #0
 8009696:	f000 fd91 	bl	800a1bc <RCC_APB2PeriphResetCmd>
 800969a:	e036      	b.n	800970a <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM11) 
 800969c:	687a      	ldr	r2, [r7, #4]
 800969e:	4b25      	ldr	r3, [pc, #148]	; (8009734 <TIM_DeInit+0x1ac>)
 80096a0:	429a      	cmp	r2, r3
 80096a2:	d10a      	bne.n	80096ba <TIM_DeInit+0x132>
  {     
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
 80096a4:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80096a8:	2101      	movs	r1, #1
 80096aa:	f000 fd87 	bl	800a1bc <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 80096ae:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80096b2:	2100      	movs	r1, #0
 80096b4:	f000 fd82 	bl	800a1bc <RCC_APB2PeriphResetCmd>
 80096b8:	e027      	b.n	800970a <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM12)
 80096ba:	687a      	ldr	r2, [r7, #4]
 80096bc:	4b1e      	ldr	r3, [pc, #120]	; (8009738 <TIM_DeInit+0x1b0>)
 80096be:	429a      	cmp	r2, r3
 80096c0:	d108      	bne.n	80096d4 <TIM_DeInit+0x14c>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
 80096c2:	2040      	movs	r0, #64	; 0x40
 80096c4:	2101      	movs	r1, #1
 80096c6:	f000 fd5b 	bl	800a180 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 80096ca:	2040      	movs	r0, #64	; 0x40
 80096cc:	2100      	movs	r1, #0
 80096ce:	f000 fd57 	bl	800a180 <RCC_APB1PeriphResetCmd>
 80096d2:	e01a      	b.n	800970a <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM13) 
 80096d4:	687a      	ldr	r2, [r7, #4]
 80096d6:	4b19      	ldr	r3, [pc, #100]	; (800973c <TIM_DeInit+0x1b4>)
 80096d8:	429a      	cmp	r2, r3
 80096da:	d108      	bne.n	80096ee <TIM_DeInit+0x166>
  {       
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
 80096dc:	2080      	movs	r0, #128	; 0x80
 80096de:	2101      	movs	r1, #1
 80096e0:	f000 fd4e 	bl	800a180 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 80096e4:	2080      	movs	r0, #128	; 0x80
 80096e6:	2100      	movs	r1, #0
 80096e8:	f000 fd4a 	bl	800a180 <RCC_APB1PeriphResetCmd>
 80096ec:	e00d      	b.n	800970a <TIM_DeInit+0x182>
  }  
  else
  { 
    if (TIMx == TIM14) 
 80096ee:	687a      	ldr	r2, [r7, #4]
 80096f0:	4b13      	ldr	r3, [pc, #76]	; (8009740 <TIM_DeInit+0x1b8>)
 80096f2:	429a      	cmp	r2, r3
 80096f4:	d109      	bne.n	800970a <TIM_DeInit+0x182>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
 80096f6:	f44f 7080 	mov.w	r0, #256	; 0x100
 80096fa:	2101      	movs	r1, #1
 80096fc:	f000 fd40 	bl	800a180 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
 8009700:	f44f 7080 	mov.w	r0, #256	; 0x100
 8009704:	2100      	movs	r1, #0
 8009706:	f000 fd3b 	bl	800a180 <RCC_APB1PeriphResetCmd>
    }   
  }
}
 800970a:	3708      	adds	r7, #8
 800970c:	46bd      	mov	sp, r7
 800970e:	bd80      	pop	{r7, pc}
 8009710:	40010000 	.word	0x40010000
 8009714:	40000400 	.word	0x40000400
 8009718:	40000800 	.word	0x40000800
 800971c:	40000c00 	.word	0x40000c00
 8009720:	40001000 	.word	0x40001000
 8009724:	40001400 	.word	0x40001400
 8009728:	40010400 	.word	0x40010400
 800972c:	40014000 	.word	0x40014000
 8009730:	40014400 	.word	0x40014400
 8009734:	40014800 	.word	0x40014800
 8009738:	40001800 	.word	0x40001800
 800973c:	40001c00 	.word	0x40001c00
 8009740:	40002000 	.word	0x40002000

08009744 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8009744:	b480      	push	{r7}
 8009746:	b085      	sub	sp, #20
 8009748:	af00      	add	r7, sp, #0
 800974a:	6078      	str	r0, [r7, #4]
 800974c:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 800974e:	2300      	movs	r3, #0
 8009750:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	881b      	ldrh	r3, [r3, #0]
 8009756:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8009758:	687a      	ldr	r2, [r7, #4]
 800975a:	4b28      	ldr	r3, [pc, #160]	; (80097fc <TIM_TimeBaseInit+0xb8>)
 800975c:	429a      	cmp	r2, r3
 800975e:	d013      	beq.n	8009788 <TIM_TimeBaseInit+0x44>
 8009760:	687a      	ldr	r2, [r7, #4]
 8009762:	4b27      	ldr	r3, [pc, #156]	; (8009800 <TIM_TimeBaseInit+0xbc>)
 8009764:	429a      	cmp	r2, r3
 8009766:	d00f      	beq.n	8009788 <TIM_TimeBaseInit+0x44>
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800976e:	d00b      	beq.n	8009788 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8009770:	687a      	ldr	r2, [r7, #4]
 8009772:	4b24      	ldr	r3, [pc, #144]	; (8009804 <TIM_TimeBaseInit+0xc0>)
 8009774:	429a      	cmp	r2, r3
 8009776:	d007      	beq.n	8009788 <TIM_TimeBaseInit+0x44>
 8009778:	687a      	ldr	r2, [r7, #4]
 800977a:	4b23      	ldr	r3, [pc, #140]	; (8009808 <TIM_TimeBaseInit+0xc4>)
 800977c:	429a      	cmp	r2, r3
 800977e:	d003      	beq.n	8009788 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8009780:	687a      	ldr	r2, [r7, #4]
 8009782:	4b22      	ldr	r3, [pc, #136]	; (800980c <TIM_TimeBaseInit+0xc8>)
 8009784:	429a      	cmp	r2, r3
 8009786:	d108      	bne.n	800979a <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8009788:	89fb      	ldrh	r3, [r7, #14]
 800978a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800978e:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8009790:	683b      	ldr	r3, [r7, #0]
 8009792:	885a      	ldrh	r2, [r3, #2]
 8009794:	89fb      	ldrh	r3, [r7, #14]
 8009796:	4313      	orrs	r3, r2
 8009798:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 800979a:	687a      	ldr	r2, [r7, #4]
 800979c:	4b1c      	ldr	r3, [pc, #112]	; (8009810 <TIM_TimeBaseInit+0xcc>)
 800979e:	429a      	cmp	r2, r3
 80097a0:	d00c      	beq.n	80097bc <TIM_TimeBaseInit+0x78>
 80097a2:	687a      	ldr	r2, [r7, #4]
 80097a4:	4b1b      	ldr	r3, [pc, #108]	; (8009814 <TIM_TimeBaseInit+0xd0>)
 80097a6:	429a      	cmp	r2, r3
 80097a8:	d008      	beq.n	80097bc <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 80097aa:	89fb      	ldrh	r3, [r7, #14]
 80097ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80097b0:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 80097b2:	683b      	ldr	r3, [r7, #0]
 80097b4:	891a      	ldrh	r2, [r3, #8]
 80097b6:	89fb      	ldrh	r3, [r7, #14]
 80097b8:	4313      	orrs	r3, r2
 80097ba:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	89fa      	ldrh	r2, [r7, #14]
 80097c0:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80097c2:	683b      	ldr	r3, [r7, #0]
 80097c4:	685a      	ldr	r2, [r3, #4]
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80097ca:	683b      	ldr	r3, [r7, #0]
 80097cc:	881a      	ldrh	r2, [r3, #0]
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 80097d2:	687a      	ldr	r2, [r7, #4]
 80097d4:	4b09      	ldr	r3, [pc, #36]	; (80097fc <TIM_TimeBaseInit+0xb8>)
 80097d6:	429a      	cmp	r2, r3
 80097d8:	d003      	beq.n	80097e2 <TIM_TimeBaseInit+0x9e>
 80097da:	687a      	ldr	r2, [r7, #4]
 80097dc:	4b08      	ldr	r3, [pc, #32]	; (8009800 <TIM_TimeBaseInit+0xbc>)
 80097de:	429a      	cmp	r2, r3
 80097e0:	d104      	bne.n	80097ec <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80097e2:	683b      	ldr	r3, [r7, #0]
 80097e4:	7a9b      	ldrb	r3, [r3, #10]
 80097e6:	461a      	mov	r2, r3
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	2201      	movs	r2, #1
 80097f0:	829a      	strh	r2, [r3, #20]
}
 80097f2:	3714      	adds	r7, #20
 80097f4:	46bd      	mov	sp, r7
 80097f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097fa:	4770      	bx	lr
 80097fc:	40010000 	.word	0x40010000
 8009800:	40010400 	.word	0x40010400
 8009804:	40000400 	.word	0x40000400
 8009808:	40000800 	.word	0x40000800
 800980c:	40000c00 	.word	0x40000c00
 8009810:	40001000 	.word	0x40001000
 8009814:	40001400 	.word	0x40001400

08009818 <TIM_SetCounter>:
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @param  Counter: specifies the Counter register new value.
  * @retval None
  */
void TIM_SetCounter(TIM_TypeDef* TIMx, uint32_t Counter)
{
 8009818:	b480      	push	{r7}
 800981a:	b083      	sub	sp, #12
 800981c:	af00      	add	r7, sp, #0
 800981e:	6078      	str	r0, [r7, #4]
 8009820:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
   assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	683a      	ldr	r2, [r7, #0]
 8009826:	625a      	str	r2, [r3, #36]	; 0x24
}
 8009828:	370c      	adds	r7, #12
 800982a:	46bd      	mov	sp, r7
 800982c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009830:	4770      	bx	lr
 8009832:	bf00      	nop

08009834 <TIM_GetCounter>:
  * @brief  Gets the TIMx Counter value.
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @retval Counter Register value
  */
uint32_t TIM_GetCounter(TIM_TypeDef* TIMx)
{
 8009834:	b480      	push	{r7}
 8009836:	b083      	sub	sp, #12
 8009838:	af00      	add	r7, sp, #0
 800983a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Counter Register value */
  return TIMx->CNT;
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8009840:	4618      	mov	r0, r3
 8009842:	370c      	adds	r7, #12
 8009844:	46bd      	mov	sp, r7
 8009846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800984a:	4770      	bx	lr

0800984c <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 800984c:	b480      	push	{r7}
 800984e:	b083      	sub	sp, #12
 8009850:	af00      	add	r7, sp, #0
 8009852:	6078      	str	r0, [r7, #4]
 8009854:	460b      	mov	r3, r1
 8009856:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8009858:	78fb      	ldrb	r3, [r7, #3]
 800985a:	2b00      	cmp	r3, #0
 800985c:	d008      	beq.n	8009870 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	881b      	ldrh	r3, [r3, #0]
 8009862:	b29b      	uxth	r3, r3
 8009864:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009868:	b29a      	uxth	r2, r3
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	801a      	strh	r2, [r3, #0]
 800986e:	e007      	b.n	8009880 <TIM_ARRPreloadConfig+0x34>
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	881b      	ldrh	r3, [r3, #0]
 8009874:	b29b      	uxth	r3, r3
 8009876:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800987a:	b29a      	uxth	r2, r3
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	801a      	strh	r2, [r3, #0]
  }
}
 8009880:	370c      	adds	r7, #12
 8009882:	46bd      	mov	sp, r7
 8009884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009888:	4770      	bx	lr
 800988a:	bf00      	nop

0800988c <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 800988c:	b480      	push	{r7}
 800988e:	b083      	sub	sp, #12
 8009890:	af00      	add	r7, sp, #0
 8009892:	6078      	str	r0, [r7, #4]
 8009894:	460b      	mov	r3, r1
 8009896:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8009898:	78fb      	ldrb	r3, [r7, #3]
 800989a:	2b00      	cmp	r3, #0
 800989c:	d008      	beq.n	80098b0 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	881b      	ldrh	r3, [r3, #0]
 80098a2:	b29b      	uxth	r3, r3
 80098a4:	f043 0301 	orr.w	r3, r3, #1
 80098a8:	b29a      	uxth	r2, r3
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	801a      	strh	r2, [r3, #0]
 80098ae:	e007      	b.n	80098c0 <TIM_Cmd+0x34>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	881b      	ldrh	r3, [r3, #0]
 80098b4:	b29b      	uxth	r3, r3
 80098b6:	f023 0301 	bic.w	r3, r3, #1
 80098ba:	b29a      	uxth	r2, r3
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	801a      	strh	r2, [r3, #0]
  }
}
 80098c0:	370c      	adds	r7, #12
 80098c2:	46bd      	mov	sp, r7
 80098c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c8:	4770      	bx	lr
 80098ca:	bf00      	nop

080098cc <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80098cc:	b480      	push	{r7}
 80098ce:	b085      	sub	sp, #20
 80098d0:	af00      	add	r7, sp, #0
 80098d2:	6078      	str	r0, [r7, #4]
 80098d4:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80098d6:	2300      	movs	r3, #0
 80098d8:	817b      	strh	r3, [r7, #10]
 80098da:	2300      	movs	r3, #0
 80098dc:	81fb      	strh	r3, [r7, #14]
 80098de:	2300      	movs	r3, #0
 80098e0:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	8c1b      	ldrh	r3, [r3, #32]
 80098e6:	b29b      	uxth	r3, r3
 80098e8:	f023 0301 	bic.w	r3, r3, #1
 80098ec:	b29a      	uxth	r2, r3
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	8c1b      	ldrh	r3, [r3, #32]
 80098f6:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	889b      	ldrh	r3, [r3, #4]
 80098fc:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	8b1b      	ldrh	r3, [r3, #24]
 8009902:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
 8009904:	897b      	ldrh	r3, [r7, #10]
 8009906:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800990a:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 800990c:	897b      	ldrh	r3, [r7, #10]
 800990e:	f023 0303 	bic.w	r3, r3, #3
 8009912:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8009914:	683b      	ldr	r3, [r7, #0]
 8009916:	881a      	ldrh	r2, [r3, #0]
 8009918:	897b      	ldrh	r3, [r7, #10]
 800991a:	4313      	orrs	r3, r2
 800991c:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 800991e:	89fb      	ldrh	r3, [r7, #14]
 8009920:	f023 0302 	bic.w	r3, r3, #2
 8009924:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8009926:	683b      	ldr	r3, [r7, #0]
 8009928:	899a      	ldrh	r2, [r3, #12]
 800992a:	89fb      	ldrh	r3, [r7, #14]
 800992c:	4313      	orrs	r3, r2
 800992e:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8009930:	683b      	ldr	r3, [r7, #0]
 8009932:	885a      	ldrh	r2, [r3, #2]
 8009934:	89fb      	ldrh	r3, [r7, #14]
 8009936:	4313      	orrs	r3, r2
 8009938:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 800993a:	687a      	ldr	r2, [r7, #4]
 800993c:	4b1e      	ldr	r3, [pc, #120]	; (80099b8 <TIM_OC1Init+0xec>)
 800993e:	429a      	cmp	r2, r3
 8009940:	d003      	beq.n	800994a <TIM_OC1Init+0x7e>
 8009942:	687a      	ldr	r2, [r7, #4]
 8009944:	4b1d      	ldr	r3, [pc, #116]	; (80099bc <TIM_OC1Init+0xf0>)
 8009946:	429a      	cmp	r2, r3
 8009948:	d123      	bne.n	8009992 <TIM_OC1Init+0xc6>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 800994a:	89fb      	ldrh	r3, [r7, #14]
 800994c:	f023 0308 	bic.w	r3, r3, #8
 8009950:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8009952:	683b      	ldr	r3, [r7, #0]
 8009954:	89da      	ldrh	r2, [r3, #14]
 8009956:	89fb      	ldrh	r3, [r7, #14]
 8009958:	4313      	orrs	r3, r2
 800995a:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 800995c:	89fb      	ldrh	r3, [r7, #14]
 800995e:	f023 0304 	bic.w	r3, r3, #4
 8009962:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8009964:	683b      	ldr	r3, [r7, #0]
 8009966:	889a      	ldrh	r2, [r3, #4]
 8009968:	89fb      	ldrh	r3, [r7, #14]
 800996a:	4313      	orrs	r3, r2
 800996c:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
 800996e:	89bb      	ldrh	r3, [r7, #12]
 8009970:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009974:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 8009976:	89bb      	ldrh	r3, [r7, #12]
 8009978:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800997c:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 800997e:	683b      	ldr	r3, [r7, #0]
 8009980:	8a1a      	ldrh	r2, [r3, #16]
 8009982:	89bb      	ldrh	r3, [r7, #12]
 8009984:	4313      	orrs	r3, r2
 8009986:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8009988:	683b      	ldr	r3, [r7, #0]
 800998a:	8a5a      	ldrh	r2, [r3, #18]
 800998c:	89bb      	ldrh	r3, [r7, #12]
 800998e:	4313      	orrs	r3, r2
 8009990:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	89ba      	ldrh	r2, [r7, #12]
 8009996:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	897a      	ldrh	r2, [r7, #10]
 800999c:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 800999e:	683b      	ldr	r3, [r7, #0]
 80099a0:	689a      	ldr	r2, [r3, #8]
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	89fa      	ldrh	r2, [r7, #14]
 80099aa:	841a      	strh	r2, [r3, #32]
}
 80099ac:	3714      	adds	r7, #20
 80099ae:	46bd      	mov	sp, r7
 80099b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099b4:	4770      	bx	lr
 80099b6:	bf00      	nop
 80099b8:	40010000 	.word	0x40010000
 80099bc:	40010400 	.word	0x40010400

080099c0 <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80099c0:	b480      	push	{r7}
 80099c2:	b085      	sub	sp, #20
 80099c4:	af00      	add	r7, sp, #0
 80099c6:	6078      	str	r0, [r7, #4]
 80099c8:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80099ca:	2300      	movs	r3, #0
 80099cc:	817b      	strh	r3, [r7, #10]
 80099ce:	2300      	movs	r3, #0
 80099d0:	81fb      	strh	r3, [r7, #14]
 80099d2:	2300      	movs	r3, #0
 80099d4:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	8c1b      	ldrh	r3, [r3, #32]
 80099da:	b29b      	uxth	r3, r3
 80099dc:	f023 0310 	bic.w	r3, r3, #16
 80099e0:	b29a      	uxth	r2, r3
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	8c1b      	ldrh	r3, [r3, #32]
 80099ea:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	889b      	ldrh	r3, [r3, #4]
 80099f0:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	8b1b      	ldrh	r3, [r3, #24]
 80099f6:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
 80099f8:	897b      	ldrh	r3, [r7, #10]
 80099fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80099fe:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 8009a00:	897b      	ldrh	r3, [r7, #10]
 8009a02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009a06:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8009a08:	683b      	ldr	r3, [r7, #0]
 8009a0a:	881b      	ldrh	r3, [r3, #0]
 8009a0c:	021b      	lsls	r3, r3, #8
 8009a0e:	b29a      	uxth	r2, r3
 8009a10:	897b      	ldrh	r3, [r7, #10]
 8009a12:	4313      	orrs	r3, r2
 8009a14:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 8009a16:	89fb      	ldrh	r3, [r7, #14]
 8009a18:	f023 0320 	bic.w	r3, r3, #32
 8009a1c:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8009a1e:	683b      	ldr	r3, [r7, #0]
 8009a20:	899b      	ldrh	r3, [r3, #12]
 8009a22:	011b      	lsls	r3, r3, #4
 8009a24:	b29a      	uxth	r2, r3
 8009a26:	89fb      	ldrh	r3, [r7, #14]
 8009a28:	4313      	orrs	r3, r2
 8009a2a:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8009a2c:	683b      	ldr	r3, [r7, #0]
 8009a2e:	885b      	ldrh	r3, [r3, #2]
 8009a30:	011b      	lsls	r3, r3, #4
 8009a32:	b29a      	uxth	r2, r3
 8009a34:	89fb      	ldrh	r3, [r7, #14]
 8009a36:	4313      	orrs	r3, r2
 8009a38:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8009a3a:	687a      	ldr	r2, [r7, #4]
 8009a3c:	4b22      	ldr	r3, [pc, #136]	; (8009ac8 <TIM_OC2Init+0x108>)
 8009a3e:	429a      	cmp	r2, r3
 8009a40:	d003      	beq.n	8009a4a <TIM_OC2Init+0x8a>
 8009a42:	687a      	ldr	r2, [r7, #4]
 8009a44:	4b21      	ldr	r3, [pc, #132]	; (8009acc <TIM_OC2Init+0x10c>)
 8009a46:	429a      	cmp	r2, r3
 8009a48:	d12b      	bne.n	8009aa2 <TIM_OC2Init+0xe2>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 8009a4a:	89fb      	ldrh	r3, [r7, #14]
 8009a4c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009a50:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8009a52:	683b      	ldr	r3, [r7, #0]
 8009a54:	89db      	ldrh	r3, [r3, #14]
 8009a56:	011b      	lsls	r3, r3, #4
 8009a58:	b29a      	uxth	r2, r3
 8009a5a:	89fb      	ldrh	r3, [r7, #14]
 8009a5c:	4313      	orrs	r3, r2
 8009a5e:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 8009a60:	89fb      	ldrh	r3, [r7, #14]
 8009a62:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009a66:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8009a68:	683b      	ldr	r3, [r7, #0]
 8009a6a:	889b      	ldrh	r3, [r3, #4]
 8009a6c:	011b      	lsls	r3, r3, #4
 8009a6e:	b29a      	uxth	r2, r3
 8009a70:	89fb      	ldrh	r3, [r7, #14]
 8009a72:	4313      	orrs	r3, r2
 8009a74:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
 8009a76:	89bb      	ldrh	r3, [r7, #12]
 8009a78:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009a7c:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 8009a7e:	89bb      	ldrh	r3, [r7, #12]
 8009a80:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009a84:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8009a86:	683b      	ldr	r3, [r7, #0]
 8009a88:	8a1b      	ldrh	r3, [r3, #16]
 8009a8a:	009b      	lsls	r3, r3, #2
 8009a8c:	b29a      	uxth	r2, r3
 8009a8e:	89bb      	ldrh	r3, [r7, #12]
 8009a90:	4313      	orrs	r3, r2
 8009a92:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8009a94:	683b      	ldr	r3, [r7, #0]
 8009a96:	8a5b      	ldrh	r3, [r3, #18]
 8009a98:	009b      	lsls	r3, r3, #2
 8009a9a:	b29a      	uxth	r2, r3
 8009a9c:	89bb      	ldrh	r3, [r7, #12]
 8009a9e:	4313      	orrs	r3, r2
 8009aa0:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	89ba      	ldrh	r2, [r7, #12]
 8009aa6:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	897a      	ldrh	r2, [r7, #10]
 8009aac:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8009aae:	683b      	ldr	r3, [r7, #0]
 8009ab0:	689a      	ldr	r2, [r3, #8]
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	89fa      	ldrh	r2, [r7, #14]
 8009aba:	841a      	strh	r2, [r3, #32]
}
 8009abc:	3714      	adds	r7, #20
 8009abe:	46bd      	mov	sp, r7
 8009ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac4:	4770      	bx	lr
 8009ac6:	bf00      	nop
 8009ac8:	40010000 	.word	0x40010000
 8009acc:	40010400 	.word	0x40010400

08009ad0 <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8009ad0:	b480      	push	{r7}
 8009ad2:	b085      	sub	sp, #20
 8009ad4:	af00      	add	r7, sp, #0
 8009ad6:	6078      	str	r0, [r7, #4]
 8009ad8:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8009ada:	2300      	movs	r3, #0
 8009adc:	817b      	strh	r3, [r7, #10]
 8009ade:	2300      	movs	r3, #0
 8009ae0:	81fb      	strh	r3, [r7, #14]
 8009ae2:	2300      	movs	r3, #0
 8009ae4:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	8c1b      	ldrh	r3, [r3, #32]
 8009aea:	b29b      	uxth	r3, r3
 8009aec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009af0:	b29a      	uxth	r2, r3
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	8c1b      	ldrh	r3, [r3, #32]
 8009afa:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	889b      	ldrh	r3, [r3, #4]
 8009b00:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	8b9b      	ldrh	r3, [r3, #28]
 8009b06:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
 8009b08:	897b      	ldrh	r3, [r7, #10]
 8009b0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009b0e:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 8009b10:	897b      	ldrh	r3, [r7, #10]
 8009b12:	f023 0303 	bic.w	r3, r3, #3
 8009b16:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8009b18:	683b      	ldr	r3, [r7, #0]
 8009b1a:	881a      	ldrh	r2, [r3, #0]
 8009b1c:	897b      	ldrh	r3, [r7, #10]
 8009b1e:	4313      	orrs	r3, r2
 8009b20:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 8009b22:	89fb      	ldrh	r3, [r7, #14]
 8009b24:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009b28:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8009b2a:	683b      	ldr	r3, [r7, #0]
 8009b2c:	899b      	ldrh	r3, [r3, #12]
 8009b2e:	021b      	lsls	r3, r3, #8
 8009b30:	b29a      	uxth	r2, r3
 8009b32:	89fb      	ldrh	r3, [r7, #14]
 8009b34:	4313      	orrs	r3, r2
 8009b36:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8009b38:	683b      	ldr	r3, [r7, #0]
 8009b3a:	885b      	ldrh	r3, [r3, #2]
 8009b3c:	021b      	lsls	r3, r3, #8
 8009b3e:	b29a      	uxth	r2, r3
 8009b40:	89fb      	ldrh	r3, [r7, #14]
 8009b42:	4313      	orrs	r3, r2
 8009b44:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8009b46:	687a      	ldr	r2, [r7, #4]
 8009b48:	4b22      	ldr	r3, [pc, #136]	; (8009bd4 <TIM_OC3Init+0x104>)
 8009b4a:	429a      	cmp	r2, r3
 8009b4c:	d003      	beq.n	8009b56 <TIM_OC3Init+0x86>
 8009b4e:	687a      	ldr	r2, [r7, #4]
 8009b50:	4b21      	ldr	r3, [pc, #132]	; (8009bd8 <TIM_OC3Init+0x108>)
 8009b52:	429a      	cmp	r2, r3
 8009b54:	d12b      	bne.n	8009bae <TIM_OC3Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 8009b56:	89fb      	ldrh	r3, [r7, #14]
 8009b58:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009b5c:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8009b5e:	683b      	ldr	r3, [r7, #0]
 8009b60:	89db      	ldrh	r3, [r3, #14]
 8009b62:	021b      	lsls	r3, r3, #8
 8009b64:	b29a      	uxth	r2, r3
 8009b66:	89fb      	ldrh	r3, [r7, #14]
 8009b68:	4313      	orrs	r3, r2
 8009b6a:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 8009b6c:	89fb      	ldrh	r3, [r7, #14]
 8009b6e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009b72:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8009b74:	683b      	ldr	r3, [r7, #0]
 8009b76:	889b      	ldrh	r3, [r3, #4]
 8009b78:	021b      	lsls	r3, r3, #8
 8009b7a:	b29a      	uxth	r2, r3
 8009b7c:	89fb      	ldrh	r3, [r7, #14]
 8009b7e:	4313      	orrs	r3, r2
 8009b80:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
 8009b82:	89bb      	ldrh	r3, [r7, #12]
 8009b84:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009b88:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 8009b8a:	89bb      	ldrh	r3, [r7, #12]
 8009b8c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009b90:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8009b92:	683b      	ldr	r3, [r7, #0]
 8009b94:	8a1b      	ldrh	r3, [r3, #16]
 8009b96:	011b      	lsls	r3, r3, #4
 8009b98:	b29a      	uxth	r2, r3
 8009b9a:	89bb      	ldrh	r3, [r7, #12]
 8009b9c:	4313      	orrs	r3, r2
 8009b9e:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8009ba0:	683b      	ldr	r3, [r7, #0]
 8009ba2:	8a5b      	ldrh	r3, [r3, #18]
 8009ba4:	011b      	lsls	r3, r3, #4
 8009ba6:	b29a      	uxth	r2, r3
 8009ba8:	89bb      	ldrh	r3, [r7, #12]
 8009baa:	4313      	orrs	r3, r2
 8009bac:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	89ba      	ldrh	r2, [r7, #12]
 8009bb2:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	897a      	ldrh	r2, [r7, #10]
 8009bb8:	839a      	strh	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8009bba:	683b      	ldr	r3, [r7, #0]
 8009bbc:	689a      	ldr	r2, [r3, #8]
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	89fa      	ldrh	r2, [r7, #14]
 8009bc6:	841a      	strh	r2, [r3, #32]
}
 8009bc8:	3714      	adds	r7, #20
 8009bca:	46bd      	mov	sp, r7
 8009bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bd0:	4770      	bx	lr
 8009bd2:	bf00      	nop
 8009bd4:	40010000 	.word	0x40010000
 8009bd8:	40010400 	.word	0x40010400

08009bdc <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8009bdc:	b480      	push	{r7}
 8009bde:	b085      	sub	sp, #20
 8009be0:	af00      	add	r7, sp, #0
 8009be2:	6078      	str	r0, [r7, #4]
 8009be4:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8009be6:	2300      	movs	r3, #0
 8009be8:	81bb      	strh	r3, [r7, #12]
 8009bea:	2300      	movs	r3, #0
 8009bec:	817b      	strh	r3, [r7, #10]
 8009bee:	2300      	movs	r3, #0
 8009bf0:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	8c1b      	ldrh	r3, [r3, #32]
 8009bf6:	b29b      	uxth	r3, r3
 8009bf8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009bfc:	b29a      	uxth	r2, r3
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	8c1b      	ldrh	r3, [r3, #32]
 8009c06:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	889b      	ldrh	r3, [r3, #4]
 8009c0c:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	8b9b      	ldrh	r3, [r3, #28]
 8009c12:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
 8009c14:	89bb      	ldrh	r3, [r7, #12]
 8009c16:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009c1a:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 8009c1c:	89bb      	ldrh	r3, [r7, #12]
 8009c1e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009c22:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8009c24:	683b      	ldr	r3, [r7, #0]
 8009c26:	881b      	ldrh	r3, [r3, #0]
 8009c28:	021b      	lsls	r3, r3, #8
 8009c2a:	b29a      	uxth	r2, r3
 8009c2c:	89bb      	ldrh	r3, [r7, #12]
 8009c2e:	4313      	orrs	r3, r2
 8009c30:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 8009c32:	897b      	ldrh	r3, [r7, #10]
 8009c34:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009c38:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8009c3a:	683b      	ldr	r3, [r7, #0]
 8009c3c:	899b      	ldrh	r3, [r3, #12]
 8009c3e:	031b      	lsls	r3, r3, #12
 8009c40:	b29a      	uxth	r2, r3
 8009c42:	897b      	ldrh	r3, [r7, #10]
 8009c44:	4313      	orrs	r3, r2
 8009c46:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8009c48:	683b      	ldr	r3, [r7, #0]
 8009c4a:	885b      	ldrh	r3, [r3, #2]
 8009c4c:	031b      	lsls	r3, r3, #12
 8009c4e:	b29a      	uxth	r2, r3
 8009c50:	897b      	ldrh	r3, [r7, #10]
 8009c52:	4313      	orrs	r3, r2
 8009c54:	817b      	strh	r3, [r7, #10]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 8009c56:	687a      	ldr	r2, [r7, #4]
 8009c58:	4b11      	ldr	r3, [pc, #68]	; (8009ca0 <TIM_OC4Init+0xc4>)
 8009c5a:	429a      	cmp	r2, r3
 8009c5c:	d003      	beq.n	8009c66 <TIM_OC4Init+0x8a>
 8009c5e:	687a      	ldr	r2, [r7, #4]
 8009c60:	4b10      	ldr	r3, [pc, #64]	; (8009ca4 <TIM_OC4Init+0xc8>)
 8009c62:	429a      	cmp	r2, r3
 8009c64:	d10a      	bne.n	8009c7c <TIM_OC4Init+0xa0>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 8009c66:	89fb      	ldrh	r3, [r7, #14]
 8009c68:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009c6c:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8009c6e:	683b      	ldr	r3, [r7, #0]
 8009c70:	8a1b      	ldrh	r3, [r3, #16]
 8009c72:	019b      	lsls	r3, r3, #6
 8009c74:	b29a      	uxth	r2, r3
 8009c76:	89fb      	ldrh	r3, [r7, #14]
 8009c78:	4313      	orrs	r3, r2
 8009c7a:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	89fa      	ldrh	r2, [r7, #14]
 8009c80:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	89ba      	ldrh	r2, [r7, #12]
 8009c86:	839a      	strh	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8009c88:	683b      	ldr	r3, [r7, #0]
 8009c8a:	689a      	ldr	r2, [r3, #8]
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	897a      	ldrh	r2, [r7, #10]
 8009c94:	841a      	strh	r2, [r3, #32]
}
 8009c96:	3714      	adds	r7, #20
 8009c98:	46bd      	mov	sp, r7
 8009c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c9e:	4770      	bx	lr
 8009ca0:	40010000 	.word	0x40010000
 8009ca4:	40010400 	.word	0x40010400

08009ca8 <TIM_SetCompare1>:
  * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
  * @param  Compare1: specifies the Capture Compare1 register new value.
  * @retval None
  */
void TIM_SetCompare1(TIM_TypeDef* TIMx, uint32_t Compare1)
{
 8009ca8:	b480      	push	{r7}
 8009caa:	b083      	sub	sp, #12
 8009cac:	af00      	add	r7, sp, #0
 8009cae:	6078      	str	r0, [r7, #4]
 8009cb0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));

  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	683a      	ldr	r2, [r7, #0]
 8009cb6:	635a      	str	r2, [r3, #52]	; 0x34
}
 8009cb8:	370c      	adds	r7, #12
 8009cba:	46bd      	mov	sp, r7
 8009cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc0:	4770      	bx	lr
 8009cc2:	bf00      	nop

08009cc4 <TIM_SetCompare2>:
  *         peripheral.
  * @param  Compare2: specifies the Capture Compare2 register new value.
  * @retval None
  */
void TIM_SetCompare2(TIM_TypeDef* TIMx, uint32_t Compare2)
{
 8009cc4:	b480      	push	{r7}
 8009cc6:	b083      	sub	sp, #12
 8009cc8:	af00      	add	r7, sp, #0
 8009cca:	6078      	str	r0, [r7, #4]
 8009ccc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	683a      	ldr	r2, [r7, #0]
 8009cd2:	639a      	str	r2, [r3, #56]	; 0x38
}
 8009cd4:	370c      	adds	r7, #12
 8009cd6:	46bd      	mov	sp, r7
 8009cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cdc:	4770      	bx	lr
 8009cde:	bf00      	nop

08009ce0 <TIM_SetCompare3>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare3: specifies the Capture Compare3 register new value.
  * @retval None
  */
void TIM_SetCompare3(TIM_TypeDef* TIMx, uint32_t Compare3)
{
 8009ce0:	b480      	push	{r7}
 8009ce2:	b083      	sub	sp, #12
 8009ce4:	af00      	add	r7, sp, #0
 8009ce6:	6078      	str	r0, [r7, #4]
 8009ce8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	683a      	ldr	r2, [r7, #0]
 8009cee:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8009cf0:	370c      	adds	r7, #12
 8009cf2:	46bd      	mov	sp, r7
 8009cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf8:	4770      	bx	lr
 8009cfa:	bf00      	nop

08009cfc <TIM_SetCompare4>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare4: specifies the Capture Compare4 register new value.
  * @retval None
  */
void TIM_SetCompare4(TIM_TypeDef* TIMx, uint32_t Compare4)
{
 8009cfc:	b480      	push	{r7}
 8009cfe:	b083      	sub	sp, #12
 8009d00:	af00      	add	r7, sp, #0
 8009d02:	6078      	str	r0, [r7, #4]
 8009d04:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	683a      	ldr	r2, [r7, #0]
 8009d0a:	641a      	str	r2, [r3, #64]	; 0x40
}
 8009d0c:	370c      	adds	r7, #12
 8009d0e:	46bd      	mov	sp, r7
 8009d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d14:	4770      	bx	lr
 8009d16:	bf00      	nop

08009d18 <TIM_OC1PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8009d18:	b480      	push	{r7}
 8009d1a:	b085      	sub	sp, #20
 8009d1c:	af00      	add	r7, sp, #0
 8009d1e:	6078      	str	r0, [r7, #4]
 8009d20:	460b      	mov	r3, r1
 8009d22:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8009d24:	2300      	movs	r3, #0
 8009d26:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	8b1b      	ldrh	r3, [r3, #24]
 8009d2c:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC1PE);
 8009d2e:	89fb      	ldrh	r3, [r7, #14]
 8009d30:	f023 0308 	bic.w	r3, r3, #8
 8009d34:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8009d36:	89fa      	ldrh	r2, [r7, #14]
 8009d38:	887b      	ldrh	r3, [r7, #2]
 8009d3a:	4313      	orrs	r3, r2
 8009d3c:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	89fa      	ldrh	r2, [r7, #14]
 8009d42:	831a      	strh	r2, [r3, #24]
}
 8009d44:	3714      	adds	r7, #20
 8009d46:	46bd      	mov	sp, r7
 8009d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d4c:	4770      	bx	lr
 8009d4e:	bf00      	nop

08009d50 <TIM_OC2PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8009d50:	b480      	push	{r7}
 8009d52:	b085      	sub	sp, #20
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	6078      	str	r0, [r7, #4]
 8009d58:	460b      	mov	r3, r1
 8009d5a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8009d5c:	2300      	movs	r3, #0
 8009d5e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	8b1b      	ldrh	r3, [r3, #24]
 8009d64:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2PE);
 8009d66:	89fb      	ldrh	r3, [r7, #14]
 8009d68:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009d6c:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 8009d6e:	887b      	ldrh	r3, [r7, #2]
 8009d70:	021b      	lsls	r3, r3, #8
 8009d72:	b29a      	uxth	r2, r3
 8009d74:	89fb      	ldrh	r3, [r7, #14]
 8009d76:	4313      	orrs	r3, r2
 8009d78:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	89fa      	ldrh	r2, [r7, #14]
 8009d7e:	831a      	strh	r2, [r3, #24]
}
 8009d80:	3714      	adds	r7, #20
 8009d82:	46bd      	mov	sp, r7
 8009d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d88:	4770      	bx	lr
 8009d8a:	bf00      	nop

08009d8c <TIM_OC3PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8009d8c:	b480      	push	{r7}
 8009d8e:	b085      	sub	sp, #20
 8009d90:	af00      	add	r7, sp, #0
 8009d92:	6078      	str	r0, [r7, #4]
 8009d94:	460b      	mov	r3, r1
 8009d96:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8009d98:	2300      	movs	r3, #0
 8009d9a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	8b9b      	ldrh	r3, [r3, #28]
 8009da0:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 8009da2:	89fb      	ldrh	r3, [r7, #14]
 8009da4:	f023 0308 	bic.w	r3, r3, #8
 8009da8:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8009daa:	89fa      	ldrh	r2, [r7, #14]
 8009dac:	887b      	ldrh	r3, [r7, #2]
 8009dae:	4313      	orrs	r3, r2
 8009db0:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	89fa      	ldrh	r2, [r7, #14]
 8009db6:	839a      	strh	r2, [r3, #28]
}
 8009db8:	3714      	adds	r7, #20
 8009dba:	46bd      	mov	sp, r7
 8009dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc0:	4770      	bx	lr
 8009dc2:	bf00      	nop

08009dc4 <TIM_OC4PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8009dc4:	b480      	push	{r7}
 8009dc6:	b085      	sub	sp, #20
 8009dc8:	af00      	add	r7, sp, #0
 8009dca:	6078      	str	r0, [r7, #4]
 8009dcc:	460b      	mov	r3, r1
 8009dce:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8009dd0:	2300      	movs	r3, #0
 8009dd2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	8b9b      	ldrh	r3, [r3, #28]
 8009dd8:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
 8009dda:	89fb      	ldrh	r3, [r7, #14]
 8009ddc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009de0:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 8009de2:	887b      	ldrh	r3, [r7, #2]
 8009de4:	021b      	lsls	r3, r3, #8
 8009de6:	b29a      	uxth	r2, r3
 8009de8:	89fb      	ldrh	r3, [r7, #14]
 8009dea:	4313      	orrs	r3, r2
 8009dec:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	89fa      	ldrh	r2, [r7, #14]
 8009df2:	839a      	strh	r2, [r3, #28]
}
 8009df4:	3714      	adds	r7, #20
 8009df6:	46bd      	mov	sp, r7
 8009df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dfc:	4770      	bx	lr
 8009dfe:	bf00      	nop

08009e00 <TIM_CtrlPWMOutputs>:
  * @param  NewState: new state of the TIM peripheral Main Outputs.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8009e00:	b480      	push	{r7}
 8009e02:	b083      	sub	sp, #12
 8009e04:	af00      	add	r7, sp, #0
 8009e06:	6078      	str	r0, [r7, #4]
 8009e08:	460b      	mov	r3, r1
 8009e0a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8009e0c:	78fb      	ldrb	r3, [r7, #3]
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d00c      	beq.n	8009e2c <TIM_CtrlPWMOutputs+0x2c>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009e18:	b29b      	uxth	r3, r3
 8009e1a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009e1e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009e22:	b29a      	uxth	r2, r3
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
 8009e2a:	e009      	b.n	8009e40 <TIM_CtrlPWMOutputs+0x40>
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009e32:	b29b      	uxth	r3, r3
 8009e34:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8009e38:	b29a      	uxth	r2, r3
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }  
}
 8009e40:	370c      	adds	r7, #12
 8009e42:	46bd      	mov	sp, r7
 8009e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e48:	4770      	bx	lr
 8009e4a:	bf00      	nop

08009e4c <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8009e4c:	b480      	push	{r7}
 8009e4e:	b083      	sub	sp, #12
 8009e50:	af00      	add	r7, sp, #0
 8009e52:	6078      	str	r0, [r7, #4]
 8009e54:	4613      	mov	r3, r2
 8009e56:	460a      	mov	r2, r1
 8009e58:	807a      	strh	r2, [r7, #2]
 8009e5a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8009e5c:	787b      	ldrb	r3, [r7, #1]
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d008      	beq.n	8009e74 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	899b      	ldrh	r3, [r3, #12]
 8009e66:	b29a      	uxth	r2, r3
 8009e68:	887b      	ldrh	r3, [r7, #2]
 8009e6a:	4313      	orrs	r3, r2
 8009e6c:	b29a      	uxth	r2, r3
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	819a      	strh	r2, [r3, #12]
 8009e72:	e009      	b.n	8009e88 <TIM_ITConfig+0x3c>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	899b      	ldrh	r3, [r3, #12]
 8009e78:	b29a      	uxth	r2, r3
 8009e7a:	887b      	ldrh	r3, [r7, #2]
 8009e7c:	43db      	mvns	r3, r3
 8009e7e:	b29b      	uxth	r3, r3
 8009e80:	4013      	ands	r3, r2
 8009e82:	b29a      	uxth	r2, r3
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	819a      	strh	r2, [r3, #12]
  }
}
 8009e88:	370c      	adds	r7, #12
 8009e8a:	46bd      	mov	sp, r7
 8009e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e90:	4770      	bx	lr
 8009e92:	bf00      	nop

08009e94 <TIM_GetITStatus>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *     
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8009e94:	b480      	push	{r7}
 8009e96:	b085      	sub	sp, #20
 8009e98:	af00      	add	r7, sp, #0
 8009e9a:	6078      	str	r0, [r7, #4]
 8009e9c:	460b      	mov	r3, r1
 8009e9e:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8009ea0:	2300      	movs	r3, #0
 8009ea2:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8009ea4:	2300      	movs	r3, #0
 8009ea6:	81bb      	strh	r3, [r7, #12]
 8009ea8:	2300      	movs	r3, #0
 8009eaa:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	8a1b      	ldrh	r3, [r3, #16]
 8009eb0:	b29a      	uxth	r2, r3
 8009eb2:	887b      	ldrh	r3, [r7, #2]
 8009eb4:	4013      	ands	r3, r2
 8009eb6:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	899b      	ldrh	r3, [r3, #12]
 8009ebc:	b29a      	uxth	r2, r3
 8009ebe:	887b      	ldrh	r3, [r7, #2]
 8009ec0:	4013      	ands	r3, r2
 8009ec2:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8009ec4:	89bb      	ldrh	r3, [r7, #12]
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d005      	beq.n	8009ed6 <TIM_GetITStatus+0x42>
 8009eca:	897b      	ldrh	r3, [r7, #10]
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d002      	beq.n	8009ed6 <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 8009ed0:	2301      	movs	r3, #1
 8009ed2:	73fb      	strb	r3, [r7, #15]
 8009ed4:	e001      	b.n	8009eda <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 8009ed6:	2300      	movs	r3, #0
 8009ed8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8009eda:	7bfb      	ldrb	r3, [r7, #15]
}
 8009edc:	4618      	mov	r0, r3
 8009ede:	3714      	adds	r7, #20
 8009ee0:	46bd      	mov	sp, r7
 8009ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ee6:	4770      	bx	lr

08009ee8 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8009ee8:	b480      	push	{r7}
 8009eea:	b083      	sub	sp, #12
 8009eec:	af00      	add	r7, sp, #0
 8009eee:	6078      	str	r0, [r7, #4]
 8009ef0:	460b      	mov	r3, r1
 8009ef2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8009ef4:	887b      	ldrh	r3, [r7, #2]
 8009ef6:	43db      	mvns	r3, r3
 8009ef8:	b29a      	uxth	r2, r3
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	821a      	strh	r2, [r3, #16]
}
 8009efe:	370c      	adds	r7, #12
 8009f00:	46bd      	mov	sp, r7
 8009f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f06:	4770      	bx	lr

08009f08 <TIM_EncoderInterfaceConfig>:
  *            @arg TIM_ICPolarity_Rising: IC Rising edge.
  * @retval None
  */
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
                                uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
{
 8009f08:	b480      	push	{r7}
 8009f0a:	b087      	sub	sp, #28
 8009f0c:	af00      	add	r7, sp, #0
 8009f0e:	60f8      	str	r0, [r7, #12]
 8009f10:	8179      	strh	r1, [r7, #10]
 8009f12:	813a      	strh	r2, [r7, #8]
 8009f14:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
 8009f16:	2300      	movs	r3, #0
 8009f18:	82fb      	strh	r3, [r7, #22]
  uint16_t tmpccmr1 = 0;
 8009f1a:	2300      	movs	r3, #0
 8009f1c:	82bb      	strh	r3, [r7, #20]
  uint16_t tmpccer = 0;
 8009f1e:	2300      	movs	r3, #0
 8009f20:	827b      	strh	r3, [r7, #18]
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	891b      	ldrh	r3, [r3, #8]
 8009f26:	82fb      	strh	r3, [r7, #22]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	8b1b      	ldrh	r3, [r3, #24]
 8009f2c:	82bb      	strh	r3, [r7, #20]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	8c1b      	ldrh	r3, [r3, #32]
 8009f32:	827b      	strh	r3, [r7, #18]

  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 8009f34:	8afb      	ldrh	r3, [r7, #22]
 8009f36:	f023 0307 	bic.w	r3, r3, #7
 8009f3a:	82fb      	strh	r3, [r7, #22]
  tmpsmcr |= TIM_EncoderMode;
 8009f3c:	8afa      	ldrh	r2, [r7, #22]
 8009f3e:	897b      	ldrh	r3, [r7, #10]
 8009f40:	4313      	orrs	r3, r2
 8009f42:	82fb      	strh	r3, [r7, #22]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
 8009f44:	8abb      	ldrh	r3, [r7, #20]
 8009f46:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009f4a:	f023 0303 	bic.w	r3, r3, #3
 8009f4e:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 8009f50:	8abb      	ldrh	r3, [r7, #20]
 8009f52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009f56:	f043 0301 	orr.w	r3, r3, #1
 8009f5a:	82bb      	strh	r3, [r7, #20]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
 8009f5c:	8a7b      	ldrh	r3, [r7, #18]
 8009f5e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8009f62:	827b      	strh	r3, [r7, #18]
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 8009f64:	88fb      	ldrh	r3, [r7, #6]
 8009f66:	011b      	lsls	r3, r3, #4
 8009f68:	b29a      	uxth	r2, r3
 8009f6a:	893b      	ldrh	r3, [r7, #8]
 8009f6c:	4313      	orrs	r3, r2
 8009f6e:	b29a      	uxth	r2, r3
 8009f70:	8a7b      	ldrh	r3, [r7, #18]
 8009f72:	4313      	orrs	r3, r2
 8009f74:	827b      	strh	r3, [r7, #18]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	8afa      	ldrh	r2, [r7, #22]
 8009f7a:	811a      	strh	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	8aba      	ldrh	r2, [r7, #20]
 8009f80:	831a      	strh	r2, [r3, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	8a7a      	ldrh	r2, [r7, #18]
 8009f86:	841a      	strh	r2, [r3, #32]
}
 8009f88:	371c      	adds	r7, #28
 8009f8a:	46bd      	mov	sp, r7
 8009f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f90:	4770      	bx	lr
 8009f92:	bf00      	nop

08009f94 <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8009f94:	b480      	push	{r7}
 8009f96:	b085      	sub	sp, #20
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
 8009f9c:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8009f9e:	2300      	movs	r3, #0
 8009fa0:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	881b      	ldrh	r3, [r3, #0]
 8009fa6:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 8009fa8:	89fb      	ldrh	r3, [r7, #14]
 8009faa:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 8009fae:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8009fb0:	683b      	ldr	r3, [r7, #0]
 8009fb2:	881a      	ldrh	r2, [r3, #0]
 8009fb4:	683b      	ldr	r3, [r7, #0]
 8009fb6:	885b      	ldrh	r3, [r3, #2]
 8009fb8:	4313      	orrs	r3, r2
 8009fba:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8009fbc:	683b      	ldr	r3, [r7, #0]
 8009fbe:	889b      	ldrh	r3, [r3, #4]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8009fc0:	4313      	orrs	r3, r2
 8009fc2:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8009fc4:	683b      	ldr	r3, [r7, #0]
 8009fc6:	88db      	ldrh	r3, [r3, #6]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8009fc8:	4313      	orrs	r3, r2
 8009fca:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8009fcc:	683b      	ldr	r3, [r7, #0]
 8009fce:	891b      	ldrh	r3, [r3, #8]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8009fd0:	4313      	orrs	r3, r2
 8009fd2:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8009fd4:	683b      	ldr	r3, [r7, #0]
 8009fd6:	895b      	ldrh	r3, [r3, #10]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8009fd8:	4313      	orrs	r3, r2
 8009fda:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8009fdc:	683b      	ldr	r3, [r7, #0]
 8009fde:	899b      	ldrh	r3, [r3, #12]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8009fe0:	4313      	orrs	r3, r2
 8009fe2:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8009fe4:	683b      	ldr	r3, [r7, #0]
 8009fe6:	89db      	ldrh	r3, [r3, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8009fe8:	4313      	orrs	r3, r2
 8009fea:	b29a      	uxth	r2, r3
 8009fec:	89fb      	ldrh	r3, [r7, #14]
 8009fee:	4313      	orrs	r3, r2
 8009ff0:	81fb      	strh	r3, [r7, #14]
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	89fa      	ldrh	r2, [r7, #14]
 8009ff6:	801a      	strh	r2, [r3, #0]

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	8b9b      	ldrh	r3, [r3, #28]
 8009ffc:	b29b      	uxth	r3, r3
 8009ffe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a002:	b29a      	uxth	r2, r3
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	839a      	strh	r2, [r3, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 800a008:	683b      	ldr	r3, [r7, #0]
 800a00a:	8a1a      	ldrh	r2, [r3, #16]
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	821a      	strh	r2, [r3, #16]
}
 800a010:	3714      	adds	r7, #20
 800a012:	46bd      	mov	sp, r7
 800a014:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a018:	4770      	bx	lr
 800a01a:	bf00      	nop

0800a01c <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 800a01c:	b480      	push	{r7}
 800a01e:	b083      	sub	sp, #12
 800a020:	af00      	add	r7, sp, #0
 800a022:	6078      	str	r0, [r7, #4]
 800a024:	460b      	mov	r3, r1
 800a026:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800a028:	78fb      	ldrb	r3, [r7, #3]
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d008      	beq.n	800a040 <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	881b      	ldrh	r3, [r3, #0]
 800a032:	b29b      	uxth	r3, r3
 800a034:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a038:	b29a      	uxth	r2, r3
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	801a      	strh	r2, [r3, #0]
 800a03e:	e007      	b.n	800a050 <SPI_Cmd+0x34>
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	881b      	ldrh	r3, [r3, #0]
 800a044:	b29b      	uxth	r3, r3
 800a046:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a04a:	b29a      	uxth	r2, r3
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	801a      	strh	r2, [r3, #0]
  }
}
 800a050:	370c      	adds	r7, #12
 800a052:	46bd      	mov	sp, r7
 800a054:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a058:	4770      	bx	lr
 800a05a:	bf00      	nop

0800a05c <SPI_I2S_ReceiveData>:
  * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2, 3, 4, 5 or 6 
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode. 
  * @retval The value of the received data.
  */
uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx)
{
 800a05c:	b480      	push	{r7}
 800a05e:	b083      	sub	sp, #12
 800a060:	af00      	add	r7, sp, #0
 800a062:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	899b      	ldrh	r3, [r3, #12]
 800a068:	b29b      	uxth	r3, r3
}
 800a06a:	4618      	mov	r0, r3
 800a06c:	370c      	adds	r7, #12
 800a06e:	46bd      	mov	sp, r7
 800a070:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a074:	4770      	bx	lr
 800a076:	bf00      	nop

0800a078 <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 800a078:	b480      	push	{r7}
 800a07a:	b083      	sub	sp, #12
 800a07c:	af00      	add	r7, sp, #0
 800a07e:	6078      	str	r0, [r7, #4]
 800a080:	460b      	mov	r3, r1
 800a082:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	887a      	ldrh	r2, [r7, #2]
 800a088:	819a      	strh	r2, [r3, #12]
}
 800a08a:	370c      	adds	r7, #12
 800a08c:	46bd      	mov	sp, r7
 800a08e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a092:	4770      	bx	lr

0800a094 <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 800a094:	b480      	push	{r7}
 800a096:	b085      	sub	sp, #20
 800a098:	af00      	add	r7, sp, #0
 800a09a:	6078      	str	r0, [r7, #4]
 800a09c:	460b      	mov	r3, r1
 800a09e:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 800a0a0:	2300      	movs	r3, #0
 800a0a2:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	891b      	ldrh	r3, [r3, #8]
 800a0a8:	b29a      	uxth	r2, r3
 800a0aa:	887b      	ldrh	r3, [r7, #2]
 800a0ac:	4013      	ands	r3, r2
 800a0ae:	b29b      	uxth	r3, r3
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d002      	beq.n	800a0ba <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 800a0b4:	2301      	movs	r3, #1
 800a0b6:	73fb      	strb	r3, [r7, #15]
 800a0b8:	e001      	b.n	800a0be <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 800a0ba:	2300      	movs	r3, #0
 800a0bc:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 800a0be:	7bfb      	ldrb	r3, [r7, #15]
}
 800a0c0:	4618      	mov	r0, r3
 800a0c2:	3714      	adds	r7, #20
 800a0c4:	46bd      	mov	sp, r7
 800a0c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ca:	4770      	bx	lr

0800a0cc <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 800a0cc:	b480      	push	{r7}
 800a0ce:	b083      	sub	sp, #12
 800a0d0:	af00      	add	r7, sp, #0
 800a0d2:	6078      	str	r0, [r7, #4]
 800a0d4:	460b      	mov	r3, r1
 800a0d6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800a0d8:	78fb      	ldrb	r3, [r7, #3]
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d006      	beq.n	800a0ec <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 800a0de:	4b09      	ldr	r3, [pc, #36]	; (800a104 <RCC_AHB1PeriphClockCmd+0x38>)
 800a0e0:	4a08      	ldr	r2, [pc, #32]	; (800a104 <RCC_AHB1PeriphClockCmd+0x38>)
 800a0e2:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800a0e4:	687a      	ldr	r2, [r7, #4]
 800a0e6:	430a      	orrs	r2, r1
 800a0e8:	631a      	str	r2, [r3, #48]	; 0x30
 800a0ea:	e006      	b.n	800a0fa <RCC_AHB1PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 800a0ec:	4b05      	ldr	r3, [pc, #20]	; (800a104 <RCC_AHB1PeriphClockCmd+0x38>)
 800a0ee:	4a05      	ldr	r2, [pc, #20]	; (800a104 <RCC_AHB1PeriphClockCmd+0x38>)
 800a0f0:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800a0f2:	687a      	ldr	r2, [r7, #4]
 800a0f4:	43d2      	mvns	r2, r2
 800a0f6:	400a      	ands	r2, r1
 800a0f8:	631a      	str	r2, [r3, #48]	; 0x30
  }
}
 800a0fa:	370c      	adds	r7, #12
 800a0fc:	46bd      	mov	sp, r7
 800a0fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a102:	4770      	bx	lr
 800a104:	40023800 	.word	0x40023800

0800a108 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 800a108:	b480      	push	{r7}
 800a10a:	b083      	sub	sp, #12
 800a10c:	af00      	add	r7, sp, #0
 800a10e:	6078      	str	r0, [r7, #4]
 800a110:	460b      	mov	r3, r1
 800a112:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800a114:	78fb      	ldrb	r3, [r7, #3]
 800a116:	2b00      	cmp	r3, #0
 800a118:	d006      	beq.n	800a128 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800a11a:	4b09      	ldr	r3, [pc, #36]	; (800a140 <RCC_APB1PeriphClockCmd+0x38>)
 800a11c:	4a08      	ldr	r2, [pc, #32]	; (800a140 <RCC_APB1PeriphClockCmd+0x38>)
 800a11e:	6c11      	ldr	r1, [r2, #64]	; 0x40
 800a120:	687a      	ldr	r2, [r7, #4]
 800a122:	430a      	orrs	r2, r1
 800a124:	641a      	str	r2, [r3, #64]	; 0x40
 800a126:	e006      	b.n	800a136 <RCC_APB1PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 800a128:	4b05      	ldr	r3, [pc, #20]	; (800a140 <RCC_APB1PeriphClockCmd+0x38>)
 800a12a:	4a05      	ldr	r2, [pc, #20]	; (800a140 <RCC_APB1PeriphClockCmd+0x38>)
 800a12c:	6c11      	ldr	r1, [r2, #64]	; 0x40
 800a12e:	687a      	ldr	r2, [r7, #4]
 800a130:	43d2      	mvns	r2, r2
 800a132:	400a      	ands	r2, r1
 800a134:	641a      	str	r2, [r3, #64]	; 0x40
  }
}
 800a136:	370c      	adds	r7, #12
 800a138:	46bd      	mov	sp, r7
 800a13a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a13e:	4770      	bx	lr
 800a140:	40023800 	.word	0x40023800

0800a144 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 800a144:	b480      	push	{r7}
 800a146:	b083      	sub	sp, #12
 800a148:	af00      	add	r7, sp, #0
 800a14a:	6078      	str	r0, [r7, #4]
 800a14c:	460b      	mov	r3, r1
 800a14e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800a150:	78fb      	ldrb	r3, [r7, #3]
 800a152:	2b00      	cmp	r3, #0
 800a154:	d006      	beq.n	800a164 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800a156:	4b09      	ldr	r3, [pc, #36]	; (800a17c <RCC_APB2PeriphClockCmd+0x38>)
 800a158:	4a08      	ldr	r2, [pc, #32]	; (800a17c <RCC_APB2PeriphClockCmd+0x38>)
 800a15a:	6c51      	ldr	r1, [r2, #68]	; 0x44
 800a15c:	687a      	ldr	r2, [r7, #4]
 800a15e:	430a      	orrs	r2, r1
 800a160:	645a      	str	r2, [r3, #68]	; 0x44
 800a162:	e006      	b.n	800a172 <RCC_APB2PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 800a164:	4b05      	ldr	r3, [pc, #20]	; (800a17c <RCC_APB2PeriphClockCmd+0x38>)
 800a166:	4a05      	ldr	r2, [pc, #20]	; (800a17c <RCC_APB2PeriphClockCmd+0x38>)
 800a168:	6c51      	ldr	r1, [r2, #68]	; 0x44
 800a16a:	687a      	ldr	r2, [r7, #4]
 800a16c:	43d2      	mvns	r2, r2
 800a16e:	400a      	ands	r2, r1
 800a170:	645a      	str	r2, [r3, #68]	; 0x44
  }
}
 800a172:	370c      	adds	r7, #12
 800a174:	46bd      	mov	sp, r7
 800a176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a17a:	4770      	bx	lr
 800a17c:	40023800 	.word	0x40023800

0800a180 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 800a180:	b480      	push	{r7}
 800a182:	b083      	sub	sp, #12
 800a184:	af00      	add	r7, sp, #0
 800a186:	6078      	str	r0, [r7, #4]
 800a188:	460b      	mov	r3, r1
 800a18a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800a18c:	78fb      	ldrb	r3, [r7, #3]
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d006      	beq.n	800a1a0 <RCC_APB1PeriphResetCmd+0x20>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 800a192:	4b09      	ldr	r3, [pc, #36]	; (800a1b8 <RCC_APB1PeriphResetCmd+0x38>)
 800a194:	4a08      	ldr	r2, [pc, #32]	; (800a1b8 <RCC_APB1PeriphResetCmd+0x38>)
 800a196:	6a11      	ldr	r1, [r2, #32]
 800a198:	687a      	ldr	r2, [r7, #4]
 800a19a:	430a      	orrs	r2, r1
 800a19c:	621a      	str	r2, [r3, #32]
 800a19e:	e006      	b.n	800a1ae <RCC_APB1PeriphResetCmd+0x2e>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 800a1a0:	4b05      	ldr	r3, [pc, #20]	; (800a1b8 <RCC_APB1PeriphResetCmd+0x38>)
 800a1a2:	4a05      	ldr	r2, [pc, #20]	; (800a1b8 <RCC_APB1PeriphResetCmd+0x38>)
 800a1a4:	6a11      	ldr	r1, [r2, #32]
 800a1a6:	687a      	ldr	r2, [r7, #4]
 800a1a8:	43d2      	mvns	r2, r2
 800a1aa:	400a      	ands	r2, r1
 800a1ac:	621a      	str	r2, [r3, #32]
  }
}
 800a1ae:	370c      	adds	r7, #12
 800a1b0:	46bd      	mov	sp, r7
 800a1b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1b6:	4770      	bx	lr
 800a1b8:	40023800 	.word	0x40023800

0800a1bc <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 800a1bc:	b480      	push	{r7}
 800a1be:	b083      	sub	sp, #12
 800a1c0:	af00      	add	r7, sp, #0
 800a1c2:	6078      	str	r0, [r7, #4]
 800a1c4:	460b      	mov	r3, r1
 800a1c6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800a1c8:	78fb      	ldrb	r3, [r7, #3]
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d006      	beq.n	800a1dc <RCC_APB2PeriphResetCmd+0x20>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 800a1ce:	4b09      	ldr	r3, [pc, #36]	; (800a1f4 <RCC_APB2PeriphResetCmd+0x38>)
 800a1d0:	4a08      	ldr	r2, [pc, #32]	; (800a1f4 <RCC_APB2PeriphResetCmd+0x38>)
 800a1d2:	6a51      	ldr	r1, [r2, #36]	; 0x24
 800a1d4:	687a      	ldr	r2, [r7, #4]
 800a1d6:	430a      	orrs	r2, r1
 800a1d8:	625a      	str	r2, [r3, #36]	; 0x24
 800a1da:	e006      	b.n	800a1ea <RCC_APB2PeriphResetCmd+0x2e>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 800a1dc:	4b05      	ldr	r3, [pc, #20]	; (800a1f4 <RCC_APB2PeriphResetCmd+0x38>)
 800a1de:	4a05      	ldr	r2, [pc, #20]	; (800a1f4 <RCC_APB2PeriphResetCmd+0x38>)
 800a1e0:	6a51      	ldr	r1, [r2, #36]	; 0x24
 800a1e2:	687a      	ldr	r2, [r7, #4]
 800a1e4:	43d2      	mvns	r2, r2
 800a1e6:	400a      	ands	r2, r1
 800a1e8:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 800a1ea:	370c      	adds	r7, #12
 800a1ec:	46bd      	mov	sp, r7
 800a1ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1f2:	4770      	bx	lr
 800a1f4:	40023800 	.word	0x40023800

0800a1f8 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 800a1f8:	b480      	push	{r7}
 800a1fa:	b087      	sub	sp, #28
 800a1fc:	af00      	add	r7, sp, #0
 800a1fe:	6078      	str	r0, [r7, #4]
 800a200:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 800a202:	2300      	movs	r3, #0
 800a204:	617b      	str	r3, [r7, #20]
 800a206:	2300      	movs	r3, #0
 800a208:	613b      	str	r3, [r7, #16]
 800a20a:	2300      	movs	r3, #0
 800a20c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800a20e:	2300      	movs	r3, #0
 800a210:	617b      	str	r3, [r7, #20]
 800a212:	e076      	b.n	800a302 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 800a214:	697b      	ldr	r3, [r7, #20]
 800a216:	2201      	movs	r2, #1
 800a218:	fa02 f303 	lsl.w	r3, r2, r3
 800a21c:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800a21e:	683b      	ldr	r3, [r7, #0]
 800a220:	681a      	ldr	r2, [r3, #0]
 800a222:	693b      	ldr	r3, [r7, #16]
 800a224:	4013      	ands	r3, r2
 800a226:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 800a228:	68fa      	ldr	r2, [r7, #12]
 800a22a:	693b      	ldr	r3, [r7, #16]
 800a22c:	429a      	cmp	r2, r3
 800a22e:	d165      	bne.n	800a2fc <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	681a      	ldr	r2, [r3, #0]
 800a234:	697b      	ldr	r3, [r7, #20]
 800a236:	005b      	lsls	r3, r3, #1
 800a238:	2103      	movs	r1, #3
 800a23a:	fa01 f303 	lsl.w	r3, r1, r3
 800a23e:	43db      	mvns	r3, r3
 800a240:	401a      	ands	r2, r3
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	681a      	ldr	r2, [r3, #0]
 800a24a:	683b      	ldr	r3, [r7, #0]
 800a24c:	791b      	ldrb	r3, [r3, #4]
 800a24e:	4619      	mov	r1, r3
 800a250:	697b      	ldr	r3, [r7, #20]
 800a252:	005b      	lsls	r3, r3, #1
 800a254:	fa01 f303 	lsl.w	r3, r1, r3
 800a258:	431a      	orrs	r2, r3
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800a25e:	683b      	ldr	r3, [r7, #0]
 800a260:	791b      	ldrb	r3, [r3, #4]
 800a262:	2b01      	cmp	r3, #1
 800a264:	d003      	beq.n	800a26e <GPIO_Init+0x76>
 800a266:	683b      	ldr	r3, [r7, #0]
 800a268:	791b      	ldrb	r3, [r3, #4]
 800a26a:	2b02      	cmp	r3, #2
 800a26c:	d12e      	bne.n	800a2cc <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	689a      	ldr	r2, [r3, #8]
 800a272:	697b      	ldr	r3, [r7, #20]
 800a274:	005b      	lsls	r3, r3, #1
 800a276:	2103      	movs	r1, #3
 800a278:	fa01 f303 	lsl.w	r3, r1, r3
 800a27c:	43db      	mvns	r3, r3
 800a27e:	401a      	ands	r2, r3
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	689a      	ldr	r2, [r3, #8]
 800a288:	683b      	ldr	r3, [r7, #0]
 800a28a:	795b      	ldrb	r3, [r3, #5]
 800a28c:	4619      	mov	r1, r3
 800a28e:	697b      	ldr	r3, [r7, #20]
 800a290:	005b      	lsls	r3, r3, #1
 800a292:	fa01 f303 	lsl.w	r3, r1, r3
 800a296:	431a      	orrs	r2, r3
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	685a      	ldr	r2, [r3, #4]
 800a2a0:	697b      	ldr	r3, [r7, #20]
 800a2a2:	b29b      	uxth	r3, r3
 800a2a4:	2101      	movs	r1, #1
 800a2a6:	fa01 f303 	lsl.w	r3, r1, r3
 800a2aa:	43db      	mvns	r3, r3
 800a2ac:	401a      	ands	r2, r3
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	685a      	ldr	r2, [r3, #4]
 800a2b6:	683b      	ldr	r3, [r7, #0]
 800a2b8:	799b      	ldrb	r3, [r3, #6]
 800a2ba:	4619      	mov	r1, r3
 800a2bc:	697b      	ldr	r3, [r7, #20]
 800a2be:	b29b      	uxth	r3, r3
 800a2c0:	fa01 f303 	lsl.w	r3, r1, r3
 800a2c4:	b29b      	uxth	r3, r3
 800a2c6:	431a      	orrs	r2, r3
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	68da      	ldr	r2, [r3, #12]
 800a2d0:	697b      	ldr	r3, [r7, #20]
 800a2d2:	b29b      	uxth	r3, r3
 800a2d4:	005b      	lsls	r3, r3, #1
 800a2d6:	2103      	movs	r1, #3
 800a2d8:	fa01 f303 	lsl.w	r3, r1, r3
 800a2dc:	43db      	mvns	r3, r3
 800a2de:	401a      	ands	r2, r3
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	68da      	ldr	r2, [r3, #12]
 800a2e8:	683b      	ldr	r3, [r7, #0]
 800a2ea:	79db      	ldrb	r3, [r3, #7]
 800a2ec:	4619      	mov	r1, r3
 800a2ee:	697b      	ldr	r3, [r7, #20]
 800a2f0:	005b      	lsls	r3, r3, #1
 800a2f2:	fa01 f303 	lsl.w	r3, r1, r3
 800a2f6:	431a      	orrs	r2, r3
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800a2fc:	697b      	ldr	r3, [r7, #20]
 800a2fe:	3301      	adds	r3, #1
 800a300:	617b      	str	r3, [r7, #20]
 800a302:	697b      	ldr	r3, [r7, #20]
 800a304:	2b0f      	cmp	r3, #15
 800a306:	d985      	bls.n	800a214 <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 800a308:	371c      	adds	r7, #28
 800a30a:	46bd      	mov	sp, r7
 800a30c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a310:	4770      	bx	lr
 800a312:	bf00      	nop

0800a314 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800a314:	b480      	push	{r7}
 800a316:	b083      	sub	sp, #12
 800a318:	af00      	add	r7, sp, #0
 800a31a:	6078      	str	r0, [r7, #4]
 800a31c:	460b      	mov	r3, r1
 800a31e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	887a      	ldrh	r2, [r7, #2]
 800a324:	831a      	strh	r2, [r3, #24]
}
 800a326:	370c      	adds	r7, #12
 800a328:	46bd      	mov	sp, r7
 800a32a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a32e:	4770      	bx	lr

0800a330 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800a330:	b480      	push	{r7}
 800a332:	b083      	sub	sp, #12
 800a334:	af00      	add	r7, sp, #0
 800a336:	6078      	str	r0, [r7, #4]
 800a338:	460b      	mov	r3, r1
 800a33a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	887a      	ldrh	r2, [r7, #2]
 800a340:	835a      	strh	r2, [r3, #26]
}
 800a342:	370c      	adds	r7, #12
 800a344:	46bd      	mov	sp, r7
 800a346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a34a:	4770      	bx	lr

0800a34c <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 800a34c:	b480      	push	{r7}
 800a34e:	b085      	sub	sp, #20
 800a350:	af00      	add	r7, sp, #0
 800a352:	6078      	str	r0, [r7, #4]
 800a354:	4613      	mov	r3, r2
 800a356:	460a      	mov	r2, r1
 800a358:	807a      	strh	r2, [r7, #2]
 800a35a:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 800a35c:	2300      	movs	r3, #0
 800a35e:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 800a360:	2300      	movs	r3, #0
 800a362:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 800a364:	787a      	ldrb	r2, [r7, #1]
 800a366:	887b      	ldrh	r3, [r7, #2]
 800a368:	f003 0307 	and.w	r3, r3, #7
 800a36c:	009b      	lsls	r3, r3, #2
 800a36e:	fa02 f303 	lsl.w	r3, r2, r3
 800a372:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 800a374:	887b      	ldrh	r3, [r7, #2]
 800a376:	08db      	lsrs	r3, r3, #3
 800a378:	b29b      	uxth	r3, r3
 800a37a:	461a      	mov	r2, r3
 800a37c:	887b      	ldrh	r3, [r7, #2]
 800a37e:	08db      	lsrs	r3, r3, #3
 800a380:	b29b      	uxth	r3, r3
 800a382:	4619      	mov	r1, r3
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	3108      	adds	r1, #8
 800a388:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 800a38c:	887b      	ldrh	r3, [r7, #2]
 800a38e:	f003 0307 	and.w	r3, r3, #7
 800a392:	009b      	lsls	r3, r3, #2
 800a394:	200f      	movs	r0, #15
 800a396:	fa00 f303 	lsl.w	r3, r0, r3
 800a39a:	43db      	mvns	r3, r3
 800a39c:	4019      	ands	r1, r3
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	3208      	adds	r2, #8
 800a3a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 800a3a6:	887b      	ldrh	r3, [r7, #2]
 800a3a8:	08db      	lsrs	r3, r3, #3
 800a3aa:	b29b      	uxth	r3, r3
 800a3ac:	461a      	mov	r2, r3
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	3208      	adds	r2, #8
 800a3b2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	4313      	orrs	r3, r2
 800a3ba:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 800a3bc:	887b      	ldrh	r3, [r7, #2]
 800a3be:	08db      	lsrs	r3, r3, #3
 800a3c0:	b29b      	uxth	r3, r3
 800a3c2:	461a      	mov	r2, r3
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	3208      	adds	r2, #8
 800a3c8:	68b9      	ldr	r1, [r7, #8]
 800a3ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800a3ce:	3714      	adds	r7, #20
 800a3d0:	46bd      	mov	sp, r7
 800a3d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d6:	4770      	bx	lr

0800a3d8 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 800a3d8:	b480      	push	{r7}
 800a3da:	b085      	sub	sp, #20
 800a3dc:	af00      	add	r7, sp, #0
 800a3de:	6078      	str	r0, [r7, #4]
 800a3e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800a3e2:	2300      	movs	r3, #0
 800a3e4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800a3ec:	68fa      	ldr	r2, [r7, #12]
 800a3ee:	4b24      	ldr	r3, [pc, #144]	; (800a480 <DMA_Init+0xa8>)
 800a3f0:	4013      	ands	r3, r2
 800a3f2:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800a3f4:	683b      	ldr	r3, [r7, #0]
 800a3f6:	681a      	ldr	r2, [r3, #0]
 800a3f8:	683b      	ldr	r3, [r7, #0]
 800a3fa:	68db      	ldr	r3, [r3, #12]
 800a3fc:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800a3fe:	683b      	ldr	r3, [r7, #0]
 800a400:	695b      	ldr	r3, [r3, #20]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800a402:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800a404:	683b      	ldr	r3, [r7, #0]
 800a406:	699b      	ldr	r3, [r3, #24]
 800a408:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800a40a:	683b      	ldr	r3, [r7, #0]
 800a40c:	69db      	ldr	r3, [r3, #28]
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800a40e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800a410:	683b      	ldr	r3, [r7, #0]
 800a412:	6a1b      	ldr	r3, [r3, #32]
 800a414:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800a416:	683b      	ldr	r3, [r7, #0]
 800a418:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800a41a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800a41c:	683b      	ldr	r3, [r7, #0]
 800a41e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a420:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 800a422:	683b      	ldr	r3, [r7, #0]
 800a424:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800a426:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 800a428:	683b      	ldr	r3, [r7, #0]
 800a42a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a42c:	4313      	orrs	r3, r2
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800a42e:	68fa      	ldr	r2, [r7, #12]
 800a430:	4313      	orrs	r3, r2
 800a432:	60fb      	str	r3, [r7, #12]
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	68fa      	ldr	r2, [r7, #12]
 800a438:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	695b      	ldr	r3, [r3, #20]
 800a43e:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	f023 0307 	bic.w	r3, r3, #7
 800a446:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 800a448:	683b      	ldr	r3, [r7, #0]
 800a44a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a44c:	683b      	ldr	r3, [r7, #0]
 800a44e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a450:	4313      	orrs	r3, r2
 800a452:	68fa      	ldr	r2, [r7, #12]
 800a454:	4313      	orrs	r3, r2
 800a456:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	68fa      	ldr	r2, [r7, #12]
 800a45c:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 800a45e:	683b      	ldr	r3, [r7, #0]
 800a460:	691a      	ldr	r2, [r3, #16]
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 800a466:	683b      	ldr	r3, [r7, #0]
 800a468:	685a      	ldr	r2, [r3, #4]
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 800a46e:	683b      	ldr	r3, [r7, #0]
 800a470:	689a      	ldr	r2, [r3, #8]
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	60da      	str	r2, [r3, #12]
}
 800a476:	3714      	adds	r7, #20
 800a478:	46bd      	mov	sp, r7
 800a47a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a47e:	4770      	bx	lr
 800a480:	f01c803f 	.word	0xf01c803f

0800a484 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 800a484:	b480      	push	{r7}
 800a486:	b083      	sub	sp, #12
 800a488:	af00      	add	r7, sp, #0
 800a48a:	6078      	str	r0, [r7, #4]
 800a48c:	460b      	mov	r3, r1
 800a48e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800a490:	78fb      	ldrb	r3, [r7, #3]
 800a492:	2b00      	cmp	r3, #0
 800a494:	d006      	beq.n	800a4a4 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	f043 0201 	orr.w	r2, r3, #1
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	601a      	str	r2, [r3, #0]
 800a4a2:	e005      	b.n	800a4b0 <DMA_Cmd+0x2c>
  }
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	f023 0201 	bic.w	r2, r3, #1
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	601a      	str	r2, [r3, #0]
  }
}
 800a4b0:	370c      	adds	r7, #12
 800a4b2:	46bd      	mov	sp, r7
 800a4b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b8:	4770      	bx	lr
 800a4ba:	bf00      	nop

0800a4bc <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 800a4bc:	b480      	push	{r7}
 800a4be:	b085      	sub	sp, #20
 800a4c0:	af00      	add	r7, sp, #0
 800a4c2:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 800a4c4:	2300      	movs	r3, #0
 800a4c6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	f003 0301 	and.w	r3, r3, #1
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d002      	beq.n	800a4da <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 800a4d4:	2301      	movs	r3, #1
 800a4d6:	73fb      	strb	r3, [r7, #15]
 800a4d8:	e001      	b.n	800a4de <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 800a4da:	2300      	movs	r3, #0
 800a4dc:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 800a4de:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4e0:	4618      	mov	r0, r3
 800a4e2:	3714      	adds	r7, #20
 800a4e4:	46bd      	mov	sp, r7
 800a4e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ea:	4770      	bx	lr

0800a4ec <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 800a4ec:	b480      	push	{r7}
 800a4ee:	b087      	sub	sp, #28
 800a4f0:	af00      	add	r7, sp, #0
 800a4f2:	6078      	str	r0, [r7, #4]
 800a4f4:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 800a4f6:	2300      	movs	r3, #0
 800a4f8:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 800a4fa:	2300      	movs	r3, #0
 800a4fc:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 800a4fe:	687a      	ldr	r2, [r7, #4]
 800a500:	4b15      	ldr	r3, [pc, #84]	; (800a558 <DMA_GetFlagStatus+0x6c>)
 800a502:	429a      	cmp	r2, r3
 800a504:	d802      	bhi.n	800a50c <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800a506:	4b15      	ldr	r3, [pc, #84]	; (800a55c <DMA_GetFlagStatus+0x70>)
 800a508:	613b      	str	r3, [r7, #16]
 800a50a:	e001      	b.n	800a510 <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 800a50c:	4b14      	ldr	r3, [pc, #80]	; (800a560 <DMA_GetFlagStatus+0x74>)
 800a50e:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 800a510:	683b      	ldr	r3, [r7, #0]
 800a512:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a516:	2b00      	cmp	r3, #0
 800a518:	d003      	beq.n	800a522 <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 800a51a:	693b      	ldr	r3, [r7, #16]
 800a51c:	685b      	ldr	r3, [r3, #4]
 800a51e:	60fb      	str	r3, [r7, #12]
 800a520:	e002      	b.n	800a528 <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 800a522:	693b      	ldr	r3, [r7, #16]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 800a52e:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800a532:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 800a534:	68fa      	ldr	r2, [r7, #12]
 800a536:	683b      	ldr	r3, [r7, #0]
 800a538:	4013      	ands	r3, r2
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d002      	beq.n	800a544 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 800a53e:	2301      	movs	r3, #1
 800a540:	75fb      	strb	r3, [r7, #23]
 800a542:	e001      	b.n	800a548 <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 800a544:	2300      	movs	r3, #0
 800a546:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 800a548:	7dfb      	ldrb	r3, [r7, #23]
}
 800a54a:	4618      	mov	r0, r3
 800a54c:	371c      	adds	r7, #28
 800a54e:	46bd      	mov	sp, r7
 800a550:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a554:	4770      	bx	lr
 800a556:	bf00      	nop
 800a558:	4002640f 	.word	0x4002640f
 800a55c:	40026000 	.word	0x40026000
 800a560:	40026400 	.word	0x40026400

0800a564 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 800a564:	b480      	push	{r7}
 800a566:	b085      	sub	sp, #20
 800a568:	af00      	add	r7, sp, #0
 800a56a:	6078      	str	r0, [r7, #4]
 800a56c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 800a56e:	687a      	ldr	r2, [r7, #4]
 800a570:	4b10      	ldr	r3, [pc, #64]	; (800a5b4 <DMA_ClearFlag+0x50>)
 800a572:	429a      	cmp	r2, r3
 800a574:	d802      	bhi.n	800a57c <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800a576:	4b10      	ldr	r3, [pc, #64]	; (800a5b8 <DMA_ClearFlag+0x54>)
 800a578:	60fb      	str	r3, [r7, #12]
 800a57a:	e001      	b.n	800a580 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 800a57c:	4b0f      	ldr	r3, [pc, #60]	; (800a5bc <DMA_ClearFlag+0x58>)
 800a57e:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 800a580:	683b      	ldr	r3, [r7, #0]
 800a582:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a586:	2b00      	cmp	r3, #0
 800a588:	d007      	beq.n	800a59a <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 800a58a:	683b      	ldr	r3, [r7, #0]
 800a58c:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 800a590:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800a594:	68fa      	ldr	r2, [r7, #12]
 800a596:	60d3      	str	r3, [r2, #12]
 800a598:	e006      	b.n	800a5a8 <DMA_ClearFlag+0x44>
  }
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 800a59a:	683b      	ldr	r3, [r7, #0]
 800a59c:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 800a5a0:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800a5a4:	68fa      	ldr	r2, [r7, #12]
 800a5a6:	6093      	str	r3, [r2, #8]
  }    
}
 800a5a8:	3714      	adds	r7, #20
 800a5aa:	46bd      	mov	sp, r7
 800a5ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5b0:	4770      	bx	lr
 800a5b2:	bf00      	nop
 800a5b4:	4002640f 	.word	0x4002640f
 800a5b8:	40026000 	.word	0x40026000
 800a5bc:	40026400 	.word	0x40026400

0800a5c0 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 800a5c0:	b480      	push	{r7}
 800a5c2:	b085      	sub	sp, #20
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	6078      	str	r0, [r7, #4]
 800a5c8:	460b      	mov	r3, r1
 800a5ca:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 800a5cc:	2300      	movs	r3, #0
 800a5ce:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 800a5d0:	4b07      	ldr	r3, [pc, #28]	; (800a5f0 <DAC_SetChannel1Data+0x30>)
 800a5d2:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 800a5d4:	68fa      	ldr	r2, [r7, #12]
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	4413      	add	r3, r2
 800a5da:	3308      	adds	r3, #8
 800a5dc:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	887a      	ldrh	r2, [r7, #2]
 800a5e2:	601a      	str	r2, [r3, #0]
}
 800a5e4:	3714      	adds	r7, #20
 800a5e6:	46bd      	mov	sp, r7
 800a5e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ec:	4770      	bx	lr
 800a5ee:	bf00      	nop
 800a5f0:	40007400 	.word	0x40007400

0800a5f4 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 800a5f4:	b480      	push	{r7}
 800a5f6:	b085      	sub	sp, #20
 800a5f8:	af00      	add	r7, sp, #0
 800a5fa:	6078      	str	r0, [r7, #4]
 800a5fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 800a5fe:	2300      	movs	r3, #0
 800a600:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 800a602:	2300      	movs	r3, #0
 800a604:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	685b      	ldr	r3, [r3, #4]
 800a60a:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 800a612:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a616:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 800a618:	683b      	ldr	r3, [r7, #0]
 800a61a:	791b      	ldrb	r3, [r3, #4]
 800a61c:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 800a61e:	683b      	ldr	r3, [r7, #0]
 800a620:	681b      	ldr	r3, [r3, #0]
  tmpreg1 &= CR1_CLEAR_MASK;
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 800a622:	4313      	orrs	r3, r2
 800a624:	68fa      	ldr	r2, [r7, #12]
 800a626:	4313      	orrs	r3, r2
 800a628:	60fb      	str	r3, [r7, #12]
                                   ADC_InitStruct->ADC_Resolution);
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	68fa      	ldr	r2, [r7, #12]
 800a62e:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	689b      	ldr	r3, [r3, #8]
 800a634:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 800a636:	68fa      	ldr	r2, [r7, #12]
 800a638:	4b17      	ldr	r3, [pc, #92]	; (800a698 <ADC_Init+0xa4>)
 800a63a:	4013      	ands	r3, r2
 800a63c:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 800a63e:	683b      	ldr	r3, [r7, #0]
 800a640:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 800a642:	683b      	ldr	r3, [r7, #0]
 800a644:	68db      	ldr	r3, [r3, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 800a646:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConv | 
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 800a648:	683b      	ldr	r3, [r7, #0]
 800a64a:	689b      	ldr	r3, [r3, #8]
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 800a64c:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 800a64e:	683b      	ldr	r3, [r7, #0]
 800a650:	795b      	ldrb	r3, [r3, #5]
 800a652:	005b      	lsls	r3, r3, #1
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 800a654:	4313      	orrs	r3, r2
 800a656:	68fa      	ldr	r2, [r7, #12]
 800a658:	4313      	orrs	r3, r2
 800a65a:	60fb      	str	r3, [r7, #12]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	68fa      	ldr	r2, [r7, #12]
 800a660:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a666:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800a66e:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 800a670:	683b      	ldr	r3, [r7, #0]
 800a672:	7d1b      	ldrb	r3, [r3, #20]
 800a674:	3b01      	subs	r3, #1
 800a676:	b2da      	uxtb	r2, r3
 800a678:	7afb      	ldrb	r3, [r7, #11]
 800a67a:	4313      	orrs	r3, r2
 800a67c:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 800a67e:	7afb      	ldrb	r3, [r7, #11]
 800a680:	051b      	lsls	r3, r3, #20
 800a682:	68fa      	ldr	r2, [r7, #12]
 800a684:	4313      	orrs	r3, r2
 800a686:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	68fa      	ldr	r2, [r7, #12]
 800a68c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800a68e:	3714      	adds	r7, #20
 800a690:	46bd      	mov	sp, r7
 800a692:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a696:	4770      	bx	lr
 800a698:	c0fff7fd 	.word	0xc0fff7fd

0800a69c <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 800a69c:	b480      	push	{r7}
 800a69e:	b085      	sub	sp, #20
 800a6a0:	af00      	add	r7, sp, #0
 800a6a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0;
 800a6a4:	2300      	movs	r3, #0
 800a6a6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 800a6a8:	4b0e      	ldr	r3, [pc, #56]	; (800a6e4 <ADC_CommonInit+0x48>)
 800a6aa:	685b      	ldr	r3, [r3, #4]
 800a6ac:	60fb      	str	r3, [r7, #12]
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 800a6ae:	68fa      	ldr	r2, [r7, #12]
 800a6b0:	4b0d      	ldr	r3, [pc, #52]	; (800a6e8 <ADC_CommonInit+0x4c>)
 800a6b2:	4013      	ands	r3, r2
 800a6b4:	60fb      	str	r3, [r7, #12]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	681a      	ldr	r2, [r3, #0]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	685b      	ldr	r3, [r3, #4]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 800a6be:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	689b      	ldr	r3, [r3, #8]
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
                        ADC_CommonInitStruct->ADC_Prescaler | 
 800a6c4:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	68db      	ldr	r3, [r3, #12]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 800a6ca:	4313      	orrs	r3, r2
 800a6cc:	68fa      	ldr	r2, [r7, #12]
 800a6ce:	4313      	orrs	r3, r2
 800a6d0:	60fb      	str	r3, [r7, #12]
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 800a6d2:	4b04      	ldr	r3, [pc, #16]	; (800a6e4 <ADC_CommonInit+0x48>)
 800a6d4:	68fa      	ldr	r2, [r7, #12]
 800a6d6:	605a      	str	r2, [r3, #4]
}
 800a6d8:	3714      	adds	r7, #20
 800a6da:	46bd      	mov	sp, r7
 800a6dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e0:	4770      	bx	lr
 800a6e2:	bf00      	nop
 800a6e4:	40012300 	.word	0x40012300
 800a6e8:	fffc30e0 	.word	0xfffc30e0

0800a6ec <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 800a6ec:	b480      	push	{r7}
 800a6ee:	b083      	sub	sp, #12
 800a6f0:	af00      	add	r7, sp, #0
 800a6f2:	6078      	str	r0, [r7, #4]
 800a6f4:	460b      	mov	r3, r1
 800a6f6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800a6f8:	78fb      	ldrb	r3, [r7, #3]
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d006      	beq.n	800a70c <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	689b      	ldr	r3, [r3, #8]
 800a702:	f043 0201 	orr.w	r2, r3, #1
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	609a      	str	r2, [r3, #8]
 800a70a:	e005      	b.n	800a718 <ADC_Cmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	689b      	ldr	r3, [r3, #8]
 800a710:	f023 0201 	bic.w	r2, r3, #1
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	609a      	str	r2, [r3, #8]
  }
}
 800a718:	370c      	adds	r7, #12
 800a71a:	46bd      	mov	sp, r7
 800a71c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a720:	4770      	bx	lr
 800a722:	bf00      	nop

0800a724 <ADC_RegularChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 800a724:	b480      	push	{r7}
 800a726:	b085      	sub	sp, #20
 800a728:	af00      	add	r7, sp, #0
 800a72a:	6078      	str	r0, [r7, #4]
 800a72c:	70f9      	strb	r1, [r7, #3]
 800a72e:	70ba      	strb	r2, [r7, #2]
 800a730:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 800a732:	2300      	movs	r3, #0
 800a734:	60fb      	str	r3, [r7, #12]
 800a736:	2300      	movs	r3, #0
 800a738:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 800a73a:	78fb      	ldrb	r3, [r7, #3]
 800a73c:	2b09      	cmp	r3, #9
 800a73e:	d923      	bls.n	800a788 <ADC_RegularChannelConfig+0x64>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	68db      	ldr	r3, [r3, #12]
 800a744:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 800a746:	78fb      	ldrb	r3, [r7, #3]
 800a748:	f1a3 020a 	sub.w	r2, r3, #10
 800a74c:	4613      	mov	r3, r2
 800a74e:	005b      	lsls	r3, r3, #1
 800a750:	4413      	add	r3, r2
 800a752:	2207      	movs	r2, #7
 800a754:	fa02 f303 	lsl.w	r3, r2, r3
 800a758:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 800a75a:	68bb      	ldr	r3, [r7, #8]
 800a75c:	43db      	mvns	r3, r3
 800a75e:	68fa      	ldr	r2, [r7, #12]
 800a760:	4013      	ands	r3, r2
 800a762:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 800a764:	7879      	ldrb	r1, [r7, #1]
 800a766:	78fb      	ldrb	r3, [r7, #3]
 800a768:	f1a3 020a 	sub.w	r2, r3, #10
 800a76c:	4613      	mov	r3, r2
 800a76e:	005b      	lsls	r3, r3, #1
 800a770:	4413      	add	r3, r2
 800a772:	fa01 f303 	lsl.w	r3, r1, r3
 800a776:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 800a778:	68fa      	ldr	r2, [r7, #12]
 800a77a:	68bb      	ldr	r3, [r7, #8]
 800a77c:	4313      	orrs	r3, r2
 800a77e:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	68fa      	ldr	r2, [r7, #12]
 800a784:	60da      	str	r2, [r3, #12]
 800a786:	e01e      	b.n	800a7c6 <ADC_RegularChannelConfig+0xa2>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	691b      	ldr	r3, [r3, #16]
 800a78c:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 800a78e:	78fa      	ldrb	r2, [r7, #3]
 800a790:	4613      	mov	r3, r2
 800a792:	005b      	lsls	r3, r3, #1
 800a794:	4413      	add	r3, r2
 800a796:	2207      	movs	r2, #7
 800a798:	fa02 f303 	lsl.w	r3, r2, r3
 800a79c:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 800a79e:	68bb      	ldr	r3, [r7, #8]
 800a7a0:	43db      	mvns	r3, r3
 800a7a2:	68fa      	ldr	r2, [r7, #12]
 800a7a4:	4013      	ands	r3, r2
 800a7a6:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 800a7a8:	7879      	ldrb	r1, [r7, #1]
 800a7aa:	78fa      	ldrb	r2, [r7, #3]
 800a7ac:	4613      	mov	r3, r2
 800a7ae:	005b      	lsls	r3, r3, #1
 800a7b0:	4413      	add	r3, r2
 800a7b2:	fa01 f303 	lsl.w	r3, r1, r3
 800a7b6:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 800a7b8:	68fa      	ldr	r2, [r7, #12]
 800a7ba:	68bb      	ldr	r3, [r7, #8]
 800a7bc:	4313      	orrs	r3, r2
 800a7be:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	68fa      	ldr	r2, [r7, #12]
 800a7c4:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 800a7c6:	78bb      	ldrb	r3, [r7, #2]
 800a7c8:	2b06      	cmp	r3, #6
 800a7ca:	d821      	bhi.n	800a810 <ADC_RegularChannelConfig+0xec>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a7d0:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 800a7d2:	78bb      	ldrb	r3, [r7, #2]
 800a7d4:	1e5a      	subs	r2, r3, #1
 800a7d6:	4613      	mov	r3, r2
 800a7d8:	009b      	lsls	r3, r3, #2
 800a7da:	4413      	add	r3, r2
 800a7dc:	221f      	movs	r2, #31
 800a7de:	fa02 f303 	lsl.w	r3, r2, r3
 800a7e2:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 800a7e4:	68bb      	ldr	r3, [r7, #8]
 800a7e6:	43db      	mvns	r3, r3
 800a7e8:	68fa      	ldr	r2, [r7, #12]
 800a7ea:	4013      	ands	r3, r2
 800a7ec:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 800a7ee:	78f9      	ldrb	r1, [r7, #3]
 800a7f0:	78bb      	ldrb	r3, [r7, #2]
 800a7f2:	1e5a      	subs	r2, r3, #1
 800a7f4:	4613      	mov	r3, r2
 800a7f6:	009b      	lsls	r3, r3, #2
 800a7f8:	4413      	add	r3, r2
 800a7fa:	fa01 f303 	lsl.w	r3, r1, r3
 800a7fe:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 800a800:	68fa      	ldr	r2, [r7, #12]
 800a802:	68bb      	ldr	r3, [r7, #8]
 800a804:	4313      	orrs	r3, r2
 800a806:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	68fa      	ldr	r2, [r7, #12]
 800a80c:	635a      	str	r2, [r3, #52]	; 0x34
 800a80e:	e047      	b.n	800a8a0 <ADC_RegularChannelConfig+0x17c>
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 800a810:	78bb      	ldrb	r3, [r7, #2]
 800a812:	2b0c      	cmp	r3, #12
 800a814:	d821      	bhi.n	800a85a <ADC_RegularChannelConfig+0x136>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a81a:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 800a81c:	78bb      	ldrb	r3, [r7, #2]
 800a81e:	1fda      	subs	r2, r3, #7
 800a820:	4613      	mov	r3, r2
 800a822:	009b      	lsls	r3, r3, #2
 800a824:	4413      	add	r3, r2
 800a826:	221f      	movs	r2, #31
 800a828:	fa02 f303 	lsl.w	r3, r2, r3
 800a82c:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 800a82e:	68bb      	ldr	r3, [r7, #8]
 800a830:	43db      	mvns	r3, r3
 800a832:	68fa      	ldr	r2, [r7, #12]
 800a834:	4013      	ands	r3, r2
 800a836:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 800a838:	78f9      	ldrb	r1, [r7, #3]
 800a83a:	78bb      	ldrb	r3, [r7, #2]
 800a83c:	1fda      	subs	r2, r3, #7
 800a83e:	4613      	mov	r3, r2
 800a840:	009b      	lsls	r3, r3, #2
 800a842:	4413      	add	r3, r2
 800a844:	fa01 f303 	lsl.w	r3, r1, r3
 800a848:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 800a84a:	68fa      	ldr	r2, [r7, #12]
 800a84c:	68bb      	ldr	r3, [r7, #8]
 800a84e:	4313      	orrs	r3, r2
 800a850:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	68fa      	ldr	r2, [r7, #12]
 800a856:	631a      	str	r2, [r3, #48]	; 0x30
 800a858:	e022      	b.n	800a8a0 <ADC_RegularChannelConfig+0x17c>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a85e:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 800a860:	78bb      	ldrb	r3, [r7, #2]
 800a862:	f1a3 020d 	sub.w	r2, r3, #13
 800a866:	4613      	mov	r3, r2
 800a868:	009b      	lsls	r3, r3, #2
 800a86a:	4413      	add	r3, r2
 800a86c:	221f      	movs	r2, #31
 800a86e:	fa02 f303 	lsl.w	r3, r2, r3
 800a872:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 800a874:	68bb      	ldr	r3, [r7, #8]
 800a876:	43db      	mvns	r3, r3
 800a878:	68fa      	ldr	r2, [r7, #12]
 800a87a:	4013      	ands	r3, r2
 800a87c:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 800a87e:	78f9      	ldrb	r1, [r7, #3]
 800a880:	78bb      	ldrb	r3, [r7, #2]
 800a882:	f1a3 020d 	sub.w	r2, r3, #13
 800a886:	4613      	mov	r3, r2
 800a888:	009b      	lsls	r3, r3, #2
 800a88a:	4413      	add	r3, r2
 800a88c:	fa01 f303 	lsl.w	r3, r1, r3
 800a890:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 800a892:	68fa      	ldr	r2, [r7, #12]
 800a894:	68bb      	ldr	r3, [r7, #8]
 800a896:	4313      	orrs	r3, r2
 800a898:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	68fa      	ldr	r2, [r7, #12]
 800a89e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 800a8a0:	3714      	adds	r7, #20
 800a8a2:	46bd      	mov	sp, r7
 800a8a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8a8:	4770      	bx	lr
 800a8aa:	bf00      	nop

0800a8ac <ADC_SoftwareStartConv>:
  * @brief  Enables the selected ADC software start conversion of the regular channels.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)
{
 800a8ac:	b480      	push	{r7}
 800a8ae:	b083      	sub	sp, #12
 800a8b0:	af00      	add	r7, sp, #0
 800a8b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	689b      	ldr	r3, [r3, #8]
 800a8b8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	609a      	str	r2, [r3, #8]
}
 800a8c0:	370c      	adds	r7, #12
 800a8c2:	46bd      	mov	sp, r7
 800a8c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c8:	4770      	bx	lr
 800a8ca:	bf00      	nop

0800a8cc <ADC_DMACmd>:
  * @param  NewState: new state of the selected ADC DMA transfer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 800a8cc:	b480      	push	{r7}
 800a8ce:	b083      	sub	sp, #12
 800a8d0:	af00      	add	r7, sp, #0
 800a8d2:	6078      	str	r0, [r7, #4]
 800a8d4:	460b      	mov	r3, r1
 800a8d6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800a8d8:	78fb      	ldrb	r3, [r7, #3]
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d006      	beq.n	800a8ec <ADC_DMACmd+0x20>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DMA;
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	689b      	ldr	r3, [r3, #8]
 800a8e2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	609a      	str	r2, [r3, #8]
 800a8ea:	e005      	b.n	800a8f8 <ADC_DMACmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DMA);
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	689b      	ldr	r3, [r3, #8]
 800a8f0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	609a      	str	r2, [r3, #8]
  }
}
 800a8f8:	370c      	adds	r7, #12
 800a8fa:	46bd      	mov	sp, r7
 800a8fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a900:	4770      	bx	lr
 800a902:	bf00      	nop

0800a904 <ADC_DMARequestAfterLastTransferCmd>:
  * @param  NewState: new state of the selected ADC DMA request after last transfer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMARequestAfterLastTransferCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 800a904:	b480      	push	{r7}
 800a906:	b083      	sub	sp, #12
 800a908:	af00      	add	r7, sp, #0
 800a90a:	6078      	str	r0, [r7, #4]
 800a90c:	460b      	mov	r3, r1
 800a90e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800a910:	78fb      	ldrb	r3, [r7, #3]
 800a912:	2b00      	cmp	r3, #0
 800a914:	d006      	beq.n	800a924 <ADC_DMARequestAfterLastTransferCmd+0x20>
  {
    /* Enable the selected ADC DMA request after last transfer */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DDS;
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	689b      	ldr	r3, [r3, #8]
 800a91a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	609a      	str	r2, [r3, #8]
 800a922:	e005      	b.n	800a930 <ADC_DMARequestAfterLastTransferCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC DMA request after last transfer */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DDS);
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	689b      	ldr	r3, [r3, #8]
 800a928:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	609a      	str	r2, [r3, #8]
  }
}
 800a930:	370c      	adds	r7, #12
 800a932:	46bd      	mov	sp, r7
 800a934:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a938:	4770      	bx	lr
 800a93a:	bf00      	nop

0800a93c <_Znwj>:
 800a93c:	b538      	push	{r3, r4, r5, lr}
 800a93e:	2800      	cmp	r0, #0
 800a940:	bf14      	ite	ne
 800a942:	4604      	movne	r4, r0
 800a944:	2401      	moveq	r4, #1
 800a946:	4620      	mov	r0, r4
 800a948:	f001 fa62 	bl	800be10 <malloc>
 800a94c:	b948      	cbnz	r0, 800a962 <_Znwj+0x26>
 800a94e:	4d0d      	ldr	r5, [pc, #52]	; (800a984 <_Znwj+0x48>)
 800a950:	682b      	ldr	r3, [r5, #0]
 800a952:	b13b      	cbz	r3, 800a964 <_Znwj+0x28>
 800a954:	4798      	blx	r3
 800a956:	4620      	mov	r0, r4
 800a958:	f001 fa5a 	bl	800be10 <malloc>
 800a95c:	2800      	cmp	r0, #0
 800a95e:	d0f7      	beq.n	800a950 <_Znwj+0x14>
 800a960:	bd38      	pop	{r3, r4, r5, pc}
 800a962:	bd38      	pop	{r3, r4, r5, pc}
 800a964:	2004      	movs	r0, #4
 800a966:	f000 f98f 	bl	800ac88 <__cxa_allocate_exception>
 800a96a:	4b07      	ldr	r3, [pc, #28]	; (800a988 <_Znwj+0x4c>)
 800a96c:	6003      	str	r3, [r0, #0]
 800a96e:	4907      	ldr	r1, [pc, #28]	; (800a98c <_Znwj+0x50>)
 800a970:	4a07      	ldr	r2, [pc, #28]	; (800a990 <_Znwj+0x54>)
 800a972:	f000 f9f1 	bl	800ad58 <__cxa_throw>
 800a976:	3101      	adds	r1, #1
 800a978:	d001      	beq.n	800a97e <_Znwj+0x42>
 800a97a:	f000 f80b 	bl	800a994 <__cxa_end_cleanup>
 800a97e:	f000 f919 	bl	800abb4 <__cxa_call_unexpected>
 800a982:	bf00      	nop
 800a984:	2000072c 	.word	0x2000072c
 800a988:	0800fcd8 	.word	0x0800fcd8
 800a98c:	0800fce8 	.word	0x0800fce8
 800a990:	0800ab29 	.word	0x0800ab29

0800a994 <__cxa_end_cleanup>:
 800a994:	b41e      	push	{r1, r2, r3, r4}
 800a996:	f000 f88b 	bl	800aab0 <__gnu_end_cleanup>
 800a99a:	bc1e      	pop	{r1, r2, r3, r4}
 800a99c:	f7fc fa8c 	bl	8006eb8 <_Unwind_Resume>

0800a9a0 <__cxa_type_match>:
 800a9a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a9a2:	7802      	ldrb	r2, [r0, #0]
 800a9a4:	2a47      	cmp	r2, #71	; 0x47
 800a9a6:	b083      	sub	sp, #12
 800a9a8:	460d      	mov	r5, r1
 800a9aa:	461e      	mov	r6, r3
 800a9ac:	d01a      	beq.n	800a9e4 <__cxa_type_match+0x44>
 800a9ae:	2300      	movs	r3, #0
 800a9b0:	4c24      	ldr	r4, [pc, #144]	; (800aa44 <__cxa_type_match+0xa4>)
 800a9b2:	9301      	str	r3, [sp, #4]
 800a9b4:	6822      	ldr	r2, [r4, #0]
 800a9b6:	4620      	mov	r0, r4
 800a9b8:	6893      	ldr	r3, [r2, #8]
 800a9ba:	4798      	blx	r3
 800a9bc:	b180      	cbz	r0, 800a9e0 <__cxa_type_match+0x40>
 800a9be:	9b01      	ldr	r3, [sp, #4]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	9301      	str	r3, [sp, #4]
 800a9c4:	2702      	movs	r7, #2
 800a9c6:	682a      	ldr	r2, [r5, #0]
 800a9c8:	4621      	mov	r1, r4
 800a9ca:	4628      	mov	r0, r5
 800a9cc:	6914      	ldr	r4, [r2, #16]
 800a9ce:	2301      	movs	r3, #1
 800a9d0:	aa01      	add	r2, sp, #4
 800a9d2:	47a0      	blx	r4
 800a9d4:	b110      	cbz	r0, 800a9dc <__cxa_type_match+0x3c>
 800a9d6:	9b01      	ldr	r3, [sp, #4]
 800a9d8:	6033      	str	r3, [r6, #0]
 800a9da:	4638      	mov	r0, r7
 800a9dc:	b003      	add	sp, #12
 800a9de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a9e0:	2701      	movs	r7, #1
 800a9e2:	e7f0      	b.n	800a9c6 <__cxa_type_match+0x26>
 800a9e4:	7843      	ldrb	r3, [r0, #1]
 800a9e6:	2b4e      	cmp	r3, #78	; 0x4e
 800a9e8:	d1e1      	bne.n	800a9ae <__cxa_type_match+0xe>
 800a9ea:	7883      	ldrb	r3, [r0, #2]
 800a9ec:	2b55      	cmp	r3, #85	; 0x55
 800a9ee:	d1de      	bne.n	800a9ae <__cxa_type_match+0xe>
 800a9f0:	78c3      	ldrb	r3, [r0, #3]
 800a9f2:	2b43      	cmp	r3, #67	; 0x43
 800a9f4:	d1db      	bne.n	800a9ae <__cxa_type_match+0xe>
 800a9f6:	7903      	ldrb	r3, [r0, #4]
 800a9f8:	2b46      	cmp	r3, #70	; 0x46
 800a9fa:	d016      	beq.n	800aa2a <__cxa_type_match+0x8a>
 800a9fc:	7903      	ldrb	r3, [r0, #4]
 800a9fe:	2b43      	cmp	r3, #67	; 0x43
 800aa00:	d1d5      	bne.n	800a9ae <__cxa_type_match+0xe>
 800aa02:	7943      	ldrb	r3, [r0, #5]
 800aa04:	2b2b      	cmp	r3, #43	; 0x2b
 800aa06:	d1d2      	bne.n	800a9ae <__cxa_type_match+0xe>
 800aa08:	7983      	ldrb	r3, [r0, #6]
 800aa0a:	2b2b      	cmp	r3, #43	; 0x2b
 800aa0c:	d1cf      	bne.n	800a9ae <__cxa_type_match+0xe>
 800aa0e:	79c3      	ldrb	r3, [r0, #7]
 800aa10:	2b01      	cmp	r3, #1
 800aa12:	d8cc      	bhi.n	800a9ae <__cxa_type_match+0xe>
 800aa14:	d004      	beq.n	800aa20 <__cxa_type_match+0x80>
 800aa16:	f850 4c20 	ldr.w	r4, [r0, #-32]
 800aa1a:	3058      	adds	r0, #88	; 0x58
 800aa1c:	9001      	str	r0, [sp, #4]
 800aa1e:	e7c9      	b.n	800a9b4 <__cxa_type_match+0x14>
 800aa20:	f850 0c20 	ldr.w	r0, [r0, #-32]
 800aa24:	f850 4c78 	ldr.w	r4, [r0, #-120]
 800aa28:	e7f8      	b.n	800aa1c <__cxa_type_match+0x7c>
 800aa2a:	7943      	ldrb	r3, [r0, #5]
 800aa2c:	2b4f      	cmp	r3, #79	; 0x4f
 800aa2e:	d1e5      	bne.n	800a9fc <__cxa_type_match+0x5c>
 800aa30:	7983      	ldrb	r3, [r0, #6]
 800aa32:	2b52      	cmp	r3, #82	; 0x52
 800aa34:	d1e2      	bne.n	800a9fc <__cxa_type_match+0x5c>
 800aa36:	79c3      	ldrb	r3, [r0, #7]
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d1df      	bne.n	800a9fc <__cxa_type_match+0x5c>
 800aa3c:	9301      	str	r3, [sp, #4]
 800aa3e:	4c02      	ldr	r4, [pc, #8]	; (800aa48 <__cxa_type_match+0xa8>)
 800aa40:	e7b8      	b.n	800a9b4 <__cxa_type_match+0x14>
 800aa42:	bf00      	nop
 800aa44:	0800fd9c 	.word	0x0800fd9c
 800aa48:	0800fd30 	.word	0x0800fd30

0800aa4c <__cxa_begin_cleanup>:
 800aa4c:	b510      	push	{r4, lr}
 800aa4e:	4604      	mov	r4, r0
 800aa50:	f000 fd16 	bl	800b480 <__cxa_get_globals>
 800aa54:	7823      	ldrb	r3, [r4, #0]
 800aa56:	2b47      	cmp	r3, #71	; 0x47
 800aa58:	f1a4 0220 	sub.w	r2, r4, #32
 800aa5c:	d004      	beq.n	800aa68 <__cxa_begin_cleanup+0x1c>
 800aa5e:	6883      	ldr	r3, [r0, #8]
 800aa60:	bb23      	cbnz	r3, 800aaac <__cxa_begin_cleanup+0x60>
 800aa62:	6082      	str	r2, [r0, #8]
 800aa64:	2001      	movs	r0, #1
 800aa66:	bd10      	pop	{r4, pc}
 800aa68:	7863      	ldrb	r3, [r4, #1]
 800aa6a:	2b4e      	cmp	r3, #78	; 0x4e
 800aa6c:	d1f7      	bne.n	800aa5e <__cxa_begin_cleanup+0x12>
 800aa6e:	78a3      	ldrb	r3, [r4, #2]
 800aa70:	2b55      	cmp	r3, #85	; 0x55
 800aa72:	d1f4      	bne.n	800aa5e <__cxa_begin_cleanup+0x12>
 800aa74:	78e3      	ldrb	r3, [r4, #3]
 800aa76:	2b43      	cmp	r3, #67	; 0x43
 800aa78:	d1f1      	bne.n	800aa5e <__cxa_begin_cleanup+0x12>
 800aa7a:	7923      	ldrb	r3, [r4, #4]
 800aa7c:	2b43      	cmp	r3, #67	; 0x43
 800aa7e:	d1ee      	bne.n	800aa5e <__cxa_begin_cleanup+0x12>
 800aa80:	7963      	ldrb	r3, [r4, #5]
 800aa82:	2b2b      	cmp	r3, #43	; 0x2b
 800aa84:	d1eb      	bne.n	800aa5e <__cxa_begin_cleanup+0x12>
 800aa86:	79a3      	ldrb	r3, [r4, #6]
 800aa88:	2b2b      	cmp	r3, #43	; 0x2b
 800aa8a:	d1e8      	bne.n	800aa5e <__cxa_begin_cleanup+0x12>
 800aa8c:	79e3      	ldrb	r3, [r4, #7]
 800aa8e:	2b01      	cmp	r3, #1
 800aa90:	d8e5      	bhi.n	800aa5e <__cxa_begin_cleanup+0x12>
 800aa92:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800aa96:	3301      	adds	r3, #1
 800aa98:	2b01      	cmp	r3, #1
 800aa9a:	f844 3c04 	str.w	r3, [r4, #-4]
 800aa9e:	d1e1      	bne.n	800aa64 <__cxa_begin_cleanup+0x18>
 800aaa0:	6883      	ldr	r3, [r0, #8]
 800aaa2:	f844 3c08 	str.w	r3, [r4, #-8]
 800aaa6:	6082      	str	r2, [r0, #8]
 800aaa8:	2001      	movs	r0, #1
 800aaaa:	bd10      	pop	{r4, pc}
 800aaac:	f000 fd8c 	bl	800b5c8 <_ZSt9terminatev>

0800aab0 <__gnu_end_cleanup>:
 800aab0:	b508      	push	{r3, lr}
 800aab2:	f000 fce5 	bl	800b480 <__cxa_get_globals>
 800aab6:	6883      	ldr	r3, [r0, #8]
 800aab8:	b383      	cbz	r3, 800ab1c <__gnu_end_cleanup+0x6c>
 800aaba:	f893 2020 	ldrb.w	r2, [r3, #32]
 800aabe:	2a47      	cmp	r2, #71	; 0x47
 800aac0:	d004      	beq.n	800aacc <__gnu_end_cleanup+0x1c>
 800aac2:	2200      	movs	r2, #0
 800aac4:	6082      	str	r2, [r0, #8]
 800aac6:	f103 0020 	add.w	r0, r3, #32
 800aaca:	bd08      	pop	{r3, pc}
 800aacc:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 800aad0:	2a4e      	cmp	r2, #78	; 0x4e
 800aad2:	d1f6      	bne.n	800aac2 <__gnu_end_cleanup+0x12>
 800aad4:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 800aad8:	2a55      	cmp	r2, #85	; 0x55
 800aada:	d1f2      	bne.n	800aac2 <__gnu_end_cleanup+0x12>
 800aadc:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 800aae0:	2a43      	cmp	r2, #67	; 0x43
 800aae2:	d1ee      	bne.n	800aac2 <__gnu_end_cleanup+0x12>
 800aae4:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 800aae8:	2a43      	cmp	r2, #67	; 0x43
 800aaea:	d1ea      	bne.n	800aac2 <__gnu_end_cleanup+0x12>
 800aaec:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 800aaf0:	2a2b      	cmp	r2, #43	; 0x2b
 800aaf2:	d1e6      	bne.n	800aac2 <__gnu_end_cleanup+0x12>
 800aaf4:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 800aaf8:	2a2b      	cmp	r2, #43	; 0x2b
 800aafa:	d1e2      	bne.n	800aac2 <__gnu_end_cleanup+0x12>
 800aafc:	f893 2027 	ldrb.w	r2, [r3, #39]	; 0x27
 800ab00:	2a01      	cmp	r2, #1
 800ab02:	d8de      	bhi.n	800aac2 <__gnu_end_cleanup+0x12>
 800ab04:	69da      	ldr	r2, [r3, #28]
 800ab06:	3a01      	subs	r2, #1
 800ab08:	61da      	str	r2, [r3, #28]
 800ab0a:	2a00      	cmp	r2, #0
 800ab0c:	d1db      	bne.n	800aac6 <__gnu_end_cleanup+0x16>
 800ab0e:	699a      	ldr	r2, [r3, #24]
 800ab10:	6082      	str	r2, [r0, #8]
 800ab12:	2200      	movs	r2, #0
 800ab14:	619a      	str	r2, [r3, #24]
 800ab16:	f103 0020 	add.w	r0, r3, #32
 800ab1a:	bd08      	pop	{r3, pc}
 800ab1c:	f000 fd54 	bl	800b5c8 <_ZSt9terminatev>

0800ab20 <_ZNKSt9bad_alloc4whatEv>:
 800ab20:	4800      	ldr	r0, [pc, #0]	; (800ab24 <_ZNKSt9bad_alloc4whatEv+0x4>)
 800ab22:	4770      	bx	lr
 800ab24:	0800fcf4 	.word	0x0800fcf4

0800ab28 <_ZNSt9bad_allocD1Ev>:
 800ab28:	b510      	push	{r4, lr}
 800ab2a:	4b03      	ldr	r3, [pc, #12]	; (800ab38 <_ZNSt9bad_allocD1Ev+0x10>)
 800ab2c:	6003      	str	r3, [r0, #0]
 800ab2e:	4604      	mov	r4, r0
 800ab30:	f000 fc7a 	bl	800b428 <_ZNSt9exceptionD1Ev>
 800ab34:	4620      	mov	r0, r4
 800ab36:	bd10      	pop	{r4, pc}
 800ab38:	0800fcd8 	.word	0x0800fcd8

0800ab3c <_ZNSt9bad_allocD0Ev>:
 800ab3c:	b510      	push	{r4, lr}
 800ab3e:	4b05      	ldr	r3, [pc, #20]	; (800ab54 <_ZNSt9bad_allocD0Ev+0x18>)
 800ab40:	6003      	str	r3, [r0, #0]
 800ab42:	4604      	mov	r4, r0
 800ab44:	f000 fc70 	bl	800b428 <_ZNSt9exceptionD1Ev>
 800ab48:	4620      	mov	r0, r4
 800ab4a:	f000 fddf 	bl	800b70c <_ZdlPv>
 800ab4e:	4620      	mov	r0, r4
 800ab50:	bd10      	pop	{r4, pc}
 800ab52:	bf00      	nop
 800ab54:	0800fcd8 	.word	0x0800fcd8

0800ab58 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>:
 800ab58:	7803      	ldrb	r3, [r0, #0]
 800ab5a:	2b47      	cmp	r3, #71	; 0x47
 800ab5c:	d001      	beq.n	800ab62 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0xa>
 800ab5e:	2000      	movs	r0, #0
 800ab60:	4770      	bx	lr
 800ab62:	7843      	ldrb	r3, [r0, #1]
 800ab64:	2b4e      	cmp	r3, #78	; 0x4e
 800ab66:	d1fa      	bne.n	800ab5e <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x6>
 800ab68:	7883      	ldrb	r3, [r0, #2]
 800ab6a:	2b55      	cmp	r3, #85	; 0x55
 800ab6c:	d1f7      	bne.n	800ab5e <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x6>
 800ab6e:	78c3      	ldrb	r3, [r0, #3]
 800ab70:	2b43      	cmp	r3, #67	; 0x43
 800ab72:	d1f4      	bne.n	800ab5e <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x6>
 800ab74:	7903      	ldrb	r3, [r0, #4]
 800ab76:	2b43      	cmp	r3, #67	; 0x43
 800ab78:	d1f1      	bne.n	800ab5e <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x6>
 800ab7a:	7943      	ldrb	r3, [r0, #5]
 800ab7c:	2b2b      	cmp	r3, #43	; 0x2b
 800ab7e:	d1ee      	bne.n	800ab5e <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x6>
 800ab80:	7983      	ldrb	r3, [r0, #6]
 800ab82:	2b2b      	cmp	r3, #43	; 0x2b
 800ab84:	d1eb      	bne.n	800ab5e <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x6>
 800ab86:	79c0      	ldrb	r0, [r0, #7]
 800ab88:	2801      	cmp	r0, #1
 800ab8a:	bf8c      	ite	hi
 800ab8c:	2000      	movhi	r0, #0
 800ab8e:	2001      	movls	r0, #1
 800ab90:	4770      	bx	lr
 800ab92:	bf00      	nop

0800ab94 <__cxa_call_terminate>:
 800ab94:	b510      	push	{r4, lr}
 800ab96:	4604      	mov	r4, r0
 800ab98:	b128      	cbz	r0, 800aba6 <__cxa_call_terminate+0x12>
 800ab9a:	f000 fc75 	bl	800b488 <__cxa_begin_catch>
 800ab9e:	4620      	mov	r0, r4
 800aba0:	f7ff ffda 	bl	800ab58 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 800aba4:	b908      	cbnz	r0, 800abaa <__cxa_call_terminate+0x16>
 800aba6:	f000 fd0f 	bl	800b5c8 <_ZSt9terminatev>
 800abaa:	f854 0c14 	ldr.w	r0, [r4, #-20]
 800abae:	f000 fcf7 	bl	800b5a0 <_ZN10__cxxabiv111__terminateEPFvvE>
 800abb2:	bf00      	nop

0800abb4 <__cxa_call_unexpected>:
 800abb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abb8:	b083      	sub	sp, #12
 800abba:	4604      	mov	r4, r0
 800abbc:	f7ff ffcc 	bl	800ab58 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 800abc0:	b170      	cbz	r0, 800abe0 <__cxa_call_unexpected+0x2c>
 800abc2:	f854 5c18 	ldr.w	r5, [r4, #-24]
 800abc6:	f854 6c14 	ldr.w	r6, [r4, #-20]
 800abca:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 800abcc:	f8d4 8030 	ldr.w	r8, [r4, #48]	; 0x30
 800abd0:	f8d4 9034 	ldr.w	r9, [r4, #52]	; 0x34
 800abd4:	4620      	mov	r0, r4
 800abd6:	f000 fc57 	bl	800b488 <__cxa_begin_catch>
 800abda:	4628      	mov	r0, r5
 800abdc:	f000 fcfc 	bl	800b5d8 <_ZN10__cxxabiv112__unexpectedEPFvvE>
 800abe0:	4620      	mov	r0, r4
 800abe2:	f000 fc51 	bl	800b488 <__cxa_begin_catch>
 800abe6:	f000 fcfb 	bl	800b5e0 <_ZSt10unexpectedv>
 800abea:	f000 fc4d 	bl	800b488 <__cxa_begin_catch>
 800abee:	f000 fceb 	bl	800b5c8 <_ZSt9terminatev>
 800abf2:	f000 fc49 	bl	800b488 <__cxa_begin_catch>
 800abf6:	f000 fc3f 	bl	800b478 <__cxa_get_globals_fast>
 800abfa:	6803      	ldr	r3, [r0, #0]
 800abfc:	f893 2027 	ldrb.w	r2, [r3, #39]	; 0x27
 800ac00:	2a01      	cmp	r2, #1
 800ac02:	d02e      	beq.n	800ac62 <__cxa_call_unexpected+0xae>
 800ac04:	f103 0278 	add.w	r2, r3, #120	; 0x78
 800ac08:	2400      	movs	r4, #0
 800ac0a:	9201      	str	r2, [sp, #4]
 800ac0c:	f028 0803 	bic.w	r8, r8, #3
 800ac10:	f103 0b20 	add.w	fp, r3, #32
 800ac14:	46a2      	mov	sl, r4
 800ac16:	45ba      	cmp	sl, r7
 800ac18:	da19      	bge.n	800ac4e <__cxa_call_unexpected+0x9a>
 800ac1a:	f8d9 5000 	ldr.w	r5, [r9]
 800ac1e:	b105      	cbz	r5, 800ac22 <__cxa_call_unexpected+0x6e>
 800ac20:	444d      	add	r5, r9
 800ac22:	4658      	mov	r0, fp
 800ac24:	4629      	mov	r1, r5
 800ac26:	2200      	movs	r2, #0
 800ac28:	ab01      	add	r3, sp, #4
 800ac2a:	f7ff feb9 	bl	800a9a0 <__cxa_type_match>
 800ac2e:	4602      	mov	r2, r0
 800ac30:	b9e0      	cbnz	r0, 800ac6c <__cxa_call_unexpected+0xb8>
 800ac32:	682b      	ldr	r3, [r5, #0]
 800ac34:	4911      	ldr	r1, [pc, #68]	; (800ac7c <__cxa_call_unexpected+0xc8>)
 800ac36:	f8d3 c010 	ldr.w	ip, [r3, #16]
 800ac3a:	4628      	mov	r0, r5
 800ac3c:	2301      	movs	r3, #1
 800ac3e:	47e0      	blx	ip
 800ac40:	2800      	cmp	r0, #0
 800ac42:	bf18      	it	ne
 800ac44:	2401      	movne	r4, #1
 800ac46:	f10a 0a01 	add.w	sl, sl, #1
 800ac4a:	44c1      	add	r9, r8
 800ac4c:	e7e3      	b.n	800ac16 <__cxa_call_unexpected+0x62>
 800ac4e:	b154      	cbz	r4, 800ac66 <__cxa_call_unexpected+0xb2>
 800ac50:	2004      	movs	r0, #4
 800ac52:	f000 f819 	bl	800ac88 <__cxa_allocate_exception>
 800ac56:	4b0a      	ldr	r3, [pc, #40]	; (800ac80 <__cxa_call_unexpected+0xcc>)
 800ac58:	6003      	str	r3, [r0, #0]
 800ac5a:	4908      	ldr	r1, [pc, #32]	; (800ac7c <__cxa_call_unexpected+0xc8>)
 800ac5c:	4a09      	ldr	r2, [pc, #36]	; (800ac84 <__cxa_call_unexpected+0xd0>)
 800ac5e:	f000 f87b 	bl	800ad58 <__cxa_throw>
 800ac62:	681a      	ldr	r2, [r3, #0]
 800ac64:	e7d0      	b.n	800ac08 <__cxa_call_unexpected+0x54>
 800ac66:	4630      	mov	r0, r6
 800ac68:	f000 fc9a 	bl	800b5a0 <_ZN10__cxxabiv111__terminateEPFvvE>
 800ac6c:	f000 f8bc 	bl	800ade8 <__cxa_rethrow>
 800ac70:	f000 fc50 	bl	800b514 <__cxa_end_catch>
 800ac74:	f000 fc4e 	bl	800b514 <__cxa_end_catch>
 800ac78:	f7ff fe8c 	bl	800a994 <__cxa_end_cleanup>
 800ac7c:	0800fdf0 	.word	0x0800fdf0
 800ac80:	0800fdb0 	.word	0x0800fdb0
 800ac84:	0800b435 	.word	0x0800b435

0800ac88 <__cxa_allocate_exception>:
 800ac88:	b538      	push	{r3, r4, r5, lr}
 800ac8a:	f100 0580 	add.w	r5, r0, #128	; 0x80
 800ac8e:	4628      	mov	r0, r5
 800ac90:	f001 f8be 	bl	800be10 <malloc>
 800ac94:	4604      	mov	r4, r0
 800ac96:	b138      	cbz	r0, 800aca8 <__cxa_allocate_exception+0x20>
 800ac98:	4620      	mov	r0, r4
 800ac9a:	2100      	movs	r1, #0
 800ac9c:	2280      	movs	r2, #128	; 0x80
 800ac9e:	f001 fb1b 	bl	800c2d8 <memset>
 800aca2:	f104 0080 	add.w	r0, r4, #128	; 0x80
 800aca6:	bd38      	pop	{r3, r4, r5, pc}
 800aca8:	4a0b      	ldr	r2, [pc, #44]	; (800acd8 <__cxa_allocate_exception+0x50>)
 800acaa:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 800acae:	6811      	ldr	r1, [r2, #0]
 800acb0:	d807      	bhi.n	800acc2 <__cxa_allocate_exception+0x3a>
 800acb2:	460b      	mov	r3, r1
 800acb4:	07d8      	lsls	r0, r3, #31
 800acb6:	d506      	bpl.n	800acc6 <__cxa_allocate_exception+0x3e>
 800acb8:	3401      	adds	r4, #1
 800acba:	2c04      	cmp	r4, #4
 800acbc:	ea4f 0353 	mov.w	r3, r3, lsr #1
 800acc0:	d1f8      	bne.n	800acb4 <__cxa_allocate_exception+0x2c>
 800acc2:	f000 fc81 	bl	800b5c8 <_ZSt9terminatev>
 800acc6:	2001      	movs	r0, #1
 800acc8:	40a0      	lsls	r0, r4
 800acca:	4b04      	ldr	r3, [pc, #16]	; (800acdc <__cxa_allocate_exception+0x54>)
 800accc:	4301      	orrs	r1, r0
 800acce:	6011      	str	r1, [r2, #0]
 800acd0:	eb03 2444 	add.w	r4, r3, r4, lsl #9
 800acd4:	e7e0      	b.n	800ac98 <__cxa_allocate_exception+0x10>
 800acd6:	bf00      	nop
 800acd8:	20000730 	.word	0x20000730
 800acdc:	20000738 	.word	0x20000738

0800ace0 <__cxa_free_exception>:
 800ace0:	4b0a      	ldr	r3, [pc, #40]	; (800ad0c <__cxa_free_exception+0x2c>)
 800ace2:	4298      	cmp	r0, r3
 800ace4:	d303      	bcc.n	800acee <__cxa_free_exception+0xe>
 800ace6:	f503 6200 	add.w	r2, r3, #2048	; 0x800
 800acea:	4290      	cmp	r0, r2
 800acec:	d302      	bcc.n	800acf4 <__cxa_free_exception+0x14>
 800acee:	3880      	subs	r0, #128	; 0x80
 800acf0:	f001 b896 	b.w	800be20 <free>
 800acf4:	4a06      	ldr	r2, [pc, #24]	; (800ad10 <__cxa_free_exception+0x30>)
 800acf6:	1ac3      	subs	r3, r0, r3
 800acf8:	6811      	ldr	r1, [r2, #0]
 800acfa:	0a5b      	lsrs	r3, r3, #9
 800acfc:	2001      	movs	r0, #1
 800acfe:	fa00 f303 	lsl.w	r3, r0, r3
 800ad02:	ea21 0103 	bic.w	r1, r1, r3
 800ad06:	6011      	str	r1, [r2, #0]
 800ad08:	4770      	bx	lr
 800ad0a:	bf00      	nop
 800ad0c:	20000738 	.word	0x20000738
 800ad10:	20000730 	.word	0x20000730

0800ad14 <_ZL23__gxx_exception_cleanup19_Unwind_Reason_CodeP21_Unwind_Control_Block>:
 800ad14:	2801      	cmp	r0, #1
 800ad16:	b510      	push	{r4, lr}
 800ad18:	d81a      	bhi.n	800ad50 <_ZL23__gxx_exception_cleanup19_Unwind_Reason_CodeP21_Unwind_Control_Block+0x3c>
 800ad1a:	f1a1 0328 	sub.w	r3, r1, #40	; 0x28
 800ad1e:	f3bf 8f5f 	dmb	sy
 800ad22:	e853 2f00 	ldrex	r2, [r3]
 800ad26:	3a01      	subs	r2, #1
 800ad28:	e843 2000 	strex	r0, r2, [r3]
 800ad2c:	2800      	cmp	r0, #0
 800ad2e:	d1f8      	bne.n	800ad22 <_ZL23__gxx_exception_cleanup19_Unwind_Reason_CodeP21_Unwind_Control_Block+0xe>
 800ad30:	f3bf 8f5f 	dmb	sy
 800ad34:	b95a      	cbnz	r2, 800ad4e <_ZL23__gxx_exception_cleanup19_Unwind_Reason_CodeP21_Unwind_Control_Block+0x3a>
 800ad36:	f851 3c1c 	ldr.w	r3, [r1, #-28]
 800ad3a:	f101 0458 	add.w	r4, r1, #88	; 0x58
 800ad3e:	b10b      	cbz	r3, 800ad44 <_ZL23__gxx_exception_cleanup19_Unwind_Reason_CodeP21_Unwind_Control_Block+0x30>
 800ad40:	4620      	mov	r0, r4
 800ad42:	4798      	blx	r3
 800ad44:	4620      	mov	r0, r4
 800ad46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ad4a:	f7ff bfc9 	b.w	800ace0 <__cxa_free_exception>
 800ad4e:	bd10      	pop	{r4, pc}
 800ad50:	f851 0c14 	ldr.w	r0, [r1, #-20]
 800ad54:	f000 fc24 	bl	800b5a0 <_ZN10__cxxabiv111__terminateEPFvvE>

0800ad58 <__cxa_throw>:
 800ad58:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad5c:	4604      	mov	r4, r0
 800ad5e:	460f      	mov	r7, r1
 800ad60:	4690      	mov	r8, r2
 800ad62:	f000 fb8d 	bl	800b480 <__cxa_get_globals>
 800ad66:	4603      	mov	r3, r0
 800ad68:	4a1c      	ldr	r2, [pc, #112]	; (800addc <__cxa_throw+0x84>)
 800ad6a:	6859      	ldr	r1, [r3, #4]
 800ad6c:	481c      	ldr	r0, [pc, #112]	; (800ade0 <__cxa_throw+0x88>)
 800ad6e:	1c4e      	adds	r6, r1, #1
 800ad70:	605e      	str	r6, [r3, #4]
 800ad72:	f8d0 a000 	ldr.w	sl, [r0]
 800ad76:	6810      	ldr	r0, [r2, #0]
 800ad78:	4a1a      	ldr	r2, [pc, #104]	; (800ade4 <__cxa_throw+0x8c>)
 800ad7a:	f844 0c6c 	str.w	r0, [r4, #-108]
 800ad7e:	232b      	movs	r3, #43	; 0x2b
 800ad80:	f04f 0c4e 	mov.w	ip, #78	; 0x4e
 800ad84:	f04f 0e55 	mov.w	lr, #85	; 0x55
 800ad88:	2100      	movs	r1, #0
 800ad8a:	f1a4 0558 	sub.w	r5, r4, #88	; 0x58
 800ad8e:	2643      	movs	r6, #67	; 0x43
 800ad90:	f04f 0b01 	mov.w	fp, #1
 800ad94:	f04f 0947 	mov.w	r9, #71	; 0x47
 800ad98:	f804 cc57 	strb.w	ip, [r4, #-87]
 800ad9c:	f804 ec56 	strb.w	lr, [r4, #-86]
 800ada0:	f804 1c51 	strb.w	r1, [r4, #-81]
 800ada4:	f844 2c50 	str.w	r2, [r4, #-80]
 800ada8:	f804 3c53 	strb.w	r3, [r4, #-83]
 800adac:	f804 3c52 	strb.w	r3, [r4, #-82]
 800adb0:	f844 7c78 	str.w	r7, [r4, #-120]
 800adb4:	f844 8c74 	str.w	r8, [r4, #-116]
 800adb8:	f844 bc80 	str.w	fp, [r4, #-128]
 800adbc:	f844 ac70 	str.w	sl, [r4, #-112]
 800adc0:	f804 9c58 	strb.w	r9, [r4, #-88]
 800adc4:	4628      	mov	r0, r5
 800adc6:	f804 6c55 	strb.w	r6, [r4, #-85]
 800adca:	f804 6c54 	strb.w	r6, [r4, #-84]
 800adce:	f7fc f861 	bl	8006e94 <_Unwind_RaiseException>
 800add2:	4628      	mov	r0, r5
 800add4:	f000 fb58 	bl	800b488 <__cxa_begin_catch>
 800add8:	f000 fbf6 	bl	800b5c8 <_ZSt9terminatev>
 800addc:	2000012c 	.word	0x2000012c
 800ade0:	20000128 	.word	0x20000128
 800ade4:	0800ad15 	.word	0x0800ad15

0800ade8 <__cxa_rethrow>:
 800ade8:	b510      	push	{r4, lr}
 800adea:	f000 fb49 	bl	800b480 <__cxa_get_globals>
 800adee:	6842      	ldr	r2, [r0, #4]
 800adf0:	6803      	ldr	r3, [r0, #0]
 800adf2:	3201      	adds	r2, #1
 800adf4:	6042      	str	r2, [r0, #4]
 800adf6:	b16b      	cbz	r3, 800ae14 <__cxa_rethrow+0x2c>
 800adf8:	f893 2020 	ldrb.w	r2, [r3, #32]
 800adfc:	2a47      	cmp	r2, #71	; 0x47
 800adfe:	d00b      	beq.n	800ae18 <__cxa_rethrow+0x30>
 800ae00:	2200      	movs	r2, #0
 800ae02:	6002      	str	r2, [r0, #0]
 800ae04:	f103 0420 	add.w	r4, r3, #32
 800ae08:	4620      	mov	r0, r4
 800ae0a:	f7fc f867 	bl	8006edc <_Unwind_Resume_or_Rethrow>
 800ae0e:	4620      	mov	r0, r4
 800ae10:	f000 fb3a 	bl	800b488 <__cxa_begin_catch>
 800ae14:	f000 fbd8 	bl	800b5c8 <_ZSt9terminatev>
 800ae18:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 800ae1c:	2a4e      	cmp	r2, #78	; 0x4e
 800ae1e:	d1ef      	bne.n	800ae00 <__cxa_rethrow+0x18>
 800ae20:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 800ae24:	2a55      	cmp	r2, #85	; 0x55
 800ae26:	d1eb      	bne.n	800ae00 <__cxa_rethrow+0x18>
 800ae28:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 800ae2c:	2a43      	cmp	r2, #67	; 0x43
 800ae2e:	d1e7      	bne.n	800ae00 <__cxa_rethrow+0x18>
 800ae30:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 800ae34:	2a43      	cmp	r2, #67	; 0x43
 800ae36:	d1e3      	bne.n	800ae00 <__cxa_rethrow+0x18>
 800ae38:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 800ae3c:	2a2b      	cmp	r2, #43	; 0x2b
 800ae3e:	d1df      	bne.n	800ae00 <__cxa_rethrow+0x18>
 800ae40:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 800ae44:	2a2b      	cmp	r2, #43	; 0x2b
 800ae46:	d1db      	bne.n	800ae00 <__cxa_rethrow+0x18>
 800ae48:	f893 2027 	ldrb.w	r2, [r3, #39]	; 0x27
 800ae4c:	2a01      	cmp	r2, #1
 800ae4e:	d8d7      	bhi.n	800ae00 <__cxa_rethrow+0x18>
 800ae50:	695a      	ldr	r2, [r3, #20]
 800ae52:	4252      	negs	r2, r2
 800ae54:	615a      	str	r2, [r3, #20]
 800ae56:	e7d5      	b.n	800ae04 <__cxa_rethrow+0x1c>

0800ae58 <_ZL12read_sleb128PKhPl>:
 800ae58:	b430      	push	{r4, r5}
 800ae5a:	2400      	movs	r4, #0
 800ae5c:	4623      	mov	r3, r4
 800ae5e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ae62:	f002 057f 	and.w	r5, r2, #127	; 0x7f
 800ae66:	409d      	lsls	r5, r3
 800ae68:	432c      	orrs	r4, r5
 800ae6a:	0615      	lsls	r5, r2, #24
 800ae6c:	f103 0307 	add.w	r3, r3, #7
 800ae70:	d4f5      	bmi.n	800ae5e <_ZL12read_sleb128PKhPl+0x6>
 800ae72:	2b1f      	cmp	r3, #31
 800ae74:	d806      	bhi.n	800ae84 <_ZL12read_sleb128PKhPl+0x2c>
 800ae76:	0652      	lsls	r2, r2, #25
 800ae78:	d504      	bpl.n	800ae84 <_ZL12read_sleb128PKhPl+0x2c>
 800ae7a:	f04f 32ff 	mov.w	r2, #4294967295
 800ae7e:	fa02 f303 	lsl.w	r3, r2, r3
 800ae82:	431c      	orrs	r4, r3
 800ae84:	600c      	str	r4, [r1, #0]
 800ae86:	bc30      	pop	{r4, r5}
 800ae88:	4770      	bx	lr
 800ae8a:	bf00      	nop

0800ae8c <_ZL28read_encoded_value_with_basehjPKhPj>:
 800ae8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae90:	2850      	cmp	r0, #80	; 0x50
 800ae92:	b084      	sub	sp, #16
 800ae94:	4606      	mov	r6, r0
 800ae96:	4688      	mov	r8, r1
 800ae98:	d046      	beq.n	800af28 <_ZL28read_encoded_value_with_basehjPKhPj+0x9c>
 800ae9a:	f000 010f 	and.w	r1, r0, #15
 800ae9e:	290c      	cmp	r1, #12
 800aea0:	d840      	bhi.n	800af24 <_ZL28read_encoded_value_with_basehjPKhPj+0x98>
 800aea2:	e8df f001 	tbb	[pc, r1]
 800aea6:	2c07      	.short	0x2c07
 800aea8:	3f19073b 	.word	0x3f19073b
 800aeac:	213f3f3f 	.word	0x213f3f3f
 800aeb0:	071d      	.short	0x071d
 800aeb2:	19          	.byte	0x19
 800aeb3:	00          	.byte	0x00
 800aeb4:	4615      	mov	r5, r2
 800aeb6:	f855 4b04 	ldr.w	r4, [r5], #4
 800aeba:	b144      	cbz	r4, 800aece <_ZL28read_encoded_value_with_basehjPKhPj+0x42>
 800aebc:	f006 0170 	and.w	r1, r6, #112	; 0x70
 800aec0:	2910      	cmp	r1, #16
 800aec2:	bf08      	it	eq
 800aec4:	4690      	moveq	r8, r2
 800aec6:	4444      	add	r4, r8
 800aec8:	0632      	lsls	r2, r6, #24
 800aeca:	bf48      	it	mi
 800aecc:	6824      	ldrmi	r4, [r4, #0]
 800aece:	4628      	mov	r0, r5
 800aed0:	601c      	str	r4, [r3, #0]
 800aed2:	b004      	add	sp, #16
 800aed4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aed8:	6814      	ldr	r4, [r2, #0]
 800aeda:	f102 0508 	add.w	r5, r2, #8
 800aede:	e7ec      	b.n	800aeba <_ZL28read_encoded_value_with_basehjPKhPj+0x2e>
 800aee0:	4615      	mov	r5, r2
 800aee2:	f935 4b02 	ldrsh.w	r4, [r5], #2
 800aee6:	e7e8      	b.n	800aeba <_ZL28read_encoded_value_with_basehjPKhPj+0x2e>
 800aee8:	4610      	mov	r0, r2
 800aeea:	a903      	add	r1, sp, #12
 800aeec:	9201      	str	r2, [sp, #4]
 800aeee:	9300      	str	r3, [sp, #0]
 800aef0:	f7ff ffb2 	bl	800ae58 <_ZL12read_sleb128PKhPl>
 800aef4:	9c03      	ldr	r4, [sp, #12]
 800aef6:	9a01      	ldr	r2, [sp, #4]
 800aef8:	9b00      	ldr	r3, [sp, #0]
 800aefa:	4605      	mov	r5, r0
 800aefc:	e7dd      	b.n	800aeba <_ZL28read_encoded_value_with_basehjPKhPj+0x2e>
 800aefe:	2400      	movs	r4, #0
 800af00:	4627      	mov	r7, r4
 800af02:	4615      	mov	r5, r2
 800af04:	f815 1b01 	ldrb.w	r1, [r5], #1
 800af08:	f001 007f 	and.w	r0, r1, #127	; 0x7f
 800af0c:	40b8      	lsls	r0, r7
 800af0e:	0609      	lsls	r1, r1, #24
 800af10:	ea44 0400 	orr.w	r4, r4, r0
 800af14:	f107 0707 	add.w	r7, r7, #7
 800af18:	d4f4      	bmi.n	800af04 <_ZL28read_encoded_value_with_basehjPKhPj+0x78>
 800af1a:	e7ce      	b.n	800aeba <_ZL28read_encoded_value_with_basehjPKhPj+0x2e>
 800af1c:	4615      	mov	r5, r2
 800af1e:	f835 4b02 	ldrh.w	r4, [r5], #2
 800af22:	e7ca      	b.n	800aeba <_ZL28read_encoded_value_with_basehjPKhPj+0x2e>
 800af24:	f000 fd36 	bl	800b994 <abort>
 800af28:	1cd5      	adds	r5, r2, #3
 800af2a:	f025 0503 	bic.w	r5, r5, #3
 800af2e:	f855 4b04 	ldr.w	r4, [r5], #4
 800af32:	601c      	str	r4, [r3, #0]
 800af34:	4628      	mov	r0, r5
 800af36:	b004      	add	sp, #16
 800af38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800af3c <_ZL21base_of_encoded_valuehP15_Unwind_Context>:
 800af3c:	28ff      	cmp	r0, #255	; 0xff
 800af3e:	b508      	push	{r3, lr}
 800af40:	d00f      	beq.n	800af62 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x26>
 800af42:	f000 0370 	and.w	r3, r0, #112	; 0x70
 800af46:	2b20      	cmp	r3, #32
 800af48:	d018      	beq.n	800af7c <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x40>
 800af4a:	d90c      	bls.n	800af66 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x2a>
 800af4c:	2b40      	cmp	r3, #64	; 0x40
 800af4e:	d010      	beq.n	800af72 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x36>
 800af50:	2b50      	cmp	r3, #80	; 0x50
 800af52:	d006      	beq.n	800af62 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x26>
 800af54:	2b30      	cmp	r3, #48	; 0x30
 800af56:	d10a      	bne.n	800af6e <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x32>
 800af58:	4608      	mov	r0, r1
 800af5a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800af5e:	f7fc b989 	b.w	8007274 <_Unwind_GetDataRelBase>
 800af62:	2000      	movs	r0, #0
 800af64:	bd08      	pop	{r3, pc}
 800af66:	2b00      	cmp	r3, #0
 800af68:	d0fb      	beq.n	800af62 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x26>
 800af6a:	2b10      	cmp	r3, #16
 800af6c:	d0f9      	beq.n	800af62 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x26>
 800af6e:	f000 fd11 	bl	800b994 <abort>
 800af72:	4608      	mov	r0, r1
 800af74:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800af78:	f7fc b96c 	b.w	8007254 <_Unwind_GetRegionStart>
 800af7c:	4608      	mov	r0, r1
 800af7e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800af82:	f7fc b97b 	b.w	800727c <_Unwind_GetTextRelBase>
 800af86:	bf00      	nop

0800af88 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info>:
 800af88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af8a:	460c      	mov	r4, r1
 800af8c:	4616      	mov	r6, r2
 800af8e:	4607      	mov	r7, r0
 800af90:	b108      	cbz	r0, 800af96 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0xe>
 800af92:	f7fc f95f 	bl	8007254 <_Unwind_GetRegionStart>
 800af96:	6030      	str	r0, [r6, #0]
 800af98:	7825      	ldrb	r5, [r4, #0]
 800af9a:	2dff      	cmp	r5, #255	; 0xff
 800af9c:	f104 0401 	add.w	r4, r4, #1
 800afa0:	d033      	beq.n	800b00a <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x82>
 800afa2:	4639      	mov	r1, r7
 800afa4:	4628      	mov	r0, r5
 800afa6:	f7ff ffc9 	bl	800af3c <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 800afaa:	4622      	mov	r2, r4
 800afac:	4601      	mov	r1, r0
 800afae:	1d33      	adds	r3, r6, #4
 800afb0:	4628      	mov	r0, r5
 800afb2:	f7ff ff6b 	bl	800ae8c <_ZL28read_encoded_value_with_basehjPKhPj>
 800afb6:	4604      	mov	r4, r0
 800afb8:	1c60      	adds	r0, r4, #1
 800afba:	7823      	ldrb	r3, [r4, #0]
 800afbc:	7533      	strb	r3, [r6, #20]
 800afbe:	2bff      	cmp	r3, #255	; 0xff
 800afc0:	d02a      	beq.n	800b018 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x90>
 800afc2:	2310      	movs	r3, #16
 800afc4:	2200      	movs	r2, #0
 800afc6:	7533      	strb	r3, [r6, #20]
 800afc8:	4613      	mov	r3, r2
 800afca:	f810 1b01 	ldrb.w	r1, [r0], #1
 800afce:	f001 047f 	and.w	r4, r1, #127	; 0x7f
 800afd2:	409c      	lsls	r4, r3
 800afd4:	0609      	lsls	r1, r1, #24
 800afd6:	ea42 0204 	orr.w	r2, r2, r4
 800afda:	f103 0307 	add.w	r3, r3, #7
 800afde:	d4f4      	bmi.n	800afca <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x42>
 800afe0:	4402      	add	r2, r0
 800afe2:	60f2      	str	r2, [r6, #12]
 800afe4:	7803      	ldrb	r3, [r0, #0]
 800afe6:	7573      	strb	r3, [r6, #21]
 800afe8:	2400      	movs	r4, #0
 800afea:	3001      	adds	r0, #1
 800afec:	4623      	mov	r3, r4
 800afee:	f810 1b01 	ldrb.w	r1, [r0], #1
 800aff2:	f001 057f 	and.w	r5, r1, #127	; 0x7f
 800aff6:	409d      	lsls	r5, r3
 800aff8:	060a      	lsls	r2, r1, #24
 800affa:	ea44 0405 	orr.w	r4, r4, r5
 800affe:	f103 0307 	add.w	r3, r3, #7
 800b002:	d4f4      	bmi.n	800afee <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x66>
 800b004:	4404      	add	r4, r0
 800b006:	6134      	str	r4, [r6, #16]
 800b008:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b00a:	6070      	str	r0, [r6, #4]
 800b00c:	7823      	ldrb	r3, [r4, #0]
 800b00e:	7533      	strb	r3, [r6, #20]
 800b010:	2bff      	cmp	r3, #255	; 0xff
 800b012:	f104 0001 	add.w	r0, r4, #1
 800b016:	d1d4      	bne.n	800afc2 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x3a>
 800b018:	2300      	movs	r3, #0
 800b01a:	60f3      	str	r3, [r6, #12]
 800b01c:	e7e2      	b.n	800afe4 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x5c>
 800b01e:	bf00      	nop

0800b020 <__gxx_personality_v0>:
 800b020:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b024:	f000 0303 	and.w	r3, r0, #3
 800b028:	b093      	sub	sp, #76	; 0x4c
 800b02a:	2500      	movs	r5, #0
 800b02c:	2b01      	cmp	r3, #1
 800b02e:	460e      	mov	r6, r1
 800b030:	4614      	mov	r4, r2
 800b032:	9506      	str	r5, [sp, #24]
 800b034:	f000 80a6 	beq.w	800b184 <__gxx_personality_v0+0x164>
 800b038:	d30e      	bcc.n	800b058 <__gxx_personality_v0+0x38>
 800b03a:	2b02      	cmp	r3, #2
 800b03c:	d10a      	bne.n	800b054 <__gxx_personality_v0+0x34>
 800b03e:	4630      	mov	r0, r6
 800b040:	4621      	mov	r1, r4
 800b042:	f7fc f8f1 	bl	8007228 <__gnu_unwind_frame>
 800b046:	2800      	cmp	r0, #0
 800b048:	f000 80a4 	beq.w	800b194 <__gxx_personality_v0+0x174>
 800b04c:	2009      	movs	r0, #9
 800b04e:	b013      	add	sp, #76	; 0x4c
 800b050:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b054:	f000 fc9e 	bl	800b994 <abort>
 800b058:	f000 0008 	and.w	r0, r0, #8
 800b05c:	fa5f f880 	uxtb.w	r8, r0
 800b060:	f04f 0901 	mov.w	r9, #1
 800b064:	aa12      	add	r2, sp, #72	; 0x48
 800b066:	2100      	movs	r1, #0
 800b068:	f842 6d2c 	str.w	r6, [r2, #-44]!
 800b06c:	460b      	mov	r3, r1
 800b06e:	9200      	str	r2, [sp, #0]
 800b070:	4620      	mov	r0, r4
 800b072:	220c      	movs	r2, #12
 800b074:	f7fb fb8e 	bl	8006794 <_Unwind_VRS_Set>
 800b078:	4620      	mov	r0, r4
 800b07a:	f7fc f8f1 	bl	8007260 <_Unwind_GetLanguageSpecificData>
 800b07e:	4607      	mov	r7, r0
 800b080:	2800      	cmp	r0, #0
 800b082:	d0dc      	beq.n	800b03e <__gxx_personality_v0+0x1e>
 800b084:	aa0c      	add	r2, sp, #48	; 0x30
 800b086:	4639      	mov	r1, r7
 800b088:	4620      	mov	r0, r4
 800b08a:	9203      	str	r2, [sp, #12]
 800b08c:	f7ff ff7c 	bl	800af88 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info>
 800b090:	4621      	mov	r1, r4
 800b092:	4683      	mov	fp, r0
 800b094:	f89d 0044 	ldrb.w	r0, [sp, #68]	; 0x44
 800b098:	f7ff ff50 	bl	800af3c <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 800b09c:	ad0b      	add	r5, sp, #44	; 0x2c
 800b09e:	2100      	movs	r1, #0
 800b0a0:	900e      	str	r0, [sp, #56]	; 0x38
 800b0a2:	460b      	mov	r3, r1
 800b0a4:	220f      	movs	r2, #15
 800b0a6:	9500      	str	r5, [sp, #0]
 800b0a8:	4620      	mov	r0, r4
 800b0aa:	f7fb fb4b 	bl	8006744 <_Unwind_VRS_Get>
 800b0ae:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b0b0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b0b2:	f022 0201 	bic.w	r2, r2, #1
 800b0b6:	459b      	cmp	fp, r3
 800b0b8:	ea48 0809 	orr.w	r8, r8, r9
 800b0bc:	f102 39ff 	add.w	r9, r2, #4294967295
 800b0c0:	d239      	bcs.n	800b136 <__gxx_personality_v0+0x116>
 800b0c2:	f89d a045 	ldrb.w	sl, [sp, #69]	; 0x45
 800b0c6:	2100      	movs	r1, #0
 800b0c8:	4650      	mov	r0, sl
 800b0ca:	f7ff ff37 	bl	800af3c <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 800b0ce:	465a      	mov	r2, fp
 800b0d0:	4601      	mov	r1, r0
 800b0d2:	ab09      	add	r3, sp, #36	; 0x24
 800b0d4:	4650      	mov	r0, sl
 800b0d6:	f7ff fed9 	bl	800ae8c <_ZL28read_encoded_value_with_basehjPKhPj>
 800b0da:	f89d a045 	ldrb.w	sl, [sp, #69]	; 0x45
 800b0de:	4683      	mov	fp, r0
 800b0e0:	2100      	movs	r1, #0
 800b0e2:	4650      	mov	r0, sl
 800b0e4:	f7ff ff2a 	bl	800af3c <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 800b0e8:	465a      	mov	r2, fp
 800b0ea:	4601      	mov	r1, r0
 800b0ec:	ab0a      	add	r3, sp, #40	; 0x28
 800b0ee:	4650      	mov	r0, sl
 800b0f0:	f7ff fecc 	bl	800ae8c <_ZL28read_encoded_value_with_basehjPKhPj>
 800b0f4:	f89d a045 	ldrb.w	sl, [sp, #69]	; 0x45
 800b0f8:	4683      	mov	fp, r0
 800b0fa:	2100      	movs	r1, #0
 800b0fc:	4650      	mov	r0, sl
 800b0fe:	f7ff ff1d 	bl	800af3c <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 800b102:	465a      	mov	r2, fp
 800b104:	4601      	mov	r1, r0
 800b106:	462b      	mov	r3, r5
 800b108:	4650      	mov	r0, sl
 800b10a:	f7ff febf 	bl	800ae8c <_ZL28read_encoded_value_with_basehjPKhPj>
 800b10e:	2100      	movs	r1, #0
 800b110:	4683      	mov	fp, r0
 800b112:	460b      	mov	r3, r1
 800b114:	f81b eb01 	ldrb.w	lr, [fp], #1
 800b118:	f00e 027f 	and.w	r2, lr, #127	; 0x7f
 800b11c:	409a      	lsls	r2, r3
 800b11e:	f01e 0f80 	tst.w	lr, #128	; 0x80
 800b122:	ea41 0102 	orr.w	r1, r1, r2
 800b126:	f103 0307 	add.w	r3, r3, #7
 800b12a:	d1f3      	bne.n	800b114 <__gxx_personality_v0+0xf4>
 800b12c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b12e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b130:	4413      	add	r3, r2
 800b132:	4599      	cmp	r9, r3
 800b134:	d21d      	bcs.n	800b172 <__gxx_personality_v0+0x152>
 800b136:	f04f 0900 	mov.w	r9, #0
 800b13a:	f04f 0b01 	mov.w	fp, #1
 800b13e:	2500      	movs	r5, #0
 800b140:	f018 0f01 	tst.w	r8, #1
 800b144:	d04c      	beq.n	800b1e0 <__gxx_personality_v0+0x1c0>
 800b146:	f1bb 0f02 	cmp.w	fp, #2
 800b14a:	f43f af78 	beq.w	800b03e <__gxx_personality_v0+0x1e>
 800b14e:	ab0a      	add	r3, sp, #40	; 0x28
 800b150:	2100      	movs	r1, #0
 800b152:	4620      	mov	r0, r4
 800b154:	9300      	str	r3, [sp, #0]
 800b156:	220d      	movs	r2, #13
 800b158:	460b      	mov	r3, r1
 800b15a:	9c06      	ldr	r4, [sp, #24]
 800b15c:	f7fb faf2 	bl	8006744 <_Unwind_VRS_Get>
 800b160:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b162:	6274      	str	r4, [r6, #36]	; 0x24
 800b164:	62b5      	str	r5, [r6, #40]	; 0x28
 800b166:	62f7      	str	r7, [r6, #44]	; 0x2c
 800b168:	f8c6 9030 	str.w	r9, [r6, #48]	; 0x30
 800b16c:	6233      	str	r3, [r6, #32]
 800b16e:	2006      	movs	r0, #6
 800b170:	e76d      	b.n	800b04e <__gxx_personality_v0+0x2e>
 800b172:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b174:	4413      	add	r3, r2
 800b176:	4599      	cmp	r9, r3
 800b178:	f0c0 8092 	bcc.w	800b2a0 <__gxx_personality_v0+0x280>
 800b17c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b17e:	459b      	cmp	fp, r3
 800b180:	d39f      	bcc.n	800b0c2 <__gxx_personality_v0+0xa2>
 800b182:	e7d8      	b.n	800b136 <__gxx_personality_v0+0x116>
 800b184:	f000 0008 	and.w	r0, r0, #8
 800b188:	f000 08ff 	and.w	r8, r0, #255	; 0xff
 800b18c:	b130      	cbz	r0, 800b19c <__gxx_personality_v0+0x17c>
 800b18e:	f04f 0902 	mov.w	r9, #2
 800b192:	e767      	b.n	800b064 <__gxx_personality_v0+0x44>
 800b194:	2008      	movs	r0, #8
 800b196:	b013      	add	sp, #76	; 0x4c
 800b198:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b19c:	a90c      	add	r1, sp, #48	; 0x30
 800b19e:	9100      	str	r1, [sp, #0]
 800b1a0:	9103      	str	r1, [sp, #12]
 800b1a2:	4610      	mov	r0, r2
 800b1a4:	4643      	mov	r3, r8
 800b1a6:	4641      	mov	r1, r8
 800b1a8:	220d      	movs	r2, #13
 800b1aa:	6a35      	ldr	r5, [r6, #32]
 800b1ac:	f7fb faca 	bl	8006744 <_Unwind_VRS_Get>
 800b1b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b1b2:	429d      	cmp	r5, r3
 800b1b4:	d1eb      	bne.n	800b18e <__gxx_personality_v0+0x16e>
 800b1b6:	aa12      	add	r2, sp, #72	; 0x48
 800b1b8:	4641      	mov	r1, r8
 800b1ba:	f842 6d2c 	str.w	r6, [r2, #-44]!
 800b1be:	4643      	mov	r3, r8
 800b1c0:	9200      	str	r2, [sp, #0]
 800b1c2:	4620      	mov	r0, r4
 800b1c4:	220c      	movs	r2, #12
 800b1c6:	f106 0528 	add.w	r5, r6, #40	; 0x28
 800b1ca:	f7fb fae3 	bl	8006794 <_Unwind_VRS_Set>
 800b1ce:	e895 02a0 	ldmia.w	r5, {r5, r7, r9}
 800b1d2:	f1b9 0f00 	cmp.w	r9, #0
 800b1d6:	f000 8115 	beq.w	800b404 <__gxx_personality_v0+0x3e4>
 800b1da:	f04f 0b03 	mov.w	fp, #3
 800b1de:	e03d      	b.n	800b25c <__gxx_personality_v0+0x23c>
 800b1e0:	f018 0f08 	tst.w	r8, #8
 800b1e4:	d036      	beq.n	800b254 <__gxx_personality_v0+0x234>
 800b1e6:	f1bb 0f01 	cmp.w	fp, #1
 800b1ea:	f000 811a 	beq.w	800b422 <__gxx_personality_v0+0x402>
 800b1ee:	2d00      	cmp	r5, #0
 800b1f0:	f2c0 8113 	blt.w	800b41a <__gxx_personality_v0+0x3fa>
 800b1f4:	ab12      	add	r3, sp, #72	; 0x48
 800b1f6:	2100      	movs	r1, #0
 800b1f8:	f843 6d28 	str.w	r6, [r3, #-40]!
 800b1fc:	460a      	mov	r2, r1
 800b1fe:	9300      	str	r3, [sp, #0]
 800b200:	4620      	mov	r0, r4
 800b202:	460b      	mov	r3, r1
 800b204:	f7fb fac6 	bl	8006794 <_Unwind_VRS_Set>
 800b208:	aa12      	add	r2, sp, #72	; 0x48
 800b20a:	2100      	movs	r1, #0
 800b20c:	f842 5d24 	str.w	r5, [r2, #-36]!
 800b210:	460b      	mov	r3, r1
 800b212:	9200      	str	r2, [sp, #0]
 800b214:	4620      	mov	r0, r4
 800b216:	2201      	movs	r2, #1
 800b218:	f7fb fabc 	bl	8006794 <_Unwind_VRS_Set>
 800b21c:	ad0a      	add	r5, sp, #40	; 0x28
 800b21e:	2100      	movs	r1, #0
 800b220:	460b      	mov	r3, r1
 800b222:	4620      	mov	r0, r4
 800b224:	220f      	movs	r2, #15
 800b226:	9500      	str	r5, [sp, #0]
 800b228:	f7fb fa8c 	bl	8006744 <_Unwind_VRS_Get>
 800b22c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b22e:	9500      	str	r5, [sp, #0]
 800b230:	f003 0301 	and.w	r3, r3, #1
 800b234:	2100      	movs	r1, #0
 800b236:	4620      	mov	r0, r4
 800b238:	220f      	movs	r2, #15
 800b23a:	ea49 0403 	orr.w	r4, r9, r3
 800b23e:	460b      	mov	r3, r1
 800b240:	940a      	str	r4, [sp, #40]	; 0x28
 800b242:	f7fb faa7 	bl	8006794 <_Unwind_VRS_Set>
 800b246:	f1bb 0f02 	cmp.w	fp, #2
 800b24a:	d036      	beq.n	800b2ba <__gxx_personality_v0+0x29a>
 800b24c:	2007      	movs	r0, #7
 800b24e:	b013      	add	sp, #76	; 0x4c
 800b250:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b254:	f1bb 0f01 	cmp.w	fp, #1
 800b258:	f000 80d4 	beq.w	800b404 <__gxx_personality_v0+0x3e4>
 800b25c:	2d00      	cmp	r5, #0
 800b25e:	dac9      	bge.n	800b1f4 <__gxx_personality_v0+0x1d4>
 800b260:	4639      	mov	r1, r7
 800b262:	9a03      	ldr	r2, [sp, #12]
 800b264:	4620      	mov	r0, r4
 800b266:	f7ff fe8f 	bl	800af88 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info>
 800b26a:	f89d 0044 	ldrb.w	r0, [sp, #68]	; 0x44
 800b26e:	4621      	mov	r1, r4
 800b270:	f7ff fe64 	bl	800af3c <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 800b274:	00aa      	lsls	r2, r5, #2
 800b276:	f082 0203 	eor.w	r2, r2, #3
 800b27a:	43d2      	mvns	r2, r2
 800b27c:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 800b27e:	900e      	str	r0, [sp, #56]	; 0x38
 800b280:	58bb      	ldr	r3, [r7, r2]
 800b282:	4417      	add	r7, r2
 800b284:	b133      	cbz	r3, 800b294 <__gxx_personality_v0+0x274>
 800b286:	463a      	mov	r2, r7
 800b288:	2300      	movs	r3, #0
 800b28a:	f852 1f04 	ldr.w	r1, [r2, #4]!
 800b28e:	3301      	adds	r3, #1
 800b290:	2900      	cmp	r1, #0
 800b292:	d1fa      	bne.n	800b28a <__gxx_personality_v0+0x26a>
 800b294:	2204      	movs	r2, #4
 800b296:	62b3      	str	r3, [r6, #40]	; 0x28
 800b298:	62f0      	str	r0, [r6, #44]	; 0x2c
 800b29a:	6377      	str	r7, [r6, #52]	; 0x34
 800b29c:	6332      	str	r2, [r6, #48]	; 0x30
 800b29e:	e7a9      	b.n	800b1f4 <__gxx_personality_v0+0x1d4>
 800b2a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b2a2:	b17b      	cbz	r3, 800b2c4 <__gxx_personality_v0+0x2a4>
 800b2a4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b2a6:	eb03 0902 	add.w	r9, r3, r2
 800b2aa:	b969      	cbnz	r1, 800b2c8 <__gxx_personality_v0+0x2a8>
 800b2ac:	f1b9 0f00 	cmp.w	r9, #0
 800b2b0:	f43f aec5 	beq.w	800b03e <__gxx_personality_v0+0x1e>
 800b2b4:	f04f 0b02 	mov.w	fp, #2
 800b2b8:	e741      	b.n	800b13e <__gxx_personality_v0+0x11e>
 800b2ba:	4630      	mov	r0, r6
 800b2bc:	f7ff fbc6 	bl	800aa4c <__cxa_begin_cleanup>
 800b2c0:	2007      	movs	r0, #7
 800b2c2:	e6c4      	b.n	800b04e <__gxx_personality_v0+0x2e>
 800b2c4:	4699      	mov	r9, r3
 800b2c6:	e7f0      	b.n	800b2aa <__gxx_personality_v0+0x28a>
 800b2c8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b2ca:	3901      	subs	r1, #1
 800b2cc:	1858      	adds	r0, r3, r1
 800b2ce:	f1b9 0f00 	cmp.w	r9, #0
 800b2d2:	f43f aeb4 	beq.w	800b03e <__gxx_personality_v0+0x1e>
 800b2d6:	2800      	cmp	r0, #0
 800b2d8:	d0ec      	beq.n	800b2b4 <__gxx_personality_v0+0x294>
 800b2da:	f018 0308 	ands.w	r3, r8, #8
 800b2de:	9305      	str	r3, [sp, #20]
 800b2e0:	d07c      	beq.n	800b3dc <__gxx_personality_v0+0x3bc>
 800b2e2:	2247      	movs	r2, #71	; 0x47
 800b2e4:	234e      	movs	r3, #78	; 0x4e
 800b2e6:	2155      	movs	r1, #85	; 0x55
 800b2e8:	7032      	strb	r2, [r6, #0]
 800b2ea:	7073      	strb	r3, [r6, #1]
 800b2ec:	2243      	movs	r2, #67	; 0x43
 800b2ee:	2346      	movs	r3, #70	; 0x46
 800b2f0:	70b1      	strb	r1, [r6, #2]
 800b2f2:	70f2      	strb	r2, [r6, #3]
 800b2f4:	214f      	movs	r1, #79	; 0x4f
 800b2f6:	2252      	movs	r2, #82	; 0x52
 800b2f8:	7133      	strb	r3, [r6, #4]
 800b2fa:	2300      	movs	r3, #0
 800b2fc:	7171      	strb	r1, [r6, #5]
 800b2fe:	71b2      	strb	r2, [r6, #6]
 800b300:	71f3      	strb	r3, [r6, #7]
 800b302:	f04f 0b00 	mov.w	fp, #0
 800b306:	9404      	str	r4, [sp, #16]
 800b308:	a908      	add	r1, sp, #32
 800b30a:	f7ff fda5 	bl	800ae58 <_ZL12read_sleb128PKhPl>
 800b30e:	a909      	add	r1, sp, #36	; 0x24
 800b310:	4682      	mov	sl, r0
 800b312:	f7ff fda1 	bl	800ae58 <_ZL12read_sleb128PKhPl>
 800b316:	9b08      	ldr	r3, [sp, #32]
 800b318:	2b00      	cmp	r3, #0
 800b31a:	d02f      	beq.n	800b37c <__gxx_personality_v0+0x35c>
 800b31c:	dd31      	ble.n	800b382 <__gxx_personality_v0+0x362>
 800b31e:	f89d 0044 	ldrb.w	r0, [sp, #68]	; 0x44
 800b322:	28ff      	cmp	r0, #255	; 0xff
 800b324:	d058      	beq.n	800b3d8 <__gxx_personality_v0+0x3b8>
 800b326:	f000 0207 	and.w	r2, r0, #7
 800b32a:	2a04      	cmp	r2, #4
 800b32c:	f63f ae92 	bhi.w	800b054 <__gxx_personality_v0+0x34>
 800b330:	a101      	add	r1, pc, #4	; (adr r1, 800b338 <__gxx_personality_v0+0x318>)
 800b332:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800b336:	bf00      	nop
 800b338:	0800b377 	.word	0x0800b377
 800b33c:	0800b055 	.word	0x0800b055
 800b340:	0800b371 	.word	0x0800b371
 800b344:	0800b377 	.word	0x0800b377
 800b348:	0800b34d 	.word	0x0800b34d
 800b34c:	00db      	lsls	r3, r3, #3
 800b34e:	425a      	negs	r2, r3
 800b350:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b352:	990e      	ldr	r1, [sp, #56]	; 0x38
 800b354:	441a      	add	r2, r3
 800b356:	ab0a      	add	r3, sp, #40	; 0x28
 800b358:	f7ff fd98 	bl	800ae8c <_ZL28read_encoded_value_with_basehjPKhPj>
 800b35c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b35e:	b1f9      	cbz	r1, 800b3a0 <__gxx_personality_v0+0x380>
 800b360:	2e00      	cmp	r6, #0
 800b362:	d152      	bne.n	800b40a <__gxx_personality_v0+0x3ea>
 800b364:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b366:	2b00      	cmp	r3, #0
 800b368:	d043      	beq.n	800b3f2 <__gxx_personality_v0+0x3d2>
 800b36a:	eb0a 0003 	add.w	r0, sl, r3
 800b36e:	e7cb      	b.n	800b308 <__gxx_personality_v0+0x2e8>
 800b370:	005b      	lsls	r3, r3, #1
 800b372:	425a      	negs	r2, r3
 800b374:	e7ec      	b.n	800b350 <__gxx_personality_v0+0x330>
 800b376:	009b      	lsls	r3, r3, #2
 800b378:	425a      	negs	r2, r3
 800b37a:	e7e9      	b.n	800b350 <__gxx_personality_v0+0x330>
 800b37c:	f04f 0b01 	mov.w	fp, #1
 800b380:	e7f0      	b.n	800b364 <__gxx_personality_v0+0x344>
 800b382:	3301      	adds	r3, #1
 800b384:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
 800b388:	b10e      	cbz	r6, 800b38e <__gxx_personality_v0+0x36e>
 800b38a:	9a05      	ldr	r2, [sp, #20]
 800b38c:	b16a      	cbz	r2, 800b3aa <__gxx_personality_v0+0x38a>
 800b38e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b390:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b394:	f1d3 0301 	rsbs	r3, r3, #1
 800b398:	bf38      	it	cc
 800b39a:	2300      	movcc	r3, #0
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d0e1      	beq.n	800b364 <__gxx_personality_v0+0x344>
 800b3a0:	9c04      	ldr	r4, [sp, #16]
 800b3a2:	9d08      	ldr	r5, [sp, #32]
 800b3a4:	f04f 0b03 	mov.w	fp, #3
 800b3a8:	e6ca      	b.n	800b140 <__gxx_personality_v0+0x120>
 800b3aa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b3ac:	9806      	ldr	r0, [sp, #24]
 800b3ae:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800b3b2:	900b      	str	r0, [sp, #44]	; 0x2c
 800b3b4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b3b8:	461c      	mov	r4, r3
 800b3ba:	b919      	cbnz	r1, 800b3c4 <__gxx_personality_v0+0x3a4>
 800b3bc:	e017      	b.n	800b3ee <__gxx_personality_v0+0x3ce>
 800b3be:	f854 1f04 	ldr.w	r1, [r4, #4]!
 800b3c2:	b1a1      	cbz	r1, 800b3ee <__gxx_personality_v0+0x3ce>
 800b3c4:	4421      	add	r1, r4
 800b3c6:	4630      	mov	r0, r6
 800b3c8:	2200      	movs	r2, #0
 800b3ca:	462b      	mov	r3, r5
 800b3cc:	f7ff fae8 	bl	800a9a0 <__cxa_type_match>
 800b3d0:	2800      	cmp	r0, #0
 800b3d2:	d0f4      	beq.n	800b3be <__gxx_personality_v0+0x39e>
 800b3d4:	2300      	movs	r3, #0
 800b3d6:	e7e1      	b.n	800b39c <__gxx_personality_v0+0x37c>
 800b3d8:	2200      	movs	r2, #0
 800b3da:	e7b9      	b.n	800b350 <__gxx_personality_v0+0x330>
 800b3dc:	79f3      	ldrb	r3, [r6, #7]
 800b3de:	2b01      	cmp	r3, #1
 800b3e0:	bf0c      	ite	eq
 800b3e2:	f856 3c20 	ldreq.w	r3, [r6, #-32]
 800b3e6:	f106 0358 	addne.w	r3, r6, #88	; 0x58
 800b3ea:	9306      	str	r3, [sp, #24]
 800b3ec:	e789      	b.n	800b302 <__gxx_personality_v0+0x2e2>
 800b3ee:	2301      	movs	r3, #1
 800b3f0:	e7d4      	b.n	800b39c <__gxx_personality_v0+0x37c>
 800b3f2:	9c04      	ldr	r4, [sp, #16]
 800b3f4:	f1bb 0f00 	cmp.w	fp, #0
 800b3f8:	f43f ae21 	beq.w	800b03e <__gxx_personality_v0+0x1e>
 800b3fc:	461d      	mov	r5, r3
 800b3fe:	f04f 0b02 	mov.w	fp, #2
 800b402:	e69d      	b.n	800b140 <__gxx_personality_v0+0x120>
 800b404:	4630      	mov	r0, r6
 800b406:	f7ff fbc5 	bl	800ab94 <__cxa_call_terminate>
 800b40a:	4630      	mov	r0, r6
 800b40c:	2200      	movs	r2, #0
 800b40e:	ab06      	add	r3, sp, #24
 800b410:	f7ff fac6 	bl	800a9a0 <__cxa_type_match>
 800b414:	2800      	cmp	r0, #0
 800b416:	d1c3      	bne.n	800b3a0 <__gxx_personality_v0+0x380>
 800b418:	e7a4      	b.n	800b364 <__gxx_personality_v0+0x344>
 800b41a:	f000 f8e1 	bl	800b5e0 <_ZSt10unexpectedv>
 800b41e:	f000 f833 	bl	800b488 <__cxa_begin_catch>
 800b422:	f000 f8d1 	bl	800b5c8 <_ZSt9terminatev>
 800b426:	bf00      	nop

0800b428 <_ZNSt9exceptionD1Ev>:
 800b428:	4b01      	ldr	r3, [pc, #4]	; (800b430 <_ZNSt9exceptionD1Ev+0x8>)
 800b42a:	6003      	str	r3, [r0, #0]
 800b42c:	4770      	bx	lr
 800b42e:	bf00      	nop
 800b430:	0800fd20 	.word	0x0800fd20

0800b434 <_ZNSt13bad_exceptionD1Ev>:
 800b434:	4b01      	ldr	r3, [pc, #4]	; (800b43c <_ZNSt13bad_exceptionD1Ev+0x8>)
 800b436:	6003      	str	r3, [r0, #0]
 800b438:	4770      	bx	lr
 800b43a:	bf00      	nop
 800b43c:	0800fd20 	.word	0x0800fd20

0800b440 <_ZNKSt9exception4whatEv>:
 800b440:	4800      	ldr	r0, [pc, #0]	; (800b444 <_ZNKSt9exception4whatEv+0x4>)
 800b442:	4770      	bx	lr
 800b444:	0800fd54 	.word	0x0800fd54

0800b448 <_ZNKSt13bad_exception4whatEv>:
 800b448:	4800      	ldr	r0, [pc, #0]	; (800b44c <_ZNKSt13bad_exception4whatEv+0x4>)
 800b44a:	4770      	bx	lr
 800b44c:	0800fd64 	.word	0x0800fd64

0800b450 <_ZNSt9exceptionD0Ev>:
 800b450:	b510      	push	{r4, lr}
 800b452:	4b03      	ldr	r3, [pc, #12]	; (800b460 <_ZNSt9exceptionD0Ev+0x10>)
 800b454:	6003      	str	r3, [r0, #0]
 800b456:	4604      	mov	r4, r0
 800b458:	f000 f958 	bl	800b70c <_ZdlPv>
 800b45c:	4620      	mov	r0, r4
 800b45e:	bd10      	pop	{r4, pc}
 800b460:	0800fd20 	.word	0x0800fd20

0800b464 <_ZNSt13bad_exceptionD0Ev>:
 800b464:	b510      	push	{r4, lr}
 800b466:	4b03      	ldr	r3, [pc, #12]	; (800b474 <_ZNSt13bad_exceptionD0Ev+0x10>)
 800b468:	6003      	str	r3, [r0, #0]
 800b46a:	4604      	mov	r4, r0
 800b46c:	f000 f94e 	bl	800b70c <_ZdlPv>
 800b470:	4620      	mov	r0, r4
 800b472:	bd10      	pop	{r4, pc}
 800b474:	0800fd20 	.word	0x0800fd20

0800b478 <__cxa_get_globals_fast>:
 800b478:	4800      	ldr	r0, [pc, #0]	; (800b47c <__cxa_get_globals_fast+0x4>)
 800b47a:	4770      	bx	lr
 800b47c:	20000f38 	.word	0x20000f38

0800b480 <__cxa_get_globals>:
 800b480:	4800      	ldr	r0, [pc, #0]	; (800b484 <__cxa_get_globals+0x4>)
 800b482:	4770      	bx	lr
 800b484:	20000f38 	.word	0x20000f38

0800b488 <__cxa_begin_catch>:
 800b488:	b538      	push	{r3, r4, r5, lr}
 800b48a:	4604      	mov	r4, r0
 800b48c:	f7ff fff8 	bl	800b480 <__cxa_get_globals>
 800b490:	7821      	ldrb	r1, [r4, #0]
 800b492:	6803      	ldr	r3, [r0, #0]
 800b494:	2947      	cmp	r1, #71	; 0x47
 800b496:	f1a4 0220 	sub.w	r2, r4, #32
 800b49a:	d005      	beq.n	800b4a8 <__cxa_begin_catch+0x20>
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d131      	bne.n	800b504 <__cxa_begin_catch+0x7c>
 800b4a0:	461c      	mov	r4, r3
 800b4a2:	6002      	str	r2, [r0, #0]
 800b4a4:	4620      	mov	r0, r4
 800b4a6:	bd38      	pop	{r3, r4, r5, pc}
 800b4a8:	7861      	ldrb	r1, [r4, #1]
 800b4aa:	294e      	cmp	r1, #78	; 0x4e
 800b4ac:	d1f6      	bne.n	800b49c <__cxa_begin_catch+0x14>
 800b4ae:	78a1      	ldrb	r1, [r4, #2]
 800b4b0:	2955      	cmp	r1, #85	; 0x55
 800b4b2:	d1f3      	bne.n	800b49c <__cxa_begin_catch+0x14>
 800b4b4:	78e1      	ldrb	r1, [r4, #3]
 800b4b6:	2943      	cmp	r1, #67	; 0x43
 800b4b8:	d1f0      	bne.n	800b49c <__cxa_begin_catch+0x14>
 800b4ba:	7921      	ldrb	r1, [r4, #4]
 800b4bc:	2943      	cmp	r1, #67	; 0x43
 800b4be:	d1ed      	bne.n	800b49c <__cxa_begin_catch+0x14>
 800b4c0:	7961      	ldrb	r1, [r4, #5]
 800b4c2:	292b      	cmp	r1, #43	; 0x2b
 800b4c4:	d1ea      	bne.n	800b49c <__cxa_begin_catch+0x14>
 800b4c6:	79a1      	ldrb	r1, [r4, #6]
 800b4c8:	292b      	cmp	r1, #43	; 0x2b
 800b4ca:	d1e7      	bne.n	800b49c <__cxa_begin_catch+0x14>
 800b4cc:	79e1      	ldrb	r1, [r4, #7]
 800b4ce:	2901      	cmp	r1, #1
 800b4d0:	d8e4      	bhi.n	800b49c <__cxa_begin_catch+0x14>
 800b4d2:	f854 5c0c 	ldr.w	r5, [r4, #-12]
 800b4d6:	2d00      	cmp	r5, #0
 800b4d8:	db11      	blt.n	800b4fe <__cxa_begin_catch+0x76>
 800b4da:	3501      	adds	r5, #1
 800b4dc:	6841      	ldr	r1, [r0, #4]
 800b4de:	f844 5c0c 	str.w	r5, [r4, #-12]
 800b4e2:	429a      	cmp	r2, r3
 800b4e4:	f101 31ff 	add.w	r1, r1, #4294967295
 800b4e8:	6041      	str	r1, [r0, #4]
 800b4ea:	bf1c      	itt	ne
 800b4ec:	f844 3c10 	strne.w	r3, [r4, #-16]
 800b4f0:	6002      	strne	r2, [r0, #0]
 800b4f2:	4620      	mov	r0, r4
 800b4f4:	6a64      	ldr	r4, [r4, #36]	; 0x24
 800b4f6:	f7fb f91b 	bl	8006730 <_Unwind_Complete>
 800b4fa:	4620      	mov	r0, r4
 800b4fc:	bd38      	pop	{r3, r4, r5, pc}
 800b4fe:	f1c5 0501 	rsb	r5, r5, #1
 800b502:	e7eb      	b.n	800b4dc <__cxa_begin_catch+0x54>
 800b504:	f000 f860 	bl	800b5c8 <_ZSt9terminatev>
 800b508:	3101      	adds	r1, #1
 800b50a:	d001      	beq.n	800b510 <__cxa_begin_catch+0x88>
 800b50c:	f7ff fa42 	bl	800a994 <__cxa_end_cleanup>
 800b510:	f7ff fb50 	bl	800abb4 <__cxa_call_unexpected>

0800b514 <__cxa_end_catch>:
 800b514:	b508      	push	{r3, lr}
 800b516:	f7ff ffaf 	bl	800b478 <__cxa_get_globals_fast>
 800b51a:	4602      	mov	r2, r0
 800b51c:	6800      	ldr	r0, [r0, #0]
 800b51e:	2800      	cmp	r0, #0
 800b520:	d03d      	beq.n	800b59e <__cxa_end_catch+0x8a>
 800b522:	f890 1020 	ldrb.w	r1, [r0, #32]
 800b526:	2947      	cmp	r1, #71	; 0x47
 800b528:	d006      	beq.n	800b538 <__cxa_end_catch+0x24>
 800b52a:	2100      	movs	r1, #0
 800b52c:	3020      	adds	r0, #32
 800b52e:	6011      	str	r1, [r2, #0]
 800b530:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800b534:	f7fb b8fe 	b.w	8006734 <_Unwind_DeleteException>
 800b538:	f890 1021 	ldrb.w	r1, [r0, #33]	; 0x21
 800b53c:	294e      	cmp	r1, #78	; 0x4e
 800b53e:	d1f4      	bne.n	800b52a <__cxa_end_catch+0x16>
 800b540:	f890 1022 	ldrb.w	r1, [r0, #34]	; 0x22
 800b544:	2955      	cmp	r1, #85	; 0x55
 800b546:	d1f0      	bne.n	800b52a <__cxa_end_catch+0x16>
 800b548:	f890 1023 	ldrb.w	r1, [r0, #35]	; 0x23
 800b54c:	2943      	cmp	r1, #67	; 0x43
 800b54e:	d1ec      	bne.n	800b52a <__cxa_end_catch+0x16>
 800b550:	f890 1024 	ldrb.w	r1, [r0, #36]	; 0x24
 800b554:	2943      	cmp	r1, #67	; 0x43
 800b556:	d1e8      	bne.n	800b52a <__cxa_end_catch+0x16>
 800b558:	f890 1025 	ldrb.w	r1, [r0, #37]	; 0x25
 800b55c:	292b      	cmp	r1, #43	; 0x2b
 800b55e:	d1e4      	bne.n	800b52a <__cxa_end_catch+0x16>
 800b560:	f890 1026 	ldrb.w	r1, [r0, #38]	; 0x26
 800b564:	292b      	cmp	r1, #43	; 0x2b
 800b566:	d1e0      	bne.n	800b52a <__cxa_end_catch+0x16>
 800b568:	f890 1027 	ldrb.w	r1, [r0, #39]	; 0x27
 800b56c:	2901      	cmp	r1, #1
 800b56e:	d8dc      	bhi.n	800b52a <__cxa_end_catch+0x16>
 800b570:	6941      	ldr	r1, [r0, #20]
 800b572:	2900      	cmp	r1, #0
 800b574:	db05      	blt.n	800b582 <__cxa_end_catch+0x6e>
 800b576:	3901      	subs	r1, #1
 800b578:	d008      	beq.n	800b58c <__cxa_end_catch+0x78>
 800b57a:	1c4b      	adds	r3, r1, #1
 800b57c:	d00d      	beq.n	800b59a <__cxa_end_catch+0x86>
 800b57e:	6141      	str	r1, [r0, #20]
 800b580:	bd08      	pop	{r3, pc}
 800b582:	3101      	adds	r1, #1
 800b584:	d1fb      	bne.n	800b57e <__cxa_end_catch+0x6a>
 800b586:	6903      	ldr	r3, [r0, #16]
 800b588:	6013      	str	r3, [r2, #0]
 800b58a:	e7f8      	b.n	800b57e <__cxa_end_catch+0x6a>
 800b58c:	6901      	ldr	r1, [r0, #16]
 800b58e:	6011      	str	r1, [r2, #0]
 800b590:	3020      	adds	r0, #32
 800b592:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800b596:	f7fb b8cd 	b.w	8006734 <_Unwind_DeleteException>
 800b59a:	f000 f815 	bl	800b5c8 <_ZSt9terminatev>
 800b59e:	bd08      	pop	{r3, pc}

0800b5a0 <_ZN10__cxxabiv111__terminateEPFvvE>:
 800b5a0:	b508      	push	{r3, lr}
 800b5a2:	4780      	blx	r0
 800b5a4:	f000 f9f6 	bl	800b994 <abort>
 800b5a8:	f7ff ff6e 	bl	800b488 <__cxa_begin_catch>
 800b5ac:	f000 f9f2 	bl	800b994 <abort>
 800b5b0:	460c      	mov	r4, r1
 800b5b2:	4605      	mov	r5, r0
 800b5b4:	f7ff ffae 	bl	800b514 <__cxa_end_catch>
 800b5b8:	3401      	adds	r4, #1
 800b5ba:	d001      	beq.n	800b5c0 <_ZN10__cxxabiv111__terminateEPFvvE+0x20>
 800b5bc:	f7ff f9ea 	bl	800a994 <__cxa_end_cleanup>
 800b5c0:	4628      	mov	r0, r5
 800b5c2:	f7ff faf7 	bl	800abb4 <__cxa_call_unexpected>
 800b5c6:	bf00      	nop

0800b5c8 <_ZSt9terminatev>:
 800b5c8:	b508      	push	{r3, lr}
 800b5ca:	4b02      	ldr	r3, [pc, #8]	; (800b5d4 <_ZSt9terminatev+0xc>)
 800b5cc:	6818      	ldr	r0, [r3, #0]
 800b5ce:	f7ff ffe7 	bl	800b5a0 <_ZN10__cxxabiv111__terminateEPFvvE>
 800b5d2:	bf00      	nop
 800b5d4:	2000012c 	.word	0x2000012c

0800b5d8 <_ZN10__cxxabiv112__unexpectedEPFvvE>:
 800b5d8:	b508      	push	{r3, lr}
 800b5da:	4780      	blx	r0
 800b5dc:	f7ff fff4 	bl	800b5c8 <_ZSt9terminatev>

0800b5e0 <_ZSt10unexpectedv>:
 800b5e0:	b508      	push	{r3, lr}
 800b5e2:	4b02      	ldr	r3, [pc, #8]	; (800b5ec <_ZSt10unexpectedv+0xc>)
 800b5e4:	6818      	ldr	r0, [r3, #0]
 800b5e6:	f7ff fff7 	bl	800b5d8 <_ZN10__cxxabiv112__unexpectedEPFvvE>
 800b5ea:	bf00      	nop
 800b5ec:	20000128 	.word	0x20000128

0800b5f0 <_ZN10__cxxabiv120__si_class_type_infoD1Ev>:
 800b5f0:	b510      	push	{r4, lr}
 800b5f2:	4b03      	ldr	r3, [pc, #12]	; (800b600 <_ZN10__cxxabiv120__si_class_type_infoD1Ev+0x10>)
 800b5f4:	6003      	str	r3, [r0, #0]
 800b5f6:	4604      	mov	r4, r0
 800b5f8:	f000 f938 	bl	800b86c <_ZN10__cxxabiv117__class_type_infoD1Ev>
 800b5fc:	4620      	mov	r0, r4
 800b5fe:	bd10      	pop	{r4, pc}
 800b600:	0800fe08 	.word	0x0800fe08

0800b604 <_ZN10__cxxabiv120__si_class_type_infoD0Ev>:
 800b604:	b510      	push	{r4, lr}
 800b606:	4b05      	ldr	r3, [pc, #20]	; (800b61c <_ZN10__cxxabiv120__si_class_type_infoD0Ev+0x18>)
 800b608:	6003      	str	r3, [r0, #0]
 800b60a:	4604      	mov	r4, r0
 800b60c:	f000 f92e 	bl	800b86c <_ZN10__cxxabiv117__class_type_infoD1Ev>
 800b610:	4620      	mov	r0, r4
 800b612:	f000 f87b 	bl	800b70c <_ZdlPv>
 800b616:	4620      	mov	r0, r4
 800b618:	bd10      	pop	{r4, pc}
 800b61a:	bf00      	nop
 800b61c:	0800fe08 	.word	0x0800fe08

0800b620 <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_>:
 800b620:	b570      	push	{r4, r5, r6, lr}
 800b622:	b084      	sub	sp, #16
 800b624:	460d      	mov	r5, r1
 800b626:	9c08      	ldr	r4, [sp, #32]
 800b628:	4294      	cmp	r4, r2
 800b62a:	4606      	mov	r6, r0
 800b62c:	d007      	beq.n	800b63e <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x1e>
 800b62e:	68b0      	ldr	r0, [r6, #8]
 800b630:	6806      	ldr	r6, [r0, #0]
 800b632:	9400      	str	r4, [sp, #0]
 800b634:	4629      	mov	r1, r5
 800b636:	6a34      	ldr	r4, [r6, #32]
 800b638:	47a0      	blx	r4
 800b63a:	b004      	add	sp, #16
 800b63c:	bd70      	pop	{r4, r5, r6, pc}
 800b63e:	4619      	mov	r1, r3
 800b640:	9203      	str	r2, [sp, #12]
 800b642:	9302      	str	r3, [sp, #8]
 800b644:	f000 f97e 	bl	800b944 <_ZNKSt9type_infoeqERKS_>
 800b648:	9a03      	ldr	r2, [sp, #12]
 800b64a:	9b02      	ldr	r3, [sp, #8]
 800b64c:	2800      	cmp	r0, #0
 800b64e:	d0ee      	beq.n	800b62e <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0xe>
 800b650:	2006      	movs	r0, #6
 800b652:	e7f2      	b.n	800b63a <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x1a>

0800b654 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE>:
 800b654:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b658:	b085      	sub	sp, #20
 800b65a:	4688      	mov	r8, r1
 800b65c:	4619      	mov	r1, r3
 800b65e:	461f      	mov	r7, r3
 800b660:	4692      	mov	sl, r2
 800b662:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800b664:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
 800b668:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800b66a:	4683      	mov	fp, r0
 800b66c:	f000 f96a 	bl	800b944 <_ZNKSt9type_infoeqERKS_>
 800b670:	4604      	mov	r4, r0
 800b672:	b198      	cbz	r0, 800b69c <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x48>
 800b674:	f1b8 0f00 	cmp.w	r8, #0
 800b678:	602e      	str	r6, [r5, #0]
 800b67a:	f885 a004 	strb.w	sl, [r5, #4]
 800b67e:	db22      	blt.n	800b6c6 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x72>
 800b680:	4446      	add	r6, r8
 800b682:	2400      	movs	r4, #0
 800b684:	45b1      	cmp	r9, r6
 800b686:	bf14      	ite	ne
 800b688:	f04f 0901 	movne.w	r9, #1
 800b68c:	f04f 0906 	moveq.w	r9, #6
 800b690:	4620      	mov	r0, r4
 800b692:	f885 9006 	strb.w	r9, [r5, #6]
 800b696:	b005      	add	sp, #20
 800b698:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b69c:	454e      	cmp	r6, r9
 800b69e:	d017      	beq.n	800b6d0 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x7c>
 800b6a0:	f8db 0008 	ldr.w	r0, [fp, #8]
 800b6a4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b6a6:	6804      	ldr	r4, [r0, #0]
 800b6a8:	9301      	str	r3, [sp, #4]
 800b6aa:	9600      	str	r6, [sp, #0]
 800b6ac:	f8cd 9008 	str.w	r9, [sp, #8]
 800b6b0:	9503      	str	r5, [sp, #12]
 800b6b2:	69e4      	ldr	r4, [r4, #28]
 800b6b4:	4641      	mov	r1, r8
 800b6b6:	4652      	mov	r2, sl
 800b6b8:	463b      	mov	r3, r7
 800b6ba:	47a0      	blx	r4
 800b6bc:	4604      	mov	r4, r0
 800b6be:	4620      	mov	r0, r4
 800b6c0:	b005      	add	sp, #20
 800b6c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6c6:	f118 0f02 	cmn.w	r8, #2
 800b6ca:	d00a      	beq.n	800b6e2 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x8e>
 800b6cc:	2400      	movs	r4, #0
 800b6ce:	e7f6      	b.n	800b6be <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x6a>
 800b6d0:	4658      	mov	r0, fp
 800b6d2:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800b6d4:	f000 f936 	bl	800b944 <_ZNKSt9type_infoeqERKS_>
 800b6d8:	2800      	cmp	r0, #0
 800b6da:	d0e1      	beq.n	800b6a0 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x4c>
 800b6dc:	f885 a005 	strb.w	sl, [r5, #5]
 800b6e0:	e7ed      	b.n	800b6be <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x6a>
 800b6e2:	2301      	movs	r3, #1
 800b6e4:	71ab      	strb	r3, [r5, #6]
 800b6e6:	2400      	movs	r4, #0
 800b6e8:	e7e9      	b.n	800b6be <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x6a>
 800b6ea:	bf00      	nop

0800b6ec <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE>:
 800b6ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6ee:	4607      	mov	r7, r0
 800b6f0:	460e      	mov	r6, r1
 800b6f2:	4615      	mov	r5, r2
 800b6f4:	461c      	mov	r4, r3
 800b6f6:	f000 f8d1 	bl	800b89c <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>
 800b6fa:	b930      	cbnz	r0, 800b70a <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x1e>
 800b6fc:	68b8      	ldr	r0, [r7, #8]
 800b6fe:	6807      	ldr	r7, [r0, #0]
 800b700:	4623      	mov	r3, r4
 800b702:	4631      	mov	r1, r6
 800b704:	462a      	mov	r2, r5
 800b706:	69bc      	ldr	r4, [r7, #24]
 800b708:	47a0      	blx	r4
 800b70a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b70c <_ZdlPv>:
 800b70c:	b108      	cbz	r0, 800b712 <_ZdlPv+0x6>
 800b70e:	f000 bb87 	b.w	800be20 <free>
 800b712:	4770      	bx	lr

0800b714 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv>:
 800b714:	b570      	push	{r4, r5, r6, lr}
 800b716:	4b3d      	ldr	r3, [pc, #244]	; (800b80c <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xf8>)
 800b718:	781a      	ldrb	r2, [r3, #0]
 800b71a:	b082      	sub	sp, #8
 800b71c:	2a00      	cmp	r2, #0
 800b71e:	d136      	bne.n	800b78e <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x7a>
 800b720:	2401      	movs	r4, #1
 800b722:	701c      	strb	r4, [r3, #0]
 800b724:	f000 f928 	bl	800b978 <__cxa_current_exception_type>
 800b728:	2800      	cmp	r0, #0
 800b72a:	d05c      	beq.n	800b7e6 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xd2>
 800b72c:	6840      	ldr	r0, [r0, #4]
 800b72e:	7803      	ldrb	r3, [r0, #0]
 800b730:	2b2a      	cmp	r3, #42	; 0x2a
 800b732:	ab02      	add	r3, sp, #8
 800b734:	bf0c      	ite	eq
 800b736:	1905      	addeq	r5, r0, r4
 800b738:	4605      	movne	r5, r0
 800b73a:	2100      	movs	r1, #0
 800b73c:	f04f 32ff 	mov.w	r2, #4294967295
 800b740:	f843 2d04 	str.w	r2, [r3, #-4]!
 800b744:	4c32      	ldr	r4, [pc, #200]	; (800b810 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xfc>)
 800b746:	460a      	mov	r2, r1
 800b748:	4628      	mov	r0, r5
 800b74a:	f7fa f88f 	bl	800586c <__cxa_demangle>
 800b74e:	6823      	ldr	r3, [r4, #0]
 800b750:	4606      	mov	r6, r0
 800b752:	68db      	ldr	r3, [r3, #12]
 800b754:	482f      	ldr	r0, [pc, #188]	; (800b814 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x100>)
 800b756:	2101      	movs	r1, #1
 800b758:	2230      	movs	r2, #48	; 0x30
 800b75a:	f000 fb23 	bl	800bda4 <fwrite>
 800b75e:	9b01      	ldr	r3, [sp, #4]
 800b760:	b17b      	cbz	r3, 800b782 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x6e>
 800b762:	6823      	ldr	r3, [r4, #0]
 800b764:	4628      	mov	r0, r5
 800b766:	68d9      	ldr	r1, [r3, #12]
 800b768:	f000 f984 	bl	800ba74 <fputs>
 800b76c:	6823      	ldr	r3, [r4, #0]
 800b76e:	482a      	ldr	r0, [pc, #168]	; (800b818 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x104>)
 800b770:	68db      	ldr	r3, [r3, #12]
 800b772:	2101      	movs	r1, #1
 800b774:	2202      	movs	r2, #2
 800b776:	f000 fb15 	bl	800bda4 <fwrite>
 800b77a:	9b01      	ldr	r3, [sp, #4]
 800b77c:	b18b      	cbz	r3, 800b7a2 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x8e>
 800b77e:	f7ff fb33 	bl	800ade8 <__cxa_rethrow>
 800b782:	6823      	ldr	r3, [r4, #0]
 800b784:	4630      	mov	r0, r6
 800b786:	68d9      	ldr	r1, [r3, #12]
 800b788:	f000 f974 	bl	800ba74 <fputs>
 800b78c:	e7ee      	b.n	800b76c <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x58>
 800b78e:	4b20      	ldr	r3, [pc, #128]	; (800b810 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xfc>)
 800b790:	4822      	ldr	r0, [pc, #136]	; (800b81c <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x108>)
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	2101      	movs	r1, #1
 800b796:	68db      	ldr	r3, [r3, #12]
 800b798:	221d      	movs	r2, #29
 800b79a:	f000 fb03 	bl	800bda4 <fwrite>
 800b79e:	f000 f8f9 	bl	800b994 <abort>
 800b7a2:	4630      	mov	r0, r6
 800b7a4:	f000 fb3c 	bl	800be20 <free>
 800b7a8:	e7e9      	b.n	800b77e <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x6a>
 800b7aa:	2901      	cmp	r1, #1
 800b7ac:	460d      	mov	r5, r1
 800b7ae:	d127      	bne.n	800b800 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xec>
 800b7b0:	f7ff fe6a 	bl	800b488 <__cxa_begin_catch>
 800b7b4:	6803      	ldr	r3, [r0, #0]
 800b7b6:	689b      	ldr	r3, [r3, #8]
 800b7b8:	4798      	blx	r3
 800b7ba:	6823      	ldr	r3, [r4, #0]
 800b7bc:	4606      	mov	r6, r0
 800b7be:	68db      	ldr	r3, [r3, #12]
 800b7c0:	4817      	ldr	r0, [pc, #92]	; (800b820 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x10c>)
 800b7c2:	4629      	mov	r1, r5
 800b7c4:	220b      	movs	r2, #11
 800b7c6:	f000 faed 	bl	800bda4 <fwrite>
 800b7ca:	6823      	ldr	r3, [r4, #0]
 800b7cc:	4630      	mov	r0, r6
 800b7ce:	68d9      	ldr	r1, [r3, #12]
 800b7d0:	f000 f950 	bl	800ba74 <fputs>
 800b7d4:	6823      	ldr	r3, [r4, #0]
 800b7d6:	200a      	movs	r0, #10
 800b7d8:	68d9      	ldr	r1, [r3, #12]
 800b7da:	f000 f907 	bl	800b9ec <fputc>
 800b7de:	f7ff fe99 	bl	800b514 <__cxa_end_catch>
 800b7e2:	f000 f8d7 	bl	800b994 <abort>
 800b7e6:	4b0a      	ldr	r3, [pc, #40]	; (800b810 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xfc>)
 800b7e8:	480e      	ldr	r0, [pc, #56]	; (800b824 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x110>)
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	4621      	mov	r1, r4
 800b7ee:	68db      	ldr	r3, [r3, #12]
 800b7f0:	222d      	movs	r2, #45	; 0x2d
 800b7f2:	f000 fad7 	bl	800bda4 <fwrite>
 800b7f6:	e7f4      	b.n	800b7e2 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xce>
 800b7f8:	f7ff fe8c 	bl	800b514 <__cxa_end_catch>
 800b7fc:	f7ff f8ca 	bl	800a994 <__cxa_end_cleanup>
 800b800:	f7ff fe42 	bl	800b488 <__cxa_begin_catch>
 800b804:	f7ff fe86 	bl	800b514 <__cxa_end_catch>
 800b808:	e7eb      	b.n	800b7e2 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xce>
 800b80a:	bf00      	nop
 800b80c:	20000f44 	.word	0x20000f44
 800b810:	20000220 	.word	0x20000220
 800b814:	0800fe84 	.word	0x0800fe84
 800b818:	0800feb8 	.word	0x0800feb8
 800b81c:	0800fe64 	.word	0x0800fe64
 800b820:	0800feec 	.word	0x0800feec
 800b824:	0800febc 	.word	0x0800febc

0800b828 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PPv>:
 800b828:	b570      	push	{r4, r5, r6, lr}
 800b82a:	6803      	ldr	r3, [r0, #0]
 800b82c:	b084      	sub	sp, #16
 800b82e:	2400      	movs	r4, #0
 800b830:	699e      	ldr	r6, [r3, #24]
 800b832:	9400      	str	r4, [sp, #0]
 800b834:	2310      	movs	r3, #16
 800b836:	4615      	mov	r5, r2
 800b838:	9302      	str	r3, [sp, #8]
 800b83a:	6812      	ldr	r2, [r2, #0]
 800b83c:	f88d 4004 	strb.w	r4, [sp, #4]
 800b840:	466b      	mov	r3, sp
 800b842:	9403      	str	r4, [sp, #12]
 800b844:	47b0      	blx	r6
 800b846:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800b84a:	f003 0306 	and.w	r3, r3, #6
 800b84e:	2b06      	cmp	r3, #6
 800b850:	bf03      	ittte	eq
 800b852:	9b00      	ldreq	r3, [sp, #0]
 800b854:	602b      	streq	r3, [r5, #0]
 800b856:	2001      	moveq	r0, #1
 800b858:	4620      	movne	r0, r4
 800b85a:	b004      	add	sp, #16
 800b85c:	bd70      	pop	{r4, r5, r6, pc}
 800b85e:	bf00      	nop

0800b860 <_ZNK10__cxxabiv117__class_type_info20__do_find_public_srcEiPKvPKS0_S2_>:
 800b860:	9800      	ldr	r0, [sp, #0]
 800b862:	4290      	cmp	r0, r2
 800b864:	bf14      	ite	ne
 800b866:	2001      	movne	r0, #1
 800b868:	2006      	moveq	r0, #6
 800b86a:	4770      	bx	lr

0800b86c <_ZN10__cxxabiv117__class_type_infoD1Ev>:
 800b86c:	b510      	push	{r4, lr}
 800b86e:	4b03      	ldr	r3, [pc, #12]	; (800b87c <_ZN10__cxxabiv117__class_type_infoD1Ev+0x10>)
 800b870:	6003      	str	r3, [r0, #0]
 800b872:	4604      	mov	r4, r0
 800b874:	f000 f850 	bl	800b918 <_ZNSt9type_infoD1Ev>
 800b878:	4620      	mov	r0, r4
 800b87a:	bd10      	pop	{r4, pc}
 800b87c:	0800ff00 	.word	0x0800ff00

0800b880 <_ZN10__cxxabiv117__class_type_infoD0Ev>:
 800b880:	b510      	push	{r4, lr}
 800b882:	4b05      	ldr	r3, [pc, #20]	; (800b898 <_ZN10__cxxabiv117__class_type_infoD0Ev+0x18>)
 800b884:	6003      	str	r3, [r0, #0]
 800b886:	4604      	mov	r4, r0
 800b888:	f000 f846 	bl	800b918 <_ZNSt9type_infoD1Ev>
 800b88c:	4620      	mov	r0, r4
 800b88e:	f7ff ff3d 	bl	800b70c <_ZdlPv>
 800b892:	4620      	mov	r0, r4
 800b894:	bd10      	pop	{r4, pc}
 800b896:	bf00      	nop
 800b898:	0800ff00 	.word	0x0800ff00

0800b89c <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>:
 800b89c:	b538      	push	{r3, r4, r5, lr}
 800b89e:	4615      	mov	r5, r2
 800b8a0:	461c      	mov	r4, r3
 800b8a2:	f000 f84f 	bl	800b944 <_ZNKSt9type_infoeqERKS_>
 800b8a6:	b120      	cbz	r0, 800b8b2 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE+0x16>
 800b8a8:	2208      	movs	r2, #8
 800b8aa:	2306      	movs	r3, #6
 800b8ac:	6025      	str	r5, [r4, #0]
 800b8ae:	60e2      	str	r2, [r4, #12]
 800b8b0:	7123      	strb	r3, [r4, #4]
 800b8b2:	bd38      	pop	{r3, r4, r5, pc}

0800b8b4 <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj>:
 800b8b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8b6:	4616      	mov	r6, r2
 800b8b8:	461c      	mov	r4, r3
 800b8ba:	4607      	mov	r7, r0
 800b8bc:	460d      	mov	r5, r1
 800b8be:	f000 f841 	bl	800b944 <_ZNKSt9type_infoeqERKS_>
 800b8c2:	b908      	cbnz	r0, 800b8c8 <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x14>
 800b8c4:	2c03      	cmp	r4, #3
 800b8c6:	d900      	bls.n	800b8ca <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x16>
 800b8c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b8ca:	682b      	ldr	r3, [r5, #0]
 800b8cc:	4639      	mov	r1, r7
 800b8ce:	4632      	mov	r2, r6
 800b8d0:	695b      	ldr	r3, [r3, #20]
 800b8d2:	4628      	mov	r0, r5
 800b8d4:	4798      	blx	r3
 800b8d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b8d8 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE>:
 800b8d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b8da:	b083      	sub	sp, #12
 800b8dc:	4617      	mov	r7, r2
 800b8de:	9c08      	ldr	r4, [sp, #32]
 800b8e0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800b8e2:	42ac      	cmp	r4, r5
 800b8e4:	4606      	mov	r6, r0
 800b8e6:	d00c      	beq.n	800b902 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x2a>
 800b8e8:	4630      	mov	r0, r6
 800b8ea:	4619      	mov	r1, r3
 800b8ec:	f000 f82a 	bl	800b944 <_ZNKSt9type_infoeqERKS_>
 800b8f0:	b120      	cbz	r0, 800b8fc <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x24>
 800b8f2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b8f4:	2301      	movs	r3, #1
 800b8f6:	600c      	str	r4, [r1, #0]
 800b8f8:	710f      	strb	r7, [r1, #4]
 800b8fa:	718b      	strb	r3, [r1, #6]
 800b8fc:	2000      	movs	r0, #0
 800b8fe:	b003      	add	sp, #12
 800b900:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b902:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b904:	9301      	str	r3, [sp, #4]
 800b906:	f000 f81d 	bl	800b944 <_ZNKSt9type_infoeqERKS_>
 800b90a:	9b01      	ldr	r3, [sp, #4]
 800b90c:	2800      	cmp	r0, #0
 800b90e:	d0eb      	beq.n	800b8e8 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x10>
 800b910:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b912:	7157      	strb	r7, [r2, #5]
 800b914:	e7f2      	b.n	800b8fc <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x24>
 800b916:	bf00      	nop

0800b918 <_ZNSt9type_infoD1Ev>:
 800b918:	4b01      	ldr	r3, [pc, #4]	; (800b920 <_ZNSt9type_infoD1Ev+0x8>)
 800b91a:	6003      	str	r3, [r0, #0]
 800b91c:	4770      	bx	lr
 800b91e:	bf00      	nop
 800b920:	0800ff78 	.word	0x0800ff78

0800b924 <_ZNKSt9type_info14__is_pointer_pEv>:
 800b924:	2000      	movs	r0, #0
 800b926:	4770      	bx	lr

0800b928 <_ZNKSt9type_info15__is_function_pEv>:
 800b928:	2000      	movs	r0, #0
 800b92a:	4770      	bx	lr

0800b92c <_ZNKSt9type_info11__do_upcastEPKN10__cxxabiv117__class_type_infoEPPv>:
 800b92c:	2000      	movs	r0, #0
 800b92e:	4770      	bx	lr

0800b930 <_ZNSt9type_infoD0Ev>:
 800b930:	b510      	push	{r4, lr}
 800b932:	4b03      	ldr	r3, [pc, #12]	; (800b940 <_ZNSt9type_infoD0Ev+0x10>)
 800b934:	6003      	str	r3, [r0, #0]
 800b936:	4604      	mov	r4, r0
 800b938:	f7ff fee8 	bl	800b70c <_ZdlPv>
 800b93c:	4620      	mov	r0, r4
 800b93e:	bd10      	pop	{r4, pc}
 800b940:	0800ff78 	.word	0x0800ff78

0800b944 <_ZNKSt9type_infoeqERKS_>:
 800b944:	4281      	cmp	r1, r0
 800b946:	b508      	push	{r3, lr}
 800b948:	d011      	beq.n	800b96e <_ZNKSt9type_infoeqERKS_+0x2a>
 800b94a:	6840      	ldr	r0, [r0, #4]
 800b94c:	7803      	ldrb	r3, [r0, #0]
 800b94e:	2b2a      	cmp	r3, #42	; 0x2a
 800b950:	d00b      	beq.n	800b96a <_ZNKSt9type_infoeqERKS_+0x26>
 800b952:	6849      	ldr	r1, [r1, #4]
 800b954:	780b      	ldrb	r3, [r1, #0]
 800b956:	2b2a      	cmp	r3, #42	; 0x2a
 800b958:	bf08      	it	eq
 800b95a:	3101      	addeq	r1, #1
 800b95c:	f7f9 fff6 	bl	800594c <strcmp>
 800b960:	f1d0 0001 	rsbs	r0, r0, #1
 800b964:	bf38      	it	cc
 800b966:	2000      	movcc	r0, #0
 800b968:	bd08      	pop	{r3, pc}
 800b96a:	2000      	movs	r0, #0
 800b96c:	bd08      	pop	{r3, pc}
 800b96e:	2001      	movs	r0, #1
 800b970:	bd08      	pop	{r3, pc}
 800b972:	bf00      	nop

0800b974 <_ZNKSt9type_info10__do_catchEPKS_PPvj>:
 800b974:	f7ff bfe6 	b.w	800b944 <_ZNKSt9type_infoeqERKS_>

0800b978 <__cxa_current_exception_type>:
 800b978:	b508      	push	{r3, lr}
 800b97a:	f7ff fd81 	bl	800b480 <__cxa_get_globals>
 800b97e:	6800      	ldr	r0, [r0, #0]
 800b980:	b130      	cbz	r0, 800b990 <__cxa_current_exception_type+0x18>
 800b982:	f890 3027 	ldrb.w	r3, [r0, #39]	; 0x27
 800b986:	2b01      	cmp	r3, #1
 800b988:	bf04      	itt	eq
 800b98a:	6800      	ldreq	r0, [r0, #0]
 800b98c:	3878      	subeq	r0, #120	; 0x78
 800b98e:	6800      	ldr	r0, [r0, #0]
 800b990:	bd08      	pop	{r3, pc}
 800b992:	bf00      	nop

0800b994 <abort>:
 800b994:	b508      	push	{r3, lr}
 800b996:	2006      	movs	r0, #6
 800b998:	f000 fece 	bl	800c738 <raise>
 800b99c:	2001      	movs	r0, #1
 800b99e:	f001 fed5 	bl	800d74c <_exit>
	...

0800b9a4 <_fputc_r>:
 800b9a4:	b570      	push	{r4, r5, r6, lr}
 800b9a6:	460e      	mov	r6, r1
 800b9a8:	4614      	mov	r4, r2
 800b9aa:	4605      	mov	r5, r0
 800b9ac:	b118      	cbz	r0, 800b9b6 <_fputc_r+0x12>
 800b9ae:	6983      	ldr	r3, [r0, #24]
 800b9b0:	b90b      	cbnz	r3, 800b9b6 <_fputc_r+0x12>
 800b9b2:	f002 fef3 	bl	800e79c <__sinit>
 800b9b6:	4b0a      	ldr	r3, [pc, #40]	; (800b9e0 <_fputc_r+0x3c>)
 800b9b8:	429c      	cmp	r4, r3
 800b9ba:	bf08      	it	eq
 800b9bc:	686c      	ldreq	r4, [r5, #4]
 800b9be:	d008      	beq.n	800b9d2 <_fputc_r+0x2e>
 800b9c0:	4b08      	ldr	r3, [pc, #32]	; (800b9e4 <_fputc_r+0x40>)
 800b9c2:	429c      	cmp	r4, r3
 800b9c4:	bf08      	it	eq
 800b9c6:	68ac      	ldreq	r4, [r5, #8]
 800b9c8:	d003      	beq.n	800b9d2 <_fputc_r+0x2e>
 800b9ca:	4b07      	ldr	r3, [pc, #28]	; (800b9e8 <_fputc_r+0x44>)
 800b9cc:	429c      	cmp	r4, r3
 800b9ce:	bf08      	it	eq
 800b9d0:	68ec      	ldreq	r4, [r5, #12]
 800b9d2:	4628      	mov	r0, r5
 800b9d4:	4631      	mov	r1, r6
 800b9d6:	4622      	mov	r2, r4
 800b9d8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b9dc:	f000 bc86 	b.w	800c2ec <_putc_r>
 800b9e0:	080107f0 	.word	0x080107f0
 800b9e4:	08010810 	.word	0x08010810
 800b9e8:	08010830 	.word	0x08010830

0800b9ec <fputc>:
 800b9ec:	460a      	mov	r2, r1
 800b9ee:	4903      	ldr	r1, [pc, #12]	; (800b9fc <fputc+0x10>)
 800b9f0:	4603      	mov	r3, r0
 800b9f2:	6808      	ldr	r0, [r1, #0]
 800b9f4:	4619      	mov	r1, r3
 800b9f6:	f7ff bfd5 	b.w	800b9a4 <_fputc_r>
 800b9fa:	bf00      	nop
 800b9fc:	20000220 	.word	0x20000220

0800ba00 <_fputs_r>:
 800ba00:	b530      	push	{r4, r5, lr}
 800ba02:	b087      	sub	sp, #28
 800ba04:	4605      	mov	r5, r0
 800ba06:	4608      	mov	r0, r1
 800ba08:	4614      	mov	r4, r2
 800ba0a:	9101      	str	r1, [sp, #4]
 800ba0c:	f000 fed4 	bl	800c7b8 <strlen>
 800ba10:	ab01      	add	r3, sp, #4
 800ba12:	9303      	str	r3, [sp, #12]
 800ba14:	2301      	movs	r3, #1
 800ba16:	9005      	str	r0, [sp, #20]
 800ba18:	9002      	str	r0, [sp, #8]
 800ba1a:	9304      	str	r3, [sp, #16]
 800ba1c:	b125      	cbz	r5, 800ba28 <_fputs_r+0x28>
 800ba1e:	69ab      	ldr	r3, [r5, #24]
 800ba20:	b913      	cbnz	r3, 800ba28 <_fputs_r+0x28>
 800ba22:	4628      	mov	r0, r5
 800ba24:	f002 feba 	bl	800e79c <__sinit>
 800ba28:	4b0f      	ldr	r3, [pc, #60]	; (800ba68 <_fputs_r+0x68>)
 800ba2a:	429c      	cmp	r4, r3
 800ba2c:	d101      	bne.n	800ba32 <_fputs_r+0x32>
 800ba2e:	686c      	ldr	r4, [r5, #4]
 800ba30:	e008      	b.n	800ba44 <_fputs_r+0x44>
 800ba32:	4b0e      	ldr	r3, [pc, #56]	; (800ba6c <_fputs_r+0x6c>)
 800ba34:	429c      	cmp	r4, r3
 800ba36:	d101      	bne.n	800ba3c <_fputs_r+0x3c>
 800ba38:	68ac      	ldr	r4, [r5, #8]
 800ba3a:	e003      	b.n	800ba44 <_fputs_r+0x44>
 800ba3c:	4b0c      	ldr	r3, [pc, #48]	; (800ba70 <_fputs_r+0x70>)
 800ba3e:	429c      	cmp	r4, r3
 800ba40:	bf08      	it	eq
 800ba42:	68ec      	ldreq	r4, [r5, #12]
 800ba44:	89a3      	ldrh	r3, [r4, #12]
 800ba46:	049a      	lsls	r2, r3, #18
 800ba48:	d406      	bmi.n	800ba58 <_fputs_r+0x58>
 800ba4a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800ba4e:	81a3      	strh	r3, [r4, #12]
 800ba50:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ba52:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ba56:	6663      	str	r3, [r4, #100]	; 0x64
 800ba58:	4628      	mov	r0, r5
 800ba5a:	4621      	mov	r1, r4
 800ba5c:	aa03      	add	r2, sp, #12
 800ba5e:	f000 f813 	bl	800ba88 <__sfvwrite_r>
 800ba62:	b007      	add	sp, #28
 800ba64:	bd30      	pop	{r4, r5, pc}
 800ba66:	bf00      	nop
 800ba68:	080107f0 	.word	0x080107f0
 800ba6c:	08010810 	.word	0x08010810
 800ba70:	08010830 	.word	0x08010830

0800ba74 <fputs>:
 800ba74:	460a      	mov	r2, r1
 800ba76:	4903      	ldr	r1, [pc, #12]	; (800ba84 <fputs+0x10>)
 800ba78:	4603      	mov	r3, r0
 800ba7a:	6808      	ldr	r0, [r1, #0]
 800ba7c:	4619      	mov	r1, r3
 800ba7e:	f7ff bfbf 	b.w	800ba00 <_fputs_r>
 800ba82:	bf00      	nop
 800ba84:	20000220 	.word	0x20000220

0800ba88 <__sfvwrite_r>:
 800ba88:	6893      	ldr	r3, [r2, #8]
 800ba8a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba8e:	4680      	mov	r8, r0
 800ba90:	460c      	mov	r4, r1
 800ba92:	4691      	mov	r9, r2
 800ba94:	b90b      	cbnz	r3, 800ba9a <__sfvwrite_r+0x12>
 800ba96:	2000      	movs	r0, #0
 800ba98:	e13c      	b.n	800bd14 <__sfvwrite_r+0x28c>
 800ba9a:	898b      	ldrh	r3, [r1, #12]
 800ba9c:	0718      	lsls	r0, r3, #28
 800ba9e:	d50e      	bpl.n	800babe <__sfvwrite_r+0x36>
 800baa0:	690b      	ldr	r3, [r1, #16]
 800baa2:	b163      	cbz	r3, 800babe <__sfvwrite_r+0x36>
 800baa4:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
 800baa8:	f8d9 6000 	ldr.w	r6, [r9]
 800baac:	f00a 0c02 	and.w	ip, sl, #2
 800bab0:	fa1f f38c 	uxth.w	r3, ip
 800bab4:	b333      	cbz	r3, 800bb04 <__sfvwrite_r+0x7c>
 800bab6:	f04f 0a00 	mov.w	sl, #0
 800baba:	4657      	mov	r7, sl
 800babc:	e01b      	b.n	800baf6 <__sfvwrite_r+0x6e>
 800babe:	4640      	mov	r0, r8
 800bac0:	4621      	mov	r1, r4
 800bac2:	f001 fee3 	bl	800d88c <__swsetup_r>
 800bac6:	2800      	cmp	r0, #0
 800bac8:	d0ec      	beq.n	800baa4 <__sfvwrite_r+0x1c>
 800baca:	e121      	b.n	800bd10 <__sfvwrite_r+0x288>
 800bacc:	4b93      	ldr	r3, [pc, #588]	; (800bd1c <__sfvwrite_r+0x294>)
 800bace:	6a21      	ldr	r1, [r4, #32]
 800bad0:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800bad2:	429f      	cmp	r7, r3
 800bad4:	bf38      	it	cc
 800bad6:	463b      	movcc	r3, r7
 800bad8:	4640      	mov	r0, r8
 800bada:	4652      	mov	r2, sl
 800badc:	47a8      	blx	r5
 800bade:	2800      	cmp	r0, #0
 800bae0:	f340 8112 	ble.w	800bd08 <__sfvwrite_r+0x280>
 800bae4:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800bae8:	4482      	add	sl, r0
 800baea:	1a3f      	subs	r7, r7, r0
 800baec:	1a18      	subs	r0, r3, r0
 800baee:	f8c9 0008 	str.w	r0, [r9, #8]
 800baf2:	2800      	cmp	r0, #0
 800baf4:	d0cf      	beq.n	800ba96 <__sfvwrite_r+0xe>
 800baf6:	2f00      	cmp	r7, #0
 800baf8:	d1e8      	bne.n	800bacc <__sfvwrite_r+0x44>
 800bafa:	f8d6 a000 	ldr.w	sl, [r6]
 800bafe:	6877      	ldr	r7, [r6, #4]
 800bb00:	3608      	adds	r6, #8
 800bb02:	e7f8      	b.n	800baf6 <__sfvwrite_r+0x6e>
 800bb04:	f01a 0a01 	ands.w	sl, sl, #1
 800bb08:	d004      	beq.n	800bb14 <__sfvwrite_r+0x8c>
 800bb0a:	469b      	mov	fp, r3
 800bb0c:	9301      	str	r3, [sp, #4]
 800bb0e:	461f      	mov	r7, r3
 800bb10:	469a      	mov	sl, r3
 800bb12:	e0bf      	b.n	800bc94 <__sfvwrite_r+0x20c>
 800bb14:	4655      	mov	r5, sl
 800bb16:	b925      	cbnz	r5, 800bb22 <__sfvwrite_r+0x9a>
 800bb18:	f8d6 a000 	ldr.w	sl, [r6]
 800bb1c:	6875      	ldr	r5, [r6, #4]
 800bb1e:	3608      	adds	r6, #8
 800bb20:	e7f9      	b.n	800bb16 <__sfvwrite_r+0x8e>
 800bb22:	89a2      	ldrh	r2, [r4, #12]
 800bb24:	68a7      	ldr	r7, [r4, #8]
 800bb26:	0591      	lsls	r1, r2, #22
 800bb28:	d552      	bpl.n	800bbd0 <__sfvwrite_r+0x148>
 800bb2a:	42bd      	cmp	r5, r7
 800bb2c:	d342      	bcc.n	800bbb4 <__sfvwrite_r+0x12c>
 800bb2e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bb32:	d03d      	beq.n	800bbb0 <__sfvwrite_r+0x128>
 800bb34:	6921      	ldr	r1, [r4, #16]
 800bb36:	6823      	ldr	r3, [r4, #0]
 800bb38:	1a5b      	subs	r3, r3, r1
 800bb3a:	9301      	str	r3, [sp, #4]
 800bb3c:	6963      	ldr	r3, [r4, #20]
 800bb3e:	2002      	movs	r0, #2
 800bb40:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800bb44:	fb93 fbf0 	sdiv	fp, r3, r0
 800bb48:	9b01      	ldr	r3, [sp, #4]
 800bb4a:	1c58      	adds	r0, r3, #1
 800bb4c:	4428      	add	r0, r5
 800bb4e:	4583      	cmp	fp, r0
 800bb50:	bf38      	it	cc
 800bb52:	4683      	movcc	fp, r0
 800bb54:	0553      	lsls	r3, r2, #21
 800bb56:	4640      	mov	r0, r8
 800bb58:	d50f      	bpl.n	800bb7a <__sfvwrite_r+0xf2>
 800bb5a:	4659      	mov	r1, fp
 800bb5c:	f000 f968 	bl	800be30 <_malloc_r>
 800bb60:	4607      	mov	r7, r0
 800bb62:	b1b8      	cbz	r0, 800bb94 <__sfvwrite_r+0x10c>
 800bb64:	9a01      	ldr	r2, [sp, #4]
 800bb66:	6921      	ldr	r1, [r4, #16]
 800bb68:	f000 fb92 	bl	800c290 <memcpy>
 800bb6c:	89a2      	ldrh	r2, [r4, #12]
 800bb6e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800bb72:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800bb76:	81a2      	strh	r2, [r4, #12]
 800bb78:	e010      	b.n	800bb9c <__sfvwrite_r+0x114>
 800bb7a:	465a      	mov	r2, fp
 800bb7c:	f000 fbfc 	bl	800c378 <_realloc_r>
 800bb80:	4607      	mov	r7, r0
 800bb82:	b958      	cbnz	r0, 800bb9c <__sfvwrite_r+0x114>
 800bb84:	4640      	mov	r0, r8
 800bb86:	6921      	ldr	r1, [r4, #16]
 800bb88:	f002 ff1e 	bl	800e9c8 <_free_r>
 800bb8c:	89a3      	ldrh	r3, [r4, #12]
 800bb8e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bb92:	81a3      	strh	r3, [r4, #12]
 800bb94:	230c      	movs	r3, #12
 800bb96:	f8c8 3000 	str.w	r3, [r8]
 800bb9a:	e0b5      	b.n	800bd08 <__sfvwrite_r+0x280>
 800bb9c:	9b01      	ldr	r3, [sp, #4]
 800bb9e:	6127      	str	r7, [r4, #16]
 800bba0:	441f      	add	r7, r3
 800bba2:	ebc3 030b 	rsb	r3, r3, fp
 800bba6:	6027      	str	r7, [r4, #0]
 800bba8:	f8c4 b014 	str.w	fp, [r4, #20]
 800bbac:	462f      	mov	r7, r5
 800bbae:	60a3      	str	r3, [r4, #8]
 800bbb0:	42bd      	cmp	r5, r7
 800bbb2:	d200      	bcs.n	800bbb6 <__sfvwrite_r+0x12e>
 800bbb4:	462f      	mov	r7, r5
 800bbb6:	463a      	mov	r2, r7
 800bbb8:	6820      	ldr	r0, [r4, #0]
 800bbba:	4651      	mov	r1, sl
 800bbbc:	f000 fb71 	bl	800c2a2 <memmove>
 800bbc0:	68a3      	ldr	r3, [r4, #8]
 800bbc2:	1bdb      	subs	r3, r3, r7
 800bbc4:	60a3      	str	r3, [r4, #8]
 800bbc6:	6823      	ldr	r3, [r4, #0]
 800bbc8:	441f      	add	r7, r3
 800bbca:	6027      	str	r7, [r4, #0]
 800bbcc:	462f      	mov	r7, r5
 800bbce:	e02a      	b.n	800bc26 <__sfvwrite_r+0x19e>
 800bbd0:	6820      	ldr	r0, [r4, #0]
 800bbd2:	6923      	ldr	r3, [r4, #16]
 800bbd4:	4298      	cmp	r0, r3
 800bbd6:	d802      	bhi.n	800bbde <__sfvwrite_r+0x156>
 800bbd8:	6963      	ldr	r3, [r4, #20]
 800bbda:	429d      	cmp	r5, r3
 800bbdc:	d213      	bcs.n	800bc06 <__sfvwrite_r+0x17e>
 800bbde:	42bd      	cmp	r5, r7
 800bbe0:	bf38      	it	cc
 800bbe2:	462f      	movcc	r7, r5
 800bbe4:	463a      	mov	r2, r7
 800bbe6:	4651      	mov	r1, sl
 800bbe8:	f000 fb5b 	bl	800c2a2 <memmove>
 800bbec:	68a3      	ldr	r3, [r4, #8]
 800bbee:	6822      	ldr	r2, [r4, #0]
 800bbf0:	1bdb      	subs	r3, r3, r7
 800bbf2:	443a      	add	r2, r7
 800bbf4:	60a3      	str	r3, [r4, #8]
 800bbf6:	6022      	str	r2, [r4, #0]
 800bbf8:	b9ab      	cbnz	r3, 800bc26 <__sfvwrite_r+0x19e>
 800bbfa:	4640      	mov	r0, r8
 800bbfc:	4621      	mov	r1, r4
 800bbfe:	f002 fd87 	bl	800e710 <_fflush_r>
 800bc02:	b180      	cbz	r0, 800bc26 <__sfvwrite_r+0x19e>
 800bc04:	e080      	b.n	800bd08 <__sfvwrite_r+0x280>
 800bc06:	f06f 4e00 	mvn.w	lr, #2147483648	; 0x80000000
 800bc0a:	4575      	cmp	r5, lr
 800bc0c:	bf38      	it	cc
 800bc0e:	46ae      	movcc	lr, r5
 800bc10:	fb9e fef3 	sdiv	lr, lr, r3
 800bc14:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 800bc16:	6a21      	ldr	r1, [r4, #32]
 800bc18:	4640      	mov	r0, r8
 800bc1a:	4652      	mov	r2, sl
 800bc1c:	fb03 f30e 	mul.w	r3, r3, lr
 800bc20:	47b8      	blx	r7
 800bc22:	1e07      	subs	r7, r0, #0
 800bc24:	dd70      	ble.n	800bd08 <__sfvwrite_r+0x280>
 800bc26:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800bc2a:	44ba      	add	sl, r7
 800bc2c:	1bed      	subs	r5, r5, r7
 800bc2e:	1bdf      	subs	r7, r3, r7
 800bc30:	f8c9 7008 	str.w	r7, [r9, #8]
 800bc34:	2f00      	cmp	r7, #0
 800bc36:	f47f af6e 	bne.w	800bb16 <__sfvwrite_r+0x8e>
 800bc3a:	e72c      	b.n	800ba96 <__sfvwrite_r+0xe>
 800bc3c:	9d01      	ldr	r5, [sp, #4]
 800bc3e:	2d00      	cmp	r5, #0
 800bc40:	d031      	beq.n	800bca6 <__sfvwrite_r+0x21e>
 800bc42:	6820      	ldr	r0, [r4, #0]
 800bc44:	6922      	ldr	r2, [r4, #16]
 800bc46:	68a5      	ldr	r5, [r4, #8]
 800bc48:	f8d4 e014 	ldr.w	lr, [r4, #20]
 800bc4c:	45d3      	cmp	fp, sl
 800bc4e:	bf34      	ite	cc
 800bc50:	465b      	movcc	r3, fp
 800bc52:	4653      	movcs	r3, sl
 800bc54:	4290      	cmp	r0, r2
 800bc56:	d936      	bls.n	800bcc6 <__sfvwrite_r+0x23e>
 800bc58:	4475      	add	r5, lr
 800bc5a:	42ab      	cmp	r3, r5
 800bc5c:	dd33      	ble.n	800bcc6 <__sfvwrite_r+0x23e>
 800bc5e:	4639      	mov	r1, r7
 800bc60:	462a      	mov	r2, r5
 800bc62:	f000 fb1e 	bl	800c2a2 <memmove>
 800bc66:	6823      	ldr	r3, [r4, #0]
 800bc68:	442b      	add	r3, r5
 800bc6a:	6023      	str	r3, [r4, #0]
 800bc6c:	4640      	mov	r0, r8
 800bc6e:	4621      	mov	r1, r4
 800bc70:	f002 fd4e 	bl	800e710 <_fflush_r>
 800bc74:	2800      	cmp	r0, #0
 800bc76:	d147      	bne.n	800bd08 <__sfvwrite_r+0x280>
 800bc78:	ebbb 0b05 	subs.w	fp, fp, r5
 800bc7c:	d03c      	beq.n	800bcf8 <__sfvwrite_r+0x270>
 800bc7e:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800bc82:	442f      	add	r7, r5
 800bc84:	ebc5 0a0a 	rsb	sl, r5, sl
 800bc88:	1b5d      	subs	r5, r3, r5
 800bc8a:	f8c9 5008 	str.w	r5, [r9, #8]
 800bc8e:	2d00      	cmp	r5, #0
 800bc90:	f43f af01 	beq.w	800ba96 <__sfvwrite_r+0xe>
 800bc94:	f1ba 0f00 	cmp.w	sl, #0
 800bc98:	d1d0      	bne.n	800bc3c <__sfvwrite_r+0x1b4>
 800bc9a:	2500      	movs	r5, #0
 800bc9c:	e896 0480 	ldmia.w	r6, {r7, sl}
 800bca0:	9501      	str	r5, [sp, #4]
 800bca2:	3608      	adds	r6, #8
 800bca4:	e7f6      	b.n	800bc94 <__sfvwrite_r+0x20c>
 800bca6:	4638      	mov	r0, r7
 800bca8:	210a      	movs	r1, #10
 800bcaa:	4652      	mov	r2, sl
 800bcac:	f000 fad2 	bl	800c254 <memchr>
 800bcb0:	b120      	cbz	r0, 800bcbc <__sfvwrite_r+0x234>
 800bcb2:	f100 0c01 	add.w	ip, r0, #1
 800bcb6:	ebc7 0b0c 	rsb	fp, r7, ip
 800bcba:	e001      	b.n	800bcc0 <__sfvwrite_r+0x238>
 800bcbc:	f10a 0b01 	add.w	fp, sl, #1
 800bcc0:	2501      	movs	r5, #1
 800bcc2:	9501      	str	r5, [sp, #4]
 800bcc4:	e7bd      	b.n	800bc42 <__sfvwrite_r+0x1ba>
 800bcc6:	4573      	cmp	r3, lr
 800bcc8:	db08      	blt.n	800bcdc <__sfvwrite_r+0x254>
 800bcca:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800bccc:	6a21      	ldr	r1, [r4, #32]
 800bcce:	4640      	mov	r0, r8
 800bcd0:	463a      	mov	r2, r7
 800bcd2:	4673      	mov	r3, lr
 800bcd4:	47a8      	blx	r5
 800bcd6:	1e05      	subs	r5, r0, #0
 800bcd8:	dcce      	bgt.n	800bc78 <__sfvwrite_r+0x1f0>
 800bcda:	e015      	b.n	800bd08 <__sfvwrite_r+0x280>
 800bcdc:	461a      	mov	r2, r3
 800bcde:	4639      	mov	r1, r7
 800bce0:	9300      	str	r3, [sp, #0]
 800bce2:	f000 fade 	bl	800c2a2 <memmove>
 800bce6:	9b00      	ldr	r3, [sp, #0]
 800bce8:	68a2      	ldr	r2, [r4, #8]
 800bcea:	1ad2      	subs	r2, r2, r3
 800bcec:	60a2      	str	r2, [r4, #8]
 800bcee:	6822      	ldr	r2, [r4, #0]
 800bcf0:	441a      	add	r2, r3
 800bcf2:	6022      	str	r2, [r4, #0]
 800bcf4:	461d      	mov	r5, r3
 800bcf6:	e7bf      	b.n	800bc78 <__sfvwrite_r+0x1f0>
 800bcf8:	4640      	mov	r0, r8
 800bcfa:	4621      	mov	r1, r4
 800bcfc:	f002 fd08 	bl	800e710 <_fflush_r>
 800bd00:	b910      	cbnz	r0, 800bd08 <__sfvwrite_r+0x280>
 800bd02:	f8cd b004 	str.w	fp, [sp, #4]
 800bd06:	e7ba      	b.n	800bc7e <__sfvwrite_r+0x1f6>
 800bd08:	89a3      	ldrh	r3, [r4, #12]
 800bd0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bd0e:	81a3      	strh	r3, [r4, #12]
 800bd10:	f04f 30ff 	mov.w	r0, #4294967295
 800bd14:	b003      	add	sp, #12
 800bd16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd1a:	bf00      	nop
 800bd1c:	7ffffc00 	.word	0x7ffffc00

0800bd20 <_fwrite_r>:
 800bd20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd24:	b086      	sub	sp, #24
 800bd26:	fb02 f603 	mul.w	r6, r2, r3
 800bd2a:	461f      	mov	r7, r3
 800bd2c:	ab01      	add	r3, sp, #4
 800bd2e:	9303      	str	r3, [sp, #12]
 800bd30:	2301      	movs	r3, #1
 800bd32:	4690      	mov	r8, r2
 800bd34:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800bd36:	9101      	str	r1, [sp, #4]
 800bd38:	9602      	str	r6, [sp, #8]
 800bd3a:	9605      	str	r6, [sp, #20]
 800bd3c:	9304      	str	r3, [sp, #16]
 800bd3e:	4605      	mov	r5, r0
 800bd40:	b118      	cbz	r0, 800bd4a <_fwrite_r+0x2a>
 800bd42:	6983      	ldr	r3, [r0, #24]
 800bd44:	b90b      	cbnz	r3, 800bd4a <_fwrite_r+0x2a>
 800bd46:	f002 fd29 	bl	800e79c <__sinit>
 800bd4a:	4b13      	ldr	r3, [pc, #76]	; (800bd98 <_fwrite_r+0x78>)
 800bd4c:	429c      	cmp	r4, r3
 800bd4e:	d101      	bne.n	800bd54 <_fwrite_r+0x34>
 800bd50:	686c      	ldr	r4, [r5, #4]
 800bd52:	e008      	b.n	800bd66 <_fwrite_r+0x46>
 800bd54:	4b11      	ldr	r3, [pc, #68]	; (800bd9c <_fwrite_r+0x7c>)
 800bd56:	429c      	cmp	r4, r3
 800bd58:	d101      	bne.n	800bd5e <_fwrite_r+0x3e>
 800bd5a:	68ac      	ldr	r4, [r5, #8]
 800bd5c:	e003      	b.n	800bd66 <_fwrite_r+0x46>
 800bd5e:	4b10      	ldr	r3, [pc, #64]	; (800bda0 <_fwrite_r+0x80>)
 800bd60:	429c      	cmp	r4, r3
 800bd62:	bf08      	it	eq
 800bd64:	68ec      	ldreq	r4, [r5, #12]
 800bd66:	89a3      	ldrh	r3, [r4, #12]
 800bd68:	049a      	lsls	r2, r3, #18
 800bd6a:	d406      	bmi.n	800bd7a <_fwrite_r+0x5a>
 800bd6c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800bd70:	81a3      	strh	r3, [r4, #12]
 800bd72:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bd74:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800bd78:	6663      	str	r3, [r4, #100]	; 0x64
 800bd7a:	4628      	mov	r0, r5
 800bd7c:	4621      	mov	r1, r4
 800bd7e:	aa03      	add	r2, sp, #12
 800bd80:	f7ff fe82 	bl	800ba88 <__sfvwrite_r>
 800bd84:	b120      	cbz	r0, 800bd90 <_fwrite_r+0x70>
 800bd86:	9805      	ldr	r0, [sp, #20]
 800bd88:	1a30      	subs	r0, r6, r0
 800bd8a:	fbb0 f0f8 	udiv	r0, r0, r8
 800bd8e:	e000      	b.n	800bd92 <_fwrite_r+0x72>
 800bd90:	4638      	mov	r0, r7
 800bd92:	b006      	add	sp, #24
 800bd94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bd98:	080107f0 	.word	0x080107f0
 800bd9c:	08010810 	.word	0x08010810
 800bda0:	08010830 	.word	0x08010830

0800bda4 <fwrite>:
 800bda4:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bda6:	9300      	str	r3, [sp, #0]
 800bda8:	4b05      	ldr	r3, [pc, #20]	; (800bdc0 <fwrite+0x1c>)
 800bdaa:	4606      	mov	r6, r0
 800bdac:	460d      	mov	r5, r1
 800bdae:	4614      	mov	r4, r2
 800bdb0:	6818      	ldr	r0, [r3, #0]
 800bdb2:	4631      	mov	r1, r6
 800bdb4:	462a      	mov	r2, r5
 800bdb6:	4623      	mov	r3, r4
 800bdb8:	f7ff ffb2 	bl	800bd20 <_fwrite_r>
 800bdbc:	b002      	add	sp, #8
 800bdbe:	bd70      	pop	{r4, r5, r6, pc}
 800bdc0:	20000220 	.word	0x20000220

0800bdc4 <__libc_init_array>:
 800bdc4:	b570      	push	{r4, r5, r6, lr}
 800bdc6:	4b0e      	ldr	r3, [pc, #56]	; (800be00 <__libc_init_array+0x3c>)
 800bdc8:	4d0e      	ldr	r5, [pc, #56]	; (800be04 <__libc_init_array+0x40>)
 800bdca:	1aed      	subs	r5, r5, r3
 800bdcc:	10ad      	asrs	r5, r5, #2
 800bdce:	2400      	movs	r4, #0
 800bdd0:	461e      	mov	r6, r3
 800bdd2:	42ac      	cmp	r4, r5
 800bdd4:	d004      	beq.n	800bde0 <__libc_init_array+0x1c>
 800bdd6:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800bdda:	4790      	blx	r2
 800bddc:	3401      	adds	r4, #1
 800bdde:	e7f8      	b.n	800bdd2 <__libc_init_array+0xe>
 800bde0:	f003 fbcc 	bl	800f57c <_init>
 800bde4:	4d08      	ldr	r5, [pc, #32]	; (800be08 <__libc_init_array+0x44>)
 800bde6:	4b09      	ldr	r3, [pc, #36]	; (800be0c <__libc_init_array+0x48>)
 800bde8:	1aed      	subs	r5, r5, r3
 800bdea:	10ad      	asrs	r5, r5, #2
 800bdec:	2400      	movs	r4, #0
 800bdee:	461e      	mov	r6, r3
 800bdf0:	42ac      	cmp	r4, r5
 800bdf2:	d004      	beq.n	800bdfe <__libc_init_array+0x3a>
 800bdf4:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800bdf8:	4790      	blx	r2
 800bdfa:	3401      	adds	r4, #1
 800bdfc:	e7f8      	b.n	800bdf0 <__libc_init_array+0x2c>
 800bdfe:	bd70      	pop	{r4, r5, r6, pc}
 800be00:	08010c5c 	.word	0x08010c5c
 800be04:	08010c5c 	.word	0x08010c5c
 800be08:	08010c64 	.word	0x08010c64
 800be0c:	08010c5c 	.word	0x08010c5c

0800be10 <malloc>:
 800be10:	4b02      	ldr	r3, [pc, #8]	; (800be1c <malloc+0xc>)
 800be12:	4601      	mov	r1, r0
 800be14:	6818      	ldr	r0, [r3, #0]
 800be16:	f000 b80b 	b.w	800be30 <_malloc_r>
 800be1a:	bf00      	nop
 800be1c:	20000220 	.word	0x20000220

0800be20 <free>:
 800be20:	4b02      	ldr	r3, [pc, #8]	; (800be2c <free+0xc>)
 800be22:	4601      	mov	r1, r0
 800be24:	6818      	ldr	r0, [r3, #0]
 800be26:	f002 bdcf 	b.w	800e9c8 <_free_r>
 800be2a:	bf00      	nop
 800be2c:	20000220 	.word	0x20000220

0800be30 <_malloc_r>:
 800be30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be34:	f101 040b 	add.w	r4, r1, #11
 800be38:	2c16      	cmp	r4, #22
 800be3a:	b085      	sub	sp, #20
 800be3c:	4607      	mov	r7, r0
 800be3e:	d903      	bls.n	800be48 <_malloc_r+0x18>
 800be40:	f034 0407 	bics.w	r4, r4, #7
 800be44:	d501      	bpl.n	800be4a <_malloc_r+0x1a>
 800be46:	e002      	b.n	800be4e <_malloc_r+0x1e>
 800be48:	2410      	movs	r4, #16
 800be4a:	428c      	cmp	r4, r1
 800be4c:	d202      	bcs.n	800be54 <_malloc_r+0x24>
 800be4e:	230c      	movs	r3, #12
 800be50:	603b      	str	r3, [r7, #0]
 800be52:	e1dd      	b.n	800c210 <_malloc_r+0x3e0>
 800be54:	4638      	mov	r0, r7
 800be56:	f000 fa47 	bl	800c2e8 <__malloc_lock>
 800be5a:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 800be5e:	4d97      	ldr	r5, [pc, #604]	; (800c0bc <_malloc_r+0x28c>)
 800be60:	d214      	bcs.n	800be8c <_malloc_r+0x5c>
 800be62:	08e2      	lsrs	r2, r4, #3
 800be64:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
 800be68:	68de      	ldr	r6, [r3, #12]
 800be6a:	429e      	cmp	r6, r3
 800be6c:	d106      	bne.n	800be7c <_malloc_r+0x4c>
 800be6e:	f106 0308 	add.w	r3, r6, #8
 800be72:	6976      	ldr	r6, [r6, #20]
 800be74:	429e      	cmp	r6, r3
 800be76:	bf08      	it	eq
 800be78:	3202      	addeq	r2, #2
 800be7a:	d043      	beq.n	800bf04 <_malloc_r+0xd4>
 800be7c:	6873      	ldr	r3, [r6, #4]
 800be7e:	68f2      	ldr	r2, [r6, #12]
 800be80:	68b1      	ldr	r1, [r6, #8]
 800be82:	f023 0303 	bic.w	r3, r3, #3
 800be86:	60ca      	str	r2, [r1, #12]
 800be88:	6091      	str	r1, [r2, #8]
 800be8a:	e05d      	b.n	800bf48 <_malloc_r+0x118>
 800be8c:	0a62      	lsrs	r2, r4, #9
 800be8e:	d01a      	beq.n	800bec6 <_malloc_r+0x96>
 800be90:	2a04      	cmp	r2, #4
 800be92:	d802      	bhi.n	800be9a <_malloc_r+0x6a>
 800be94:	09a2      	lsrs	r2, r4, #6
 800be96:	3238      	adds	r2, #56	; 0x38
 800be98:	e018      	b.n	800becc <_malloc_r+0x9c>
 800be9a:	2a14      	cmp	r2, #20
 800be9c:	d801      	bhi.n	800bea2 <_malloc_r+0x72>
 800be9e:	325b      	adds	r2, #91	; 0x5b
 800bea0:	e014      	b.n	800becc <_malloc_r+0x9c>
 800bea2:	2a54      	cmp	r2, #84	; 0x54
 800bea4:	d802      	bhi.n	800beac <_malloc_r+0x7c>
 800bea6:	0b22      	lsrs	r2, r4, #12
 800bea8:	326e      	adds	r2, #110	; 0x6e
 800beaa:	e00f      	b.n	800becc <_malloc_r+0x9c>
 800beac:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800beb0:	d802      	bhi.n	800beb8 <_malloc_r+0x88>
 800beb2:	0be2      	lsrs	r2, r4, #15
 800beb4:	3277      	adds	r2, #119	; 0x77
 800beb6:	e009      	b.n	800becc <_malloc_r+0x9c>
 800beb8:	f240 5354 	movw	r3, #1364	; 0x554
 800bebc:	429a      	cmp	r2, r3
 800bebe:	d804      	bhi.n	800beca <_malloc_r+0x9a>
 800bec0:	0ca2      	lsrs	r2, r4, #18
 800bec2:	327c      	adds	r2, #124	; 0x7c
 800bec4:	e002      	b.n	800becc <_malloc_r+0x9c>
 800bec6:	223f      	movs	r2, #63	; 0x3f
 800bec8:	e000      	b.n	800becc <_malloc_r+0x9c>
 800beca:	227e      	movs	r2, #126	; 0x7e
 800becc:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
 800bed0:	68de      	ldr	r6, [r3, #12]
 800bed2:	429e      	cmp	r6, r3
 800bed4:	d015      	beq.n	800bf02 <_malloc_r+0xd2>
 800bed6:	6871      	ldr	r1, [r6, #4]
 800bed8:	f021 0103 	bic.w	r1, r1, #3
 800bedc:	1b08      	subs	r0, r1, r4
 800bede:	280f      	cmp	r0, #15
 800bee0:	dd01      	ble.n	800bee6 <_malloc_r+0xb6>
 800bee2:	3a01      	subs	r2, #1
 800bee4:	e00d      	b.n	800bf02 <_malloc_r+0xd2>
 800bee6:	2800      	cmp	r0, #0
 800bee8:	db09      	blt.n	800befe <_malloc_r+0xce>
 800beea:	68f3      	ldr	r3, [r6, #12]
 800beec:	68b2      	ldr	r2, [r6, #8]
 800beee:	60d3      	str	r3, [r2, #12]
 800bef0:	609a      	str	r2, [r3, #8]
 800bef2:	1873      	adds	r3, r6, r1
 800bef4:	685a      	ldr	r2, [r3, #4]
 800bef6:	f042 0201 	orr.w	r2, r2, #1
 800befa:	605a      	str	r2, [r3, #4]
 800befc:	e193      	b.n	800c226 <_malloc_r+0x3f6>
 800befe:	68f6      	ldr	r6, [r6, #12]
 800bf00:	e7e7      	b.n	800bed2 <_malloc_r+0xa2>
 800bf02:	3201      	adds	r2, #1
 800bf04:	496d      	ldr	r1, [pc, #436]	; (800c0bc <_malloc_r+0x28c>)
 800bf06:	692e      	ldr	r6, [r5, #16]
 800bf08:	f101 0008 	add.w	r0, r1, #8
 800bf0c:	4286      	cmp	r6, r0
 800bf0e:	4686      	mov	lr, r0
 800bf10:	d06d      	beq.n	800bfee <_malloc_r+0x1be>
 800bf12:	6873      	ldr	r3, [r6, #4]
 800bf14:	f023 0303 	bic.w	r3, r3, #3
 800bf18:	ebc4 0c03 	rsb	ip, r4, r3
 800bf1c:	f1bc 0f0f 	cmp.w	ip, #15
 800bf20:	dd0d      	ble.n	800bf3e <_malloc_r+0x10e>
 800bf22:	1933      	adds	r3, r6, r4
 800bf24:	f04c 0201 	orr.w	r2, ip, #1
 800bf28:	f044 0401 	orr.w	r4, r4, #1
 800bf2c:	6074      	str	r4, [r6, #4]
 800bf2e:	614b      	str	r3, [r1, #20]
 800bf30:	610b      	str	r3, [r1, #16]
 800bf32:	60d8      	str	r0, [r3, #12]
 800bf34:	6098      	str	r0, [r3, #8]
 800bf36:	605a      	str	r2, [r3, #4]
 800bf38:	f843 c00c 	str.w	ip, [r3, ip]
 800bf3c:	e173      	b.n	800c226 <_malloc_r+0x3f6>
 800bf3e:	f1bc 0f00 	cmp.w	ip, #0
 800bf42:	6148      	str	r0, [r1, #20]
 800bf44:	6108      	str	r0, [r1, #16]
 800bf46:	db01      	blt.n	800bf4c <_malloc_r+0x11c>
 800bf48:	4433      	add	r3, r6
 800bf4a:	e7d3      	b.n	800bef4 <_malloc_r+0xc4>
 800bf4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bf50:	d211      	bcs.n	800bf76 <_malloc_r+0x146>
 800bf52:	08db      	lsrs	r3, r3, #3
 800bf54:	1098      	asrs	r0, r3, #2
 800bf56:	f04f 0c01 	mov.w	ip, #1
 800bf5a:	fa0c fc00 	lsl.w	ip, ip, r0
 800bf5e:	6848      	ldr	r0, [r1, #4]
 800bf60:	ea4c 0000 	orr.w	r0, ip, r0
 800bf64:	6048      	str	r0, [r1, #4]
 800bf66:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800bf6a:	688b      	ldr	r3, [r1, #8]
 800bf6c:	60b3      	str	r3, [r6, #8]
 800bf6e:	60f1      	str	r1, [r6, #12]
 800bf70:	608e      	str	r6, [r1, #8]
 800bf72:	60de      	str	r6, [r3, #12]
 800bf74:	e03b      	b.n	800bfee <_malloc_r+0x1be>
 800bf76:	0a58      	lsrs	r0, r3, #9
 800bf78:	2804      	cmp	r0, #4
 800bf7a:	d802      	bhi.n	800bf82 <_malloc_r+0x152>
 800bf7c:	0998      	lsrs	r0, r3, #6
 800bf7e:	3038      	adds	r0, #56	; 0x38
 800bf80:	e015      	b.n	800bfae <_malloc_r+0x17e>
 800bf82:	2814      	cmp	r0, #20
 800bf84:	d801      	bhi.n	800bf8a <_malloc_r+0x15a>
 800bf86:	305b      	adds	r0, #91	; 0x5b
 800bf88:	e011      	b.n	800bfae <_malloc_r+0x17e>
 800bf8a:	2854      	cmp	r0, #84	; 0x54
 800bf8c:	d802      	bhi.n	800bf94 <_malloc_r+0x164>
 800bf8e:	0b18      	lsrs	r0, r3, #12
 800bf90:	306e      	adds	r0, #110	; 0x6e
 800bf92:	e00c      	b.n	800bfae <_malloc_r+0x17e>
 800bf94:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
 800bf98:	d802      	bhi.n	800bfa0 <_malloc_r+0x170>
 800bf9a:	0bd8      	lsrs	r0, r3, #15
 800bf9c:	3077      	adds	r0, #119	; 0x77
 800bf9e:	e006      	b.n	800bfae <_malloc_r+0x17e>
 800bfa0:	f240 5154 	movw	r1, #1364	; 0x554
 800bfa4:	4288      	cmp	r0, r1
 800bfa6:	bf9a      	itte	ls
 800bfa8:	0c98      	lsrls	r0, r3, #18
 800bfaa:	307c      	addls	r0, #124	; 0x7c
 800bfac:	207e      	movhi	r0, #126	; 0x7e
 800bfae:	eb05 0cc0 	add.w	ip, r5, r0, lsl #3
 800bfb2:	f8df 8108 	ldr.w	r8, [pc, #264]	; 800c0bc <_malloc_r+0x28c>
 800bfb6:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800bfba:	4561      	cmp	r1, ip
 800bfbc:	d10d      	bne.n	800bfda <_malloc_r+0x1aa>
 800bfbe:	2301      	movs	r3, #1
 800bfc0:	1080      	asrs	r0, r0, #2
 800bfc2:	fa03 f000 	lsl.w	r0, r3, r0
 800bfc6:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800bfca:	4303      	orrs	r3, r0
 800bfcc:	f8c8 3004 	str.w	r3, [r8, #4]
 800bfd0:	460b      	mov	r3, r1
 800bfd2:	e008      	b.n	800bfe6 <_malloc_r+0x1b6>
 800bfd4:	6889      	ldr	r1, [r1, #8]
 800bfd6:	4561      	cmp	r1, ip
 800bfd8:	d004      	beq.n	800bfe4 <_malloc_r+0x1b4>
 800bfda:	6848      	ldr	r0, [r1, #4]
 800bfdc:	f020 0003 	bic.w	r0, r0, #3
 800bfe0:	4283      	cmp	r3, r0
 800bfe2:	d3f7      	bcc.n	800bfd4 <_malloc_r+0x1a4>
 800bfe4:	68cb      	ldr	r3, [r1, #12]
 800bfe6:	60f3      	str	r3, [r6, #12]
 800bfe8:	60b1      	str	r1, [r6, #8]
 800bfea:	609e      	str	r6, [r3, #8]
 800bfec:	60ce      	str	r6, [r1, #12]
 800bfee:	2101      	movs	r1, #1
 800bff0:	1093      	asrs	r3, r2, #2
 800bff2:	fa01 f303 	lsl.w	r3, r1, r3
 800bff6:	6869      	ldr	r1, [r5, #4]
 800bff8:	428b      	cmp	r3, r1
 800bffa:	d861      	bhi.n	800c0c0 <_malloc_r+0x290>
 800bffc:	420b      	tst	r3, r1
 800bffe:	d106      	bne.n	800c00e <_malloc_r+0x1de>
 800c000:	f022 0203 	bic.w	r2, r2, #3
 800c004:	005b      	lsls	r3, r3, #1
 800c006:	420b      	tst	r3, r1
 800c008:	f102 0204 	add.w	r2, r2, #4
 800c00c:	d0fa      	beq.n	800c004 <_malloc_r+0x1d4>
 800c00e:	eb05 00c2 	add.w	r0, r5, r2, lsl #3
 800c012:	4680      	mov	r8, r0
 800c014:	4694      	mov	ip, r2
 800c016:	f8d8 600c 	ldr.w	r6, [r8, #12]
 800c01a:	4546      	cmp	r6, r8
 800c01c:	d02d      	beq.n	800c07a <_malloc_r+0x24a>
 800c01e:	6871      	ldr	r1, [r6, #4]
 800c020:	f021 0903 	bic.w	r9, r1, #3
 800c024:	ebc4 0109 	rsb	r1, r4, r9
 800c028:	290f      	cmp	r1, #15
 800c02a:	dd13      	ble.n	800c054 <_malloc_r+0x224>
 800c02c:	1933      	adds	r3, r6, r4
 800c02e:	f044 0401 	orr.w	r4, r4, #1
 800c032:	68f2      	ldr	r2, [r6, #12]
 800c034:	6074      	str	r4, [r6, #4]
 800c036:	f856 0f08 	ldr.w	r0, [r6, #8]!
 800c03a:	60c2      	str	r2, [r0, #12]
 800c03c:	6090      	str	r0, [r2, #8]
 800c03e:	f041 0201 	orr.w	r2, r1, #1
 800c042:	616b      	str	r3, [r5, #20]
 800c044:	612b      	str	r3, [r5, #16]
 800c046:	f8c3 e00c 	str.w	lr, [r3, #12]
 800c04a:	f8c3 e008 	str.w	lr, [r3, #8]
 800c04e:	605a      	str	r2, [r3, #4]
 800c050:	5059      	str	r1, [r3, r1]
 800c052:	e00c      	b.n	800c06e <_malloc_r+0x23e>
 800c054:	2900      	cmp	r1, #0
 800c056:	db0e      	blt.n	800c076 <_malloc_r+0x246>
 800c058:	eb06 0109 	add.w	r1, r6, r9
 800c05c:	684b      	ldr	r3, [r1, #4]
 800c05e:	f043 0301 	orr.w	r3, r3, #1
 800c062:	604b      	str	r3, [r1, #4]
 800c064:	68f3      	ldr	r3, [r6, #12]
 800c066:	f856 2f08 	ldr.w	r2, [r6, #8]!
 800c06a:	60d3      	str	r3, [r2, #12]
 800c06c:	609a      	str	r2, [r3, #8]
 800c06e:	4638      	mov	r0, r7
 800c070:	f000 f93b 	bl	800c2ea <__malloc_unlock>
 800c074:	e0db      	b.n	800c22e <_malloc_r+0x3fe>
 800c076:	68f6      	ldr	r6, [r6, #12]
 800c078:	e7cf      	b.n	800c01a <_malloc_r+0x1ea>
 800c07a:	f10c 0c01 	add.w	ip, ip, #1
 800c07e:	f01c 0f03 	tst.w	ip, #3
 800c082:	f108 0808 	add.w	r8, r8, #8
 800c086:	d1c6      	bne.n	800c016 <_malloc_r+0x1e6>
 800c088:	0791      	lsls	r1, r2, #30
 800c08a:	d104      	bne.n	800c096 <_malloc_r+0x266>
 800c08c:	686a      	ldr	r2, [r5, #4]
 800c08e:	ea22 0203 	bic.w	r2, r2, r3
 800c092:	606a      	str	r2, [r5, #4]
 800c094:	e006      	b.n	800c0a4 <_malloc_r+0x274>
 800c096:	f1a0 0108 	sub.w	r1, r0, #8
 800c09a:	6800      	ldr	r0, [r0, #0]
 800c09c:	4288      	cmp	r0, r1
 800c09e:	f102 32ff 	add.w	r2, r2, #4294967295
 800c0a2:	d0f1      	beq.n	800c088 <_malloc_r+0x258>
 800c0a4:	6869      	ldr	r1, [r5, #4]
 800c0a6:	005b      	lsls	r3, r3, #1
 800c0a8:	428b      	cmp	r3, r1
 800c0aa:	d809      	bhi.n	800c0c0 <_malloc_r+0x290>
 800c0ac:	b143      	cbz	r3, 800c0c0 <_malloc_r+0x290>
 800c0ae:	4662      	mov	r2, ip
 800c0b0:	420b      	tst	r3, r1
 800c0b2:	d1ac      	bne.n	800c00e <_malloc_r+0x1de>
 800c0b4:	3204      	adds	r2, #4
 800c0b6:	005b      	lsls	r3, r3, #1
 800c0b8:	e7fa      	b.n	800c0b0 <_malloc_r+0x280>
 800c0ba:	bf00      	nop
 800c0bc:	20000224 	.word	0x20000224
 800c0c0:	f8d5 8008 	ldr.w	r8, [r5, #8]
 800c0c4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c0c8:	f023 0903 	bic.w	r9, r3, #3
 800c0cc:	45a1      	cmp	r9, r4
 800c0ce:	d304      	bcc.n	800c0da <_malloc_r+0x2aa>
 800c0d0:	ebc4 0309 	rsb	r3, r4, r9
 800c0d4:	2b0f      	cmp	r3, #15
 800c0d6:	f300 809d 	bgt.w	800c214 <_malloc_r+0x3e4>
 800c0da:	4b57      	ldr	r3, [pc, #348]	; (800c238 <_malloc_r+0x408>)
 800c0dc:	4a57      	ldr	r2, [pc, #348]	; (800c23c <_malloc_r+0x40c>)
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	6811      	ldr	r1, [r2, #0]
 800c0e2:	f103 0a10 	add.w	sl, r3, #16
 800c0e6:	3101      	adds	r1, #1
 800c0e8:	eb08 0c09 	add.w	ip, r8, r9
 800c0ec:	44a2      	add	sl, r4
 800c0ee:	4b54      	ldr	r3, [pc, #336]	; (800c240 <_malloc_r+0x410>)
 800c0f0:	d004      	beq.n	800c0fc <_malloc_r+0x2cc>
 800c0f2:	1e59      	subs	r1, r3, #1
 800c0f4:	448a      	add	sl, r1
 800c0f6:	4259      	negs	r1, r3
 800c0f8:	ea0a 0a01 	and.w	sl, sl, r1
 800c0fc:	4638      	mov	r0, r7
 800c0fe:	4651      	mov	r1, sl
 800c100:	9201      	str	r2, [sp, #4]
 800c102:	9302      	str	r3, [sp, #8]
 800c104:	f8cd c00c 	str.w	ip, [sp, #12]
 800c108:	f000 fade 	bl	800c6c8 <_sbrk_r>
 800c10c:	1c42      	adds	r2, r0, #1
 800c10e:	aa01      	add	r2, sp, #4
 800c110:	4606      	mov	r6, r0
 800c112:	e892 100c 	ldmia.w	r2, {r2, r3, ip}
 800c116:	d06e      	beq.n	800c1f6 <_malloc_r+0x3c6>
 800c118:	4560      	cmp	r0, ip
 800c11a:	d201      	bcs.n	800c120 <_malloc_r+0x2f0>
 800c11c:	45a8      	cmp	r8, r5
 800c11e:	d16a      	bne.n	800c1f6 <_malloc_r+0x3c6>
 800c120:	4948      	ldr	r1, [pc, #288]	; (800c244 <_malloc_r+0x414>)
 800c122:	6808      	ldr	r0, [r1, #0]
 800c124:	4566      	cmp	r6, ip
 800c126:	eb0a 0e00 	add.w	lr, sl, r0
 800c12a:	f8c1 e000 	str.w	lr, [r1]
 800c12e:	4846      	ldr	r0, [pc, #280]	; (800c248 <_malloc_r+0x418>)
 800c130:	468b      	mov	fp, r1
 800c132:	d107      	bne.n	800c144 <_malloc_r+0x314>
 800c134:	4206      	tst	r6, r0
 800c136:	d105      	bne.n	800c144 <_malloc_r+0x314>
 800c138:	68ab      	ldr	r3, [r5, #8]
 800c13a:	44d1      	add	r9, sl
 800c13c:	f049 0201 	orr.w	r2, r9, #1
 800c140:	605a      	str	r2, [r3, #4]
 800c142:	e04c      	b.n	800c1de <_malloc_r+0x3ae>
 800c144:	6812      	ldr	r2, [r2, #0]
 800c146:	3201      	adds	r2, #1
 800c148:	d102      	bne.n	800c150 <_malloc_r+0x320>
 800c14a:	4a3c      	ldr	r2, [pc, #240]	; (800c23c <_malloc_r+0x40c>)
 800c14c:	6016      	str	r6, [r2, #0]
 800c14e:	e005      	b.n	800c15c <_malloc_r+0x32c>
 800c150:	ebcc 0c06 	rsb	ip, ip, r6
 800c154:	eb0e 020c 	add.w	r2, lr, ip
 800c158:	f8cb 2000 	str.w	r2, [fp]
 800c15c:	f016 0207 	ands.w	r2, r6, #7
 800c160:	bf1c      	itt	ne
 800c162:	f1c2 0208 	rsbne	r2, r2, #8
 800c166:	18b6      	addne	r6, r6, r2
 800c168:	44b2      	add	sl, r6
 800c16a:	4413      	add	r3, r2
 800c16c:	ea0a 0000 	and.w	r0, sl, r0
 800c170:	ebc0 0a03 	rsb	sl, r0, r3
 800c174:	4651      	mov	r1, sl
 800c176:	4638      	mov	r0, r7
 800c178:	f000 faa6 	bl	800c6c8 <_sbrk_r>
 800c17c:	1c43      	adds	r3, r0, #1
 800c17e:	bf04      	itt	eq
 800c180:	4630      	moveq	r0, r6
 800c182:	f04f 0a00 	moveq.w	sl, #0
 800c186:	f8db 3000 	ldr.w	r3, [fp]
 800c18a:	60ae      	str	r6, [r5, #8]
 800c18c:	1b80      	subs	r0, r0, r6
 800c18e:	4450      	add	r0, sl
 800c190:	4453      	add	r3, sl
 800c192:	f040 0001 	orr.w	r0, r0, #1
 800c196:	45a8      	cmp	r8, r5
 800c198:	f8cb 3000 	str.w	r3, [fp]
 800c19c:	6070      	str	r0, [r6, #4]
 800c19e:	d01e      	beq.n	800c1de <_malloc_r+0x3ae>
 800c1a0:	f1b9 0f0f 	cmp.w	r9, #15
 800c1a4:	d802      	bhi.n	800c1ac <_malloc_r+0x37c>
 800c1a6:	2301      	movs	r3, #1
 800c1a8:	6073      	str	r3, [r6, #4]
 800c1aa:	e024      	b.n	800c1f6 <_malloc_r+0x3c6>
 800c1ac:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c1b0:	f1a9 090c 	sub.w	r9, r9, #12
 800c1b4:	f029 0907 	bic.w	r9, r9, #7
 800c1b8:	f003 0301 	and.w	r3, r3, #1
 800c1bc:	ea49 0303 	orr.w	r3, r9, r3
 800c1c0:	f8c8 3004 	str.w	r3, [r8, #4]
 800c1c4:	eb08 0309 	add.w	r3, r8, r9
 800c1c8:	2205      	movs	r2, #5
 800c1ca:	f1b9 0f0f 	cmp.w	r9, #15
 800c1ce:	605a      	str	r2, [r3, #4]
 800c1d0:	609a      	str	r2, [r3, #8]
 800c1d2:	d904      	bls.n	800c1de <_malloc_r+0x3ae>
 800c1d4:	4638      	mov	r0, r7
 800c1d6:	f108 0108 	add.w	r1, r8, #8
 800c1da:	f002 fbf5 	bl	800e9c8 <_free_r>
 800c1de:	4a1b      	ldr	r2, [pc, #108]	; (800c24c <_malloc_r+0x41c>)
 800c1e0:	f8db 3000 	ldr.w	r3, [fp]
 800c1e4:	6811      	ldr	r1, [r2, #0]
 800c1e6:	428b      	cmp	r3, r1
 800c1e8:	bf88      	it	hi
 800c1ea:	6013      	strhi	r3, [r2, #0]
 800c1ec:	4a18      	ldr	r2, [pc, #96]	; (800c250 <_malloc_r+0x420>)
 800c1ee:	6811      	ldr	r1, [r2, #0]
 800c1f0:	428b      	cmp	r3, r1
 800c1f2:	bf88      	it	hi
 800c1f4:	6013      	strhi	r3, [r2, #0]
 800c1f6:	68ab      	ldr	r3, [r5, #8]
 800c1f8:	685a      	ldr	r2, [r3, #4]
 800c1fa:	f022 0203 	bic.w	r2, r2, #3
 800c1fe:	42a2      	cmp	r2, r4
 800c200:	ebc4 0302 	rsb	r3, r4, r2
 800c204:	d301      	bcc.n	800c20a <_malloc_r+0x3da>
 800c206:	2b0f      	cmp	r3, #15
 800c208:	dc04      	bgt.n	800c214 <_malloc_r+0x3e4>
 800c20a:	4638      	mov	r0, r7
 800c20c:	f000 f86d 	bl	800c2ea <__malloc_unlock>
 800c210:	2600      	movs	r6, #0
 800c212:	e00c      	b.n	800c22e <_malloc_r+0x3fe>
 800c214:	68ae      	ldr	r6, [r5, #8]
 800c216:	f044 0201 	orr.w	r2, r4, #1
 800c21a:	4434      	add	r4, r6
 800c21c:	f043 0301 	orr.w	r3, r3, #1
 800c220:	6072      	str	r2, [r6, #4]
 800c222:	60ac      	str	r4, [r5, #8]
 800c224:	6063      	str	r3, [r4, #4]
 800c226:	4638      	mov	r0, r7
 800c228:	f000 f85f 	bl	800c2ea <__malloc_unlock>
 800c22c:	3608      	adds	r6, #8
 800c22e:	4630      	mov	r0, r6
 800c230:	b005      	add	sp, #20
 800c232:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c236:	bf00      	nop
 800c238:	20000f50 	.word	0x20000f50
 800c23c:	20000630 	.word	0x20000630
 800c240:	00001000 	.word	0x00001000
 800c244:	20000f54 	.word	0x20000f54
 800c248:	00000fff 	.word	0x00000fff
 800c24c:	20000f4c 	.word	0x20000f4c
 800c250:	20000f48 	.word	0x20000f48

0800c254 <memchr>:
 800c254:	b510      	push	{r4, lr}
 800c256:	b2c9      	uxtb	r1, r1
 800c258:	4402      	add	r2, r0
 800c25a:	4290      	cmp	r0, r2
 800c25c:	4603      	mov	r3, r0
 800c25e:	d006      	beq.n	800c26e <memchr+0x1a>
 800c260:	781c      	ldrb	r4, [r3, #0]
 800c262:	428c      	cmp	r4, r1
 800c264:	f100 0001 	add.w	r0, r0, #1
 800c268:	d1f7      	bne.n	800c25a <memchr+0x6>
 800c26a:	4618      	mov	r0, r3
 800c26c:	bd10      	pop	{r4, pc}
 800c26e:	2000      	movs	r0, #0
 800c270:	bd10      	pop	{r4, pc}

0800c272 <memcmp>:
 800c272:	b530      	push	{r4, r5, lr}
 800c274:	2300      	movs	r3, #0
 800c276:	4293      	cmp	r3, r2
 800c278:	d008      	beq.n	800c28c <memcmp+0x1a>
 800c27a:	5cc5      	ldrb	r5, [r0, r3]
 800c27c:	3301      	adds	r3, #1
 800c27e:	18cc      	adds	r4, r1, r3
 800c280:	f814 4c01 	ldrb.w	r4, [r4, #-1]
 800c284:	42a5      	cmp	r5, r4
 800c286:	d0f6      	beq.n	800c276 <memcmp+0x4>
 800c288:	1b28      	subs	r0, r5, r4
 800c28a:	bd30      	pop	{r4, r5, pc}
 800c28c:	2000      	movs	r0, #0
 800c28e:	bd30      	pop	{r4, r5, pc}

0800c290 <memcpy>:
 800c290:	b510      	push	{r4, lr}
 800c292:	2300      	movs	r3, #0
 800c294:	4293      	cmp	r3, r2
 800c296:	d003      	beq.n	800c2a0 <memcpy+0x10>
 800c298:	5ccc      	ldrb	r4, [r1, r3]
 800c29a:	54c4      	strb	r4, [r0, r3]
 800c29c:	3301      	adds	r3, #1
 800c29e:	e7f9      	b.n	800c294 <memcpy+0x4>
 800c2a0:	bd10      	pop	{r4, pc}

0800c2a2 <memmove>:
 800c2a2:	4281      	cmp	r1, r0
 800c2a4:	b570      	push	{r4, r5, r6, lr}
 800c2a6:	d301      	bcc.n	800c2ac <memmove+0xa>
 800c2a8:	2300      	movs	r3, #0
 800c2aa:	e00e      	b.n	800c2ca <memmove+0x28>
 800c2ac:	188c      	adds	r4, r1, r2
 800c2ae:	42a0      	cmp	r0, r4
 800c2b0:	d2fa      	bcs.n	800c2a8 <memmove+0x6>
 800c2b2:	1885      	adds	r5, r0, r2
 800c2b4:	4613      	mov	r3, r2
 800c2b6:	f113 33ff 	adds.w	r3, r3, #4294967295
 800c2ba:	d305      	bcc.n	800c2c8 <memmove+0x26>
 800c2bc:	4251      	negs	r1, r2
 800c2be:	1866      	adds	r6, r4, r1
 800c2c0:	4429      	add	r1, r5
 800c2c2:	5cf6      	ldrb	r6, [r6, r3]
 800c2c4:	54ce      	strb	r6, [r1, r3]
 800c2c6:	e7f6      	b.n	800c2b6 <memmove+0x14>
 800c2c8:	bd70      	pop	{r4, r5, r6, pc}
 800c2ca:	4293      	cmp	r3, r2
 800c2cc:	d003      	beq.n	800c2d6 <memmove+0x34>
 800c2ce:	5ccc      	ldrb	r4, [r1, r3]
 800c2d0:	54c4      	strb	r4, [r0, r3]
 800c2d2:	3301      	adds	r3, #1
 800c2d4:	e7f9      	b.n	800c2ca <memmove+0x28>
 800c2d6:	bd70      	pop	{r4, r5, r6, pc}

0800c2d8 <memset>:
 800c2d8:	4402      	add	r2, r0
 800c2da:	4603      	mov	r3, r0
 800c2dc:	4293      	cmp	r3, r2
 800c2de:	d002      	beq.n	800c2e6 <memset+0xe>
 800c2e0:	f803 1b01 	strb.w	r1, [r3], #1
 800c2e4:	e7fa      	b.n	800c2dc <memset+0x4>
 800c2e6:	4770      	bx	lr

0800c2e8 <__malloc_lock>:
 800c2e8:	4770      	bx	lr

0800c2ea <__malloc_unlock>:
 800c2ea:	4770      	bx	lr

0800c2ec <_putc_r>:
 800c2ec:	b570      	push	{r4, r5, r6, lr}
 800c2ee:	460e      	mov	r6, r1
 800c2f0:	4614      	mov	r4, r2
 800c2f2:	4605      	mov	r5, r0
 800c2f4:	b118      	cbz	r0, 800c2fe <_putc_r+0x12>
 800c2f6:	6983      	ldr	r3, [r0, #24]
 800c2f8:	b90b      	cbnz	r3, 800c2fe <_putc_r+0x12>
 800c2fa:	f002 fa4f 	bl	800e79c <__sinit>
 800c2fe:	4b16      	ldr	r3, [pc, #88]	; (800c358 <_putc_r+0x6c>)
 800c300:	429c      	cmp	r4, r3
 800c302:	d101      	bne.n	800c308 <_putc_r+0x1c>
 800c304:	686c      	ldr	r4, [r5, #4]
 800c306:	e008      	b.n	800c31a <_putc_r+0x2e>
 800c308:	4b14      	ldr	r3, [pc, #80]	; (800c35c <_putc_r+0x70>)
 800c30a:	429c      	cmp	r4, r3
 800c30c:	d101      	bne.n	800c312 <_putc_r+0x26>
 800c30e:	68ac      	ldr	r4, [r5, #8]
 800c310:	e003      	b.n	800c31a <_putc_r+0x2e>
 800c312:	4b13      	ldr	r3, [pc, #76]	; (800c360 <_putc_r+0x74>)
 800c314:	429c      	cmp	r4, r3
 800c316:	bf08      	it	eq
 800c318:	68ec      	ldreq	r4, [r5, #12]
 800c31a:	68a3      	ldr	r3, [r4, #8]
 800c31c:	3b01      	subs	r3, #1
 800c31e:	2b00      	cmp	r3, #0
 800c320:	60a3      	str	r3, [r4, #8]
 800c322:	da11      	bge.n	800c348 <_putc_r+0x5c>
 800c324:	69a2      	ldr	r2, [r4, #24]
 800c326:	4293      	cmp	r3, r2
 800c328:	db07      	blt.n	800c33a <_putc_r+0x4e>
 800c32a:	6823      	ldr	r3, [r4, #0]
 800c32c:	701e      	strb	r6, [r3, #0]
 800c32e:	6823      	ldr	r3, [r4, #0]
 800c330:	7819      	ldrb	r1, [r3, #0]
 800c332:	290a      	cmp	r1, #10
 800c334:	d10b      	bne.n	800c34e <_putc_r+0x62>
 800c336:	4628      	mov	r0, r5
 800c338:	e001      	b.n	800c33e <_putc_r+0x52>
 800c33a:	4628      	mov	r0, r5
 800c33c:	4631      	mov	r1, r6
 800c33e:	4622      	mov	r2, r4
 800c340:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c344:	f001 ba32 	b.w	800d7ac <__swbuf_r>
 800c348:	6823      	ldr	r3, [r4, #0]
 800c34a:	701e      	strb	r6, [r3, #0]
 800c34c:	6823      	ldr	r3, [r4, #0]
 800c34e:	1c5a      	adds	r2, r3, #1
 800c350:	6022      	str	r2, [r4, #0]
 800c352:	7818      	ldrb	r0, [r3, #0]
 800c354:	bd70      	pop	{r4, r5, r6, pc}
 800c356:	bf00      	nop
 800c358:	080107f0 	.word	0x080107f0
 800c35c:	08010810 	.word	0x08010810
 800c360:	08010830 	.word	0x08010830

0800c364 <realloc>:
 800c364:	460a      	mov	r2, r1
 800c366:	4903      	ldr	r1, [pc, #12]	; (800c374 <realloc+0x10>)
 800c368:	4603      	mov	r3, r0
 800c36a:	6808      	ldr	r0, [r1, #0]
 800c36c:	4619      	mov	r1, r3
 800c36e:	f000 b803 	b.w	800c378 <_realloc_r>
 800c372:	bf00      	nop
 800c374:	20000220 	.word	0x20000220

0800c378 <_realloc_r>:
 800c378:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c37c:	4681      	mov	r9, r0
 800c37e:	460c      	mov	r4, r1
 800c380:	b929      	cbnz	r1, 800c38e <_realloc_r+0x16>
 800c382:	4611      	mov	r1, r2
 800c384:	b003      	add	sp, #12
 800c386:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c38a:	f7ff bd51 	b.w	800be30 <_malloc_r>
 800c38e:	9201      	str	r2, [sp, #4]
 800c390:	f7ff ffaa 	bl	800c2e8 <__malloc_lock>
 800c394:	9a01      	ldr	r2, [sp, #4]
 800c396:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800c39a:	f102 070b 	add.w	r7, r2, #11
 800c39e:	2f16      	cmp	r7, #22
 800c3a0:	f1a4 0808 	sub.w	r8, r4, #8
 800c3a4:	f025 0603 	bic.w	r6, r5, #3
 800c3a8:	d903      	bls.n	800c3b2 <_realloc_r+0x3a>
 800c3aa:	f037 0707 	bics.w	r7, r7, #7
 800c3ae:	d501      	bpl.n	800c3b4 <_realloc_r+0x3c>
 800c3b0:	e002      	b.n	800c3b8 <_realloc_r+0x40>
 800c3b2:	2710      	movs	r7, #16
 800c3b4:	4297      	cmp	r7, r2
 800c3b6:	d204      	bcs.n	800c3c2 <_realloc_r+0x4a>
 800c3b8:	230c      	movs	r3, #12
 800c3ba:	f8c9 3000 	str.w	r3, [r9]
 800c3be:	2000      	movs	r0, #0
 800c3c0:	e17e      	b.n	800c6c0 <_realloc_r+0x348>
 800c3c2:	42be      	cmp	r6, r7
 800c3c4:	f280 8154 	bge.w	800c670 <_realloc_r+0x2f8>
 800c3c8:	49a2      	ldr	r1, [pc, #648]	; (800c654 <_realloc_r+0x2dc>)
 800c3ca:	f8d1 e008 	ldr.w	lr, [r1, #8]
 800c3ce:	eb08 0306 	add.w	r3, r8, r6
 800c3d2:	4573      	cmp	r3, lr
 800c3d4:	468b      	mov	fp, r1
 800c3d6:	6858      	ldr	r0, [r3, #4]
 800c3d8:	d005      	beq.n	800c3e6 <_realloc_r+0x6e>
 800c3da:	f020 0101 	bic.w	r1, r0, #1
 800c3de:	4419      	add	r1, r3
 800c3e0:	6849      	ldr	r1, [r1, #4]
 800c3e2:	07c9      	lsls	r1, r1, #31
 800c3e4:	d425      	bmi.n	800c432 <_realloc_r+0xba>
 800c3e6:	f020 0003 	bic.w	r0, r0, #3
 800c3ea:	4573      	cmp	r3, lr
 800c3ec:	eb00 0106 	add.w	r1, r0, r6
 800c3f0:	d117      	bne.n	800c422 <_realloc_r+0xaa>
 800c3f2:	f107 0c10 	add.w	ip, r7, #16
 800c3f6:	4561      	cmp	r1, ip
 800c3f8:	db1d      	blt.n	800c436 <_realloc_r+0xbe>
 800c3fa:	eb08 0507 	add.w	r5, r8, r7
 800c3fe:	1bc9      	subs	r1, r1, r7
 800c400:	f041 0101 	orr.w	r1, r1, #1
 800c404:	f8cb 5008 	str.w	r5, [fp, #8]
 800c408:	6069      	str	r1, [r5, #4]
 800c40a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800c40e:	f003 0301 	and.w	r3, r3, #1
 800c412:	431f      	orrs	r7, r3
 800c414:	4648      	mov	r0, r9
 800c416:	f844 7c04 	str.w	r7, [r4, #-4]
 800c41a:	f7ff ff66 	bl	800c2ea <__malloc_unlock>
 800c41e:	4620      	mov	r0, r4
 800c420:	e14e      	b.n	800c6c0 <_realloc_r+0x348>
 800c422:	42b9      	cmp	r1, r7
 800c424:	db07      	blt.n	800c436 <_realloc_r+0xbe>
 800c426:	68da      	ldr	r2, [r3, #12]
 800c428:	689b      	ldr	r3, [r3, #8]
 800c42a:	460e      	mov	r6, r1
 800c42c:	60da      	str	r2, [r3, #12]
 800c42e:	6093      	str	r3, [r2, #8]
 800c430:	e11e      	b.n	800c670 <_realloc_r+0x2f8>
 800c432:	2000      	movs	r0, #0
 800c434:	4603      	mov	r3, r0
 800c436:	07e9      	lsls	r1, r5, #31
 800c438:	f100 80c9 	bmi.w	800c5ce <_realloc_r+0x256>
 800c43c:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800c440:	ebc5 0508 	rsb	r5, r5, r8
 800c444:	6869      	ldr	r1, [r5, #4]
 800c446:	f021 0103 	bic.w	r1, r1, #3
 800c44a:	eb01 0a06 	add.w	sl, r1, r6
 800c44e:	2b00      	cmp	r3, #0
 800c450:	f000 8088 	beq.w	800c564 <_realloc_r+0x1ec>
 800c454:	4573      	cmp	r3, lr
 800c456:	d14b      	bne.n	800c4f0 <_realloc_r+0x178>
 800c458:	eb0a 0300 	add.w	r3, sl, r0
 800c45c:	f107 0110 	add.w	r1, r7, #16
 800c460:	428b      	cmp	r3, r1
 800c462:	db7f      	blt.n	800c564 <_realloc_r+0x1ec>
 800c464:	46a8      	mov	r8, r5
 800c466:	68ea      	ldr	r2, [r5, #12]
 800c468:	f858 1f08 	ldr.w	r1, [r8, #8]!
 800c46c:	60ca      	str	r2, [r1, #12]
 800c46e:	6091      	str	r1, [r2, #8]
 800c470:	1f32      	subs	r2, r6, #4
 800c472:	2a24      	cmp	r2, #36	; 0x24
 800c474:	d825      	bhi.n	800c4c2 <_realloc_r+0x14a>
 800c476:	2a13      	cmp	r2, #19
 800c478:	d91b      	bls.n	800c4b2 <_realloc_r+0x13a>
 800c47a:	6821      	ldr	r1, [r4, #0]
 800c47c:	60a9      	str	r1, [r5, #8]
 800c47e:	6861      	ldr	r1, [r4, #4]
 800c480:	60e9      	str	r1, [r5, #12]
 800c482:	2a1b      	cmp	r2, #27
 800c484:	d803      	bhi.n	800c48e <_realloc_r+0x116>
 800c486:	f105 0210 	add.w	r2, r5, #16
 800c48a:	3408      	adds	r4, #8
 800c48c:	e012      	b.n	800c4b4 <_realloc_r+0x13c>
 800c48e:	68a1      	ldr	r1, [r4, #8]
 800c490:	6129      	str	r1, [r5, #16]
 800c492:	68e1      	ldr	r1, [r4, #12]
 800c494:	6169      	str	r1, [r5, #20]
 800c496:	2a24      	cmp	r2, #36	; 0x24
 800c498:	d003      	beq.n	800c4a2 <_realloc_r+0x12a>
 800c49a:	f105 0218 	add.w	r2, r5, #24
 800c49e:	3410      	adds	r4, #16
 800c4a0:	e008      	b.n	800c4b4 <_realloc_r+0x13c>
 800c4a2:	6922      	ldr	r2, [r4, #16]
 800c4a4:	61aa      	str	r2, [r5, #24]
 800c4a6:	6961      	ldr	r1, [r4, #20]
 800c4a8:	61e9      	str	r1, [r5, #28]
 800c4aa:	f105 0220 	add.w	r2, r5, #32
 800c4ae:	3418      	adds	r4, #24
 800c4b0:	e000      	b.n	800c4b4 <_realloc_r+0x13c>
 800c4b2:	4642      	mov	r2, r8
 800c4b4:	6821      	ldr	r1, [r4, #0]
 800c4b6:	6011      	str	r1, [r2, #0]
 800c4b8:	6861      	ldr	r1, [r4, #4]
 800c4ba:	6051      	str	r1, [r2, #4]
 800c4bc:	68a1      	ldr	r1, [r4, #8]
 800c4be:	6091      	str	r1, [r2, #8]
 800c4c0:	e005      	b.n	800c4ce <_realloc_r+0x156>
 800c4c2:	4640      	mov	r0, r8
 800c4c4:	4621      	mov	r1, r4
 800c4c6:	9301      	str	r3, [sp, #4]
 800c4c8:	f7ff feeb 	bl	800c2a2 <memmove>
 800c4cc:	9b01      	ldr	r3, [sp, #4]
 800c4ce:	19ea      	adds	r2, r5, r7
 800c4d0:	1bdb      	subs	r3, r3, r7
 800c4d2:	f043 0301 	orr.w	r3, r3, #1
 800c4d6:	f8cb 2008 	str.w	r2, [fp, #8]
 800c4da:	6053      	str	r3, [r2, #4]
 800c4dc:	686b      	ldr	r3, [r5, #4]
 800c4de:	f003 0301 	and.w	r3, r3, #1
 800c4e2:	431f      	orrs	r7, r3
 800c4e4:	4648      	mov	r0, r9
 800c4e6:	606f      	str	r7, [r5, #4]
 800c4e8:	f7ff feff 	bl	800c2ea <__malloc_unlock>
 800c4ec:	4640      	mov	r0, r8
 800c4ee:	e0e7      	b.n	800c6c0 <_realloc_r+0x348>
 800c4f0:	eb0a 0b00 	add.w	fp, sl, r0
 800c4f4:	45bb      	cmp	fp, r7
 800c4f6:	db35      	blt.n	800c564 <_realloc_r+0x1ec>
 800c4f8:	68da      	ldr	r2, [r3, #12]
 800c4fa:	689b      	ldr	r3, [r3, #8]
 800c4fc:	4628      	mov	r0, r5
 800c4fe:	60da      	str	r2, [r3, #12]
 800c500:	6093      	str	r3, [r2, #8]
 800c502:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800c506:	68eb      	ldr	r3, [r5, #12]
 800c508:	60d3      	str	r3, [r2, #12]
 800c50a:	609a      	str	r2, [r3, #8]
 800c50c:	1f32      	subs	r2, r6, #4
 800c50e:	2a24      	cmp	r2, #36	; 0x24
 800c510:	d823      	bhi.n	800c55a <_realloc_r+0x1e2>
 800c512:	2a13      	cmp	r2, #19
 800c514:	d91a      	bls.n	800c54c <_realloc_r+0x1d4>
 800c516:	6823      	ldr	r3, [r4, #0]
 800c518:	60ab      	str	r3, [r5, #8]
 800c51a:	6863      	ldr	r3, [r4, #4]
 800c51c:	60eb      	str	r3, [r5, #12]
 800c51e:	2a1b      	cmp	r2, #27
 800c520:	d803      	bhi.n	800c52a <_realloc_r+0x1b2>
 800c522:	f105 0010 	add.w	r0, r5, #16
 800c526:	3408      	adds	r4, #8
 800c528:	e010      	b.n	800c54c <_realloc_r+0x1d4>
 800c52a:	68a3      	ldr	r3, [r4, #8]
 800c52c:	612b      	str	r3, [r5, #16]
 800c52e:	68e3      	ldr	r3, [r4, #12]
 800c530:	616b      	str	r3, [r5, #20]
 800c532:	2a24      	cmp	r2, #36	; 0x24
 800c534:	d003      	beq.n	800c53e <_realloc_r+0x1c6>
 800c536:	f105 0018 	add.w	r0, r5, #24
 800c53a:	3410      	adds	r4, #16
 800c53c:	e006      	b.n	800c54c <_realloc_r+0x1d4>
 800c53e:	6923      	ldr	r3, [r4, #16]
 800c540:	61ab      	str	r3, [r5, #24]
 800c542:	6963      	ldr	r3, [r4, #20]
 800c544:	61eb      	str	r3, [r5, #28]
 800c546:	f105 0020 	add.w	r0, r5, #32
 800c54a:	3418      	adds	r4, #24
 800c54c:	6823      	ldr	r3, [r4, #0]
 800c54e:	6003      	str	r3, [r0, #0]
 800c550:	6863      	ldr	r3, [r4, #4]
 800c552:	6043      	str	r3, [r0, #4]
 800c554:	68a3      	ldr	r3, [r4, #8]
 800c556:	6083      	str	r3, [r0, #8]
 800c558:	e002      	b.n	800c560 <_realloc_r+0x1e8>
 800c55a:	4621      	mov	r1, r4
 800c55c:	f7ff fea1 	bl	800c2a2 <memmove>
 800c560:	465e      	mov	r6, fp
 800c562:	e02e      	b.n	800c5c2 <_realloc_r+0x24a>
 800c564:	45ba      	cmp	sl, r7
 800c566:	db32      	blt.n	800c5ce <_realloc_r+0x256>
 800c568:	4628      	mov	r0, r5
 800c56a:	68eb      	ldr	r3, [r5, #12]
 800c56c:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800c570:	60d3      	str	r3, [r2, #12]
 800c572:	609a      	str	r2, [r3, #8]
 800c574:	1f32      	subs	r2, r6, #4
 800c576:	2a24      	cmp	r2, #36	; 0x24
 800c578:	d825      	bhi.n	800c5c6 <_realloc_r+0x24e>
 800c57a:	2a13      	cmp	r2, #19
 800c57c:	d91a      	bls.n	800c5b4 <_realloc_r+0x23c>
 800c57e:	6823      	ldr	r3, [r4, #0]
 800c580:	60ab      	str	r3, [r5, #8]
 800c582:	6863      	ldr	r3, [r4, #4]
 800c584:	60eb      	str	r3, [r5, #12]
 800c586:	2a1b      	cmp	r2, #27
 800c588:	d803      	bhi.n	800c592 <_realloc_r+0x21a>
 800c58a:	f105 0010 	add.w	r0, r5, #16
 800c58e:	3408      	adds	r4, #8
 800c590:	e010      	b.n	800c5b4 <_realloc_r+0x23c>
 800c592:	68a3      	ldr	r3, [r4, #8]
 800c594:	612b      	str	r3, [r5, #16]
 800c596:	68e3      	ldr	r3, [r4, #12]
 800c598:	616b      	str	r3, [r5, #20]
 800c59a:	2a24      	cmp	r2, #36	; 0x24
 800c59c:	d003      	beq.n	800c5a6 <_realloc_r+0x22e>
 800c59e:	f105 0018 	add.w	r0, r5, #24
 800c5a2:	3410      	adds	r4, #16
 800c5a4:	e006      	b.n	800c5b4 <_realloc_r+0x23c>
 800c5a6:	6923      	ldr	r3, [r4, #16]
 800c5a8:	61ab      	str	r3, [r5, #24]
 800c5aa:	6963      	ldr	r3, [r4, #20]
 800c5ac:	61eb      	str	r3, [r5, #28]
 800c5ae:	f105 0020 	add.w	r0, r5, #32
 800c5b2:	3418      	adds	r4, #24
 800c5b4:	6823      	ldr	r3, [r4, #0]
 800c5b6:	6003      	str	r3, [r0, #0]
 800c5b8:	6863      	ldr	r3, [r4, #4]
 800c5ba:	6043      	str	r3, [r0, #4]
 800c5bc:	68a3      	ldr	r3, [r4, #8]
 800c5be:	6083      	str	r3, [r0, #8]
 800c5c0:	4656      	mov	r6, sl
 800c5c2:	46a8      	mov	r8, r5
 800c5c4:	e054      	b.n	800c670 <_realloc_r+0x2f8>
 800c5c6:	4621      	mov	r1, r4
 800c5c8:	f7ff fe6b 	bl	800c2a2 <memmove>
 800c5cc:	e7f8      	b.n	800c5c0 <_realloc_r+0x248>
 800c5ce:	4648      	mov	r0, r9
 800c5d0:	4611      	mov	r1, r2
 800c5d2:	f7ff fc2d 	bl	800be30 <_malloc_r>
 800c5d6:	4605      	mov	r5, r0
 800c5d8:	2800      	cmp	r0, #0
 800c5da:	d044      	beq.n	800c666 <_realloc_r+0x2ee>
 800c5dc:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800c5e0:	f023 0301 	bic.w	r3, r3, #1
 800c5e4:	f1a0 0208 	sub.w	r2, r0, #8
 800c5e8:	4443      	add	r3, r8
 800c5ea:	429a      	cmp	r2, r3
 800c5ec:	d105      	bne.n	800c5fa <_realloc_r+0x282>
 800c5ee:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800c5f2:	f023 0303 	bic.w	r3, r3, #3
 800c5f6:	441e      	add	r6, r3
 800c5f8:	e03a      	b.n	800c670 <_realloc_r+0x2f8>
 800c5fa:	1f32      	subs	r2, r6, #4
 800c5fc:	2a24      	cmp	r2, #36	; 0x24
 800c5fe:	d82b      	bhi.n	800c658 <_realloc_r+0x2e0>
 800c600:	2a13      	cmp	r2, #19
 800c602:	d91e      	bls.n	800c642 <_realloc_r+0x2ca>
 800c604:	6823      	ldr	r3, [r4, #0]
 800c606:	6003      	str	r3, [r0, #0]
 800c608:	6863      	ldr	r3, [r4, #4]
 800c60a:	6043      	str	r3, [r0, #4]
 800c60c:	2a1b      	cmp	r2, #27
 800c60e:	d804      	bhi.n	800c61a <_realloc_r+0x2a2>
 800c610:	f100 0308 	add.w	r3, r0, #8
 800c614:	f104 0208 	add.w	r2, r4, #8
 800c618:	e015      	b.n	800c646 <_realloc_r+0x2ce>
 800c61a:	68a3      	ldr	r3, [r4, #8]
 800c61c:	6083      	str	r3, [r0, #8]
 800c61e:	68e3      	ldr	r3, [r4, #12]
 800c620:	60c3      	str	r3, [r0, #12]
 800c622:	2a24      	cmp	r2, #36	; 0x24
 800c624:	d004      	beq.n	800c630 <_realloc_r+0x2b8>
 800c626:	f100 0310 	add.w	r3, r0, #16
 800c62a:	f104 0210 	add.w	r2, r4, #16
 800c62e:	e00a      	b.n	800c646 <_realloc_r+0x2ce>
 800c630:	6923      	ldr	r3, [r4, #16]
 800c632:	6103      	str	r3, [r0, #16]
 800c634:	6961      	ldr	r1, [r4, #20]
 800c636:	6141      	str	r1, [r0, #20]
 800c638:	f100 0318 	add.w	r3, r0, #24
 800c63c:	f104 0218 	add.w	r2, r4, #24
 800c640:	e001      	b.n	800c646 <_realloc_r+0x2ce>
 800c642:	4603      	mov	r3, r0
 800c644:	4622      	mov	r2, r4
 800c646:	6811      	ldr	r1, [r2, #0]
 800c648:	6019      	str	r1, [r3, #0]
 800c64a:	6851      	ldr	r1, [r2, #4]
 800c64c:	6059      	str	r1, [r3, #4]
 800c64e:	6892      	ldr	r2, [r2, #8]
 800c650:	609a      	str	r2, [r3, #8]
 800c652:	e004      	b.n	800c65e <_realloc_r+0x2e6>
 800c654:	20000224 	.word	0x20000224
 800c658:	4621      	mov	r1, r4
 800c65a:	f7ff fe22 	bl	800c2a2 <memmove>
 800c65e:	4648      	mov	r0, r9
 800c660:	4621      	mov	r1, r4
 800c662:	f002 f9b1 	bl	800e9c8 <_free_r>
 800c666:	4648      	mov	r0, r9
 800c668:	f7ff fe3f 	bl	800c2ea <__malloc_unlock>
 800c66c:	4628      	mov	r0, r5
 800c66e:	e027      	b.n	800c6c0 <_realloc_r+0x348>
 800c670:	1bf3      	subs	r3, r6, r7
 800c672:	2b0f      	cmp	r3, #15
 800c674:	f8d8 2004 	ldr.w	r2, [r8, #4]
 800c678:	d913      	bls.n	800c6a2 <_realloc_r+0x32a>
 800c67a:	eb08 0107 	add.w	r1, r8, r7
 800c67e:	f002 0201 	and.w	r2, r2, #1
 800c682:	4317      	orrs	r7, r2
 800c684:	f043 0201 	orr.w	r2, r3, #1
 800c688:	440b      	add	r3, r1
 800c68a:	f8c8 7004 	str.w	r7, [r8, #4]
 800c68e:	604a      	str	r2, [r1, #4]
 800c690:	685a      	ldr	r2, [r3, #4]
 800c692:	f042 0201 	orr.w	r2, r2, #1
 800c696:	605a      	str	r2, [r3, #4]
 800c698:	4648      	mov	r0, r9
 800c69a:	3108      	adds	r1, #8
 800c69c:	f002 f994 	bl	800e9c8 <_free_r>
 800c6a0:	e009      	b.n	800c6b6 <_realloc_r+0x33e>
 800c6a2:	f002 0201 	and.w	r2, r2, #1
 800c6a6:	4332      	orrs	r2, r6
 800c6a8:	4446      	add	r6, r8
 800c6aa:	f8c8 2004 	str.w	r2, [r8, #4]
 800c6ae:	6873      	ldr	r3, [r6, #4]
 800c6b0:	f043 0301 	orr.w	r3, r3, #1
 800c6b4:	6073      	str	r3, [r6, #4]
 800c6b6:	4648      	mov	r0, r9
 800c6b8:	f7ff fe17 	bl	800c2ea <__malloc_unlock>
 800c6bc:	f108 0008 	add.w	r0, r8, #8
 800c6c0:	b003      	add	sp, #12
 800c6c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6c6:	bf00      	nop

0800c6c8 <_sbrk_r>:
 800c6c8:	b538      	push	{r3, r4, r5, lr}
 800c6ca:	4c06      	ldr	r4, [pc, #24]	; (800c6e4 <_sbrk_r+0x1c>)
 800c6cc:	2300      	movs	r3, #0
 800c6ce:	4605      	mov	r5, r0
 800c6d0:	4608      	mov	r0, r1
 800c6d2:	6023      	str	r3, [r4, #0]
 800c6d4:	f001 f842 	bl	800d75c <_sbrk>
 800c6d8:	1c43      	adds	r3, r0, #1
 800c6da:	d102      	bne.n	800c6e2 <_sbrk_r+0x1a>
 800c6dc:	6823      	ldr	r3, [r4, #0]
 800c6de:	b103      	cbz	r3, 800c6e2 <_sbrk_r+0x1a>
 800c6e0:	602b      	str	r3, [r5, #0]
 800c6e2:	bd38      	pop	{r3, r4, r5, pc}
 800c6e4:	20000ffc 	.word	0x20000ffc

0800c6e8 <_raise_r>:
 800c6e8:	291f      	cmp	r1, #31
 800c6ea:	b538      	push	{r3, r4, r5, lr}
 800c6ec:	4605      	mov	r5, r0
 800c6ee:	460c      	mov	r4, r1
 800c6f0:	d904      	bls.n	800c6fc <_raise_r+0x14>
 800c6f2:	2316      	movs	r3, #22
 800c6f4:	6003      	str	r3, [r0, #0]
 800c6f6:	f04f 30ff 	mov.w	r0, #4294967295
 800c6fa:	bd38      	pop	{r3, r4, r5, pc}
 800c6fc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c6fe:	b112      	cbz	r2, 800c706 <_raise_r+0x1e>
 800c700:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c704:	b94b      	cbnz	r3, 800c71a <_raise_r+0x32>
 800c706:	4628      	mov	r0, r5
 800c708:	f000 f830 	bl	800c76c <_getpid_r>
 800c70c:	4622      	mov	r2, r4
 800c70e:	4601      	mov	r1, r0
 800c710:	4628      	mov	r0, r5
 800c712:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c716:	f000 b817 	b.w	800c748 <_kill_r>
 800c71a:	2b01      	cmp	r3, #1
 800c71c:	d00a      	beq.n	800c734 <_raise_r+0x4c>
 800c71e:	1c59      	adds	r1, r3, #1
 800c720:	d103      	bne.n	800c72a <_raise_r+0x42>
 800c722:	2316      	movs	r3, #22
 800c724:	6003      	str	r3, [r0, #0]
 800c726:	2001      	movs	r0, #1
 800c728:	bd38      	pop	{r3, r4, r5, pc}
 800c72a:	2500      	movs	r5, #0
 800c72c:	f842 5024 	str.w	r5, [r2, r4, lsl #2]
 800c730:	4620      	mov	r0, r4
 800c732:	4798      	blx	r3
 800c734:	2000      	movs	r0, #0
 800c736:	bd38      	pop	{r3, r4, r5, pc}

0800c738 <raise>:
 800c738:	4b02      	ldr	r3, [pc, #8]	; (800c744 <raise+0xc>)
 800c73a:	4601      	mov	r1, r0
 800c73c:	6818      	ldr	r0, [r3, #0]
 800c73e:	f7ff bfd3 	b.w	800c6e8 <_raise_r>
 800c742:	bf00      	nop
 800c744:	20000220 	.word	0x20000220

0800c748 <_kill_r>:
 800c748:	b538      	push	{r3, r4, r5, lr}
 800c74a:	4c07      	ldr	r4, [pc, #28]	; (800c768 <_kill_r+0x20>)
 800c74c:	2300      	movs	r3, #0
 800c74e:	4605      	mov	r5, r0
 800c750:	4608      	mov	r0, r1
 800c752:	4611      	mov	r1, r2
 800c754:	6023      	str	r3, [r4, #0]
 800c756:	f000 fff1 	bl	800d73c <_kill>
 800c75a:	1c43      	adds	r3, r0, #1
 800c75c:	d102      	bne.n	800c764 <_kill_r+0x1c>
 800c75e:	6823      	ldr	r3, [r4, #0]
 800c760:	b103      	cbz	r3, 800c764 <_kill_r+0x1c>
 800c762:	602b      	str	r3, [r5, #0]
 800c764:	bd38      	pop	{r3, r4, r5, pc}
 800c766:	bf00      	nop
 800c768:	20000ffc 	.word	0x20000ffc

0800c76c <_getpid_r>:
 800c76c:	f000 bfe4 	b.w	800d738 <_getpid>

0800c770 <sprintf>:
 800c770:	b40e      	push	{r1, r2, r3}
 800c772:	b500      	push	{lr}
 800c774:	b09c      	sub	sp, #112	; 0x70
 800c776:	f44f 7102 	mov.w	r1, #520	; 0x208
 800c77a:	f8ad 1014 	strh.w	r1, [sp, #20]
 800c77e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c782:	9104      	str	r1, [sp, #16]
 800c784:	9107      	str	r1, [sp, #28]
 800c786:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800c78a:	ab1d      	add	r3, sp, #116	; 0x74
 800c78c:	f8ad 1016 	strh.w	r1, [sp, #22]
 800c790:	4908      	ldr	r1, [pc, #32]	; (800c7b4 <sprintf+0x44>)
 800c792:	f853 2b04 	ldr.w	r2, [r3], #4
 800c796:	9002      	str	r0, [sp, #8]
 800c798:	9006      	str	r0, [sp, #24]
 800c79a:	6808      	ldr	r0, [r1, #0]
 800c79c:	9301      	str	r3, [sp, #4]
 800c79e:	a902      	add	r1, sp, #8
 800c7a0:	f000 f82a 	bl	800c7f8 <_svfprintf_r>
 800c7a4:	9b02      	ldr	r3, [sp, #8]
 800c7a6:	2200      	movs	r2, #0
 800c7a8:	701a      	strb	r2, [r3, #0]
 800c7aa:	b01c      	add	sp, #112	; 0x70
 800c7ac:	f85d eb04 	ldr.w	lr, [sp], #4
 800c7b0:	b003      	add	sp, #12
 800c7b2:	4770      	bx	lr
 800c7b4:	20000220 	.word	0x20000220

0800c7b8 <strlen>:
 800c7b8:	4603      	mov	r3, r0
 800c7ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c7be:	2a00      	cmp	r2, #0
 800c7c0:	d1fb      	bne.n	800c7ba <strlen+0x2>
 800c7c2:	1a18      	subs	r0, r3, r0
 800c7c4:	3801      	subs	r0, #1
 800c7c6:	4770      	bx	lr

0800c7c8 <strncmp>:
 800c7c8:	b570      	push	{r4, r5, r6, lr}
 800c7ca:	b192      	cbz	r2, 800c7f2 <strncmp+0x2a>
 800c7cc:	460b      	mov	r3, r1
 800c7ce:	4605      	mov	r5, r0
 800c7d0:	781c      	ldrb	r4, [r3, #0]
 800c7d2:	f810 6b01 	ldrb.w	r6, [r0], #1
 800c7d6:	42b4      	cmp	r4, r6
 800c7d8:	f101 0101 	add.w	r1, r1, #1
 800c7dc:	d101      	bne.n	800c7e2 <strncmp+0x1a>
 800c7de:	2a01      	cmp	r2, #1
 800c7e0:	d103      	bne.n	800c7ea <strncmp+0x22>
 800c7e2:	7828      	ldrb	r0, [r5, #0]
 800c7e4:	781b      	ldrb	r3, [r3, #0]
 800c7e6:	1ac0      	subs	r0, r0, r3
 800c7e8:	bd70      	pop	{r4, r5, r6, pc}
 800c7ea:	3a01      	subs	r2, #1
 800c7ec:	2c00      	cmp	r4, #0
 800c7ee:	d1ed      	bne.n	800c7cc <strncmp+0x4>
 800c7f0:	e7f7      	b.n	800c7e2 <strncmp+0x1a>
 800c7f2:	4610      	mov	r0, r2
 800c7f4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c7f8 <_svfprintf_r>:
 800c7f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7fc:	b0bf      	sub	sp, #252	; 0xfc
 800c7fe:	468b      	mov	fp, r1
 800c800:	4698      	mov	r8, r3
 800c802:	9207      	str	r2, [sp, #28]
 800c804:	4682      	mov	sl, r0
 800c806:	f002 f9b3 	bl	800eb70 <_localeconv_r>
 800c80a:	6800      	ldr	r0, [r0, #0]
 800c80c:	9014      	str	r0, [sp, #80]	; 0x50
 800c80e:	f7ff ffd3 	bl	800c7b8 <strlen>
 800c812:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800c816:	900c      	str	r0, [sp, #48]	; 0x30
 800c818:	0619      	lsls	r1, r3, #24
 800c81a:	d515      	bpl.n	800c848 <_svfprintf_r+0x50>
 800c81c:	f8db 3010 	ldr.w	r3, [fp, #16]
 800c820:	b993      	cbnz	r3, 800c848 <_svfprintf_r+0x50>
 800c822:	4650      	mov	r0, sl
 800c824:	2140      	movs	r1, #64	; 0x40
 800c826:	f7ff fb03 	bl	800be30 <_malloc_r>
 800c82a:	f8cb 0000 	str.w	r0, [fp]
 800c82e:	f8cb 0010 	str.w	r0, [fp, #16]
 800c832:	b930      	cbnz	r0, 800c842 <_svfprintf_r+0x4a>
 800c834:	230c      	movs	r3, #12
 800c836:	f8ca 3000 	str.w	r3, [sl]
 800c83a:	f04f 30ff 	mov.w	r0, #4294967295
 800c83e:	f000 bf74 	b.w	800d72a <_svfprintf_r+0xf32>
 800c842:	2340      	movs	r3, #64	; 0x40
 800c844:	f8cb 3014 	str.w	r3, [fp, #20]
 800c848:	ed9f 7b9b 	vldr	d7, [pc, #620]	; 800cab8 <_svfprintf_r+0x2c0>
 800c84c:	ed8d 7b08 	vstr	d7, [sp, #32]
 800c850:	2300      	movs	r3, #0
 800c852:	ae2e      	add	r6, sp, #184	; 0xb8
 800c854:	9621      	str	r6, [sp, #132]	; 0x84
 800c856:	9323      	str	r3, [sp, #140]	; 0x8c
 800c858:	9322      	str	r3, [sp, #136]	; 0x88
 800c85a:	9305      	str	r3, [sp, #20]
 800c85c:	9317      	str	r3, [sp, #92]	; 0x5c
 800c85e:	9316      	str	r3, [sp, #88]	; 0x58
 800c860:	930b      	str	r3, [sp, #44]	; 0x2c
 800c862:	9b07      	ldr	r3, [sp, #28]
 800c864:	461c      	mov	r4, r3
 800c866:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c86a:	b91a      	cbnz	r2, 800c874 <_svfprintf_r+0x7c>
 800c86c:	9807      	ldr	r0, [sp, #28]
 800c86e:	1a25      	subs	r5, r4, r0
 800c870:	d103      	bne.n	800c87a <_svfprintf_r+0x82>
 800c872:	e01b      	b.n	800c8ac <_svfprintf_r+0xb4>
 800c874:	2a25      	cmp	r2, #37	; 0x25
 800c876:	d1f5      	bne.n	800c864 <_svfprintf_r+0x6c>
 800c878:	e7f8      	b.n	800c86c <_svfprintf_r+0x74>
 800c87a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c87c:	9907      	ldr	r1, [sp, #28]
 800c87e:	442b      	add	r3, r5
 800c880:	9323      	str	r3, [sp, #140]	; 0x8c
 800c882:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c884:	3301      	adds	r3, #1
 800c886:	2b07      	cmp	r3, #7
 800c888:	e886 0022 	stmia.w	r6, {r1, r5}
 800c88c:	9322      	str	r3, [sp, #136]	; 0x88
 800c88e:	dc01      	bgt.n	800c894 <_svfprintf_r+0x9c>
 800c890:	3608      	adds	r6, #8
 800c892:	e008      	b.n	800c8a6 <_svfprintf_r+0xae>
 800c894:	4650      	mov	r0, sl
 800c896:	4659      	mov	r1, fp
 800c898:	aa21      	add	r2, sp, #132	; 0x84
 800c89a:	f002 fd18 	bl	800f2ce <__ssprint_r>
 800c89e:	2800      	cmp	r0, #0
 800c8a0:	f040 873b 	bne.w	800d71a <_svfprintf_r+0xf22>
 800c8a4:	ae2e      	add	r6, sp, #184	; 0xb8
 800c8a6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c8a8:	442a      	add	r2, r5
 800c8aa:	920b      	str	r2, [sp, #44]	; 0x2c
 800c8ac:	7823      	ldrb	r3, [r4, #0]
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	f000 872c 	beq.w	800d70c <_svfprintf_r+0xf14>
 800c8b4:	2300      	movs	r3, #0
 800c8b6:	3401      	adds	r4, #1
 800c8b8:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 800c8bc:	f04f 39ff 	mov.w	r9, #4294967295
 800c8c0:	930a      	str	r3, [sp, #40]	; 0x28
 800c8c2:	461f      	mov	r7, r3
 800c8c4:	1c65      	adds	r5, r4, #1
 800c8c6:	7824      	ldrb	r4, [r4, #0]
 800c8c8:	9507      	str	r5, [sp, #28]
 800c8ca:	9404      	str	r4, [sp, #16]
 800c8cc:	9c04      	ldr	r4, [sp, #16]
 800c8ce:	f1a4 0220 	sub.w	r2, r4, #32
 800c8d2:	2a58      	cmp	r2, #88	; 0x58
 800c8d4:	f200 838b 	bhi.w	800cfee <_svfprintf_r+0x7f6>
 800c8d8:	e8df f012 	tbh	[pc, r2, lsl #1]
 800c8dc:	0389006d 	.word	0x0389006d
 800c8e0:	00710389 	.word	0x00710389
 800c8e4:	03890389 	.word	0x03890389
 800c8e8:	03890389 	.word	0x03890389
 800c8ec:	03890389 	.word	0x03890389
 800c8f0:	0059005b 	.word	0x0059005b
 800c8f4:	00770389 	.word	0x00770389
 800c8f8:	0389007a 	.word	0x0389007a
 800c8fc:	00a300a0 	.word	0x00a300a0
 800c900:	00a300a3 	.word	0x00a300a3
 800c904:	00a300a3 	.word	0x00a300a3
 800c908:	00a300a3 	.word	0x00a300a3
 800c90c:	00a300a3 	.word	0x00a300a3
 800c910:	03890389 	.word	0x03890389
 800c914:	03890389 	.word	0x03890389
 800c918:	03890389 	.word	0x03890389
 800c91c:	03890389 	.word	0x03890389
 800c920:	03890389 	.word	0x03890389
 800c924:	010800d4 	.word	0x010800d4
 800c928:	01080389 	.word	0x01080389
 800c92c:	03890389 	.word	0x03890389
 800c930:	03890389 	.word	0x03890389
 800c934:	038900b7 	.word	0x038900b7
 800c938:	02680389 	.word	0x02680389
 800c93c:	03890389 	.word	0x03890389
 800c940:	03890389 	.word	0x03890389
 800c944:	02c10389 	.word	0x02c10389
 800c948:	03890389 	.word	0x03890389
 800c94c:	03890068 	.word	0x03890068
 800c950:	03890389 	.word	0x03890389
 800c954:	03890389 	.word	0x03890389
 800c958:	03890389 	.word	0x03890389
 800c95c:	03890389 	.word	0x03890389
 800c960:	00ca0389 	.word	0x00ca0389
 800c964:	01080065 	.word	0x01080065
 800c968:	01080108 	.word	0x01080108
 800c96c:	006500ba 	.word	0x006500ba
 800c970:	03890389 	.word	0x03890389
 800c974:	038900bd 	.word	0x038900bd
 800c978:	026a0249 	.word	0x026a0249
 800c97c:	00c70292 	.word	0x00c70292
 800c980:	02a40389 	.word	0x02a40389
 800c984:	02c30389 	.word	0x02c30389
 800c988:	03890389 	.word	0x03890389
 800c98c:	02de      	.short	0x02de
 800c98e:	232b      	movs	r3, #43	; 0x2b
 800c990:	e007      	b.n	800c9a2 <_svfprintf_r+0x1aa>
 800c992:	f8d8 5000 	ldr.w	r5, [r8]
 800c996:	950a      	str	r5, [sp, #40]	; 0x28
 800c998:	2d00      	cmp	r5, #0
 800c99a:	f108 0204 	add.w	r2, r8, #4
 800c99e:	db11      	blt.n	800c9c4 <_svfprintf_r+0x1cc>
 800c9a0:	4690      	mov	r8, r2
 800c9a2:	9c07      	ldr	r4, [sp, #28]
 800c9a4:	e78e      	b.n	800c8c4 <_svfprintf_r+0xcc>
 800c9a6:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 800c9aa:	e06f      	b.n	800ca8c <_svfprintf_r+0x294>
 800c9ac:	4c44      	ldr	r4, [pc, #272]	; (800cac0 <_svfprintf_r+0x2c8>)
 800c9ae:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 800c9b2:	9417      	str	r4, [sp, #92]	; 0x5c
 800c9b4:	e274      	b.n	800cea0 <_svfprintf_r+0x6a8>
 800c9b6:	2b00      	cmp	r3, #0
 800c9b8:	bf08      	it	eq
 800c9ba:	2320      	moveq	r3, #32
 800c9bc:	e7f1      	b.n	800c9a2 <_svfprintf_r+0x1aa>
 800c9be:	f047 0701 	orr.w	r7, r7, #1
 800c9c2:	e7ee      	b.n	800c9a2 <_svfprintf_r+0x1aa>
 800c9c4:	426d      	negs	r5, r5
 800c9c6:	950a      	str	r5, [sp, #40]	; 0x28
 800c9c8:	4690      	mov	r8, r2
 800c9ca:	f047 0704 	orr.w	r7, r7, #4
 800c9ce:	e7e8      	b.n	800c9a2 <_svfprintf_r+0x1aa>
 800c9d0:	9c07      	ldr	r4, [sp, #28]
 800c9d2:	7825      	ldrb	r5, [r4, #0]
 800c9d4:	9504      	str	r5, [sp, #16]
 800c9d6:	2d2a      	cmp	r5, #42	; 0x2a
 800c9d8:	f104 0201 	add.w	r2, r4, #1
 800c9dc:	d002      	beq.n	800c9e4 <_svfprintf_r+0x1ec>
 800c9de:	f04f 0900 	mov.w	r9, #0
 800c9e2:	e00b      	b.n	800c9fc <_svfprintf_r+0x204>
 800c9e4:	f8d8 9000 	ldr.w	r9, [r8]
 800c9e8:	9207      	str	r2, [sp, #28]
 800c9ea:	f108 0104 	add.w	r1, r8, #4
 800c9ee:	f1b9 0f00 	cmp.w	r9, #0
 800c9f2:	4688      	mov	r8, r1
 800c9f4:	dad5      	bge.n	800c9a2 <_svfprintf_r+0x1aa>
 800c9f6:	f04f 39ff 	mov.w	r9, #4294967295
 800c9fa:	e7d2      	b.n	800c9a2 <_svfprintf_r+0x1aa>
 800c9fc:	9d04      	ldr	r5, [sp, #16]
 800c9fe:	f1a5 0130 	sub.w	r1, r5, #48	; 0x30
 800ca02:	2909      	cmp	r1, #9
 800ca04:	d806      	bhi.n	800ca14 <_svfprintf_r+0x21c>
 800ca06:	200a      	movs	r0, #10
 800ca08:	f812 4b01 	ldrb.w	r4, [r2], #1
 800ca0c:	9404      	str	r4, [sp, #16]
 800ca0e:	fb00 1909 	mla	r9, r0, r9, r1
 800ca12:	e7f3      	b.n	800c9fc <_svfprintf_r+0x204>
 800ca14:	ea49 79e9 	orr.w	r9, r9, r9, asr #31
 800ca18:	9207      	str	r2, [sp, #28]
 800ca1a:	e757      	b.n	800c8cc <_svfprintf_r+0xd4>
 800ca1c:	f047 0780 	orr.w	r7, r7, #128	; 0x80
 800ca20:	e7bf      	b.n	800c9a2 <_svfprintf_r+0x1aa>
 800ca22:	2400      	movs	r4, #0
 800ca24:	940a      	str	r4, [sp, #40]	; 0x28
 800ca26:	9d04      	ldr	r5, [sp, #16]
 800ca28:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800ca2a:	f1a5 0230 	sub.w	r2, r5, #48	; 0x30
 800ca2e:	210a      	movs	r1, #10
 800ca30:	fb01 2404 	mla	r4, r1, r4, r2
 800ca34:	9a07      	ldr	r2, [sp, #28]
 800ca36:	940a      	str	r4, [sp, #40]	; 0x28
 800ca38:	f812 5b01 	ldrb.w	r5, [r2], #1
 800ca3c:	9504      	str	r5, [sp, #16]
 800ca3e:	f1a5 0130 	sub.w	r1, r5, #48	; 0x30
 800ca42:	2909      	cmp	r1, #9
 800ca44:	d8e8      	bhi.n	800ca18 <_svfprintf_r+0x220>
 800ca46:	9207      	str	r2, [sp, #28]
 800ca48:	e7ed      	b.n	800ca26 <_svfprintf_r+0x22e>
 800ca4a:	f047 0708 	orr.w	r7, r7, #8
 800ca4e:	e7a8      	b.n	800c9a2 <_svfprintf_r+0x1aa>
 800ca50:	f047 0740 	orr.w	r7, r7, #64	; 0x40
 800ca54:	e7a5      	b.n	800c9a2 <_svfprintf_r+0x1aa>
 800ca56:	9c07      	ldr	r4, [sp, #28]
 800ca58:	7822      	ldrb	r2, [r4, #0]
 800ca5a:	2a6c      	cmp	r2, #108	; 0x6c
 800ca5c:	d102      	bne.n	800ca64 <_svfprintf_r+0x26c>
 800ca5e:	3401      	adds	r4, #1
 800ca60:	9407      	str	r4, [sp, #28]
 800ca62:	e002      	b.n	800ca6a <_svfprintf_r+0x272>
 800ca64:	f047 0710 	orr.w	r7, r7, #16
 800ca68:	e79b      	b.n	800c9a2 <_svfprintf_r+0x1aa>
 800ca6a:	f047 0720 	orr.w	r7, r7, #32
 800ca6e:	e798      	b.n	800c9a2 <_svfprintf_r+0x1aa>
 800ca70:	f8d8 3000 	ldr.w	r3, [r8]
 800ca74:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 800ca78:	2500      	movs	r5, #0
 800ca7a:	f88d 5067 	strb.w	r5, [sp, #103]	; 0x67
 800ca7e:	f108 0804 	add.w	r8, r8, #4
 800ca82:	e2bf      	b.n	800d004 <_svfprintf_r+0x80c>
 800ca84:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 800ca88:	f047 0710 	orr.w	r7, r7, #16
 800ca8c:	06ba      	lsls	r2, r7, #26
 800ca8e:	d508      	bpl.n	800caa2 <_svfprintf_r+0x2aa>
 800ca90:	f108 0807 	add.w	r8, r8, #7
 800ca94:	f028 0307 	bic.w	r3, r8, #7
 800ca98:	f103 0808 	add.w	r8, r3, #8
 800ca9c:	e9d3 4500 	ldrd	r4, r5, [r3]
 800caa0:	e018      	b.n	800cad4 <_svfprintf_r+0x2dc>
 800caa2:	f017 0f10 	tst.w	r7, #16
 800caa6:	f108 0304 	add.w	r3, r8, #4
 800caaa:	d00b      	beq.n	800cac4 <_svfprintf_r+0x2cc>
 800caac:	f8d8 4000 	ldr.w	r4, [r8]
 800cab0:	e00e      	b.n	800cad0 <_svfprintf_r+0x2d8>
 800cab2:	bf00      	nop
 800cab4:	f3af 8000 	nop.w
	...
 800cac0:	080107ac 	.word	0x080107ac
 800cac4:	f8d8 4000 	ldr.w	r4, [r8]
 800cac8:	f017 0f40 	tst.w	r7, #64	; 0x40
 800cacc:	bf18      	it	ne
 800cace:	b224      	sxthne	r4, r4
 800cad0:	17e5      	asrs	r5, r4, #31
 800cad2:	4698      	mov	r8, r3
 800cad4:	2c00      	cmp	r4, #0
 800cad6:	f175 0100 	sbcs.w	r1, r5, #0
 800cada:	f280 820c 	bge.w	800cef6 <_svfprintf_r+0x6fe>
 800cade:	232d      	movs	r3, #45	; 0x2d
 800cae0:	4264      	negs	r4, r4
 800cae2:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800cae6:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 800caea:	e204      	b.n	800cef6 <_svfprintf_r+0x6fe>
 800caec:	9c04      	ldr	r4, [sp, #16]
 800caee:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 800caf2:	f108 0807 	add.w	r8, r8, #7
 800caf6:	f028 0307 	bic.w	r3, r8, #7
 800cafa:	9706      	str	r7, [sp, #24]
 800cafc:	940d      	str	r4, [sp, #52]	; 0x34
 800cafe:	ed93 7b00 	vldr	d7, [r3]
 800cb02:	ed8d 7b08 	vstr	d7, [sp, #32]
 800cb06:	ed9d 0b08 	vldr	d0, [sp, #32]
 800cb0a:	f103 0808 	add.w	r8, r3, #8
 800cb0e:	f002 fb77 	bl	800f200 <__fpclassifyd>
 800cb12:	2801      	cmp	r0, #1
 800cb14:	d116      	bne.n	800cb44 <_svfprintf_r+0x34c>
 800cb16:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800cb1a:	2200      	movs	r2, #0
 800cb1c:	2300      	movs	r3, #0
 800cb1e:	f7f9 fb49 	bl	80061b4 <__aeabi_dcmplt>
 800cb22:	b110      	cbz	r0, 800cb2a <_svfprintf_r+0x332>
 800cb24:	232d      	movs	r3, #45	; 0x2d
 800cb26:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 800cb2a:	4ba8      	ldr	r3, [pc, #672]	; (800cdcc <_svfprintf_r+0x5d4>)
 800cb2c:	4aa8      	ldr	r2, [pc, #672]	; (800cdd0 <_svfprintf_r+0x5d8>)
 800cb2e:	9c04      	ldr	r4, [sp, #16]
 800cb30:	2c47      	cmp	r4, #71	; 0x47
 800cb32:	bfd8      	it	le
 800cb34:	461a      	movle	r2, r3
 800cb36:	9203      	str	r2, [sp, #12]
 800cb38:	f027 0780 	bic.w	r7, r7, #128	; 0x80
 800cb3c:	f04f 0903 	mov.w	r9, #3
 800cb40:	2500      	movs	r5, #0
 800cb42:	e266      	b.n	800d012 <_svfprintf_r+0x81a>
 800cb44:	ed9d 0b08 	vldr	d0, [sp, #32]
 800cb48:	f002 fb5a 	bl	800f200 <__fpclassifyd>
 800cb4c:	b958      	cbnz	r0, 800cb66 <_svfprintf_r+0x36e>
 800cb4e:	4ba1      	ldr	r3, [pc, #644]	; (800cdd4 <_svfprintf_r+0x5dc>)
 800cb50:	4aa1      	ldr	r2, [pc, #644]	; (800cdd8 <_svfprintf_r+0x5e0>)
 800cb52:	9d04      	ldr	r5, [sp, #16]
 800cb54:	2d47      	cmp	r5, #71	; 0x47
 800cb56:	bfd8      	it	le
 800cb58:	461a      	movle	r2, r3
 800cb5a:	9203      	str	r2, [sp, #12]
 800cb5c:	f027 0780 	bic.w	r7, r7, #128	; 0x80
 800cb60:	f04f 0903 	mov.w	r9, #3
 800cb64:	e254      	b.n	800d010 <_svfprintf_r+0x818>
 800cb66:	f1b9 3fff 	cmp.w	r9, #4294967295
 800cb6a:	d00a      	beq.n	800cb82 <_svfprintf_r+0x38a>
 800cb6c:	9c04      	ldr	r4, [sp, #16]
 800cb6e:	f024 0320 	bic.w	r3, r4, #32
 800cb72:	2b47      	cmp	r3, #71	; 0x47
 800cb74:	d107      	bne.n	800cb86 <_svfprintf_r+0x38e>
 800cb76:	f1b9 0f00 	cmp.w	r9, #0
 800cb7a:	bf08      	it	eq
 800cb7c:	f04f 0901 	moveq.w	r9, #1
 800cb80:	e001      	b.n	800cb86 <_svfprintf_r+0x38e>
 800cb82:	f04f 0906 	mov.w	r9, #6
 800cb86:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	f447 7780 	orr.w	r7, r7, #256	; 0x100
 800cb90:	da07      	bge.n	800cba2 <_svfprintf_r+0x3aa>
 800cb92:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cb94:	9d08      	ldr	r5, [sp, #32]
 800cb96:	950e      	str	r5, [sp, #56]	; 0x38
 800cb98:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800cb9c:	900f      	str	r0, [sp, #60]	; 0x3c
 800cb9e:	242d      	movs	r4, #45	; 0x2d
 800cba0:	e004      	b.n	800cbac <_svfprintf_r+0x3b4>
 800cba2:	ed9d 7b08 	vldr	d7, [sp, #32]
 800cba6:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 800cbaa:	2400      	movs	r4, #0
 800cbac:	9d04      	ldr	r5, [sp, #16]
 800cbae:	9415      	str	r4, [sp, #84]	; 0x54
 800cbb0:	f025 0420 	bic.w	r4, r5, #32
 800cbb4:	2c46      	cmp	r4, #70	; 0x46
 800cbb6:	d004      	beq.n	800cbc2 <_svfprintf_r+0x3ca>
 800cbb8:	2c45      	cmp	r4, #69	; 0x45
 800cbba:	d105      	bne.n	800cbc8 <_svfprintf_r+0x3d0>
 800cbbc:	f109 0501 	add.w	r5, r9, #1
 800cbc0:	e003      	b.n	800cbca <_svfprintf_r+0x3d2>
 800cbc2:	464d      	mov	r5, r9
 800cbc4:	2103      	movs	r1, #3
 800cbc6:	e001      	b.n	800cbcc <_svfprintf_r+0x3d4>
 800cbc8:	464d      	mov	r5, r9
 800cbca:	2102      	movs	r1, #2
 800cbcc:	ab1c      	add	r3, sp, #112	; 0x70
 800cbce:	9300      	str	r3, [sp, #0]
 800cbd0:	ab1f      	add	r3, sp, #124	; 0x7c
 800cbd2:	9301      	str	r3, [sp, #4]
 800cbd4:	4650      	mov	r0, sl
 800cbd6:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 800cbda:	462a      	mov	r2, r5
 800cbdc:	ab1b      	add	r3, sp, #108	; 0x6c
 800cbde:	f000 ff53 	bl	800da88 <_dtoa_r>
 800cbe2:	2c47      	cmp	r4, #71	; 0x47
 800cbe4:	9003      	str	r0, [sp, #12]
 800cbe6:	d10a      	bne.n	800cbfe <_svfprintf_r+0x406>
 800cbe8:	9806      	ldr	r0, [sp, #24]
 800cbea:	07c3      	lsls	r3, r0, #31
 800cbec:	d407      	bmi.n	800cbfe <_svfprintf_r+0x406>
 800cbee:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800cbf0:	9d03      	ldr	r5, [sp, #12]
 800cbf2:	2c47      	cmp	r4, #71	; 0x47
 800cbf4:	ebc5 0303 	rsb	r3, r5, r3
 800cbf8:	9305      	str	r3, [sp, #20]
 800cbfa:	d137      	bne.n	800cc6c <_svfprintf_r+0x474>
 800cbfc:	e02d      	b.n	800cc5a <_svfprintf_r+0x462>
 800cbfe:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800cc02:	2c46      	cmp	r4, #70	; 0x46
 800cc04:	44ac      	add	ip, r5
 800cc06:	d113      	bne.n	800cc30 <_svfprintf_r+0x438>
 800cc08:	9803      	ldr	r0, [sp, #12]
 800cc0a:	7803      	ldrb	r3, [r0, #0]
 800cc0c:	2b30      	cmp	r3, #48	; 0x30
 800cc0e:	d10d      	bne.n	800cc2c <_svfprintf_r+0x434>
 800cc10:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800cc14:	2200      	movs	r2, #0
 800cc16:	2300      	movs	r3, #0
 800cc18:	f8cd c008 	str.w	ip, [sp, #8]
 800cc1c:	f7f9 fac0 	bl	80061a0 <__aeabi_dcmpeq>
 800cc20:	f8dd c008 	ldr.w	ip, [sp, #8]
 800cc24:	b910      	cbnz	r0, 800cc2c <_svfprintf_r+0x434>
 800cc26:	f1c5 0501 	rsb	r5, r5, #1
 800cc2a:	951b      	str	r5, [sp, #108]	; 0x6c
 800cc2c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800cc2e:	449c      	add	ip, r3
 800cc30:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800cc34:	2200      	movs	r2, #0
 800cc36:	2300      	movs	r3, #0
 800cc38:	f8cd c008 	str.w	ip, [sp, #8]
 800cc3c:	f7f9 fab0 	bl	80061a0 <__aeabi_dcmpeq>
 800cc40:	f8dd c008 	ldr.w	ip, [sp, #8]
 800cc44:	b108      	cbz	r0, 800cc4a <_svfprintf_r+0x452>
 800cc46:	f8cd c07c 	str.w	ip, [sp, #124]	; 0x7c
 800cc4a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800cc4c:	4563      	cmp	r3, ip
 800cc4e:	d2ce      	bcs.n	800cbee <_svfprintf_r+0x3f6>
 800cc50:	1c5a      	adds	r2, r3, #1
 800cc52:	921f      	str	r2, [sp, #124]	; 0x7c
 800cc54:	2230      	movs	r2, #48	; 0x30
 800cc56:	701a      	strb	r2, [r3, #0]
 800cc58:	e7f7      	b.n	800cc4a <_svfprintf_r+0x452>
 800cc5a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800cc5c:	1cdc      	adds	r4, r3, #3
 800cc5e:	db01      	blt.n	800cc64 <_svfprintf_r+0x46c>
 800cc60:	454b      	cmp	r3, r9
 800cc62:	dd62      	ble.n	800cd2a <_svfprintf_r+0x532>
 800cc64:	9c04      	ldr	r4, [sp, #16]
 800cc66:	3c02      	subs	r4, #2
 800cc68:	9404      	str	r4, [sp, #16]
 800cc6a:	e002      	b.n	800cc72 <_svfprintf_r+0x47a>
 800cc6c:	9d04      	ldr	r5, [sp, #16]
 800cc6e:	2d65      	cmp	r5, #101	; 0x65
 800cc70:	dc42      	bgt.n	800ccf8 <_svfprintf_r+0x500>
 800cc72:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800cc74:	9c04      	ldr	r4, [sp, #16]
 800cc76:	f88d 4074 	strb.w	r4, [sp, #116]	; 0x74
 800cc7a:	3b01      	subs	r3, #1
 800cc7c:	2b00      	cmp	r3, #0
 800cc7e:	931b      	str	r3, [sp, #108]	; 0x6c
 800cc80:	bfba      	itte	lt
 800cc82:	425b      	neglt	r3, r3
 800cc84:	222d      	movlt	r2, #45	; 0x2d
 800cc86:	222b      	movge	r2, #43	; 0x2b
 800cc88:	2b09      	cmp	r3, #9
 800cc8a:	f88d 2075 	strb.w	r2, [sp, #117]	; 0x75
 800cc8e:	dd1c      	ble.n	800ccca <_svfprintf_r+0x4d2>
 800cc90:	f10d 0282 	add.w	r2, sp, #130	; 0x82
 800cc94:	200a      	movs	r0, #10
 800cc96:	fb93 f1f0 	sdiv	r1, r3, r0
 800cc9a:	fb00 3311 	mls	r3, r0, r1, r3
 800cc9e:	3330      	adds	r3, #48	; 0x30
 800cca0:	2909      	cmp	r1, #9
 800cca2:	4614      	mov	r4, r2
 800cca4:	f802 3901 	strb.w	r3, [r2], #-1
 800cca8:	460b      	mov	r3, r1
 800ccaa:	dcf3      	bgt.n	800cc94 <_svfprintf_r+0x49c>
 800ccac:	f101 0330 	add.w	r3, r1, #48	; 0x30
 800ccb0:	f804 3d01 	strb.w	r3, [r4, #-1]!
 800ccb4:	f10d 0376 	add.w	r3, sp, #118	; 0x76
 800ccb8:	f10d 0283 	add.w	r2, sp, #131	; 0x83
 800ccbc:	4294      	cmp	r4, r2
 800ccbe:	d20b      	bcs.n	800ccd8 <_svfprintf_r+0x4e0>
 800ccc0:	f814 2b01 	ldrb.w	r2, [r4], #1
 800ccc4:	f803 2b01 	strb.w	r2, [r3], #1
 800ccc8:	e7f6      	b.n	800ccb8 <_svfprintf_r+0x4c0>
 800ccca:	2230      	movs	r2, #48	; 0x30
 800cccc:	4413      	add	r3, r2
 800ccce:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 800ccd2:	f88d 2076 	strb.w	r2, [sp, #118]	; 0x76
 800ccd6:	ab1e      	add	r3, sp, #120	; 0x78
 800ccd8:	9d05      	ldr	r5, [sp, #20]
 800ccda:	aa1d      	add	r2, sp, #116	; 0x74
 800ccdc:	1a9a      	subs	r2, r3, r2
 800ccde:	4691      	mov	r9, r2
 800cce0:	2d01      	cmp	r5, #1
 800cce2:	9216      	str	r2, [sp, #88]	; 0x58
 800cce4:	44a9      	add	r9, r5
 800cce6:	dc03      	bgt.n	800ccf0 <_svfprintf_r+0x4f8>
 800cce8:	9d06      	ldr	r5, [sp, #24]
 800ccea:	f015 0401 	ands.w	r4, r5, #1
 800ccee:	d037      	beq.n	800cd60 <_svfprintf_r+0x568>
 800ccf0:	f109 0901 	add.w	r9, r9, #1
 800ccf4:	2400      	movs	r4, #0
 800ccf6:	e033      	b.n	800cd60 <_svfprintf_r+0x568>
 800ccf8:	9c04      	ldr	r4, [sp, #16]
 800ccfa:	2c66      	cmp	r4, #102	; 0x66
 800ccfc:	d115      	bne.n	800cd2a <_svfprintf_r+0x532>
 800ccfe:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800cd00:	2b00      	cmp	r3, #0
 800cd02:	dd09      	ble.n	800cd18 <_svfprintf_r+0x520>
 800cd04:	f1b9 0f00 	cmp.w	r9, #0
 800cd08:	d102      	bne.n	800cd10 <_svfprintf_r+0x518>
 800cd0a:	9d06      	ldr	r5, [sp, #24]
 800cd0c:	07e8      	lsls	r0, r5, #31
 800cd0e:	d523      	bpl.n	800cd58 <_svfprintf_r+0x560>
 800cd10:	f109 0901 	add.w	r9, r9, #1
 800cd14:	444b      	add	r3, r9
 800cd16:	e01f      	b.n	800cd58 <_svfprintf_r+0x560>
 800cd18:	f1b9 0f00 	cmp.w	r9, #0
 800cd1c:	d102      	bne.n	800cd24 <_svfprintf_r+0x52c>
 800cd1e:	9c06      	ldr	r4, [sp, #24]
 800cd20:	07e1      	lsls	r1, r4, #31
 800cd22:	d515      	bpl.n	800cd50 <_svfprintf_r+0x558>
 800cd24:	f109 0302 	add.w	r3, r9, #2
 800cd28:	e016      	b.n	800cd58 <_svfprintf_r+0x560>
 800cd2a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800cd2c:	9d05      	ldr	r5, [sp, #20]
 800cd2e:	42ab      	cmp	r3, r5
 800cd30:	db04      	blt.n	800cd3c <_svfprintf_r+0x544>
 800cd32:	9c06      	ldr	r4, [sp, #24]
 800cd34:	07e2      	lsls	r2, r4, #31
 800cd36:	d50d      	bpl.n	800cd54 <_svfprintf_r+0x55c>
 800cd38:	3301      	adds	r3, #1
 800cd3a:	e006      	b.n	800cd4a <_svfprintf_r+0x552>
 800cd3c:	2b00      	cmp	r3, #0
 800cd3e:	9c05      	ldr	r4, [sp, #20]
 800cd40:	bfd4      	ite	le
 800cd42:	f1c3 0302 	rsble	r3, r3, #2
 800cd46:	2301      	movgt	r3, #1
 800cd48:	4423      	add	r3, r4
 800cd4a:	2567      	movs	r5, #103	; 0x67
 800cd4c:	950d      	str	r5, [sp, #52]	; 0x34
 800cd4e:	e003      	b.n	800cd58 <_svfprintf_r+0x560>
 800cd50:	2301      	movs	r3, #1
 800cd52:	e001      	b.n	800cd58 <_svfprintf_r+0x560>
 800cd54:	2467      	movs	r4, #103	; 0x67
 800cd56:	940d      	str	r4, [sp, #52]	; 0x34
 800cd58:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800cd5a:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 800cd5c:	9504      	str	r5, [sp, #16]
 800cd5e:	4699      	mov	r9, r3
 800cd60:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800cd62:	b115      	cbz	r5, 800cd6a <_svfprintf_r+0x572>
 800cd64:	232d      	movs	r3, #45	; 0x2d
 800cd66:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 800cd6a:	2500      	movs	r5, #0
 800cd6c:	e152      	b.n	800d014 <_svfprintf_r+0x81c>
 800cd6e:	f017 0f20 	tst.w	r7, #32
 800cd72:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 800cd76:	f108 0104 	add.w	r1, r8, #4
 800cd7a:	d008      	beq.n	800cd8e <_svfprintf_r+0x596>
 800cd7c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800cd7e:	f8d8 0000 	ldr.w	r0, [r8]
 800cd82:	17e5      	asrs	r5, r4, #31
 800cd84:	4622      	mov	r2, r4
 800cd86:	462b      	mov	r3, r5
 800cd88:	e9c0 2300 	strd	r2, r3, [r0]
 800cd8c:	e00c      	b.n	800cda8 <_svfprintf_r+0x5b0>
 800cd8e:	06fb      	lsls	r3, r7, #27
 800cd90:	d406      	bmi.n	800cda0 <_svfprintf_r+0x5a8>
 800cd92:	067d      	lsls	r5, r7, #25
 800cd94:	d504      	bpl.n	800cda0 <_svfprintf_r+0x5a8>
 800cd96:	f8d8 3000 	ldr.w	r3, [r8]
 800cd9a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800cd9c:	801c      	strh	r4, [r3, #0]
 800cd9e:	e003      	b.n	800cda8 <_svfprintf_r+0x5b0>
 800cda0:	f8d8 3000 	ldr.w	r3, [r8]
 800cda4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800cda6:	601d      	str	r5, [r3, #0]
 800cda8:	4688      	mov	r8, r1
 800cdaa:	e55a      	b.n	800c862 <_svfprintf_r+0x6a>
 800cdac:	f047 0710 	orr.w	r7, r7, #16
 800cdb0:	f017 0320 	ands.w	r3, r7, #32
 800cdb4:	d012      	beq.n	800cddc <_svfprintf_r+0x5e4>
 800cdb6:	f108 0807 	add.w	r8, r8, #7
 800cdba:	f028 0307 	bic.w	r3, r8, #7
 800cdbe:	e9d3 4500 	ldrd	r4, r5, [r3]
 800cdc2:	f103 0808 	add.w	r8, r3, #8
 800cdc6:	2300      	movs	r3, #0
 800cdc8:	e091      	b.n	800ceee <_svfprintf_r+0x6f6>
 800cdca:	bf00      	nop
 800cdcc:	0801079c 	.word	0x0801079c
 800cdd0:	080107a0 	.word	0x080107a0
 800cdd4:	080107a4 	.word	0x080107a4
 800cdd8:	080107a8 	.word	0x080107a8
 800cddc:	f017 0110 	ands.w	r1, r7, #16
 800cde0:	f108 0204 	add.w	r2, r8, #4
 800cde4:	d107      	bne.n	800cdf6 <_svfprintf_r+0x5fe>
 800cde6:	f017 0340 	ands.w	r3, r7, #64	; 0x40
 800cdea:	d004      	beq.n	800cdf6 <_svfprintf_r+0x5fe>
 800cdec:	f8b8 4000 	ldrh.w	r4, [r8]
 800cdf0:	2500      	movs	r5, #0
 800cdf2:	4690      	mov	r8, r2
 800cdf4:	e7e7      	b.n	800cdc6 <_svfprintf_r+0x5ce>
 800cdf6:	f8d8 4000 	ldr.w	r4, [r8]
 800cdfa:	2500      	movs	r5, #0
 800cdfc:	4690      	mov	r8, r2
 800cdfe:	e076      	b.n	800ceee <_svfprintf_r+0x6f6>
 800ce00:	2330      	movs	r3, #48	; 0x30
 800ce02:	2278      	movs	r2, #120	; 0x78
 800ce04:	48a8      	ldr	r0, [pc, #672]	; (800d0a8 <_svfprintf_r+0x8b0>)
 800ce06:	f8d8 4000 	ldr.w	r4, [r8]
 800ce0a:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 800ce0e:	2500      	movs	r5, #0
 800ce10:	f047 0702 	orr.w	r7, r7, #2
 800ce14:	f88d 2069 	strb.w	r2, [sp, #105]	; 0x69
 800ce18:	f108 0804 	add.w	r8, r8, #4
 800ce1c:	9017      	str	r0, [sp, #92]	; 0x5c
 800ce1e:	2302      	movs	r3, #2
 800ce20:	9204      	str	r2, [sp, #16]
 800ce22:	e064      	b.n	800ceee <_svfprintf_r+0x6f6>
 800ce24:	4643      	mov	r3, r8
 800ce26:	2500      	movs	r5, #0
 800ce28:	681b      	ldr	r3, [r3, #0]
 800ce2a:	9303      	str	r3, [sp, #12]
 800ce2c:	45a9      	cmp	r9, r5
 800ce2e:	f108 0804 	add.w	r8, r8, #4
 800ce32:	f88d 5067 	strb.w	r5, [sp, #103]	; 0x67
 800ce36:	db0d      	blt.n	800ce54 <_svfprintf_r+0x65c>
 800ce38:	4618      	mov	r0, r3
 800ce3a:	4629      	mov	r1, r5
 800ce3c:	464a      	mov	r2, r9
 800ce3e:	f7ff fa09 	bl	800c254 <memchr>
 800ce42:	2800      	cmp	r0, #0
 800ce44:	f000 80e4 	beq.w	800d010 <_svfprintf_r+0x818>
 800ce48:	9c03      	ldr	r4, [sp, #12]
 800ce4a:	1b00      	subs	r0, r0, r4
 800ce4c:	4548      	cmp	r0, r9
 800ce4e:	bfb8      	it	lt
 800ce50:	4681      	movlt	r9, r0
 800ce52:	e0de      	b.n	800d012 <_svfprintf_r+0x81a>
 800ce54:	9803      	ldr	r0, [sp, #12]
 800ce56:	f7ff fcaf 	bl	800c7b8 <strlen>
 800ce5a:	4681      	mov	r9, r0
 800ce5c:	e0d9      	b.n	800d012 <_svfprintf_r+0x81a>
 800ce5e:	f047 0710 	orr.w	r7, r7, #16
 800ce62:	06bc      	lsls	r4, r7, #26
 800ce64:	d508      	bpl.n	800ce78 <_svfprintf_r+0x680>
 800ce66:	f108 0807 	add.w	r8, r8, #7
 800ce6a:	f028 0307 	bic.w	r3, r8, #7
 800ce6e:	f103 0808 	add.w	r8, r3, #8
 800ce72:	e9d3 4500 	ldrd	r4, r5, [r3]
 800ce76:	e00d      	b.n	800ce94 <_svfprintf_r+0x69c>
 800ce78:	f017 0f10 	tst.w	r7, #16
 800ce7c:	f108 0304 	add.w	r3, r8, #4
 800ce80:	d104      	bne.n	800ce8c <_svfprintf_r+0x694>
 800ce82:	0678      	lsls	r0, r7, #25
 800ce84:	d502      	bpl.n	800ce8c <_svfprintf_r+0x694>
 800ce86:	f8b8 4000 	ldrh.w	r4, [r8]
 800ce8a:	e001      	b.n	800ce90 <_svfprintf_r+0x698>
 800ce8c:	f8d8 4000 	ldr.w	r4, [r8]
 800ce90:	2500      	movs	r5, #0
 800ce92:	4698      	mov	r8, r3
 800ce94:	2301      	movs	r3, #1
 800ce96:	e02a      	b.n	800ceee <_svfprintf_r+0x6f6>
 800ce98:	4d83      	ldr	r5, [pc, #524]	; (800d0a8 <_svfprintf_r+0x8b0>)
 800ce9a:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 800ce9e:	9517      	str	r5, [sp, #92]	; 0x5c
 800cea0:	06b9      	lsls	r1, r7, #26
 800cea2:	d508      	bpl.n	800ceb6 <_svfprintf_r+0x6be>
 800cea4:	f108 0807 	add.w	r8, r8, #7
 800cea8:	f028 0307 	bic.w	r3, r8, #7
 800ceac:	f103 0808 	add.w	r8, r3, #8
 800ceb0:	e9d3 4500 	ldrd	r4, r5, [r3]
 800ceb4:	e00d      	b.n	800ced2 <_svfprintf_r+0x6da>
 800ceb6:	f017 0f10 	tst.w	r7, #16
 800ceba:	f108 0304 	add.w	r3, r8, #4
 800cebe:	d104      	bne.n	800ceca <_svfprintf_r+0x6d2>
 800cec0:	067a      	lsls	r2, r7, #25
 800cec2:	d502      	bpl.n	800ceca <_svfprintf_r+0x6d2>
 800cec4:	f8b8 4000 	ldrh.w	r4, [r8]
 800cec8:	e001      	b.n	800cece <_svfprintf_r+0x6d6>
 800ceca:	f8d8 4000 	ldr.w	r4, [r8]
 800cece:	2500      	movs	r5, #0
 800ced0:	4698      	mov	r8, r3
 800ced2:	07fb      	lsls	r3, r7, #31
 800ced4:	d50a      	bpl.n	800ceec <_svfprintf_r+0x6f4>
 800ced6:	ea54 0005 	orrs.w	r0, r4, r5
 800ceda:	d007      	beq.n	800ceec <_svfprintf_r+0x6f4>
 800cedc:	2330      	movs	r3, #48	; 0x30
 800cede:	9904      	ldr	r1, [sp, #16]
 800cee0:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 800cee4:	f88d 1069 	strb.w	r1, [sp, #105]	; 0x69
 800cee8:	f047 0702 	orr.w	r7, r7, #2
 800ceec:	2302      	movs	r3, #2
 800ceee:	2200      	movs	r2, #0
 800cef0:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800cef4:	e000      	b.n	800cef8 <_svfprintf_r+0x700>
 800cef6:	2301      	movs	r3, #1
 800cef8:	f1b9 0f00 	cmp.w	r9, #0
 800cefc:	bfa8      	it	ge
 800cefe:	f027 0780 	bicge.w	r7, r7, #128	; 0x80
 800cf02:	ea54 0205 	orrs.w	r2, r4, r5
 800cf06:	d102      	bne.n	800cf0e <_svfprintf_r+0x716>
 800cf08:	f1b9 0f00 	cmp.w	r9, #0
 800cf0c:	d05a      	beq.n	800cfc4 <_svfprintf_r+0x7cc>
 800cf0e:	2b01      	cmp	r3, #1
 800cf10:	d01f      	beq.n	800cf52 <_svfprintf_r+0x75a>
 800cf12:	2b02      	cmp	r3, #2
 800cf14:	f10d 03b7 	add.w	r3, sp, #183	; 0xb7
 800cf18:	d041      	beq.n	800cf9e <_svfprintf_r+0x7a6>
 800cf1a:	08e1      	lsrs	r1, r4, #3
 800cf1c:	ea41 7045 	orr.w	r0, r1, r5, lsl #29
 800cf20:	08e9      	lsrs	r1, r5, #3
 800cf22:	9010      	str	r0, [sp, #64]	; 0x40
 800cf24:	9111      	str	r1, [sp, #68]	; 0x44
 800cf26:	f004 0207 	and.w	r2, r4, #7
 800cf2a:	e9dd 4510 	ldrd	r4, r5, [sp, #64]	; 0x40
 800cf2e:	3230      	adds	r2, #48	; 0x30
 800cf30:	ea54 0005 	orrs.w	r0, r4, r5
 800cf34:	9303      	str	r3, [sp, #12]
 800cf36:	701a      	strb	r2, [r3, #0]
 800cf38:	f103 33ff 	add.w	r3, r3, #4294967295
 800cf3c:	d1ed      	bne.n	800cf1a <_svfprintf_r+0x722>
 800cf3e:	07f8      	lsls	r0, r7, #31
 800cf40:	9903      	ldr	r1, [sp, #12]
 800cf42:	d54c      	bpl.n	800cfde <_svfprintf_r+0x7e6>
 800cf44:	2a30      	cmp	r2, #48	; 0x30
 800cf46:	d04a      	beq.n	800cfde <_svfprintf_r+0x7e6>
 800cf48:	9303      	str	r3, [sp, #12]
 800cf4a:	2330      	movs	r3, #48	; 0x30
 800cf4c:	f801 3c01 	strb.w	r3, [r1, #-1]
 800cf50:	e045      	b.n	800cfde <_svfprintf_r+0x7e6>
 800cf52:	2d00      	cmp	r5, #0
 800cf54:	bf08      	it	eq
 800cf56:	2c0a      	cmpeq	r4, #10
 800cf58:	d205      	bcs.n	800cf66 <_svfprintf_r+0x76e>
 800cf5a:	3430      	adds	r4, #48	; 0x30
 800cf5c:	f88d 40b7 	strb.w	r4, [sp, #183]	; 0xb7
 800cf60:	f10d 04b7 	add.w	r4, sp, #183	; 0xb7
 800cf64:	e03a      	b.n	800cfdc <_svfprintf_r+0x7e4>
 800cf66:	f10d 00b7 	add.w	r0, sp, #183	; 0xb7
 800cf6a:	9006      	str	r0, [sp, #24]
 800cf6c:	9906      	ldr	r1, [sp, #24]
 800cf6e:	9103      	str	r1, [sp, #12]
 800cf70:	4620      	mov	r0, r4
 800cf72:	4629      	mov	r1, r5
 800cf74:	220a      	movs	r2, #10
 800cf76:	2300      	movs	r3, #0
 800cf78:	f7f9 f9bc 	bl	80062f4 <__aeabi_uldivmod>
 800cf7c:	9b06      	ldr	r3, [sp, #24]
 800cf7e:	3230      	adds	r2, #48	; 0x30
 800cf80:	f803 2901 	strb.w	r2, [r3], #-1
 800cf84:	4620      	mov	r0, r4
 800cf86:	9306      	str	r3, [sp, #24]
 800cf88:	4629      	mov	r1, r5
 800cf8a:	220a      	movs	r2, #10
 800cf8c:	2300      	movs	r3, #0
 800cf8e:	f7f9 f9b1 	bl	80062f4 <__aeabi_uldivmod>
 800cf92:	4604      	mov	r4, r0
 800cf94:	460d      	mov	r5, r1
 800cf96:	ea54 0005 	orrs.w	r0, r4, r5
 800cf9a:	d1e7      	bne.n	800cf6c <_svfprintf_r+0x774>
 800cf9c:	e01f      	b.n	800cfde <_svfprintf_r+0x7e6>
 800cf9e:	f004 020f 	and.w	r2, r4, #15
 800cfa2:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800cfa4:	9303      	str	r3, [sp, #12]
 800cfa6:	5c8a      	ldrb	r2, [r1, r2]
 800cfa8:	f803 2901 	strb.w	r2, [r3], #-1
 800cfac:	0922      	lsrs	r2, r4, #4
 800cfae:	ea42 7005 	orr.w	r0, r2, r5, lsl #28
 800cfb2:	0929      	lsrs	r1, r5, #4
 800cfb4:	9012      	str	r0, [sp, #72]	; 0x48
 800cfb6:	9113      	str	r1, [sp, #76]	; 0x4c
 800cfb8:	e9dd 4512 	ldrd	r4, r5, [sp, #72]	; 0x48
 800cfbc:	ea54 0205 	orrs.w	r2, r4, r5
 800cfc0:	d1ed      	bne.n	800cf9e <_svfprintf_r+0x7a6>
 800cfc2:	e00c      	b.n	800cfde <_svfprintf_r+0x7e6>
 800cfc4:	b933      	cbnz	r3, 800cfd4 <_svfprintf_r+0x7dc>
 800cfc6:	07fb      	lsls	r3, r7, #31
 800cfc8:	d507      	bpl.n	800cfda <_svfprintf_r+0x7e2>
 800cfca:	ac3e      	add	r4, sp, #248	; 0xf8
 800cfcc:	2330      	movs	r3, #48	; 0x30
 800cfce:	f804 3d41 	strb.w	r3, [r4, #-65]!
 800cfd2:	e003      	b.n	800cfdc <_svfprintf_r+0x7e4>
 800cfd4:	ad2e      	add	r5, sp, #184	; 0xb8
 800cfd6:	9503      	str	r5, [sp, #12]
 800cfd8:	e001      	b.n	800cfde <_svfprintf_r+0x7e6>
 800cfda:	ac2e      	add	r4, sp, #184	; 0xb8
 800cfdc:	9403      	str	r4, [sp, #12]
 800cfde:	9c03      	ldr	r4, [sp, #12]
 800cfe0:	464d      	mov	r5, r9
 800cfe2:	f10d 09b8 	add.w	r9, sp, #184	; 0xb8
 800cfe6:	ebc4 0909 	rsb	r9, r4, r9
 800cfea:	2400      	movs	r4, #0
 800cfec:	e012      	b.n	800d014 <_svfprintf_r+0x81c>
 800cfee:	9d04      	ldr	r5, [sp, #16]
 800cff0:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 800cff4:	2d00      	cmp	r5, #0
 800cff6:	f000 8389 	beq.w	800d70c <_svfprintf_r+0xf14>
 800cffa:	f88d 5090 	strb.w	r5, [sp, #144]	; 0x90
 800cffe:	2500      	movs	r5, #0
 800d000:	f88d 5067 	strb.w	r5, [sp, #103]	; 0x67
 800d004:	a824      	add	r0, sp, #144	; 0x90
 800d006:	f04f 0901 	mov.w	r9, #1
 800d00a:	462c      	mov	r4, r5
 800d00c:	9003      	str	r0, [sp, #12]
 800d00e:	e001      	b.n	800d014 <_svfprintf_r+0x81c>
 800d010:	4605      	mov	r5, r0
 800d012:	462c      	mov	r4, r5
 800d014:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 800d018:	45a9      	cmp	r9, r5
 800d01a:	bfac      	ite	ge
 800d01c:	4649      	movge	r1, r9
 800d01e:	4629      	movlt	r1, r5
 800d020:	9106      	str	r1, [sp, #24]
 800d022:	b10b      	cbz	r3, 800d028 <_svfprintf_r+0x830>
 800d024:	3101      	adds	r1, #1
 800d026:	9106      	str	r1, [sp, #24]
 800d028:	f017 0302 	ands.w	r3, r7, #2
 800d02c:	930d      	str	r3, [sp, #52]	; 0x34
 800d02e:	d002      	beq.n	800d036 <_svfprintf_r+0x83e>
 800d030:	9806      	ldr	r0, [sp, #24]
 800d032:	3002      	adds	r0, #2
 800d034:	9006      	str	r0, [sp, #24]
 800d036:	f017 0384 	ands.w	r3, r7, #132	; 0x84
 800d03a:	9315      	str	r3, [sp, #84]	; 0x54
 800d03c:	d141      	bne.n	800d0c2 <_svfprintf_r+0x8ca>
 800d03e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d040:	9906      	ldr	r1, [sp, #24]
 800d042:	ebc1 0c00 	rsb	ip, r1, r0
 800d046:	f1bc 0f00 	cmp.w	ip, #0
 800d04a:	dd3a      	ble.n	800d0c2 <_svfprintf_r+0x8ca>
 800d04c:	4b17      	ldr	r3, [pc, #92]	; (800d0ac <_svfprintf_r+0x8b4>)
 800d04e:	6033      	str	r3, [r6, #0]
 800d050:	f1bc 0f10 	cmp.w	ip, #16
 800d054:	dd1b      	ble.n	800d08e <_svfprintf_r+0x896>
 800d056:	2310      	movs	r3, #16
 800d058:	6073      	str	r3, [r6, #4]
 800d05a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d05c:	3310      	adds	r3, #16
 800d05e:	9323      	str	r3, [sp, #140]	; 0x8c
 800d060:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d062:	3301      	adds	r3, #1
 800d064:	2b07      	cmp	r3, #7
 800d066:	9322      	str	r3, [sp, #136]	; 0x88
 800d068:	dc01      	bgt.n	800d06e <_svfprintf_r+0x876>
 800d06a:	3608      	adds	r6, #8
 800d06c:	e00c      	b.n	800d088 <_svfprintf_r+0x890>
 800d06e:	4650      	mov	r0, sl
 800d070:	4659      	mov	r1, fp
 800d072:	aa21      	add	r2, sp, #132	; 0x84
 800d074:	f8cd c008 	str.w	ip, [sp, #8]
 800d078:	f002 f929 	bl	800f2ce <__ssprint_r>
 800d07c:	f8dd c008 	ldr.w	ip, [sp, #8]
 800d080:	2800      	cmp	r0, #0
 800d082:	f040 834a 	bne.w	800d71a <_svfprintf_r+0xf22>
 800d086:	ae2e      	add	r6, sp, #184	; 0xb8
 800d088:	f1ac 0c10 	sub.w	ip, ip, #16
 800d08c:	e7de      	b.n	800d04c <_svfprintf_r+0x854>
 800d08e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d090:	f8c6 c004 	str.w	ip, [r6, #4]
 800d094:	4463      	add	r3, ip
 800d096:	9323      	str	r3, [sp, #140]	; 0x8c
 800d098:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d09a:	3301      	adds	r3, #1
 800d09c:	2b07      	cmp	r3, #7
 800d09e:	9322      	str	r3, [sp, #136]	; 0x88
 800d0a0:	dc06      	bgt.n	800d0b0 <_svfprintf_r+0x8b8>
 800d0a2:	3608      	adds	r6, #8
 800d0a4:	e00d      	b.n	800d0c2 <_svfprintf_r+0x8ca>
 800d0a6:	bf00      	nop
 800d0a8:	080107bd 	.word	0x080107bd
 800d0ac:	080107d0 	.word	0x080107d0
 800d0b0:	4650      	mov	r0, sl
 800d0b2:	4659      	mov	r1, fp
 800d0b4:	aa21      	add	r2, sp, #132	; 0x84
 800d0b6:	f002 f90a 	bl	800f2ce <__ssprint_r>
 800d0ba:	2800      	cmp	r0, #0
 800d0bc:	f040 832d 	bne.w	800d71a <_svfprintf_r+0xf22>
 800d0c0:	ae2e      	add	r6, sp, #184	; 0xb8
 800d0c2:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 800d0c6:	b1bb      	cbz	r3, 800d0f8 <_svfprintf_r+0x900>
 800d0c8:	f10d 0367 	add.w	r3, sp, #103	; 0x67
 800d0cc:	6033      	str	r3, [r6, #0]
 800d0ce:	2301      	movs	r3, #1
 800d0d0:	6073      	str	r3, [r6, #4]
 800d0d2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d0d4:	3301      	adds	r3, #1
 800d0d6:	9323      	str	r3, [sp, #140]	; 0x8c
 800d0d8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d0da:	3301      	adds	r3, #1
 800d0dc:	2b07      	cmp	r3, #7
 800d0de:	9322      	str	r3, [sp, #136]	; 0x88
 800d0e0:	dc01      	bgt.n	800d0e6 <_svfprintf_r+0x8ee>
 800d0e2:	3608      	adds	r6, #8
 800d0e4:	e008      	b.n	800d0f8 <_svfprintf_r+0x900>
 800d0e6:	4650      	mov	r0, sl
 800d0e8:	4659      	mov	r1, fp
 800d0ea:	aa21      	add	r2, sp, #132	; 0x84
 800d0ec:	f002 f8ef 	bl	800f2ce <__ssprint_r>
 800d0f0:	2800      	cmp	r0, #0
 800d0f2:	f040 8312 	bne.w	800d71a <_svfprintf_r+0xf22>
 800d0f6:	ae2e      	add	r6, sp, #184	; 0xb8
 800d0f8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d0fa:	b1b3      	cbz	r3, 800d12a <_svfprintf_r+0x932>
 800d0fc:	ab1a      	add	r3, sp, #104	; 0x68
 800d0fe:	6033      	str	r3, [r6, #0]
 800d100:	2302      	movs	r3, #2
 800d102:	6073      	str	r3, [r6, #4]
 800d104:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d106:	3302      	adds	r3, #2
 800d108:	9323      	str	r3, [sp, #140]	; 0x8c
 800d10a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d10c:	3301      	adds	r3, #1
 800d10e:	2b07      	cmp	r3, #7
 800d110:	9322      	str	r3, [sp, #136]	; 0x88
 800d112:	dc01      	bgt.n	800d118 <_svfprintf_r+0x920>
 800d114:	3608      	adds	r6, #8
 800d116:	e008      	b.n	800d12a <_svfprintf_r+0x932>
 800d118:	4650      	mov	r0, sl
 800d11a:	4659      	mov	r1, fp
 800d11c:	aa21      	add	r2, sp, #132	; 0x84
 800d11e:	f002 f8d6 	bl	800f2ce <__ssprint_r>
 800d122:	2800      	cmp	r0, #0
 800d124:	f040 82f9 	bne.w	800d71a <_svfprintf_r+0xf22>
 800d128:	ae2e      	add	r6, sp, #184	; 0xb8
 800d12a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d12c:	2b80      	cmp	r3, #128	; 0x80
 800d12e:	d13c      	bne.n	800d1aa <_svfprintf_r+0x9b2>
 800d130:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d132:	9906      	ldr	r1, [sp, #24]
 800d134:	ebc1 0c00 	rsb	ip, r1, r0
 800d138:	f1bc 0f00 	cmp.w	ip, #0
 800d13c:	dd35      	ble.n	800d1aa <_svfprintf_r+0x9b2>
 800d13e:	4b9c      	ldr	r3, [pc, #624]	; (800d3b0 <_svfprintf_r+0xbb8>)
 800d140:	6033      	str	r3, [r6, #0]
 800d142:	f1bc 0f10 	cmp.w	ip, #16
 800d146:	dd1b      	ble.n	800d180 <_svfprintf_r+0x988>
 800d148:	2310      	movs	r3, #16
 800d14a:	6073      	str	r3, [r6, #4]
 800d14c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d14e:	3310      	adds	r3, #16
 800d150:	9323      	str	r3, [sp, #140]	; 0x8c
 800d152:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d154:	3301      	adds	r3, #1
 800d156:	2b07      	cmp	r3, #7
 800d158:	9322      	str	r3, [sp, #136]	; 0x88
 800d15a:	dc01      	bgt.n	800d160 <_svfprintf_r+0x968>
 800d15c:	3608      	adds	r6, #8
 800d15e:	e00c      	b.n	800d17a <_svfprintf_r+0x982>
 800d160:	4650      	mov	r0, sl
 800d162:	4659      	mov	r1, fp
 800d164:	aa21      	add	r2, sp, #132	; 0x84
 800d166:	f8cd c008 	str.w	ip, [sp, #8]
 800d16a:	f002 f8b0 	bl	800f2ce <__ssprint_r>
 800d16e:	f8dd c008 	ldr.w	ip, [sp, #8]
 800d172:	2800      	cmp	r0, #0
 800d174:	f040 82d1 	bne.w	800d71a <_svfprintf_r+0xf22>
 800d178:	ae2e      	add	r6, sp, #184	; 0xb8
 800d17a:	f1ac 0c10 	sub.w	ip, ip, #16
 800d17e:	e7de      	b.n	800d13e <_svfprintf_r+0x946>
 800d180:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d182:	f8c6 c004 	str.w	ip, [r6, #4]
 800d186:	4463      	add	r3, ip
 800d188:	9323      	str	r3, [sp, #140]	; 0x8c
 800d18a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d18c:	3301      	adds	r3, #1
 800d18e:	2b07      	cmp	r3, #7
 800d190:	9322      	str	r3, [sp, #136]	; 0x88
 800d192:	dc01      	bgt.n	800d198 <_svfprintf_r+0x9a0>
 800d194:	3608      	adds	r6, #8
 800d196:	e008      	b.n	800d1aa <_svfprintf_r+0x9b2>
 800d198:	4650      	mov	r0, sl
 800d19a:	4659      	mov	r1, fp
 800d19c:	aa21      	add	r2, sp, #132	; 0x84
 800d19e:	f002 f896 	bl	800f2ce <__ssprint_r>
 800d1a2:	2800      	cmp	r0, #0
 800d1a4:	f040 82b9 	bne.w	800d71a <_svfprintf_r+0xf22>
 800d1a8:	ae2e      	add	r6, sp, #184	; 0xb8
 800d1aa:	ebc9 0505 	rsb	r5, r9, r5
 800d1ae:	2d00      	cmp	r5, #0
 800d1b0:	dd2e      	ble.n	800d210 <_svfprintf_r+0xa18>
 800d1b2:	4b7f      	ldr	r3, [pc, #508]	; (800d3b0 <_svfprintf_r+0xbb8>)
 800d1b4:	6033      	str	r3, [r6, #0]
 800d1b6:	2d10      	cmp	r5, #16
 800d1b8:	dd16      	ble.n	800d1e8 <_svfprintf_r+0x9f0>
 800d1ba:	2310      	movs	r3, #16
 800d1bc:	6073      	str	r3, [r6, #4]
 800d1be:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d1c0:	3310      	adds	r3, #16
 800d1c2:	9323      	str	r3, [sp, #140]	; 0x8c
 800d1c4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d1c6:	3301      	adds	r3, #1
 800d1c8:	2b07      	cmp	r3, #7
 800d1ca:	9322      	str	r3, [sp, #136]	; 0x88
 800d1cc:	dc01      	bgt.n	800d1d2 <_svfprintf_r+0x9da>
 800d1ce:	3608      	adds	r6, #8
 800d1d0:	e008      	b.n	800d1e4 <_svfprintf_r+0x9ec>
 800d1d2:	4650      	mov	r0, sl
 800d1d4:	4659      	mov	r1, fp
 800d1d6:	aa21      	add	r2, sp, #132	; 0x84
 800d1d8:	f002 f879 	bl	800f2ce <__ssprint_r>
 800d1dc:	2800      	cmp	r0, #0
 800d1de:	f040 829c 	bne.w	800d71a <_svfprintf_r+0xf22>
 800d1e2:	ae2e      	add	r6, sp, #184	; 0xb8
 800d1e4:	3d10      	subs	r5, #16
 800d1e6:	e7e4      	b.n	800d1b2 <_svfprintf_r+0x9ba>
 800d1e8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d1ea:	6075      	str	r5, [r6, #4]
 800d1ec:	441d      	add	r5, r3
 800d1ee:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d1f0:	9523      	str	r5, [sp, #140]	; 0x8c
 800d1f2:	3301      	adds	r3, #1
 800d1f4:	2b07      	cmp	r3, #7
 800d1f6:	9322      	str	r3, [sp, #136]	; 0x88
 800d1f8:	dc01      	bgt.n	800d1fe <_svfprintf_r+0xa06>
 800d1fa:	3608      	adds	r6, #8
 800d1fc:	e008      	b.n	800d210 <_svfprintf_r+0xa18>
 800d1fe:	4650      	mov	r0, sl
 800d200:	4659      	mov	r1, fp
 800d202:	aa21      	add	r2, sp, #132	; 0x84
 800d204:	f002 f863 	bl	800f2ce <__ssprint_r>
 800d208:	2800      	cmp	r0, #0
 800d20a:	f040 8286 	bne.w	800d71a <_svfprintf_r+0xf22>
 800d20e:	ae2e      	add	r6, sp, #184	; 0xb8
 800d210:	05fd      	lsls	r5, r7, #23
 800d212:	d405      	bmi.n	800d220 <_svfprintf_r+0xa28>
 800d214:	9c03      	ldr	r4, [sp, #12]
 800d216:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d218:	e886 0210 	stmia.w	r6, {r4, r9}
 800d21c:	444b      	add	r3, r9
 800d21e:	e0da      	b.n	800d3d6 <_svfprintf_r+0xbde>
 800d220:	9d04      	ldr	r5, [sp, #16]
 800d222:	2d65      	cmp	r5, #101	; 0x65
 800d224:	f340 81a7 	ble.w	800d576 <_svfprintf_r+0xd7e>
 800d228:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d22c:	2200      	movs	r2, #0
 800d22e:	2300      	movs	r3, #0
 800d230:	f7f8 ffb6 	bl	80061a0 <__aeabi_dcmpeq>
 800d234:	2800      	cmp	r0, #0
 800d236:	d059      	beq.n	800d2ec <_svfprintf_r+0xaf4>
 800d238:	4b5e      	ldr	r3, [pc, #376]	; (800d3b4 <_svfprintf_r+0xbbc>)
 800d23a:	6033      	str	r3, [r6, #0]
 800d23c:	2301      	movs	r3, #1
 800d23e:	6073      	str	r3, [r6, #4]
 800d240:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d242:	3301      	adds	r3, #1
 800d244:	9323      	str	r3, [sp, #140]	; 0x8c
 800d246:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d248:	3301      	adds	r3, #1
 800d24a:	2b07      	cmp	r3, #7
 800d24c:	9322      	str	r3, [sp, #136]	; 0x88
 800d24e:	dc01      	bgt.n	800d254 <_svfprintf_r+0xa5c>
 800d250:	3608      	adds	r6, #8
 800d252:	e008      	b.n	800d266 <_svfprintf_r+0xa6e>
 800d254:	4650      	mov	r0, sl
 800d256:	4659      	mov	r1, fp
 800d258:	aa21      	add	r2, sp, #132	; 0x84
 800d25a:	f002 f838 	bl	800f2ce <__ssprint_r>
 800d25e:	2800      	cmp	r0, #0
 800d260:	f040 825b 	bne.w	800d71a <_svfprintf_r+0xf22>
 800d264:	ae2e      	add	r6, sp, #184	; 0xb8
 800d266:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d268:	9c05      	ldr	r4, [sp, #20]
 800d26a:	42a3      	cmp	r3, r4
 800d26c:	db02      	blt.n	800d274 <_svfprintf_r+0xa7c>
 800d26e:	07fc      	lsls	r4, r7, #31
 800d270:	f140 8202 	bpl.w	800d678 <_svfprintf_r+0xe80>
 800d274:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800d276:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d278:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800d27a:	6035      	str	r5, [r6, #0]
 800d27c:	4423      	add	r3, r4
 800d27e:	9323      	str	r3, [sp, #140]	; 0x8c
 800d280:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d282:	6074      	str	r4, [r6, #4]
 800d284:	3301      	adds	r3, #1
 800d286:	2b07      	cmp	r3, #7
 800d288:	9322      	str	r3, [sp, #136]	; 0x88
 800d28a:	dc01      	bgt.n	800d290 <_svfprintf_r+0xa98>
 800d28c:	3608      	adds	r6, #8
 800d28e:	e008      	b.n	800d2a2 <_svfprintf_r+0xaaa>
 800d290:	4650      	mov	r0, sl
 800d292:	4659      	mov	r1, fp
 800d294:	aa21      	add	r2, sp, #132	; 0x84
 800d296:	f002 f81a 	bl	800f2ce <__ssprint_r>
 800d29a:	2800      	cmp	r0, #0
 800d29c:	f040 823d 	bne.w	800d71a <_svfprintf_r+0xf22>
 800d2a0:	ae2e      	add	r6, sp, #184	; 0xb8
 800d2a2:	9d05      	ldr	r5, [sp, #20]
 800d2a4:	1e6c      	subs	r4, r5, #1
 800d2a6:	2c00      	cmp	r4, #0
 800d2a8:	f340 81e6 	ble.w	800d678 <_svfprintf_r+0xe80>
 800d2ac:	4b40      	ldr	r3, [pc, #256]	; (800d3b0 <_svfprintf_r+0xbb8>)
 800d2ae:	6033      	str	r3, [r6, #0]
 800d2b0:	2c10      	cmp	r4, #16
 800d2b2:	dd16      	ble.n	800d2e2 <_svfprintf_r+0xaea>
 800d2b4:	2310      	movs	r3, #16
 800d2b6:	6073      	str	r3, [r6, #4]
 800d2b8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d2ba:	3310      	adds	r3, #16
 800d2bc:	9323      	str	r3, [sp, #140]	; 0x8c
 800d2be:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d2c0:	3301      	adds	r3, #1
 800d2c2:	2b07      	cmp	r3, #7
 800d2c4:	9322      	str	r3, [sp, #136]	; 0x88
 800d2c6:	dc01      	bgt.n	800d2cc <_svfprintf_r+0xad4>
 800d2c8:	3608      	adds	r6, #8
 800d2ca:	e008      	b.n	800d2de <_svfprintf_r+0xae6>
 800d2cc:	4650      	mov	r0, sl
 800d2ce:	4659      	mov	r1, fp
 800d2d0:	aa21      	add	r2, sp, #132	; 0x84
 800d2d2:	f001 fffc 	bl	800f2ce <__ssprint_r>
 800d2d6:	2800      	cmp	r0, #0
 800d2d8:	f040 821f 	bne.w	800d71a <_svfprintf_r+0xf22>
 800d2dc:	ae2e      	add	r6, sp, #184	; 0xb8
 800d2de:	3c10      	subs	r4, #16
 800d2e0:	e7e4      	b.n	800d2ac <_svfprintf_r+0xab4>
 800d2e2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d2e4:	6074      	str	r4, [r6, #4]
 800d2e6:	441c      	add	r4, r3
 800d2e8:	9423      	str	r4, [sp, #140]	; 0x8c
 800d2ea:	e134      	b.n	800d556 <_svfprintf_r+0xd5e>
 800d2ec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d2ee:	2b00      	cmp	r3, #0
 800d2f0:	dc73      	bgt.n	800d3da <_svfprintf_r+0xbe2>
 800d2f2:	4b30      	ldr	r3, [pc, #192]	; (800d3b4 <_svfprintf_r+0xbbc>)
 800d2f4:	6033      	str	r3, [r6, #0]
 800d2f6:	2301      	movs	r3, #1
 800d2f8:	6073      	str	r3, [r6, #4]
 800d2fa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d2fc:	3301      	adds	r3, #1
 800d2fe:	9323      	str	r3, [sp, #140]	; 0x8c
 800d300:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d302:	3301      	adds	r3, #1
 800d304:	2b07      	cmp	r3, #7
 800d306:	9322      	str	r3, [sp, #136]	; 0x88
 800d308:	dc01      	bgt.n	800d30e <_svfprintf_r+0xb16>
 800d30a:	3608      	adds	r6, #8
 800d30c:	e008      	b.n	800d320 <_svfprintf_r+0xb28>
 800d30e:	4650      	mov	r0, sl
 800d310:	4659      	mov	r1, fp
 800d312:	aa21      	add	r2, sp, #132	; 0x84
 800d314:	f001 ffdb 	bl	800f2ce <__ssprint_r>
 800d318:	2800      	cmp	r0, #0
 800d31a:	f040 81fe 	bne.w	800d71a <_svfprintf_r+0xf22>
 800d31e:	ae2e      	add	r6, sp, #184	; 0xb8
 800d320:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d322:	b923      	cbnz	r3, 800d32e <_svfprintf_r+0xb36>
 800d324:	9c05      	ldr	r4, [sp, #20]
 800d326:	b914      	cbnz	r4, 800d32e <_svfprintf_r+0xb36>
 800d328:	07f8      	lsls	r0, r7, #31
 800d32a:	f140 81a5 	bpl.w	800d678 <_svfprintf_r+0xe80>
 800d32e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800d330:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d332:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800d334:	6035      	str	r5, [r6, #0]
 800d336:	4423      	add	r3, r4
 800d338:	9323      	str	r3, [sp, #140]	; 0x8c
 800d33a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d33c:	6074      	str	r4, [r6, #4]
 800d33e:	3301      	adds	r3, #1
 800d340:	2b07      	cmp	r3, #7
 800d342:	9322      	str	r3, [sp, #136]	; 0x88
 800d344:	dc01      	bgt.n	800d34a <_svfprintf_r+0xb52>
 800d346:	3608      	adds	r6, #8
 800d348:	e008      	b.n	800d35c <_svfprintf_r+0xb64>
 800d34a:	4650      	mov	r0, sl
 800d34c:	4659      	mov	r1, fp
 800d34e:	aa21      	add	r2, sp, #132	; 0x84
 800d350:	f001 ffbd 	bl	800f2ce <__ssprint_r>
 800d354:	2800      	cmp	r0, #0
 800d356:	f040 81e0 	bne.w	800d71a <_svfprintf_r+0xf22>
 800d35a:	ae2e      	add	r6, sp, #184	; 0xb8
 800d35c:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 800d35e:	4264      	negs	r4, r4
 800d360:	2c00      	cmp	r4, #0
 800d362:	dd32      	ble.n	800d3ca <_svfprintf_r+0xbd2>
 800d364:	4b12      	ldr	r3, [pc, #72]	; (800d3b0 <_svfprintf_r+0xbb8>)
 800d366:	6033      	str	r3, [r6, #0]
 800d368:	2c10      	cmp	r4, #16
 800d36a:	dd16      	ble.n	800d39a <_svfprintf_r+0xba2>
 800d36c:	2310      	movs	r3, #16
 800d36e:	6073      	str	r3, [r6, #4]
 800d370:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d372:	3310      	adds	r3, #16
 800d374:	9323      	str	r3, [sp, #140]	; 0x8c
 800d376:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d378:	3301      	adds	r3, #1
 800d37a:	2b07      	cmp	r3, #7
 800d37c:	9322      	str	r3, [sp, #136]	; 0x88
 800d37e:	dc01      	bgt.n	800d384 <_svfprintf_r+0xb8c>
 800d380:	3608      	adds	r6, #8
 800d382:	e008      	b.n	800d396 <_svfprintf_r+0xb9e>
 800d384:	4650      	mov	r0, sl
 800d386:	4659      	mov	r1, fp
 800d388:	aa21      	add	r2, sp, #132	; 0x84
 800d38a:	f001 ffa0 	bl	800f2ce <__ssprint_r>
 800d38e:	2800      	cmp	r0, #0
 800d390:	f040 81c3 	bne.w	800d71a <_svfprintf_r+0xf22>
 800d394:	ae2e      	add	r6, sp, #184	; 0xb8
 800d396:	3c10      	subs	r4, #16
 800d398:	e7e4      	b.n	800d364 <_svfprintf_r+0xb6c>
 800d39a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d39c:	6074      	str	r4, [r6, #4]
 800d39e:	441c      	add	r4, r3
 800d3a0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d3a2:	9423      	str	r4, [sp, #140]	; 0x8c
 800d3a4:	3301      	adds	r3, #1
 800d3a6:	2b07      	cmp	r3, #7
 800d3a8:	9322      	str	r3, [sp, #136]	; 0x88
 800d3aa:	dc05      	bgt.n	800d3b8 <_svfprintf_r+0xbc0>
 800d3ac:	3608      	adds	r6, #8
 800d3ae:	e00c      	b.n	800d3ca <_svfprintf_r+0xbd2>
 800d3b0:	0801078c 	.word	0x0801078c
 800d3b4:	080107ce 	.word	0x080107ce
 800d3b8:	4650      	mov	r0, sl
 800d3ba:	4659      	mov	r1, fp
 800d3bc:	aa21      	add	r2, sp, #132	; 0x84
 800d3be:	f001 ff86 	bl	800f2ce <__ssprint_r>
 800d3c2:	2800      	cmp	r0, #0
 800d3c4:	f040 81a9 	bne.w	800d71a <_svfprintf_r+0xf22>
 800d3c8:	ae2e      	add	r6, sp, #184	; 0xb8
 800d3ca:	9d03      	ldr	r5, [sp, #12]
 800d3cc:	9c05      	ldr	r4, [sp, #20]
 800d3ce:	6035      	str	r5, [r6, #0]
 800d3d0:	6074      	str	r4, [r6, #4]
 800d3d2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d3d4:	4423      	add	r3, r4
 800d3d6:	9323      	str	r3, [sp, #140]	; 0x8c
 800d3d8:	e0bd      	b.n	800d556 <_svfprintf_r+0xd5e>
 800d3da:	9805      	ldr	r0, [sp, #20]
 800d3dc:	9d03      	ldr	r5, [sp, #12]
 800d3de:	4681      	mov	r9, r0
 800d3e0:	45a1      	cmp	r9, r4
 800d3e2:	bfa8      	it	ge
 800d3e4:	46a1      	movge	r9, r4
 800d3e6:	f1b9 0f00 	cmp.w	r9, #0
 800d3ea:	4405      	add	r5, r0
 800d3ec:	dd15      	ble.n	800d41a <_svfprintf_r+0xc22>
 800d3ee:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d3f0:	9903      	ldr	r1, [sp, #12]
 800d3f2:	444b      	add	r3, r9
 800d3f4:	9323      	str	r3, [sp, #140]	; 0x8c
 800d3f6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d3f8:	3301      	adds	r3, #1
 800d3fa:	2b07      	cmp	r3, #7
 800d3fc:	e886 0202 	stmia.w	r6, {r1, r9}
 800d400:	9322      	str	r3, [sp, #136]	; 0x88
 800d402:	dc01      	bgt.n	800d408 <_svfprintf_r+0xc10>
 800d404:	3608      	adds	r6, #8
 800d406:	e008      	b.n	800d41a <_svfprintf_r+0xc22>
 800d408:	4650      	mov	r0, sl
 800d40a:	4659      	mov	r1, fp
 800d40c:	aa21      	add	r2, sp, #132	; 0x84
 800d40e:	f001 ff5e 	bl	800f2ce <__ssprint_r>
 800d412:	2800      	cmp	r0, #0
 800d414:	f040 8181 	bne.w	800d71a <_svfprintf_r+0xf22>
 800d418:	ae2e      	add	r6, sp, #184	; 0xb8
 800d41a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d41e:	ebc9 0904 	rsb	r9, r9, r4
 800d422:	f1b9 0f00 	cmp.w	r9, #0
 800d426:	dd31      	ble.n	800d48c <_svfprintf_r+0xc94>
 800d428:	4b9a      	ldr	r3, [pc, #616]	; (800d694 <_svfprintf_r+0xe9c>)
 800d42a:	6033      	str	r3, [r6, #0]
 800d42c:	f1b9 0f10 	cmp.w	r9, #16
 800d430:	dd17      	ble.n	800d462 <_svfprintf_r+0xc6a>
 800d432:	2310      	movs	r3, #16
 800d434:	6073      	str	r3, [r6, #4]
 800d436:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d438:	3310      	adds	r3, #16
 800d43a:	9323      	str	r3, [sp, #140]	; 0x8c
 800d43c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d43e:	3301      	adds	r3, #1
 800d440:	2b07      	cmp	r3, #7
 800d442:	9322      	str	r3, [sp, #136]	; 0x88
 800d444:	dc01      	bgt.n	800d44a <_svfprintf_r+0xc52>
 800d446:	3608      	adds	r6, #8
 800d448:	e008      	b.n	800d45c <_svfprintf_r+0xc64>
 800d44a:	4650      	mov	r0, sl
 800d44c:	4659      	mov	r1, fp
 800d44e:	aa21      	add	r2, sp, #132	; 0x84
 800d450:	f001 ff3d 	bl	800f2ce <__ssprint_r>
 800d454:	2800      	cmp	r0, #0
 800d456:	f040 8160 	bne.w	800d71a <_svfprintf_r+0xf22>
 800d45a:	ae2e      	add	r6, sp, #184	; 0xb8
 800d45c:	f1a9 0910 	sub.w	r9, r9, #16
 800d460:	e7e2      	b.n	800d428 <_svfprintf_r+0xc30>
 800d462:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d464:	f8c6 9004 	str.w	r9, [r6, #4]
 800d468:	444b      	add	r3, r9
 800d46a:	9323      	str	r3, [sp, #140]	; 0x8c
 800d46c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d46e:	3301      	adds	r3, #1
 800d470:	2b07      	cmp	r3, #7
 800d472:	9322      	str	r3, [sp, #136]	; 0x88
 800d474:	dc01      	bgt.n	800d47a <_svfprintf_r+0xc82>
 800d476:	3608      	adds	r6, #8
 800d478:	e008      	b.n	800d48c <_svfprintf_r+0xc94>
 800d47a:	4650      	mov	r0, sl
 800d47c:	4659      	mov	r1, fp
 800d47e:	aa21      	add	r2, sp, #132	; 0x84
 800d480:	f001 ff25 	bl	800f2ce <__ssprint_r>
 800d484:	2800      	cmp	r0, #0
 800d486:	f040 8148 	bne.w	800d71a <_svfprintf_r+0xf22>
 800d48a:	ae2e      	add	r6, sp, #184	; 0xb8
 800d48c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d48e:	9805      	ldr	r0, [sp, #20]
 800d490:	9a03      	ldr	r2, [sp, #12]
 800d492:	4283      	cmp	r3, r0
 800d494:	4414      	add	r4, r2
 800d496:	db01      	blt.n	800d49c <_svfprintf_r+0xca4>
 800d498:	07f9      	lsls	r1, r7, #31
 800d49a:	d516      	bpl.n	800d4ca <_svfprintf_r+0xcd2>
 800d49c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d49e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d4a0:	9914      	ldr	r1, [sp, #80]	; 0x50
 800d4a2:	6031      	str	r1, [r6, #0]
 800d4a4:	4413      	add	r3, r2
 800d4a6:	9323      	str	r3, [sp, #140]	; 0x8c
 800d4a8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d4aa:	6072      	str	r2, [r6, #4]
 800d4ac:	3301      	adds	r3, #1
 800d4ae:	2b07      	cmp	r3, #7
 800d4b0:	9322      	str	r3, [sp, #136]	; 0x88
 800d4b2:	dc01      	bgt.n	800d4b8 <_svfprintf_r+0xcc0>
 800d4b4:	3608      	adds	r6, #8
 800d4b6:	e008      	b.n	800d4ca <_svfprintf_r+0xcd2>
 800d4b8:	4650      	mov	r0, sl
 800d4ba:	4659      	mov	r1, fp
 800d4bc:	aa21      	add	r2, sp, #132	; 0x84
 800d4be:	f001 ff06 	bl	800f2ce <__ssprint_r>
 800d4c2:	2800      	cmp	r0, #0
 800d4c4:	f040 8129 	bne.w	800d71a <_svfprintf_r+0xf22>
 800d4c8:	ae2e      	add	r6, sp, #184	; 0xb8
 800d4ca:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d4cc:	9805      	ldr	r0, [sp, #20]
 800d4ce:	1b2d      	subs	r5, r5, r4
 800d4d0:	1ac3      	subs	r3, r0, r3
 800d4d2:	429d      	cmp	r5, r3
 800d4d4:	bfa8      	it	ge
 800d4d6:	461d      	movge	r5, r3
 800d4d8:	2d00      	cmp	r5, #0
 800d4da:	dd14      	ble.n	800d506 <_svfprintf_r+0xd0e>
 800d4dc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d4de:	442b      	add	r3, r5
 800d4e0:	9323      	str	r3, [sp, #140]	; 0x8c
 800d4e2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d4e4:	3301      	adds	r3, #1
 800d4e6:	2b07      	cmp	r3, #7
 800d4e8:	e886 0030 	stmia.w	r6, {r4, r5}
 800d4ec:	9322      	str	r3, [sp, #136]	; 0x88
 800d4ee:	dc01      	bgt.n	800d4f4 <_svfprintf_r+0xcfc>
 800d4f0:	3608      	adds	r6, #8
 800d4f2:	e008      	b.n	800d506 <_svfprintf_r+0xd0e>
 800d4f4:	4650      	mov	r0, sl
 800d4f6:	4659      	mov	r1, fp
 800d4f8:	aa21      	add	r2, sp, #132	; 0x84
 800d4fa:	f001 fee8 	bl	800f2ce <__ssprint_r>
 800d4fe:	2800      	cmp	r0, #0
 800d500:	f040 810b 	bne.w	800d71a <_svfprintf_r+0xf22>
 800d504:	ae2e      	add	r6, sp, #184	; 0xb8
 800d506:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d508:	9c05      	ldr	r4, [sp, #20]
 800d50a:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 800d50e:	1ae3      	subs	r3, r4, r3
 800d510:	1b5d      	subs	r5, r3, r5
 800d512:	2d00      	cmp	r5, #0
 800d514:	f340 80b0 	ble.w	800d678 <_svfprintf_r+0xe80>
 800d518:	4b5e      	ldr	r3, [pc, #376]	; (800d694 <_svfprintf_r+0xe9c>)
 800d51a:	6033      	str	r3, [r6, #0]
 800d51c:	2d10      	cmp	r5, #16
 800d51e:	dd16      	ble.n	800d54e <_svfprintf_r+0xd56>
 800d520:	2310      	movs	r3, #16
 800d522:	6073      	str	r3, [r6, #4]
 800d524:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d526:	3310      	adds	r3, #16
 800d528:	9323      	str	r3, [sp, #140]	; 0x8c
 800d52a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d52c:	3301      	adds	r3, #1
 800d52e:	2b07      	cmp	r3, #7
 800d530:	9322      	str	r3, [sp, #136]	; 0x88
 800d532:	dc01      	bgt.n	800d538 <_svfprintf_r+0xd40>
 800d534:	3608      	adds	r6, #8
 800d536:	e008      	b.n	800d54a <_svfprintf_r+0xd52>
 800d538:	4650      	mov	r0, sl
 800d53a:	4659      	mov	r1, fp
 800d53c:	aa21      	add	r2, sp, #132	; 0x84
 800d53e:	f001 fec6 	bl	800f2ce <__ssprint_r>
 800d542:	2800      	cmp	r0, #0
 800d544:	f040 80e9 	bne.w	800d71a <_svfprintf_r+0xf22>
 800d548:	ae2e      	add	r6, sp, #184	; 0xb8
 800d54a:	3d10      	subs	r5, #16
 800d54c:	e7e4      	b.n	800d518 <_svfprintf_r+0xd20>
 800d54e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d550:	6075      	str	r5, [r6, #4]
 800d552:	441d      	add	r5, r3
 800d554:	9523      	str	r5, [sp, #140]	; 0x8c
 800d556:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d558:	3301      	adds	r3, #1
 800d55a:	2b07      	cmp	r3, #7
 800d55c:	9322      	str	r3, [sp, #136]	; 0x88
 800d55e:	f340 808a 	ble.w	800d676 <_svfprintf_r+0xe7e>
 800d562:	4650      	mov	r0, sl
 800d564:	4659      	mov	r1, fp
 800d566:	aa21      	add	r2, sp, #132	; 0x84
 800d568:	f001 feb1 	bl	800f2ce <__ssprint_r>
 800d56c:	2800      	cmp	r0, #0
 800d56e:	f040 80d4 	bne.w	800d71a <_svfprintf_r+0xf22>
 800d572:	ae2e      	add	r6, sp, #184	; 0xb8
 800d574:	e080      	b.n	800d678 <_svfprintf_r+0xe80>
 800d576:	9d05      	ldr	r5, [sp, #20]
 800d578:	2d01      	cmp	r5, #1
 800d57a:	dc01      	bgt.n	800d580 <_svfprintf_r+0xd88>
 800d57c:	07fa      	lsls	r2, r7, #31
 800d57e:	d56d      	bpl.n	800d65c <_svfprintf_r+0xe64>
 800d580:	2301      	movs	r3, #1
 800d582:	6073      	str	r3, [r6, #4]
 800d584:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d586:	9c03      	ldr	r4, [sp, #12]
 800d588:	6034      	str	r4, [r6, #0]
 800d58a:	3301      	adds	r3, #1
 800d58c:	9323      	str	r3, [sp, #140]	; 0x8c
 800d58e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d590:	3301      	adds	r3, #1
 800d592:	2b07      	cmp	r3, #7
 800d594:	9322      	str	r3, [sp, #136]	; 0x88
 800d596:	dc01      	bgt.n	800d59c <_svfprintf_r+0xda4>
 800d598:	3608      	adds	r6, #8
 800d59a:	e008      	b.n	800d5ae <_svfprintf_r+0xdb6>
 800d59c:	4650      	mov	r0, sl
 800d59e:	4659      	mov	r1, fp
 800d5a0:	aa21      	add	r2, sp, #132	; 0x84
 800d5a2:	f001 fe94 	bl	800f2ce <__ssprint_r>
 800d5a6:	2800      	cmp	r0, #0
 800d5a8:	f040 80b7 	bne.w	800d71a <_svfprintf_r+0xf22>
 800d5ac:	ae2e      	add	r6, sp, #184	; 0xb8
 800d5ae:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800d5b0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d5b2:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800d5b4:	6035      	str	r5, [r6, #0]
 800d5b6:	4423      	add	r3, r4
 800d5b8:	9323      	str	r3, [sp, #140]	; 0x8c
 800d5ba:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d5bc:	6074      	str	r4, [r6, #4]
 800d5be:	3301      	adds	r3, #1
 800d5c0:	2b07      	cmp	r3, #7
 800d5c2:	9322      	str	r3, [sp, #136]	; 0x88
 800d5c4:	dc01      	bgt.n	800d5ca <_svfprintf_r+0xdd2>
 800d5c6:	3608      	adds	r6, #8
 800d5c8:	e008      	b.n	800d5dc <_svfprintf_r+0xde4>
 800d5ca:	4650      	mov	r0, sl
 800d5cc:	4659      	mov	r1, fp
 800d5ce:	aa21      	add	r2, sp, #132	; 0x84
 800d5d0:	f001 fe7d 	bl	800f2ce <__ssprint_r>
 800d5d4:	2800      	cmp	r0, #0
 800d5d6:	f040 80a0 	bne.w	800d71a <_svfprintf_r+0xf22>
 800d5da:	ae2e      	add	r6, sp, #184	; 0xb8
 800d5dc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d5e0:	2200      	movs	r2, #0
 800d5e2:	2300      	movs	r3, #0
 800d5e4:	f7f8 fddc 	bl	80061a0 <__aeabi_dcmpeq>
 800d5e8:	9d05      	ldr	r5, [sp, #20]
 800d5ea:	1e6c      	subs	r4, r5, #1
 800d5ec:	b940      	cbnz	r0, 800d600 <_svfprintf_r+0xe08>
 800d5ee:	9d03      	ldr	r5, [sp, #12]
 800d5f0:	1c6b      	adds	r3, r5, #1
 800d5f2:	e886 0018 	stmia.w	r6, {r3, r4}
 800d5f6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d5f8:	9c05      	ldr	r4, [sp, #20]
 800d5fa:	3b01      	subs	r3, #1
 800d5fc:	4423      	add	r3, r4
 800d5fe:	e033      	b.n	800d668 <_svfprintf_r+0xe70>
 800d600:	2c00      	cmp	r4, #0
 800d602:	dd34      	ble.n	800d66e <_svfprintf_r+0xe76>
 800d604:	4b23      	ldr	r3, [pc, #140]	; (800d694 <_svfprintf_r+0xe9c>)
 800d606:	6033      	str	r3, [r6, #0]
 800d608:	2c10      	cmp	r4, #16
 800d60a:	dd15      	ble.n	800d638 <_svfprintf_r+0xe40>
 800d60c:	2310      	movs	r3, #16
 800d60e:	6073      	str	r3, [r6, #4]
 800d610:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d612:	3310      	adds	r3, #16
 800d614:	9323      	str	r3, [sp, #140]	; 0x8c
 800d616:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d618:	3301      	adds	r3, #1
 800d61a:	2b07      	cmp	r3, #7
 800d61c:	9322      	str	r3, [sp, #136]	; 0x88
 800d61e:	dc01      	bgt.n	800d624 <_svfprintf_r+0xe2c>
 800d620:	3608      	adds	r6, #8
 800d622:	e007      	b.n	800d634 <_svfprintf_r+0xe3c>
 800d624:	4650      	mov	r0, sl
 800d626:	4659      	mov	r1, fp
 800d628:	aa21      	add	r2, sp, #132	; 0x84
 800d62a:	f001 fe50 	bl	800f2ce <__ssprint_r>
 800d62e:	2800      	cmp	r0, #0
 800d630:	d173      	bne.n	800d71a <_svfprintf_r+0xf22>
 800d632:	ae2e      	add	r6, sp, #184	; 0xb8
 800d634:	3c10      	subs	r4, #16
 800d636:	e7e5      	b.n	800d604 <_svfprintf_r+0xe0c>
 800d638:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d63a:	6074      	str	r4, [r6, #4]
 800d63c:	441c      	add	r4, r3
 800d63e:	9423      	str	r4, [sp, #140]	; 0x8c
 800d640:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d642:	3301      	adds	r3, #1
 800d644:	2b07      	cmp	r3, #7
 800d646:	9322      	str	r3, [sp, #136]	; 0x88
 800d648:	dd10      	ble.n	800d66c <_svfprintf_r+0xe74>
 800d64a:	4650      	mov	r0, sl
 800d64c:	4659      	mov	r1, fp
 800d64e:	aa21      	add	r2, sp, #132	; 0x84
 800d650:	f001 fe3d 	bl	800f2ce <__ssprint_r>
 800d654:	2800      	cmp	r0, #0
 800d656:	d160      	bne.n	800d71a <_svfprintf_r+0xf22>
 800d658:	ae2e      	add	r6, sp, #184	; 0xb8
 800d65a:	e008      	b.n	800d66e <_svfprintf_r+0xe76>
 800d65c:	2301      	movs	r3, #1
 800d65e:	6073      	str	r3, [r6, #4]
 800d660:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d662:	9d03      	ldr	r5, [sp, #12]
 800d664:	6035      	str	r5, [r6, #0]
 800d666:	3301      	adds	r3, #1
 800d668:	9323      	str	r3, [sp, #140]	; 0x8c
 800d66a:	e7e9      	b.n	800d640 <_svfprintf_r+0xe48>
 800d66c:	3608      	adds	r6, #8
 800d66e:	ab1d      	add	r3, sp, #116	; 0x74
 800d670:	6033      	str	r3, [r6, #0]
 800d672:	9c16      	ldr	r4, [sp, #88]	; 0x58
 800d674:	e6ac      	b.n	800d3d0 <_svfprintf_r+0xbd8>
 800d676:	3608      	adds	r6, #8
 800d678:	077b      	lsls	r3, r7, #29
 800d67a:	d40d      	bmi.n	800d698 <_svfprintf_r+0xea0>
 800d67c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800d67e:	9806      	ldr	r0, [sp, #24]
 800d680:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800d682:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d684:	42a0      	cmp	r0, r4
 800d686:	bfac      	ite	ge
 800d688:	182d      	addge	r5, r5, r0
 800d68a:	192d      	addlt	r5, r5, r4
 800d68c:	950b      	str	r5, [sp, #44]	; 0x2c
 800d68e:	2b00      	cmp	r3, #0
 800d690:	d037      	beq.n	800d702 <_svfprintf_r+0xf0a>
 800d692:	e030      	b.n	800d6f6 <_svfprintf_r+0xefe>
 800d694:	0801078c 	.word	0x0801078c
 800d698:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800d69a:	9806      	ldr	r0, [sp, #24]
 800d69c:	1a2c      	subs	r4, r5, r0
 800d69e:	2c00      	cmp	r4, #0
 800d6a0:	ddec      	ble.n	800d67c <_svfprintf_r+0xe84>
 800d6a2:	4b23      	ldr	r3, [pc, #140]	; (800d730 <_svfprintf_r+0xf38>)
 800d6a4:	6033      	str	r3, [r6, #0]
 800d6a6:	2c10      	cmp	r4, #16
 800d6a8:	dd14      	ble.n	800d6d4 <_svfprintf_r+0xedc>
 800d6aa:	2310      	movs	r3, #16
 800d6ac:	6073      	str	r3, [r6, #4]
 800d6ae:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d6b0:	3310      	adds	r3, #16
 800d6b2:	9323      	str	r3, [sp, #140]	; 0x8c
 800d6b4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d6b6:	3301      	adds	r3, #1
 800d6b8:	2b07      	cmp	r3, #7
 800d6ba:	9322      	str	r3, [sp, #136]	; 0x88
 800d6bc:	dc01      	bgt.n	800d6c2 <_svfprintf_r+0xeca>
 800d6be:	3608      	adds	r6, #8
 800d6c0:	e006      	b.n	800d6d0 <_svfprintf_r+0xed8>
 800d6c2:	4650      	mov	r0, sl
 800d6c4:	4659      	mov	r1, fp
 800d6c6:	aa21      	add	r2, sp, #132	; 0x84
 800d6c8:	f001 fe01 	bl	800f2ce <__ssprint_r>
 800d6cc:	bb28      	cbnz	r0, 800d71a <_svfprintf_r+0xf22>
 800d6ce:	ae2e      	add	r6, sp, #184	; 0xb8
 800d6d0:	3c10      	subs	r4, #16
 800d6d2:	e7e6      	b.n	800d6a2 <_svfprintf_r+0xeaa>
 800d6d4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d6d6:	6074      	str	r4, [r6, #4]
 800d6d8:	441c      	add	r4, r3
 800d6da:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d6dc:	9423      	str	r4, [sp, #140]	; 0x8c
 800d6de:	3301      	adds	r3, #1
 800d6e0:	2b07      	cmp	r3, #7
 800d6e2:	9322      	str	r3, [sp, #136]	; 0x88
 800d6e4:	ddca      	ble.n	800d67c <_svfprintf_r+0xe84>
 800d6e6:	4650      	mov	r0, sl
 800d6e8:	4659      	mov	r1, fp
 800d6ea:	aa21      	add	r2, sp, #132	; 0x84
 800d6ec:	f001 fdef 	bl	800f2ce <__ssprint_r>
 800d6f0:	2800      	cmp	r0, #0
 800d6f2:	d0c3      	beq.n	800d67c <_svfprintf_r+0xe84>
 800d6f4:	e011      	b.n	800d71a <_svfprintf_r+0xf22>
 800d6f6:	4650      	mov	r0, sl
 800d6f8:	4659      	mov	r1, fp
 800d6fa:	aa21      	add	r2, sp, #132	; 0x84
 800d6fc:	f001 fde7 	bl	800f2ce <__ssprint_r>
 800d700:	b958      	cbnz	r0, 800d71a <_svfprintf_r+0xf22>
 800d702:	2300      	movs	r3, #0
 800d704:	9322      	str	r3, [sp, #136]	; 0x88
 800d706:	ae2e      	add	r6, sp, #184	; 0xb8
 800d708:	f7ff b8ab 	b.w	800c862 <_svfprintf_r+0x6a>
 800d70c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d70e:	b123      	cbz	r3, 800d71a <_svfprintf_r+0xf22>
 800d710:	4650      	mov	r0, sl
 800d712:	4659      	mov	r1, fp
 800d714:	aa21      	add	r2, sp, #132	; 0x84
 800d716:	f001 fdda 	bl	800f2ce <__ssprint_r>
 800d71a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800d71e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800d720:	f013 0f40 	tst.w	r3, #64	; 0x40
 800d724:	bf18      	it	ne
 800d726:	f04f 30ff 	movne.w	r0, #4294967295
 800d72a:	b03f      	add	sp, #252	; 0xfc
 800d72c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d730:	080107d0 	.word	0x080107d0
 800d734:	f3af 8000 	nop.w

0800d738 <_getpid>:
 800d738:	2001      	movs	r0, #1
 800d73a:	4770      	bx	lr

0800d73c <_kill>:
 800d73c:	4b02      	ldr	r3, [pc, #8]	; (800d748 <_kill+0xc>)
 800d73e:	2216      	movs	r2, #22
 800d740:	601a      	str	r2, [r3, #0]
 800d742:	f04f 30ff 	mov.w	r0, #4294967295
 800d746:	4770      	bx	lr
 800d748:	20000ffc 	.word	0x20000ffc

0800d74c <_exit>:
 800d74c:	4b01      	ldr	r3, [pc, #4]	; (800d754 <_exit+0x8>)
 800d74e:	2216      	movs	r2, #22
 800d750:	601a      	str	r2, [r3, #0]
 800d752:	e7fe      	b.n	800d752 <_exit+0x6>
 800d754:	20000ffc 	.word	0x20000ffc

0800d758 <_write>:
 800d758:	4610      	mov	r0, r2
 800d75a:	4770      	bx	lr

0800d75c <_sbrk>:
 800d75c:	4b09      	ldr	r3, [pc, #36]	; (800d784 <_sbrk+0x28>)
 800d75e:	681a      	ldr	r2, [r3, #0]
 800d760:	b90a      	cbnz	r2, 800d766 <_sbrk+0xa>
 800d762:	4a09      	ldr	r2, [pc, #36]	; (800d788 <_sbrk+0x2c>)
 800d764:	601a      	str	r2, [r3, #0]
 800d766:	681b      	ldr	r3, [r3, #0]
 800d768:	466a      	mov	r2, sp
 800d76a:	4418      	add	r0, r3
 800d76c:	4290      	cmp	r0, r2
 800d76e:	d905      	bls.n	800d77c <_sbrk+0x20>
 800d770:	4b06      	ldr	r3, [pc, #24]	; (800d78c <_sbrk+0x30>)
 800d772:	220c      	movs	r2, #12
 800d774:	601a      	str	r2, [r3, #0]
 800d776:	f04f 30ff 	mov.w	r0, #4294967295
 800d77a:	4770      	bx	lr
 800d77c:	4a01      	ldr	r2, [pc, #4]	; (800d784 <_sbrk+0x28>)
 800d77e:	6010      	str	r0, [r2, #0]
 800d780:	4618      	mov	r0, r3
 800d782:	4770      	bx	lr
 800d784:	20000f7c 	.word	0x20000f7c
 800d788:	20001000 	.word	0x20001000
 800d78c:	20000ffc 	.word	0x20000ffc

0800d790 <_close>:
 800d790:	f04f 30ff 	mov.w	r0, #4294967295
 800d794:	4770      	bx	lr

0800d796 <_fstat>:
 800d796:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800d79a:	604b      	str	r3, [r1, #4]
 800d79c:	2000      	movs	r0, #0
 800d79e:	4770      	bx	lr

0800d7a0 <_isatty>:
 800d7a0:	2001      	movs	r0, #1
 800d7a2:	4770      	bx	lr

0800d7a4 <_lseek>:
 800d7a4:	2000      	movs	r0, #0
 800d7a6:	4770      	bx	lr

0800d7a8 <_read>:
 800d7a8:	2000      	movs	r0, #0
 800d7aa:	4770      	bx	lr

0800d7ac <__swbuf_r>:
 800d7ac:	b570      	push	{r4, r5, r6, lr}
 800d7ae:	460e      	mov	r6, r1
 800d7b0:	4614      	mov	r4, r2
 800d7b2:	4605      	mov	r5, r0
 800d7b4:	b118      	cbz	r0, 800d7be <__swbuf_r+0x12>
 800d7b6:	6983      	ldr	r3, [r0, #24]
 800d7b8:	b90b      	cbnz	r3, 800d7be <__swbuf_r+0x12>
 800d7ba:	f000 ffef 	bl	800e79c <__sinit>
 800d7be:	4b27      	ldr	r3, [pc, #156]	; (800d85c <__swbuf_r+0xb0>)
 800d7c0:	429c      	cmp	r4, r3
 800d7c2:	d101      	bne.n	800d7c8 <__swbuf_r+0x1c>
 800d7c4:	686c      	ldr	r4, [r5, #4]
 800d7c6:	e008      	b.n	800d7da <__swbuf_r+0x2e>
 800d7c8:	4b25      	ldr	r3, [pc, #148]	; (800d860 <__swbuf_r+0xb4>)
 800d7ca:	429c      	cmp	r4, r3
 800d7cc:	d101      	bne.n	800d7d2 <__swbuf_r+0x26>
 800d7ce:	68ac      	ldr	r4, [r5, #8]
 800d7d0:	e003      	b.n	800d7da <__swbuf_r+0x2e>
 800d7d2:	4b24      	ldr	r3, [pc, #144]	; (800d864 <__swbuf_r+0xb8>)
 800d7d4:	429c      	cmp	r4, r3
 800d7d6:	bf08      	it	eq
 800d7d8:	68ec      	ldreq	r4, [r5, #12]
 800d7da:	69a3      	ldr	r3, [r4, #24]
 800d7dc:	60a3      	str	r3, [r4, #8]
 800d7de:	89a3      	ldrh	r3, [r4, #12]
 800d7e0:	0719      	lsls	r1, r3, #28
 800d7e2:	d50d      	bpl.n	800d800 <__swbuf_r+0x54>
 800d7e4:	6923      	ldr	r3, [r4, #16]
 800d7e6:	b15b      	cbz	r3, 800d800 <__swbuf_r+0x54>
 800d7e8:	89a3      	ldrh	r3, [r4, #12]
 800d7ea:	049a      	lsls	r2, r3, #18
 800d7ec:	b2f6      	uxtb	r6, r6
 800d7ee:	d410      	bmi.n	800d812 <__swbuf_r+0x66>
 800d7f0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800d7f4:	81a3      	strh	r3, [r4, #12]
 800d7f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d7f8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d7fc:	6663      	str	r3, [r4, #100]	; 0x64
 800d7fe:	e008      	b.n	800d812 <__swbuf_r+0x66>
 800d800:	4628      	mov	r0, r5
 800d802:	4621      	mov	r1, r4
 800d804:	f000 f842 	bl	800d88c <__swsetup_r>
 800d808:	2800      	cmp	r0, #0
 800d80a:	d0ed      	beq.n	800d7e8 <__swbuf_r+0x3c>
 800d80c:	f04f 30ff 	mov.w	r0, #4294967295
 800d810:	bd70      	pop	{r4, r5, r6, pc}
 800d812:	6923      	ldr	r3, [r4, #16]
 800d814:	6820      	ldr	r0, [r4, #0]
 800d816:	1ac0      	subs	r0, r0, r3
 800d818:	6963      	ldr	r3, [r4, #20]
 800d81a:	4298      	cmp	r0, r3
 800d81c:	db05      	blt.n	800d82a <__swbuf_r+0x7e>
 800d81e:	4628      	mov	r0, r5
 800d820:	4621      	mov	r1, r4
 800d822:	f000 ff75 	bl	800e710 <_fflush_r>
 800d826:	2800      	cmp	r0, #0
 800d828:	d1f0      	bne.n	800d80c <__swbuf_r+0x60>
 800d82a:	68a3      	ldr	r3, [r4, #8]
 800d82c:	3b01      	subs	r3, #1
 800d82e:	60a3      	str	r3, [r4, #8]
 800d830:	6823      	ldr	r3, [r4, #0]
 800d832:	1c5a      	adds	r2, r3, #1
 800d834:	6022      	str	r2, [r4, #0]
 800d836:	701e      	strb	r6, [r3, #0]
 800d838:	6963      	ldr	r3, [r4, #20]
 800d83a:	3001      	adds	r0, #1
 800d83c:	4298      	cmp	r0, r3
 800d83e:	d004      	beq.n	800d84a <__swbuf_r+0x9e>
 800d840:	89a3      	ldrh	r3, [r4, #12]
 800d842:	07db      	lsls	r3, r3, #31
 800d844:	d507      	bpl.n	800d856 <__swbuf_r+0xaa>
 800d846:	2e0a      	cmp	r6, #10
 800d848:	d105      	bne.n	800d856 <__swbuf_r+0xaa>
 800d84a:	4628      	mov	r0, r5
 800d84c:	4621      	mov	r1, r4
 800d84e:	f000 ff5f 	bl	800e710 <_fflush_r>
 800d852:	2800      	cmp	r0, #0
 800d854:	d1da      	bne.n	800d80c <__swbuf_r+0x60>
 800d856:	4630      	mov	r0, r6
 800d858:	bd70      	pop	{r4, r5, r6, pc}
 800d85a:	bf00      	nop
 800d85c:	080107f0 	.word	0x080107f0
 800d860:	08010810 	.word	0x08010810
 800d864:	08010830 	.word	0x08010830

0800d868 <_write_r>:
 800d868:	b538      	push	{r3, r4, r5, lr}
 800d86a:	4c07      	ldr	r4, [pc, #28]	; (800d888 <_write_r+0x20>)
 800d86c:	4605      	mov	r5, r0
 800d86e:	2000      	movs	r0, #0
 800d870:	6020      	str	r0, [r4, #0]
 800d872:	4608      	mov	r0, r1
 800d874:	4611      	mov	r1, r2
 800d876:	461a      	mov	r2, r3
 800d878:	f7ff ff6e 	bl	800d758 <_write>
 800d87c:	1c43      	adds	r3, r0, #1
 800d87e:	d102      	bne.n	800d886 <_write_r+0x1e>
 800d880:	6823      	ldr	r3, [r4, #0]
 800d882:	b103      	cbz	r3, 800d886 <_write_r+0x1e>
 800d884:	602b      	str	r3, [r5, #0]
 800d886:	bd38      	pop	{r3, r4, r5, pc}
 800d888:	20000ffc 	.word	0x20000ffc

0800d88c <__swsetup_r>:
 800d88c:	4b32      	ldr	r3, [pc, #200]	; (800d958 <__swsetup_r+0xcc>)
 800d88e:	b570      	push	{r4, r5, r6, lr}
 800d890:	681d      	ldr	r5, [r3, #0]
 800d892:	4606      	mov	r6, r0
 800d894:	460c      	mov	r4, r1
 800d896:	b125      	cbz	r5, 800d8a2 <__swsetup_r+0x16>
 800d898:	69ab      	ldr	r3, [r5, #24]
 800d89a:	b913      	cbnz	r3, 800d8a2 <__swsetup_r+0x16>
 800d89c:	4628      	mov	r0, r5
 800d89e:	f000 ff7d 	bl	800e79c <__sinit>
 800d8a2:	4b2e      	ldr	r3, [pc, #184]	; (800d95c <__swsetup_r+0xd0>)
 800d8a4:	429c      	cmp	r4, r3
 800d8a6:	d101      	bne.n	800d8ac <__swsetup_r+0x20>
 800d8a8:	686c      	ldr	r4, [r5, #4]
 800d8aa:	e008      	b.n	800d8be <__swsetup_r+0x32>
 800d8ac:	4b2c      	ldr	r3, [pc, #176]	; (800d960 <__swsetup_r+0xd4>)
 800d8ae:	429c      	cmp	r4, r3
 800d8b0:	d101      	bne.n	800d8b6 <__swsetup_r+0x2a>
 800d8b2:	68ac      	ldr	r4, [r5, #8]
 800d8b4:	e003      	b.n	800d8be <__swsetup_r+0x32>
 800d8b6:	4b2b      	ldr	r3, [pc, #172]	; (800d964 <__swsetup_r+0xd8>)
 800d8b8:	429c      	cmp	r4, r3
 800d8ba:	bf08      	it	eq
 800d8bc:	68ec      	ldreq	r4, [r5, #12]
 800d8be:	89a2      	ldrh	r2, [r4, #12]
 800d8c0:	b293      	uxth	r3, r2
 800d8c2:	0719      	lsls	r1, r3, #28
 800d8c4:	d420      	bmi.n	800d908 <__swsetup_r+0x7c>
 800d8c6:	06dd      	lsls	r5, r3, #27
 800d8c8:	d405      	bmi.n	800d8d6 <__swsetup_r+0x4a>
 800d8ca:	2309      	movs	r3, #9
 800d8cc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d8d0:	6033      	str	r3, [r6, #0]
 800d8d2:	81a2      	strh	r2, [r4, #12]
 800d8d4:	e03b      	b.n	800d94e <__swsetup_r+0xc2>
 800d8d6:	0758      	lsls	r0, r3, #29
 800d8d8:	d512      	bpl.n	800d900 <__swsetup_r+0x74>
 800d8da:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d8dc:	b141      	cbz	r1, 800d8f0 <__swsetup_r+0x64>
 800d8de:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d8e2:	4299      	cmp	r1, r3
 800d8e4:	d002      	beq.n	800d8ec <__swsetup_r+0x60>
 800d8e6:	4630      	mov	r0, r6
 800d8e8:	f001 f86e 	bl	800e9c8 <_free_r>
 800d8ec:	2300      	movs	r3, #0
 800d8ee:	6363      	str	r3, [r4, #52]	; 0x34
 800d8f0:	89a3      	ldrh	r3, [r4, #12]
 800d8f2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d8f6:	81a3      	strh	r3, [r4, #12]
 800d8f8:	2300      	movs	r3, #0
 800d8fa:	6063      	str	r3, [r4, #4]
 800d8fc:	6923      	ldr	r3, [r4, #16]
 800d8fe:	6023      	str	r3, [r4, #0]
 800d900:	89a3      	ldrh	r3, [r4, #12]
 800d902:	f043 0308 	orr.w	r3, r3, #8
 800d906:	81a3      	strh	r3, [r4, #12]
 800d908:	6923      	ldr	r3, [r4, #16]
 800d90a:	b94b      	cbnz	r3, 800d920 <__swsetup_r+0x94>
 800d90c:	89a3      	ldrh	r3, [r4, #12]
 800d90e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d912:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d916:	d003      	beq.n	800d920 <__swsetup_r+0x94>
 800d918:	4630      	mov	r0, r6
 800d91a:	4621      	mov	r1, r4
 800d91c:	f001 f92c 	bl	800eb78 <__smakebuf_r>
 800d920:	89a3      	ldrh	r3, [r4, #12]
 800d922:	f013 0201 	ands.w	r2, r3, #1
 800d926:	d005      	beq.n	800d934 <__swsetup_r+0xa8>
 800d928:	2200      	movs	r2, #0
 800d92a:	60a2      	str	r2, [r4, #8]
 800d92c:	6962      	ldr	r2, [r4, #20]
 800d92e:	4252      	negs	r2, r2
 800d930:	61a2      	str	r2, [r4, #24]
 800d932:	e003      	b.n	800d93c <__swsetup_r+0xb0>
 800d934:	0799      	lsls	r1, r3, #30
 800d936:	bf58      	it	pl
 800d938:	6962      	ldrpl	r2, [r4, #20]
 800d93a:	60a2      	str	r2, [r4, #8]
 800d93c:	6922      	ldr	r2, [r4, #16]
 800d93e:	b94a      	cbnz	r2, 800d954 <__swsetup_r+0xc8>
 800d940:	f003 0080 	and.w	r0, r3, #128	; 0x80
 800d944:	b280      	uxth	r0, r0
 800d946:	b130      	cbz	r0, 800d956 <__swsetup_r+0xca>
 800d948:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d94c:	81a3      	strh	r3, [r4, #12]
 800d94e:	f04f 30ff 	mov.w	r0, #4294967295
 800d952:	bd70      	pop	{r4, r5, r6, pc}
 800d954:	2000      	movs	r0, #0
 800d956:	bd70      	pop	{r4, r5, r6, pc}
 800d958:	20000220 	.word	0x20000220
 800d95c:	080107f0 	.word	0x080107f0
 800d960:	08010810 	.word	0x08010810
 800d964:	08010830 	.word	0x08010830

0800d968 <quorem>:
 800d968:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d96c:	6903      	ldr	r3, [r0, #16]
 800d96e:	690c      	ldr	r4, [r1, #16]
 800d970:	42a3      	cmp	r3, r4
 800d972:	4680      	mov	r8, r0
 800d974:	f2c0 8081 	blt.w	800da7a <quorem+0x112>
 800d978:	3c01      	subs	r4, #1
 800d97a:	f101 0714 	add.w	r7, r1, #20
 800d97e:	00a2      	lsls	r2, r4, #2
 800d980:	f100 0514 	add.w	r5, r0, #20
 800d984:	4691      	mov	r9, r2
 800d986:	9200      	str	r2, [sp, #0]
 800d988:	f857 6024 	ldr.w	r6, [r7, r4, lsl #2]
 800d98c:	442a      	add	r2, r5
 800d98e:	9201      	str	r2, [sp, #4]
 800d990:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d994:	3601      	adds	r6, #1
 800d996:	fbb2 f6f6 	udiv	r6, r2, r6
 800d99a:	44b9      	add	r9, r7
 800d99c:	2e00      	cmp	r6, #0
 800d99e:	d03a      	beq.n	800da16 <quorem+0xae>
 800d9a0:	f04f 0e00 	mov.w	lr, #0
 800d9a4:	463a      	mov	r2, r7
 800d9a6:	4628      	mov	r0, r5
 800d9a8:	46f3      	mov	fp, lr
 800d9aa:	f852 cb04 	ldr.w	ip, [r2], #4
 800d9ae:	6803      	ldr	r3, [r0, #0]
 800d9b0:	fa1f fa8c 	uxth.w	sl, ip
 800d9b4:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800d9b8:	fb0a ea06 	mla	sl, sl, r6, lr
 800d9bc:	fb0c fc06 	mul.w	ip, ip, r6
 800d9c0:	eb0c 4c1a 	add.w	ip, ip, sl, lsr #16
 800d9c4:	fa1f fa8a 	uxth.w	sl, sl
 800d9c8:	ebca 0a0b 	rsb	sl, sl, fp
 800d9cc:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800d9d0:	fa1f fc8c 	uxth.w	ip, ip
 800d9d4:	fa1a fa83 	uxtah	sl, sl, r3
 800d9d8:	ebcc 4c13 	rsb	ip, ip, r3, lsr #16
 800d9dc:	eb0c 4c2a 	add.w	ip, ip, sl, asr #16
 800d9e0:	fa1f fa8a 	uxth.w	sl, sl
 800d9e4:	ea4a 4a0c 	orr.w	sl, sl, ip, lsl #16
 800d9e8:	454a      	cmp	r2, r9
 800d9ea:	ea4f 4b2c 	mov.w	fp, ip, asr #16
 800d9ee:	f840 ab04 	str.w	sl, [r0], #4
 800d9f2:	d9da      	bls.n	800d9aa <quorem+0x42>
 800d9f4:	9a00      	ldr	r2, [sp, #0]
 800d9f6:	58ab      	ldr	r3, [r5, r2]
 800d9f8:	b96b      	cbnz	r3, 800da16 <quorem+0xae>
 800d9fa:	9a01      	ldr	r2, [sp, #4]
 800d9fc:	1f13      	subs	r3, r2, #4
 800d9fe:	42ab      	cmp	r3, r5
 800da00:	461a      	mov	r2, r3
 800da02:	d802      	bhi.n	800da0a <quorem+0xa2>
 800da04:	f8c8 4010 	str.w	r4, [r8, #16]
 800da08:	e005      	b.n	800da16 <quorem+0xae>
 800da0a:	6812      	ldr	r2, [r2, #0]
 800da0c:	3b04      	subs	r3, #4
 800da0e:	2a00      	cmp	r2, #0
 800da10:	d1f8      	bne.n	800da04 <quorem+0x9c>
 800da12:	3c01      	subs	r4, #1
 800da14:	e7f3      	b.n	800d9fe <quorem+0x96>
 800da16:	4640      	mov	r0, r8
 800da18:	f001 fb27 	bl	800f06a <__mcmp>
 800da1c:	2800      	cmp	r0, #0
 800da1e:	db2a      	blt.n	800da76 <quorem+0x10e>
 800da20:	3601      	adds	r6, #1
 800da22:	462b      	mov	r3, r5
 800da24:	2000      	movs	r0, #0
 800da26:	f857 cb04 	ldr.w	ip, [r7], #4
 800da2a:	681a      	ldr	r2, [r3, #0]
 800da2c:	fa1f f18c 	uxth.w	r1, ip
 800da30:	1a41      	subs	r1, r0, r1
 800da32:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800da36:	fa11 f182 	uxtah	r1, r1, r2
 800da3a:	ebcc 4212 	rsb	r2, ip, r2, lsr #16
 800da3e:	eb02 4221 	add.w	r2, r2, r1, asr #16
 800da42:	b289      	uxth	r1, r1
 800da44:	1410      	asrs	r0, r2, #16
 800da46:	454f      	cmp	r7, r9
 800da48:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 800da4c:	f843 2b04 	str.w	r2, [r3], #4
 800da50:	d9e9      	bls.n	800da26 <quorem+0xbe>
 800da52:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800da56:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800da5a:	b962      	cbnz	r2, 800da76 <quorem+0x10e>
 800da5c:	3b04      	subs	r3, #4
 800da5e:	42ab      	cmp	r3, r5
 800da60:	461a      	mov	r2, r3
 800da62:	d802      	bhi.n	800da6a <quorem+0x102>
 800da64:	f8c8 4010 	str.w	r4, [r8, #16]
 800da68:	e005      	b.n	800da76 <quorem+0x10e>
 800da6a:	6812      	ldr	r2, [r2, #0]
 800da6c:	3b04      	subs	r3, #4
 800da6e:	2a00      	cmp	r2, #0
 800da70:	d1f8      	bne.n	800da64 <quorem+0xfc>
 800da72:	3c01      	subs	r4, #1
 800da74:	e7f3      	b.n	800da5e <quorem+0xf6>
 800da76:	4630      	mov	r0, r6
 800da78:	e000      	b.n	800da7c <quorem+0x114>
 800da7a:	2000      	movs	r0, #0
 800da7c:	b003      	add	sp, #12
 800da7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da82:	0000      	movs	r0, r0
 800da84:	0000      	movs	r0, r0
	...

0800da88 <_dtoa_r>:
 800da88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da8c:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800da8e:	b09b      	sub	sp, #108	; 0x6c
 800da90:	4682      	mov	sl, r0
 800da92:	910d      	str	r1, [sp, #52]	; 0x34
 800da94:	920e      	str	r2, [sp, #56]	; 0x38
 800da96:	9314      	str	r3, [sp, #80]	; 0x50
 800da98:	9c24      	ldr	r4, [sp, #144]	; 0x90
 800da9a:	ed8d 0b02 	vstr	d0, [sp, #8]
 800da9e:	b945      	cbnz	r5, 800dab2 <_dtoa_r+0x2a>
 800daa0:	2010      	movs	r0, #16
 800daa2:	f7fe f9b5 	bl	800be10 <malloc>
 800daa6:	f8ca 0024 	str.w	r0, [sl, #36]	; 0x24
 800daaa:	6045      	str	r5, [r0, #4]
 800daac:	6085      	str	r5, [r0, #8]
 800daae:	6005      	str	r5, [r0, #0]
 800dab0:	60c5      	str	r5, [r0, #12]
 800dab2:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 800dab6:	6819      	ldr	r1, [r3, #0]
 800dab8:	b161      	cbz	r1, 800dad4 <_dtoa_r+0x4c>
 800daba:	685b      	ldr	r3, [r3, #4]
 800dabc:	604b      	str	r3, [r1, #4]
 800dabe:	2201      	movs	r2, #1
 800dac0:	fa02 f303 	lsl.w	r3, r2, r3
 800dac4:	608b      	str	r3, [r1, #8]
 800dac6:	4650      	mov	r0, sl
 800dac8:	f001 f8ef 	bl	800ecaa <_Bfree>
 800dacc:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 800dad0:	2200      	movs	r2, #0
 800dad2:	601a      	str	r2, [r3, #0]
 800dad4:	9903      	ldr	r1, [sp, #12]
 800dad6:	2900      	cmp	r1, #0
 800dad8:	da05      	bge.n	800dae6 <_dtoa_r+0x5e>
 800dada:	2301      	movs	r3, #1
 800dadc:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800dae0:	6023      	str	r3, [r4, #0]
 800dae2:	9203      	str	r2, [sp, #12]
 800dae4:	e001      	b.n	800daea <_dtoa_r+0x62>
 800dae6:	2300      	movs	r3, #0
 800dae8:	6023      	str	r3, [r4, #0]
 800daea:	9c03      	ldr	r4, [sp, #12]
 800daec:	4a9a      	ldr	r2, [pc, #616]	; (800dd58 <_dtoa_r+0x2d0>)
 800daee:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800daf2:	0d1b      	lsrs	r3, r3, #20
 800daf4:	051b      	lsls	r3, r3, #20
 800daf6:	4293      	cmp	r3, r2
 800daf8:	d11d      	bne.n	800db36 <_dtoa_r+0xae>
 800dafa:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800dafc:	9902      	ldr	r1, [sp, #8]
 800dafe:	f242 730f 	movw	r3, #9999	; 0x270f
 800db02:	603b      	str	r3, [r7, #0]
 800db04:	b941      	cbnz	r1, 800db18 <_dtoa_r+0x90>
 800db06:	4b95      	ldr	r3, [pc, #596]	; (800dd5c <_dtoa_r+0x2d4>)
 800db08:	4a95      	ldr	r2, [pc, #596]	; (800dd60 <_dtoa_r+0x2d8>)
 800db0a:	f3c4 0013 	ubfx	r0, r4, #0, #20
 800db0e:	2800      	cmp	r0, #0
 800db10:	bf0c      	ite	eq
 800db12:	4610      	moveq	r0, r2
 800db14:	4618      	movne	r0, r3
 800db16:	e000      	b.n	800db1a <_dtoa_r+0x92>
 800db18:	4890      	ldr	r0, [pc, #576]	; (800dd5c <_dtoa_r+0x2d4>)
 800db1a:	9f25      	ldr	r7, [sp, #148]	; 0x94
 800db1c:	2f00      	cmp	r7, #0
 800db1e:	f000 8565 	beq.w	800e5ec <_dtoa_r+0xb64>
 800db22:	78c3      	ldrb	r3, [r0, #3]
 800db24:	b113      	cbz	r3, 800db2c <_dtoa_r+0xa4>
 800db26:	f100 0308 	add.w	r3, r0, #8
 800db2a:	e000      	b.n	800db2e <_dtoa_r+0xa6>
 800db2c:	1cc3      	adds	r3, r0, #3
 800db2e:	9f25      	ldr	r7, [sp, #148]	; 0x94
 800db30:	603b      	str	r3, [r7, #0]
 800db32:	f000 bd5b 	b.w	800e5ec <_dtoa_r+0xb64>
 800db36:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800db3a:	2200      	movs	r2, #0
 800db3c:	4640      	mov	r0, r8
 800db3e:	4649      	mov	r1, r9
 800db40:	2300      	movs	r3, #0
 800db42:	f7f8 fb2d 	bl	80061a0 <__aeabi_dcmpeq>
 800db46:	4605      	mov	r5, r0
 800db48:	b158      	cbz	r0, 800db62 <_dtoa_r+0xda>
 800db4a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800db4c:	2301      	movs	r3, #1
 800db4e:	603b      	str	r3, [r7, #0]
 800db50:	9f25      	ldr	r7, [sp, #148]	; 0x94
 800db52:	2f00      	cmp	r7, #0
 800db54:	f000 8547 	beq.w	800e5e6 <_dtoa_r+0xb5e>
 800db58:	4882      	ldr	r0, [pc, #520]	; (800dd64 <_dtoa_r+0x2dc>)
 800db5a:	6038      	str	r0, [r7, #0]
 800db5c:	3801      	subs	r0, #1
 800db5e:	f000 bd45 	b.w	800e5ec <_dtoa_r+0xb64>
 800db62:	4650      	mov	r0, sl
 800db64:	ec49 8b10 	vmov	d0, r8, r9
 800db68:	a919      	add	r1, sp, #100	; 0x64
 800db6a:	aa18      	add	r2, sp, #96	; 0x60
 800db6c:	f001 faf8 	bl	800f160 <__d2b>
 800db70:	f3c4 560a 	ubfx	r6, r4, #20, #11
 800db74:	4683      	mov	fp, r0
 800db76:	b156      	cbz	r6, 800db8e <_dtoa_r+0x106>
 800db78:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800db7c:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800db80:	4640      	mov	r0, r8
 800db82:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800db86:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 800db8a:	9515      	str	r5, [sp, #84]	; 0x54
 800db8c:	e01c      	b.n	800dbc8 <_dtoa_r+0x140>
 800db8e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800db90:	9e18      	ldr	r6, [sp, #96]	; 0x60
 800db92:	441e      	add	r6, r3
 800db94:	f46f 6382 	mvn.w	r3, #1040	; 0x410
 800db98:	429e      	cmp	r6, r3
 800db9a:	db09      	blt.n	800dbb0 <_dtoa_r+0x128>
 800db9c:	9902      	ldr	r1, [sp, #8]
 800db9e:	331f      	adds	r3, #31
 800dba0:	f206 4012 	addw	r0, r6, #1042	; 0x412
 800dba4:	1b9b      	subs	r3, r3, r6
 800dba6:	fa21 f000 	lsr.w	r0, r1, r0
 800dbaa:	409c      	lsls	r4, r3
 800dbac:	4320      	orrs	r0, r4
 800dbae:	e004      	b.n	800dbba <_dtoa_r+0x132>
 800dbb0:	486d      	ldr	r0, [pc, #436]	; (800dd68 <_dtoa_r+0x2e0>)
 800dbb2:	9a02      	ldr	r2, [sp, #8]
 800dbb4:	1b80      	subs	r0, r0, r6
 800dbb6:	fa02 f000 	lsl.w	r0, r2, r0
 800dbba:	f7f8 f813 	bl	8005be4 <__aeabi_ui2d>
 800dbbe:	2701      	movs	r7, #1
 800dbc0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800dbc4:	3e01      	subs	r6, #1
 800dbc6:	9715      	str	r7, [sp, #84]	; 0x54
 800dbc8:	2200      	movs	r2, #0
 800dbca:	4b68      	ldr	r3, [pc, #416]	; (800dd6c <_dtoa_r+0x2e4>)
 800dbcc:	f7f7 fecc 	bl	8005968 <__aeabi_dsub>
 800dbd0:	a35b      	add	r3, pc, #364	; (adr r3, 800dd40 <_dtoa_r+0x2b8>)
 800dbd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbd6:	f7f8 f87b 	bl	8005cd0 <__aeabi_dmul>
 800dbda:	a35b      	add	r3, pc, #364	; (adr r3, 800dd48 <_dtoa_r+0x2c0>)
 800dbdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbe0:	f7f7 fec4 	bl	800596c <__adddf3>
 800dbe4:	4604      	mov	r4, r0
 800dbe6:	4630      	mov	r0, r6
 800dbe8:	460d      	mov	r5, r1
 800dbea:	f7f8 f80b 	bl	8005c04 <__aeabi_i2d>
 800dbee:	a358      	add	r3, pc, #352	; (adr r3, 800dd50 <_dtoa_r+0x2c8>)
 800dbf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbf4:	f7f8 f86c 	bl	8005cd0 <__aeabi_dmul>
 800dbf8:	4602      	mov	r2, r0
 800dbfa:	460b      	mov	r3, r1
 800dbfc:	4620      	mov	r0, r4
 800dbfe:	4629      	mov	r1, r5
 800dc00:	f7f7 feb4 	bl	800596c <__adddf3>
 800dc04:	4604      	mov	r4, r0
 800dc06:	460d      	mov	r5, r1
 800dc08:	f7f8 fafc 	bl	8006204 <__aeabi_d2iz>
 800dc0c:	4629      	mov	r1, r5
 800dc0e:	4681      	mov	r9, r0
 800dc10:	2200      	movs	r2, #0
 800dc12:	4620      	mov	r0, r4
 800dc14:	2300      	movs	r3, #0
 800dc16:	f7f8 facd 	bl	80061b4 <__aeabi_dcmplt>
 800dc1a:	b158      	cbz	r0, 800dc34 <_dtoa_r+0x1ac>
 800dc1c:	4648      	mov	r0, r9
 800dc1e:	f7f7 fff1 	bl	8005c04 <__aeabi_i2d>
 800dc22:	4602      	mov	r2, r0
 800dc24:	460b      	mov	r3, r1
 800dc26:	4620      	mov	r0, r4
 800dc28:	4629      	mov	r1, r5
 800dc2a:	f7f8 fab9 	bl	80061a0 <__aeabi_dcmpeq>
 800dc2e:	b908      	cbnz	r0, 800dc34 <_dtoa_r+0x1ac>
 800dc30:	f109 39ff 	add.w	r9, r9, #4294967295
 800dc34:	f1b9 0f16 	cmp.w	r9, #22
 800dc38:	d80d      	bhi.n	800dc56 <_dtoa_r+0x1ce>
 800dc3a:	4b4d      	ldr	r3, [pc, #308]	; (800dd70 <_dtoa_r+0x2e8>)
 800dc3c:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800dc40:	e9d3 0100 	ldrd	r0, r1, [r3]
 800dc44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800dc48:	f7f8 fad2 	bl	80061f0 <__aeabi_dcmpgt>
 800dc4c:	b130      	cbz	r0, 800dc5c <_dtoa_r+0x1d4>
 800dc4e:	f109 39ff 	add.w	r9, r9, #4294967295
 800dc52:	2700      	movs	r7, #0
 800dc54:	e000      	b.n	800dc58 <_dtoa_r+0x1d0>
 800dc56:	2701      	movs	r7, #1
 800dc58:	9711      	str	r7, [sp, #68]	; 0x44
 800dc5a:	e000      	b.n	800dc5e <_dtoa_r+0x1d6>
 800dc5c:	9011      	str	r0, [sp, #68]	; 0x44
 800dc5e:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800dc60:	1b9e      	subs	r6, r3, r6
 800dc62:	3e01      	subs	r6, #1
 800dc64:	9606      	str	r6, [sp, #24]
 800dc66:	d504      	bpl.n	800dc72 <_dtoa_r+0x1ea>
 800dc68:	4277      	negs	r7, r6
 800dc6a:	9705      	str	r7, [sp, #20]
 800dc6c:	2700      	movs	r7, #0
 800dc6e:	9706      	str	r7, [sp, #24]
 800dc70:	e001      	b.n	800dc76 <_dtoa_r+0x1ee>
 800dc72:	2700      	movs	r7, #0
 800dc74:	9705      	str	r7, [sp, #20]
 800dc76:	f1b9 0f00 	cmp.w	r9, #0
 800dc7a:	db07      	blt.n	800dc8c <_dtoa_r+0x204>
 800dc7c:	9f06      	ldr	r7, [sp, #24]
 800dc7e:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
 800dc82:	444f      	add	r7, r9
 800dc84:	9706      	str	r7, [sp, #24]
 800dc86:	2700      	movs	r7, #0
 800dc88:	970b      	str	r7, [sp, #44]	; 0x2c
 800dc8a:	e008      	b.n	800dc9e <_dtoa_r+0x216>
 800dc8c:	9f05      	ldr	r7, [sp, #20]
 800dc8e:	ebc9 0707 	rsb	r7, r9, r7
 800dc92:	9705      	str	r7, [sp, #20]
 800dc94:	f1c9 0700 	rsb	r7, r9, #0
 800dc98:	970b      	str	r7, [sp, #44]	; 0x2c
 800dc9a:	2700      	movs	r7, #0
 800dc9c:	9710      	str	r7, [sp, #64]	; 0x40
 800dc9e:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800dca0:	2f09      	cmp	r7, #9
 800dca2:	d828      	bhi.n	800dcf6 <_dtoa_r+0x26e>
 800dca4:	2f05      	cmp	r7, #5
 800dca6:	bfc4      	itt	gt
 800dca8:	3f04      	subgt	r7, #4
 800dcaa:	970d      	strgt	r7, [sp, #52]	; 0x34
 800dcac:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800dcae:	f1a7 0302 	sub.w	r3, r7, #2
 800dcb2:	bfcc      	ite	gt
 800dcb4:	2500      	movgt	r5, #0
 800dcb6:	2501      	movle	r5, #1
 800dcb8:	2b03      	cmp	r3, #3
 800dcba:	d821      	bhi.n	800dd00 <_dtoa_r+0x278>
 800dcbc:	e8df f003 	tbb	[pc, r3]
 800dcc0:	04020f06 	.word	0x04020f06
 800dcc4:	2701      	movs	r7, #1
 800dcc6:	e002      	b.n	800dcce <_dtoa_r+0x246>
 800dcc8:	2701      	movs	r7, #1
 800dcca:	e009      	b.n	800dce0 <_dtoa_r+0x258>
 800dccc:	2700      	movs	r7, #0
 800dcce:	970c      	str	r7, [sp, #48]	; 0x30
 800dcd0:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 800dcd2:	2f00      	cmp	r7, #0
 800dcd4:	dd1e      	ble.n	800dd14 <_dtoa_r+0x28c>
 800dcd6:	970a      	str	r7, [sp, #40]	; 0x28
 800dcd8:	9704      	str	r7, [sp, #16]
 800dcda:	463b      	mov	r3, r7
 800dcdc:	e01f      	b.n	800dd1e <_dtoa_r+0x296>
 800dcde:	2700      	movs	r7, #0
 800dce0:	970c      	str	r7, [sp, #48]	; 0x30
 800dce2:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 800dce4:	444f      	add	r7, r9
 800dce6:	970a      	str	r7, [sp, #40]	; 0x28
 800dce8:	3701      	adds	r7, #1
 800dcea:	463b      	mov	r3, r7
 800dcec:	9704      	str	r7, [sp, #16]
 800dcee:	2b01      	cmp	r3, #1
 800dcf0:	bfb8      	it	lt
 800dcf2:	2301      	movlt	r3, #1
 800dcf4:	e013      	b.n	800dd1e <_dtoa_r+0x296>
 800dcf6:	2501      	movs	r5, #1
 800dcf8:	2700      	movs	r7, #0
 800dcfa:	970d      	str	r7, [sp, #52]	; 0x34
 800dcfc:	950c      	str	r5, [sp, #48]	; 0x30
 800dcfe:	e001      	b.n	800dd04 <_dtoa_r+0x27c>
 800dd00:	2701      	movs	r7, #1
 800dd02:	970c      	str	r7, [sp, #48]	; 0x30
 800dd04:	f04f 37ff 	mov.w	r7, #4294967295
 800dd08:	970a      	str	r7, [sp, #40]	; 0x28
 800dd0a:	9704      	str	r7, [sp, #16]
 800dd0c:	2700      	movs	r7, #0
 800dd0e:	2312      	movs	r3, #18
 800dd10:	970e      	str	r7, [sp, #56]	; 0x38
 800dd12:	e004      	b.n	800dd1e <_dtoa_r+0x296>
 800dd14:	2701      	movs	r7, #1
 800dd16:	970a      	str	r7, [sp, #40]	; 0x28
 800dd18:	9704      	str	r7, [sp, #16]
 800dd1a:	463b      	mov	r3, r7
 800dd1c:	970e      	str	r7, [sp, #56]	; 0x38
 800dd1e:	f8da 4024 	ldr.w	r4, [sl, #36]	; 0x24
 800dd22:	2200      	movs	r2, #0
 800dd24:	6062      	str	r2, [r4, #4]
 800dd26:	2104      	movs	r1, #4
 800dd28:	f101 0214 	add.w	r2, r1, #20
 800dd2c:	429a      	cmp	r2, r3
 800dd2e:	d821      	bhi.n	800dd74 <_dtoa_r+0x2ec>
 800dd30:	6862      	ldr	r2, [r4, #4]
 800dd32:	3201      	adds	r2, #1
 800dd34:	6062      	str	r2, [r4, #4]
 800dd36:	0049      	lsls	r1, r1, #1
 800dd38:	e7f6      	b.n	800dd28 <_dtoa_r+0x2a0>
 800dd3a:	bf00      	nop
 800dd3c:	f3af 8000 	nop.w
 800dd40:	636f4361 	.word	0x636f4361
 800dd44:	3fd287a7 	.word	0x3fd287a7
 800dd48:	8b60c8b3 	.word	0x8b60c8b3
 800dd4c:	3fc68a28 	.word	0x3fc68a28
 800dd50:	509f79fb 	.word	0x509f79fb
 800dd54:	3fd34413 	.word	0x3fd34413
 800dd58:	7ff00000 	.word	0x7ff00000
 800dd5c:	080107e9 	.word	0x080107e9
 800dd60:	080107e0 	.word	0x080107e0
 800dd64:	080107cf 	.word	0x080107cf
 800dd68:	fffffbee 	.word	0xfffffbee
 800dd6c:	3ff80000 	.word	0x3ff80000
 800dd70:	08010858 	.word	0x08010858
 800dd74:	4650      	mov	r0, sl
 800dd76:	6861      	ldr	r1, [r4, #4]
 800dd78:	f000 ff62 	bl	800ec40 <_Balloc>
 800dd7c:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 800dd80:	9f04      	ldr	r7, [sp, #16]
 800dd82:	6020      	str	r0, [r4, #0]
 800dd84:	681b      	ldr	r3, [r3, #0]
 800dd86:	9307      	str	r3, [sp, #28]
 800dd88:	2f0e      	cmp	r7, #14
 800dd8a:	f200 8169 	bhi.w	800e060 <_dtoa_r+0x5d8>
 800dd8e:	2d00      	cmp	r5, #0
 800dd90:	f000 8166 	beq.w	800e060 <_dtoa_r+0x5d8>
 800dd94:	ed9d 7b02 	vldr	d7, [sp, #8]
 800dd98:	f1b9 0f00 	cmp.w	r9, #0
 800dd9c:	ed8d 7b12 	vstr	d7, [sp, #72]	; 0x48
 800dda0:	dd31      	ble.n	800de06 <_dtoa_r+0x37e>
 800dda2:	4a80      	ldr	r2, [pc, #512]	; (800dfa4 <_dtoa_r+0x51c>)
 800dda4:	f009 030f 	and.w	r3, r9, #15
 800dda8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800ddac:	ed93 7b00 	vldr	d7, [r3]
 800ddb0:	ea4f 1429 	mov.w	r4, r9, asr #4
 800ddb4:	06e0      	lsls	r0, r4, #27
 800ddb6:	ed8d 7b08 	vstr	d7, [sp, #32]
 800ddba:	d50c      	bpl.n	800ddd6 <_dtoa_r+0x34e>
 800ddbc:	4b7a      	ldr	r3, [pc, #488]	; (800dfa8 <_dtoa_r+0x520>)
 800ddbe:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 800ddc2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ddc6:	f7f8 f8ad 	bl	8005f24 <__aeabi_ddiv>
 800ddca:	f004 040f 	and.w	r4, r4, #15
 800ddce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ddd2:	2703      	movs	r7, #3
 800ddd4:	e000      	b.n	800ddd8 <_dtoa_r+0x350>
 800ddd6:	2702      	movs	r7, #2
 800ddd8:	4d73      	ldr	r5, [pc, #460]	; (800dfa8 <_dtoa_r+0x520>)
 800ddda:	b16c      	cbz	r4, 800ddf8 <_dtoa_r+0x370>
 800dddc:	07e1      	lsls	r1, r4, #31
 800ddde:	d508      	bpl.n	800ddf2 <_dtoa_r+0x36a>
 800dde0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800dde4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800dde8:	f7f7 ff72 	bl	8005cd0 <__aeabi_dmul>
 800ddec:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ddf0:	3701      	adds	r7, #1
 800ddf2:	1064      	asrs	r4, r4, #1
 800ddf4:	3508      	adds	r5, #8
 800ddf6:	e7f0      	b.n	800ddda <_dtoa_r+0x352>
 800ddf8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ddfc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800de00:	f7f8 f890 	bl	8005f24 <__aeabi_ddiv>
 800de04:	e01b      	b.n	800de3e <_dtoa_r+0x3b6>
 800de06:	f1c9 0400 	rsb	r4, r9, #0
 800de0a:	b1dc      	cbz	r4, 800de44 <_dtoa_r+0x3bc>
 800de0c:	4b65      	ldr	r3, [pc, #404]	; (800dfa4 <_dtoa_r+0x51c>)
 800de0e:	4d66      	ldr	r5, [pc, #408]	; (800dfa8 <_dtoa_r+0x520>)
 800de10:	f004 020f 	and.w	r2, r4, #15
 800de14:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800de18:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 800de1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de20:	f7f7 ff56 	bl	8005cd0 <__aeabi_dmul>
 800de24:	1124      	asrs	r4, r4, #4
 800de26:	2702      	movs	r7, #2
 800de28:	b14c      	cbz	r4, 800de3e <_dtoa_r+0x3b6>
 800de2a:	07e2      	lsls	r2, r4, #31
 800de2c:	d504      	bpl.n	800de38 <_dtoa_r+0x3b0>
 800de2e:	e9d5 2300 	ldrd	r2, r3, [r5]
 800de32:	3701      	adds	r7, #1
 800de34:	f7f7 ff4c 	bl	8005cd0 <__aeabi_dmul>
 800de38:	1064      	asrs	r4, r4, #1
 800de3a:	3508      	adds	r5, #8
 800de3c:	e7f4      	b.n	800de28 <_dtoa_r+0x3a0>
 800de3e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800de42:	e000      	b.n	800de46 <_dtoa_r+0x3be>
 800de44:	2702      	movs	r7, #2
 800de46:	9911      	ldr	r1, [sp, #68]	; 0x44
 800de48:	b1e1      	cbz	r1, 800de84 <_dtoa_r+0x3fc>
 800de4a:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800de4e:	2200      	movs	r2, #0
 800de50:	4620      	mov	r0, r4
 800de52:	4629      	mov	r1, r5
 800de54:	4b55      	ldr	r3, [pc, #340]	; (800dfac <_dtoa_r+0x524>)
 800de56:	f7f8 f9ad 	bl	80061b4 <__aeabi_dcmplt>
 800de5a:	b1c0      	cbz	r0, 800de8e <_dtoa_r+0x406>
 800de5c:	9a04      	ldr	r2, [sp, #16]
 800de5e:	b1da      	cbz	r2, 800de98 <_dtoa_r+0x410>
 800de60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800de62:	2b00      	cmp	r3, #0
 800de64:	f340 80f8 	ble.w	800e058 <_dtoa_r+0x5d0>
 800de68:	f109 31ff 	add.w	r1, r9, #4294967295
 800de6c:	910f      	str	r1, [sp, #60]	; 0x3c
 800de6e:	2200      	movs	r2, #0
 800de70:	4620      	mov	r0, r4
 800de72:	4629      	mov	r1, r5
 800de74:	4b4e      	ldr	r3, [pc, #312]	; (800dfb0 <_dtoa_r+0x528>)
 800de76:	f7f7 ff2b 	bl	8005cd0 <__aeabi_dmul>
 800de7a:	3701      	adds	r7, #1
 800de7c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800de80:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800de82:	e00c      	b.n	800de9e <_dtoa_r+0x416>
 800de84:	9b04      	ldr	r3, [sp, #16]
 800de86:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 800de8a:	9308      	str	r3, [sp, #32]
 800de8c:	e008      	b.n	800dea0 <_dtoa_r+0x418>
 800de8e:	9904      	ldr	r1, [sp, #16]
 800de90:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 800de94:	9108      	str	r1, [sp, #32]
 800de96:	e003      	b.n	800dea0 <_dtoa_r+0x418>
 800de98:	9a04      	ldr	r2, [sp, #16]
 800de9a:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 800de9e:	9208      	str	r2, [sp, #32]
 800dea0:	4638      	mov	r0, r7
 800dea2:	f7f7 feaf 	bl	8005c04 <__aeabi_i2d>
 800dea6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800deaa:	f7f7 ff11 	bl	8005cd0 <__aeabi_dmul>
 800deae:	2200      	movs	r2, #0
 800deb0:	4b40      	ldr	r3, [pc, #256]	; (800dfb4 <_dtoa_r+0x52c>)
 800deb2:	f7f7 fd5b 	bl	800596c <__adddf3>
 800deb6:	9f08      	ldr	r7, [sp, #32]
 800deb8:	4604      	mov	r4, r0
 800deba:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800debe:	b9cf      	cbnz	r7, 800def4 <_dtoa_r+0x46c>
 800dec0:	2200      	movs	r2, #0
 800dec2:	4b3d      	ldr	r3, [pc, #244]	; (800dfb8 <_dtoa_r+0x530>)
 800dec4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dec8:	f7f7 fd4e 	bl	8005968 <__aeabi_dsub>
 800decc:	4622      	mov	r2, r4
 800dece:	462b      	mov	r3, r5
 800ded0:	4606      	mov	r6, r0
 800ded2:	460f      	mov	r7, r1
 800ded4:	f7f8 f98c 	bl	80061f0 <__aeabi_dcmpgt>
 800ded8:	2800      	cmp	r0, #0
 800deda:	f040 824b 	bne.w	800e374 <_dtoa_r+0x8ec>
 800dede:	4622      	mov	r2, r4
 800dee0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800dee4:	4630      	mov	r0, r6
 800dee6:	4639      	mov	r1, r7
 800dee8:	f7f8 f964 	bl	80061b4 <__aeabi_dcmplt>
 800deec:	2800      	cmp	r0, #0
 800deee:	f040 8237 	bne.w	800e360 <_dtoa_r+0x8d8>
 800def2:	e0b1      	b.n	800e058 <_dtoa_r+0x5d0>
 800def4:	9f08      	ldr	r7, [sp, #32]
 800def6:	4b2b      	ldr	r3, [pc, #172]	; (800dfa4 <_dtoa_r+0x51c>)
 800def8:	1e7a      	subs	r2, r7, #1
 800defa:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 800defc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800df00:	2f00      	cmp	r7, #0
 800df02:	d05d      	beq.n	800dfc0 <_dtoa_r+0x538>
 800df04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df08:	2000      	movs	r0, #0
 800df0a:	492c      	ldr	r1, [pc, #176]	; (800dfbc <_dtoa_r+0x534>)
 800df0c:	f7f8 f80a 	bl	8005f24 <__aeabi_ddiv>
 800df10:	4622      	mov	r2, r4
 800df12:	462b      	mov	r3, r5
 800df14:	f7f7 fd28 	bl	8005968 <__aeabi_dsub>
 800df18:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800df1c:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800df20:	4604      	mov	r4, r0
 800df22:	460d      	mov	r5, r1
 800df24:	4639      	mov	r1, r7
 800df26:	4630      	mov	r0, r6
 800df28:	f7f8 f96c 	bl	8006204 <__aeabi_d2iz>
 800df2c:	9000      	str	r0, [sp, #0]
 800df2e:	f7f7 fe69 	bl	8005c04 <__aeabi_i2d>
 800df32:	4602      	mov	r2, r0
 800df34:	460b      	mov	r3, r1
 800df36:	4630      	mov	r0, r6
 800df38:	4639      	mov	r1, r7
 800df3a:	f7f7 fd15 	bl	8005968 <__aeabi_dsub>
 800df3e:	f8dd c000 	ldr.w	ip, [sp]
 800df42:	f10c 0330 	add.w	r3, ip, #48	; 0x30
 800df46:	f808 3b01 	strb.w	r3, [r8], #1
 800df4a:	4622      	mov	r2, r4
 800df4c:	462b      	mov	r3, r5
 800df4e:	4606      	mov	r6, r0
 800df50:	460f      	mov	r7, r1
 800df52:	f7f8 f92f 	bl	80061b4 <__aeabi_dcmplt>
 800df56:	2800      	cmp	r0, #0
 800df58:	f040 8333 	bne.w	800e5c2 <_dtoa_r+0xb3a>
 800df5c:	4632      	mov	r2, r6
 800df5e:	463b      	mov	r3, r7
 800df60:	2000      	movs	r0, #0
 800df62:	4912      	ldr	r1, [pc, #72]	; (800dfac <_dtoa_r+0x524>)
 800df64:	f7f7 fd00 	bl	8005968 <__aeabi_dsub>
 800df68:	4622      	mov	r2, r4
 800df6a:	462b      	mov	r3, r5
 800df6c:	f7f8 f922 	bl	80061b4 <__aeabi_dcmplt>
 800df70:	2800      	cmp	r0, #0
 800df72:	f040 80d4 	bne.w	800e11e <_dtoa_r+0x696>
 800df76:	9907      	ldr	r1, [sp, #28]
 800df78:	9a08      	ldr	r2, [sp, #32]
 800df7a:	ebc1 0308 	rsb	r3, r1, r8
 800df7e:	4293      	cmp	r3, r2
 800df80:	da6a      	bge.n	800e058 <_dtoa_r+0x5d0>
 800df82:	4620      	mov	r0, r4
 800df84:	4629      	mov	r1, r5
 800df86:	2200      	movs	r2, #0
 800df88:	4b09      	ldr	r3, [pc, #36]	; (800dfb0 <_dtoa_r+0x528>)
 800df8a:	f7f7 fea1 	bl	8005cd0 <__aeabi_dmul>
 800df8e:	2200      	movs	r2, #0
 800df90:	4604      	mov	r4, r0
 800df92:	460d      	mov	r5, r1
 800df94:	4630      	mov	r0, r6
 800df96:	4639      	mov	r1, r7
 800df98:	4b05      	ldr	r3, [pc, #20]	; (800dfb0 <_dtoa_r+0x528>)
 800df9a:	f7f7 fe99 	bl	8005cd0 <__aeabi_dmul>
 800df9e:	4606      	mov	r6, r0
 800dfa0:	460f      	mov	r7, r1
 800dfa2:	e7bf      	b.n	800df24 <_dtoa_r+0x49c>
 800dfa4:	08010858 	.word	0x08010858
 800dfa8:	08010920 	.word	0x08010920
 800dfac:	3ff00000 	.word	0x3ff00000
 800dfb0:	40240000 	.word	0x40240000
 800dfb4:	401c0000 	.word	0x401c0000
 800dfb8:	40140000 	.word	0x40140000
 800dfbc:	3fe00000 	.word	0x3fe00000
 800dfc0:	e9d3 0100 	ldrd	r0, r1, [r3]
 800dfc4:	4622      	mov	r2, r4
 800dfc6:	462b      	mov	r3, r5
 800dfc8:	f7f7 fe82 	bl	8005cd0 <__aeabi_dmul>
 800dfcc:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800dfd0:	9b08      	ldr	r3, [sp, #32]
 800dfd2:	9c07      	ldr	r4, [sp, #28]
 800dfd4:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 800dfd8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800dfdc:	4498      	add	r8, r3
 800dfde:	4639      	mov	r1, r7
 800dfe0:	4630      	mov	r0, r6
 800dfe2:	f7f8 f90f 	bl	8006204 <__aeabi_d2iz>
 800dfe6:	4605      	mov	r5, r0
 800dfe8:	f7f7 fe0c 	bl	8005c04 <__aeabi_i2d>
 800dfec:	3530      	adds	r5, #48	; 0x30
 800dfee:	4602      	mov	r2, r0
 800dff0:	460b      	mov	r3, r1
 800dff2:	4630      	mov	r0, r6
 800dff4:	4639      	mov	r1, r7
 800dff6:	f7f7 fcb7 	bl	8005968 <__aeabi_dsub>
 800dffa:	f804 5b01 	strb.w	r5, [r4], #1
 800dffe:	4544      	cmp	r4, r8
 800e000:	4606      	mov	r6, r0
 800e002:	460f      	mov	r7, r1
 800e004:	d121      	bne.n	800e04a <_dtoa_r+0x5c2>
 800e006:	2200      	movs	r2, #0
 800e008:	4b87      	ldr	r3, [pc, #540]	; (800e228 <_dtoa_r+0x7a0>)
 800e00a:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 800e00e:	f7f7 fcad 	bl	800596c <__adddf3>
 800e012:	4602      	mov	r2, r0
 800e014:	460b      	mov	r3, r1
 800e016:	4630      	mov	r0, r6
 800e018:	4639      	mov	r1, r7
 800e01a:	f7f8 f8e9 	bl	80061f0 <__aeabi_dcmpgt>
 800e01e:	2800      	cmp	r0, #0
 800e020:	d17d      	bne.n	800e11e <_dtoa_r+0x696>
 800e022:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800e026:	2000      	movs	r0, #0
 800e028:	497f      	ldr	r1, [pc, #508]	; (800e228 <_dtoa_r+0x7a0>)
 800e02a:	f7f7 fc9d 	bl	8005968 <__aeabi_dsub>
 800e02e:	4602      	mov	r2, r0
 800e030:	460b      	mov	r3, r1
 800e032:	4630      	mov	r0, r6
 800e034:	4639      	mov	r1, r7
 800e036:	f7f8 f8bd 	bl	80061b4 <__aeabi_dcmplt>
 800e03a:	b168      	cbz	r0, 800e058 <_dtoa_r+0x5d0>
 800e03c:	46a0      	mov	r8, r4
 800e03e:	3c01      	subs	r4, #1
 800e040:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800e044:	2b30      	cmp	r3, #48	; 0x30
 800e046:	d0f9      	beq.n	800e03c <_dtoa_r+0x5b4>
 800e048:	e2bb      	b.n	800e5c2 <_dtoa_r+0xb3a>
 800e04a:	2200      	movs	r2, #0
 800e04c:	4b77      	ldr	r3, [pc, #476]	; (800e22c <_dtoa_r+0x7a4>)
 800e04e:	f7f7 fe3f 	bl	8005cd0 <__aeabi_dmul>
 800e052:	4606      	mov	r6, r0
 800e054:	460f      	mov	r7, r1
 800e056:	e7c2      	b.n	800dfde <_dtoa_r+0x556>
 800e058:	ed9d 7b12 	vldr	d7, [sp, #72]	; 0x48
 800e05c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e060:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e062:	2b00      	cmp	r3, #0
 800e064:	db7c      	blt.n	800e160 <_dtoa_r+0x6d8>
 800e066:	f1b9 0f0e 	cmp.w	r9, #14
 800e06a:	dc79      	bgt.n	800e160 <_dtoa_r+0x6d8>
 800e06c:	4b70      	ldr	r3, [pc, #448]	; (800e230 <_dtoa_r+0x7a8>)
 800e06e:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 800e070:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800e074:	2f00      	cmp	r7, #0
 800e076:	e9d3 4500 	ldrd	r4, r5, [r3]
 800e07a:	da14      	bge.n	800e0a6 <_dtoa_r+0x61e>
 800e07c:	9f04      	ldr	r7, [sp, #16]
 800e07e:	2f00      	cmp	r7, #0
 800e080:	dc11      	bgt.n	800e0a6 <_dtoa_r+0x61e>
 800e082:	f040 816f 	bne.w	800e364 <_dtoa_r+0x8dc>
 800e086:	4620      	mov	r0, r4
 800e088:	4629      	mov	r1, r5
 800e08a:	2200      	movs	r2, #0
 800e08c:	4b69      	ldr	r3, [pc, #420]	; (800e234 <_dtoa_r+0x7ac>)
 800e08e:	f7f7 fe1f 	bl	8005cd0 <__aeabi_dmul>
 800e092:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e096:	f7f8 f8a1 	bl	80061dc <__aeabi_dcmpge>
 800e09a:	9d04      	ldr	r5, [sp, #16]
 800e09c:	462c      	mov	r4, r5
 800e09e:	2800      	cmp	r0, #0
 800e0a0:	f040 8162 	bne.w	800e368 <_dtoa_r+0x8e0>
 800e0a4:	e16a      	b.n	800e37c <_dtoa_r+0x8f4>
 800e0a6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800e0aa:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800e0ae:	4622      	mov	r2, r4
 800e0b0:	462b      	mov	r3, r5
 800e0b2:	4630      	mov	r0, r6
 800e0b4:	4639      	mov	r1, r7
 800e0b6:	f7f7 ff35 	bl	8005f24 <__aeabi_ddiv>
 800e0ba:	f7f8 f8a3 	bl	8006204 <__aeabi_d2iz>
 800e0be:	9002      	str	r0, [sp, #8]
 800e0c0:	f7f7 fda0 	bl	8005c04 <__aeabi_i2d>
 800e0c4:	4622      	mov	r2, r4
 800e0c6:	462b      	mov	r3, r5
 800e0c8:	f7f7 fe02 	bl	8005cd0 <__aeabi_dmul>
 800e0cc:	4602      	mov	r2, r0
 800e0ce:	460b      	mov	r3, r1
 800e0d0:	4630      	mov	r0, r6
 800e0d2:	4639      	mov	r1, r7
 800e0d4:	f7f7 fc48 	bl	8005968 <__aeabi_dsub>
 800e0d8:	9f02      	ldr	r7, [sp, #8]
 800e0da:	f107 0630 	add.w	r6, r7, #48	; 0x30
 800e0de:	f808 6b01 	strb.w	r6, [r8], #1
 800e0e2:	9f07      	ldr	r7, [sp, #28]
 800e0e4:	ebc7 0608 	rsb	r6, r7, r8
 800e0e8:	9f04      	ldr	r7, [sp, #16]
 800e0ea:	42be      	cmp	r6, r7
 800e0ec:	4602      	mov	r2, r0
 800e0ee:	460b      	mov	r3, r1
 800e0f0:	d129      	bne.n	800e146 <_dtoa_r+0x6be>
 800e0f2:	f7f7 fc3b 	bl	800596c <__adddf3>
 800e0f6:	4622      	mov	r2, r4
 800e0f8:	462b      	mov	r3, r5
 800e0fa:	4606      	mov	r6, r0
 800e0fc:	460f      	mov	r7, r1
 800e0fe:	f7f8 f877 	bl	80061f0 <__aeabi_dcmpgt>
 800e102:	b970      	cbnz	r0, 800e122 <_dtoa_r+0x69a>
 800e104:	4630      	mov	r0, r6
 800e106:	4639      	mov	r1, r7
 800e108:	4622      	mov	r2, r4
 800e10a:	462b      	mov	r3, r5
 800e10c:	f7f8 f848 	bl	80061a0 <__aeabi_dcmpeq>
 800e110:	2800      	cmp	r0, #0
 800e112:	f000 8258 	beq.w	800e5c6 <_dtoa_r+0xb3e>
 800e116:	9f02      	ldr	r7, [sp, #8]
 800e118:	07fb      	lsls	r3, r7, #31
 800e11a:	d402      	bmi.n	800e122 <_dtoa_r+0x69a>
 800e11c:	e253      	b.n	800e5c6 <_dtoa_r+0xb3e>
 800e11e:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 800e122:	4643      	mov	r3, r8
 800e124:	4698      	mov	r8, r3
 800e126:	3b01      	subs	r3, #1
 800e128:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800e12c:	2a39      	cmp	r2, #57	; 0x39
 800e12e:	d106      	bne.n	800e13e <_dtoa_r+0x6b6>
 800e130:	9f07      	ldr	r7, [sp, #28]
 800e132:	429f      	cmp	r7, r3
 800e134:	d1f6      	bne.n	800e124 <_dtoa_r+0x69c>
 800e136:	2230      	movs	r2, #48	; 0x30
 800e138:	f109 0901 	add.w	r9, r9, #1
 800e13c:	703a      	strb	r2, [r7, #0]
 800e13e:	781a      	ldrb	r2, [r3, #0]
 800e140:	3201      	adds	r2, #1
 800e142:	701a      	strb	r2, [r3, #0]
 800e144:	e23f      	b.n	800e5c6 <_dtoa_r+0xb3e>
 800e146:	2200      	movs	r2, #0
 800e148:	4b38      	ldr	r3, [pc, #224]	; (800e22c <_dtoa_r+0x7a4>)
 800e14a:	f7f7 fdc1 	bl	8005cd0 <__aeabi_dmul>
 800e14e:	2200      	movs	r2, #0
 800e150:	2300      	movs	r3, #0
 800e152:	4606      	mov	r6, r0
 800e154:	460f      	mov	r7, r1
 800e156:	f7f8 f823 	bl	80061a0 <__aeabi_dcmpeq>
 800e15a:	2800      	cmp	r0, #0
 800e15c:	d0a7      	beq.n	800e0ae <_dtoa_r+0x626>
 800e15e:	e232      	b.n	800e5c6 <_dtoa_r+0xb3e>
 800e160:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 800e162:	2f00      	cmp	r7, #0
 800e164:	d030      	beq.n	800e1c8 <_dtoa_r+0x740>
 800e166:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800e168:	2f01      	cmp	r7, #1
 800e16a:	dc0a      	bgt.n	800e182 <_dtoa_r+0x6fa>
 800e16c:	9f15      	ldr	r7, [sp, #84]	; 0x54
 800e16e:	b117      	cbz	r7, 800e176 <_dtoa_r+0x6ee>
 800e170:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800e174:	e002      	b.n	800e17c <_dtoa_r+0x6f4>
 800e176:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800e178:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800e17c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800e17e:	9e05      	ldr	r6, [sp, #20]
 800e180:	e016      	b.n	800e1b0 <_dtoa_r+0x728>
 800e182:	9f04      	ldr	r7, [sp, #16]
 800e184:	1e7d      	subs	r5, r7, #1
 800e186:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800e188:	42af      	cmp	r7, r5
 800e18a:	db01      	blt.n	800e190 <_dtoa_r+0x708>
 800e18c:	1b7d      	subs	r5, r7, r5
 800e18e:	e006      	b.n	800e19e <_dtoa_r+0x716>
 800e190:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800e192:	950b      	str	r5, [sp, #44]	; 0x2c
 800e194:	1beb      	subs	r3, r5, r7
 800e196:	9f10      	ldr	r7, [sp, #64]	; 0x40
 800e198:	441f      	add	r7, r3
 800e19a:	9710      	str	r7, [sp, #64]	; 0x40
 800e19c:	2500      	movs	r5, #0
 800e19e:	9f04      	ldr	r7, [sp, #16]
 800e1a0:	2f00      	cmp	r7, #0
 800e1a2:	da03      	bge.n	800e1ac <_dtoa_r+0x724>
 800e1a4:	9905      	ldr	r1, [sp, #20]
 800e1a6:	2300      	movs	r3, #0
 800e1a8:	1bce      	subs	r6, r1, r7
 800e1aa:	e001      	b.n	800e1b0 <_dtoa_r+0x728>
 800e1ac:	9e05      	ldr	r6, [sp, #20]
 800e1ae:	9b04      	ldr	r3, [sp, #16]
 800e1b0:	9f05      	ldr	r7, [sp, #20]
 800e1b2:	441f      	add	r7, r3
 800e1b4:	9705      	str	r7, [sp, #20]
 800e1b6:	9f06      	ldr	r7, [sp, #24]
 800e1b8:	4650      	mov	r0, sl
 800e1ba:	441f      	add	r7, r3
 800e1bc:	2101      	movs	r1, #1
 800e1be:	9706      	str	r7, [sp, #24]
 800e1c0:	f000 fe11 	bl	800ede6 <__i2b>
 800e1c4:	4604      	mov	r4, r0
 800e1c6:	e002      	b.n	800e1ce <_dtoa_r+0x746>
 800e1c8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800e1ca:	9e05      	ldr	r6, [sp, #20]
 800e1cc:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800e1ce:	b16e      	cbz	r6, 800e1ec <_dtoa_r+0x764>
 800e1d0:	9f06      	ldr	r7, [sp, #24]
 800e1d2:	2f00      	cmp	r7, #0
 800e1d4:	dd0a      	ble.n	800e1ec <_dtoa_r+0x764>
 800e1d6:	463b      	mov	r3, r7
 800e1d8:	9f05      	ldr	r7, [sp, #20]
 800e1da:	42b3      	cmp	r3, r6
 800e1dc:	bfa8      	it	ge
 800e1de:	4633      	movge	r3, r6
 800e1e0:	1aff      	subs	r7, r7, r3
 800e1e2:	9705      	str	r7, [sp, #20]
 800e1e4:	9f06      	ldr	r7, [sp, #24]
 800e1e6:	1aff      	subs	r7, r7, r3
 800e1e8:	1af6      	subs	r6, r6, r3
 800e1ea:	9706      	str	r7, [sp, #24]
 800e1ec:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800e1ee:	2f00      	cmp	r7, #0
 800e1f0:	dd28      	ble.n	800e244 <_dtoa_r+0x7bc>
 800e1f2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 800e1f4:	b307      	cbz	r7, 800e238 <_dtoa_r+0x7b0>
 800e1f6:	2d00      	cmp	r5, #0
 800e1f8:	dd10      	ble.n	800e21c <_dtoa_r+0x794>
 800e1fa:	4621      	mov	r1, r4
 800e1fc:	462a      	mov	r2, r5
 800e1fe:	4650      	mov	r0, sl
 800e200:	f000 fe92 	bl	800ef28 <__pow5mult>
 800e204:	4604      	mov	r4, r0
 800e206:	465a      	mov	r2, fp
 800e208:	4621      	mov	r1, r4
 800e20a:	4650      	mov	r0, sl
 800e20c:	f000 fdf4 	bl	800edf8 <__multiply>
 800e210:	4659      	mov	r1, fp
 800e212:	4607      	mov	r7, r0
 800e214:	4650      	mov	r0, sl
 800e216:	f000 fd48 	bl	800ecaa <_Bfree>
 800e21a:	46bb      	mov	fp, r7
 800e21c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800e21e:	1b7a      	subs	r2, r7, r5
 800e220:	d010      	beq.n	800e244 <_dtoa_r+0x7bc>
 800e222:	4650      	mov	r0, sl
 800e224:	4659      	mov	r1, fp
 800e226:	e00a      	b.n	800e23e <_dtoa_r+0x7b6>
 800e228:	3fe00000 	.word	0x3fe00000
 800e22c:	40240000 	.word	0x40240000
 800e230:	08010858 	.word	0x08010858
 800e234:	40140000 	.word	0x40140000
 800e238:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e23a:	4650      	mov	r0, sl
 800e23c:	4659      	mov	r1, fp
 800e23e:	f000 fe73 	bl	800ef28 <__pow5mult>
 800e242:	4683      	mov	fp, r0
 800e244:	4650      	mov	r0, sl
 800e246:	2101      	movs	r1, #1
 800e248:	f000 fdcd 	bl	800ede6 <__i2b>
 800e24c:	9f10      	ldr	r7, [sp, #64]	; 0x40
 800e24e:	2f00      	cmp	r7, #0
 800e250:	4605      	mov	r5, r0
 800e252:	dd05      	ble.n	800e260 <_dtoa_r+0x7d8>
 800e254:	4629      	mov	r1, r5
 800e256:	4650      	mov	r0, sl
 800e258:	463a      	mov	r2, r7
 800e25a:	f000 fe65 	bl	800ef28 <__pow5mult>
 800e25e:	4605      	mov	r5, r0
 800e260:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800e262:	2f01      	cmp	r7, #1
 800e264:	dc12      	bgt.n	800e28c <_dtoa_r+0x804>
 800e266:	9902      	ldr	r1, [sp, #8]
 800e268:	b981      	cbnz	r1, 800e28c <_dtoa_r+0x804>
 800e26a:	9a03      	ldr	r2, [sp, #12]
 800e26c:	f3c2 0313 	ubfx	r3, r2, #0, #20
 800e270:	b973      	cbnz	r3, 800e290 <_dtoa_r+0x808>
 800e272:	f022 4700 	bic.w	r7, r2, #2147483648	; 0x80000000
 800e276:	0d3f      	lsrs	r7, r7, #20
 800e278:	053f      	lsls	r7, r7, #20
 800e27a:	b157      	cbz	r7, 800e292 <_dtoa_r+0x80a>
 800e27c:	9f05      	ldr	r7, [sp, #20]
 800e27e:	3701      	adds	r7, #1
 800e280:	9705      	str	r7, [sp, #20]
 800e282:	9f06      	ldr	r7, [sp, #24]
 800e284:	3701      	adds	r7, #1
 800e286:	9706      	str	r7, [sp, #24]
 800e288:	2701      	movs	r7, #1
 800e28a:	e002      	b.n	800e292 <_dtoa_r+0x80a>
 800e28c:	2700      	movs	r7, #0
 800e28e:	e000      	b.n	800e292 <_dtoa_r+0x80a>
 800e290:	9f02      	ldr	r7, [sp, #8]
 800e292:	9910      	ldr	r1, [sp, #64]	; 0x40
 800e294:	b141      	cbz	r1, 800e2a8 <_dtoa_r+0x820>
 800e296:	692b      	ldr	r3, [r5, #16]
 800e298:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800e29c:	6918      	ldr	r0, [r3, #16]
 800e29e:	f000 fd55 	bl	800ed4c <__hi0bits>
 800e2a2:	f1c0 0020 	rsb	r0, r0, #32
 800e2a6:	e000      	b.n	800e2aa <_dtoa_r+0x822>
 800e2a8:	2001      	movs	r0, #1
 800e2aa:	9b06      	ldr	r3, [sp, #24]
 800e2ac:	4403      	add	r3, r0
 800e2ae:	f013 031f 	ands.w	r3, r3, #31
 800e2b2:	d008      	beq.n	800e2c6 <_dtoa_r+0x83e>
 800e2b4:	f1c3 0220 	rsb	r2, r3, #32
 800e2b8:	2a04      	cmp	r2, #4
 800e2ba:	dd02      	ble.n	800e2c2 <_dtoa_r+0x83a>
 800e2bc:	f1c3 031c 	rsb	r3, r3, #28
 800e2c0:	e002      	b.n	800e2c8 <_dtoa_r+0x840>
 800e2c2:	d008      	beq.n	800e2d6 <_dtoa_r+0x84e>
 800e2c4:	4613      	mov	r3, r2
 800e2c6:	331c      	adds	r3, #28
 800e2c8:	9a05      	ldr	r2, [sp, #20]
 800e2ca:	9906      	ldr	r1, [sp, #24]
 800e2cc:	441a      	add	r2, r3
 800e2ce:	4419      	add	r1, r3
 800e2d0:	9205      	str	r2, [sp, #20]
 800e2d2:	441e      	add	r6, r3
 800e2d4:	9106      	str	r1, [sp, #24]
 800e2d6:	9a05      	ldr	r2, [sp, #20]
 800e2d8:	2a00      	cmp	r2, #0
 800e2da:	dd04      	ble.n	800e2e6 <_dtoa_r+0x85e>
 800e2dc:	4659      	mov	r1, fp
 800e2de:	4650      	mov	r0, sl
 800e2e0:	f000 fe70 	bl	800efc4 <__lshift>
 800e2e4:	4683      	mov	fp, r0
 800e2e6:	9b06      	ldr	r3, [sp, #24]
 800e2e8:	2b00      	cmp	r3, #0
 800e2ea:	dd05      	ble.n	800e2f8 <_dtoa_r+0x870>
 800e2ec:	4629      	mov	r1, r5
 800e2ee:	4650      	mov	r0, sl
 800e2f0:	461a      	mov	r2, r3
 800e2f2:	f000 fe67 	bl	800efc4 <__lshift>
 800e2f6:	4605      	mov	r5, r0
 800e2f8:	9911      	ldr	r1, [sp, #68]	; 0x44
 800e2fa:	b1e1      	cbz	r1, 800e336 <_dtoa_r+0x8ae>
 800e2fc:	4658      	mov	r0, fp
 800e2fe:	4629      	mov	r1, r5
 800e300:	f000 feb3 	bl	800f06a <__mcmp>
 800e304:	2800      	cmp	r0, #0
 800e306:	da16      	bge.n	800e336 <_dtoa_r+0x8ae>
 800e308:	4659      	mov	r1, fp
 800e30a:	220a      	movs	r2, #10
 800e30c:	4650      	mov	r0, sl
 800e30e:	2300      	movs	r3, #0
 800e310:	f000 fce2 	bl	800ecd8 <__multadd>
 800e314:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e316:	f109 39ff 	add.w	r9, r9, #4294967295
 800e31a:	4683      	mov	fp, r0
 800e31c:	b14a      	cbz	r2, 800e332 <_dtoa_r+0x8aa>
 800e31e:	4621      	mov	r1, r4
 800e320:	2300      	movs	r3, #0
 800e322:	4650      	mov	r0, sl
 800e324:	220a      	movs	r2, #10
 800e326:	f000 fcd7 	bl	800ecd8 <__multadd>
 800e32a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e32c:	9304      	str	r3, [sp, #16]
 800e32e:	4604      	mov	r4, r0
 800e330:	e001      	b.n	800e336 <_dtoa_r+0x8ae>
 800e332:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e334:	9104      	str	r1, [sp, #16]
 800e336:	9a04      	ldr	r2, [sp, #16]
 800e338:	2a00      	cmp	r2, #0
 800e33a:	dc29      	bgt.n	800e390 <_dtoa_r+0x908>
 800e33c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e33e:	2b02      	cmp	r3, #2
 800e340:	dd26      	ble.n	800e390 <_dtoa_r+0x908>
 800e342:	b98a      	cbnz	r2, 800e368 <_dtoa_r+0x8e0>
 800e344:	4629      	mov	r1, r5
 800e346:	2205      	movs	r2, #5
 800e348:	9b04      	ldr	r3, [sp, #16]
 800e34a:	4650      	mov	r0, sl
 800e34c:	f000 fcc4 	bl	800ecd8 <__multadd>
 800e350:	4605      	mov	r5, r0
 800e352:	4629      	mov	r1, r5
 800e354:	4658      	mov	r0, fp
 800e356:	f000 fe88 	bl	800f06a <__mcmp>
 800e35a:	2800      	cmp	r0, #0
 800e35c:	dc0e      	bgt.n	800e37c <_dtoa_r+0x8f4>
 800e35e:	e003      	b.n	800e368 <_dtoa_r+0x8e0>
 800e360:	9d08      	ldr	r5, [sp, #32]
 800e362:	e000      	b.n	800e366 <_dtoa_r+0x8de>
 800e364:	2500      	movs	r5, #0
 800e366:	462c      	mov	r4, r5
 800e368:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 800e36a:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800e36e:	ea6f 0907 	mvn.w	r9, r7
 800e372:	e00a      	b.n	800e38a <_dtoa_r+0x902>
 800e374:	9d08      	ldr	r5, [sp, #32]
 800e376:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 800e37a:	462c      	mov	r4, r5
 800e37c:	9f07      	ldr	r7, [sp, #28]
 800e37e:	2331      	movs	r3, #49	; 0x31
 800e380:	f107 0801 	add.w	r8, r7, #1
 800e384:	703b      	strb	r3, [r7, #0]
 800e386:	f109 0901 	add.w	r9, r9, #1
 800e38a:	4627      	mov	r7, r4
 800e38c:	2400      	movs	r4, #0
 800e38e:	e107      	b.n	800e5a0 <_dtoa_r+0xb18>
 800e390:	990c      	ldr	r1, [sp, #48]	; 0x30
 800e392:	2900      	cmp	r1, #0
 800e394:	f000 80bb 	beq.w	800e50e <_dtoa_r+0xa86>
 800e398:	2e00      	cmp	r6, #0
 800e39a:	dd05      	ble.n	800e3a8 <_dtoa_r+0x920>
 800e39c:	4621      	mov	r1, r4
 800e39e:	4650      	mov	r0, sl
 800e3a0:	4632      	mov	r2, r6
 800e3a2:	f000 fe0f 	bl	800efc4 <__lshift>
 800e3a6:	4604      	mov	r4, r0
 800e3a8:	b19f      	cbz	r7, 800e3d2 <_dtoa_r+0x94a>
 800e3aa:	6861      	ldr	r1, [r4, #4]
 800e3ac:	4650      	mov	r0, sl
 800e3ae:	f000 fc47 	bl	800ec40 <_Balloc>
 800e3b2:	6922      	ldr	r2, [r4, #16]
 800e3b4:	3202      	adds	r2, #2
 800e3b6:	4606      	mov	r6, r0
 800e3b8:	f104 010c 	add.w	r1, r4, #12
 800e3bc:	0092      	lsls	r2, r2, #2
 800e3be:	300c      	adds	r0, #12
 800e3c0:	f7fd ff66 	bl	800c290 <memcpy>
 800e3c4:	4650      	mov	r0, sl
 800e3c6:	4631      	mov	r1, r6
 800e3c8:	2201      	movs	r2, #1
 800e3ca:	f000 fdfb 	bl	800efc4 <__lshift>
 800e3ce:	4607      	mov	r7, r0
 800e3d0:	e000      	b.n	800e3d4 <_dtoa_r+0x94c>
 800e3d2:	4627      	mov	r7, r4
 800e3d4:	9e07      	ldr	r6, [sp, #28]
 800e3d6:	4629      	mov	r1, r5
 800e3d8:	4658      	mov	r0, fp
 800e3da:	f7ff fac5 	bl	800d968 <quorem>
 800e3de:	4621      	mov	r1, r4
 800e3e0:	f100 0c30 	add.w	ip, r0, #48	; 0x30
 800e3e4:	4680      	mov	r8, r0
 800e3e6:	4658      	mov	r0, fp
 800e3e8:	f8cd c000 	str.w	ip, [sp]
 800e3ec:	f000 fe3d 	bl	800f06a <__mcmp>
 800e3f0:	463a      	mov	r2, r7
 800e3f2:	9005      	str	r0, [sp, #20]
 800e3f4:	4629      	mov	r1, r5
 800e3f6:	4650      	mov	r0, sl
 800e3f8:	f000 fe54 	bl	800f0a4 <__mdiff>
 800e3fc:	68c3      	ldr	r3, [r0, #12]
 800e3fe:	f8dd c000 	ldr.w	ip, [sp]
 800e402:	4602      	mov	r2, r0
 800e404:	b94b      	cbnz	r3, 800e41a <_dtoa_r+0x992>
 800e406:	4611      	mov	r1, r2
 800e408:	4658      	mov	r0, fp
 800e40a:	9201      	str	r2, [sp, #4]
 800e40c:	f000 fe2d 	bl	800f06a <__mcmp>
 800e410:	9a01      	ldr	r2, [sp, #4]
 800e412:	f8dd c000 	ldr.w	ip, [sp]
 800e416:	4603      	mov	r3, r0
 800e418:	e000      	b.n	800e41c <_dtoa_r+0x994>
 800e41a:	2301      	movs	r3, #1
 800e41c:	4650      	mov	r0, sl
 800e41e:	4611      	mov	r1, r2
 800e420:	9301      	str	r3, [sp, #4]
 800e422:	f8cd c000 	str.w	ip, [sp]
 800e426:	f000 fc40 	bl	800ecaa <_Bfree>
 800e42a:	9b01      	ldr	r3, [sp, #4]
 800e42c:	f8dd c000 	ldr.w	ip, [sp]
 800e430:	b963      	cbnz	r3, 800e44c <_dtoa_r+0x9c4>
 800e432:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e434:	b952      	cbnz	r2, 800e44c <_dtoa_r+0x9c4>
 800e436:	9902      	ldr	r1, [sp, #8]
 800e438:	f001 0201 	and.w	r2, r1, #1
 800e43c:	b932      	cbnz	r2, 800e44c <_dtoa_r+0x9c4>
 800e43e:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 800e442:	d035      	beq.n	800e4b0 <_dtoa_r+0xa28>
 800e444:	9b05      	ldr	r3, [sp, #20]
 800e446:	2b00      	cmp	r3, #0
 800e448:	dc24      	bgt.n	800e494 <_dtoa_r+0xa0c>
 800e44a:	e025      	b.n	800e498 <_dtoa_r+0xa10>
 800e44c:	9905      	ldr	r1, [sp, #20]
 800e44e:	2900      	cmp	r1, #0
 800e450:	da02      	bge.n	800e458 <_dtoa_r+0x9d0>
 800e452:	2b00      	cmp	r3, #0
 800e454:	dc08      	bgt.n	800e468 <_dtoa_r+0x9e0>
 800e456:	e01f      	b.n	800e498 <_dtoa_r+0xa10>
 800e458:	d123      	bne.n	800e4a2 <_dtoa_r+0xa1a>
 800e45a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e45c:	bb0a      	cbnz	r2, 800e4a2 <_dtoa_r+0xa1a>
 800e45e:	9902      	ldr	r1, [sp, #8]
 800e460:	f001 0201 	and.w	r2, r1, #1
 800e464:	b9ea      	cbnz	r2, 800e4a2 <_dtoa_r+0xa1a>
 800e466:	e7f4      	b.n	800e452 <_dtoa_r+0x9ca>
 800e468:	4659      	mov	r1, fp
 800e46a:	2201      	movs	r2, #1
 800e46c:	4650      	mov	r0, sl
 800e46e:	f8cd c000 	str.w	ip, [sp]
 800e472:	f000 fda7 	bl	800efc4 <__lshift>
 800e476:	4629      	mov	r1, r5
 800e478:	4683      	mov	fp, r0
 800e47a:	f000 fdf6 	bl	800f06a <__mcmp>
 800e47e:	2800      	cmp	r0, #0
 800e480:	f8dd c000 	ldr.w	ip, [sp]
 800e484:	dc03      	bgt.n	800e48e <_dtoa_r+0xa06>
 800e486:	d107      	bne.n	800e498 <_dtoa_r+0xa10>
 800e488:	f01c 0f01 	tst.w	ip, #1
 800e48c:	d004      	beq.n	800e498 <_dtoa_r+0xa10>
 800e48e:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 800e492:	d00d      	beq.n	800e4b0 <_dtoa_r+0xa28>
 800e494:	f108 0c31 	add.w	ip, r8, #49	; 0x31
 800e498:	f106 0801 	add.w	r8, r6, #1
 800e49c:	f886 c000 	strb.w	ip, [r6]
 800e4a0:	e07e      	b.n	800e5a0 <_dtoa_r+0xb18>
 800e4a2:	2b00      	cmp	r3, #0
 800e4a4:	f106 0801 	add.w	r8, r6, #1
 800e4a8:	dd09      	ble.n	800e4be <_dtoa_r+0xa36>
 800e4aa:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 800e4ae:	d103      	bne.n	800e4b8 <_dtoa_r+0xa30>
 800e4b0:	2339      	movs	r3, #57	; 0x39
 800e4b2:	7033      	strb	r3, [r6, #0]
 800e4b4:	3601      	adds	r6, #1
 800e4b6:	e05b      	b.n	800e570 <_dtoa_r+0xae8>
 800e4b8:	f10c 0301 	add.w	r3, ip, #1
 800e4bc:	e068      	b.n	800e590 <_dtoa_r+0xb08>
 800e4be:	9a07      	ldr	r2, [sp, #28]
 800e4c0:	9904      	ldr	r1, [sp, #16]
 800e4c2:	4646      	mov	r6, r8
 800e4c4:	ebc2 0308 	rsb	r3, r2, r8
 800e4c8:	428b      	cmp	r3, r1
 800e4ca:	f806 cc01 	strb.w	ip, [r6, #-1]
 800e4ce:	d03c      	beq.n	800e54a <_dtoa_r+0xac2>
 800e4d0:	4659      	mov	r1, fp
 800e4d2:	220a      	movs	r2, #10
 800e4d4:	2300      	movs	r3, #0
 800e4d6:	4650      	mov	r0, sl
 800e4d8:	f000 fbfe 	bl	800ecd8 <__multadd>
 800e4dc:	42bc      	cmp	r4, r7
 800e4de:	4683      	mov	fp, r0
 800e4e0:	4621      	mov	r1, r4
 800e4e2:	4650      	mov	r0, sl
 800e4e4:	f04f 020a 	mov.w	r2, #10
 800e4e8:	f04f 0300 	mov.w	r3, #0
 800e4ec:	d104      	bne.n	800e4f8 <_dtoa_r+0xa70>
 800e4ee:	f000 fbf3 	bl	800ecd8 <__multadd>
 800e4f2:	4604      	mov	r4, r0
 800e4f4:	4607      	mov	r7, r0
 800e4f6:	e76e      	b.n	800e3d6 <_dtoa_r+0x94e>
 800e4f8:	f000 fbee 	bl	800ecd8 <__multadd>
 800e4fc:	4639      	mov	r1, r7
 800e4fe:	4604      	mov	r4, r0
 800e500:	220a      	movs	r2, #10
 800e502:	4650      	mov	r0, sl
 800e504:	2300      	movs	r3, #0
 800e506:	f000 fbe7 	bl	800ecd8 <__multadd>
 800e50a:	4607      	mov	r7, r0
 800e50c:	e763      	b.n	800e3d6 <_dtoa_r+0x94e>
 800e50e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800e510:	4658      	mov	r0, fp
 800e512:	4629      	mov	r1, r5
 800e514:	f7ff fa28 	bl	800d968 <quorem>
 800e518:	9f07      	ldr	r7, [sp, #28]
 800e51a:	f100 0c30 	add.w	ip, r0, #48	; 0x30
 800e51e:	f807 c006 	strb.w	ip, [r7, r6]
 800e522:	9f04      	ldr	r7, [sp, #16]
 800e524:	3601      	adds	r6, #1
 800e526:	42be      	cmp	r6, r7
 800e528:	db07      	blt.n	800e53a <_dtoa_r+0xab2>
 800e52a:	9e07      	ldr	r6, [sp, #28]
 800e52c:	2f01      	cmp	r7, #1
 800e52e:	bfac      	ite	ge
 800e530:	19f6      	addge	r6, r6, r7
 800e532:	3601      	addlt	r6, #1
 800e534:	4627      	mov	r7, r4
 800e536:	2400      	movs	r4, #0
 800e538:	e007      	b.n	800e54a <_dtoa_r+0xac2>
 800e53a:	4659      	mov	r1, fp
 800e53c:	4650      	mov	r0, sl
 800e53e:	220a      	movs	r2, #10
 800e540:	2300      	movs	r3, #0
 800e542:	f000 fbc9 	bl	800ecd8 <__multadd>
 800e546:	4683      	mov	fp, r0
 800e548:	e7e2      	b.n	800e510 <_dtoa_r+0xa88>
 800e54a:	4659      	mov	r1, fp
 800e54c:	2201      	movs	r2, #1
 800e54e:	4650      	mov	r0, sl
 800e550:	f8cd c000 	str.w	ip, [sp]
 800e554:	f000 fd36 	bl	800efc4 <__lshift>
 800e558:	4629      	mov	r1, r5
 800e55a:	4683      	mov	fp, r0
 800e55c:	f000 fd85 	bl	800f06a <__mcmp>
 800e560:	2800      	cmp	r0, #0
 800e562:	f8dd c000 	ldr.w	ip, [sp]
 800e566:	dc03      	bgt.n	800e570 <_dtoa_r+0xae8>
 800e568:	d114      	bne.n	800e594 <_dtoa_r+0xb0c>
 800e56a:	f01c 0f01 	tst.w	ip, #1
 800e56e:	d011      	beq.n	800e594 <_dtoa_r+0xb0c>
 800e570:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e574:	2b39      	cmp	r3, #57	; 0x39
 800e576:	46b0      	mov	r8, r6
 800e578:	f106 36ff 	add.w	r6, r6, #4294967295
 800e57c:	d107      	bne.n	800e58e <_dtoa_r+0xb06>
 800e57e:	9907      	ldr	r1, [sp, #28]
 800e580:	42b1      	cmp	r1, r6
 800e582:	d1f5      	bne.n	800e570 <_dtoa_r+0xae8>
 800e584:	2331      	movs	r3, #49	; 0x31
 800e586:	f109 0901 	add.w	r9, r9, #1
 800e58a:	700b      	strb	r3, [r1, #0]
 800e58c:	e008      	b.n	800e5a0 <_dtoa_r+0xb18>
 800e58e:	3301      	adds	r3, #1
 800e590:	7033      	strb	r3, [r6, #0]
 800e592:	e005      	b.n	800e5a0 <_dtoa_r+0xb18>
 800e594:	46b0      	mov	r8, r6
 800e596:	3e01      	subs	r6, #1
 800e598:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800e59c:	2b30      	cmp	r3, #48	; 0x30
 800e59e:	d0f9      	beq.n	800e594 <_dtoa_r+0xb0c>
 800e5a0:	4650      	mov	r0, sl
 800e5a2:	4629      	mov	r1, r5
 800e5a4:	f000 fb81 	bl	800ecaa <_Bfree>
 800e5a8:	b16f      	cbz	r7, 800e5c6 <_dtoa_r+0xb3e>
 800e5aa:	b12c      	cbz	r4, 800e5b8 <_dtoa_r+0xb30>
 800e5ac:	42bc      	cmp	r4, r7
 800e5ae:	d003      	beq.n	800e5b8 <_dtoa_r+0xb30>
 800e5b0:	4650      	mov	r0, sl
 800e5b2:	4621      	mov	r1, r4
 800e5b4:	f000 fb79 	bl	800ecaa <_Bfree>
 800e5b8:	4650      	mov	r0, sl
 800e5ba:	4639      	mov	r1, r7
 800e5bc:	f000 fb75 	bl	800ecaa <_Bfree>
 800e5c0:	e001      	b.n	800e5c6 <_dtoa_r+0xb3e>
 800e5c2:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 800e5c6:	4650      	mov	r0, sl
 800e5c8:	4659      	mov	r1, fp
 800e5ca:	f000 fb6e 	bl	800ecaa <_Bfree>
 800e5ce:	2300      	movs	r3, #0
 800e5d0:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800e5d2:	f888 3000 	strb.w	r3, [r8]
 800e5d6:	f109 0301 	add.w	r3, r9, #1
 800e5da:	603b      	str	r3, [r7, #0]
 800e5dc:	9f25      	ldr	r7, [sp, #148]	; 0x94
 800e5de:	b127      	cbz	r7, 800e5ea <_dtoa_r+0xb62>
 800e5e0:	f8c7 8000 	str.w	r8, [r7]
 800e5e4:	e001      	b.n	800e5ea <_dtoa_r+0xb62>
 800e5e6:	4803      	ldr	r0, [pc, #12]	; (800e5f4 <_dtoa_r+0xb6c>)
 800e5e8:	e000      	b.n	800e5ec <_dtoa_r+0xb64>
 800e5ea:	9807      	ldr	r0, [sp, #28]
 800e5ec:	b01b      	add	sp, #108	; 0x6c
 800e5ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5f2:	bf00      	nop
 800e5f4:	080107ce 	.word	0x080107ce

0800e5f8 <__sflush_r>:
 800e5f8:	898a      	ldrh	r2, [r1, #12]
 800e5fa:	b293      	uxth	r3, r2
 800e5fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e600:	4605      	mov	r5, r0
 800e602:	0718      	lsls	r0, r3, #28
 800e604:	460c      	mov	r4, r1
 800e606:	d45e      	bmi.n	800e6c6 <__sflush_r+0xce>
 800e608:	684b      	ldr	r3, [r1, #4]
 800e60a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e60e:	2b00      	cmp	r3, #0
 800e610:	818a      	strh	r2, [r1, #12]
 800e612:	dc02      	bgt.n	800e61a <__sflush_r+0x22>
 800e614:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e616:	2b00      	cmp	r3, #0
 800e618:	dd18      	ble.n	800e64c <__sflush_r+0x54>
 800e61a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e61c:	b1b6      	cbz	r6, 800e64c <__sflush_r+0x54>
 800e61e:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800e622:	2300      	movs	r3, #0
 800e624:	b292      	uxth	r2, r2
 800e626:	682f      	ldr	r7, [r5, #0]
 800e628:	602b      	str	r3, [r5, #0]
 800e62a:	b10a      	cbz	r2, 800e630 <__sflush_r+0x38>
 800e62c:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800e62e:	e010      	b.n	800e652 <__sflush_r+0x5a>
 800e630:	6a21      	ldr	r1, [r4, #32]
 800e632:	4628      	mov	r0, r5
 800e634:	2301      	movs	r3, #1
 800e636:	47b0      	blx	r6
 800e638:	1c41      	adds	r1, r0, #1
 800e63a:	4602      	mov	r2, r0
 800e63c:	d109      	bne.n	800e652 <__sflush_r+0x5a>
 800e63e:	682b      	ldr	r3, [r5, #0]
 800e640:	b13b      	cbz	r3, 800e652 <__sflush_r+0x5a>
 800e642:	2b1d      	cmp	r3, #29
 800e644:	d001      	beq.n	800e64a <__sflush_r+0x52>
 800e646:	2b16      	cmp	r3, #22
 800e648:	d14b      	bne.n	800e6e2 <__sflush_r+0xea>
 800e64a:	602f      	str	r7, [r5, #0]
 800e64c:	2000      	movs	r0, #0
 800e64e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e652:	89a3      	ldrh	r3, [r4, #12]
 800e654:	075b      	lsls	r3, r3, #29
 800e656:	d505      	bpl.n	800e664 <__sflush_r+0x6c>
 800e658:	6863      	ldr	r3, [r4, #4]
 800e65a:	1ad2      	subs	r2, r2, r3
 800e65c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e65e:	b10b      	cbz	r3, 800e664 <__sflush_r+0x6c>
 800e660:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e662:	1ad2      	subs	r2, r2, r3
 800e664:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e666:	6a21      	ldr	r1, [r4, #32]
 800e668:	4628      	mov	r0, r5
 800e66a:	2300      	movs	r3, #0
 800e66c:	47b0      	blx	r6
 800e66e:	1c46      	adds	r6, r0, #1
 800e670:	89a2      	ldrh	r2, [r4, #12]
 800e672:	d105      	bne.n	800e680 <__sflush_r+0x88>
 800e674:	682b      	ldr	r3, [r5, #0]
 800e676:	b11b      	cbz	r3, 800e680 <__sflush_r+0x88>
 800e678:	2b1d      	cmp	r3, #29
 800e67a:	d001      	beq.n	800e680 <__sflush_r+0x88>
 800e67c:	2b16      	cmp	r3, #22
 800e67e:	d11d      	bne.n	800e6bc <__sflush_r+0xc4>
 800e680:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800e684:	b292      	uxth	r2, r2
 800e686:	2300      	movs	r3, #0
 800e688:	6063      	str	r3, [r4, #4]
 800e68a:	04d1      	lsls	r1, r2, #19
 800e68c:	6923      	ldr	r3, [r4, #16]
 800e68e:	81a2      	strh	r2, [r4, #12]
 800e690:	6023      	str	r3, [r4, #0]
 800e692:	d504      	bpl.n	800e69e <__sflush_r+0xa6>
 800e694:	1c42      	adds	r2, r0, #1
 800e696:	d101      	bne.n	800e69c <__sflush_r+0xa4>
 800e698:	682b      	ldr	r3, [r5, #0]
 800e69a:	b903      	cbnz	r3, 800e69e <__sflush_r+0xa6>
 800e69c:	6560      	str	r0, [r4, #84]	; 0x54
 800e69e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e6a0:	602f      	str	r7, [r5, #0]
 800e6a2:	2900      	cmp	r1, #0
 800e6a4:	d0d2      	beq.n	800e64c <__sflush_r+0x54>
 800e6a6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e6aa:	4299      	cmp	r1, r3
 800e6ac:	d002      	beq.n	800e6b4 <__sflush_r+0xbc>
 800e6ae:	4628      	mov	r0, r5
 800e6b0:	f000 f98a 	bl	800e9c8 <_free_r>
 800e6b4:	2000      	movs	r0, #0
 800e6b6:	6360      	str	r0, [r4, #52]	; 0x34
 800e6b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e6bc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e6c0:	81a2      	strh	r2, [r4, #12]
 800e6c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e6c6:	690e      	ldr	r6, [r1, #16]
 800e6c8:	2e00      	cmp	r6, #0
 800e6ca:	d0bf      	beq.n	800e64c <__sflush_r+0x54>
 800e6cc:	079b      	lsls	r3, r3, #30
 800e6ce:	680a      	ldr	r2, [r1, #0]
 800e6d0:	bf08      	it	eq
 800e6d2:	694b      	ldreq	r3, [r1, #20]
 800e6d4:	600e      	str	r6, [r1, #0]
 800e6d6:	bf18      	it	ne
 800e6d8:	2300      	movne	r3, #0
 800e6da:	ebc6 0802 	rsb	r8, r6, r2
 800e6de:	608b      	str	r3, [r1, #8]
 800e6e0:	e012      	b.n	800e708 <__sflush_r+0x110>
 800e6e2:	89a3      	ldrh	r3, [r4, #12]
 800e6e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e6e8:	81a3      	strh	r3, [r4, #12]
 800e6ea:	f04f 30ff 	mov.w	r0, #4294967295
 800e6ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e6f2:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 800e6f4:	6a21      	ldr	r1, [r4, #32]
 800e6f6:	4628      	mov	r0, r5
 800e6f8:	4632      	mov	r2, r6
 800e6fa:	4643      	mov	r3, r8
 800e6fc:	47b8      	blx	r7
 800e6fe:	2800      	cmp	r0, #0
 800e700:	ddef      	ble.n	800e6e2 <__sflush_r+0xea>
 800e702:	4406      	add	r6, r0
 800e704:	ebc0 0808 	rsb	r8, r0, r8
 800e708:	f1b8 0f00 	cmp.w	r8, #0
 800e70c:	dcf1      	bgt.n	800e6f2 <__sflush_r+0xfa>
 800e70e:	e79d      	b.n	800e64c <__sflush_r+0x54>

0800e710 <_fflush_r>:
 800e710:	b538      	push	{r3, r4, r5, lr}
 800e712:	690b      	ldr	r3, [r1, #16]
 800e714:	4605      	mov	r5, r0
 800e716:	460c      	mov	r4, r1
 800e718:	b1db      	cbz	r3, 800e752 <_fflush_r+0x42>
 800e71a:	b118      	cbz	r0, 800e724 <_fflush_r+0x14>
 800e71c:	6983      	ldr	r3, [r0, #24]
 800e71e:	b90b      	cbnz	r3, 800e724 <_fflush_r+0x14>
 800e720:	f000 f83c 	bl	800e79c <__sinit>
 800e724:	4b0c      	ldr	r3, [pc, #48]	; (800e758 <_fflush_r+0x48>)
 800e726:	429c      	cmp	r4, r3
 800e728:	d101      	bne.n	800e72e <_fflush_r+0x1e>
 800e72a:	686c      	ldr	r4, [r5, #4]
 800e72c:	e008      	b.n	800e740 <_fflush_r+0x30>
 800e72e:	4b0b      	ldr	r3, [pc, #44]	; (800e75c <_fflush_r+0x4c>)
 800e730:	429c      	cmp	r4, r3
 800e732:	d101      	bne.n	800e738 <_fflush_r+0x28>
 800e734:	68ac      	ldr	r4, [r5, #8]
 800e736:	e003      	b.n	800e740 <_fflush_r+0x30>
 800e738:	4b09      	ldr	r3, [pc, #36]	; (800e760 <_fflush_r+0x50>)
 800e73a:	429c      	cmp	r4, r3
 800e73c:	bf08      	it	eq
 800e73e:	68ec      	ldreq	r4, [r5, #12]
 800e740:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e744:	b12b      	cbz	r3, 800e752 <_fflush_r+0x42>
 800e746:	4628      	mov	r0, r5
 800e748:	4621      	mov	r1, r4
 800e74a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e74e:	f7ff bf53 	b.w	800e5f8 <__sflush_r>
 800e752:	2000      	movs	r0, #0
 800e754:	bd38      	pop	{r3, r4, r5, pc}
 800e756:	bf00      	nop
 800e758:	080107f0 	.word	0x080107f0
 800e75c:	08010810 	.word	0x08010810
 800e760:	08010830 	.word	0x08010830

0800e764 <_cleanup_r>:
 800e764:	4901      	ldr	r1, [pc, #4]	; (800e76c <_cleanup_r+0x8>)
 800e766:	f000 b9e7 	b.w	800eb38 <_fwalk>
 800e76a:	bf00      	nop
 800e76c:	0800f4e1 	.word	0x0800f4e1

0800e770 <__sfmoreglue>:
 800e770:	b570      	push	{r4, r5, r6, lr}
 800e772:	1e4b      	subs	r3, r1, #1
 800e774:	2568      	movs	r5, #104	; 0x68
 800e776:	435d      	muls	r5, r3
 800e778:	460e      	mov	r6, r1
 800e77a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800e77e:	f7fd fb57 	bl	800be30 <_malloc_r>
 800e782:	4604      	mov	r4, r0
 800e784:	b140      	cbz	r0, 800e798 <__sfmoreglue+0x28>
 800e786:	2100      	movs	r1, #0
 800e788:	e880 0042 	stmia.w	r0, {r1, r6}
 800e78c:	300c      	adds	r0, #12
 800e78e:	60a0      	str	r0, [r4, #8]
 800e790:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800e794:	f7fd fda0 	bl	800c2d8 <memset>
 800e798:	4620      	mov	r0, r4
 800e79a:	bd70      	pop	{r4, r5, r6, pc}

0800e79c <__sinit>:
 800e79c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e7a0:	6983      	ldr	r3, [r0, #24]
 800e7a2:	4605      	mov	r5, r0
 800e7a4:	2b00      	cmp	r3, #0
 800e7a6:	d171      	bne.n	800e88c <__sinit+0xf0>
 800e7a8:	f8c0 30d8 	str.w	r3, [r0, #216]	; 0xd8
 800e7ac:	f8c0 30dc 	str.w	r3, [r0, #220]	; 0xdc
 800e7b0:	f8c0 30e0 	str.w	r3, [r0, #224]	; 0xe0
 800e7b4:	4b36      	ldr	r3, [pc, #216]	; (800e890 <__sinit+0xf4>)
 800e7b6:	4a37      	ldr	r2, [pc, #220]	; (800e894 <__sinit+0xf8>)
 800e7b8:	681b      	ldr	r3, [r3, #0]
 800e7ba:	6282      	str	r2, [r0, #40]	; 0x28
 800e7bc:	4298      	cmp	r0, r3
 800e7be:	bf04      	itt	eq
 800e7c0:	2301      	moveq	r3, #1
 800e7c2:	6183      	streq	r3, [r0, #24]
 800e7c4:	f000 f870 	bl	800e8a8 <__sfp>
 800e7c8:	6068      	str	r0, [r5, #4]
 800e7ca:	4628      	mov	r0, r5
 800e7cc:	f000 f86c 	bl	800e8a8 <__sfp>
 800e7d0:	60a8      	str	r0, [r5, #8]
 800e7d2:	4628      	mov	r0, r5
 800e7d4:	f000 f868 	bl	800e8a8 <__sfp>
 800e7d8:	686e      	ldr	r6, [r5, #4]
 800e7da:	60e8      	str	r0, [r5, #12]
 800e7dc:	2400      	movs	r4, #0
 800e7de:	2304      	movs	r3, #4
 800e7e0:	81b3      	strh	r3, [r6, #12]
 800e7e2:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 800e89c <__sinit+0x100>
 800e7e6:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 800e8a0 <__sinit+0x104>
 800e7ea:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 800e8a4 <__sinit+0x108>
 800e7ee:	4f2a      	ldr	r7, [pc, #168]	; (800e898 <__sinit+0xfc>)
 800e7f0:	6034      	str	r4, [r6, #0]
 800e7f2:	6074      	str	r4, [r6, #4]
 800e7f4:	60b4      	str	r4, [r6, #8]
 800e7f6:	6674      	str	r4, [r6, #100]	; 0x64
 800e7f8:	81f4      	strh	r4, [r6, #14]
 800e7fa:	6134      	str	r4, [r6, #16]
 800e7fc:	6174      	str	r4, [r6, #20]
 800e7fe:	61b4      	str	r4, [r6, #24]
 800e800:	f106 005c 	add.w	r0, r6, #92	; 0x5c
 800e804:	4621      	mov	r1, r4
 800e806:	2208      	movs	r2, #8
 800e808:	f7fd fd66 	bl	800c2d8 <memset>
 800e80c:	6236      	str	r6, [r6, #32]
 800e80e:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
 800e812:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
 800e816:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
 800e81a:	6337      	str	r7, [r6, #48]	; 0x30
 800e81c:	68ae      	ldr	r6, [r5, #8]
 800e81e:	2309      	movs	r3, #9
 800e820:	f04f 0b01 	mov.w	fp, #1
 800e824:	81b3      	strh	r3, [r6, #12]
 800e826:	6034      	str	r4, [r6, #0]
 800e828:	6074      	str	r4, [r6, #4]
 800e82a:	60b4      	str	r4, [r6, #8]
 800e82c:	6674      	str	r4, [r6, #100]	; 0x64
 800e82e:	f8a6 b00e 	strh.w	fp, [r6, #14]
 800e832:	6134      	str	r4, [r6, #16]
 800e834:	6174      	str	r4, [r6, #20]
 800e836:	61b4      	str	r4, [r6, #24]
 800e838:	f106 005c 	add.w	r0, r6, #92	; 0x5c
 800e83c:	4621      	mov	r1, r4
 800e83e:	2208      	movs	r2, #8
 800e840:	f7fd fd4a 	bl	800c2d8 <memset>
 800e844:	6236      	str	r6, [r6, #32]
 800e846:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
 800e84a:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
 800e84e:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
 800e852:	6337      	str	r7, [r6, #48]	; 0x30
 800e854:	68ee      	ldr	r6, [r5, #12]
 800e856:	2312      	movs	r3, #18
 800e858:	81b3      	strh	r3, [r6, #12]
 800e85a:	2302      	movs	r3, #2
 800e85c:	6034      	str	r4, [r6, #0]
 800e85e:	6074      	str	r4, [r6, #4]
 800e860:	60b4      	str	r4, [r6, #8]
 800e862:	6674      	str	r4, [r6, #100]	; 0x64
 800e864:	81f3      	strh	r3, [r6, #14]
 800e866:	6134      	str	r4, [r6, #16]
 800e868:	6174      	str	r4, [r6, #20]
 800e86a:	61b4      	str	r4, [r6, #24]
 800e86c:	f106 005c 	add.w	r0, r6, #92	; 0x5c
 800e870:	4621      	mov	r1, r4
 800e872:	2208      	movs	r2, #8
 800e874:	f7fd fd30 	bl	800c2d8 <memset>
 800e878:	6236      	str	r6, [r6, #32]
 800e87a:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
 800e87e:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
 800e882:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
 800e886:	6337      	str	r7, [r6, #48]	; 0x30
 800e888:	f8c5 b018 	str.w	fp, [r5, #24]
 800e88c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e890:	08010788 	.word	0x08010788
 800e894:	0800e765 	.word	0x0800e765
 800e898:	0800f2c7 	.word	0x0800f2c7
 800e89c:	0800f249 	.word	0x0800f249
 800e8a0:	0800f26b 	.word	0x0800f26b
 800e8a4:	0800f2a3 	.word	0x0800f2a3

0800e8a8 <__sfp>:
 800e8a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e8aa:	4b1b      	ldr	r3, [pc, #108]	; (800e918 <__sfp+0x70>)
 800e8ac:	681e      	ldr	r6, [r3, #0]
 800e8ae:	69b3      	ldr	r3, [r6, #24]
 800e8b0:	4607      	mov	r7, r0
 800e8b2:	b913      	cbnz	r3, 800e8ba <__sfp+0x12>
 800e8b4:	4630      	mov	r0, r6
 800e8b6:	f7ff ff71 	bl	800e79c <__sinit>
 800e8ba:	36d8      	adds	r6, #216	; 0xd8
 800e8bc:	68b4      	ldr	r4, [r6, #8]
 800e8be:	6873      	ldr	r3, [r6, #4]
 800e8c0:	3b01      	subs	r3, #1
 800e8c2:	d404      	bmi.n	800e8ce <__sfp+0x26>
 800e8c4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800e8c8:	b175      	cbz	r5, 800e8e8 <__sfp+0x40>
 800e8ca:	3468      	adds	r4, #104	; 0x68
 800e8cc:	e7f8      	b.n	800e8c0 <__sfp+0x18>
 800e8ce:	6833      	ldr	r3, [r6, #0]
 800e8d0:	b92b      	cbnz	r3, 800e8de <__sfp+0x36>
 800e8d2:	4638      	mov	r0, r7
 800e8d4:	2104      	movs	r1, #4
 800e8d6:	f7ff ff4b 	bl	800e770 <__sfmoreglue>
 800e8da:	6030      	str	r0, [r6, #0]
 800e8dc:	b108      	cbz	r0, 800e8e2 <__sfp+0x3a>
 800e8de:	6836      	ldr	r6, [r6, #0]
 800e8e0:	e7ec      	b.n	800e8bc <__sfp+0x14>
 800e8e2:	230c      	movs	r3, #12
 800e8e4:	603b      	str	r3, [r7, #0]
 800e8e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e8e8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e8ec:	81e3      	strh	r3, [r4, #14]
 800e8ee:	2301      	movs	r3, #1
 800e8f0:	81a3      	strh	r3, [r4, #12]
 800e8f2:	6665      	str	r5, [r4, #100]	; 0x64
 800e8f4:	6025      	str	r5, [r4, #0]
 800e8f6:	60a5      	str	r5, [r4, #8]
 800e8f8:	6065      	str	r5, [r4, #4]
 800e8fa:	6125      	str	r5, [r4, #16]
 800e8fc:	6165      	str	r5, [r4, #20]
 800e8fe:	61a5      	str	r5, [r4, #24]
 800e900:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800e904:	4629      	mov	r1, r5
 800e906:	2208      	movs	r2, #8
 800e908:	f7fd fce6 	bl	800c2d8 <memset>
 800e90c:	6365      	str	r5, [r4, #52]	; 0x34
 800e90e:	63a5      	str	r5, [r4, #56]	; 0x38
 800e910:	64a5      	str	r5, [r4, #72]	; 0x48
 800e912:	64e5      	str	r5, [r4, #76]	; 0x4c
 800e914:	4620      	mov	r0, r4
 800e916:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e918:	08010788 	.word	0x08010788

0800e91c <__sfp_lock_acquire>:
 800e91c:	4770      	bx	lr

0800e91e <__sfp_lock_release>:
 800e91e:	4770      	bx	lr

0800e920 <_malloc_trim_r>:
 800e920:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e924:	4d24      	ldr	r5, [pc, #144]	; (800e9b8 <_malloc_trim_r+0x98>)
 800e926:	4f25      	ldr	r7, [pc, #148]	; (800e9bc <_malloc_trim_r+0x9c>)
 800e928:	460e      	mov	r6, r1
 800e92a:	4604      	mov	r4, r0
 800e92c:	f7fd fcdc 	bl	800c2e8 <__malloc_lock>
 800e930:	68ab      	ldr	r3, [r5, #8]
 800e932:	685b      	ldr	r3, [r3, #4]
 800e934:	f023 0803 	bic.w	r8, r3, #3
 800e938:	f1a7 0311 	sub.w	r3, r7, #17
 800e93c:	4443      	add	r3, r8
 800e93e:	1b9e      	subs	r6, r3, r6
 800e940:	fbb6 f6f7 	udiv	r6, r6, r7
 800e944:	3e01      	subs	r6, #1
 800e946:	437e      	muls	r6, r7
 800e948:	42be      	cmp	r6, r7
 800e94a:	da05      	bge.n	800e958 <_malloc_trim_r+0x38>
 800e94c:	4620      	mov	r0, r4
 800e94e:	f7fd fccc 	bl	800c2ea <__malloc_unlock>
 800e952:	2000      	movs	r0, #0
 800e954:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e958:	4620      	mov	r0, r4
 800e95a:	2100      	movs	r1, #0
 800e95c:	f7fd feb4 	bl	800c6c8 <_sbrk_r>
 800e960:	68ab      	ldr	r3, [r5, #8]
 800e962:	4443      	add	r3, r8
 800e964:	4298      	cmp	r0, r3
 800e966:	d1f1      	bne.n	800e94c <_malloc_trim_r+0x2c>
 800e968:	4620      	mov	r0, r4
 800e96a:	4271      	negs	r1, r6
 800e96c:	f7fd feac 	bl	800c6c8 <_sbrk_r>
 800e970:	3001      	adds	r0, #1
 800e972:	d110      	bne.n	800e996 <_malloc_trim_r+0x76>
 800e974:	4620      	mov	r0, r4
 800e976:	2100      	movs	r1, #0
 800e978:	f7fd fea6 	bl	800c6c8 <_sbrk_r>
 800e97c:	68ab      	ldr	r3, [r5, #8]
 800e97e:	1ac2      	subs	r2, r0, r3
 800e980:	2a0f      	cmp	r2, #15
 800e982:	dde3      	ble.n	800e94c <_malloc_trim_r+0x2c>
 800e984:	490e      	ldr	r1, [pc, #56]	; (800e9c0 <_malloc_trim_r+0xa0>)
 800e986:	6809      	ldr	r1, [r1, #0]
 800e988:	1a40      	subs	r0, r0, r1
 800e98a:	490e      	ldr	r1, [pc, #56]	; (800e9c4 <_malloc_trim_r+0xa4>)
 800e98c:	f042 0201 	orr.w	r2, r2, #1
 800e990:	6008      	str	r0, [r1, #0]
 800e992:	605a      	str	r2, [r3, #4]
 800e994:	e7da      	b.n	800e94c <_malloc_trim_r+0x2c>
 800e996:	68ab      	ldr	r3, [r5, #8]
 800e998:	ebc6 0808 	rsb	r8, r6, r8
 800e99c:	f048 0201 	orr.w	r2, r8, #1
 800e9a0:	605a      	str	r2, [r3, #4]
 800e9a2:	4b08      	ldr	r3, [pc, #32]	; (800e9c4 <_malloc_trim_r+0xa4>)
 800e9a4:	681a      	ldr	r2, [r3, #0]
 800e9a6:	4620      	mov	r0, r4
 800e9a8:	1b96      	subs	r6, r2, r6
 800e9aa:	601e      	str	r6, [r3, #0]
 800e9ac:	f7fd fc9d 	bl	800c2ea <__malloc_unlock>
 800e9b0:	2001      	movs	r0, #1
 800e9b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e9b6:	bf00      	nop
 800e9b8:	20000224 	.word	0x20000224
 800e9bc:	00001000 	.word	0x00001000
 800e9c0:	20000630 	.word	0x20000630
 800e9c4:	20000f54 	.word	0x20000f54

0800e9c8 <_free_r>:
 800e9c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e9ca:	4606      	mov	r6, r0
 800e9cc:	460d      	mov	r5, r1
 800e9ce:	2900      	cmp	r1, #0
 800e9d0:	f000 80a9 	beq.w	800eb26 <_free_r+0x15e>
 800e9d4:	f7fd fc88 	bl	800c2e8 <__malloc_lock>
 800e9d8:	f855 cc04 	ldr.w	ip, [r5, #-4]
 800e9dc:	4c52      	ldr	r4, [pc, #328]	; (800eb28 <_free_r+0x160>)
 800e9de:	f1a5 0308 	sub.w	r3, r5, #8
 800e9e2:	f02c 0201 	bic.w	r2, ip, #1
 800e9e6:	1898      	adds	r0, r3, r2
 800e9e8:	68a1      	ldr	r1, [r4, #8]
 800e9ea:	6847      	ldr	r7, [r0, #4]
 800e9ec:	4288      	cmp	r0, r1
 800e9ee:	f027 0703 	bic.w	r7, r7, #3
 800e9f2:	f00c 0101 	and.w	r1, ip, #1
 800e9f6:	d11b      	bne.n	800ea30 <_free_r+0x68>
 800e9f8:	443a      	add	r2, r7
 800e9fa:	b939      	cbnz	r1, 800ea0c <_free_r+0x44>
 800e9fc:	f855 1c08 	ldr.w	r1, [r5, #-8]
 800ea00:	1a5b      	subs	r3, r3, r1
 800ea02:	440a      	add	r2, r1
 800ea04:	6898      	ldr	r0, [r3, #8]
 800ea06:	68d9      	ldr	r1, [r3, #12]
 800ea08:	60c1      	str	r1, [r0, #12]
 800ea0a:	6088      	str	r0, [r1, #8]
 800ea0c:	f042 0101 	orr.w	r1, r2, #1
 800ea10:	6059      	str	r1, [r3, #4]
 800ea12:	60a3      	str	r3, [r4, #8]
 800ea14:	4b45      	ldr	r3, [pc, #276]	; (800eb2c <_free_r+0x164>)
 800ea16:	681b      	ldr	r3, [r3, #0]
 800ea18:	429a      	cmp	r2, r3
 800ea1a:	d304      	bcc.n	800ea26 <_free_r+0x5e>
 800ea1c:	4b44      	ldr	r3, [pc, #272]	; (800eb30 <_free_r+0x168>)
 800ea1e:	4630      	mov	r0, r6
 800ea20:	6819      	ldr	r1, [r3, #0]
 800ea22:	f7ff ff7d 	bl	800e920 <_malloc_trim_r>
 800ea26:	4630      	mov	r0, r6
 800ea28:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800ea2c:	f7fd bc5d 	b.w	800c2ea <__malloc_unlock>
 800ea30:	6047      	str	r7, [r0, #4]
 800ea32:	b979      	cbnz	r1, 800ea54 <_free_r+0x8c>
 800ea34:	f855 5c08 	ldr.w	r5, [r5, #-8]
 800ea38:	1b5b      	subs	r3, r3, r5
 800ea3a:	442a      	add	r2, r5
 800ea3c:	689d      	ldr	r5, [r3, #8]
 800ea3e:	f104 0c08 	add.w	ip, r4, #8
 800ea42:	4565      	cmp	r5, ip
 800ea44:	d008      	beq.n	800ea58 <_free_r+0x90>
 800ea46:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 800ea4a:	f8c5 c00c 	str.w	ip, [r5, #12]
 800ea4e:	f8cc 5008 	str.w	r5, [ip, #8]
 800ea52:	e002      	b.n	800ea5a <_free_r+0x92>
 800ea54:	2100      	movs	r1, #0
 800ea56:	e000      	b.n	800ea5a <_free_r+0x92>
 800ea58:	2101      	movs	r1, #1
 800ea5a:	19c5      	adds	r5, r0, r7
 800ea5c:	686d      	ldr	r5, [r5, #4]
 800ea5e:	07ed      	lsls	r5, r5, #31
 800ea60:	d40e      	bmi.n	800ea80 <_free_r+0xb8>
 800ea62:	443a      	add	r2, r7
 800ea64:	6885      	ldr	r5, [r0, #8]
 800ea66:	b941      	cbnz	r1, 800ea7a <_free_r+0xb2>
 800ea68:	4f32      	ldr	r7, [pc, #200]	; (800eb34 <_free_r+0x16c>)
 800ea6a:	42bd      	cmp	r5, r7
 800ea6c:	d105      	bne.n	800ea7a <_free_r+0xb2>
 800ea6e:	6163      	str	r3, [r4, #20]
 800ea70:	6123      	str	r3, [r4, #16]
 800ea72:	2101      	movs	r1, #1
 800ea74:	60dd      	str	r5, [r3, #12]
 800ea76:	609d      	str	r5, [r3, #8]
 800ea78:	e002      	b.n	800ea80 <_free_r+0xb8>
 800ea7a:	68c0      	ldr	r0, [r0, #12]
 800ea7c:	60e8      	str	r0, [r5, #12]
 800ea7e:	6085      	str	r5, [r0, #8]
 800ea80:	f042 0001 	orr.w	r0, r2, #1
 800ea84:	6058      	str	r0, [r3, #4]
 800ea86:	509a      	str	r2, [r3, r2]
 800ea88:	2900      	cmp	r1, #0
 800ea8a:	d1cc      	bne.n	800ea26 <_free_r+0x5e>
 800ea8c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 800ea90:	d20e      	bcs.n	800eab0 <_free_r+0xe8>
 800ea92:	08d2      	lsrs	r2, r2, #3
 800ea94:	1091      	asrs	r1, r2, #2
 800ea96:	2001      	movs	r0, #1
 800ea98:	4088      	lsls	r0, r1
 800ea9a:	6861      	ldr	r1, [r4, #4]
 800ea9c:	4301      	orrs	r1, r0
 800ea9e:	6061      	str	r1, [r4, #4]
 800eaa0:	eb04 04c2 	add.w	r4, r4, r2, lsl #3
 800eaa4:	68a2      	ldr	r2, [r4, #8]
 800eaa6:	609a      	str	r2, [r3, #8]
 800eaa8:	60dc      	str	r4, [r3, #12]
 800eaaa:	60a3      	str	r3, [r4, #8]
 800eaac:	60d3      	str	r3, [r2, #12]
 800eaae:	e7ba      	b.n	800ea26 <_free_r+0x5e>
 800eab0:	0a51      	lsrs	r1, r2, #9
 800eab2:	2904      	cmp	r1, #4
 800eab4:	d802      	bhi.n	800eabc <_free_r+0xf4>
 800eab6:	0991      	lsrs	r1, r2, #6
 800eab8:	3138      	adds	r1, #56	; 0x38
 800eaba:	e015      	b.n	800eae8 <_free_r+0x120>
 800eabc:	2914      	cmp	r1, #20
 800eabe:	d801      	bhi.n	800eac4 <_free_r+0xfc>
 800eac0:	315b      	adds	r1, #91	; 0x5b
 800eac2:	e011      	b.n	800eae8 <_free_r+0x120>
 800eac4:	2954      	cmp	r1, #84	; 0x54
 800eac6:	d802      	bhi.n	800eace <_free_r+0x106>
 800eac8:	0b11      	lsrs	r1, r2, #12
 800eaca:	316e      	adds	r1, #110	; 0x6e
 800eacc:	e00c      	b.n	800eae8 <_free_r+0x120>
 800eace:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
 800ead2:	d802      	bhi.n	800eada <_free_r+0x112>
 800ead4:	0bd1      	lsrs	r1, r2, #15
 800ead6:	3177      	adds	r1, #119	; 0x77
 800ead8:	e006      	b.n	800eae8 <_free_r+0x120>
 800eada:	f240 5054 	movw	r0, #1364	; 0x554
 800eade:	4281      	cmp	r1, r0
 800eae0:	bf9a      	itte	ls
 800eae2:	0c91      	lsrls	r1, r2, #18
 800eae4:	317c      	addls	r1, #124	; 0x7c
 800eae6:	217e      	movhi	r1, #126	; 0x7e
 800eae8:	eb04 04c1 	add.w	r4, r4, r1, lsl #3
 800eaec:	480e      	ldr	r0, [pc, #56]	; (800eb28 <_free_r+0x160>)
 800eaee:	68a5      	ldr	r5, [r4, #8]
 800eaf0:	42a5      	cmp	r5, r4
 800eaf2:	d001      	beq.n	800eaf8 <_free_r+0x130>
 800eaf4:	4629      	mov	r1, r5
 800eaf6:	e00b      	b.n	800eb10 <_free_r+0x148>
 800eaf8:	2201      	movs	r2, #1
 800eafa:	1089      	asrs	r1, r1, #2
 800eafc:	fa02 f101 	lsl.w	r1, r2, r1
 800eb00:	6842      	ldr	r2, [r0, #4]
 800eb02:	430a      	orrs	r2, r1
 800eb04:	6042      	str	r2, [r0, #4]
 800eb06:	4629      	mov	r1, r5
 800eb08:	e008      	b.n	800eb1c <_free_r+0x154>
 800eb0a:	6889      	ldr	r1, [r1, #8]
 800eb0c:	42a1      	cmp	r1, r4
 800eb0e:	d004      	beq.n	800eb1a <_free_r+0x152>
 800eb10:	6848      	ldr	r0, [r1, #4]
 800eb12:	f020 0003 	bic.w	r0, r0, #3
 800eb16:	4282      	cmp	r2, r0
 800eb18:	d3f7      	bcc.n	800eb0a <_free_r+0x142>
 800eb1a:	68cd      	ldr	r5, [r1, #12]
 800eb1c:	60dd      	str	r5, [r3, #12]
 800eb1e:	6099      	str	r1, [r3, #8]
 800eb20:	60ab      	str	r3, [r5, #8]
 800eb22:	60cb      	str	r3, [r1, #12]
 800eb24:	e77f      	b.n	800ea26 <_free_r+0x5e>
 800eb26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eb28:	20000224 	.word	0x20000224
 800eb2c:	2000062c 	.word	0x2000062c
 800eb30:	20000f50 	.word	0x20000f50
 800eb34:	2000022c 	.word	0x2000022c

0800eb38 <_fwalk>:
 800eb38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eb3c:	4688      	mov	r8, r1
 800eb3e:	f100 04d8 	add.w	r4, r0, #216	; 0xd8
 800eb42:	2600      	movs	r6, #0
 800eb44:	b18c      	cbz	r4, 800eb6a <_fwalk+0x32>
 800eb46:	68a5      	ldr	r5, [r4, #8]
 800eb48:	6867      	ldr	r7, [r4, #4]
 800eb4a:	3f01      	subs	r7, #1
 800eb4c:	d40b      	bmi.n	800eb66 <_fwalk+0x2e>
 800eb4e:	89ab      	ldrh	r3, [r5, #12]
 800eb50:	2b01      	cmp	r3, #1
 800eb52:	d906      	bls.n	800eb62 <_fwalk+0x2a>
 800eb54:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800eb58:	3301      	adds	r3, #1
 800eb5a:	d002      	beq.n	800eb62 <_fwalk+0x2a>
 800eb5c:	4628      	mov	r0, r5
 800eb5e:	47c0      	blx	r8
 800eb60:	4306      	orrs	r6, r0
 800eb62:	3568      	adds	r5, #104	; 0x68
 800eb64:	e7f1      	b.n	800eb4a <_fwalk+0x12>
 800eb66:	6824      	ldr	r4, [r4, #0]
 800eb68:	e7ec      	b.n	800eb44 <_fwalk+0xc>
 800eb6a:	4630      	mov	r0, r6
 800eb6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800eb70 <_localeconv_r>:
 800eb70:	4800      	ldr	r0, [pc, #0]	; (800eb74 <_localeconv_r+0x4>)
 800eb72:	4770      	bx	lr
 800eb74:	20000634 	.word	0x20000634

0800eb78 <__smakebuf_r>:
 800eb78:	b5f0      	push	{r4, r5, r6, r7, lr}
 800eb7a:	898b      	ldrh	r3, [r1, #12]
 800eb7c:	079d      	lsls	r5, r3, #30
 800eb7e:	b091      	sub	sp, #68	; 0x44
 800eb80:	4606      	mov	r6, r0
 800eb82:	460c      	mov	r4, r1
 800eb84:	d43a      	bmi.n	800ebfc <__smakebuf_r+0x84>
 800eb86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb8a:	2900      	cmp	r1, #0
 800eb8c:	da0b      	bge.n	800eba6 <__smakebuf_r+0x2e>
 800eb8e:	89a3      	ldrh	r3, [r4, #12]
 800eb90:	f013 0f80 	tst.w	r3, #128	; 0x80
 800eb94:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800eb98:	bf0c      	ite	eq
 800eb9a:	f44f 6580 	moveq.w	r5, #1024	; 0x400
 800eb9e:	2540      	movne	r5, #64	; 0x40
 800eba0:	81a3      	strh	r3, [r4, #12]
 800eba2:	2700      	movs	r7, #0
 800eba4:	e01f      	b.n	800ebe6 <__smakebuf_r+0x6e>
 800eba6:	aa01      	add	r2, sp, #4
 800eba8:	f000 fca2 	bl	800f4f0 <_fstat_r>
 800ebac:	2800      	cmp	r0, #0
 800ebae:	dbee      	blt.n	800eb8e <__smakebuf_r+0x16>
 800ebb0:	9b02      	ldr	r3, [sp, #8]
 800ebb2:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 800ebb6:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
 800ebba:	424f      	negs	r7, r1
 800ebbc:	414f      	adcs	r7, r1
 800ebbe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ebc2:	89a3      	ldrh	r3, [r4, #12]
 800ebc4:	d10a      	bne.n	800ebdc <__smakebuf_r+0x64>
 800ebc6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800ebc8:	491b      	ldr	r1, [pc, #108]	; (800ec38 <__smakebuf_r+0xc0>)
 800ebca:	428a      	cmp	r2, r1
 800ebcc:	d106      	bne.n	800ebdc <__smakebuf_r+0x64>
 800ebce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800ebd2:	f44f 6580 	mov.w	r5, #1024	; 0x400
 800ebd6:	81a3      	strh	r3, [r4, #12]
 800ebd8:	6525      	str	r5, [r4, #80]	; 0x50
 800ebda:	e004      	b.n	800ebe6 <__smakebuf_r+0x6e>
 800ebdc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800ebe0:	81a3      	strh	r3, [r4, #12]
 800ebe2:	f44f 6580 	mov.w	r5, #1024	; 0x400
 800ebe6:	4630      	mov	r0, r6
 800ebe8:	4629      	mov	r1, r5
 800ebea:	f7fd f921 	bl	800be30 <_malloc_r>
 800ebee:	b960      	cbnz	r0, 800ec0a <__smakebuf_r+0x92>
 800ebf0:	89a3      	ldrh	r3, [r4, #12]
 800ebf2:	059a      	lsls	r2, r3, #22
 800ebf4:	d41d      	bmi.n	800ec32 <__smakebuf_r+0xba>
 800ebf6:	f043 0302 	orr.w	r3, r3, #2
 800ebfa:	81a3      	strh	r3, [r4, #12]
 800ebfc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ec00:	6023      	str	r3, [r4, #0]
 800ec02:	6123      	str	r3, [r4, #16]
 800ec04:	2301      	movs	r3, #1
 800ec06:	6163      	str	r3, [r4, #20]
 800ec08:	e013      	b.n	800ec32 <__smakebuf_r+0xba>
 800ec0a:	4b0c      	ldr	r3, [pc, #48]	; (800ec3c <__smakebuf_r+0xc4>)
 800ec0c:	62b3      	str	r3, [r6, #40]	; 0x28
 800ec0e:	89a3      	ldrh	r3, [r4, #12]
 800ec10:	6020      	str	r0, [r4, #0]
 800ec12:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ec16:	81a3      	strh	r3, [r4, #12]
 800ec18:	6120      	str	r0, [r4, #16]
 800ec1a:	6165      	str	r5, [r4, #20]
 800ec1c:	b14f      	cbz	r7, 800ec32 <__smakebuf_r+0xba>
 800ec1e:	4630      	mov	r0, r6
 800ec20:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ec24:	f000 fc76 	bl	800f514 <_isatty_r>
 800ec28:	b118      	cbz	r0, 800ec32 <__smakebuf_r+0xba>
 800ec2a:	89a3      	ldrh	r3, [r4, #12]
 800ec2c:	f043 0301 	orr.w	r3, r3, #1
 800ec30:	81a3      	strh	r3, [r4, #12]
 800ec32:	b011      	add	sp, #68	; 0x44
 800ec34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ec36:	bf00      	nop
 800ec38:	0800f2a3 	.word	0x0800f2a3
 800ec3c:	0800e765 	.word	0x0800e765

0800ec40 <_Balloc>:
 800ec40:	b570      	push	{r4, r5, r6, lr}
 800ec42:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ec44:	4604      	mov	r4, r0
 800ec46:	460e      	mov	r6, r1
 800ec48:	b93d      	cbnz	r5, 800ec5a <_Balloc+0x1a>
 800ec4a:	2010      	movs	r0, #16
 800ec4c:	f7fd f8e0 	bl	800be10 <malloc>
 800ec50:	6260      	str	r0, [r4, #36]	; 0x24
 800ec52:	6045      	str	r5, [r0, #4]
 800ec54:	6085      	str	r5, [r0, #8]
 800ec56:	6005      	str	r5, [r0, #0]
 800ec58:	60c5      	str	r5, [r0, #12]
 800ec5a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800ec5c:	68eb      	ldr	r3, [r5, #12]
 800ec5e:	b143      	cbz	r3, 800ec72 <_Balloc+0x32>
 800ec60:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ec62:	68da      	ldr	r2, [r3, #12]
 800ec64:	f852 0026 	ldr.w	r0, [r2, r6, lsl #2]
 800ec68:	b178      	cbz	r0, 800ec8a <_Balloc+0x4a>
 800ec6a:	6801      	ldr	r1, [r0, #0]
 800ec6c:	f842 1026 	str.w	r1, [r2, r6, lsl #2]
 800ec70:	e017      	b.n	800eca2 <_Balloc+0x62>
 800ec72:	4620      	mov	r0, r4
 800ec74:	2104      	movs	r1, #4
 800ec76:	2221      	movs	r2, #33	; 0x21
 800ec78:	f000 fba2 	bl	800f3c0 <_calloc_r>
 800ec7c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ec7e:	60e8      	str	r0, [r5, #12]
 800ec80:	68db      	ldr	r3, [r3, #12]
 800ec82:	2b00      	cmp	r3, #0
 800ec84:	d1ec      	bne.n	800ec60 <_Balloc+0x20>
 800ec86:	2000      	movs	r0, #0
 800ec88:	bd70      	pop	{r4, r5, r6, pc}
 800ec8a:	2101      	movs	r1, #1
 800ec8c:	fa01 f506 	lsl.w	r5, r1, r6
 800ec90:	1d6a      	adds	r2, r5, #5
 800ec92:	4620      	mov	r0, r4
 800ec94:	0092      	lsls	r2, r2, #2
 800ec96:	f000 fb93 	bl	800f3c0 <_calloc_r>
 800ec9a:	2800      	cmp	r0, #0
 800ec9c:	d0f3      	beq.n	800ec86 <_Balloc+0x46>
 800ec9e:	6046      	str	r6, [r0, #4]
 800eca0:	6085      	str	r5, [r0, #8]
 800eca2:	2200      	movs	r2, #0
 800eca4:	6102      	str	r2, [r0, #16]
 800eca6:	60c2      	str	r2, [r0, #12]
 800eca8:	bd70      	pop	{r4, r5, r6, pc}

0800ecaa <_Bfree>:
 800ecaa:	b570      	push	{r4, r5, r6, lr}
 800ecac:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800ecae:	4606      	mov	r6, r0
 800ecb0:	460d      	mov	r5, r1
 800ecb2:	b93c      	cbnz	r4, 800ecc4 <_Bfree+0x1a>
 800ecb4:	2010      	movs	r0, #16
 800ecb6:	f7fd f8ab 	bl	800be10 <malloc>
 800ecba:	6270      	str	r0, [r6, #36]	; 0x24
 800ecbc:	6044      	str	r4, [r0, #4]
 800ecbe:	6084      	str	r4, [r0, #8]
 800ecc0:	6004      	str	r4, [r0, #0]
 800ecc2:	60c4      	str	r4, [r0, #12]
 800ecc4:	b13d      	cbz	r5, 800ecd6 <_Bfree+0x2c>
 800ecc6:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800ecc8:	686a      	ldr	r2, [r5, #4]
 800ecca:	68db      	ldr	r3, [r3, #12]
 800eccc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ecd0:	6029      	str	r1, [r5, #0]
 800ecd2:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800ecd6:	bd70      	pop	{r4, r5, r6, pc}

0800ecd8 <__multadd>:
 800ecd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ecdc:	460c      	mov	r4, r1
 800ecde:	461e      	mov	r6, r3
 800ece0:	690d      	ldr	r5, [r1, #16]
 800ece2:	4607      	mov	r7, r0
 800ece4:	3114      	adds	r1, #20
 800ece6:	2300      	movs	r3, #0
 800ece8:	6808      	ldr	r0, [r1, #0]
 800ecea:	fa1f fc80 	uxth.w	ip, r0
 800ecee:	0c00      	lsrs	r0, r0, #16
 800ecf0:	fb02 6c0c 	mla	ip, r2, ip, r6
 800ecf4:	4350      	muls	r0, r2
 800ecf6:	eb00 401c 	add.w	r0, r0, ip, lsr #16
 800ecfa:	3301      	adds	r3, #1
 800ecfc:	fa1f fc8c 	uxth.w	ip, ip
 800ed00:	0c06      	lsrs	r6, r0, #16
 800ed02:	42ab      	cmp	r3, r5
 800ed04:	eb0c 4000 	add.w	r0, ip, r0, lsl #16
 800ed08:	f841 0b04 	str.w	r0, [r1], #4
 800ed0c:	dbec      	blt.n	800ece8 <__multadd+0x10>
 800ed0e:	b1d6      	cbz	r6, 800ed46 <__multadd+0x6e>
 800ed10:	68a3      	ldr	r3, [r4, #8]
 800ed12:	429d      	cmp	r5, r3
 800ed14:	db12      	blt.n	800ed3c <__multadd+0x64>
 800ed16:	6861      	ldr	r1, [r4, #4]
 800ed18:	4638      	mov	r0, r7
 800ed1a:	3101      	adds	r1, #1
 800ed1c:	f7ff ff90 	bl	800ec40 <_Balloc>
 800ed20:	6922      	ldr	r2, [r4, #16]
 800ed22:	3202      	adds	r2, #2
 800ed24:	f104 010c 	add.w	r1, r4, #12
 800ed28:	4680      	mov	r8, r0
 800ed2a:	0092      	lsls	r2, r2, #2
 800ed2c:	300c      	adds	r0, #12
 800ed2e:	f7fd faaf 	bl	800c290 <memcpy>
 800ed32:	4621      	mov	r1, r4
 800ed34:	4638      	mov	r0, r7
 800ed36:	f7ff ffb8 	bl	800ecaa <_Bfree>
 800ed3a:	4644      	mov	r4, r8
 800ed3c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ed40:	3501      	adds	r5, #1
 800ed42:	615e      	str	r6, [r3, #20]
 800ed44:	6125      	str	r5, [r4, #16]
 800ed46:	4620      	mov	r0, r4
 800ed48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800ed4c <__hi0bits>:
 800ed4c:	0c03      	lsrs	r3, r0, #16
 800ed4e:	041b      	lsls	r3, r3, #16
 800ed50:	b913      	cbnz	r3, 800ed58 <__hi0bits+0xc>
 800ed52:	0400      	lsls	r0, r0, #16
 800ed54:	2310      	movs	r3, #16
 800ed56:	e000      	b.n	800ed5a <__hi0bits+0xe>
 800ed58:	2300      	movs	r3, #0
 800ed5a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800ed5e:	bf04      	itt	eq
 800ed60:	0200      	lsleq	r0, r0, #8
 800ed62:	3308      	addeq	r3, #8
 800ed64:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800ed68:	bf04      	itt	eq
 800ed6a:	0100      	lsleq	r0, r0, #4
 800ed6c:	3304      	addeq	r3, #4
 800ed6e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800ed72:	bf04      	itt	eq
 800ed74:	0080      	lsleq	r0, r0, #2
 800ed76:	3302      	addeq	r3, #2
 800ed78:	2800      	cmp	r0, #0
 800ed7a:	db03      	blt.n	800ed84 <__hi0bits+0x38>
 800ed7c:	0042      	lsls	r2, r0, #1
 800ed7e:	d503      	bpl.n	800ed88 <__hi0bits+0x3c>
 800ed80:	1c58      	adds	r0, r3, #1
 800ed82:	4770      	bx	lr
 800ed84:	4618      	mov	r0, r3
 800ed86:	4770      	bx	lr
 800ed88:	2020      	movs	r0, #32
 800ed8a:	4770      	bx	lr

0800ed8c <__lo0bits>:
 800ed8c:	6803      	ldr	r3, [r0, #0]
 800ed8e:	f013 0207 	ands.w	r2, r3, #7
 800ed92:	d00b      	beq.n	800edac <__lo0bits+0x20>
 800ed94:	07d9      	lsls	r1, r3, #31
 800ed96:	d422      	bmi.n	800edde <__lo0bits+0x52>
 800ed98:	079a      	lsls	r2, r3, #30
 800ed9a:	d503      	bpl.n	800eda4 <__lo0bits+0x18>
 800ed9c:	085b      	lsrs	r3, r3, #1
 800ed9e:	6003      	str	r3, [r0, #0]
 800eda0:	2001      	movs	r0, #1
 800eda2:	4770      	bx	lr
 800eda4:	089b      	lsrs	r3, r3, #2
 800eda6:	6003      	str	r3, [r0, #0]
 800eda8:	2002      	movs	r0, #2
 800edaa:	4770      	bx	lr
 800edac:	b299      	uxth	r1, r3
 800edae:	b909      	cbnz	r1, 800edb4 <__lo0bits+0x28>
 800edb0:	0c1b      	lsrs	r3, r3, #16
 800edb2:	2210      	movs	r2, #16
 800edb4:	f013 0fff 	tst.w	r3, #255	; 0xff
 800edb8:	bf04      	itt	eq
 800edba:	0a1b      	lsreq	r3, r3, #8
 800edbc:	3208      	addeq	r2, #8
 800edbe:	0719      	lsls	r1, r3, #28
 800edc0:	bf04      	itt	eq
 800edc2:	091b      	lsreq	r3, r3, #4
 800edc4:	3204      	addeq	r2, #4
 800edc6:	0799      	lsls	r1, r3, #30
 800edc8:	bf04      	itt	eq
 800edca:	089b      	lsreq	r3, r3, #2
 800edcc:	3202      	addeq	r2, #2
 800edce:	07d9      	lsls	r1, r3, #31
 800edd0:	d402      	bmi.n	800edd8 <__lo0bits+0x4c>
 800edd2:	085b      	lsrs	r3, r3, #1
 800edd4:	d005      	beq.n	800ede2 <__lo0bits+0x56>
 800edd6:	3201      	adds	r2, #1
 800edd8:	6003      	str	r3, [r0, #0]
 800edda:	4610      	mov	r0, r2
 800eddc:	4770      	bx	lr
 800edde:	2000      	movs	r0, #0
 800ede0:	4770      	bx	lr
 800ede2:	2020      	movs	r0, #32
 800ede4:	4770      	bx	lr

0800ede6 <__i2b>:
 800ede6:	b510      	push	{r4, lr}
 800ede8:	460c      	mov	r4, r1
 800edea:	2101      	movs	r1, #1
 800edec:	f7ff ff28 	bl	800ec40 <_Balloc>
 800edf0:	2201      	movs	r2, #1
 800edf2:	6144      	str	r4, [r0, #20]
 800edf4:	6102      	str	r2, [r0, #16]
 800edf6:	bd10      	pop	{r4, pc}

0800edf8 <__multiply>:
 800edf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800edfc:	4616      	mov	r6, r2
 800edfe:	690a      	ldr	r2, [r1, #16]
 800ee00:	6933      	ldr	r3, [r6, #16]
 800ee02:	429a      	cmp	r2, r3
 800ee04:	b085      	sub	sp, #20
 800ee06:	460d      	mov	r5, r1
 800ee08:	da01      	bge.n	800ee0e <__multiply+0x16>
 800ee0a:	4635      	mov	r5, r6
 800ee0c:	460e      	mov	r6, r1
 800ee0e:	f8d5 8010 	ldr.w	r8, [r5, #16]
 800ee12:	6937      	ldr	r7, [r6, #16]
 800ee14:	68ab      	ldr	r3, [r5, #8]
 800ee16:	6869      	ldr	r1, [r5, #4]
 800ee18:	eb08 0407 	add.w	r4, r8, r7
 800ee1c:	429c      	cmp	r4, r3
 800ee1e:	bfc8      	it	gt
 800ee20:	3101      	addgt	r1, #1
 800ee22:	f7ff ff0d 	bl	800ec40 <_Balloc>
 800ee26:	f100 0314 	add.w	r3, r0, #20
 800ee2a:	eb03 0184 	add.w	r1, r3, r4, lsl #2
 800ee2e:	9101      	str	r1, [sp, #4]
 800ee30:	461a      	mov	r2, r3
 800ee32:	f8dd a004 	ldr.w	sl, [sp, #4]
 800ee36:	4552      	cmp	r2, sl
 800ee38:	d203      	bcs.n	800ee42 <__multiply+0x4a>
 800ee3a:	2100      	movs	r1, #0
 800ee3c:	f842 1b04 	str.w	r1, [r2], #4
 800ee40:	e7f7      	b.n	800ee32 <__multiply+0x3a>
 800ee42:	f105 0114 	add.w	r1, r5, #20
 800ee46:	f106 0214 	add.w	r2, r6, #20
 800ee4a:	eb01 0888 	add.w	r8, r1, r8, lsl #2
 800ee4e:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800ee52:	f8cd 8008 	str.w	r8, [sp, #8]
 800ee56:	9703      	str	r7, [sp, #12]
 800ee58:	9e03      	ldr	r6, [sp, #12]
 800ee5a:	42b2      	cmp	r2, r6
 800ee5c:	4615      	mov	r5, r2
 800ee5e:	d256      	bcs.n	800ef0e <__multiply+0x116>
 800ee60:	f8b5 c000 	ldrh.w	ip, [r5]
 800ee64:	3204      	adds	r2, #4
 800ee66:	f1bc 0f00 	cmp.w	ip, #0
 800ee6a:	d025      	beq.n	800eeb8 <__multiply+0xc0>
 800ee6c:	460f      	mov	r7, r1
 800ee6e:	461d      	mov	r5, r3
 800ee70:	2600      	movs	r6, #0
 800ee72:	f857 9b04 	ldr.w	r9, [r7], #4
 800ee76:	f8d5 8000 	ldr.w	r8, [r5]
 800ee7a:	fa1f fb89 	uxth.w	fp, r9
 800ee7e:	fa1f fa88 	uxth.w	sl, r8
 800ee82:	fb0c aa0b 	mla	sl, ip, fp, sl
 800ee86:	ea4f 4919 	mov.w	r9, r9, lsr #16
 800ee8a:	ea4f 4818 	mov.w	r8, r8, lsr #16
 800ee8e:	44b2      	add	sl, r6
 800ee90:	fb0c 8809 	mla	r8, ip, r9, r8
 800ee94:	eb08 481a 	add.w	r8, r8, sl, lsr #16
 800ee98:	fa1f fa8a 	uxth.w	sl, sl
 800ee9c:	ea4a 4a08 	orr.w	sl, sl, r8, lsl #16
 800eea0:	ea4f 4618 	mov.w	r6, r8, lsr #16
 800eea4:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800eea8:	46ab      	mov	fp, r5
 800eeaa:	45b8      	cmp	r8, r7
 800eeac:	f84b ab04 	str.w	sl, [fp], #4
 800eeb0:	d901      	bls.n	800eeb6 <__multiply+0xbe>
 800eeb2:	465d      	mov	r5, fp
 800eeb4:	e7dd      	b.n	800ee72 <__multiply+0x7a>
 800eeb6:	606e      	str	r6, [r5, #4]
 800eeb8:	f832 8c02 	ldrh.w	r8, [r2, #-2]
 800eebc:	f1b8 0f00 	cmp.w	r8, #0
 800eec0:	d023      	beq.n	800ef0a <__multiply+0x112>
 800eec2:	681e      	ldr	r6, [r3, #0]
 800eec4:	460f      	mov	r7, r1
 800eec6:	461d      	mov	r5, r3
 800eec8:	f04f 0900 	mov.w	r9, #0
 800eecc:	f8b7 a000 	ldrh.w	sl, [r7]
 800eed0:	f8b5 c002 	ldrh.w	ip, [r5, #2]
 800eed4:	fb08 cc0a 	mla	ip, r8, sl, ip
 800eed8:	44e1      	add	r9, ip
 800eeda:	b2b6      	uxth	r6, r6
 800eedc:	46ac      	mov	ip, r5
 800eede:	ea46 4609 	orr.w	r6, r6, r9, lsl #16
 800eee2:	f84c 6b04 	str.w	r6, [ip], #4
 800eee6:	f857 6b04 	ldr.w	r6, [r7], #4
 800eeea:	f8b5 a004 	ldrh.w	sl, [r5, #4]
 800eeee:	0c36      	lsrs	r6, r6, #16
 800eef0:	fb08 a606 	mla	r6, r8, r6, sl
 800eef4:	f8dd a008 	ldr.w	sl, [sp, #8]
 800eef8:	eb06 4619 	add.w	r6, r6, r9, lsr #16
 800eefc:	4557      	cmp	r7, sl
 800eefe:	ea4f 4916 	mov.w	r9, r6, lsr #16
 800ef02:	d201      	bcs.n	800ef08 <__multiply+0x110>
 800ef04:	4665      	mov	r5, ip
 800ef06:	e7e1      	b.n	800eecc <__multiply+0xd4>
 800ef08:	606e      	str	r6, [r5, #4]
 800ef0a:	3304      	adds	r3, #4
 800ef0c:	e7a4      	b.n	800ee58 <__multiply+0x60>
 800ef0e:	9b01      	ldr	r3, [sp, #4]
 800ef10:	2c00      	cmp	r4, #0
 800ef12:	dc03      	bgt.n	800ef1c <__multiply+0x124>
 800ef14:	6104      	str	r4, [r0, #16]
 800ef16:	b005      	add	sp, #20
 800ef18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef1c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800ef20:	2a00      	cmp	r2, #0
 800ef22:	d1f7      	bne.n	800ef14 <__multiply+0x11c>
 800ef24:	3c01      	subs	r4, #1
 800ef26:	e7f3      	b.n	800ef10 <__multiply+0x118>

0800ef28 <__pow5mult>:
 800ef28:	f012 0303 	ands.w	r3, r2, #3
 800ef2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ef30:	4605      	mov	r5, r0
 800ef32:	460e      	mov	r6, r1
 800ef34:	4617      	mov	r7, r2
 800ef36:	d007      	beq.n	800ef48 <__pow5mult+0x20>
 800ef38:	3b01      	subs	r3, #1
 800ef3a:	4a21      	ldr	r2, [pc, #132]	; (800efc0 <__pow5mult+0x98>)
 800ef3c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800ef40:	2300      	movs	r3, #0
 800ef42:	f7ff fec9 	bl	800ecd8 <__multadd>
 800ef46:	4606      	mov	r6, r0
 800ef48:	10bf      	asrs	r7, r7, #2
 800ef4a:	d035      	beq.n	800efb8 <__pow5mult+0x90>
 800ef4c:	6a6c      	ldr	r4, [r5, #36]	; 0x24
 800ef4e:	b93c      	cbnz	r4, 800ef60 <__pow5mult+0x38>
 800ef50:	2010      	movs	r0, #16
 800ef52:	f7fc ff5d 	bl	800be10 <malloc>
 800ef56:	6268      	str	r0, [r5, #36]	; 0x24
 800ef58:	6044      	str	r4, [r0, #4]
 800ef5a:	6084      	str	r4, [r0, #8]
 800ef5c:	6004      	str	r4, [r0, #0]
 800ef5e:	60c4      	str	r4, [r0, #12]
 800ef60:	f8d5 8024 	ldr.w	r8, [r5, #36]	; 0x24
 800ef64:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ef68:	b97c      	cbnz	r4, 800ef8a <__pow5mult+0x62>
 800ef6a:	4628      	mov	r0, r5
 800ef6c:	f240 2171 	movw	r1, #625	; 0x271
 800ef70:	f7ff ff39 	bl	800ede6 <__i2b>
 800ef74:	2300      	movs	r3, #0
 800ef76:	f8c8 0008 	str.w	r0, [r8, #8]
 800ef7a:	4604      	mov	r4, r0
 800ef7c:	6003      	str	r3, [r0, #0]
 800ef7e:	e004      	b.n	800ef8a <__pow5mult+0x62>
 800ef80:	107f      	asrs	r7, r7, #1
 800ef82:	d019      	beq.n	800efb8 <__pow5mult+0x90>
 800ef84:	6820      	ldr	r0, [r4, #0]
 800ef86:	b170      	cbz	r0, 800efa6 <__pow5mult+0x7e>
 800ef88:	4604      	mov	r4, r0
 800ef8a:	07fb      	lsls	r3, r7, #31
 800ef8c:	d5f8      	bpl.n	800ef80 <__pow5mult+0x58>
 800ef8e:	4631      	mov	r1, r6
 800ef90:	4622      	mov	r2, r4
 800ef92:	4628      	mov	r0, r5
 800ef94:	f7ff ff30 	bl	800edf8 <__multiply>
 800ef98:	4631      	mov	r1, r6
 800ef9a:	4680      	mov	r8, r0
 800ef9c:	4628      	mov	r0, r5
 800ef9e:	f7ff fe84 	bl	800ecaa <_Bfree>
 800efa2:	4646      	mov	r6, r8
 800efa4:	e7ec      	b.n	800ef80 <__pow5mult+0x58>
 800efa6:	4628      	mov	r0, r5
 800efa8:	4621      	mov	r1, r4
 800efaa:	4622      	mov	r2, r4
 800efac:	f7ff ff24 	bl	800edf8 <__multiply>
 800efb0:	2300      	movs	r3, #0
 800efb2:	6020      	str	r0, [r4, #0]
 800efb4:	6003      	str	r3, [r0, #0]
 800efb6:	e7e7      	b.n	800ef88 <__pow5mult+0x60>
 800efb8:	4630      	mov	r0, r6
 800efba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800efbe:	bf00      	nop
 800efc0:	08010948 	.word	0x08010948

0800efc4 <__lshift>:
 800efc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800efc8:	460c      	mov	r4, r1
 800efca:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800efce:	6923      	ldr	r3, [r4, #16]
 800efd0:	6849      	ldr	r1, [r1, #4]
 800efd2:	eb0a 0903 	add.w	r9, sl, r3
 800efd6:	68a3      	ldr	r3, [r4, #8]
 800efd8:	4680      	mov	r8, r0
 800efda:	4615      	mov	r5, r2
 800efdc:	f109 0701 	add.w	r7, r9, #1
 800efe0:	429f      	cmp	r7, r3
 800efe2:	dd02      	ble.n	800efea <__lshift+0x26>
 800efe4:	3101      	adds	r1, #1
 800efe6:	005b      	lsls	r3, r3, #1
 800efe8:	e7fa      	b.n	800efe0 <__lshift+0x1c>
 800efea:	4640      	mov	r0, r8
 800efec:	f7ff fe28 	bl	800ec40 <_Balloc>
 800eff0:	2300      	movs	r3, #0
 800eff2:	4606      	mov	r6, r0
 800eff4:	f100 0214 	add.w	r2, r0, #20
 800eff8:	4553      	cmp	r3, sl
 800effa:	da04      	bge.n	800f006 <__lshift+0x42>
 800effc:	2100      	movs	r1, #0
 800effe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800f002:	3301      	adds	r3, #1
 800f004:	e7f8      	b.n	800eff8 <__lshift+0x34>
 800f006:	6920      	ldr	r0, [r4, #16]
 800f008:	ea2a 71ea 	bic.w	r1, sl, sl, asr #31
 800f00c:	f104 0314 	add.w	r3, r4, #20
 800f010:	f015 0c1f 	ands.w	ip, r5, #31
 800f014:	eb02 0181 	add.w	r1, r2, r1, lsl #2
 800f018:	eb03 0e80 	add.w	lr, r3, r0, lsl #2
 800f01c:	d016      	beq.n	800f04c <__lshift+0x88>
 800f01e:	f1cc 0a20 	rsb	sl, ip, #32
 800f022:	2500      	movs	r5, #0
 800f024:	6818      	ldr	r0, [r3, #0]
 800f026:	460a      	mov	r2, r1
 800f028:	fa00 f00c 	lsl.w	r0, r0, ip
 800f02c:	4305      	orrs	r5, r0
 800f02e:	f842 5b04 	str.w	r5, [r2], #4
 800f032:	f853 5b04 	ldr.w	r5, [r3], #4
 800f036:	4573      	cmp	r3, lr
 800f038:	fa25 f50a 	lsr.w	r5, r5, sl
 800f03c:	d201      	bcs.n	800f042 <__lshift+0x7e>
 800f03e:	4611      	mov	r1, r2
 800f040:	e7f0      	b.n	800f024 <__lshift+0x60>
 800f042:	604d      	str	r5, [r1, #4]
 800f044:	b145      	cbz	r5, 800f058 <__lshift+0x94>
 800f046:	f109 0702 	add.w	r7, r9, #2
 800f04a:	e005      	b.n	800f058 <__lshift+0x94>
 800f04c:	f853 2b04 	ldr.w	r2, [r3], #4
 800f050:	f841 2b04 	str.w	r2, [r1], #4
 800f054:	4573      	cmp	r3, lr
 800f056:	d3f9      	bcc.n	800f04c <__lshift+0x88>
 800f058:	3f01      	subs	r7, #1
 800f05a:	4640      	mov	r0, r8
 800f05c:	6137      	str	r7, [r6, #16]
 800f05e:	4621      	mov	r1, r4
 800f060:	f7ff fe23 	bl	800ecaa <_Bfree>
 800f064:	4630      	mov	r0, r6
 800f066:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800f06a <__mcmp>:
 800f06a:	6902      	ldr	r2, [r0, #16]
 800f06c:	690b      	ldr	r3, [r1, #16]
 800f06e:	1ad2      	subs	r2, r2, r3
 800f070:	b510      	push	{r4, lr}
 800f072:	d113      	bne.n	800f09c <__mcmp+0x32>
 800f074:	009c      	lsls	r4, r3, #2
 800f076:	3014      	adds	r0, #20
 800f078:	f101 0214 	add.w	r2, r1, #20
 800f07c:	1903      	adds	r3, r0, r4
 800f07e:	4422      	add	r2, r4
 800f080:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 800f084:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800f088:	428c      	cmp	r4, r1
 800f08a:	d003      	beq.n	800f094 <__mcmp+0x2a>
 800f08c:	d208      	bcs.n	800f0a0 <__mcmp+0x36>
 800f08e:	f04f 30ff 	mov.w	r0, #4294967295
 800f092:	bd10      	pop	{r4, pc}
 800f094:	4298      	cmp	r0, r3
 800f096:	d3f3      	bcc.n	800f080 <__mcmp+0x16>
 800f098:	2000      	movs	r0, #0
 800f09a:	bd10      	pop	{r4, pc}
 800f09c:	4610      	mov	r0, r2
 800f09e:	bd10      	pop	{r4, pc}
 800f0a0:	2001      	movs	r0, #1
 800f0a2:	bd10      	pop	{r4, pc}

0800f0a4 <__mdiff>:
 800f0a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f0a8:	4606      	mov	r6, r0
 800f0aa:	460c      	mov	r4, r1
 800f0ac:	4608      	mov	r0, r1
 800f0ae:	4611      	mov	r1, r2
 800f0b0:	4615      	mov	r5, r2
 800f0b2:	f7ff ffda 	bl	800f06a <__mcmp>
 800f0b6:	1e07      	subs	r7, r0, #0
 800f0b8:	d108      	bne.n	800f0cc <__mdiff+0x28>
 800f0ba:	4630      	mov	r0, r6
 800f0bc:	4639      	mov	r1, r7
 800f0be:	f7ff fdbf 	bl	800ec40 <_Balloc>
 800f0c2:	2301      	movs	r3, #1
 800f0c4:	6103      	str	r3, [r0, #16]
 800f0c6:	6147      	str	r7, [r0, #20]
 800f0c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f0cc:	db01      	blt.n	800f0d2 <__mdiff+0x2e>
 800f0ce:	2700      	movs	r7, #0
 800f0d0:	e003      	b.n	800f0da <__mdiff+0x36>
 800f0d2:	4623      	mov	r3, r4
 800f0d4:	2701      	movs	r7, #1
 800f0d6:	462c      	mov	r4, r5
 800f0d8:	461d      	mov	r5, r3
 800f0da:	6861      	ldr	r1, [r4, #4]
 800f0dc:	4630      	mov	r0, r6
 800f0de:	f7ff fdaf 	bl	800ec40 <_Balloc>
 800f0e2:	6922      	ldr	r2, [r4, #16]
 800f0e4:	692b      	ldr	r3, [r5, #16]
 800f0e6:	60c7      	str	r7, [r0, #12]
 800f0e8:	3414      	adds	r4, #20
 800f0ea:	f105 0614 	add.w	r6, r5, #20
 800f0ee:	eb06 0a83 	add.w	sl, r6, r3, lsl #2
 800f0f2:	eb04 0c82 	add.w	ip, r4, r2, lsl #2
 800f0f6:	f100 0314 	add.w	r3, r0, #20
 800f0fa:	2100      	movs	r1, #0
 800f0fc:	f854 7b04 	ldr.w	r7, [r4], #4
 800f100:	f856 9b04 	ldr.w	r9, [r6], #4
 800f104:	fa11 f187 	uxtah	r1, r1, r7
 800f108:	fa1f f589 	uxth.w	r5, r9
 800f10c:	ea4f 4919 	mov.w	r9, r9, lsr #16
 800f110:	ebc5 0801 	rsb	r8, r5, r1
 800f114:	ebc9 4717 	rsb	r7, r9, r7, lsr #16
 800f118:	eb07 4728 	add.w	r7, r7, r8, asr #16
 800f11c:	fa1f f888 	uxth.w	r8, r8
 800f120:	1439      	asrs	r1, r7, #16
 800f122:	45b2      	cmp	sl, r6
 800f124:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
 800f128:	4625      	mov	r5, r4
 800f12a:	f843 7b04 	str.w	r7, [r3], #4
 800f12e:	d8e5      	bhi.n	800f0fc <__mdiff+0x58>
 800f130:	4565      	cmp	r5, ip
 800f132:	d20d      	bcs.n	800f150 <__mdiff+0xac>
 800f134:	f855 4b04 	ldr.w	r4, [r5], #4
 800f138:	fa11 f684 	uxtah	r6, r1, r4
 800f13c:	0c24      	lsrs	r4, r4, #16
 800f13e:	eb04 4426 	add.w	r4, r4, r6, asr #16
 800f142:	b2b6      	uxth	r6, r6
 800f144:	1421      	asrs	r1, r4, #16
 800f146:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
 800f14a:	f843 4b04 	str.w	r4, [r3], #4
 800f14e:	e7ef      	b.n	800f130 <__mdiff+0x8c>
 800f150:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f154:	b909      	cbnz	r1, 800f15a <__mdiff+0xb6>
 800f156:	3a01      	subs	r2, #1
 800f158:	e7fa      	b.n	800f150 <__mdiff+0xac>
 800f15a:	6102      	str	r2, [r0, #16]
 800f15c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800f160 <__d2b>:
 800f160:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f164:	4689      	mov	r9, r1
 800f166:	2101      	movs	r1, #1
 800f168:	ec55 4b10 	vmov	r4, r5, d0
 800f16c:	4690      	mov	r8, r2
 800f16e:	f7ff fd67 	bl	800ec40 <_Balloc>
 800f172:	f3c5 570a 	ubfx	r7, r5, #20, #11
 800f176:	4606      	mov	r6, r0
 800f178:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800f17c:	b10f      	cbz	r7, 800f182 <__d2b+0x22>
 800f17e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f182:	9301      	str	r3, [sp, #4]
 800f184:	b1d4      	cbz	r4, 800f1bc <__d2b+0x5c>
 800f186:	a802      	add	r0, sp, #8
 800f188:	f840 4d08 	str.w	r4, [r0, #-8]!
 800f18c:	4668      	mov	r0, sp
 800f18e:	f7ff fdfd 	bl	800ed8c <__lo0bits>
 800f192:	9b00      	ldr	r3, [sp, #0]
 800f194:	b148      	cbz	r0, 800f1aa <__d2b+0x4a>
 800f196:	9a01      	ldr	r2, [sp, #4]
 800f198:	f1c0 0120 	rsb	r1, r0, #32
 800f19c:	fa02 f101 	lsl.w	r1, r2, r1
 800f1a0:	430b      	orrs	r3, r1
 800f1a2:	40c2      	lsrs	r2, r0
 800f1a4:	6173      	str	r3, [r6, #20]
 800f1a6:	9201      	str	r2, [sp, #4]
 800f1a8:	e000      	b.n	800f1ac <__d2b+0x4c>
 800f1aa:	6173      	str	r3, [r6, #20]
 800f1ac:	9b01      	ldr	r3, [sp, #4]
 800f1ae:	61b3      	str	r3, [r6, #24]
 800f1b0:	2b00      	cmp	r3, #0
 800f1b2:	bf0c      	ite	eq
 800f1b4:	2401      	moveq	r4, #1
 800f1b6:	2402      	movne	r4, #2
 800f1b8:	6134      	str	r4, [r6, #16]
 800f1ba:	e007      	b.n	800f1cc <__d2b+0x6c>
 800f1bc:	a801      	add	r0, sp, #4
 800f1be:	f7ff fde5 	bl	800ed8c <__lo0bits>
 800f1c2:	2401      	movs	r4, #1
 800f1c4:	9b01      	ldr	r3, [sp, #4]
 800f1c6:	6173      	str	r3, [r6, #20]
 800f1c8:	6134      	str	r4, [r6, #16]
 800f1ca:	3020      	adds	r0, #32
 800f1cc:	b13f      	cbz	r7, 800f1de <__d2b+0x7e>
 800f1ce:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
 800f1d2:	4407      	add	r7, r0
 800f1d4:	f8c9 7000 	str.w	r7, [r9]
 800f1d8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800f1dc:	e00a      	b.n	800f1f4 <__d2b+0x94>
 800f1de:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800f1e2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800f1e6:	f8c9 0000 	str.w	r0, [r9]
 800f1ea:	6918      	ldr	r0, [r3, #16]
 800f1ec:	f7ff fdae 	bl	800ed4c <__hi0bits>
 800f1f0:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
 800f1f4:	f8c8 0000 	str.w	r0, [r8]
 800f1f8:	4630      	mov	r0, r6
 800f1fa:	b003      	add	sp, #12
 800f1fc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800f200 <__fpclassifyd>:
 800f200:	ec51 0b10 	vmov	r0, r1, d0
 800f204:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800f208:	b510      	push	{r4, lr}
 800f20a:	d100      	bne.n	800f20e <__fpclassifyd+0xe>
 800f20c:	b178      	cbz	r0, 800f22e <__fpclassifyd+0x2e>
 800f20e:	4a0c      	ldr	r2, [pc, #48]	; (800f240 <__fpclassifyd+0x40>)
 800f210:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
 800f214:	4294      	cmp	r4, r2
 800f216:	d90c      	bls.n	800f232 <__fpclassifyd+0x32>
 800f218:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f21c:	d30b      	bcc.n	800f236 <__fpclassifyd+0x36>
 800f21e:	4a09      	ldr	r2, [pc, #36]	; (800f244 <__fpclassifyd+0x44>)
 800f220:	4293      	cmp	r3, r2
 800f222:	d10a      	bne.n	800f23a <__fpclassifyd+0x3a>
 800f224:	f1d0 0001 	rsbs	r0, r0, #1
 800f228:	bf38      	it	cc
 800f22a:	2000      	movcc	r0, #0
 800f22c:	bd10      	pop	{r4, pc}
 800f22e:	2002      	movs	r0, #2
 800f230:	bd10      	pop	{r4, pc}
 800f232:	2004      	movs	r0, #4
 800f234:	bd10      	pop	{r4, pc}
 800f236:	2003      	movs	r0, #3
 800f238:	bd10      	pop	{r4, pc}
 800f23a:	2000      	movs	r0, #0
 800f23c:	bd10      	pop	{r4, pc}
 800f23e:	bf00      	nop
 800f240:	7fdfffff 	.word	0x7fdfffff
 800f244:	7ff00000 	.word	0x7ff00000

0800f248 <__sread>:
 800f248:	b510      	push	{r4, lr}
 800f24a:	460c      	mov	r4, r1
 800f24c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f250:	f000 f982 	bl	800f558 <_read_r>
 800f254:	2800      	cmp	r0, #0
 800f256:	db03      	blt.n	800f260 <__sread+0x18>
 800f258:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800f25a:	4403      	add	r3, r0
 800f25c:	6563      	str	r3, [r4, #84]	; 0x54
 800f25e:	bd10      	pop	{r4, pc}
 800f260:	89a3      	ldrh	r3, [r4, #12]
 800f262:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f266:	81a3      	strh	r3, [r4, #12]
 800f268:	bd10      	pop	{r4, pc}

0800f26a <__swrite>:
 800f26a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f26e:	461d      	mov	r5, r3
 800f270:	898b      	ldrh	r3, [r1, #12]
 800f272:	05db      	lsls	r3, r3, #23
 800f274:	4607      	mov	r7, r0
 800f276:	460c      	mov	r4, r1
 800f278:	4616      	mov	r6, r2
 800f27a:	d505      	bpl.n	800f288 <__swrite+0x1e>
 800f27c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f280:	2200      	movs	r2, #0
 800f282:	2302      	movs	r3, #2
 800f284:	f000 f956 	bl	800f534 <_lseek_r>
 800f288:	89a3      	ldrh	r3, [r4, #12]
 800f28a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f28e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f292:	81a3      	strh	r3, [r4, #12]
 800f294:	4638      	mov	r0, r7
 800f296:	4632      	mov	r2, r6
 800f298:	462b      	mov	r3, r5
 800f29a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f29e:	f7fe bae3 	b.w	800d868 <_write_r>

0800f2a2 <__sseek>:
 800f2a2:	b510      	push	{r4, lr}
 800f2a4:	460c      	mov	r4, r1
 800f2a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f2aa:	f000 f943 	bl	800f534 <_lseek_r>
 800f2ae:	1c43      	adds	r3, r0, #1
 800f2b0:	89a3      	ldrh	r3, [r4, #12]
 800f2b2:	d103      	bne.n	800f2bc <__sseek+0x1a>
 800f2b4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f2b8:	81a3      	strh	r3, [r4, #12]
 800f2ba:	bd10      	pop	{r4, pc}
 800f2bc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800f2c0:	81a3      	strh	r3, [r4, #12]
 800f2c2:	6560      	str	r0, [r4, #84]	; 0x54
 800f2c4:	bd10      	pop	{r4, pc}

0800f2c6 <__sclose>:
 800f2c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f2ca:	f000 b8a7 	b.w	800f41c <_close_r>

0800f2ce <__ssprint_r>:
 800f2ce:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f2d2:	4680      	mov	r8, r0
 800f2d4:	6890      	ldr	r0, [r2, #8]
 800f2d6:	f8d2 9000 	ldr.w	r9, [r2]
 800f2da:	460c      	mov	r4, r1
 800f2dc:	4615      	mov	r5, r2
 800f2de:	b118      	cbz	r0, 800f2e8 <__ssprint_r+0x1a>
 800f2e0:	2300      	movs	r3, #0
 800f2e2:	9301      	str	r3, [sp, #4]
 800f2e4:	461e      	mov	r6, r3
 800f2e6:	e008      	b.n	800f2fa <__ssprint_r+0x2c>
 800f2e8:	6050      	str	r0, [r2, #4]
 800f2ea:	e066      	b.n	800f3ba <__ssprint_r+0xec>
 800f2ec:	f8d9 3000 	ldr.w	r3, [r9]
 800f2f0:	f8d9 6004 	ldr.w	r6, [r9, #4]
 800f2f4:	9301      	str	r3, [sp, #4]
 800f2f6:	f109 0908 	add.w	r9, r9, #8
 800f2fa:	2e00      	cmp	r6, #0
 800f2fc:	d0f6      	beq.n	800f2ec <__ssprint_r+0x1e>
 800f2fe:	68a7      	ldr	r7, [r4, #8]
 800f300:	42be      	cmp	r6, r7
 800f302:	d347      	bcc.n	800f394 <__ssprint_r+0xc6>
 800f304:	89a2      	ldrh	r2, [r4, #12]
 800f306:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f30a:	d041      	beq.n	800f390 <__ssprint_r+0xc2>
 800f30c:	6823      	ldr	r3, [r4, #0]
 800f30e:	6921      	ldr	r1, [r4, #16]
 800f310:	ebc1 0a03 	rsb	sl, r1, r3
 800f314:	6963      	ldr	r3, [r4, #20]
 800f316:	2002      	movs	r0, #2
 800f318:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800f31c:	fb93 fbf0 	sdiv	fp, r3, r0
 800f320:	f10a 0001 	add.w	r0, sl, #1
 800f324:	4430      	add	r0, r6
 800f326:	4583      	cmp	fp, r0
 800f328:	bf38      	it	cc
 800f32a:	4683      	movcc	fp, r0
 800f32c:	0553      	lsls	r3, r2, #21
 800f32e:	4640      	mov	r0, r8
 800f330:	d50f      	bpl.n	800f352 <__ssprint_r+0x84>
 800f332:	4659      	mov	r1, fp
 800f334:	f7fc fd7c 	bl	800be30 <_malloc_r>
 800f338:	4607      	mov	r7, r0
 800f33a:	b198      	cbz	r0, 800f364 <__ssprint_r+0x96>
 800f33c:	4652      	mov	r2, sl
 800f33e:	6921      	ldr	r1, [r4, #16]
 800f340:	f7fc ffa6 	bl	800c290 <memcpy>
 800f344:	89a2      	ldrh	r2, [r4, #12]
 800f346:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800f34a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800f34e:	81a2      	strh	r2, [r4, #12]
 800f350:	e015      	b.n	800f37e <__ssprint_r+0xb0>
 800f352:	465a      	mov	r2, fp
 800f354:	f7fd f810 	bl	800c378 <_realloc_r>
 800f358:	4607      	mov	r7, r0
 800f35a:	b980      	cbnz	r0, 800f37e <__ssprint_r+0xb0>
 800f35c:	4640      	mov	r0, r8
 800f35e:	6921      	ldr	r1, [r4, #16]
 800f360:	f7ff fb32 	bl	800e9c8 <_free_r>
 800f364:	230c      	movs	r3, #12
 800f366:	f8c8 3000 	str.w	r3, [r8]
 800f36a:	89a3      	ldrh	r3, [r4, #12]
 800f36c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f370:	81a3      	strh	r3, [r4, #12]
 800f372:	2300      	movs	r3, #0
 800f374:	60ab      	str	r3, [r5, #8]
 800f376:	606b      	str	r3, [r5, #4]
 800f378:	f04f 30ff 	mov.w	r0, #4294967295
 800f37c:	e01d      	b.n	800f3ba <__ssprint_r+0xec>
 800f37e:	6127      	str	r7, [r4, #16]
 800f380:	ebca 030b 	rsb	r3, sl, fp
 800f384:	4457      	add	r7, sl
 800f386:	6027      	str	r7, [r4, #0]
 800f388:	f8c4 b014 	str.w	fp, [r4, #20]
 800f38c:	4637      	mov	r7, r6
 800f38e:	60a3      	str	r3, [r4, #8]
 800f390:	42be      	cmp	r6, r7
 800f392:	d200      	bcs.n	800f396 <__ssprint_r+0xc8>
 800f394:	4637      	mov	r7, r6
 800f396:	463a      	mov	r2, r7
 800f398:	6820      	ldr	r0, [r4, #0]
 800f39a:	9901      	ldr	r1, [sp, #4]
 800f39c:	f7fc ff81 	bl	800c2a2 <memmove>
 800f3a0:	68a3      	ldr	r3, [r4, #8]
 800f3a2:	1bdb      	subs	r3, r3, r7
 800f3a4:	60a3      	str	r3, [r4, #8]
 800f3a6:	6823      	ldr	r3, [r4, #0]
 800f3a8:	441f      	add	r7, r3
 800f3aa:	68ab      	ldr	r3, [r5, #8]
 800f3ac:	6027      	str	r7, [r4, #0]
 800f3ae:	1b9e      	subs	r6, r3, r6
 800f3b0:	60ae      	str	r6, [r5, #8]
 800f3b2:	2e00      	cmp	r6, #0
 800f3b4:	d19a      	bne.n	800f2ec <__ssprint_r+0x1e>
 800f3b6:	606e      	str	r6, [r5, #4]
 800f3b8:	4630      	mov	r0, r6
 800f3ba:	b003      	add	sp, #12
 800f3bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f3c0 <_calloc_r>:
 800f3c0:	b510      	push	{r4, lr}
 800f3c2:	4351      	muls	r1, r2
 800f3c4:	f7fc fd34 	bl	800be30 <_malloc_r>
 800f3c8:	4604      	mov	r4, r0
 800f3ca:	b320      	cbz	r0, 800f416 <_calloc_r+0x56>
 800f3cc:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800f3d0:	f022 0203 	bic.w	r2, r2, #3
 800f3d4:	3a04      	subs	r2, #4
 800f3d6:	2a24      	cmp	r2, #36	; 0x24
 800f3d8:	d81a      	bhi.n	800f410 <_calloc_r+0x50>
 800f3da:	2a13      	cmp	r2, #19
 800f3dc:	d912      	bls.n	800f404 <_calloc_r+0x44>
 800f3de:	2100      	movs	r1, #0
 800f3e0:	2a1b      	cmp	r2, #27
 800f3e2:	6001      	str	r1, [r0, #0]
 800f3e4:	6041      	str	r1, [r0, #4]
 800f3e6:	d802      	bhi.n	800f3ee <_calloc_r+0x2e>
 800f3e8:	f100 0308 	add.w	r3, r0, #8
 800f3ec:	e00b      	b.n	800f406 <_calloc_r+0x46>
 800f3ee:	2a24      	cmp	r2, #36	; 0x24
 800f3f0:	6081      	str	r1, [r0, #8]
 800f3f2:	60c1      	str	r1, [r0, #12]
 800f3f4:	bf11      	iteee	ne
 800f3f6:	f100 0310 	addne.w	r3, r0, #16
 800f3fa:	6101      	streq	r1, [r0, #16]
 800f3fc:	f100 0318 	addeq.w	r3, r0, #24
 800f400:	6141      	streq	r1, [r0, #20]
 800f402:	e000      	b.n	800f406 <_calloc_r+0x46>
 800f404:	4603      	mov	r3, r0
 800f406:	2200      	movs	r2, #0
 800f408:	601a      	str	r2, [r3, #0]
 800f40a:	605a      	str	r2, [r3, #4]
 800f40c:	609a      	str	r2, [r3, #8]
 800f40e:	e002      	b.n	800f416 <_calloc_r+0x56>
 800f410:	2100      	movs	r1, #0
 800f412:	f7fc ff61 	bl	800c2d8 <memset>
 800f416:	4620      	mov	r0, r4
 800f418:	bd10      	pop	{r4, pc}
	...

0800f41c <_close_r>:
 800f41c:	b538      	push	{r3, r4, r5, lr}
 800f41e:	4c06      	ldr	r4, [pc, #24]	; (800f438 <_close_r+0x1c>)
 800f420:	2300      	movs	r3, #0
 800f422:	4605      	mov	r5, r0
 800f424:	4608      	mov	r0, r1
 800f426:	6023      	str	r3, [r4, #0]
 800f428:	f7fe f9b2 	bl	800d790 <_close>
 800f42c:	1c43      	adds	r3, r0, #1
 800f42e:	d102      	bne.n	800f436 <_close_r+0x1a>
 800f430:	6823      	ldr	r3, [r4, #0]
 800f432:	b103      	cbz	r3, 800f436 <_close_r+0x1a>
 800f434:	602b      	str	r3, [r5, #0]
 800f436:	bd38      	pop	{r3, r4, r5, pc}
 800f438:	20000ffc 	.word	0x20000ffc

0800f43c <_fclose_r>:
 800f43c:	b570      	push	{r4, r5, r6, lr}
 800f43e:	4605      	mov	r5, r0
 800f440:	460c      	mov	r4, r1
 800f442:	b909      	cbnz	r1, 800f448 <_fclose_r+0xc>
 800f444:	2000      	movs	r0, #0
 800f446:	bd70      	pop	{r4, r5, r6, pc}
 800f448:	b118      	cbz	r0, 800f452 <_fclose_r+0x16>
 800f44a:	6983      	ldr	r3, [r0, #24]
 800f44c:	b90b      	cbnz	r3, 800f452 <_fclose_r+0x16>
 800f44e:	f7ff f9a5 	bl	800e79c <__sinit>
 800f452:	4b20      	ldr	r3, [pc, #128]	; (800f4d4 <_fclose_r+0x98>)
 800f454:	429c      	cmp	r4, r3
 800f456:	d101      	bne.n	800f45c <_fclose_r+0x20>
 800f458:	686c      	ldr	r4, [r5, #4]
 800f45a:	e008      	b.n	800f46e <_fclose_r+0x32>
 800f45c:	4b1e      	ldr	r3, [pc, #120]	; (800f4d8 <_fclose_r+0x9c>)
 800f45e:	429c      	cmp	r4, r3
 800f460:	d101      	bne.n	800f466 <_fclose_r+0x2a>
 800f462:	68ac      	ldr	r4, [r5, #8]
 800f464:	e003      	b.n	800f46e <_fclose_r+0x32>
 800f466:	4b1d      	ldr	r3, [pc, #116]	; (800f4dc <_fclose_r+0xa0>)
 800f468:	429c      	cmp	r4, r3
 800f46a:	bf08      	it	eq
 800f46c:	68ec      	ldreq	r4, [r5, #12]
 800f46e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f472:	2b00      	cmp	r3, #0
 800f474:	d0e6      	beq.n	800f444 <_fclose_r+0x8>
 800f476:	4628      	mov	r0, r5
 800f478:	4621      	mov	r1, r4
 800f47a:	f7ff f949 	bl	800e710 <_fflush_r>
 800f47e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800f480:	4606      	mov	r6, r0
 800f482:	b133      	cbz	r3, 800f492 <_fclose_r+0x56>
 800f484:	4628      	mov	r0, r5
 800f486:	6a21      	ldr	r1, [r4, #32]
 800f488:	4798      	blx	r3
 800f48a:	2800      	cmp	r0, #0
 800f48c:	bfb8      	it	lt
 800f48e:	f04f 36ff 	movlt.w	r6, #4294967295
 800f492:	89a3      	ldrh	r3, [r4, #12]
 800f494:	061b      	lsls	r3, r3, #24
 800f496:	d503      	bpl.n	800f4a0 <_fclose_r+0x64>
 800f498:	4628      	mov	r0, r5
 800f49a:	6921      	ldr	r1, [r4, #16]
 800f49c:	f7ff fa94 	bl	800e9c8 <_free_r>
 800f4a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f4a2:	b141      	cbz	r1, 800f4b6 <_fclose_r+0x7a>
 800f4a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f4a8:	4299      	cmp	r1, r3
 800f4aa:	d002      	beq.n	800f4b2 <_fclose_r+0x76>
 800f4ac:	4628      	mov	r0, r5
 800f4ae:	f7ff fa8b 	bl	800e9c8 <_free_r>
 800f4b2:	2300      	movs	r3, #0
 800f4b4:	6363      	str	r3, [r4, #52]	; 0x34
 800f4b6:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800f4b8:	b121      	cbz	r1, 800f4c4 <_fclose_r+0x88>
 800f4ba:	4628      	mov	r0, r5
 800f4bc:	f7ff fa84 	bl	800e9c8 <_free_r>
 800f4c0:	2300      	movs	r3, #0
 800f4c2:	64a3      	str	r3, [r4, #72]	; 0x48
 800f4c4:	f7ff fa2a 	bl	800e91c <__sfp_lock_acquire>
 800f4c8:	2300      	movs	r3, #0
 800f4ca:	81a3      	strh	r3, [r4, #12]
 800f4cc:	f7ff fa27 	bl	800e91e <__sfp_lock_release>
 800f4d0:	4630      	mov	r0, r6
 800f4d2:	bd70      	pop	{r4, r5, r6, pc}
 800f4d4:	080107f0 	.word	0x080107f0
 800f4d8:	08010810 	.word	0x08010810
 800f4dc:	08010830 	.word	0x08010830

0800f4e0 <fclose>:
 800f4e0:	4b02      	ldr	r3, [pc, #8]	; (800f4ec <fclose+0xc>)
 800f4e2:	4601      	mov	r1, r0
 800f4e4:	6818      	ldr	r0, [r3, #0]
 800f4e6:	f7ff bfa9 	b.w	800f43c <_fclose_r>
 800f4ea:	bf00      	nop
 800f4ec:	20000220 	.word	0x20000220

0800f4f0 <_fstat_r>:
 800f4f0:	b538      	push	{r3, r4, r5, lr}
 800f4f2:	4c07      	ldr	r4, [pc, #28]	; (800f510 <_fstat_r+0x20>)
 800f4f4:	2300      	movs	r3, #0
 800f4f6:	4605      	mov	r5, r0
 800f4f8:	4608      	mov	r0, r1
 800f4fa:	4611      	mov	r1, r2
 800f4fc:	6023      	str	r3, [r4, #0]
 800f4fe:	f7fe f94a 	bl	800d796 <_fstat>
 800f502:	1c43      	adds	r3, r0, #1
 800f504:	d102      	bne.n	800f50c <_fstat_r+0x1c>
 800f506:	6823      	ldr	r3, [r4, #0]
 800f508:	b103      	cbz	r3, 800f50c <_fstat_r+0x1c>
 800f50a:	602b      	str	r3, [r5, #0]
 800f50c:	bd38      	pop	{r3, r4, r5, pc}
 800f50e:	bf00      	nop
 800f510:	20000ffc 	.word	0x20000ffc

0800f514 <_isatty_r>:
 800f514:	b538      	push	{r3, r4, r5, lr}
 800f516:	4c06      	ldr	r4, [pc, #24]	; (800f530 <_isatty_r+0x1c>)
 800f518:	2300      	movs	r3, #0
 800f51a:	4605      	mov	r5, r0
 800f51c:	4608      	mov	r0, r1
 800f51e:	6023      	str	r3, [r4, #0]
 800f520:	f7fe f93e 	bl	800d7a0 <_isatty>
 800f524:	1c43      	adds	r3, r0, #1
 800f526:	d102      	bne.n	800f52e <_isatty_r+0x1a>
 800f528:	6823      	ldr	r3, [r4, #0]
 800f52a:	b103      	cbz	r3, 800f52e <_isatty_r+0x1a>
 800f52c:	602b      	str	r3, [r5, #0]
 800f52e:	bd38      	pop	{r3, r4, r5, pc}
 800f530:	20000ffc 	.word	0x20000ffc

0800f534 <_lseek_r>:
 800f534:	b538      	push	{r3, r4, r5, lr}
 800f536:	4c07      	ldr	r4, [pc, #28]	; (800f554 <_lseek_r+0x20>)
 800f538:	4605      	mov	r5, r0
 800f53a:	2000      	movs	r0, #0
 800f53c:	6020      	str	r0, [r4, #0]
 800f53e:	4608      	mov	r0, r1
 800f540:	4611      	mov	r1, r2
 800f542:	461a      	mov	r2, r3
 800f544:	f7fe f92e 	bl	800d7a4 <_lseek>
 800f548:	1c43      	adds	r3, r0, #1
 800f54a:	d102      	bne.n	800f552 <_lseek_r+0x1e>
 800f54c:	6823      	ldr	r3, [r4, #0]
 800f54e:	b103      	cbz	r3, 800f552 <_lseek_r+0x1e>
 800f550:	602b      	str	r3, [r5, #0]
 800f552:	bd38      	pop	{r3, r4, r5, pc}
 800f554:	20000ffc 	.word	0x20000ffc

0800f558 <_read_r>:
 800f558:	b538      	push	{r3, r4, r5, lr}
 800f55a:	4c07      	ldr	r4, [pc, #28]	; (800f578 <_read_r+0x20>)
 800f55c:	4605      	mov	r5, r0
 800f55e:	2000      	movs	r0, #0
 800f560:	6020      	str	r0, [r4, #0]
 800f562:	4608      	mov	r0, r1
 800f564:	4611      	mov	r1, r2
 800f566:	461a      	mov	r2, r3
 800f568:	f7fe f91e 	bl	800d7a8 <_read>
 800f56c:	1c43      	adds	r3, r0, #1
 800f56e:	d102      	bne.n	800f576 <_read_r+0x1e>
 800f570:	6823      	ldr	r3, [r4, #0]
 800f572:	b103      	cbz	r3, 800f576 <_read_r+0x1e>
 800f574:	602b      	str	r3, [r5, #0]
 800f576:	bd38      	pop	{r3, r4, r5, pc}
 800f578:	20000ffc 	.word	0x20000ffc

0800f57c <_init>:
 800f57c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f57e:	bf00      	nop
 800f580:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f582:	bc08      	pop	{r3}
 800f584:	469e      	mov	lr, r3
 800f586:	4770      	bx	lr

0800f588 <_fini>:
 800f588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f58a:	bf00      	nop
 800f58c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f58e:	bc08      	pop	{r3}
 800f590:	469e      	mov	lr, r3
 800f592:	4770      	bx	lr
