Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/joaoc/Desktop/PROJETOS/Projeto_F1v2/valores_esquema_isim_beh.exe -prj C:/Users/joaoc/Desktop/PROJETOS/Projeto_F1v2/valores_esquema_beh.prj work.valores_esquema work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/joaoc/Desktop/PROJETOS/Projeto_F1v2/somador.v" into library work
Analyzing Verilog file "C:/Users/joaoc/Desktop/PROJETOS/Projeto_F1v2/separador_BCD_8_8.v" into library work
Analyzing Verilog file "C:/Users/joaoc/Desktop/PROJETOS/Projeto_F1v2/separador_BCD_4_12.v" into library work
Analyzing Verilog file "C:/Users/joaoc/Desktop/PROJETOS/Projeto_F1v2/multiplicador_11_9_bin_11.v" into library work
Analyzing Verilog file "C:/Users/joaoc/Desktop/PROJETOS/Projeto_F1v2/filtragem_preco.v" into library work
Analyzing Verilog file "C:/Users/joaoc/Desktop/PROJETOS/Projeto_F1v2/filtragem_peso.v" into library work
Analyzing Verilog file "C:/Users/joaoc/Desktop/PROJETOS/Projeto_F1v2/bin2bcd_11_16.v" into library work
Analyzing Verilog file "C:/Users/joaoc/Desktop/PROJETOS/Projeto_F1v2/esquema.vf" into library work
Analyzing Verilog file "C:/Users/joaoc/Desktop/PROJETOS/Projeto_F1v2/valores_esquema.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module separador_BCD_4_12
Compiling module separador_BCD_8_8
Compiling module bin2bcd_11_16
Compiling module multiplicador_11_9_bin_11
Compiling module somador_preco_peso
Compiling module filtragem_peso
Compiling module filtragem_preco
Compiling module esquema
Compiling module valores_esquema
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 10 Verilog Units
Built simulation executable C:/Users/joaoc/Desktop/PROJETOS/Projeto_F1v2/valores_esquema_isim_beh.exe
Fuse Memory Usage: 28148 KB
Fuse CPU Usage: 530 ms
