acom -O3 -work ieee -2002  $dsn/src/MUX2.vhd $dsn/src/MUX4-2.vhd $dsn/src/structure/Var5.vhd $dsn/src/structure/Var6.vhd $dsn/src/structure/Var7.vhd $dsn/src/structure/prim/AND3.vhd $dsn/src/structure/prim/NAND3.vhd $dsn/src/structure/prim/OR3.vhd $dsn/src/structure/prim/AND2.vhd $dsn/src/structure/prim/OR2.vhd $dsn/src/structure/prim/NOT.vhd $dsn/src/TestBench/var5_TB.vhd $dsn/src/TestBench/var5_TB_tim_cfg.vhd $dsn/src/TestBench/var6_TB.vhd $dsn/src/TestBench/var6_TB_tim_cfg.vhd $dsn/src/TestBench/var7_TB.vhd $dsn/src/TestBench/var7_TB_tim_cfg.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Code\POCP-2\src\MUX2.vhd
# Compile Entity "mux2"
# Compile Architecture "mux2" of Entity "mux2"
# File: E:\Code\POCP-2\src\MUX4-2.vhd
# Compile Entity "MUX4_2"
# Compile Architecture "MUX4_2" of Entity "MUX4_2"
# File: E:\Code\POCP-2\src\structure\Var5.vhd
# Compile Entity "Var5"
# Compile Architecture "structual" of Entity "Var5"
# Compile Architecture "behavior" of Entity "Var5"
# File: E:\Code\POCP-2\src\structure\Var6.vhd
# Compile Entity "Var6"
# Compile Architecture "structual" of Entity "Var6"
# Compile Architecture "behavior" of Entity "Var6"
# File: E:\Code\POCP-2\src\structure\Var7.vhd
# Compile Entity "Var7"
# Compile Architecture "structual" of Entity "Var7"
# Compile Architecture "behavior" of Entity "Var7"
# File: E:\Code\POCP-2\src\structure\prim\AND3.vhd
# Compile Entity "AND3"
# Compile Architecture "AND3" of Entity "AND3"
# File: E:\Code\POCP-2\src\structure\prim\NAND3.vhd
# Compile Entity "NAND3"
# Compile Architecture "NAND3" of Entity "NAND3"
# File: E:\Code\POCP-2\src\structure\prim\OR3.vhd
# Compile Entity "OR3"
# Compile Architecture "OR3" of Entity "OR3"
# File: E:\Code\POCP-2\src\structure\prim\AND2.vhd
# Compile Entity "AND2"
# Compile Architecture "AND2" of Entity "AND2"
# File: E:\Code\POCP-2\src\structure\prim\OR2.vhd
# Compile Entity "OR2"
# Compile Architecture "OR2" of Entity "OR2"
# File: E:\Code\POCP-2\src\structure\prim\NOT.vhd
# Compile Entity "NOT1"
# Compile Architecture "NOT1" of Entity "NOT1"
# File: E:\Code\POCP-2\src\TestBench\var5_TB.vhd
# Compile Entity "var5_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "var5_tb"
# File: E:\Code\POCP-2\src\TestBench\var5_TB_tim_cfg.vhd
# Compile Configuration "TESTBENCH_FOR_var5"
# File: E:\Code\POCP-2\src\TestBench\var6_TB.vhd
# Compile Entity "var6_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "var6_tb"
# File: E:\Code\POCP-2\src\TestBench\var6_TB_tim_cfg.vhd
# Compile Configuration "TESTBENCH_FOR_var6"
# File: E:\Code\POCP-2\src\TestBench\var7_TB.vhd
# Compile Entity "var7_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "var7_tb"
# Compile Configuration "TESTBENCH_FOR_var7"
# File: E:\Code\POCP-2\src\TestBench\var7_TB_tim_cfg.vhd
# Compile Configuration "TIMING_FOR_var7"
# Compile success 0 Errors 0 Warnings  Analysis time :  2.0 [s]
SetActiveLib -work
comp -include "$dsn\src\structure\Var7.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Code\POCP-2\src\structure\Var7.vhd
# Compile Entity "Var7"
# Compile Architecture "structual" of Entity "Var7"
# Compile Architecture "behavior" of Entity "Var7"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
comp -include "$dsn\src\TestBench\var7_TB.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Code\POCP-2\src\TestBench\var7_TB.vhd
# Compile Entity "var7_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "var7_tb"
# Compile Configuration "TESTBENCH_FOR_var7"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
asim +access +r TESTBENCH_FOR_var7 
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6011 kB (elbread=1023 elab2=4896 kernel=91 sdf=0)
# KERNEL: ASDB file was created in location E:\Code\POCP-2\src\wave.asdb
#  12:33, 27 сент€бр€ 2016 г.
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_var7
wave 
wave -noreg W
wave -noreg X
wave -noreg Y
wave -noreg Z
wave -noreg G 
wave -noreg G1
wave -noreg error
run  800.00 ns
# 7 signal(s) traced.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\var7_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_var7 
SetActiveLib -work
comp -include "$dsn\src\structure\Var6.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Code\POCP-2\src\structure\Var6.vhd
# Compile Entity "Var6"
# Compile Architecture "structual" of Entity "Var6"
# Compile Architecture "behavior" of Entity "Var6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
comp -include "$dsn\src\TestBench\var6_TB.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Code\POCP-2\src\TestBench\var6_TB.vhd
# Compile Entity "var6_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "var6_tb"
# Compile Configuration "TESTBENCH_FOR_var6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
asim +access +r TESTBENCH_FOR_var6 
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.2 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6012 kB (elbread=1023 elab2=4897 kernel=91 sdf=0)
# KERNEL: ASDB file was created in location E:\Code\POCP-2\src\wave.asdb
#  12:50, 27 сент€бр€ 2016 г.
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_var6
wave 
wave -noreg W
wave -noreg X
wave -noreg Y
wave -noreg Z
wave -noreg F 
wave -noreg F1 
wave -noreg error
run  800.00 ns
# 7 signal(s) traced.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\var6_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_var6 
acom -O3 -work ieee -2002  $dsn/src/MUX2.vhd $dsn/src/MUX4-2.vhd $dsn/src/structure/Var5.vhd $dsn/src/structure/Var6.vhd $dsn/src/structure/Var7.vhd $dsn/src/structure/prim/AND3.vhd $dsn/src/structure/prim/NAND3.vhd $dsn/src/structure/prim/OR3.vhd $dsn/src/structure/prim/AND2.vhd $dsn/src/structure/prim/OR2.vhd $dsn/src/structure/prim/NOT.vhd $dsn/src/TestBench/var5_TB.vhd $dsn/src/TestBench/var5_TB_tim_cfg.vhd $dsn/src/TestBench/var6_TB.vhd $dsn/src/TestBench/var6_TB_tim_cfg.vhd $dsn/src/TestBench/var7_TB.vhd $dsn/src/TestBench/var7_TB_tim_cfg.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Code\POCP-2\src\MUX2.vhd
# Compile Entity "mux2"
# Compile Architecture "mux2" of Entity "mux2"
# File: E:\Code\POCP-2\src\MUX4-2.vhd
# Compile Entity "MUX4_2"
# Compile Architecture "MUX4_2" of Entity "MUX4_2"
# File: E:\Code\POCP-2\src\structure\Var5.vhd
# Compile Entity "Var5"
# Compile Architecture "structual" of Entity "Var5"
# Compile Architecture "behavior" of Entity "Var5"
# File: E:\Code\POCP-2\src\structure\Var6.vhd
# Compile Entity "Var6"
# Compile Architecture "structual" of Entity "Var6"
# Compile Architecture "behavior" of Entity "Var6"
# File: E:\Code\POCP-2\src\structure\Var7.vhd
# Compile Entity "Var7"
# Compile Architecture "structual" of Entity "Var7"
# Compile Architecture "behavior" of Entity "Var7"
# File: E:\Code\POCP-2\src\structure\prim\AND3.vhd
# Compile Entity "AND3"
# Compile Architecture "AND3" of Entity "AND3"
# File: E:\Code\POCP-2\src\structure\prim\NAND3.vhd
# Compile Entity "NAND3"
# Compile Architecture "NAND3" of Entity "NAND3"
# File: E:\Code\POCP-2\src\structure\prim\OR3.vhd
# Compile Entity "OR3"
# Compile Architecture "OR3" of Entity "OR3"
# File: E:\Code\POCP-2\src\structure\prim\AND2.vhd
# Compile Entity "AND2"
# Compile Architecture "AND2" of Entity "AND2"
# File: E:\Code\POCP-2\src\structure\prim\OR2.vhd
# Compile Entity "OR2"
# Compile Architecture "OR2" of Entity "OR2"
# File: E:\Code\POCP-2\src\structure\prim\NOT.vhd
# Compile Entity "NOT1"
# Compile Architecture "NOT1" of Entity "NOT1"
# File: E:\Code\POCP-2\src\TestBench\var5_TB.vhd
# Compile Entity "var5_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "var5_tb"
# File: E:\Code\POCP-2\src\TestBench\var5_TB_tim_cfg.vhd
# Compile Configuration "TESTBENCH_FOR_var5"
# File: E:\Code\POCP-2\src\TestBench\var6_TB.vhd
# Compile Entity "var6_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "var6_tb"
# Compile Configuration "TESTBENCH_FOR_var6"
# File: E:\Code\POCP-2\src\TestBench\var6_TB_tim_cfg.vhd
# Compile Configuration "TESTBENCH_FOR_var6"
# File: E:\Code\POCP-2\src\TestBench\var7_TB.vhd
# Compile Entity "var7_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "var7_tb"
# Compile Configuration "TESTBENCH_FOR_var7"
# File: E:\Code\POCP-2\src\TestBench\var7_TB_tim_cfg.vhd
# Compile Configuration "TIMING_FOR_var7"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
SetActiveLib -work
comp -include "$dsn\src\structure\Var6.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Code\POCP-2\src\structure\Var6.vhd
# Compile Entity "Var6"
# Compile Architecture "structual" of Entity "Var6"
# Compile Architecture "behavior" of Entity "Var6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
comp -include "$dsn\src\TestBench\var6_TB.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Code\POCP-2\src\TestBench\var6_TB.vhd
# Compile Entity "var6_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "var6_tb"
# Compile Configuration "TESTBENCH_FOR_var6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
asim +access +r TESTBENCH_FOR_var6 
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6012 kB (elbread=1023 elab2=4897 kernel=91 sdf=0)
# KERNEL: ASDB file was created in location E:\Code\POCP-2\src\wave.asdb
#  12:53, 27 сент€бр€ 2016 г.
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_var6
wave 
wave -noreg W
wave -noreg X
wave -noreg Y
wave -noreg Z
wave -noreg F 
wave -noreg F1 
wave -noreg error
run  800.00 ns
# 7 signal(s) traced.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\var6_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_var6 
acom -O3 -work ieee -2002  $dsn/src/TestBench/var6_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Code\POCP-2\src\TestBench\var6_TB.vhd
# Compile Entity "var6_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "var6_tb"
# Compile Configuration "TESTBENCH_FOR_var6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
SetActiveLib -work
comp -include "$dsn\src\structure\Var6.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Code\POCP-2\src\structure\Var6.vhd
# Compile Entity "Var6"
# Compile Architecture "structual" of Entity "Var6"
# Compile Architecture "behavior" of Entity "Var6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
comp -include "$dsn\src\TestBench\var6_TB.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Code\POCP-2\src\TestBench\var6_TB.vhd
# Compile Entity "var6_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "var6_tb"
# Compile Configuration "TESTBENCH_FOR_var6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
asim +access +r TESTBENCH_FOR_var6 
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6012 kB (elbread=1023 elab2=4897 kernel=91 sdf=0)
# KERNEL: ASDB file was created in location E:\Code\POCP-2\src\wave.asdb
#  12:56, 27 сент€бр€ 2016 г.
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_var6
wave 
wave -noreg W
wave -noreg X
wave -noreg Y
wave -noreg Z
wave -noreg F 
wave -noreg F1 
wave -noreg error
run  800.00 ns
# 7 signal(s) traced.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\var6_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_var6 
SetActiveLib -work
comp -include "$dsn\src\structure\Var6.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Code\POCP-2\src\structure\Var6.vhd
# Compile Entity "Var6"
# Compile Architecture "structual" of Entity "Var6"
# Compile Architecture "behavior" of Entity "Var6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
comp -include "$dsn\src\TestBench\var6_TB.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Code\POCP-2\src\TestBench\var6_TB.vhd
# Compile Entity "var6_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "var6_tb"
# Compile Configuration "TESTBENCH_FOR_var6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
asim +access +r TESTBENCH_FOR_var6 
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.2 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6012 kB (elbread=1023 elab2=4897 kernel=91 sdf=0)
# KERNEL: ASDB file was created in location E:\Code\POCP-2\src\wave.asdb
#  13:03, 27 сент€бр€ 2016 г.
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_var6
wave 
wave -noreg W
wave -noreg X
wave -noreg Y
wave -noreg Z
wave -noreg F 
wave -noreg F1 
wave -noreg error
run  800.00 ns
# 7 signal(s) traced.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\var6_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_var6 
acom -O3 -work ieee -2002  $dsn/src/TestBench/var5_TB_tim_cfg.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Code\POCP-2\src\TestBench\var5_TB_tim_cfg.vhd
# Compile Configuration "TESTBENCH_FOR_var5"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\structure\Var6.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Code\POCP-2\src\structure\Var6.vhd
# Compile Entity "Var6"
# Compile Architecture "structual" of Entity "Var6"
# Compile Architecture "behavior" of Entity "Var6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
comp -include "$dsn\src\TestBench\var6_TB.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Code\POCP-2\src\TestBench\var6_TB.vhd
# Compile Entity "var6_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "var6_tb"
# Compile Configuration "TESTBENCH_FOR_var6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
asim +access +r TESTBENCH_FOR_var6 
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6012 kB (elbread=1023 elab2=4897 kernel=91 sdf=0)
# KERNEL: ASDB file was created in location E:\Code\POCP-2\src\wave.asdb
#  13:22, 27 сент€бр€ 2016 г.
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_var6
wave 
wave -noreg W
wave -noreg X
wave -noreg Y
wave -noreg Z
wave -noreg F 
wave -noreg F1 
wave -noreg error
run  800.00 ns
# 7 signal(s) traced.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\var6_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_var6 
SetActiveLib -work
comp -include "$dsn\src\structure\Var5.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Code\POCP-2\src\structure\Var5.vhd
# Compile Entity "Var5"
# Compile Architecture "structual" of Entity "Var5"
# Compile Architecture "behavior" of Entity "Var5"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
comp -include "$dsn\src\TestBench\var5_TB.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Code\POCP-2\src\TestBench\var5_TB.vhd
# Error: COMP96_0001: Cannot find source file "E:\Code\POCP-2\src\TestBench\var5_TB.vhd".
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.0 [ms]
# Error: DO_001 in file E:\Code\POCP-2\src\TestBench\var5\var5_TB_runtest.do line 3
# Error: Cannot run E:\Code\POCP-2\src\TestBench\var5\var5_TB_runtest.do
acom -O3 -work ieee -2002  $dsn/src/MUX2.vhd $dsn/src/MUX4-2.vhd $dsn/src/structure/Var5.vhd $dsn/src/structure/Var6.vhd $dsn/src/structure/Var7.vhd $dsn/src/structure/prim/AND3.vhd $dsn/src/structure/prim/NAND3.vhd $dsn/src/structure/prim/OR3.vhd $dsn/src/structure/prim/AND2.vhd $dsn/src/structure/prim/OR2.vhd $dsn/src/structure/prim/NOT.vhd $dsn/src/TestBench/var6_TB.vhd $dsn/src/TestBench/var6_TB_tim_cfg.vhd $dsn/src/TestBench/var7_TB.vhd $dsn/src/TestBench/var7_TB_tim_cfg.vhd $dsn/src/TestBench/var5/var5_TB.vhd $dsn/src/TestBench/var5/var5_TB_tim_cfg.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Code\POCP-2\src\MUX2.vhd
# Compile Entity "mux2"
# Compile Architecture "mux2" of Entity "mux2"
# File: E:\Code\POCP-2\src\MUX4-2.vhd
# Compile Entity "MUX4_2"
# Compile Architecture "MUX4_2" of Entity "MUX4_2"
# File: E:\Code\POCP-2\src\structure\Var5.vhd
# Compile Entity "Var5"
# Compile Architecture "structual" of Entity "Var5"
# Compile Architecture "behavior" of Entity "Var5"
# File: E:\Code\POCP-2\src\structure\Var6.vhd
# Compile Entity "Var6"
# Compile Architecture "structual" of Entity "Var6"
# Compile Architecture "behavior" of Entity "Var6"
# File: E:\Code\POCP-2\src\structure\Var7.vhd
# Compile Entity "Var7"
# Compile Architecture "structual" of Entity "Var7"
# Compile Architecture "behavior" of Entity "Var7"
# File: E:\Code\POCP-2\src\structure\prim\AND3.vhd
# Compile Entity "AND3"
# Compile Architecture "AND3" of Entity "AND3"
# File: E:\Code\POCP-2\src\structure\prim\NAND3.vhd
# Compile Entity "NAND3"
# Compile Architecture "NAND3" of Entity "NAND3"
# File: E:\Code\POCP-2\src\structure\prim\OR3.vhd
# Compile Entity "OR3"
# Compile Architecture "OR3" of Entity "OR3"
# File: E:\Code\POCP-2\src\structure\prim\AND2.vhd
# Compile Entity "AND2"
# Compile Architecture "AND2" of Entity "AND2"
# File: E:\Code\POCP-2\src\structure\prim\OR2.vhd
# Compile Entity "OR2"
# Compile Architecture "OR2" of Entity "OR2"
# File: E:\Code\POCP-2\src\structure\prim\NOT.vhd
# Compile Entity "NOT1"
# Compile Architecture "NOT1" of Entity "NOT1"
# File: E:\Code\POCP-2\src\TestBench\var6_TB.vhd
# Compile Entity "var6_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "var6_tb"
# Compile Configuration "TESTBENCH_FOR_var6"
# File: E:\Code\POCP-2\src\TestBench\var6_TB_tim_cfg.vhd
# Compile Configuration "TESTBENCH_FOR_var6"
# File: E:\Code\POCP-2\src\TestBench\var7_TB.vhd
# Compile Entity "var7_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "var7_tb"
# Compile Configuration "TESTBENCH_FOR_var7"
# File: E:\Code\POCP-2\src\TestBench\var7_TB_tim_cfg.vhd
# Compile Configuration "TIMING_FOR_var7"
# File: E:\Code\POCP-2\src\TestBench\var5\var5_TB.vhd
# Compile Entity "var5_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "var5_tb"
# File: E:\Code\POCP-2\src\TestBench\var5\var5_TB_tim_cfg.vhd
# Compile Configuration "TESTBENCH_FOR_var5"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
SetActiveLib -work
comp -include "$dsn\src\structure\Var5.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Code\POCP-2\src\structure\Var5.vhd
# Compile Entity "Var5"
# Compile Architecture "structual" of Entity "Var5"
# Compile Architecture "behavior" of Entity "Var5"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
comp -include "$dsn\src\TestBench\var5\var5_TB.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Code\POCP-2\src\TestBench\var5\var5_TB.vhd
# Compile Entity "var5_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "var5_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
asim +access +r TESTBENCH_FOR_var5 
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6012 kB (elbread=1023 elab2=4897 kernel=91 sdf=0)
# KERNEL: ASDB file was created in location E:\Code\POCP-2\src\wave.asdb
#  13:24, 27 сент€бр€ 2016 г.
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_var5
wave 
wave -noreg W
wave -noreg X
wave -noreg Y
wave -noreg Z
wave -noreg F 
wave -noreg F1 
wave -noreg error
run  800.00 ns
# 7 signal(s) traced.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\var5_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_var5 
acom -O3 -work ieee -2002  $dsn/src/MUX2.vhd $dsn/src/MUX4-2.vhd $dsn/src/structure/Var5.vhd $dsn/src/structure/Var6.vhd $dsn/src/structure/Var7.vhd $dsn/src/structure/prim/AND3.vhd $dsn/src/structure/prim/NAND3.vhd $dsn/src/structure/prim/OR3.vhd $dsn/src/structure/prim/AND2.vhd $dsn/src/structure/prim/OR2.vhd $dsn/src/structure/prim/NOT.vhd $dsn/src/TestBench/var6_TB.vhd $dsn/src/TestBench/var6_TB_tim_cfg.vhd $dsn/src/TestBench/var5/var5_TB.vhd $dsn/src/TestBench/var5/var5_TB_tim_cfg.vhd $dsn/src/TestBench/var7/var7_TB.vhd $dsn/src/TestBench/var7/var7_TB_tim_cfg.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Code\POCP-2\src\MUX2.vhd
# Compile Entity "mux2"
# Compile Architecture "mux2" of Entity "mux2"
# File: E:\Code\POCP-2\src\MUX4-2.vhd
# Compile Entity "MUX4_2"
# Compile Architecture "MUX4_2" of Entity "MUX4_2"
# File: E:\Code\POCP-2\src\structure\Var5.vhd
# Compile Entity "Var5"
# Compile Architecture "structual" of Entity "Var5"
# Compile Architecture "behavior" of Entity "Var5"
# File: E:\Code\POCP-2\src\structure\Var6.vhd
# Compile Entity "Var6"
# Compile Architecture "structual" of Entity "Var6"
# Compile Architecture "behavior" of Entity "Var6"
# File: E:\Code\POCP-2\src\structure\Var7.vhd
# Compile Entity "Var7"
# Compile Architecture "structual" of Entity "Var7"
# Compile Architecture "behavior" of Entity "Var7"
# File: E:\Code\POCP-2\src\structure\prim\AND3.vhd
# Compile Entity "AND3"
# Compile Architecture "AND3" of Entity "AND3"
# File: E:\Code\POCP-2\src\structure\prim\NAND3.vhd
# Compile Entity "NAND3"
# Compile Architecture "NAND3" of Entity "NAND3"
# File: E:\Code\POCP-2\src\structure\prim\OR3.vhd
# Compile Entity "OR3"
# Compile Architecture "OR3" of Entity "OR3"
# File: E:\Code\POCP-2\src\structure\prim\AND2.vhd
# Compile Entity "AND2"
# Compile Architecture "AND2" of Entity "AND2"
# File: E:\Code\POCP-2\src\structure\prim\OR2.vhd
# Compile Entity "OR2"
# Compile Architecture "OR2" of Entity "OR2"
# File: E:\Code\POCP-2\src\structure\prim\NOT.vhd
# Compile Entity "NOT1"
# Compile Architecture "NOT1" of Entity "NOT1"
# File: E:\Code\POCP-2\src\TestBench\var6_TB.vhd
# Compile Entity "var6_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "var6_tb"
# Compile Configuration "TESTBENCH_FOR_var6"
# File: E:\Code\POCP-2\src\TestBench\var6_TB_tim_cfg.vhd
# Compile Configuration "TESTBENCH_FOR_var6"
# File: E:\Code\POCP-2\src\TestBench\var5\var5_TB.vhd
# Compile Entity "var5_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "var5_tb"
# File: E:\Code\POCP-2\src\TestBench\var5\var5_TB_tim_cfg.vhd
# Compile Configuration "TESTBENCH_FOR_var5"
# File: E:\Code\POCP-2\src\TestBench\var7\var7_TB.vhd
# Compile Entity "var7_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "var7_tb"
# File: E:\Code\POCP-2\src\TestBench\var7\var7_TB_tim_cfg.vhd
# Compile Configuration "TIMING_FOR_var7"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
SetActiveLib -work
comp -include "$dsn\src\structure\Var6.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Code\POCP-2\src\structure\Var6.vhd
# Compile Entity "Var6"
# Compile Architecture "structual" of Entity "Var6"
# Compile Architecture "behavior" of Entity "Var6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
comp -include "$dsn\src\TestBench\var6\var6_TB.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Code\POCP-2\src\TestBench\var6\var6_TB.vhd
# Compile Entity "var6_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "var6_tb"
# Compile Configuration "TESTBENCH_FOR_var6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
asim +access +r TESTBENCH_FOR_var6 
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6012 kB (elbread=1023 elab2=4897 kernel=91 sdf=0)
# KERNEL: ASDB file was created in location E:\Code\POCP-2\src\wave.asdb
#  13:28, 27 сент€бр€ 2016 г.
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_var6
wave 
wave -noreg W
wave -noreg X
wave -noreg Y
wave -noreg Z
wave -noreg F 
wave -noreg F1 
wave -noreg error
run  800.00 ns
# 7 signal(s) traced.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\var6_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_var6 
SetActiveLib -work
comp -include "$dsn\src\structure\Var7.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Code\POCP-2\src\structure\Var7.vhd
# Compile Entity "Var7"
# Compile Architecture "structual" of Entity "Var7"
# Compile Architecture "behavior" of Entity "Var7"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
comp -include "$dsn\src\TestBench\var7\var7_TB.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Code\POCP-2\src\TestBench\var7\var7_TB.vhd
# Compile Entity "var7_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "var7_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
asim +access +r TESTBENCH_FOR_var7 
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6011 kB (elbread=1023 elab2=4896 kernel=91 sdf=0)
# KERNEL: ASDB file was created in location E:\Code\POCP-2\src\wave.asdb
#  13:29, 27 сент€бр€ 2016 г.
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_var7
wave 
wave -noreg W
wave -noreg X
wave -noreg Y
wave -noreg Z
wave -noreg G 
wave -noreg G1
wave -noreg error
run  800.00 ns
# 7 signal(s) traced.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\var7_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_var7 
acom -O3 -work ieee -2002  $dsn/src/MUX2.vhd $dsn/src/MUX4-2.vhd $dsn/src/structure/Var5.vhd $dsn/src/structure/Var6.vhd $dsn/src/structure/Var7.vhd $dsn/src/structure/prim/AND3.vhd $dsn/src/structure/prim/NAND3.vhd $dsn/src/structure/prim/OR3.vhd $dsn/src/structure/prim/AND2.vhd $dsn/src/structure/prim/OR2.vhd $dsn/src/structure/prim/NOT.vhd $dsn/src/TestBench/var5/var5_TB.vhd $dsn/src/TestBench/var5/var5_TB_tim_cfg.vhd $dsn/src/TestBench/var6/var6_TB.vhd $dsn/src/TestBench/var6/var6_TB_tim_cfg.vhd $dsn/src/TestBench/var7/var7_TB.vhd $dsn/src/TestBench/var7/var7_TB_tim_cfg.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Code\POCP-2\src\MUX2.vhd
# Compile Entity "mux2"
# Compile Architecture "mux2" of Entity "mux2"
# File: E:\Code\POCP-2\src\MUX4-2.vhd
# Compile Entity "MUX4_2"
# Compile Architecture "MUX4_2" of Entity "MUX4_2"
# File: E:\Code\POCP-2\src\structure\Var5.vhd
# Compile Entity "Var5"
# Compile Architecture "structual" of Entity "Var5"
# Compile Architecture "behavior" of Entity "Var5"
# File: E:\Code\POCP-2\src\structure\Var6.vhd
# Compile Entity "Var6"
# Compile Architecture "structual" of Entity "Var6"
# Compile Architecture "behavior" of Entity "Var6"
# File: E:\Code\POCP-2\src\structure\Var7.vhd
# Compile Entity "Var7"
# Compile Architecture "structual" of Entity "Var7"
# Compile Architecture "behavior" of Entity "Var7"
# File: E:\Code\POCP-2\src\structure\prim\AND3.vhd
# Compile Entity "AND3"
# Compile Architecture "AND3" of Entity "AND3"
# File: E:\Code\POCP-2\src\structure\prim\NAND3.vhd
# Compile Entity "NAND3"
# Compile Architecture "NAND3" of Entity "NAND3"
# File: E:\Code\POCP-2\src\structure\prim\OR3.vhd
# Compile Entity "OR3"
# Compile Architecture "OR3" of Entity "OR3"
# File: E:\Code\POCP-2\src\structure\prim\AND2.vhd
# Compile Entity "AND2"
# Compile Architecture "AND2" of Entity "AND2"
# File: E:\Code\POCP-2\src\structure\prim\OR2.vhd
# Compile Entity "OR2"
# Compile Architecture "OR2" of Entity "OR2"
# File: E:\Code\POCP-2\src\structure\prim\NOT.vhd
# Compile Entity "NOT1"
# Compile Architecture "NOT1" of Entity "NOT1"
# File: E:\Code\POCP-2\src\TestBench\var5\var5_TB.vhd
# Compile Entity "var5_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "var5_tb"
# File: E:\Code\POCP-2\src\TestBench\var5\var5_TB_tim_cfg.vhd
# Compile Configuration "TESTBENCH_FOR_var5"
# File: E:\Code\POCP-2\src\TestBench\var6\var6_TB.vhd
# Compile Entity "var6_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "var6_tb"
# Compile Configuration "TESTBENCH_FOR_var6"
# File: E:\Code\POCP-2\src\TestBench\var6\var6_TB_tim_cfg.vhd
# Compile Configuration "TIMING_FOR_var6"
# File: E:\Code\POCP-2\src\TestBench\var7\var7_TB.vhd
# Compile Entity "var7_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "var7_tb"
# File: E:\Code\POCP-2\src\TestBench\var7\var7_TB_tim_cfg.vhd
# Compile Configuration "TIMING_FOR_var7"
# Compile success 0 Errors 0 Warnings  Analysis time :  2.0 [s]
acom -O3 -work ieee -2002  $dsn/src/MUX2.vhd $dsn/src/MUX4-2.vhd $dsn/src/structure/Var5.vhd $dsn/src/structure/Var6.vhd $dsn/src/structure/Var7.vhd $dsn/src/structure/prim/AND3.vhd $dsn/src/structure/prim/NAND3.vhd $dsn/src/structure/prim/OR3.vhd $dsn/src/structure/prim/AND2.vhd $dsn/src/structure/prim/OR2.vhd $dsn/src/structure/prim/NOT.vhd $dsn/src/TestBench/var5/var5_TB.vhd $dsn/src/TestBench/var5/var5_TB_tim_cfg.vhd $dsn/src/TestBench/var6/var6_TB.vhd $dsn/src/TestBench/var6/var6_TB_tim_cfg.vhd $dsn/src/TestBench/var7/var7_TB.vhd $dsn/src/TestBench/var7/var7_TB_tim_cfg.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Code\POCP-2\src\MUX2.vhd
# Compile Entity "mux2"
# Compile Architecture "mux2" of Entity "mux2"
# File: E:\Code\POCP-2\src\MUX4-2.vhd
# Compile Entity "MUX4_2"
# Compile Architecture "MUX4_2" of Entity "MUX4_2"
# File: E:\Code\POCP-2\src\structure\Var5.vhd
# Compile Entity "Var5"
# Compile Architecture "structual" of Entity "Var5"
# Compile Architecture "behavior" of Entity "Var5"
# File: E:\Code\POCP-2\src\structure\Var6.vhd
# Compile Entity "Var6"
# Compile Architecture "structual" of Entity "Var6"
# Compile Architecture "behavior" of Entity "Var6"
# File: E:\Code\POCP-2\src\structure\Var7.vhd
# Compile Entity "Var7"
# Compile Architecture "structual" of Entity "Var7"
# Compile Architecture "behavior" of Entity "Var7"
# File: E:\Code\POCP-2\src\structure\prim\AND3.vhd
# Compile Entity "AND3"
# Compile Architecture "AND3" of Entity "AND3"
# File: E:\Code\POCP-2\src\structure\prim\NAND3.vhd
# Compile Entity "NAND3"
# Compile Architecture "NAND3" of Entity "NAND3"
# File: E:\Code\POCP-2\src\structure\prim\OR3.vhd
# Compile Entity "OR3"
# Compile Architecture "OR3" of Entity "OR3"
# File: E:\Code\POCP-2\src\structure\prim\AND2.vhd
# Compile Entity "AND2"
# Compile Architecture "AND2" of Entity "AND2"
# File: E:\Code\POCP-2\src\structure\prim\OR2.vhd
# Compile Entity "OR2"
# Compile Architecture "OR2" of Entity "OR2"
# File: E:\Code\POCP-2\src\structure\prim\NOT.vhd
# Compile Entity "NOT1"
# Compile Architecture "NOT1" of Entity "NOT1"
# File: E:\Code\POCP-2\src\TestBench\var5\var5_TB.vhd
# Compile Entity "var5_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "var5_tb"
# File: E:\Code\POCP-2\src\TestBench\var5\var5_TB_tim_cfg.vhd
# Compile Configuration "TESTBENCH_FOR_var5"
# File: E:\Code\POCP-2\src\TestBench\var6\var6_TB.vhd
# Compile Entity "var6_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "var6_tb"
# File: E:\Code\POCP-2\src\TestBench\var6\var6_TB_tim_cfg.vhd
# Compile Configuration "TIMING_FOR_var6"
# File: E:\Code\POCP-2\src\TestBench\var7\var7_TB.vhd
# Compile Entity "var7_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "var7_tb"
# File: E:\Code\POCP-2\src\TestBench\var7\var7_TB_tim_cfg.vhd
# Compile Configuration "TIMING_FOR_var7"
# Compile success 0 Errors 0 Warnings  Analysis time :  2.0 [s]
acom -O3 -work ieee -2002  $dsn/src/TestBench/var6/var6_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Code\POCP-2\src\TestBench\var6\var6_TB.vhd
# Compile Entity "var6_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "var6_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
SetActiveLib -work
comp -include "$dsn\src\structure\Var6.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Code\POCP-2\src\structure\Var6.vhd
# Compile Entity "Var6"
# Compile Architecture "structual" of Entity "Var6"
# Compile Architecture "behavior" of Entity "Var6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
comp -include "$dsn\src\TestBench\var6\var6_TB.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Code\POCP-2\src\TestBench\var6\var6_TB.vhd
# Compile Entity "var6_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "var6_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
asim +access +r TESTBENCH_FOR_var6 
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6012 kB (elbread=1023 elab2=4897 kernel=91 sdf=0)
# KERNEL: ASDB file was created in location E:\Code\POCP-2\src\wave.asdb
#  13:32, 27 сент€бр€ 2016 г.
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_var6
wave 
wave -noreg W
wave -noreg X
wave -noreg Y
wave -noreg Z
wave -noreg F 
wave -noreg F1 
wave -noreg error
run  800.00 ns
# 7 signal(s) traced.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\var6_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_var6 
SetActiveLib -work
comp -include "$dsn\src\structure\Var6.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Code\POCP-2\src\structure\Var6.vhd
# Compile Entity "Var6"
# Compile Architecture "structual" of Entity "Var6"
# Compile Architecture "behavior" of Entity "Var6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
comp -include "$dsn\src\TestBench\var6\var6_TB.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Code\POCP-2\src\TestBench\var6\var6_TB.vhd
# Compile Entity "var6_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "var6_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
asim +access +r TESTBENCH_FOR_var6 
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6012 kB (elbread=1023 elab2=4897 kernel=91 sdf=0)
# KERNEL: ASDB file was created in location E:\Code\POCP-2\src\wave.asdb
#  13:33, 27 сент€бр€ 2016 г.
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_var6
wave 
wave -noreg W
wave -noreg X
wave -noreg Y
wave -noreg Z
wave -noreg F 
wave -noreg F1 
wave -noreg error
run  800.00 ns
# 7 signal(s) traced.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\var6_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_var6 
endsim
#  Simulation has been stopped
asim -O5 +access +r +m+testbench_for_var6 testbench_for_var6
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6012 kB (elbread=1023 elab2=4897 kernel=91 sdf=0)
# KERNEL: ASDB file was created in location E:\Code\POCP-2\src\wave.asdb
#  13:34, 27 сент€бр€ 2016 г.
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_var6
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+Var6 Var6 behavior
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5748 kB (elbread=1023 elab2=4634 kernel=90 sdf=0)
# KERNEL: ASDB file was created in location E:\Code\POCP-2\src\wave.asdb
#  13:34, 27 сент€бр€ 2016 г.
#  Simulation has been initialized
#  Selected Top-Level: Var6 (behavior)
# add wave -noreg {/Var6/W}
# add wave -noreg {/Var6/X}
# add wave -noreg {/Var6/Y}
# add wave -noreg {/Var6/Z}
# 4 signal(s) traced.
run 90 ns
# KERNEL: stopped at time: 90 ns
# add wave -noreg {/Var6/F}
# 1 signal(s) traced.
run 90 ns
# KERNEL: stopped at time: 180 ns
run 90 ns
# KERNEL: stopped at time: 270 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5748 kB (elbread=1023 elab2=4634 kernel=90 sdf=0)
# KERNEL: ASDB file was created in location E:\Code\POCP-2\src\wave.asdb
#  13:35, 27 сент€бр€ 2016 г.
#  Simulation has been initialized
#  Selected Top-Level: Var6 (behavior)
# KERNEL: Signal '/Var6/W' has already been traced
# KERNEL: Signal '/Var6/X' has already been traced
# KERNEL: Signal '/Var6/Y' has already been traced
# KERNEL: Signal '/Var6/Z' has already been traced
# KERNEL: Signal '/Var6/F' has already been traced
run 90 ns
# KERNEL: stopped at time: 90 ns
run 90 ns
# KERNEL: stopped at time: 180 ns
run 90 ns
# KERNEL: stopped at time: 270 ns
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
SetActiveLib -work
comp -include "$dsn\src\structure\Var5.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Code\POCP-2\src\structure\Var5.vhd
# Compile Entity "Var5"
# Compile Architecture "structual" of Entity "Var5"
# Error: COMP96_0122: Var5.vhd : (45, 2): Symbol "M3" has already been declared in this scope.
# Compile Architecture "behavior" of Entity "Var5"
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.3 [s]
# Error: DO_001 in file E:\Code\POCP-2\src\TestBench\var5\var5_TB_runtest.do line 2
# Error: Cannot run E:\Code\POCP-2\src\TestBench\var5\var5_TB_runtest.do
acom -O3 -work ieee -2002  $dsn/src/structure/Var5.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Code\POCP-2\src\structure\Var5.vhd
# Compile Entity "Var5"
# Compile Architecture "structual" of Entity "Var5"
# Compile Architecture "behavior" of Entity "Var5"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
SetActiveLib -work
comp -include "$dsn\src\structure\Var5.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Code\POCP-2\src\structure\Var5.vhd
# Compile Entity "Var5"
# Compile Architecture "structual" of Entity "Var5"
# Compile Architecture "behavior" of Entity "Var5"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
comp -include "$dsn\src\TestBench\var5\var5_TB.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Code\POCP-2\src\TestBench\var5\var5_TB.vhd
# Compile Entity "var5_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "var5_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
asim +access +r TESTBENCH_FOR_var5 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6013 kB (elbread=1023 elab2=4898 kernel=91 sdf=0)
# KERNEL: ASDB file was created in location E:\Code\POCP-2\src\wave.asdb
#  14:46, 27 сент€бр€ 2016 г.
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_var5
wave 
wave -noreg W
wave -noreg X
wave -noreg Y
wave -noreg Z
wave -noreg F 
wave -noreg F1 
wave -noreg error
run  800.00 ns
# 7 signal(s) traced.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\var5_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_var5 
SetActiveLib -work
comp -include "$dsn\src\structure\Var5.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Code\POCP-2\src\structure\Var5.vhd
# Compile Entity "Var5"
# Compile Architecture "structual" of Entity "Var5"
# Compile Architecture "behavior" of Entity "Var5"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
comp -include "$dsn\src\TestBench\var5\var5_TB.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: E:\Code\POCP-2\src\TestBench\var5\var5_TB.vhd
# Compile Entity "var5_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "var5_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
asim +access +r TESTBENCH_FOR_var5 
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.3 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.