git clone --depth 1 --no-tags https://github.com/Ly2017To/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604214512
git clone --depth 1 --no-tags https://github.com/Abdelbaset65/Pipelined_RISC-V_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603907410
git clone --depth 1 --no-tags https://github.com/MATHYBALA-02/Special-Task.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598162193
git clone --depth 1 --no-tags https://github.com/metamong6658/Digital-Circuits-Experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598225823
git clone --depth 1 --no-tags https://github.com/induwarasenadheera/32-bit-Single-Cycle-RISCV-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598586518
git clone --depth 1 --no-tags https://github.com/shenyedepisa/BUAA_CO_2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598602370
git clone --depth 1 --no-tags https://github.com/weinijuan/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599060145
git clone --depth 1 --no-tags https://github.com/mgamota2/ECE385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599679844
git clone --depth 1 --no-tags https://github.com/xuao1/COD-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601082639
git clone --depth 1 --no-tags https://github.com/karthdjd/new-assignment-of-vhdl-to-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602436272
git clone --depth 1 --no-tags https://github.com/imoghul/APB_Events.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602307406
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/ecd_master3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602395667
git clone --depth 1 --no-tags https://github.com/riyagupta23/day-3--hamming-code-error-detection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600396644
git clone --depth 1 --no-tags https://github.com/dertovich/APS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598953879
git clone --depth 1 --no-tags https://github.com/Eloquencere/Multiplier-Designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599111965
git clone --depth 1 --no-tags https://github.com/mkgs210/subway_turnstile.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601107048
git clone --depth 1 --no-tags https://github.com/Scienfreak/RISC-V_Processor_Mini_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600772104
git clone --depth 1 --no-tags https://github.com/buyi678/riscv2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600717414
git clone --depth 1 --no-tags https://github.com/AEmreEser/Morse-Code-Processor-Module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601632184
git clone --depth 1 --no-tags https://github.com/ZacharyManzali/CMPEN417.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601727436
git clone --depth 1 --no-tags https://github.com/Ipouyall/ComputerAidedDigitalSystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601747503
git clone --depth 1 --no-tags https://github.com/saiki-69420/Alarm_Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601775392
git clone --depth 1 --no-tags https://github.com/chuncheyang1130/Computer_Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600099296
git clone --depth 1 --no-tags https://github.com/vahe-tech/arty_sv_sampler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598756542
git clone --depth 1 --no-tags https://github.com/omar1405/parameterized-sqrt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602843759
git clone --depth 1 --no-tags https://github.com/Shibmalya/Shibmalya_caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598041545
git clone --depth 1 --no-tags https://github.com/LiamSkirrow/synthesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597590938
git clone --depth 1 --no-tags https://github.com/gsamtz/CS4341-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598317702
git clone --depth 1 --no-tags https://github.com/mng2/slowwormUSB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597632709
git clone --depth 1 --no-tags https://github.com/AneesaTayyab/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598967938
git clone --depth 1 --no-tags https://github.com/bojkovic00/PS-2-keyboard-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598730567
git clone --depth 1 --no-tags https://github.com/Abdulrahmansoliman/ATM--based-bank-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600443244
git clone --depth 1 --no-tags https://github.com/tabrown3/snes-cart-top-level.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600509212
git clone --depth 1 --no-tags https://github.com/alighanbari2002/Computer-Architecture-Course-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600576101
git clone --depth 1 --no-tags https://github.com/William-Qu/ELEC-374.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600515914
git clone --depth 1 --no-tags https://github.com/MHussainR/FPGA-Health-Monitor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597319417
git clone --depth 1 --no-tags https://github.com/SaiRajat2303/HDL-Bits-Challenges.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600198385
git clone --depth 1 --no-tags https://github.com/Jeevanthiruchittampalam/Verilog-Proj-374.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600230667
git clone --depth 1 --no-tags https://github.com/Niranjan-GopaL/ECE-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601317085
git clone --depth 1 --no-tags https://github.com/Johanns123/Projetos-simples-com-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604179118
git clone --depth 1 --no-tags https://github.com/Johanns123/Alarm_with_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604183417
git clone --depth 1 --no-tags https://github.com/ksyuk/HackComputer-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599557393
git clone --depth 1 --no-tags https://github.com/MATHYBALA-02/AMBA-Assignments-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599701444
git clone --depth 1 --no-tags https://github.com/akashdevuni/BASIC-RISC_SPM-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602154179
git clone --depth 1 --no-tags https://github.com/ccontemplator/LED_flash_HLS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602170412
git clone --depth 1 --no-tags https://github.com/Panzer-6/LSI_lab_BoundFlasher.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602363765
git clone --depth 1 --no-tags https://github.com/samuelpriyadarshan/Gray_code_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603183855
git clone --depth 1 --no-tags https://github.com/AmeyKhobragade09/AHB5-AMBA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603323717
git clone --depth 1 --no-tags https://github.com/krishnaachyuth/Inference_engine_for_digit_recognition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604267917
git clone --depth 1 --no-tags https://github.com/UCR-CS161L/Lab03-DatapathControlUnit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601819112
git clone --depth 1 --no-tags https://github.com/rubdelima/MIPS_Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603814062
git clone --depth 1 --no-tags https://github.com/mohammadhasanloo/CAD-CA2-Encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598666256
git clone --depth 1 --no-tags https://github.com/ljames25/Hexadecimal-Stopwatch-in-VHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604090005
git clone --depth 1 --no-tags https://github.com/trieut415/Multimodal-Digital-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603542126
git clone --depth 1 --no-tags https://github.com/PhillipDo/caravel_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603604081
git clone --depth 1 --no-tags https://github.com/KaiLindholm/SISC_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604208611
git clone --depth 1 --no-tags https://github.com/Nima-MJ/3InputPriorityEncoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597827555
git clone --depth 1 --no-tags https://github.com/LinF-PDX/TRON-3TB4-Winter-2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598334781
git clone --depth 1 --no-tags https://github.com/bnupwk/repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598193265
git clone --depth 1 --no-tags https://github.com/learn-cocotb/assignment-1-xor-verification-trupti1408.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598109740
git clone --depth 1 --no-tags https://github.com/Olivwallace/ARQ_I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597576265
git clone --depth 1 --no-tags https://github.com/M-Mashreghi/Booth-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600061149
git clone --depth 1 --no-tags https://github.com/Soumya2754/VSD-HDP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600751766
git clone --depth 1 --no-tags https://github.com/mohamedmakram1/ATM_Machine_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599227352
git clone --depth 1 --no-tags https://github.com/wu1564/DigitalSystemLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599055895
git clone --depth 1 --no-tags https://github.com/Ouldouz-Neysari/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600211086
git clone --depth 1 --no-tags https://github.com/cornell-c2s2/fixedpt-iterative-complex-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600317298
git clone --depth 1 --no-tags https://github.com/HUANsic/16bit_RISC_Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601099004
git clone --depth 1 --no-tags https://github.com/PCH73/Lab01-HammingCode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602920924
git clone --depth 1 --no-tags https://github.com/Karim-Mohamed20/Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602147476
git clone --depth 1 --no-tags https://github.com/yyyenn/NYCU-2022-FALL-ICLAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602193932
git clone --depth 1 --no-tags https://github.com/wierzba100/Verilog-Basys3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603391177
git clone --depth 1 --no-tags https://github.com/William0908/Base_Band-IC-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603390169
git clone --depth 1 --no-tags https://github.com/mestvnvo/FPGA-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598813510
git clone --depth 1 --no-tags https://github.com/ccontemplator/AES128_Verilog-Under-maintenance-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602044212
git clone --depth 1 --no-tags https://github.com/YeisonRP/University.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599382926
git clone --depth 1 --no-tags https://github.com/riyagupta23/day1--johnson_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599483075
git clone --depth 1 --no-tags https://github.com/EdgedSquirrels/111-1-CA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599907590
git clone --depth 1 --no-tags https://github.com/johnathan-convertino-afrl/axis_1553_encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601209449
git clone --depth 1 --no-tags https://github.com/skygreat/demo_mpw_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602553159
git clone --depth 1 --no-tags https://github.com/yassmin267/verilog-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602612057
git clone --depth 1 --no-tags https://github.com/RezaKhoshzaban/RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599130813
git clone --depth 1 --no-tags https://github.com/babiribeiro/UFSCar-EnFi-LD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601392607
git clone --depth 1 --no-tags https://github.com/aravindar888/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602204120
git clone --depth 1 --no-tags https://github.com/daraghmehomar/traffic-light-controler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597933652
git clone --depth 1 --no-tags https://github.com/Vinupriya-2502/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598206488
git clone --depth 1 --no-tags https://github.com/waleedhesham446/Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597532625
git clone --depth 1 --no-tags https://github.com/TreshanAyesh/PegasusCore-riscV-single-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597800310
git clone --depth 1 --no-tags https://github.com/soheilshahrouz/G7_Network_Attached_Encryption_Accelerators.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598349974
git clone --depth 1 --no-tags https://github.com/rah1236/VerilogI2CResponder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597946589
git clone --depth 1 --no-tags https://github.com/aniket-2017/verilog-gate-to-processors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597947083
git clone --depth 1 --no-tags https://github.com/xiaotianbc/sipeed-tang-nano-9K-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603432871
git clone --depth 1 --no-tags https://github.com/sina-tb/Computer-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603109969
git clone --depth 1 --no-tags https://github.com/HassanKhaled11/SPI_With_RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604364109
git clone --depth 1 --no-tags https://github.com/ccontemplator/HMAC-SHA1_Verilog-Under_maintenance-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602072776
git clone --depth 1 --no-tags https://github.com/ccontemplator/I2C_EEPROM_Verilog-Under-maintenance-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602046997
git clone --depth 1 --no-tags https://github.com/abegumnur/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604338150
