Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul  1 23:22:58 2020
| Host         : LAPTOP-8DPQ2NC6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file minisys_timing_summary_routed.rpt -pb minisys_timing_summary_routed.pb -rpx minisys_timing_summary_routed.rpx -warn_on_violation
| Design       : minisys
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 34 register/latch pins with no clock driven by root clock pin: control_0/ALUOp_tmp_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: control_0/ALUOp_tmp_reg[3]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: control_0/FSM_sequential_currentstate_reg[0]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: control_0/FSM_sequential_currentstate_reg[1]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: control_0/FSM_sequential_currentstate_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: control_0/FSM_sequential_nextstate_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: control_0/FSM_sequential_nextstate_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: control_0/FSM_sequential_nextstate_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: exe_0/alu_0/ZeroG_temp_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: exe_0/alu_0/ZeroG_temp_reg[1]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: idecode_0/Itype_temp_reg[0]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: idecode_0/Itype_temp_reg[1]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: idecode_0/Itype_temp_reg[2]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: idecode_0/Itype_temp_reg[3]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: idecode_0/Itype_temp_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ifetc_0/ir_0/RD_temp_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ifetc_0/ir_0/RD_temp_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ifetc_0/ir_0/RD_temp_reg[26]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ifetc_0/ir_0/RD_temp_reg[27]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ifetc_0/ir_0/RD_temp_reg[28]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ifetc_0/ir_0/RD_temp_reg[29]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ifetc_0/ir_0/RD_temp_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ifetc_0/ir_0/RD_temp_reg[30]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ifetc_0/ir_0/RD_temp_reg[31]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ifetc_0/ir_0/RD_temp_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ifetc_0/ir_0/RD_temp_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ifetc_0/ir_0/RD_temp_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 98 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 70 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.190        0.000                      0                  491        0.277        0.000                      0                  491        2.633        0.000                       0                   191  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
fpga_clk           {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk  {0.000 7.143}      14.286          70.000          
  clkfbout_cpuclk  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fpga_clk                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_cpuclk        0.190        0.000                      0                  491        0.277        0.000                      0                  491        6.643        0.000                       0                   187  
  clkfbout_cpuclk                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  cpuclk_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  cpuclk_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  cpuclk_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  cpuclk_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  cpuclk_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  cpuclk_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.643ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            dmemory_0/DR_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_cpuclk rise@14.286ns - clk_out1_cpuclk fall@7.143ns)
  Data Path Delay:        3.807ns  (logic 2.578ns (67.718%)  route 1.229ns (32.282%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.378ns = ( 11.908 - 14.286 ) 
    Source Clock Delay      (SCD):    0.199ns = ( 7.342 - 7.143 ) 
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      7.143     7.143 f  
    U20                                               0.000     7.143 f  fpga_clk (IN)
                         net (fo=0)                   0.000     7.143    cpuclk_0/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         1.024     8.167 f  cpuclk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     9.420    cpuclk_0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590     0.830 f  cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704     2.534    cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.630 f  cpuclk_0/inst/clkout1_buf/O
                         net (fo=121, routed)         2.064     4.695    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.819 r  DO_temp_reg[31]_i_5/O
                         net (fo=1, routed)           0.567     5.385    DO_temp_reg[31]_i_5_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.481 r  DO_temp_reg[31]_i_3/O
                         net (fo=64, routed)          1.861     7.342    dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     9.796 r  dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.229    11.025    dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_2[7]
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.124    11.149 r  dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=1, routed)           0.000    11.149    dmemory_0/foreDR[21]
    SLICE_X9Y48          FDRE                                         r  dmemory_0/DR_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     14.286    14.286 r  
    U20                                               0.000    14.286 r  fpga_clk (IN)
                         net (fo=0)                   0.000    14.286    cpuclk_0/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.890    15.175 r  cpuclk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.356    cpuclk_0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     8.502 r  cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    10.127    cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.218 r  cpuclk_0/inst/clkout1_buf/O
                         net (fo=121, routed)         1.690    11.908    dmemory_0/clk_out1
    SLICE_X9Y48          FDRE                                         r  dmemory_0/DR_reg[21]/C
                         clock pessimism             -0.445    11.463    
                         clock uncertainty           -0.156    11.307    
    SLICE_X9Y48          FDRE (Setup_fdre_C_D)        0.032    11.339    dmemory_0/DR_reg[21]
  -------------------------------------------------------------------
                         required time                         11.339    
                         arrival time                         -11.149    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            dmemory_0/DR_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_cpuclk rise@14.286ns - clk_out1_cpuclk fall@7.143ns)
  Data Path Delay:        3.799ns  (logic 2.578ns (67.864%)  route 1.221ns (32.136%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.379ns = ( 11.907 - 14.286 ) 
    Source Clock Delay      (SCD):    0.199ns = ( 7.342 - 7.143 ) 
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      7.143     7.143 f  
    U20                                               0.000     7.143 f  fpga_clk (IN)
                         net (fo=0)                   0.000     7.143    cpuclk_0/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         1.024     8.167 f  cpuclk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     9.420    cpuclk_0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590     0.830 f  cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704     2.534    cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.630 f  cpuclk_0/inst/clkout1_buf/O
                         net (fo=121, routed)         2.064     4.695    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.819 r  DO_temp_reg[31]_i_5/O
                         net (fo=1, routed)           0.567     5.385    DO_temp_reg[31]_i_5_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.481 r  DO_temp_reg[31]_i_3/O
                         net (fo=64, routed)          1.861     7.342    dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     9.796 r  dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.221    11.017    dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_2[0]
    SLICE_X8Y45          LUT6 (Prop_lut6_I5_O)        0.124    11.141 r  dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=1, routed)           0.000    11.141    dmemory_0/foreDR[14]
    SLICE_X8Y45          FDRE                                         r  dmemory_0/DR_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     14.286    14.286 r  
    U20                                               0.000    14.286 r  fpga_clk (IN)
                         net (fo=0)                   0.000    14.286    cpuclk_0/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.890    15.175 r  cpuclk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.356    cpuclk_0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     8.502 r  cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    10.127    cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.218 r  cpuclk_0/inst/clkout1_buf/O
                         net (fo=121, routed)         1.689    11.907    dmemory_0/clk_out1
    SLICE_X8Y45          FDRE                                         r  dmemory_0/DR_reg[14]/C
                         clock pessimism             -0.445    11.462    
                         clock uncertainty           -0.156    11.306    
    SLICE_X8Y45          FDRE (Setup_fdre_C_D)        0.077    11.383    dmemory_0/DR_reg[14]
  -------------------------------------------------------------------
                         required time                         11.383    
                         arrival time                         -11.141    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            dmemory_0/DR_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_cpuclk rise@14.286ns - clk_out1_cpuclk fall@7.143ns)
  Data Path Delay:        3.798ns  (logic 2.578ns (67.878%)  route 1.220ns (32.122%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.379ns = ( 11.907 - 14.286 ) 
    Source Clock Delay      (SCD):    0.199ns = ( 7.342 - 7.143 ) 
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      7.143     7.143 f  
    U20                                               0.000     7.143 f  fpga_clk (IN)
                         net (fo=0)                   0.000     7.143    cpuclk_0/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         1.024     8.167 f  cpuclk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     9.420    cpuclk_0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590     0.830 f  cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704     2.534    cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.630 f  cpuclk_0/inst/clkout1_buf/O
                         net (fo=121, routed)         2.064     4.695    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.819 r  DO_temp_reg[31]_i_5/O
                         net (fo=1, routed)           0.567     5.385    DO_temp_reg[31]_i_5_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.481 r  DO_temp_reg[31]_i_3/O
                         net (fo=64, routed)          1.861     7.342    dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     9.796 r  dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.220    11.016    dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_2[2]
    SLICE_X8Y45          LUT6 (Prop_lut6_I5_O)        0.124    11.140 r  dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=1, routed)           0.000    11.140    dmemory_0/foreDR[16]
    SLICE_X8Y45          FDRE                                         r  dmemory_0/DR_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     14.286    14.286 r  
    U20                                               0.000    14.286 r  fpga_clk (IN)
                         net (fo=0)                   0.000    14.286    cpuclk_0/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.890    15.175 r  cpuclk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.356    cpuclk_0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     8.502 r  cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    10.127    cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.218 r  cpuclk_0/inst/clkout1_buf/O
                         net (fo=121, routed)         1.689    11.907    dmemory_0/clk_out1
    SLICE_X8Y45          FDRE                                         r  dmemory_0/DR_reg[16]/C
                         clock pessimism             -0.445    11.462    
                         clock uncertainty           -0.156    11.306    
    SLICE_X8Y45          FDRE (Setup_fdre_C_D)        0.081    11.387    dmemory_0/DR_reg[16]
  -------------------------------------------------------------------
                         required time                         11.387    
                         arrival time                         -11.140    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            dmemory_0/DR_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_cpuclk rise@14.286ns - clk_out1_cpuclk fall@7.143ns)
  Data Path Delay:        3.794ns  (logic 2.578ns (67.951%)  route 1.216ns (32.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.559ns = ( 11.726 - 14.286 ) 
    Source Clock Delay      (SCD):    0.006ns = ( 7.149 - 7.143 ) 
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      7.143     7.143 f  
    U20                                               0.000     7.143 f  fpga_clk (IN)
                         net (fo=0)                   0.000     7.143    cpuclk_0/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         1.024     8.167 f  cpuclk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     9.420    cpuclk_0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590     0.830 f  cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704     2.534    cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.630 f  cpuclk_0/inst/clkout1_buf/O
                         net (fo=121, routed)         2.064     4.695    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.819 r  DO_temp_reg[31]_i_5/O
                         net (fo=1, routed)           0.567     5.385    DO_temp_reg[31]_i_5_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.481 r  DO_temp_reg[31]_i_3/O
                         net (fo=64, routed)          1.668     7.149    dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     9.603 r  dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.216    10.819    dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12][6]
    SLICE_X62Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.943 r  dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=1, routed)           0.000    10.943    dmemory_0/foreDR[11]
    SLICE_X62Y53         FDRE                                         r  dmemory_0/DR_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     14.286    14.286 r  
    U20                                               0.000    14.286 r  fpga_clk (IN)
                         net (fo=0)                   0.000    14.286    cpuclk_0/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.890    15.175 r  cpuclk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.356    cpuclk_0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     8.502 r  cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    10.127    cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.218 r  cpuclk_0/inst/clkout1_buf/O
                         net (fo=121, routed)         1.508    11.726    dmemory_0/clk_out1
    SLICE_X62Y53         FDRE                                         r  dmemory_0/DR_reg[11]/C
                         clock pessimism             -0.445    11.282    
                         clock uncertainty           -0.156    11.125    
    SLICE_X62Y53         FDRE (Setup_fdre_C_D)        0.077    11.202    dmemory_0/DR_reg[11]
  -------------------------------------------------------------------
                         required time                         11.202    
                         arrival time                         -10.943    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            dmemory_0/DR_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_cpuclk rise@14.286ns - clk_out1_cpuclk fall@7.143ns)
  Data Path Delay:        3.792ns  (logic 2.578ns (67.989%)  route 1.214ns (32.011%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.557ns = ( 11.728 - 14.286 ) 
    Source Clock Delay      (SCD):    0.014ns = ( 7.157 - 7.143 ) 
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      7.143     7.143 f  
    U20                                               0.000     7.143 f  fpga_clk (IN)
                         net (fo=0)                   0.000     7.143    cpuclk_0/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         1.024     8.167 f  cpuclk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     9.420    cpuclk_0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590     0.830 f  cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704     2.534    cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.630 f  cpuclk_0/inst/clkout1_buf/O
                         net (fo=121, routed)         2.064     4.695    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.819 r  DO_temp_reg[31]_i_5/O
                         net (fo=1, routed)           0.567     5.385    DO_temp_reg[31]_i_5_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.481 r  DO_temp_reg[31]_i_3/O
                         net (fo=64, routed)          1.676     7.157    dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     9.611 r  dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.214    10.825    dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_0[5]
    SLICE_X10Y72         LUT6 (Prop_lut6_I2_O)        0.124    10.949 r  dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=1, routed)           0.000    10.949    dmemory_0/foreDR[28]
    SLICE_X10Y72         FDRE                                         r  dmemory_0/DR_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     14.286    14.286 r  
    U20                                               0.000    14.286 r  fpga_clk (IN)
                         net (fo=0)                   0.000    14.286    cpuclk_0/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.890    15.175 r  cpuclk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.356    cpuclk_0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     8.502 r  cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    10.127    cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.218 r  cpuclk_0/inst/clkout1_buf/O
                         net (fo=121, routed)         1.510    11.728    dmemory_0/clk_out1
    SLICE_X10Y72         FDRE                                         r  dmemory_0/DR_reg[28]/C
                         clock pessimism             -0.445    11.284    
                         clock uncertainty           -0.156    11.127    
    SLICE_X10Y72         FDRE (Setup_fdre_C_D)        0.081    11.208    dmemory_0/DR_reg[28]
  -------------------------------------------------------------------
                         required time                         11.208    
                         arrival time                         -10.949    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            dmemory_0/DR_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_cpuclk rise@14.286ns - clk_out1_cpuclk fall@7.143ns)
  Data Path Delay:        3.765ns  (logic 2.578ns (68.471%)  route 1.187ns (31.529%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.559ns = ( 11.726 - 14.286 ) 
    Source Clock Delay      (SCD):    0.006ns = ( 7.149 - 7.143 ) 
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      7.143     7.143 f  
    U20                                               0.000     7.143 f  fpga_clk (IN)
                         net (fo=0)                   0.000     7.143    cpuclk_0/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         1.024     8.167 f  cpuclk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     9.420    cpuclk_0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590     0.830 f  cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704     2.534    cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.630 f  cpuclk_0/inst/clkout1_buf/O
                         net (fo=121, routed)         2.064     4.695    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.819 r  DO_temp_reg[31]_i_5/O
                         net (fo=1, routed)           0.567     5.385    DO_temp_reg[31]_i_5_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.481 r  DO_temp_reg[31]_i_3/O
                         net (fo=64, routed)          1.668     7.149    dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     9.603 r  dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.187    10.790    dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12][4]
    SLICE_X62Y55         LUT6 (Prop_lut6_I0_O)        0.124    10.914 r  dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           0.000    10.914    dmemory_0/foreDR[9]
    SLICE_X62Y55         FDRE                                         r  dmemory_0/DR_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     14.286    14.286 r  
    U20                                               0.000    14.286 r  fpga_clk (IN)
                         net (fo=0)                   0.000    14.286    cpuclk_0/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.890    15.175 r  cpuclk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.356    cpuclk_0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     8.502 r  cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    10.127    cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.218 r  cpuclk_0/inst/clkout1_buf/O
                         net (fo=121, routed)         1.508    11.726    dmemory_0/clk_out1
    SLICE_X62Y55         FDRE                                         r  dmemory_0/DR_reg[9]/C
                         clock pessimism             -0.445    11.282    
                         clock uncertainty           -0.156    11.125    
    SLICE_X62Y55         FDRE (Setup_fdre_C_D)        0.081    11.206    dmemory_0/DR_reg[9]
  -------------------------------------------------------------------
                         required time                         11.206    
                         arrival time                         -10.914    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            dmemory_0/DR_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_cpuclk rise@14.286ns - clk_out1_cpuclk fall@7.143ns)
  Data Path Delay:        3.667ns  (logic 2.578ns (70.300%)  route 1.089ns (29.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.561ns = ( 11.724 - 14.286 ) 
    Source Clock Delay      (SCD):    0.093ns = ( 7.236 - 7.143 ) 
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      7.143     7.143 f  
    U20                                               0.000     7.143 f  fpga_clk (IN)
                         net (fo=0)                   0.000     7.143    cpuclk_0/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         1.024     8.167 f  cpuclk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     9.420    cpuclk_0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590     0.830 f  cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704     2.534    cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.630 f  cpuclk_0/inst/clkout1_buf/O
                         net (fo=121, routed)         2.064     4.695    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.819 r  DO_temp_reg[31]_i_5/O
                         net (fo=1, routed)           0.567     5.385    DO_temp_reg[31]_i_5_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.481 r  DO_temp_reg[31]_i_3/O
                         net (fo=64, routed)          1.755     7.236    dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     9.690 r  dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.089    10.779    dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_2[5]
    SLICE_X62Y59         LUT6 (Prop_lut6_I5_O)        0.124    10.903 r  dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=1, routed)           0.000    10.903    dmemory_0/foreDR[10]
    SLICE_X62Y59         FDRE                                         r  dmemory_0/DR_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     14.286    14.286 r  
    U20                                               0.000    14.286 r  fpga_clk (IN)
                         net (fo=0)                   0.000    14.286    cpuclk_0/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.890    15.175 r  cpuclk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.356    cpuclk_0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     8.502 r  cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    10.127    cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.218 r  cpuclk_0/inst/clkout1_buf/O
                         net (fo=121, routed)         1.506    11.724    dmemory_0/clk_out1
    SLICE_X62Y59         FDRE                                         r  dmemory_0/DR_reg[10]/C
                         clock pessimism             -0.445    11.280    
                         clock uncertainty           -0.156    11.123    
    SLICE_X62Y59         FDRE (Setup_fdre_C_D)        0.077    11.200    dmemory_0/DR_reg[10]
  -------------------------------------------------------------------
                         required time                         11.200    
                         arrival time                         -10.903    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            dmemory_0/DR_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_cpuclk rise@14.286ns - clk_out1_cpuclk fall@7.143ns)
  Data Path Delay:        3.751ns  (logic 2.578ns (68.724%)  route 1.173ns (31.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.558ns = ( 11.727 - 14.286 ) 
    Source Clock Delay      (SCD):    0.011ns = ( 7.154 - 7.143 ) 
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      7.143     7.143 f  
    U20                                               0.000     7.143 f  fpga_clk (IN)
                         net (fo=0)                   0.000     7.143    cpuclk_0/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         1.024     8.167 f  cpuclk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     9.420    cpuclk_0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590     0.830 f  cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704     2.534    cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.630 f  cpuclk_0/inst/clkout1_buf/O
                         net (fo=121, routed)         2.064     4.695    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.819 r  DO_temp_reg[31]_i_5/O
                         net (fo=1, routed)           0.567     5.385    DO_temp_reg[31]_i_5_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.481 r  DO_temp_reg[31]_i_3/O
                         net (fo=64, routed)          1.673     7.154    dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     9.608 r  dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.173    10.781    dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30][1]
    SLICE_X8Y71          LUT6 (Prop_lut6_I1_O)        0.124    10.905 r  dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[24]_INST_0/O
                         net (fo=1, routed)           0.000    10.905    dmemory_0/foreDR[24]
    SLICE_X8Y71          FDRE                                         r  dmemory_0/DR_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     14.286    14.286 r  
    U20                                               0.000    14.286 r  fpga_clk (IN)
                         net (fo=0)                   0.000    14.286    cpuclk_0/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.890    15.175 r  cpuclk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.356    cpuclk_0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     8.502 r  cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    10.127    cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.218 r  cpuclk_0/inst/clkout1_buf/O
                         net (fo=121, routed)         1.509    11.727    dmemory_0/clk_out1
    SLICE_X8Y71          FDRE                                         r  dmemory_0/DR_reg[24]/C
                         clock pessimism             -0.445    11.283    
                         clock uncertainty           -0.156    11.126    
    SLICE_X8Y71          FDRE (Setup_fdre_C_D)        0.077    11.203    dmemory_0/DR_reg[24]
  -------------------------------------------------------------------
                         required time                         11.203    
                         arrival time                         -10.905    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            dmemory_0/DR_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_cpuclk rise@14.286ns - clk_out1_cpuclk fall@7.143ns)
  Data Path Delay:        3.705ns  (logic 2.578ns (69.577%)  route 1.127ns (30.423%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.560ns = ( 11.725 - 14.286 ) 
    Source Clock Delay      (SCD):    0.007ns = ( 7.150 - 7.143 ) 
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      7.143     7.143 f  
    U20                                               0.000     7.143 f  fpga_clk (IN)
                         net (fo=0)                   0.000     7.143    cpuclk_0/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         1.024     8.167 f  cpuclk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     9.420    cpuclk_0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590     0.830 f  cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704     2.534    cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.630 f  cpuclk_0/inst/clkout1_buf/O
                         net (fo=121, routed)         2.064     4.695    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.819 r  DO_temp_reg[31]_i_5/O
                         net (fo=1, routed)           0.567     5.385    DO_temp_reg[31]_i_5_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.481 r  DO_temp_reg[31]_i_3/O
                         net (fo=64, routed)          1.669     7.150    dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     9.604 r  dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.127    10.731    dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[2]
    SLICE_X9Y72          LUT6 (Prop_lut6_I0_O)        0.124    10.855 r  dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[25]_INST_0/O
                         net (fo=1, routed)           0.000    10.855    dmemory_0/foreDR[25]
    SLICE_X9Y72          FDRE                                         r  dmemory_0/DR_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     14.286    14.286 r  
    U20                                               0.000    14.286 r  fpga_clk (IN)
                         net (fo=0)                   0.000    14.286    cpuclk_0/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.890    15.175 r  cpuclk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.356    cpuclk_0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     8.502 r  cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    10.127    cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.218 r  cpuclk_0/inst/clkout1_buf/O
                         net (fo=121, routed)         1.507    11.725    dmemory_0/clk_out1
    SLICE_X9Y72          FDRE                                         r  dmemory_0/DR_reg[25]/C
                         clock pessimism             -0.445    11.281    
                         clock uncertainty           -0.156    11.124    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)        0.031    11.155    dmemory_0/DR_reg[25]
  -------------------------------------------------------------------
                         required time                         11.155    
                         arrival time                         -10.855    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            dmemory_0/DR_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_cpuclk rise@14.286ns - clk_out1_cpuclk fall@7.143ns)
  Data Path Delay:        3.745ns  (logic 2.578ns (68.836%)  route 1.167ns (31.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.561ns = ( 11.724 - 14.286 ) 
    Source Clock Delay      (SCD):    0.007ns = ( 7.150 - 7.143 ) 
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      7.143     7.143 f  
    U20                                               0.000     7.143 f  fpga_clk (IN)
                         net (fo=0)                   0.000     7.143    cpuclk_0/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         1.024     8.167 f  cpuclk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     9.420    cpuclk_0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590     0.830 f  cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704     2.534    cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.630 f  cpuclk_0/inst/clkout1_buf/O
                         net (fo=121, routed)         2.064     4.695    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.819 r  DO_temp_reg[31]_i_5/O
                         net (fo=1, routed)           0.567     5.385    DO_temp_reg[31]_i_5_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.481 r  DO_temp_reg[31]_i_3/O
                         net (fo=64, routed)          1.669     7.150    dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     9.604 r  dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.167    10.771    dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[3]
    SLICE_X8Y73          LUT6 (Prop_lut6_I0_O)        0.124    10.895 r  dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=1, routed)           0.000    10.895    dmemory_0/foreDR[26]
    SLICE_X8Y73          FDRE                                         r  dmemory_0/DR_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     14.286    14.286 r  
    U20                                               0.000    14.286 r  fpga_clk (IN)
                         net (fo=0)                   0.000    14.286    cpuclk_0/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.890    15.175 r  cpuclk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.356    cpuclk_0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     8.502 r  cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    10.127    cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.218 r  cpuclk_0/inst/clkout1_buf/O
                         net (fo=121, routed)         1.506    11.724    dmemory_0/clk_out1
    SLICE_X8Y73          FDRE                                         r  dmemory_0/DR_reg[26]/C
                         clock pessimism             -0.445    11.280    
                         clock uncertainty           -0.156    11.123    
    SLICE_X8Y73          FDRE (Setup_fdre_C_D)        0.077    11.200    dmemory_0/DR_reg[26]
  -------------------------------------------------------------------
                         required time                         11.200    
                         arrival time                         -10.895    
  -------------------------------------------------------------------
                         slack                                  0.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 ifetc_0/pc_0/DO_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            ifetc_0/pc_0/DO_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@7.143ns - clk_out1_cpuclk fall@7.143ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.565%)  route 0.182ns (49.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.021ns = ( 8.164 - 7.143 ) 
    Source Clock Delay      (SCD):    0.451ns = ( 7.594 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      7.143     7.143 f  
    U20                                               0.000     7.143 f  fpga_clk (IN)
                         net (fo=0)                   0.000     7.143    cpuclk_0/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.252     7.395 f  cpuclk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     7.835    cpuclk_0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     5.497 f  cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     6.007    cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.033 f  cpuclk_0/inst/clkout1_buf/O
                         net (fo=121, routed)         0.710     6.743    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     6.788 r  DO_temp_reg[31]_i_5/O
                         net (fo=1, routed)           0.214     7.002    DO_temp_reg[31]_i_5_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     7.028 r  DO_temp_reg[31]_i_3/O
                         net (fo=64, routed)          0.567     7.594    ifetc_0/pc_0/CLK
    SLICE_X37Y59         FDRE                                         r  ifetc_0/pc_0/DO_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.141     7.735 r  ifetc_0/pc_0/DO_temp_reg[0]/Q
                         net (fo=3, routed)           0.182     7.917    control_0/DO_temp_reg[0][0]
    SLICE_X37Y59         LUT4 (Prop_lut4_I3_O)        0.045     7.962 r  control_0/DO_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.962    ifetc_0/pc_0/D[0]
    SLICE_X37Y59         FDRE                                         r  ifetc_0/pc_0/DO_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      7.143     7.143 f  
    U20                                               0.000     7.143 f  fpga_clk (IN)
                         net (fo=0)                   0.000     7.143    cpuclk_0/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.442     7.584 f  cpuclk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     8.066    cpuclk_0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     5.408 f  cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     5.964    cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.993 f  cpuclk_0/inst/clkout1_buf/O
                         net (fo=121, routed)         1.010     7.003    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     7.059 r  DO_temp_reg[31]_i_5/O
                         net (fo=1, routed)           0.238     7.297    DO_temp_reg[31]_i_5_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.326 r  DO_temp_reg[31]_i_3/O
                         net (fo=64, routed)          0.838     8.164    ifetc_0/pc_0/CLK
    SLICE_X37Y59         FDRE                                         r  ifetc_0/pc_0/DO_temp_reg[0]/C
                         clock pessimism             -0.569     7.594    
    SLICE_X37Y59         FDRE (Hold_fdre_C_D)         0.091     7.685    ifetc_0/pc_0/DO_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.685    
                         arrival time                           7.962    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 ifetc_0/ir_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            ifetc_0/ir_0/RD_temp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.209ns (33.591%)  route 0.413ns (66.409%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk_0/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  cpuclk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    cpuclk_0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.646 r  cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.136    cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.110 r  cpuclk_0/inst/clkout1_buf/O
                         net (fo=121, routed)         0.633    -0.477    ifetc_0/ir_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y32         FDRE                                         r  ifetc_0/ir_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.313 r  ifetc_0/ir_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=27, routed)          0.413     0.100    ifetc_0/ir_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y23          LUT6 (Prop_lut6_I4_O)        0.045     0.145 r  ifetc_0/ir_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=1, routed)           0.000     0.145    ifetc_0/ir_0/RDfrIM[10]
    SLICE_X8Y23          FDRE                                         r  ifetc_0/ir_0/RD_temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk_0/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.442     0.442 r  cpuclk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.923    cpuclk_0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.734 r  cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.179    cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.150 r  cpuclk_0/inst/clkout1_buf/O
                         net (fo=121, routed)         0.899    -0.251    ifetc_0/ir_0/clk_out1
    SLICE_X8Y23          FDRE                                         r  ifetc_0/ir_0/RD_temp_reg[10]/C
                         clock pessimism             -0.198    -0.449    
    SLICE_X8Y23          FDRE (Hold_fdre_C_D)         0.120    -0.329    ifetc_0/ir_0/RD_temp_reg[10]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 ifetc_0/ir_0/RD_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            exe_0/ext_0/Ext_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.141ns (18.606%)  route 0.617ns (81.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk_0/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  cpuclk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    cpuclk_0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.646 r  cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.136    cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.110 r  cpuclk_0/inst/clkout1_buf/O
                         net (fo=121, routed)         0.634    -0.476    ifetc_0/ir_0/clk_out1
    SLICE_X22Y36         FDRE                                         r  ifetc_0/ir_0/RD_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  ifetc_0/ir_0/RD_temp_reg[3]/Q
                         net (fo=9, routed)           0.617     0.282    exe_0/ext_0/D[3]
    SLICE_X46Y55         FDRE                                         r  exe_0/ext_0/Ext_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk_0/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.442     0.442 r  cpuclk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.923    cpuclk_0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.734 r  cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.179    cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.150 r  cpuclk_0/inst/clkout1_buf/O
                         net (fo=121, routed)         0.835    -0.315    exe_0/ext_0/clk_out1
    SLICE_X46Y55         FDRE                                         r  exe_0/ext_0/Ext_temp_reg[3]/C
                         clock pessimism              0.035    -0.281    
    SLICE_X46Y55         FDRE (Hold_fdre_C_D)         0.063    -0.218    exe_0/ext_0/Ext_temp_reg[3]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 ifetc_0/ir_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            ifetc_0/ir_0/RD_temp_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.209ns (31.800%)  route 0.448ns (68.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk_0/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  cpuclk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    cpuclk_0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.646 r  cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.136    cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.110 r  cpuclk_0/inst/clkout1_buf/O
                         net (fo=121, routed)         0.633    -0.477    ifetc_0/ir_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y32         FDRE                                         r  ifetc_0/ir_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.313 r  ifetc_0/ir_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=27, routed)          0.448     0.135    ifetc_0/ir_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y23          LUT6 (Prop_lut6_I4_O)        0.045     0.180 r  ifetc_0/ir_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0/O
                         net (fo=1, routed)           0.000     0.180    ifetc_0/ir_0/RDfrIM[12]
    SLICE_X8Y23          FDRE                                         r  ifetc_0/ir_0/RD_temp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk_0/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.442     0.442 r  cpuclk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.923    cpuclk_0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.734 r  cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.179    cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.150 r  cpuclk_0/inst/clkout1_buf/O
                         net (fo=121, routed)         0.899    -0.251    ifetc_0/ir_0/clk_out1
    SLICE_X8Y23          FDRE                                         r  ifetc_0/ir_0/RD_temp_reg[12]/C
                         clock pessimism             -0.198    -0.449    
    SLICE_X8Y23          FDRE (Hold_fdre_C_D)         0.121    -0.328    ifetc_0/ir_0/RD_temp_reg[12]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 ifetc_0/pc_0/DO_temp_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            ifetc_0/pc_0/DO_temp_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@7.143ns - clk_out1_cpuclk fall@7.143ns)
  Data Path Delay:        0.644ns  (logic 0.383ns (59.490%)  route 0.261ns (40.510%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.021ns = ( 8.164 - 7.143 ) 
    Source Clock Delay      (SCD):    0.451ns = ( 7.594 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      7.143     7.143 f  
    U20                                               0.000     7.143 f  fpga_clk (IN)
                         net (fo=0)                   0.000     7.143    cpuclk_0/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.252     7.395 f  cpuclk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     7.835    cpuclk_0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     5.497 f  cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     6.007    cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.033 f  cpuclk_0/inst/clkout1_buf/O
                         net (fo=121, routed)         0.710     6.743    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     6.788 r  DO_temp_reg[31]_i_5/O
                         net (fo=1, routed)           0.214     7.002    DO_temp_reg[31]_i_5_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     7.028 r  DO_temp_reg[31]_i_3/O
                         net (fo=64, routed)          0.567     7.594    ifetc_0/pc_0/CLK
    SLICE_X34Y58         FDRE                                         r  ifetc_0/pc_0/DO_temp_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDRE (Prop_fdre_C_Q)         0.164     7.758 r  ifetc_0/pc_0/DO_temp_reg[19]/Q
                         net (fo=2, routed)           0.063     7.822    ifetc_0/npc_0/Q[18]
    SLICE_X35Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     7.933 r  ifetc_0/npc_0/PC4_carry__3/O[2]
                         net (fo=4, routed)           0.197     8.130    ifetc_0/npc_0/DO_temp_reg[20][2]
    SLICE_X34Y58         LUT6 (Prop_lut6_I4_O)        0.108     8.238 r  ifetc_0/npc_0/DO_temp[19]_i_1/O
                         net (fo=1, routed)           0.000     8.238    ifetc_0/pc_0/D[19]
    SLICE_X34Y58         FDRE                                         r  ifetc_0/pc_0/DO_temp_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      7.143     7.143 f  
    U20                                               0.000     7.143 f  fpga_clk (IN)
                         net (fo=0)                   0.000     7.143    cpuclk_0/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.442     7.584 f  cpuclk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     8.066    cpuclk_0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     5.408 f  cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     5.964    cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.993 f  cpuclk_0/inst/clkout1_buf/O
                         net (fo=121, routed)         1.010     7.003    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     7.059 r  DO_temp_reg[31]_i_5/O
                         net (fo=1, routed)           0.238     7.297    DO_temp_reg[31]_i_5_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.326 r  DO_temp_reg[31]_i_3/O
                         net (fo=64, routed)          0.838     8.164    ifetc_0/pc_0/CLK
    SLICE_X34Y58         FDRE                                         r  ifetc_0/pc_0/DO_temp_reg[19]/C
                         clock pessimism             -0.569     7.594    
    SLICE_X34Y58         FDRE (Hold_fdre_C_D)         0.121     7.715    ifetc_0/pc_0/DO_temp_reg[19]
  -------------------------------------------------------------------
                         required time                         -7.715    
                         arrival time                           8.238    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 control_0/FSM_sequential_currentstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            ifetc_0/ir_0/RD_temp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.090%)  route 0.656ns (77.910%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk_0/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  cpuclk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    cpuclk_0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.646 r  cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.136    cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.110 r  cpuclk_0/inst/clkout1_buf/O
                         net (fo=121, routed)         0.567    -0.544    control_0/clk_out1
    SLICE_X40Y51         FDRE                                         r  control_0/FSM_sequential_currentstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  control_0/FSM_sequential_currentstate_reg[0]/Q
                         net (fo=14, routed)          0.249    -0.154    control_0/currentstate[0]
    SLICE_X42Y50         LUT2 (Prop_lut2_I0_O)        0.045    -0.109 r  control_0/RD_temp[31]_i_1/O
                         net (fo=32, routed)          0.407     0.298    ifetc_0/ir_0/E[0]
    SLICE_X46Y36         FDRE                                         r  ifetc_0/ir_0/RD_temp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk_0/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.442     0.442 r  cpuclk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.923    cpuclk_0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.734 r  cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.179    cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.150 r  cpuclk_0/inst/clkout1_buf/O
                         net (fo=121, routed)         0.900    -0.250    ifetc_0/ir_0/clk_out1
    SLICE_X46Y36         FDRE                                         r  ifetc_0/ir_0/RD_temp_reg[0]/C
                         clock pessimism              0.035    -0.216    
    SLICE_X46Y36         FDRE (Hold_fdre_C_CE)       -0.016    -0.232    ifetc_0/ir_0/RD_temp_reg[0]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 ifetc_0/pc_0/DO_temp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            ifetc_0/pc_0/DO_temp_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@7.143ns - clk_out1_cpuclk fall@7.143ns)
  Data Path Delay:        0.643ns  (logic 0.359ns (55.828%)  route 0.284ns (44.172%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.022ns = ( 8.165 - 7.143 ) 
    Source Clock Delay      (SCD):    0.452ns = ( 7.595 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      7.143     7.143 f  
    U20                                               0.000     7.143 f  fpga_clk (IN)
                         net (fo=0)                   0.000     7.143    cpuclk_0/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.252     7.395 f  cpuclk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     7.835    cpuclk_0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     5.497 f  cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     6.007    cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.033 f  cpuclk_0/inst/clkout1_buf/O
                         net (fo=121, routed)         0.710     6.743    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     6.788 r  DO_temp_reg[31]_i_5/O
                         net (fo=1, routed)           0.214     7.002    DO_temp_reg[31]_i_5_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     7.028 r  DO_temp_reg[31]_i_3/O
                         net (fo=64, routed)          0.568     7.595    ifetc_0/pc_0/CLK
    SLICE_X37Y56         FDRE                                         r  ifetc_0/pc_0/DO_temp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.141     7.736 r  ifetc_0/pc_0/DO_temp_reg[12]/Q
                         net (fo=17, routed)          0.121     7.857    ifetc_0/npc_0/Q[11]
    SLICE_X35Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     7.965 r  ifetc_0/npc_0/PC4_carry__1/O[3]
                         net (fo=4, routed)           0.163     8.128    ifetc_0/npc_0/DO_temp_reg[12][3]
    SLICE_X37Y56         LUT6 (Prop_lut6_I4_O)        0.110     8.238 r  ifetc_0/npc_0/DO_temp[12]_i_1/O
                         net (fo=1, routed)           0.000     8.238    ifetc_0/pc_0/D[12]
    SLICE_X37Y56         FDRE                                         r  ifetc_0/pc_0/DO_temp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      7.143     7.143 f  
    U20                                               0.000     7.143 f  fpga_clk (IN)
                         net (fo=0)                   0.000     7.143    cpuclk_0/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.442     7.584 f  cpuclk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     8.066    cpuclk_0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     5.408 f  cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     5.964    cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.993 f  cpuclk_0/inst/clkout1_buf/O
                         net (fo=121, routed)         1.010     7.003    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056     7.059 r  DO_temp_reg[31]_i_5/O
                         net (fo=1, routed)           0.238     7.297    DO_temp_reg[31]_i_5_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.326 r  DO_temp_reg[31]_i_3/O
                         net (fo=64, routed)          0.839     8.165    ifetc_0/pc_0/CLK
    SLICE_X37Y56         FDRE                                         r  ifetc_0/pc_0/DO_temp_reg[12]/C
                         clock pessimism             -0.569     7.595    
    SLICE_X37Y56         FDRE (Hold_fdre_C_D)         0.091     7.686    ifetc_0/pc_0/DO_temp_reg[12]
  -------------------------------------------------------------------
                         required time                         -7.686    
                         arrival time                           8.238    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 ifetc_0/ir_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            ifetc_0/ir_0/RD_temp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.209ns (29.679%)  route 0.495ns (70.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk_0/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  cpuclk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    cpuclk_0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.646 r  cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.136    cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.110 r  cpuclk_0/inst/clkout1_buf/O
                         net (fo=121, routed)         0.633    -0.477    ifetc_0/ir_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y32         FDRE                                         r  ifetc_0/ir_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.313 r  ifetc_0/ir_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=27, routed)          0.495     0.182    ifetc_0/ir_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y23          LUT6 (Prop_lut6_I4_O)        0.045     0.227 r  ifetc_0/ir_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           0.000     0.227    ifetc_0/ir_0/RDfrIM[8]
    SLICE_X8Y23          FDRE                                         r  ifetc_0/ir_0/RD_temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk_0/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.442     0.442 r  cpuclk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.923    cpuclk_0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.734 r  cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.179    cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.150 r  cpuclk_0/inst/clkout1_buf/O
                         net (fo=121, routed)         0.899    -0.251    ifetc_0/ir_0/clk_out1
    SLICE_X8Y23          FDRE                                         r  ifetc_0/ir_0/RD_temp_reg[8]/C
                         clock pessimism             -0.198    -0.449    
    SLICE_X8Y23          FDRE (Hold_fdre_C_D)         0.121    -0.328    ifetc_0/ir_0/RD_temp_reg[8]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 ifetc_0/ir_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            ifetc_0/ir_0/RD_temp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.209ns (29.559%)  route 0.498ns (70.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk_0/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  cpuclk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    cpuclk_0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.646 r  cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.136    cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.110 r  cpuclk_0/inst/clkout1_buf/O
                         net (fo=121, routed)         0.633    -0.477    ifetc_0/ir_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y32         FDRE                                         r  ifetc_0/ir_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.313 r  ifetc_0/ir_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=27, routed)          0.498     0.185    ifetc_0/ir_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y21          LUT6 (Prop_lut6_I4_O)        0.045     0.230 r  ifetc_0/ir_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=1, routed)           0.000     0.230    ifetc_0/ir_0/RDfrIM[13]
    SLICE_X8Y21          FDRE                                         r  ifetc_0/ir_0/RD_temp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk_0/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.442     0.442 r  cpuclk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.923    cpuclk_0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.734 r  cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.179    cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.150 r  cpuclk_0/inst/clkout1_buf/O
                         net (fo=121, routed)         0.902    -0.248    ifetc_0/ir_0/clk_out1
    SLICE_X8Y21          FDRE                                         r  ifetc_0/ir_0/RD_temp_reg[13]/C
                         clock pessimism             -0.198    -0.446    
    SLICE_X8Y21          FDRE (Hold_fdre_C_D)         0.120    -0.326    ifetc_0/ir_0/RD_temp_reg[13]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 ifetc_0/ir_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            ifetc_0/ir_0/RD_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.209ns (29.022%)  route 0.511ns (70.978%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk_0/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  cpuclk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    cpuclk_0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.646 r  cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.136    cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.110 r  cpuclk_0/inst/clkout1_buf/O
                         net (fo=121, routed)         0.633    -0.477    ifetc_0/ir_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y32         FDRE                                         r  ifetc_0/ir_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.313 r  ifetc_0/ir_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=27, routed)          0.511     0.198    ifetc_0/ir_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y22          LUT6 (Prop_lut6_I4_O)        0.045     0.243 r  ifetc_0/ir_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.000     0.243    ifetc_0/ir_0/RDfrIM[6]
    SLICE_X8Y22          FDRE                                         r  ifetc_0/ir_0/RD_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk_0/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.442     0.442 r  cpuclk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.923    cpuclk_0/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.734 r  cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.179    cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.150 r  cpuclk_0/inst/clkout1_buf/O
                         net (fo=121, routed)         0.901    -0.249    ifetc_0/ir_0/clk_out1
    SLICE_X8Y22          FDRE                                         r  ifetc_0/ir_0/RD_temp_reg[6]/C
                         clock pessimism             -0.198    -0.447    
    SLICE_X8Y22          FDRE (Hold_fdre_C_D)         0.120    -0.327    ifetc_0/ir_0/RD_temp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                           0.243    
  -------------------------------------------------------------------
                         slack                                  0.570    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 7.143 }
Period(ns):         14.286
Sources:            { cpuclk_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         14.286      11.342     RAMB18_X0Y25    idecode_0/rf_0/regs_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         14.286      11.342     RAMB18_X0Y25    idecode_0/rf_0/regs_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         14.286      11.342     RAMB18_X0Y24    idecode_0/rf_0/regs_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         14.286      11.342     RAMB18_X0Y24    idecode_0/rf_0/regs_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.286      11.710     RAMB36_X0Y13    dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         14.286      11.710     RAMB36_X0Y13    dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.286      11.710     RAMB36_X0Y15    dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         14.286      11.710     RAMB36_X0Y15    dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.286      11.710     RAMB36_X1Y11    dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         14.286      11.710     RAMB36_X1Y11    dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       14.286      145.714    PLLE2_ADV_X0Y1  cpuclk_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X8Y23     ifetc_0/ir_0/RD_temp_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X8Y23     ifetc_0/ir_0/RD_temp_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X62Y30    ifetc_0/ir_0/RD_temp_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X62Y30    ifetc_0/ir_0/RD_temp_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X62Y30    ifetc_0/ir_0/RD_temp_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X62Y30    ifetc_0/ir_0/RD_temp_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X62Y20    ifetc_0/ir_0/RD_temp_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X62Y20    ifetc_0/ir_0/RD_temp_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X62Y20    ifetc_0/ir_0/RD_temp_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X62Y20    ifetc_0/ir_0/RD_temp_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X37Y59    ifetc_0/pc_0/DO_temp_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X34Y59    ifetc_0/pc_0/DO_temp_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X34Y59    ifetc_0/pc_0/DO_temp_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X34Y60    ifetc_0/pc_0/DO_temp_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X34Y60    ifetc_0/pc_0/DO_temp_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X37Y60    ifetc_0/pc_0/DO_temp_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X37Y60    ifetc_0/pc_0/DO_temp_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X37Y60    ifetc_0/pc_0/DO_temp_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X34Y60    ifetc_0/pc_0/DO_temp_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X60Y61    dmemory_0/datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { cpuclk_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4   cpuclk_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  cpuclk_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  cpuclk_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y1  cpuclk_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y1  cpuclk_0/inst/plle2_adv_inst/CLKFBOUT



