{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1629132841616 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629132841628 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 16 22:24:01 2021 " "Processing started: Mon Aug 16 22:24:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629132841628 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629132841628 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC -c IITB_RISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC -c IITB_RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629132841629 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1629132842586 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1629132842586 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IITB_RISC.v(317) " "Verilog HDL information at IITB_RISC.v(317): always construct contains both blocking and non-blocking assignments" {  } { { "IITB_RISC.v" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISC.v" 317 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1629132856209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iitb_risc.v 1 1 " "Found 1 design units, including 1 entities, in source file iitb_risc.v" { { "Info" "ISGN_ENTITY_NAME" "1 IITB_RISC " "Found entity 1: IITB_RISC" {  } { { "IITB_RISC.v" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629132856213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629132856213 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IITB_RISCBP.v(182) " "Verilog HDL information at IITB_RISCBP.v(182): always construct contains both blocking and non-blocking assignments" {  } { { "IITB_RISCBP.v" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v" 182 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1629132856218 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IITB_RISCBP.v(480) " "Verilog HDL information at IITB_RISCBP.v(480): always construct contains both blocking and non-blocking assignments" {  } { { "IITB_RISCBP.v" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v" 480 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1629132856224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iitb_riscbp.v 1 1 " "Found 1 design units, including 1 entities, in source file iitb_riscbp.v" { { "Info" "ISGN_ENTITY_NAME" "1 IITB_RISCBP " "Found entity 1: IITB_RISCBP" {  } { { "IITB_RISCBP.v" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629132856225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629132856225 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IITB_RISCBP " "Elaborating entity \"IITB_RISCBP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1629132856447 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ex_MEM_Imm IITB_RISCBP.v(10) " "Verilog HDL or VHDL warning at IITB_RISCBP.v(10): object \"Ex_MEM_Imm\" assigned a value but never read" {  } { { "IITB_RISCBP.v" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1629132856452 "|IITB_RISCBP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RR_EX_H IITB_RISCBP.v(16) " "Verilog HDL or VHDL warning at IITB_RISCBP.v(16): object \"RR_EX_H\" assigned a value but never read" {  } { { "IITB_RISCBP.v" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1629132856453 "|IITB_RISCBP"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "EX_MEM_H IITB_RISCBP.v(16) " "Verilog HDL warning at IITB_RISCBP.v(16): object EX_MEM_H used but never assigned" {  } { { "IITB_RISCBP.v" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v" 16 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1629132856453 "|IITB_RISCBP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "itsthatcase IITB_RISCBP.v(22) " "Verilog HDL or VHDL warning at IITB_RISCBP.v(22): object \"itsthatcase\" assigned a value but never read" {  } { { "IITB_RISCBP.v" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1629132856460 "|IITB_RISCBP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 1 IITB_RISCBP.v(47) " "Verilog HDL assignment warning at IITB_RISCBP.v(47): truncated value with size 17 to match size of target (1)" {  } { { "IITB_RISCBP.v" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629132856464 "|IITB_RISCBP"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "BHT IITB_RISCBP.v(44) " "Verilog HDL warning at IITB_RISCBP.v(44): initial value for variable BHT should be constant" {  } { { "IITB_RISCBP.v" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v" 44 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1629132856470 "|IITB_RISCBP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 IITB_RISCBP.v(204) " "Verilog HDL assignment warning at IITB_RISCBP.v(204): truncated value with size 32 to match size of target (4)" {  } { { "IITB_RISCBP.v" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629132856488 "|IITB_RISCBP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 IITB_RISCBP.v(212) " "Verilog HDL assignment warning at IITB_RISCBP.v(212): truncated value with size 32 to match size of target (16)" {  } { { "IITB_RISCBP.v" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629132856491 "|IITB_RISCBP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 IITB_RISCBP.v(224) " "Verilog HDL assignment warning at IITB_RISCBP.v(224): truncated value with size 32 to match size of target (4)" {  } { { "IITB_RISCBP.v" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629132856491 "|IITB_RISCBP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 17 IITB_RISCBP.v(231) " "Verilog HDL assignment warning at IITB_RISCBP.v(231): truncated value with size 33 to match size of target (17)" {  } { { "IITB_RISCBP.v" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629132856494 "|IITB_RISCBP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 IITB_RISCBP.v(234) " "Verilog HDL assignment warning at IITB_RISCBP.v(234): truncated value with size 32 to match size of target (4)" {  } { { "IITB_RISCBP.v" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629132856495 "|IITB_RISCBP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 17 IITB_RISCBP.v(238) " "Verilog HDL assignment warning at IITB_RISCBP.v(238): truncated value with size 33 to match size of target (17)" {  } { { "IITB_RISCBP.v" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629132856495 "|IITB_RISCBP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 IITB_RISCBP.v(239) " "Verilog HDL assignment warning at IITB_RISCBP.v(239): truncated value with size 32 to match size of target (4)" {  } { { "IITB_RISCBP.v" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629132856495 "|IITB_RISCBP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 17 IITB_RISCBP.v(242) " "Verilog HDL assignment warning at IITB_RISCBP.v(242): truncated value with size 33 to match size of target (17)" {  } { { "IITB_RISCBP.v" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629132856496 "|IITB_RISCBP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 17 IITB_RISCBP.v(248) " "Verilog HDL assignment warning at IITB_RISCBP.v(248): truncated value with size 33 to match size of target (17)" {  } { { "IITB_RISCBP.v" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629132856496 "|IITB_RISCBP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 IITB_RISCBP.v(249) " "Verilog HDL assignment warning at IITB_RISCBP.v(249): truncated value with size 32 to match size of target (4)" {  } { { "IITB_RISCBP.v" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629132856496 "|IITB_RISCBP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 IITB_RISCBP.v(250) " "Verilog HDL assignment warning at IITB_RISCBP.v(250): truncated value with size 32 to match size of target (4)" {  } { { "IITB_RISCBP.v" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629132856497 "|IITB_RISCBP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 IITB_RISCBP.v(256) " "Verilog HDL assignment warning at IITB_RISCBP.v(256): truncated value with size 32 to match size of target (16)" {  } { { "IITB_RISCBP.v" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629132856499 "|IITB_RISCBP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 IITB_RISCBP.v(314) " "Verilog HDL assignment warning at IITB_RISCBP.v(314): truncated value with size 32 to match size of target (4)" {  } { { "IITB_RISCBP.v" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629132856501 "|IITB_RISCBP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 IITB_RISCBP.v(327) " "Verilog HDL assignment warning at IITB_RISCBP.v(327): truncated value with size 32 to match size of target (16)" {  } { { "IITB_RISCBP.v" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629132856504 "|IITB_RISCBP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 IITB_RISCBP.v(339) " "Verilog HDL assignment warning at IITB_RISCBP.v(339): truncated value with size 32 to match size of target (16)" {  } { { "IITB_RISCBP.v" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629132856504 "|IITB_RISCBP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 IITB_RISCBP.v(352) " "Verilog HDL assignment warning at IITB_RISCBP.v(352): truncated value with size 32 to match size of target (16)" {  } { { "IITB_RISCBP.v" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629132856505 "|IITB_RISCBP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 17 IITB_RISCBP.v(357) " "Verilog HDL assignment warning at IITB_RISCBP.v(357): truncated value with size 33 to match size of target (17)" {  } { { "IITB_RISCBP.v" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629132856505 "|IITB_RISCBP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 IITB_RISCBP.v(360) " "Verilog HDL assignment warning at IITB_RISCBP.v(360): truncated value with size 32 to match size of target (4)" {  } { { "IITB_RISCBP.v" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629132856505 "|IITB_RISCBP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 17 IITB_RISCBP.v(364) " "Verilog HDL assignment warning at IITB_RISCBP.v(364): truncated value with size 33 to match size of target (17)" {  } { { "IITB_RISCBP.v" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629132856506 "|IITB_RISCBP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 IITB_RISCBP.v(365) " "Verilog HDL assignment warning at IITB_RISCBP.v(365): truncated value with size 32 to match size of target (4)" {  } { { "IITB_RISCBP.v" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629132856506 "|IITB_RISCBP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 17 IITB_RISCBP.v(368) " "Verilog HDL assignment warning at IITB_RISCBP.v(368): truncated value with size 33 to match size of target (17)" {  } { { "IITB_RISCBP.v" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629132856507 "|IITB_RISCBP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 17 IITB_RISCBP.v(374) " "Verilog HDL assignment warning at IITB_RISCBP.v(374): truncated value with size 33 to match size of target (17)" {  } { { "IITB_RISCBP.v" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629132856507 "|IITB_RISCBP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 IITB_RISCBP.v(375) " "Verilog HDL assignment warning at IITB_RISCBP.v(375): truncated value with size 32 to match size of target (4)" {  } { { "IITB_RISCBP.v" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629132856507 "|IITB_RISCBP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 IITB_RISCBP.v(376) " "Verilog HDL assignment warning at IITB_RISCBP.v(376): truncated value with size 32 to match size of target (4)" {  } { { "IITB_RISCBP.v" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629132856508 "|IITB_RISCBP"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "IITB_RISCBP.v(495) " "Verilog HDL Case Statement information at IITB_RISCBP.v(495): all case item expressions in this case statement are onehot" {  } { { "IITB_RISCBP.v" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v" 495 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1629132856597 "|IITB_RISCBP"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "IITB_RISCBP.v(847) " "Verilog HDL Case Statement information at IITB_RISCBP.v(847): all case item expressions in this case statement are onehot" {  } { { "IITB_RISCBP.v" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v" 847 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1629132856601 "|IITB_RISCBP"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "IITB_RISCBP.v(877) " "Verilog HDL Case Statement warning at IITB_RISCBP.v(877): case item expression never matches the case expression" {  } { { "IITB_RISCBP.v" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v" 877 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1629132856604 "|IITB_RISCBP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "iMem.data_a 0 IITB_RISCBP.v(19) " "Net \"iMem.data_a\" at IITB_RISCBP.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "IITB_RISCBP.v" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1629132856662 "|IITB_RISCBP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "iMem.waddr_a 0 IITB_RISCBP.v(19) " "Net \"iMem.waddr_a\" at IITB_RISCBP.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "IITB_RISCBP.v" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1629132856662 "|IITB_RISCBP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "EX_MEM_H 0 IITB_RISCBP.v(16) " "Net \"EX_MEM_H\" at IITB_RISCBP.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "IITB_RISCBP.v" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1629132856662 "|IITB_RISCBP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "iMem.we_a 0 IITB_RISCBP.v(19) " "Net \"iMem.we_a\" at IITB_RISCBP.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "IITB_RISCBP.v" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1629132856662 "|IITB_RISCBP"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Reg_rtl_1 " "Inferred RAM node \"Reg_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1629132857775 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "iMem " "RAM logic \"iMem\" is uninferred due to asynchronous read logic" {  } { { "IITB_RISCBP.v" "iMem" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v" 19 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1629132857776 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1629132857776 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/IITB_RISC.ram2_IITB_RISCBP_29f3f2c6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/IITB Files/Placement/selfprojects/IITB_RISC/db/IITB_RISC.ram2_IITB_RISCBP_29f3f2c6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1629132857792 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Reg_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Reg_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/IITB_RISC.ram0_IITB_RISCBP_29f3f2c6.hdl.mif " "Parameter INIT_FILE set to db/IITB_RISC.ram0_IITB_RISCBP_29f3f2c6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Reg_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"Reg_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/IITB_RISC.ram0_IITB_RISCBP_29f3f2c6.hdl.mif " "Parameter INIT_FILE set to db/IITB_RISC.ram0_IITB_RISCBP_29f3f2c6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dMem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dMem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/IITB_RISC.ram1_IITB_RISCBP_29f3f2c6.hdl.mif " "Parameter INIT_FILE set to db/IITB_RISC.ram1_IITB_RISCBP_29f3f2c6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629132864605 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1629132864605 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1629132864605 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:Reg_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:Reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629132864721 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:Reg_rtl_0 " "Instantiated megafunction \"altsyncram:Reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/IITB_RISC.ram0_IITB_RISCBP_29f3f2c6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/IITB_RISC.ram0_IITB_RISCBP_29f3f2c6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864721 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629132864721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c4v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c4v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c4v1 " "Found entity 1: altsyncram_c4v1" {  } { { "db/altsyncram_c4v1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_c4v1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629132864793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629132864793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:Reg_rtl_1 " "Elaborated megafunction instantiation \"altsyncram:Reg_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629132864813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:Reg_rtl_1 " "Instantiated megafunction \"altsyncram:Reg_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/IITB_RISC.ram0_IITB_RISCBP_29f3f2c6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/IITB_RISC.ram0_IITB_RISCBP_29f3f2c6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864813 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629132864813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nmt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nmt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nmt1 " "Found entity 1: altsyncram_nmt1" {  } { { "db/altsyncram_nmt1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_nmt1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629132864883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629132864883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:dMem_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:dMem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629132864901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:dMem_rtl_0 " "Instantiated megafunction \"altsyncram:dMem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/IITB_RISC.ram1_IITB_RISCBP_29f3f2c6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/IITB_RISC.ram1_IITB_RISCBP_29f3f2c6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629132864901 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629132864901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7gv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7gv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7gv1 " "Found entity 1: altsyncram_7gv1" {  } { { "db/altsyncram_7gv1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_7gv1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629132864972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629132864972 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dMem_rtl_0\|altsyncram_7gv1:auto_generated\|ram_block1a0 " "Synthesized away node \"altsyncram:dMem_rtl_0\|altsyncram_7gv1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_7gv1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_7gv1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:dMem_rtl_0|altsyncram_7gv1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dMem_rtl_0\|altsyncram_7gv1:auto_generated\|ram_block1a1 " "Synthesized away node \"altsyncram:dMem_rtl_0\|altsyncram_7gv1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_7gv1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_7gv1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:dMem_rtl_0|altsyncram_7gv1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dMem_rtl_0\|altsyncram_7gv1:auto_generated\|ram_block1a2 " "Synthesized away node \"altsyncram:dMem_rtl_0\|altsyncram_7gv1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_7gv1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_7gv1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:dMem_rtl_0|altsyncram_7gv1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dMem_rtl_0\|altsyncram_7gv1:auto_generated\|ram_block1a3 " "Synthesized away node \"altsyncram:dMem_rtl_0\|altsyncram_7gv1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_7gv1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_7gv1.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:dMem_rtl_0|altsyncram_7gv1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dMem_rtl_0\|altsyncram_7gv1:auto_generated\|ram_block1a4 " "Synthesized away node \"altsyncram:dMem_rtl_0\|altsyncram_7gv1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_7gv1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_7gv1.tdf" 158 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:dMem_rtl_0|altsyncram_7gv1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dMem_rtl_0\|altsyncram_7gv1:auto_generated\|ram_block1a5 " "Synthesized away node \"altsyncram:dMem_rtl_0\|altsyncram_7gv1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_7gv1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_7gv1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:dMem_rtl_0|altsyncram_7gv1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dMem_rtl_0\|altsyncram_7gv1:auto_generated\|ram_block1a6 " "Synthesized away node \"altsyncram:dMem_rtl_0\|altsyncram_7gv1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_7gv1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_7gv1.tdf" 218 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:dMem_rtl_0|altsyncram_7gv1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dMem_rtl_0\|altsyncram_7gv1:auto_generated\|ram_block1a7 " "Synthesized away node \"altsyncram:dMem_rtl_0\|altsyncram_7gv1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_7gv1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_7gv1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:dMem_rtl_0|altsyncram_7gv1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dMem_rtl_0\|altsyncram_7gv1:auto_generated\|ram_block1a8 " "Synthesized away node \"altsyncram:dMem_rtl_0\|altsyncram_7gv1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_7gv1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_7gv1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:dMem_rtl_0|altsyncram_7gv1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dMem_rtl_0\|altsyncram_7gv1:auto_generated\|ram_block1a9 " "Synthesized away node \"altsyncram:dMem_rtl_0\|altsyncram_7gv1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_7gv1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_7gv1.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:dMem_rtl_0|altsyncram_7gv1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dMem_rtl_0\|altsyncram_7gv1:auto_generated\|ram_block1a10 " "Synthesized away node \"altsyncram:dMem_rtl_0\|altsyncram_7gv1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_7gv1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_7gv1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:dMem_rtl_0|altsyncram_7gv1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dMem_rtl_0\|altsyncram_7gv1:auto_generated\|ram_block1a11 " "Synthesized away node \"altsyncram:dMem_rtl_0\|altsyncram_7gv1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_7gv1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_7gv1.tdf" 368 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:dMem_rtl_0|altsyncram_7gv1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dMem_rtl_0\|altsyncram_7gv1:auto_generated\|ram_block1a12 " "Synthesized away node \"altsyncram:dMem_rtl_0\|altsyncram_7gv1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_7gv1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_7gv1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:dMem_rtl_0|altsyncram_7gv1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dMem_rtl_0\|altsyncram_7gv1:auto_generated\|ram_block1a13 " "Synthesized away node \"altsyncram:dMem_rtl_0\|altsyncram_7gv1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_7gv1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_7gv1.tdf" 428 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:dMem_rtl_0|altsyncram_7gv1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dMem_rtl_0\|altsyncram_7gv1:auto_generated\|ram_block1a14 " "Synthesized away node \"altsyncram:dMem_rtl_0\|altsyncram_7gv1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_7gv1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_7gv1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:dMem_rtl_0|altsyncram_7gv1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dMem_rtl_0\|altsyncram_7gv1:auto_generated\|ram_block1a15 " "Synthesized away node \"altsyncram:dMem_rtl_0\|altsyncram_7gv1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_7gv1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_7gv1.tdf" 488 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:dMem_rtl_0|altsyncram_7gv1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:Reg_rtl_1\|altsyncram_nmt1:auto_generated\|ram_block1a0 " "Synthesized away node \"altsyncram:Reg_rtl_1\|altsyncram_nmt1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_nmt1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_nmt1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:Reg_rtl_1|altsyncram_nmt1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:Reg_rtl_1\|altsyncram_nmt1:auto_generated\|ram_block1a1 " "Synthesized away node \"altsyncram:Reg_rtl_1\|altsyncram_nmt1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_nmt1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_nmt1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:Reg_rtl_1|altsyncram_nmt1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:Reg_rtl_1\|altsyncram_nmt1:auto_generated\|ram_block1a2 " "Synthesized away node \"altsyncram:Reg_rtl_1\|altsyncram_nmt1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_nmt1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_nmt1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:Reg_rtl_1|altsyncram_nmt1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:Reg_rtl_1\|altsyncram_nmt1:auto_generated\|ram_block1a3 " "Synthesized away node \"altsyncram:Reg_rtl_1\|altsyncram_nmt1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_nmt1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_nmt1.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:Reg_rtl_1|altsyncram_nmt1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:Reg_rtl_1\|altsyncram_nmt1:auto_generated\|ram_block1a4 " "Synthesized away node \"altsyncram:Reg_rtl_1\|altsyncram_nmt1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_nmt1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_nmt1.tdf" 158 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:Reg_rtl_1|altsyncram_nmt1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:Reg_rtl_1\|altsyncram_nmt1:auto_generated\|ram_block1a5 " "Synthesized away node \"altsyncram:Reg_rtl_1\|altsyncram_nmt1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_nmt1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_nmt1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:Reg_rtl_1|altsyncram_nmt1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:Reg_rtl_1\|altsyncram_nmt1:auto_generated\|ram_block1a6 " "Synthesized away node \"altsyncram:Reg_rtl_1\|altsyncram_nmt1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_nmt1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_nmt1.tdf" 218 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:Reg_rtl_1|altsyncram_nmt1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:Reg_rtl_1\|altsyncram_nmt1:auto_generated\|ram_block1a7 " "Synthesized away node \"altsyncram:Reg_rtl_1\|altsyncram_nmt1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_nmt1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_nmt1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:Reg_rtl_1|altsyncram_nmt1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:Reg_rtl_1\|altsyncram_nmt1:auto_generated\|ram_block1a8 " "Synthesized away node \"altsyncram:Reg_rtl_1\|altsyncram_nmt1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_nmt1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_nmt1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:Reg_rtl_1|altsyncram_nmt1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:Reg_rtl_1\|altsyncram_nmt1:auto_generated\|ram_block1a9 " "Synthesized away node \"altsyncram:Reg_rtl_1\|altsyncram_nmt1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_nmt1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_nmt1.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:Reg_rtl_1|altsyncram_nmt1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:Reg_rtl_1\|altsyncram_nmt1:auto_generated\|ram_block1a10 " "Synthesized away node \"altsyncram:Reg_rtl_1\|altsyncram_nmt1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_nmt1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_nmt1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:Reg_rtl_1|altsyncram_nmt1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:Reg_rtl_1\|altsyncram_nmt1:auto_generated\|ram_block1a11 " "Synthesized away node \"altsyncram:Reg_rtl_1\|altsyncram_nmt1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_nmt1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_nmt1.tdf" 368 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:Reg_rtl_1|altsyncram_nmt1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:Reg_rtl_1\|altsyncram_nmt1:auto_generated\|ram_block1a12 " "Synthesized away node \"altsyncram:Reg_rtl_1\|altsyncram_nmt1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_nmt1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_nmt1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:Reg_rtl_1|altsyncram_nmt1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:Reg_rtl_1\|altsyncram_nmt1:auto_generated\|ram_block1a13 " "Synthesized away node \"altsyncram:Reg_rtl_1\|altsyncram_nmt1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_nmt1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_nmt1.tdf" 428 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:Reg_rtl_1|altsyncram_nmt1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:Reg_rtl_1\|altsyncram_nmt1:auto_generated\|ram_block1a14 " "Synthesized away node \"altsyncram:Reg_rtl_1\|altsyncram_nmt1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_nmt1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_nmt1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:Reg_rtl_1|altsyncram_nmt1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:Reg_rtl_1\|altsyncram_nmt1:auto_generated\|ram_block1a15 " "Synthesized away node \"altsyncram:Reg_rtl_1\|altsyncram_nmt1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_nmt1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_nmt1.tdf" 488 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:Reg_rtl_1|altsyncram_nmt1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:Reg_rtl_0\|altsyncram_c4v1:auto_generated\|ram_block1a0 " "Synthesized away node \"altsyncram:Reg_rtl_0\|altsyncram_c4v1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_c4v1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_c4v1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:Reg_rtl_0|altsyncram_c4v1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:Reg_rtl_0\|altsyncram_c4v1:auto_generated\|ram_block1a1 " "Synthesized away node \"altsyncram:Reg_rtl_0\|altsyncram_c4v1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_c4v1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_c4v1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:Reg_rtl_0|altsyncram_c4v1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:Reg_rtl_0\|altsyncram_c4v1:auto_generated\|ram_block1a2 " "Synthesized away node \"altsyncram:Reg_rtl_0\|altsyncram_c4v1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_c4v1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_c4v1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:Reg_rtl_0|altsyncram_c4v1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:Reg_rtl_0\|altsyncram_c4v1:auto_generated\|ram_block1a3 " "Synthesized away node \"altsyncram:Reg_rtl_0\|altsyncram_c4v1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_c4v1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_c4v1.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:Reg_rtl_0|altsyncram_c4v1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:Reg_rtl_0\|altsyncram_c4v1:auto_generated\|ram_block1a4 " "Synthesized away node \"altsyncram:Reg_rtl_0\|altsyncram_c4v1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_c4v1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_c4v1.tdf" 158 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:Reg_rtl_0|altsyncram_c4v1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:Reg_rtl_0\|altsyncram_c4v1:auto_generated\|ram_block1a5 " "Synthesized away node \"altsyncram:Reg_rtl_0\|altsyncram_c4v1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_c4v1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_c4v1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:Reg_rtl_0|altsyncram_c4v1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:Reg_rtl_0\|altsyncram_c4v1:auto_generated\|ram_block1a6 " "Synthesized away node \"altsyncram:Reg_rtl_0\|altsyncram_c4v1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_c4v1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_c4v1.tdf" 218 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:Reg_rtl_0|altsyncram_c4v1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:Reg_rtl_0\|altsyncram_c4v1:auto_generated\|ram_block1a7 " "Synthesized away node \"altsyncram:Reg_rtl_0\|altsyncram_c4v1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_c4v1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_c4v1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:Reg_rtl_0|altsyncram_c4v1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:Reg_rtl_0\|altsyncram_c4v1:auto_generated\|ram_block1a8 " "Synthesized away node \"altsyncram:Reg_rtl_0\|altsyncram_c4v1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_c4v1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_c4v1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:Reg_rtl_0|altsyncram_c4v1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:Reg_rtl_0\|altsyncram_c4v1:auto_generated\|ram_block1a9 " "Synthesized away node \"altsyncram:Reg_rtl_0\|altsyncram_c4v1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_c4v1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_c4v1.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:Reg_rtl_0|altsyncram_c4v1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:Reg_rtl_0\|altsyncram_c4v1:auto_generated\|ram_block1a10 " "Synthesized away node \"altsyncram:Reg_rtl_0\|altsyncram_c4v1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_c4v1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_c4v1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:Reg_rtl_0|altsyncram_c4v1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:Reg_rtl_0\|altsyncram_c4v1:auto_generated\|ram_block1a11 " "Synthesized away node \"altsyncram:Reg_rtl_0\|altsyncram_c4v1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_c4v1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_c4v1.tdf" 368 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:Reg_rtl_0|altsyncram_c4v1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:Reg_rtl_0\|altsyncram_c4v1:auto_generated\|ram_block1a12 " "Synthesized away node \"altsyncram:Reg_rtl_0\|altsyncram_c4v1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_c4v1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_c4v1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:Reg_rtl_0|altsyncram_c4v1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:Reg_rtl_0\|altsyncram_c4v1:auto_generated\|ram_block1a13 " "Synthesized away node \"altsyncram:Reg_rtl_0\|altsyncram_c4v1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_c4v1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_c4v1.tdf" 428 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:Reg_rtl_0|altsyncram_c4v1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:Reg_rtl_0\|altsyncram_c4v1:auto_generated\|ram_block1a14 " "Synthesized away node \"altsyncram:Reg_rtl_0\|altsyncram_c4v1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_c4v1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_c4v1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:Reg_rtl_0|altsyncram_c4v1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:Reg_rtl_0\|altsyncram_c4v1:auto_generated\|ram_block1a15 " "Synthesized away node \"altsyncram:Reg_rtl_0\|altsyncram_c4v1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_c4v1.tdf" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/db/altsyncram_c4v1.tdf" 488 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865122 "|IITB_RISCBP|altsyncram:Reg_rtl_0|altsyncram_c4v1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1629132865122 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1629132865122 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "597 " "597 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1629132865225 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/IITB Files/Placement/selfprojects/IITB_RISC/output_files/IITB_RISC.map.smsg " "Generated suppressed messages file D:/IITB Files/Placement/selfprojects/IITB_RISC/output_files/IITB_RISC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629132865286 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1629132865445 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629132865445 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "IITB_RISCBP.v" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865510 "|IITB_RISCBP|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk1 " "No output dependent on input pin \"clk1\"" {  } { { "IITB_RISCBP.v" "" { Text "D:/IITB Files/Placement/selfprojects/IITB_RISC/IITB_RISCBP.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1629132865510 "|IITB_RISCBP|clk1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1629132865510 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1629132865511 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1629132865511 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1629132865511 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 91 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 91 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629132865560 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 16 22:24:25 2021 " "Processing ended: Mon Aug 16 22:24:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629132865560 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629132865560 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629132865560 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1629132865560 ""}
