FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"VEE\G";
2"VCC\G";
3"PULSE_INV_OUT";
4"UN$1$AD8009$I1$V";
5"UN$1$AD8009$I1$V$1";
6"UN$1$AD8009$I1$IN";
7"GND\G";
8"PULSE_INV_IN";
%"AD8009"
"1","(375,2875)","0","misc","I1";
;
PACK_TYPE"SOIC"
ROOM"PULSE_INV"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-175,125,75,-125";
"V+"4;
"V-"5;
"OUTPUT"3;
"IN+"7;
"IN-"6;
%"CSMD0603"
"1","(400,2500)","1","capacitors","I2";
;
VALUE"0.1UF"
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
ROOM"PULSE_INV"
POSTOL"10%"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
TOL"10%"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"5;
"A<0>"1;
%"CSMD0603"
"1","(400,3750)","1","capacitors","I3";
;
PART_NAME"CSMD0603"
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
ROOM"PULSE_INV"
POSTOL"10%"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
TOL"10%"
CURRENT"CIMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"2;
"A<0>"4;
%"RSMD0805"
"1","(225,3425)","0","resistors","I4";
;
$LOCATION"?"
VALUE"1000"
ROOM"PULSE_INV"
POSTOL"5%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VOLTAGE"25V"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LIB"resistors";
"A<0>"6;
"B<0>"3;
%"RSMD0805"
"1","(-625,2950)","0","resistors","I5";
;
$LOCATION"?"
VALUE"1000"
ROOM"PULSE_INV"
POSTOL"5%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
CDS_LIB"resistors"
TOL"1%";
"A<0>"8;
"B<0>"6;
%"OUTPORT"
"1","(1600,2875)","0","standard","I6";
;
ROOM"PULSE_INV"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"3;
%"INPORT"
"1","(-1350,2950)","0","standard","I7";
;
ROOM"PULSE_INV"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"8;
END.
