// Even simpler, 1 core, 1 process, 1 write instruction

sys = {
  cores = {
    simpleCore = {
        type = "Simple";
        dcache = "l1d";
        icache = "l1i";
    };
  };

  lineSize = 64;

  caches = {
    l1d = {
      size = 65536;
      parent = "l2";
    };
    l1i = {
      size = 32768;
      parent = "l2";
    };
    l2 = {
      caches = 1;
      size = 2097152;
      parent = "mem";
    };
  };
};

sim = {
    phaseLength = 10000;
    attachDebugger = True;
    schedQuantum = 50; // switch threads frequently
};

process0 = {
    command = "$ZSIMAPPSPATH/build/onewrite";
};

