{
  "module_name": "csio_hw.h",
  "hash_id": "8ec52118701baf064f6744cfd8c22f0eb239c01333156f28e9e4eff917ee8a9e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/scsi/csiostor/csio_hw.h",
  "human_readable_source": " \n\n#ifndef __CSIO_HW_H__\n#define __CSIO_HW_H__\n\n#include <linux/kernel.h>\n#include <linux/pci.h>\n#include <linux/device.h>\n#include <linux/workqueue.h>\n#include <linux/compiler.h>\n#include <linux/cdev.h>\n#include <linux/list.h>\n#include <linux/mempool.h>\n#include <linux/io.h>\n#include <linux/spinlock_types.h>\n#include <scsi/scsi_device.h>\n#include <scsi/scsi_transport_fc.h>\n\n#include \"t4_hw.h\"\n#include \"csio_hw_chip.h\"\n#include \"csio_wr.h\"\n#include \"csio_mb.h\"\n#include \"csio_scsi.h\"\n#include \"csio_defs.h\"\n#include \"t4_regs.h\"\n#include \"t4_msg.h\"\n\n \n#define\tFW_HOSTERROR\t\t\t255\n\n#define CSIO_HW_NAME\t\t\"Chelsio FCoE Adapter\"\n#define CSIO_MAX_PFN\t\t8\n#define CSIO_MAX_PPORTS\t\t4\n\n#define CSIO_MAX_LUN\t\t0xFFFF\n#define CSIO_MAX_QUEUE\t\t2048\n#define CSIO_MAX_CMD_PER_LUN\t32\n#define CSIO_MAX_DDP_BUF_SIZE\t(1024 * 1024)\n#define CSIO_MAX_SECTOR_SIZE\t128\n#define CSIO_MIN_T6_FW\t\t0x01102D00   \n\n \n#define CSIO_EXTRA_MSI_IQS\t2\t \n#define CSIO_EXTRA_VECS\t\t2\t \n#define CSIO_MAX_SCSI_CPU\t128\n#define CSIO_MAX_SCSI_QSETS\t(CSIO_MAX_SCSI_CPU * CSIO_MAX_PPORTS)\n#define CSIO_MAX_MSIX_VECS\t(CSIO_MAX_SCSI_QSETS + CSIO_EXTRA_VECS)\n\n \nenum {\n\tCSIO_INTR_WRSIZE = 128,\n\tCSIO_INTR_IQSIZE = ((CSIO_MAX_MSIX_VECS + 1) * CSIO_INTR_WRSIZE),\n\tCSIO_FWEVT_WRSIZE = 128,\n\tCSIO_FWEVT_IQLEN = 128,\n\tCSIO_FWEVT_FLBUFS = 64,\n\tCSIO_FWEVT_IQSIZE = (CSIO_FWEVT_WRSIZE * CSIO_FWEVT_IQLEN),\n\tCSIO_HW_NIQ = 1,\n\tCSIO_HW_NFLQ = 1,\n\tCSIO_HW_NEQ = 1,\n\tCSIO_HW_NINTXQ = 1,\n};\n\nstruct csio_msix_entries {\n\tvoid\t\t*dev_id;\t \n\tchar\t\tdesc[24];\t \n};\n\nstruct csio_scsi_qset {\n\tint\t\tiq_idx;\t\t \n\tint\t\teq_idx;\t\t \n\tuint32_t\tintr_idx;\t \n};\n\nstruct csio_scsi_cpu_info {\n\tint16_t\tmax_cpus;\n};\n\nextern int csio_dbg_level;\nextern unsigned int csio_port_mask;\nextern int csio_msi;\n\n#define CSIO_VENDOR_ID\t\t\t\t0x1425\n#define CSIO_ASIC_DEVID_PROTO_MASK\t\t0xFF00\n#define CSIO_ASIC_DEVID_TYPE_MASK\t\t0x00FF\n\n#define CSIO_GLBL_INTR_MASK\t(CIM_F | MPS_F | PL_F | PCIE_F | MC_F | \\\n\t\t\t\t EDC0_F | EDC1_F | LE_F | TP_F | MA_F | \\\n\t\t\t\t PM_TX_F | PM_RX_F | ULP_RX_F | \\\n\t\t\t\t CPL_SWITCH_F | SGE_F | ULP_TX_F | SF_F)\n\n \nenum {\n\t \n\tCSIO_SGE_DBFIFO_INT_THRESH\t= 10,\n\n\tCSIO_SGE_RX_DMA_OFFSET\t\t= 2,\n\n\tCSIO_SGE_FLBUF_SIZE1\t\t= 65536,\n\tCSIO_SGE_FLBUF_SIZE2\t\t= 1536,\n\tCSIO_SGE_FLBUF_SIZE3\t\t= 9024,\n\tCSIO_SGE_FLBUF_SIZE4\t\t= 9216,\n\tCSIO_SGE_FLBUF_SIZE5\t\t= 2048,\n\tCSIO_SGE_FLBUF_SIZE6\t\t= 128,\n\tCSIO_SGE_FLBUF_SIZE7\t\t= 8192,\n\tCSIO_SGE_FLBUF_SIZE8\t\t= 16384,\n\n\tCSIO_SGE_TIMER_VAL_0\t\t= 5,\n\tCSIO_SGE_TIMER_VAL_1\t\t= 10,\n\tCSIO_SGE_TIMER_VAL_2\t\t= 20,\n\tCSIO_SGE_TIMER_VAL_3\t\t= 50,\n\tCSIO_SGE_TIMER_VAL_4\t\t= 100,\n\tCSIO_SGE_TIMER_VAL_5\t\t= 200,\n\n\tCSIO_SGE_INT_CNT_VAL_0\t\t= 1,\n\tCSIO_SGE_INT_CNT_VAL_1\t\t= 4,\n\tCSIO_SGE_INT_CNT_VAL_2\t\t= 8,\n\tCSIO_SGE_INT_CNT_VAL_3\t\t= 16,\n};\n\n \nenum csio_evt {\n\tCSIO_EVT_FW  = 0,\t \n\tCSIO_EVT_MBX,\t\t \n\tCSIO_EVT_SCN,\t\t \n\tCSIO_EVT_DEV_LOSS,\t \n\tCSIO_EVT_MAX,\t\t \n};\n\n#define CSIO_EVT_MSG_SIZE\t512\n#define CSIO_EVTQ_SIZE\t\t512\n\n \nstruct csio_evt_msg {\n\tstruct list_head\tlist;\t \n\tenum csio_evt\t\ttype;\n\tuint8_t\t\t\tdata[CSIO_EVT_MSG_SIZE];\n};\n\nenum {\n\tSERNUM_LEN     = 16,     \n\tEC_LEN         = 16,     \n\tID_LEN         = 16,     \n};\n\nenum {\n\tSF_SIZE = SF_SEC_SIZE * 16,    \n};\n\n \nenum {\n\tSF_ATTEMPTS = 10,              \n\n\t \n\tSF_PROG_PAGE    = 2,           \n\tSF_WR_DISABLE   = 4,           \n\tSF_RD_STATUS    = 5,           \n\tSF_WR_ENABLE    = 6,           \n\tSF_RD_DATA_FAST = 0xb,         \n\tSF_RD_ID\t= 0x9f,\t       \n\tSF_ERASE_SECTOR = 0xd8,        \n};\n\n \nenum {\n\tCSIO_MGMT_EQ_WRSIZE = 512,\n\tCSIO_MGMT_IQ_WRSIZE = 128,\n\tCSIO_MGMT_EQLEN = 64,\n\tCSIO_MGMT_IQLEN = 64,\n};\n\n#define CSIO_MGMT_EQSIZE\t(CSIO_MGMT_EQLEN * CSIO_MGMT_EQ_WRSIZE)\n#define CSIO_MGMT_IQSIZE\t(CSIO_MGMT_IQLEN * CSIO_MGMT_IQ_WRSIZE)\n\n \nstruct csio_mgmtm_stats {\n\tuint32_t\tn_abort_req;\t\t \n\tuint32_t\tn_abort_rsp;\t\t \n\tuint32_t\tn_close_req;\t\t \n\tuint32_t\tn_close_rsp;\t\t \n\tuint32_t\tn_err;\t\t\t \n\tuint32_t\tn_drop;\t\t\t \n\tuint32_t\tn_active;\t\t \n\tuint32_t\tn_cbfn;\t\t\t \n};\n\n \nstruct csio_mgmtm {\n\tstruct\tcsio_hw\t\t*hw;\t\t \n\tint\t\t\teq_idx;\t\t \n\tint\t\t\tiq_idx;\t\t \n\tint\t\t\tmsi_vec;\t \n\tstruct list_head\tactive_q;\t \n\tstruct list_head\tabort_q;\t \n\tstruct list_head\tcbfn_q;\t\t \n\tstruct list_head\tmgmt_req_freelist;  \n\t\t\t\t\t\t \n\tstruct timer_list\tmgmt_timer;\t \n\tstruct csio_mgmtm_stats stats;\t\t \n};\n\nstruct csio_adap_desc {\n\tchar model_no[16];\n\tchar description[32];\n};\n\nstruct pci_params {\n\tuint16_t   vendor_id;\n\tuint16_t   device_id;\n\tint        vpd_cap_addr;\n\tuint16_t   speed;\n\tuint8_t    width;\n};\n\n \nstruct csio_hw_params {\n\tuint32_t\t\tsf_size;\t\t \n\tuint32_t\t\tsf_nsec;\t\t \n\tstruct pci_params\tpci;\n\tuint32_t\t\tlog_level;\t\t \n};\n\nstruct csio_vpd {\n\tuint32_t cclk;\n\tuint8_t ec[EC_LEN + 1];\n\tuint8_t sn[SERNUM_LEN + 1];\n\tuint8_t id[ID_LEN + 1];\n};\n\n \n\ntypedef u16 fw_port_cap16_t;     \ntypedef u32 fw_port_cap32_t;     \n\nenum fw_caps {\n\tFW_CAPS_UNKNOWN = 0,     \n\tFW_CAPS16       = 1,     \n\tFW_CAPS32       = 2,     \n};\n\nenum cc_pause {\n\tPAUSE_RX      = 1 << 0,\n\tPAUSE_TX      = 1 << 1,\n\tPAUSE_AUTONEG = 1 << 2\n};\n\nenum cc_fec {\n\tFEC_AUTO\t= 1 << 0,   \n\tFEC_RS\t\t= 1 << 1,   \n\tFEC_BASER_RS\t= 1 << 2    \n};\n\nstruct link_config {\n\tfw_port_cap32_t pcaps;\t\t \n\tfw_port_cap32_t def_acaps;\t \n\tfw_port_cap32_t acaps;\t\t \n\tfw_port_cap32_t lpacaps;\t \n\n\tfw_port_cap32_t speed_caps;\t \n\tunsigned int   speed;\t\t \n\n\tenum cc_pause  requested_fc;\t \n\tenum cc_pause  fc;\t\t \n\n\tenum cc_fec    requested_fec;\t \n\tenum cc_fec    fec;\t\t \n\n\tunsigned char  autoneg;\t\t \n\n\tunsigned char  link_ok;\t\t \n\tunsigned char  link_down_rc;\t \n};\n\n#define FW_LEN16(fw_struct) FW_CMD_LEN16_V(sizeof(fw_struct) / 16)\n\n#define ADVERT_MASK (FW_PORT_CAP32_SPEED_V(FW_PORT_CAP32_SPEED_M) | \\\n\t\t     FW_PORT_CAP32_ANEG)\n\n \n#define AUTONEG_DISABLE\t0x00\n#define AUTONEG_ENABLE\t0x01\n\nstruct csio_pport {\n\tuint16_t\tpcap;\n\tuint16_t\tacap;\n\tuint8_t\t\tportid;\n\tuint8_t\t\tlink_status;\n\tuint16_t\tlink_speed;\n\tuint8_t\t\tmac[6];\n\tuint8_t\t\tmod_type;\n\tuint8_t\t\trsvd1;\n\tuint8_t\t\trsvd2;\n\tuint8_t\t\trsvd3;\n\tstruct link_config link_cfg;\n};\n\n \nstruct csio_fcoe_res_info {\n\tuint16_t\te_d_tov;\n\tuint16_t\tr_a_tov_seq;\n\tuint16_t\tr_a_tov_els;\n\tuint16_t\tr_r_tov;\n\tuint32_t\tmax_xchgs;\n\tuint32_t\tmax_ssns;\n\tuint32_t\tused_xchgs;\n\tuint32_t\tused_ssns;\n\tuint32_t\tmax_fcfs;\n\tuint32_t\tmax_vnps;\n\tuint32_t\tused_fcfs;\n\tuint32_t\tused_vnps;\n};\n\n \nenum csio_hw_ev {\n\tCSIO_HWE_CFG = (uint32_t)1,  \n\tCSIO_HWE_INIT,\t          \n\tCSIO_HWE_INIT_DONE,       \n\tCSIO_HWE_FATAL,\t\t  \n\tCSIO_HWE_PCIERR_DETECTED, \n\tCSIO_HWE_PCIERR_SLOT_RESET,  \n\tCSIO_HWE_PCIERR_RESUME,   \n\tCSIO_HWE_QUIESCED,\t  \n\tCSIO_HWE_HBA_RESET,       \n\tCSIO_HWE_HBA_RESET_DONE,  \n\tCSIO_HWE_FW_DLOAD,        \n\tCSIO_HWE_PCI_REMOVE,      \n\tCSIO_HWE_SUSPEND,         \n\tCSIO_HWE_RESUME,          \n\tCSIO_HWE_MAX,\t\t  \n};\n\n \nstruct csio_hw_stats {\n\tuint32_t\tn_evt_activeq;\t \n\tuint32_t\tn_evt_freeq;\t \n\tuint32_t\tn_evt_drop;\t \n\tuint32_t\tn_evt_unexp;\t \n\tuint32_t\tn_pcich_offline; \n\tuint32_t\tn_lnlkup_miss;   \n\tuint32_t\tn_cpl_fw6_msg;\t \n\tuint32_t\tn_cpl_fw6_pld;\t \n\tuint32_t\tn_cpl_unexp;\t \n\tuint32_t\tn_mbint_unexp;\t \n\t\t\t\t\t \n\tuint32_t\tn_plint_unexp;\t \n\t\t\t\t\t \n\tuint32_t\tn_plint_cnt;\t \n\tuint32_t\tn_int_stray;\t \n\tuint32_t\tn_err;\t\t \n\tuint32_t\tn_err_fatal;\t \n\tuint32_t\tn_err_nomem;\t \n\tuint32_t\tn_err_io;\t \n\tenum csio_hw_ev\tn_evt_sm[CSIO_HWE_MAX];\t \n\tuint64_t\tn_reset_start;   \n\tuint32_t\trsvd1;\n};\n\n \n#define CSIO_HWF_MASTER\t\t\t0x00000001\t \n#define\tCSIO_HWF_HW_INTR_ENABLED\t0x00000002\t \n#define\tCSIO_HWF_FWEVT_PENDING\t\t0x00000004\t \n#define\tCSIO_HWF_Q_MEM_ALLOCED\t\t0x00000008\t \n#define\tCSIO_HWF_Q_FW_ALLOCED\t\t0x00000010\t \n#define CSIO_HWF_VPD_VALID\t\t0x00000020\t \n#define CSIO_HWF_DEVID_CACHED\t\t0X00000040\t \n#define\tCSIO_HWF_FWEVT_STOP\t\t0x00000080\t \n#define CSIO_HWF_USING_SOFT_PARAMS\t0x00000100       \n#define\tCSIO_HWF_HOST_INTR_ENABLED\t0x00000200\t \n#define CSIO_HWF_ROOT_NO_RELAXED_ORDERING 0x00000400\t \n\n#define csio_is_hw_intr_enabled(__hw)\t\\\n\t\t\t\t((__hw)->flags & CSIO_HWF_HW_INTR_ENABLED)\n#define csio_is_host_intr_enabled(__hw)\t\\\n\t\t\t\t((__hw)->flags & CSIO_HWF_HOST_INTR_ENABLED)\n#define csio_is_hw_master(__hw)\t\t((__hw)->flags & CSIO_HWF_MASTER)\n#define csio_is_valid_vpd(__hw)\t\t((__hw)->flags & CSIO_HWF_VPD_VALID)\n#define csio_is_dev_id_cached(__hw)\t((__hw)->flags & CSIO_HWF_DEVID_CACHED)\n#define csio_valid_vpd_copied(__hw)\t((__hw)->flags |= CSIO_HWF_VPD_VALID)\n#define csio_dev_id_cached(__hw)\t((__hw)->flags |= CSIO_HWF_DEVID_CACHED)\n\n \nenum csio_intr_mode {\n\tCSIO_IM_NONE = 0,\n\tCSIO_IM_INTX = 1,\n\tCSIO_IM_MSI  = 2,\n\tCSIO_IM_MSIX = 3,\n};\n\n \nstruct csio_hw {\n\tstruct csio_sm\t\tsm;\t\t\t \n\tspinlock_t\t\tlock;\t\t\t \n\n\tstruct csio_scsim\tscsim;\t\t\t \n\tstruct csio_wrm\t\twrm;\t\t\t \n\tstruct pci_dev\t\t*pdev;\t\t\t \n\n\tvoid __iomem\t\t*regstart;\t\t \n\t \n\tuint32_t\t\tnum_sqsets;\t\t \n\tuint32_t\t\tnum_scsi_msix_cpus;\t \n\n\tstruct csio_scsi_qset\tsqset[CSIO_MAX_PPORTS][CSIO_MAX_SCSI_CPU];\n\tstruct csio_scsi_cpu_info scsi_cpu_info[CSIO_MAX_PPORTS];\n\n\tuint32_t\t\tevtflag;\t\t \n\tuint32_t\t\tflags;\t\t\t \n\n\tstruct csio_mgmtm\tmgmtm;\t\t\t \n\tstruct csio_mbm\t\tmbm;\t\t\t \n\n\t \n\tuint32_t\t\tnum_lns;\t\t \n\tstruct csio_lnode\t*rln;\t\t\t \n\tstruct list_head\tsln_head;\t\t \n\tint\t\t\tintr_iq_idx;\t\t \n\tint\t\t\tfwevt_iq_idx;\t\t \n\tstruct work_struct\tevtq_work;\t\t \n\tstruct list_head\tevt_free_q;\t\t \n\tstruct list_head\tevt_active_q;\t\t \n\n\t \n\tchar\t\t\tname[32];\n\tchar\t\t\thw_ver[16];\n\tchar\t\t\tmodel_desc[32];\n\tchar\t\t\tdrv_version[32];\n\tchar\t\t\tfwrev_str[32];\n\tuint32_t\t\toptrom_ver;\n\tuint32_t\t\tfwrev;\n\tuint32_t\t\ttp_vers;\n\tchar\t\t\tchip_ver;\n\tuint16_t\t\tchip_id;\t\t \n\tenum csio_dev_state\tfw_state;\n\tstruct csio_vpd\t\tvpd;\n\n\tuint8_t\t\t\tpfn;\t\t\t \n\tuint32_t\t\tport_vec;\t\t \n\tuint8_t\t\t\tnum_pports;\t\t \n\tuint8_t\t\t\trst_retries;\t\t \n\tuint8_t\t\t\tcur_evt;\t\t \n\tuint8_t\t\t\tprev_evt;\t\t \n\tuint32_t\t\tdev_num;\t\t \n\tstruct csio_pport\tpport[CSIO_MAX_PPORTS];\t \n\tstruct csio_hw_params\tparams;\t\t\t \n\n\tstruct dma_pool\t\t*scsi_dma_pool;\t\t \n\tmempool_t\t\t*mb_mempool;\t\t \n\tmempool_t\t\t*rnode_mempool;\t\t \n\n\t \n\tenum csio_intr_mode\tintr_mode;\t\t \n\tuint32_t\t\tfwevt_intr_idx;\t\t \n\tuint32_t\t\tnondata_intr_idx;\t \n\n\tuint8_t\t\t\tcfg_neq;\t\t \n\tuint8_t\t\t\tcfg_niq;\t\t \n\n\tstruct csio_fcoe_res_info  fres_info;\t\t \n\tstruct csio_hw_chip_ops\t*chip_ops;\t\t \n\n\t \n\tstruct csio_msix_entries msix_entries[CSIO_MAX_MSIX_VECS];\n\n\tstruct dentry\t\t*debugfs_root;\t\t \n\tstruct csio_hw_stats\tstats;\t\t\t \n};\n\n \n#define csio_reg(_b, _r)\t\t((_b) + (_r))\n\n#define\tcsio_rd_reg8(_h, _r)\t\treadb(csio_reg((_h)->regstart, (_r)))\n#define\tcsio_rd_reg16(_h, _r)\t\treadw(csio_reg((_h)->regstart, (_r)))\n#define\tcsio_rd_reg32(_h, _r)\t\treadl(csio_reg((_h)->regstart, (_r)))\n#define\tcsio_rd_reg64(_h, _r)\t\treadq(csio_reg((_h)->regstart, (_r)))\n\n#define\tcsio_wr_reg8(_h, _v, _r)\twriteb((_v), \\\n\t\t\t\t\t\tcsio_reg((_h)->regstart, (_r)))\n#define\tcsio_wr_reg16(_h, _v, _r)\twritew((_v), \\\n\t\t\t\t\t\tcsio_reg((_h)->regstart, (_r)))\n#define\tcsio_wr_reg32(_h, _v, _r)\twritel((_v), \\\n\t\t\t\t\t\tcsio_reg((_h)->regstart, (_r)))\n#define\tcsio_wr_reg64(_h, _v, _r)\twriteq((_v), \\\n\t\t\t\t\t\tcsio_reg((_h)->regstart, (_r)))\n\nvoid csio_set_reg_field(struct csio_hw *, uint32_t, uint32_t, uint32_t);\n\n \nstatic inline uint32_t\ncsio_core_ticks_to_us(struct csio_hw *hw, uint32_t ticks)\n{\n\t \n\treturn (ticks * 1000 + hw->vpd.cclk/2) / hw->vpd.cclk;\n}\n\nstatic inline uint32_t\ncsio_us_to_core_ticks(struct csio_hw *hw, uint32_t us)\n{\n\treturn (us * hw->vpd.cclk) / 1000;\n}\n\n \n#define csio_hw_to_wrm(hw)\t\t((struct csio_wrm *)(&(hw)->wrm))\n#define csio_hw_to_mbm(hw)\t\t((struct csio_mbm *)(&(hw)->mbm))\n#define csio_hw_to_scsim(hw)\t\t((struct csio_scsim *)(&(hw)->scsim))\n#define csio_hw_to_mgmtm(hw)\t\t((struct csio_mgmtm *)(&(hw)->mgmtm))\n\n#define CSIO_PCI_BUS(hw)\t\t((hw)->pdev->bus->number)\n#define CSIO_PCI_DEV(hw)\t\t(PCI_SLOT((hw)->pdev->devfn))\n#define CSIO_PCI_FUNC(hw)\t\t(PCI_FUNC((hw)->pdev->devfn))\n\n#define csio_set_fwevt_intr_idx(_h, _i)\t\t((_h)->fwevt_intr_idx = (_i))\n#define csio_get_fwevt_intr_idx(_h)\t\t((_h)->fwevt_intr_idx)\n#define csio_set_nondata_intr_idx(_h, _i)\t((_h)->nondata_intr_idx = (_i))\n#define csio_get_nondata_intr_idx(_h)\t\t((_h)->nondata_intr_idx)\n\n \n#define CSIO_DEVID(__dev)\t\t((__dev)->dev_num)\n#define CSIO_DEVID_LO(__dev)\t\t(CSIO_DEVID((__dev)) & 0xFFFF)\n#define CSIO_DEVID_HI(__dev)\t\t((CSIO_DEVID((__dev)) >> 16) & 0xFFFF)\n\n#define csio_info(__hw, __fmt, ...)\t\t\t\t\t\\\n\t\t\tdev_info(&(__hw)->pdev->dev, __fmt, ##__VA_ARGS__)\n\n#define csio_fatal(__hw, __fmt, ...)\t\t\t\t\t\\\n\t\t\tdev_crit(&(__hw)->pdev->dev, __fmt, ##__VA_ARGS__)\n\n#define csio_err(__hw, __fmt, ...)\t\t\t\t\t\\\n\t\t\tdev_err(&(__hw)->pdev->dev, __fmt, ##__VA_ARGS__)\n\n#define csio_warn(__hw, __fmt, ...)\t\t\t\t\t\\\n\t\t\tdev_warn(&(__hw)->pdev->dev, __fmt, ##__VA_ARGS__)\n\n#ifdef __CSIO_DEBUG__\n#define csio_dbg(__hw, __fmt, ...)\t\t\t\t\t\\\n\t\t\tcsio_info((__hw), __fmt, ##__VA_ARGS__);\n#else\n#define csio_dbg(__hw, __fmt, ...)\n#endif\n\nint csio_hw_wait_op_done_val(struct csio_hw *, int, uint32_t, int,\n\t\t\t     int, int, uint32_t *);\nvoid csio_hw_tp_wr_bits_indirect(struct csio_hw *, unsigned int,\n\t\t\t\t unsigned int, unsigned int);\nint csio_mgmt_req_lookup(struct csio_mgmtm *, struct csio_ioreq *);\nvoid csio_hw_intr_disable(struct csio_hw *);\nint csio_hw_slow_intr_handler(struct csio_hw *);\nint csio_handle_intr_status(struct csio_hw *, unsigned int,\n\t\t\t    const struct intr_info *);\n\nfw_port_cap32_t fwcap_to_fwspeed(fw_port_cap32_t acaps);\nfw_port_cap32_t fwcaps16_to_caps32(fw_port_cap16_t caps16);\nfw_port_cap16_t fwcaps32_to_caps16(fw_port_cap32_t caps32);\nfw_port_cap32_t lstatus_to_fwcap(u32 lstatus);\n\nint csio_hw_start(struct csio_hw *);\nint csio_hw_stop(struct csio_hw *);\nint csio_hw_reset(struct csio_hw *);\nint csio_is_hw_ready(struct csio_hw *);\nint csio_is_hw_removing(struct csio_hw *);\n\nint csio_fwevtq_handler(struct csio_hw *);\nvoid csio_evtq_worker(struct work_struct *);\nint csio_enqueue_evt(struct csio_hw *, enum csio_evt, void *, uint16_t);\nvoid csio_evtq_flush(struct csio_hw *hw);\n\nint csio_request_irqs(struct csio_hw *);\nvoid csio_intr_enable(struct csio_hw *);\nvoid csio_intr_disable(struct csio_hw *, bool);\nvoid csio_hw_fatal_err(struct csio_hw *);\n\nstruct csio_lnode *csio_lnode_alloc(struct csio_hw *);\nint csio_config_queues(struct csio_hw *);\n\nint csio_hw_init(struct csio_hw *);\nvoid csio_hw_exit(struct csio_hw *);\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}