package pipeline.regfile

import chisel3._

object RegfileParam {
  val addrWidth = 5.W
  val dataWidth = 32.W
}