<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_2C21BB71-E8E3-41C0-9378-CC8110F162DD"><title>VCCPRIM_IO (Type4 PCB)</title><body><section id="SECTION_0DB1E982-73F9-4B35-8D91-45AEC9F7D212" /><section id="SECTION_Power_Integrity_Processor_Power_Rails_2C21BB71-E8E3-41C0-9378-CC8110F162DD_0DB1E982-73F9-4B35-8D91-45AEC9F7D212_Settings"><table id="TABLE_Power_Integrity_Processor_Power_Rails_2C21BB71-E8E3-41C0-9378-CC8110F162DD_0DB1E982-73F9-4B35-8D91-45AEC9F7D212_Settings_1"><title>Reference Layout Design</title><tgroup cols="3"><thead><row><entry>Index</entry><entry>Design Note</entry><entry>Reference Design</entry></row></thead><tbody><row><entry><p>1</p></entry><entry><p>Design at least one solid power planes from pin field to VRM, if possible, place two planes in parallel. Place the immediate adjacent layers as vss plane.  Connect BGA pins when possible.</p></entry><entry><p>VCCPRIM_IO_1</p></entry></row><row><entry><p>2</p></entry><entry><p>VCCPRIM_IO requires an LC filter for the CLKs, VCCPRIM_IO_FLTR  has two pins CM14/CP14 and merge back to VCCPRIM_IO on board through LC filter.</p><p /></entry><entry><p>VCCPRIM_IO_3, VCCPRIM_IO_4</p></entry></row><row><entry><p>3</p></entry><entry><p>VCCPRIM_IO requires differential sense, use pin DF8/DF9</p></entry><entry><p>VCCPRIM_IO_2</p></entry></row><row><entry><p>4</p></entry><entry><p>Maximum Rpath from VRM location to VCCPRIM_IO BGA group is 5.51mOhm</p></entry><entry><p>VCCPRIM_IO_1</p></entry></row></tbody></tgroup></table><fig id="FIG_vccprim_io_1_2"><title>VCCPRIM_IO_1</title><image href="FIG_vccprim_io_1_2.png" scalefit="yes" id="IMG_vccprim_io_1_2_png" /></fig><fig id="FIG_vccprim_io_2_2"><title>VCCPRIM_IO_2</title><image href="FIG_vccprim_io_2_2.png" scalefit="yes" id="IMG_vccprim_io_2_2_png" /></fig><table id="TABLE_Power_Integrity_Processor_Power_Rails_2C21BB71-E8E3-41C0-9378-CC8110F162DD_0DB1E982-73F9-4B35-8D91-45AEC9F7D212_Settings_2"><title>Notes</title><tgroup cols="1"><thead><row><entry>Note</entry></row></thead><tbody><row><entry><p>Additional capacitors may be required for meeting other PD requirements, please refer to recommendations from VR vendors.</p></entry></row></tbody></tgroup></table><table id="TABLE_Power_Integrity_Processor_Power_Rails_2C21BB71-E8E3-41C0-9378-CC8110F162DD_0DB1E982-73F9-4B35-8D91-45AEC9F7D212_Settings_3" scale="60"><title>Decoupling Solution And Filter Recommendation</title><tgroup cols="6"><thead><row valign="top"><entry outputclass="rotate90">Component Placement</entry><entry outputclass="rotate90">Form Factor</entry><entry outputclass="rotate90">Value</entry><entry outputclass="rotate90">Quantity</entry><entry outputclass="rotate90">Note</entry><entry outputclass="rotate90">Reference Design</entry></row></thead><tbody><row><entry><p>Secondary side</p></entry><entry><p>0201</p></entry><entry><p>1uF</p></entry><entry><p>4</p></entry><entry><p>Place right below the VCCPRIM_IO BGA</p></entry><entry><p>VCCPRIM_IO_3, VCCPRIM_IO_4</p></entry></row><row><entry><p>Secondary side</p></entry><entry><p>0402</p></entry><entry><p>10uF</p></entry><entry><p>3</p></entry><entry><p>Place right below the VCCPRIM_IO BGA</p></entry><entry><p>VCCPRIM_IO_3, VCCPRIM_IO_4</p></entry></row><row><entry><p>Secondary side</p></entry><entry><p>0603</p></entry><entry><p>22uF</p></entry><entry><p>3</p></entry><entry><p>Place right below the VCCPRIM_IO BGA</p></entry><entry><p>VCCPRIM_IO_3, VCCPRIM_IO_4</p></entry></row><row><entry><p>Secondary side</p></entry><entry><p>0805</p></entry><entry><p>47uF</p></entry><entry><p>4</p></entry><entry><p>Could place after BO or near VRM</p></entry><entry><p>VCCPRIM_IO_3, VCCPRIM_IO_4</p></entry></row><row><entry><p>Primary/Secondary side</p></entry><entry><p>7343</p></entry><entry><p>330uF</p></entry><entry><p /></entry><entry><p>Place near VRM</p></entry><entry><p>VCCPRIM_IO_3, VCCPRIM_IO_4</p></entry></row><row><entry><p>Secondary side</p></entry><entry><p>0603</p></entry><entry><p>1uH</p></entry><entry><p>1</p></entry><entry><p>Inductor of LC filter. The following requirements for the inductor must be met:  </p><p>- DCR: 350mOhm </p></entry><entry><p>VCCPRIM_IO_3, VCCPRIM_IO_4</p></entry></row><row><entry><p>Secondary  side</p></entry><entry><p>0402/0603</p></entry><entry><p>22uF</p></entry><entry><p>1</p></entry><entry><p>Decoupling capacitor placed on VCCPRIM_IO_FLTR rail for LC filtering purpose</p></entry><entry><p>VCCPRIM_IO_3, VCCPRIM_IO_4</p></entry></row><row><entry><p>Secondary  side</p></entry><entry><p>0201</p></entry><entry><p>1uF</p></entry><entry><p>1</p></entry><entry><p>Place right below the VCCPRIM_IO_FLTR BGA</p></entry><entry><p /></entry></row></tbody></tgroup></table><fig id="FIG_vccprim_io_3_2"><title>VCCPRIM_IO_3</title><image href="FIG_vccprim_io_3_2.png" scalefit="yes" id="IMG_vccprim_io_3_2_png" /></fig><fig id="FIG_vccprim_io_4_2"><title>VCCPRIM_IO_4</title><image href="FIG_vccprim_io_4_2.png" scalefit="yes" id="IMG_vccprim_io_4_2_png" /></fig></section></body></topic>