==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] Analyzing design file 'AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.493 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, true>::ssdm_int(signed char)' into 'ap_int_base<8, true>::ap_int_base(unsigned char)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:257:77)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::ap_int_base(unsigned char)' into 'ap_int<8>::ap_int(unsigned char)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:176:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_uint<1>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:53:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:85:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:83:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:74:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:54:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:58:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:59:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_528_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:528:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_537_2' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:537:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_548_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_511_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:511:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_323_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:323:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_332_2' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:332:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_343_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_299_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:299:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_278_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:278:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_281_2' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:281:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_219_2' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:219:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_235_3' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:235:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_243_4' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:243:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_182_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:182:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_141_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:141:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_528_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:528:20) in function 'invMixColumns' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:518:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_537_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:537:27) in function 'invMixColumns' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:518:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_548_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548:23) in function 'invMixColumn' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:545:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_511_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:511:27) in function 'invShiftRow' completely with a factor of 3 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:502:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_323_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:323:20) in function 'mixColumns' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:313:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_332_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:332:27) in function 'mixColumns' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:313:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_343_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343:23) in function 'mixColumn' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:340:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_299_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:299:23) in function 'galois_multiplication' completely with a factor of 8 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:295:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_281_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:281:27) in function 'shiftRow' completely with a factor of 3 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:274:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_219_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:219:20) in function 'expandKey' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:201:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_235_3' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:235:31) in function 'expandKey' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:201:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_243_4' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:243:27) in function 'expandKey' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:201:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_182_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:182:23) in function 'core' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:175:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_141_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:141:23) in function 'rotate' completely with a factor of 3 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'rotate(unsigned char*)' into 'core(unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'getSBoxValue(unsigned char)' into 'core(unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'getRconValue(unsigned char)' into 'core(unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'core(unsigned char*, int)' into 'expandKey(unsigned char*, unsigned char*, int, unsigned long)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:201:0)
INFO: [HLS 214-178] Inlining function 'getSBoxValue(unsigned char)' into 'expandKey(unsigned char*, unsigned char*, int, unsigned long)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:201:0)
INFO: [HLS 214-178] Inlining function 'getSBoxValue(unsigned char)' into 'subBytes(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:252:0)
INFO: [HLS 214-178] Inlining function 'shiftRow(unsigned char*, unsigned char)' into 'shiftRows(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263:0)
INFO: [HLS 214-178] Inlining function 'mixColumn(unsigned char*)' into 'mixColumns(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:313:0)
INFO: [HLS 214-178] Inlining function 'subBytes(unsigned char*)' into 'aes_round(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:369:0)
INFO: [HLS 214-178] Inlining function 'shiftRows(unsigned char*)' into 'aes_round(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:369:0)
INFO: [HLS 214-178] Inlining function 'mixColumns(unsigned char*)' into 'aes_round(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:369:0)
INFO: [HLS 214-178] Inlining function 'addRoundKey(unsigned char*, unsigned char*)' into 'aes_round(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:369:0)
INFO: [HLS 214-178] Inlining function 'createRoundKey(unsigned char*, unsigned char*)' into 'aes_main(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:389:0)
INFO: [HLS 214-178] Inlining function 'addRoundKey(unsigned char*, unsigned char*)' into 'aes_main(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:389:0)
INFO: [HLS 214-178] Inlining function 'subBytes(unsigned char*)' into 'aes_main(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:389:0)
INFO: [HLS 214-178] Inlining function 'shiftRows(unsigned char*)' into 'aes_main(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:389:0)
INFO: [HLS 214-178] Inlining function 'invShiftRow(unsigned char*, unsigned char)' into 'invShiftRows(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:494:0)
INFO: [HLS 214-178] Inlining function 'getSBoxInvert(unsigned char)' into 'invSubBytes(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:482:0)
INFO: [HLS 214-178] Inlining function 'invMixColumn(unsigned char*)' into 'invMixColumns(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:518:0)
INFO: [HLS 214-178] Inlining function 'invShiftRows(unsigned char*)' into 'aes_invRound(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:571:0)
INFO: [HLS 214-178] Inlining function 'invSubBytes(unsigned char*)' into 'aes_invRound(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:571:0)
INFO: [HLS 214-178] Inlining function 'addRoundKey(unsigned char*, unsigned char*)' into 'aes_invRound(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:571:0)
INFO: [HLS 214-178] Inlining function 'invMixColumns(unsigned char*)' into 'aes_invRound(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:571:0)
INFO: [HLS 214-178] Inlining function 'createRoundKey(unsigned char*, unsigned char*)' into 'aes_invMain(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:579:0)
INFO: [HLS 214-178] Inlining function 'addRoundKey(unsigned char*, unsigned char*)' into 'aes_invMain(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:579:0)
INFO: [HLS 214-178] Inlining function 'invShiftRows(unsigned char*)' into 'aes_invMain(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:579:0)
INFO: [HLS 214-178] Inlining function 'invSubBytes(unsigned char*)' into 'aes_invMain(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:579:0)
INFO: [HLS 214-178] Inlining function 'aes_encrypt(unsigned char*, unsigned char*, unsigned char*, int)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'aes_decrypt(unsigned char*, unsigned char*, unsigned char*, int)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:13:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<8>s.i8' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.715 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.372 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.662 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_258_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:253) in function 'aes_round' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_290_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:289) in function 'aes_round' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_489_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:483) in function 'aes_invRound' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_290_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:289) in function 'aes_invRound' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_209_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:205) in function 'expandKey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_383_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:378) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_290_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:289) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_383_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:378) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_258_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:253) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_290_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:289) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_383_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:378) in function 'aes_invMain' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_489_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:483) in function 'aes_invMain' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_290_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:289) in function 'aes_invMain' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_52_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:49) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_3' in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_460_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:426) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_474_4' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:426) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_650_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:616) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_664_4' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:616) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_67_4' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:49) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_5' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:49) in function 'aes' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'shiftRowsLoop' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:264) in function 'aes_main' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'shiftRowsLoop' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:264) in function 'aes_round' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_278_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:275) in function 'aes_main': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_278_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:275) in function 'aes_round': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:217:9) to (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:215:5) in function 'expandKey'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'galois_multiplication' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:294)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'aes_round' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:368)...12 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'aes_invRound' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:570)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.37 seconds; current allocated memory: 1.662 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'shiftRowsLoop' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:264:9) in function 'aes_round' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_380_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:378:9) in function 'aes_main'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_380_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:378:9) in function 'aes_main'.
WARNING: [HLS 200-960] Cannot flatten loop 'shiftRowsLoop' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:264:9) in function 'aes_main' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_497_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:495:9) in function 'aes_invRound' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_380_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:378:9) in function 'aes_invMain'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_497_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:495:9) in function 'aes_invMain' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_457_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:426:9) in function 'aes'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_471_3' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:426:9) in function 'aes'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_647_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:616:9) in function 'aes'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_661_3' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:616:9) in function 'aes'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_50_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:47:13) in function 'aes' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'expandedKey' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:210:24)
INFO: [HLS 200-472] Inferring partial write operation for 'expandedKey' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:245:38)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:259:18)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:282:22)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:282:24)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:334:32)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:291:18)
INFO: [HLS 200-472] Inferring partial write operation for 'roundKey' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:384:37)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:510:8)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:512:24)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:490:18)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:539:32)
INFO: [HLS 200-472] Inferring partial write operation for 'key_array128' 
INFO: [HLS 200-472] Inferring partial write operation for 'key_array128' 
INFO: [HLS 200-472] Inferring partial write operation for 'key_array128' 
INFO: [HLS 200-472] Inferring partial write operation for 'key_array128' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:54:17)
INFO: [HLS 200-472] Inferring partial write operation for 'plaintext_array' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:59:23)
INFO: [HLS 200-472] Inferring partial write operation for 'block.1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:461:34)
INFO: [HLS 200-472] Inferring partial write operation for 'ciphertext_array' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:475:33)
INFO: [HLS 200-472] Inferring partial write operation for 'block' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:651:34)
INFO: [HLS 200-472] Inferring partial write operation for 'decryptedtext_array' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:665:33)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.405 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aes' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.964 seconds; current allocated memory: 1.662 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.662 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 1.662 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_52_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_52_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 1.662 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_57_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_57_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 1.662 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_457_1_VITIS_LOOP_460_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_457_1_VITIS_LOOP_460_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_457_1_VITIS_LOOP_460_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.388 seconds; current allocated memory: 1.662 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expandKey_Pipeline_VITIS_LOOP_209_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_209_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_209_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.379 seconds; current allocated memory: 1.662 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expandKey_Pipeline_expandKeyLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'expandKeyLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 15, Final II = 15, Depth = 20, loop 'expandKeyLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.412 seconds; current allocated memory: 1.662 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.499 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expandKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.627 seconds; current allocated memory: 1.662 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_380_1_VITIS_LOOP_383_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_380_1_VITIS_LOOP_383_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.406 seconds; current allocated memory: 1.662 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_VITIS_LOOP_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_290_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_290_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.394 seconds; current allocated memory: 1.662 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_round_Pipeline_VITIS_LOOP_258_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_258_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_258_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 1.662 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'galois_multiplication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'galois_multiplication'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 1, function 'galois_multiplication'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 1.662 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_round_Pipeline_mixColumnsLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mixColumnsLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 7, loop 'mixColumnsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.406 seconds; current allocated memory: 1.662 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_round_Pipeline_VITIS_LOOP_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_290_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_290_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.523 seconds; current allocated memory: 1.662 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_round' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'shiftRowsLoop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 1.662 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.368 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_380_1_VITIS_LOOP_383_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_380_1_VITIS_LOOP_383_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.662 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_VITIS_LOOP_258_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_258_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_258_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 1.662 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_VITIS_LOOP_290_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_290_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_290_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.349 seconds; current allocated memory: 1.662 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'shiftRowsLoop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 1.662 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.509 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_471_3_VITIS_LOOP_474_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_471_3_VITIS_LOOP_474_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_471_3_VITIS_LOOP_474_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.816 seconds; current allocated memory: 1.662 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_647_1_VITIS_LOOP_650_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_647_1_VITIS_LOOP_650_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_647_1_VITIS_LOOP_650_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.433 seconds; current allocated memory: 1.662 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound_Pipeline_invShiftRowLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invShiftRowLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 2, loop 'invShiftRowLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.468 seconds; current allocated memory: 1.662 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound_Pipeline_VITIS_LOOP_489_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_489_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_489_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.432 seconds; current allocated memory: 1.662 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound_Pipeline_VITIS_LOOP_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_290_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_290_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.391 seconds; current allocated memory: 1.662 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound_Pipeline_invMixColumnsLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invMixColumnsLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 7, Depth = 7, loop 'invMixColumnsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.421 seconds; current allocated memory: 1.662 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.406 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.547 seconds; current allocated memory: 1.662 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.406 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_380_1_VITIS_LOOP_383_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_380_1_VITIS_LOOP_383_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.634 seconds; current allocated memory: 1.662 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain_Pipeline_invShiftRowLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invShiftRowLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 2, loop 'invShiftRowLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.458 seconds; current allocated memory: 1.662 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain_Pipeline_VITIS_LOOP_489_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_489_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_489_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.662 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain_Pipeline_VITIS_LOOP_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_290_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_290_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.508 seconds; current allocated memory: 1.662 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.662 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.638 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_661_3_VITIS_LOOP_664_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_661_3_VITIS_LOOP_664_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_661_3_VITIS_LOOP_664_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.996 seconds; current allocated memory: 1.662 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_67_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_67_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.662 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_76_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_76_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.483 seconds; current allocated memory: 1.662 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.435 seconds; current allocated memory: 1.662 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.786 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.437 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.479 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.522 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_52_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_52_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.483 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_57_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_57_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.604 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_457_1_VITIS_LOOP_460_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_457_1_VITIS_LOOP_460_2' pipeline 'VITIS_LOOP_457_1_VITIS_LOOP_460_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_457_1_VITIS_LOOP_460_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.777 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expandKey_Pipeline_VITIS_LOOP_209_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'expandKey_Pipeline_VITIS_LOOP_209_1' pipeline 'VITIS_LOOP_209_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'expandKey_Pipeline_VITIS_LOOP_209_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.708 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expandKey_Pipeline_expandKeyLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'expandKey_Pipeline_expandKeyLoop' pipeline 'expandKeyLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_6ns_5_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'expandKey_Pipeline_expandKeyLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.806 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expandKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'expandKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.366 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_2' pipeline 'VITIS_LOOP_380_1_VITIS_LOOP_383_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_VITIS_LOOP_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_VITIS_LOOP_290_1' pipeline 'VITIS_LOOP_290_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_VITIS_LOOP_290_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.745 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_round_Pipeline_VITIS_LOOP_258_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_round_Pipeline_VITIS_LOOP_258_1' pipeline 'VITIS_LOOP_258_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_round_Pipeline_VITIS_LOOP_258_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.622 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'galois_multiplication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'galois_multiplication'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_round_Pipeline_mixColumnsLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_round_Pipeline_mixColumnsLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.606 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_round_Pipeline_VITIS_LOOP_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_round_Pipeline_VITIS_LOOP_290_1' pipeline 'VITIS_LOOP_290_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_round_Pipeline_VITIS_LOOP_290_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.962 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_round' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_round'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.569 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_21' pipeline 'VITIS_LOOP_380_1_VITIS_LOOP_383_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.052 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_VITIS_LOOP_258_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_VITIS_LOOP_258_1' pipeline 'VITIS_LOOP_258_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_VITIS_LOOP_258_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.759 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_VITIS_LOOP_290_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_VITIS_LOOP_290_12' pipeline 'VITIS_LOOP_290_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_VITIS_LOOP_290_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.602 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.584 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_471_3_VITIS_LOOP_474_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_471_3_VITIS_LOOP_474_4' pipeline 'VITIS_LOOP_471_3_VITIS_LOOP_474_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_471_3_VITIS_LOOP_474_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.545 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_647_1_VITIS_LOOP_650_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_647_1_VITIS_LOOP_650_2' pipeline 'VITIS_LOOP_647_1_VITIS_LOOP_650_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_647_1_VITIS_LOOP_650_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.742 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound_Pipeline_invShiftRowLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invRound_Pipeline_invShiftRowLoop' pipeline 'invShiftRowLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound_Pipeline_invShiftRowLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.738 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound_Pipeline_VITIS_LOOP_489_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invRound_Pipeline_VITIS_LOOP_489_1' pipeline 'VITIS_LOOP_489_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound_Pipeline_VITIS_LOOP_489_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.658 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound_Pipeline_VITIS_LOOP_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invRound_Pipeline_VITIS_LOOP_290_1' pipeline 'VITIS_LOOP_290_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound_Pipeline_VITIS_LOOP_290_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.664 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound_Pipeline_invMixColumnsLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound_Pipeline_invMixColumnsLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.966 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invMain_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_2' pipeline 'VITIS_LOOP_380_1_VITIS_LOOP_383_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.042 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain_Pipeline_invShiftRowLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invMain_Pipeline_invShiftRowLoop' pipeline 'invShiftRowLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain_Pipeline_invShiftRowLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.752 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain_Pipeline_VITIS_LOOP_489_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invMain_Pipeline_VITIS_LOOP_489_1' pipeline 'VITIS_LOOP_489_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain_Pipeline_VITIS_LOOP_489_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.672 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain_Pipeline_VITIS_LOOP_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invMain_Pipeline_VITIS_LOOP_290_1' pipeline 'VITIS_LOOP_290_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain_Pipeline_VITIS_LOOP_290_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.615 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_661_3_VITIS_LOOP_664_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_661_3_VITIS_LOOP_664_4' pipeline 'VITIS_LOOP_661_3_VITIS_LOOP_664_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_661_3_VITIS_LOOP_664_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.846 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_67_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_67_4' pipeline 'VITIS_LOOP_67_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_67_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_76_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_76_5' pipeline 'VITIS_LOOP_76_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_76_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.738 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/power_reading' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aes' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'mode', 'enable', 'power_reading' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.817 seconds; current allocated memory: 1.662 GB.
INFO: [RTMG 210-279] Implementing memory 'aes_expandKey_Pipeline_expandKeyLoop_sbox_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'aes_expandKey_Pipeline_expandKeyLoop_Rcon_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'aes_aes_main_roundKey_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'aes_aes_invRound_Pipeline_VITIS_LOOP_489_1_rsbox_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'aes_key_array128_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_expandedKey_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_block_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 12.253 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.741 seconds; current allocated memory: 1.662 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for aes.
INFO: [VLOG 209-307] Generating Verilog RTL for aes.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 242.94 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 20 seconds. CPU system time: 3 seconds. Elapsed time: 99.149 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 26 seconds. Total CPU system time: 5 seconds. Total elapsed time: 104.718 seconds; peak allocated memory: 1.662 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file AES_Power_Monitor/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 348.053 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 2 seconds. Total elapsed time: 353.245 seconds; peak allocated memory: 1.626 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./AES_Power_Monitor/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name aes aes 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.465 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 19.161 seconds; peak allocated memory: 1.636 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./AES_Power_Monitor/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name aes aes 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] Analyzing design file 'AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.244 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, true>::ssdm_int(signed char)' into 'ap_int_base<8, true>::ap_int_base(unsigned char)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:257:77)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::ap_int_base(unsigned char)' into 'ap_int<8>::ap_int(unsigned char)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:176:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_uint<1>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:53:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:85:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:83:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:74:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:54:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:58:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:59:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_528_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:528:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_537_2' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:537:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_548_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_511_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:511:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_323_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:323:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_332_2' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:332:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_343_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_299_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:299:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_278_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:278:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_281_2' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:281:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_219_2' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:219:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_235_3' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:235:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_243_4' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:243:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_182_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:182:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_141_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:141:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_528_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:528:20) in function 'invMixColumns' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:518:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_537_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:537:27) in function 'invMixColumns' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:518:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_548_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548:23) in function 'invMixColumn' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:545:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_511_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:511:27) in function 'invShiftRow' completely with a factor of 3 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:502:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_323_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:323:20) in function 'mixColumns' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:313:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_332_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:332:27) in function 'mixColumns' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:313:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_343_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343:23) in function 'mixColumn' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:340:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_299_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:299:23) in function 'galois_multiplication' completely with a factor of 8 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:295:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_281_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:281:27) in function 'shiftRow' completely with a factor of 3 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:274:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_219_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:219:20) in function 'expandKey' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:201:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_235_3' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:235:31) in function 'expandKey' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:201:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_243_4' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:243:27) in function 'expandKey' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:201:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_182_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:182:23) in function 'core' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:175:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_141_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:141:23) in function 'rotate' completely with a factor of 3 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'rotate(unsigned char*)' into 'core(unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'getSBoxValue(unsigned char)' into 'core(unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'getRconValue(unsigned char)' into 'core(unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'core(unsigned char*, int)' into 'expandKey(unsigned char*, unsigned char*, int, unsigned long)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:201:0)
INFO: [HLS 214-178] Inlining function 'getSBoxValue(unsigned char)' into 'expandKey(unsigned char*, unsigned char*, int, unsigned long)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:201:0)
INFO: [HLS 214-178] Inlining function 'getSBoxValue(unsigned char)' into 'subBytes(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:252:0)
INFO: [HLS 214-178] Inlining function 'shiftRow(unsigned char*, unsigned char)' into 'shiftRows(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263:0)
INFO: [HLS 214-178] Inlining function 'mixColumn(unsigned char*)' into 'mixColumns(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:313:0)
INFO: [HLS 214-178] Inlining function 'subBytes(unsigned char*)' into 'aes_round(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:369:0)
INFO: [HLS 214-178] Inlining function 'shiftRows(unsigned char*)' into 'aes_round(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:369:0)
INFO: [HLS 214-178] Inlining function 'mixColumns(unsigned char*)' into 'aes_round(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:369:0)
INFO: [HLS 214-178] Inlining function 'addRoundKey(unsigned char*, unsigned char*)' into 'aes_round(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:369:0)
INFO: [HLS 214-178] Inlining function 'createRoundKey(unsigned char*, unsigned char*)' into 'aes_main(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:389:0)
INFO: [HLS 214-178] Inlining function 'addRoundKey(unsigned char*, unsigned char*)' into 'aes_main(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:389:0)
INFO: [HLS 214-178] Inlining function 'subBytes(unsigned char*)' into 'aes_main(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:389:0)
INFO: [HLS 214-178] Inlining function 'shiftRows(unsigned char*)' into 'aes_main(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:389:0)
INFO: [HLS 214-178] Inlining function 'invShiftRow(unsigned char*, unsigned char)' into 'invShiftRows(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:494:0)
INFO: [HLS 214-178] Inlining function 'getSBoxInvert(unsigned char)' into 'invSubBytes(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:482:0)
INFO: [HLS 214-178] Inlining function 'invMixColumn(unsigned char*)' into 'invMixColumns(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:518:0)
INFO: [HLS 214-178] Inlining function 'invShiftRows(unsigned char*)' into 'aes_invRound(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:571:0)
INFO: [HLS 214-178] Inlining function 'invSubBytes(unsigned char*)' into 'aes_invRound(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:571:0)
INFO: [HLS 214-178] Inlining function 'addRoundKey(unsigned char*, unsigned char*)' into 'aes_invRound(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:571:0)
INFO: [HLS 214-178] Inlining function 'invMixColumns(unsigned char*)' into 'aes_invRound(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:571:0)
INFO: [HLS 214-178] Inlining function 'createRoundKey(unsigned char*, unsigned char*)' into 'aes_invMain(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:579:0)
INFO: [HLS 214-178] Inlining function 'addRoundKey(unsigned char*, unsigned char*)' into 'aes_invMain(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:579:0)
INFO: [HLS 214-178] Inlining function 'invShiftRows(unsigned char*)' into 'aes_invMain(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:579:0)
INFO: [HLS 214-178] Inlining function 'invSubBytes(unsigned char*)' into 'aes_invMain(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:579:0)
INFO: [HLS 214-178] Inlining function 'aes_encrypt(unsigned char*, unsigned char*, unsigned char*, int)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'aes_decrypt(unsigned char*, unsigned char*, unsigned char*, int)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:13:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<8>s.i8' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.291 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.398 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.611 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_258_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:253) in function 'aes_round' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_290_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:289) in function 'aes_round' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_489_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:483) in function 'aes_invRound' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_290_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:289) in function 'aes_invRound' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_209_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:205) in function 'expandKey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_383_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:378) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_290_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:289) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_383_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:378) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_258_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:253) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_290_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:289) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_383_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:378) in function 'aes_invMain' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_489_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:483) in function 'aes_invMain' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_290_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:289) in function 'aes_invMain' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_52_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:49) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_3' in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_460_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:426) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_474_4' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:426) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_650_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:616) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_664_4' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:616) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_67_4' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:49) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_5' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:49) in function 'aes' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'shiftRowsLoop' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:264) in function 'aes_main' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'shiftRowsLoop' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:264) in function 'aes_round' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_278_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:275) in function 'aes_main': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_278_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:275) in function 'aes_round': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:217:9) to (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:215:5) in function 'expandKey'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'galois_multiplication' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:294)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'aes_round' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:368)...12 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'aes_invRound' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:570)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.403 seconds; current allocated memory: 1.611 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'shiftRowsLoop' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:264:9) in function 'aes_round' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_380_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:378:9) in function 'aes_main'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_380_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:378:9) in function 'aes_main'.
WARNING: [HLS 200-960] Cannot flatten loop 'shiftRowsLoop' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:264:9) in function 'aes_main' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_497_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:495:9) in function 'aes_invRound' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_380_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:378:9) in function 'aes_invMain'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_497_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:495:9) in function 'aes_invMain' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_457_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:426:9) in function 'aes'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_471_3' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:426:9) in function 'aes'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_647_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:616:9) in function 'aes'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_661_3' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:616:9) in function 'aes'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_50_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:47:13) in function 'aes' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'expandedKey' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:210:24)
INFO: [HLS 200-472] Inferring partial write operation for 'expandedKey' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:245:38)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:259:18)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:282:22)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:282:24)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:334:32)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:291:18)
INFO: [HLS 200-472] Inferring partial write operation for 'roundKey' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:384:37)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:510:8)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:512:24)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:490:18)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:539:32)
INFO: [HLS 200-472] Inferring partial write operation for 'key_array128' 
INFO: [HLS 200-472] Inferring partial write operation for 'key_array128' 
INFO: [HLS 200-472] Inferring partial write operation for 'key_array128' 
INFO: [HLS 200-472] Inferring partial write operation for 'key_array128' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:54:17)
INFO: [HLS 200-472] Inferring partial write operation for 'plaintext_array' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:59:23)
INFO: [HLS 200-472] Inferring partial write operation for 'block.1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:461:34)
INFO: [HLS 200-472] Inferring partial write operation for 'ciphertext_array' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:475:33)
INFO: [HLS 200-472] Inferring partial write operation for 'block' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:651:34)
INFO: [HLS 200-472] Inferring partial write operation for 'decryptedtext_array' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:665:33)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.525 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aes' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.078 seconds; current allocated memory: 1.611 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.611 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.611 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_52_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_52_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 1.611 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_57_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_57_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 1.611 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_457_1_VITIS_LOOP_460_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_457_1_VITIS_LOOP_460_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_457_1_VITIS_LOOP_460_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.464 seconds; current allocated memory: 1.611 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expandKey_Pipeline_VITIS_LOOP_209_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_209_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_209_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.502 seconds; current allocated memory: 1.611 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expandKey_Pipeline_expandKeyLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'expandKeyLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 15, Final II = 15, Depth = 20, loop 'expandKeyLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 1.611 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expandKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.722 seconds; current allocated memory: 1.611 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_380_1_VITIS_LOOP_383_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_380_1_VITIS_LOOP_383_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.442 seconds; current allocated memory: 1.611 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.362 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_VITIS_LOOP_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_290_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_290_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.453 seconds; current allocated memory: 1.611 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_round_Pipeline_VITIS_LOOP_258_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_258_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_258_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 1.611 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'galois_multiplication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'galois_multiplication'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 1, function 'galois_multiplication'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.374 seconds; current allocated memory: 1.611 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_round_Pipeline_mixColumnsLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mixColumnsLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 7, loop 'mixColumnsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.509 seconds; current allocated memory: 1.611 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.383 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_round_Pipeline_VITIS_LOOP_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_290_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_290_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 1.611 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_round' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'shiftRowsLoop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 1.611 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.401 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_380_1_VITIS_LOOP_383_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_380_1_VITIS_LOOP_383_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.631 seconds; current allocated memory: 1.611 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_VITIS_LOOP_258_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_258_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_258_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.463 seconds; current allocated memory: 1.611 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_VITIS_LOOP_290_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_290_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_290_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.611 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'shiftRowsLoop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.431 seconds; current allocated memory: 1.611 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.555 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_471_3_VITIS_LOOP_474_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_471_3_VITIS_LOOP_474_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_471_3_VITIS_LOOP_474_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.872 seconds; current allocated memory: 1.611 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.499 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_647_1_VITIS_LOOP_650_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_647_1_VITIS_LOOP_650_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_647_1_VITIS_LOOP_650_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.503 seconds; current allocated memory: 1.611 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound_Pipeline_invShiftRowLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invShiftRowLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 2, loop 'invShiftRowLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.521 seconds; current allocated memory: 1.611 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.332 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound_Pipeline_VITIS_LOOP_489_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_489_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_489_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 1.611 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound_Pipeline_VITIS_LOOP_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_290_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_290_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 1.611 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound_Pipeline_invMixColumnsLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invMixColumnsLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 7, Depth = 7, loop 'invMixColumnsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.479 seconds; current allocated memory: 1.611 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.468 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.594 seconds; current allocated memory: 1.611 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.442 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_380_1_VITIS_LOOP_383_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_380_1_VITIS_LOOP_383_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.673 seconds; current allocated memory: 1.611 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.349 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain_Pipeline_invShiftRowLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invShiftRowLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 2, loop 'invShiftRowLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.525 seconds; current allocated memory: 1.611 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain_Pipeline_VITIS_LOOP_489_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_489_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_489_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.492 seconds; current allocated memory: 1.611 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain_Pipeline_VITIS_LOOP_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_290_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_290_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.438 seconds; current allocated memory: 1.611 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.438 seconds; current allocated memory: 1.611 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.692 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_661_3_VITIS_LOOP_664_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_661_3_VITIS_LOOP_664_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_661_3_VITIS_LOOP_664_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.054 seconds; current allocated memory: 1.611 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_67_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_67_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.541 seconds; current allocated memory: 1.611 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_76_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_76_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.534 seconds; current allocated memory: 1.611 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.361 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.479 seconds; current allocated memory: 1.611 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.807 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.526 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.559 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.525 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_52_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_52_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.598 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_57_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_57_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.716 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_457_1_VITIS_LOOP_460_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_457_1_VITIS_LOOP_460_2' pipeline 'VITIS_LOOP_457_1_VITIS_LOOP_460_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_457_1_VITIS_LOOP_460_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.047 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expandKey_Pipeline_VITIS_LOOP_209_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'expandKey_Pipeline_VITIS_LOOP_209_1' pipeline 'VITIS_LOOP_209_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'expandKey_Pipeline_VITIS_LOOP_209_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.779 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expandKey_Pipeline_expandKeyLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'expandKey_Pipeline_expandKeyLoop' pipeline 'expandKeyLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_6ns_5_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'expandKey_Pipeline_expandKeyLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.836 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expandKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'expandKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.484 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_2' pipeline 'VITIS_LOOP_380_1_VITIS_LOOP_383_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.677 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_VITIS_LOOP_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_VITIS_LOOP_290_1' pipeline 'VITIS_LOOP_290_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_VITIS_LOOP_290_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.792 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_round_Pipeline_VITIS_LOOP_258_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_round_Pipeline_VITIS_LOOP_258_1' pipeline 'VITIS_LOOP_258_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_round_Pipeline_VITIS_LOOP_258_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.647 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'galois_multiplication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'galois_multiplication'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_round_Pipeline_mixColumnsLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_round_Pipeline_mixColumnsLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.655 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_round_Pipeline_VITIS_LOOP_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_round_Pipeline_VITIS_LOOP_290_1' pipeline 'VITIS_LOOP_290_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_round_Pipeline_VITIS_LOOP_290_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.025 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_round' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_round'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.624 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_21' pipeline 'VITIS_LOOP_380_1_VITIS_LOOP_383_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.114 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_VITIS_LOOP_258_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_VITIS_LOOP_258_1' pipeline 'VITIS_LOOP_258_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_VITIS_LOOP_258_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_VITIS_LOOP_290_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_VITIS_LOOP_290_12' pipeline 'VITIS_LOOP_290_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_VITIS_LOOP_290_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.691 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.662 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_471_3_VITIS_LOOP_474_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_471_3_VITIS_LOOP_474_4' pipeline 'VITIS_LOOP_471_3_VITIS_LOOP_474_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_471_3_VITIS_LOOP_474_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.651 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_647_1_VITIS_LOOP_650_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_647_1_VITIS_LOOP_650_2' pipeline 'VITIS_LOOP_647_1_VITIS_LOOP_650_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_647_1_VITIS_LOOP_650_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.831 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound_Pipeline_invShiftRowLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invRound_Pipeline_invShiftRowLoop' pipeline 'invShiftRowLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound_Pipeline_invShiftRowLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.813 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound_Pipeline_VITIS_LOOP_489_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invRound_Pipeline_VITIS_LOOP_489_1' pipeline 'VITIS_LOOP_489_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound_Pipeline_VITIS_LOOP_489_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.724 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound_Pipeline_VITIS_LOOP_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invRound_Pipeline_VITIS_LOOP_290_1' pipeline 'VITIS_LOOP_290_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound_Pipeline_VITIS_LOOP_290_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.713 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound_Pipeline_invMixColumnsLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound_Pipeline_invMixColumnsLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.619 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invMain_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_2' pipeline 'VITIS_LOOP_380_1_VITIS_LOOP_383_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.172 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain_Pipeline_invShiftRowLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invMain_Pipeline_invShiftRowLoop' pipeline 'invShiftRowLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain_Pipeline_invShiftRowLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.982 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain_Pipeline_VITIS_LOOP_489_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invMain_Pipeline_VITIS_LOOP_489_1' pipeline 'VITIS_LOOP_489_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain_Pipeline_VITIS_LOOP_489_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.775 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain_Pipeline_VITIS_LOOP_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invMain_Pipeline_VITIS_LOOP_290_1' pipeline 'VITIS_LOOP_290_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain_Pipeline_VITIS_LOOP_290_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.697 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.693 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_661_3_VITIS_LOOP_664_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_661_3_VITIS_LOOP_664_4' pipeline 'VITIS_LOOP_661_3_VITIS_LOOP_664_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_661_3_VITIS_LOOP_664_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.99 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_67_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_67_4' pipeline 'VITIS_LOOP_67_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_67_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.862 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_76_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_76_5' pipeline 'VITIS_LOOP_76_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_76_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.819 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/power_reading' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aes' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'mode', 'enable', 'power_reading' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.145 seconds; current allocated memory: 1.611 GB.
INFO: [RTMG 210-279] Implementing memory 'aes_expandKey_Pipeline_expandKeyLoop_sbox_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'aes_expandKey_Pipeline_expandKeyLoop_Rcon_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'aes_aes_main_roundKey_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'aes_aes_invRound_Pipeline_VITIS_LOOP_489_1_rsbox_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'aes_key_array128_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_expandedKey_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_block_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 14.544 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.59 seconds; current allocated memory: 1.611 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for aes.
INFO: [VLOG 209-307] Generating Verilog RTL for aes.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 242.94 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21 seconds. CPU system time: 4 seconds. Elapsed time: 111.96 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 27 seconds. Total CPU system time: 6 seconds. Total elapsed time: 118.146 seconds; peak allocated memory: 1.611 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./AES_Power_Monitor/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name aes aes 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] Analyzing design file 'AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.503 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, true>::ssdm_int(signed char)' into 'ap_int_base<8, true>::ap_int_base(unsigned char)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:257:77)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::ap_int_base(unsigned char)' into 'ap_int<8>::ap_int(unsigned char)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:176:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_uint<1>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:53:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:85:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:83:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:74:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:54:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:58:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:59:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_528_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:528:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_537_2' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:537:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_548_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_511_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:511:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_323_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:323:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_332_2' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:332:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_343_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_299_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:299:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_278_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:278:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_281_2' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:281:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_219_2' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:219:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_235_3' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:235:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_243_4' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:243:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_182_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:182:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_141_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:141:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_528_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:528:20) in function 'invMixColumns' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:518:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_537_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:537:27) in function 'invMixColumns' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:518:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_548_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548:23) in function 'invMixColumn' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:545:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_511_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:511:27) in function 'invShiftRow' completely with a factor of 3 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:502:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_323_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:323:20) in function 'mixColumns' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:313:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_332_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:332:27) in function 'mixColumns' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:313:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_343_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343:23) in function 'mixColumn' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:340:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_299_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:299:23) in function 'galois_multiplication' completely with a factor of 8 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:295:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_281_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:281:27) in function 'shiftRow' completely with a factor of 3 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:274:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_219_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:219:20) in function 'expandKey' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:201:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_235_3' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:235:31) in function 'expandKey' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:201:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_243_4' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:243:27) in function 'expandKey' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:201:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_182_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:182:23) in function 'core' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:175:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_141_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:141:23) in function 'rotate' completely with a factor of 3 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'rotate(unsigned char*)' into 'core(unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'getSBoxValue(unsigned char)' into 'core(unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'getRconValue(unsigned char)' into 'core(unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'core(unsigned char*, int)' into 'expandKey(unsigned char*, unsigned char*, int, unsigned long)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:201:0)
INFO: [HLS 214-178] Inlining function 'getSBoxValue(unsigned char)' into 'expandKey(unsigned char*, unsigned char*, int, unsigned long)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:201:0)
INFO: [HLS 214-178] Inlining function 'getSBoxValue(unsigned char)' into 'subBytes(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:252:0)
INFO: [HLS 214-178] Inlining function 'shiftRow(unsigned char*, unsigned char)' into 'shiftRows(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263:0)
INFO: [HLS 214-178] Inlining function 'mixColumn(unsigned char*)' into 'mixColumns(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:313:0)
INFO: [HLS 214-178] Inlining function 'subBytes(unsigned char*)' into 'aes_round(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:369:0)
INFO: [HLS 214-178] Inlining function 'shiftRows(unsigned char*)' into 'aes_round(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:369:0)
INFO: [HLS 214-178] Inlining function 'mixColumns(unsigned char*)' into 'aes_round(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:369:0)
INFO: [HLS 214-178] Inlining function 'addRoundKey(unsigned char*, unsigned char*)' into 'aes_round(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:369:0)
INFO: [HLS 214-178] Inlining function 'createRoundKey(unsigned char*, unsigned char*)' into 'aes_main(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:389:0)
INFO: [HLS 214-178] Inlining function 'addRoundKey(unsigned char*, unsigned char*)' into 'aes_main(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:389:0)
INFO: [HLS 214-178] Inlining function 'subBytes(unsigned char*)' into 'aes_main(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:389:0)
INFO: [HLS 214-178] Inlining function 'shiftRows(unsigned char*)' into 'aes_main(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:389:0)
INFO: [HLS 214-178] Inlining function 'invShiftRow(unsigned char*, unsigned char)' into 'invShiftRows(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:494:0)
INFO: [HLS 214-178] Inlining function 'getSBoxInvert(unsigned char)' into 'invSubBytes(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:482:0)
INFO: [HLS 214-178] Inlining function 'invMixColumn(unsigned char*)' into 'invMixColumns(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:518:0)
INFO: [HLS 214-178] Inlining function 'invShiftRows(unsigned char*)' into 'aes_invRound(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:571:0)
INFO: [HLS 214-178] Inlining function 'invSubBytes(unsigned char*)' into 'aes_invRound(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:571:0)
INFO: [HLS 214-178] Inlining function 'addRoundKey(unsigned char*, unsigned char*)' into 'aes_invRound(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:571:0)
INFO: [HLS 214-178] Inlining function 'invMixColumns(unsigned char*)' into 'aes_invRound(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:571:0)
INFO: [HLS 214-178] Inlining function 'createRoundKey(unsigned char*, unsigned char*)' into 'aes_invMain(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:579:0)
INFO: [HLS 214-178] Inlining function 'addRoundKey(unsigned char*, unsigned char*)' into 'aes_invMain(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:579:0)
INFO: [HLS 214-178] Inlining function 'invShiftRows(unsigned char*)' into 'aes_invMain(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:579:0)
INFO: [HLS 214-178] Inlining function 'invSubBytes(unsigned char*)' into 'aes_invMain(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:579:0)
INFO: [HLS 214-178] Inlining function 'aes_encrypt(unsigned char*, unsigned char*, unsigned char*, int)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'aes_decrypt(unsigned char*, unsigned char*, unsigned char*, int)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:13:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<8>s.i8' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.676 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.404 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.374 seconds; current allocated memory: 1.602 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_258_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:253) in function 'aes_round' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_290_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:289) in function 'aes_round' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_489_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:483) in function 'aes_invRound' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_290_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:289) in function 'aes_invRound' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_209_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:205) in function 'expandKey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_383_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:378) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_290_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:289) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_383_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:378) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_258_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:253) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_290_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:289) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_383_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:378) in function 'aes_invMain' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_489_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:483) in function 'aes_invMain' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_290_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:289) in function 'aes_invMain' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_52_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:49) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_3' in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_460_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:426) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_474_4' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:426) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_650_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:616) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_664_4' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:616) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_67_4' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:49) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_5' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:49) in function 'aes' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'shiftRowsLoop' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:264) in function 'aes_main' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'shiftRowsLoop' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:264) in function 'aes_round' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_278_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:275) in function 'aes_main': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_278_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:275) in function 'aes_round': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:217:9) to (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:215:5) in function 'expandKey'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'galois_multiplication' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:294)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'aes_round' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:368)...12 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'aes_invRound' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:570)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.004 seconds; current allocated memory: 1.602 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'shiftRowsLoop' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:264:9) in function 'aes_round' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_380_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:378:9) in function 'aes_main'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_380_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:378:9) in function 'aes_main'.
WARNING: [HLS 200-960] Cannot flatten loop 'shiftRowsLoop' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:264:9) in function 'aes_main' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_497_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:495:9) in function 'aes_invRound' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_380_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:378:9) in function 'aes_invMain'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_497_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:495:9) in function 'aes_invMain' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_457_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:426:9) in function 'aes'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_471_3' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:426:9) in function 'aes'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_647_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:616:9) in function 'aes'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_661_3' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:616:9) in function 'aes'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_50_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:47:13) in function 'aes' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'expandedKey' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:210:24)
INFO: [HLS 200-472] Inferring partial write operation for 'expandedKey' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:245:38)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:259:18)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:282:22)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:282:24)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:334:32)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:291:18)
INFO: [HLS 200-472] Inferring partial write operation for 'roundKey' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:384:37)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:510:8)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:512:24)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:490:18)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:539:32)
INFO: [HLS 200-472] Inferring partial write operation for 'key_array128' 
INFO: [HLS 200-472] Inferring partial write operation for 'key_array128' 
INFO: [HLS 200-472] Inferring partial write operation for 'key_array128' 
INFO: [HLS 200-472] Inferring partial write operation for 'key_array128' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:54:17)
INFO: [HLS 200-472] Inferring partial write operation for 'plaintext_array' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:59:23)
INFO: [HLS 200-472] Inferring partial write operation for 'block.1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:461:34)
INFO: [HLS 200-472] Inferring partial write operation for 'ciphertext_array' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:475:33)
INFO: [HLS 200-472] Inferring partial write operation for 'block' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:651:34)
INFO: [HLS 200-472] Inferring partial write operation for 'decryptedtext_array' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:665:33)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.647 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aes' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.364 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.118 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.005 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.944 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.698 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_52_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_52_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_57_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_57_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.603 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.507 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_457_1_VITIS_LOOP_460_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_457_1_VITIS_LOOP_460_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_457_1_VITIS_LOOP_460_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.413 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expandKey_Pipeline_VITIS_LOOP_209_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_209_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_209_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.409 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expandKey_Pipeline_expandKeyLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'expandKeyLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 15, Final II = 15, Depth = 20, loop 'expandKeyLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.444 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expandKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.672 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_380_1_VITIS_LOOP_383_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_380_1_VITIS_LOOP_383_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.436 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_VITIS_LOOP_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_290_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_290_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.419 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_round_Pipeline_VITIS_LOOP_258_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_258_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_258_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'galois_multiplication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'galois_multiplication'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 1, function 'galois_multiplication'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_round_Pipeline_mixColumnsLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mixColumnsLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 7, loop 'mixColumnsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.433 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_round_Pipeline_VITIS_LOOP_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_290_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_290_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.558 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_round' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'shiftRowsLoop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.387 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_380_1_VITIS_LOOP_383_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_380_1_VITIS_LOOP_383_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.597 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_VITIS_LOOP_258_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_258_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_258_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.469 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_VITIS_LOOP_290_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_290_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_290_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.391 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'shiftRowsLoop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.419 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.541 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_471_3_VITIS_LOOP_474_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_471_3_VITIS_LOOP_474_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_471_3_VITIS_LOOP_474_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.922 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.349 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_647_1_VITIS_LOOP_650_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_647_1_VITIS_LOOP_650_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_647_1_VITIS_LOOP_650_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.486 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound_Pipeline_invShiftRowLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invShiftRowLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 2, loop 'invShiftRowLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.503 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound_Pipeline_VITIS_LOOP_489_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_489_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_489_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.456 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound_Pipeline_VITIS_LOOP_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_290_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_290_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.403 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound_Pipeline_invMixColumnsLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invMixColumnsLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 7, Depth = 7, loop 'invMixColumnsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.462 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.433 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.593 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_380_1_VITIS_LOOP_383_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_380_1_VITIS_LOOP_383_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.712 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain_Pipeline_invShiftRowLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invShiftRowLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 2, loop 'invShiftRowLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.512 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain_Pipeline_VITIS_LOOP_489_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_489_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_489_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.515 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain_Pipeline_VITIS_LOOP_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_290_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_290_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.453 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.429 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.699 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_661_3_VITIS_LOOP_664_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_661_3_VITIS_LOOP_664_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_661_3_VITIS_LOOP_664_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.102 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_67_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_67_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.551 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_76_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_76_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.496 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.479 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.843 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.546 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.527 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.525 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_52_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_52_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.521 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_57_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_57_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.646 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_457_1_VITIS_LOOP_460_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_457_1_VITIS_LOOP_460_2' pipeline 'VITIS_LOOP_457_1_VITIS_LOOP_460_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_457_1_VITIS_LOOP_460_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.833 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expandKey_Pipeline_VITIS_LOOP_209_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'expandKey_Pipeline_VITIS_LOOP_209_1' pipeline 'VITIS_LOOP_209_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'expandKey_Pipeline_VITIS_LOOP_209_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.806 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expandKey_Pipeline_expandKeyLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'expandKey_Pipeline_expandKeyLoop' pipeline 'expandKeyLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_6ns_5_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'expandKey_Pipeline_expandKeyLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.828 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expandKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'expandKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.536 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_2' pipeline 'VITIS_LOOP_380_1_VITIS_LOOP_383_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.673 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_VITIS_LOOP_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_VITIS_LOOP_290_1' pipeline 'VITIS_LOOP_290_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_VITIS_LOOP_290_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.821 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_round_Pipeline_VITIS_LOOP_258_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_round_Pipeline_VITIS_LOOP_258_1' pipeline 'VITIS_LOOP_258_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_round_Pipeline_VITIS_LOOP_258_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.665 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'galois_multiplication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'galois_multiplication'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.588 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_round_Pipeline_mixColumnsLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_round_Pipeline_mixColumnsLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.695 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_round_Pipeline_VITIS_LOOP_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_round_Pipeline_VITIS_LOOP_290_1' pipeline 'VITIS_LOOP_290_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_round_Pipeline_VITIS_LOOP_290_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.108 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_round' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_round'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_21' pipeline 'VITIS_LOOP_380_1_VITIS_LOOP_383_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.171 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_VITIS_LOOP_258_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_VITIS_LOOP_258_1' pipeline 'VITIS_LOOP_258_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_VITIS_LOOP_258_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.837 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_VITIS_LOOP_290_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_VITIS_LOOP_290_12' pipeline 'VITIS_LOOP_290_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_VITIS_LOOP_290_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.662 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_471_3_VITIS_LOOP_474_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_471_3_VITIS_LOOP_474_4' pipeline 'VITIS_LOOP_471_3_VITIS_LOOP_474_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_471_3_VITIS_LOOP_474_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.711 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_647_1_VITIS_LOOP_650_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_647_1_VITIS_LOOP_650_2' pipeline 'VITIS_LOOP_647_1_VITIS_LOOP_650_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_647_1_VITIS_LOOP_650_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.843 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound_Pipeline_invShiftRowLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invRound_Pipeline_invShiftRowLoop' pipeline 'invShiftRowLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound_Pipeline_invShiftRowLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.869 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound_Pipeline_VITIS_LOOP_489_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invRound_Pipeline_VITIS_LOOP_489_1' pipeline 'VITIS_LOOP_489_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound_Pipeline_VITIS_LOOP_489_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.727 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound_Pipeline_VITIS_LOOP_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invRound_Pipeline_VITIS_LOOP_290_1' pipeline 'VITIS_LOOP_290_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound_Pipeline_VITIS_LOOP_290_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.727 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound_Pipeline_invMixColumnsLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound_Pipeline_invMixColumnsLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.649 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.087 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invMain_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_2' pipeline 'VITIS_LOOP_380_1_VITIS_LOOP_383_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.147 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain_Pipeline_invShiftRowLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invMain_Pipeline_invShiftRowLoop' pipeline 'invShiftRowLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain_Pipeline_invShiftRowLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.827 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain_Pipeline_VITIS_LOOP_489_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invMain_Pipeline_VITIS_LOOP_489_1' pipeline 'VITIS_LOOP_489_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain_Pipeline_VITIS_LOOP_489_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.769 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain_Pipeline_VITIS_LOOP_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invMain_Pipeline_VITIS_LOOP_290_1' pipeline 'VITIS_LOOP_290_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain_Pipeline_VITIS_LOOP_290_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.688 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_661_3_VITIS_LOOP_664_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_661_3_VITIS_LOOP_664_4' pipeline 'VITIS_LOOP_661_3_VITIS_LOOP_664_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_661_3_VITIS_LOOP_664_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.942 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_67_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_67_4' pipeline 'VITIS_LOOP_67_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_67_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.852 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_76_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_76_5' pipeline 'VITIS_LOOP_76_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_76_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.805 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/power_reading' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aes' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'mode', 'enable', 'power_reading' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.835 seconds; current allocated memory: 1.602 GB.
INFO: [RTMG 210-279] Implementing memory 'aes_expandKey_Pipeline_expandKeyLoop_sbox_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'aes_expandKey_Pipeline_expandKeyLoop_Rcon_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'aes_aes_main_roundKey_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'aes_aes_invRound_Pipeline_VITIS_LOOP_489_1_rsbox_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'aes_key_array128_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_expandedKey_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_block_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 13.197 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.203 seconds; current allocated memory: 1.602 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for aes.
INFO: [VLOG 209-307] Generating Verilog RTL for aes.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 242.94 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23 seconds. CPU system time: 6 seconds. Elapsed time: 117.644 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 29 seconds. Total CPU system time: 8 seconds. Total elapsed time: 124.158 seconds; peak allocated memory: 1.602 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./AES_Power_Monitor/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name aes aes 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] Analyzing design file 'AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.566 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, true>::ssdm_int(signed char)' into 'ap_int_base<8, true>::ap_int_base(unsigned char)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:257:77)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::ap_int_base(unsigned char)' into 'ap_int<8>::ap_int(unsigned char)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:176:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_uint<1>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:53:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:85:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:83:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:74:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:54:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:58:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:59:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_528_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:528:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_537_2' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:537:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_548_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_511_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:511:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_323_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:323:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_332_2' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:332:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_343_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_299_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:299:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_278_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:278:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_281_2' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:281:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_219_2' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:219:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_235_3' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:235:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_243_4' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:243:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_182_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:182:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_141_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:141:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_528_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:528:20) in function 'invMixColumns' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:518:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_537_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:537:27) in function 'invMixColumns' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:518:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_548_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548:23) in function 'invMixColumn' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:545:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_511_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:511:27) in function 'invShiftRow' completely with a factor of 3 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:502:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_323_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:323:20) in function 'mixColumns' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:313:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_332_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:332:27) in function 'mixColumns' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:313:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_343_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343:23) in function 'mixColumn' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:340:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_299_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:299:23) in function 'galois_multiplication' completely with a factor of 8 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:295:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_281_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:281:27) in function 'shiftRow' completely with a factor of 3 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:274:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_219_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:219:20) in function 'expandKey' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:201:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_235_3' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:235:31) in function 'expandKey' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:201:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_243_4' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:243:27) in function 'expandKey' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:201:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_182_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:182:23) in function 'core' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:175:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_141_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:141:23) in function 'rotate' completely with a factor of 3 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'rotate(unsigned char*)' into 'core(unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'getSBoxValue(unsigned char)' into 'core(unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'getRconValue(unsigned char)' into 'core(unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'core(unsigned char*, int)' into 'expandKey(unsigned char*, unsigned char*, int, unsigned long)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:201:0)
INFO: [HLS 214-178] Inlining function 'getSBoxValue(unsigned char)' into 'expandKey(unsigned char*, unsigned char*, int, unsigned long)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:201:0)
INFO: [HLS 214-178] Inlining function 'getSBoxValue(unsigned char)' into 'subBytes(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:252:0)
INFO: [HLS 214-178] Inlining function 'shiftRow(unsigned char*, unsigned char)' into 'shiftRows(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263:0)
INFO: [HLS 214-178] Inlining function 'mixColumn(unsigned char*)' into 'mixColumns(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:313:0)
INFO: [HLS 214-178] Inlining function 'subBytes(unsigned char*)' into 'aes_round(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:369:0)
INFO: [HLS 214-178] Inlining function 'shiftRows(unsigned char*)' into 'aes_round(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:369:0)
INFO: [HLS 214-178] Inlining function 'mixColumns(unsigned char*)' into 'aes_round(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:369:0)
INFO: [HLS 214-178] Inlining function 'addRoundKey(unsigned char*, unsigned char*)' into 'aes_round(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:369:0)
INFO: [HLS 214-178] Inlining function 'createRoundKey(unsigned char*, unsigned char*)' into 'aes_main(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:389:0)
INFO: [HLS 214-178] Inlining function 'addRoundKey(unsigned char*, unsigned char*)' into 'aes_main(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:389:0)
INFO: [HLS 214-178] Inlining function 'subBytes(unsigned char*)' into 'aes_main(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:389:0)
INFO: [HLS 214-178] Inlining function 'shiftRows(unsigned char*)' into 'aes_main(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:389:0)
INFO: [HLS 214-178] Inlining function 'invShiftRow(unsigned char*, unsigned char)' into 'invShiftRows(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:494:0)
INFO: [HLS 214-178] Inlining function 'getSBoxInvert(unsigned char)' into 'invSubBytes(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:482:0)
INFO: [HLS 214-178] Inlining function 'invMixColumn(unsigned char*)' into 'invMixColumns(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:518:0)
INFO: [HLS 214-178] Inlining function 'invShiftRows(unsigned char*)' into 'aes_invRound(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:571:0)
INFO: [HLS 214-178] Inlining function 'invSubBytes(unsigned char*)' into 'aes_invRound(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:571:0)
INFO: [HLS 214-178] Inlining function 'addRoundKey(unsigned char*, unsigned char*)' into 'aes_invRound(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:571:0)
INFO: [HLS 214-178] Inlining function 'invMixColumns(unsigned char*)' into 'aes_invRound(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:571:0)
INFO: [HLS 214-178] Inlining function 'createRoundKey(unsigned char*, unsigned char*)' into 'aes_invMain(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:579:0)
INFO: [HLS 214-178] Inlining function 'addRoundKey(unsigned char*, unsigned char*)' into 'aes_invMain(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:579:0)
INFO: [HLS 214-178] Inlining function 'invShiftRows(unsigned char*)' into 'aes_invMain(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:579:0)
INFO: [HLS 214-178] Inlining function 'invSubBytes(unsigned char*)' into 'aes_invMain(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:579:0)
INFO: [HLS 214-178] Inlining function 'aes_encrypt(unsigned char*, unsigned char*, unsigned char*, int)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'aes_decrypt(unsigned char*, unsigned char*, unsigned char*, int)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:13:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<8>s.i8' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.653 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.615 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_258_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:253) in function 'aes_round' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_290_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:289) in function 'aes_round' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_489_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:483) in function 'aes_invRound' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_290_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:289) in function 'aes_invRound' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_209_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:205) in function 'expandKey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_383_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:378) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_290_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:289) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_383_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:378) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_258_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:253) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_290_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:289) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_383_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:378) in function 'aes_invMain' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_489_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:483) in function 'aes_invMain' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_290_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:289) in function 'aes_invMain' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_52_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:49) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_3' in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_460_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:426) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_474_4' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:426) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_650_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:616) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_664_4' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:616) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_67_4' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:49) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_5' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:49) in function 'aes' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'shiftRowsLoop' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:264) in function 'aes_main' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'shiftRowsLoop' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:264) in function 'aes_round' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_278_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:275) in function 'aes_main': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_278_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:275) in function 'aes_round': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:217:9) to (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:215:5) in function 'expandKey'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'galois_multiplication' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:294)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'aes_round' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:368)...12 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'aes_invRound' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:570)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.347 seconds; current allocated memory: 1.615 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'shiftRowsLoop' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:264:9) in function 'aes_round' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_380_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:378:9) in function 'aes_main'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_380_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:378:9) in function 'aes_main'.
WARNING: [HLS 200-960] Cannot flatten loop 'shiftRowsLoop' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:264:9) in function 'aes_main' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_497_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:495:9) in function 'aes_invRound' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_380_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:378:9) in function 'aes_invMain'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_497_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:495:9) in function 'aes_invMain' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_457_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:426:9) in function 'aes'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_471_3' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:426:9) in function 'aes'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_647_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:616:9) in function 'aes'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_661_3' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:616:9) in function 'aes'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_50_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:47:13) in function 'aes' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'expandedKey' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:210:24)
INFO: [HLS 200-472] Inferring partial write operation for 'expandedKey' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:245:38)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:259:18)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:282:22)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:282:24)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:334:32)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:291:18)
INFO: [HLS 200-472] Inferring partial write operation for 'roundKey' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:384:37)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:510:8)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:512:24)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:490:18)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:539:32)
INFO: [HLS 200-472] Inferring partial write operation for 'key_array128' 
INFO: [HLS 200-472] Inferring partial write operation for 'key_array128' 
INFO: [HLS 200-472] Inferring partial write operation for 'key_array128' 
INFO: [HLS 200-472] Inferring partial write operation for 'key_array128' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:54:17)
INFO: [HLS 200-472] Inferring partial write operation for 'plaintext_array' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:59:23)
INFO: [HLS 200-472] Inferring partial write operation for 'block.1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:461:34)
INFO: [HLS 200-472] Inferring partial write operation for 'ciphertext_array' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:475:33)
INFO: [HLS 200-472] Inferring partial write operation for 'block' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:651:34)
INFO: [HLS 200-472] Inferring partial write operation for 'decryptedtext_array' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:665:33)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.487 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aes' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.938 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_52_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_52_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_57_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_57_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_457_1_VITIS_LOOP_460_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_457_1_VITIS_LOOP_460_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_457_1_VITIS_LOOP_460_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.446 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expandKey_Pipeline_VITIS_LOOP_209_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_209_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_209_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.393 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expandKey_Pipeline_expandKeyLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'expandKeyLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 15, Final II = 15, Depth = 25, loop 'expandKeyLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expandKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.709 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_380_1_VITIS_LOOP_383_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_380_1_VITIS_LOOP_383_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.408 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_VITIS_LOOP_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_290_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_290_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_round_Pipeline_VITIS_LOOP_258_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_258_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_258_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'galois_multiplication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'galois_multiplication'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 1, function 'galois_multiplication'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_round_Pipeline_mixColumnsLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mixColumnsLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 7, loop 'mixColumnsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.479 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.387 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_round_Pipeline_VITIS_LOOP_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_290_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_290_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.601 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_round' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'shiftRowsLoop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.397 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_380_1_VITIS_LOOP_383_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_380_1_VITIS_LOOP_383_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.629 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_VITIS_LOOP_258_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_258_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_258_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.472 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_VITIS_LOOP_290_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_290_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_290_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'shiftRowsLoop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.425 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.581 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_471_3_VITIS_LOOP_474_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_471_3_VITIS_LOOP_474_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_471_3_VITIS_LOOP_474_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.876 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_647_1_VITIS_LOOP_650_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_647_1_VITIS_LOOP_650_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_647_1_VITIS_LOOP_650_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.478 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound_Pipeline_invShiftRowLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invShiftRowLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 2, loop 'invShiftRowLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.507 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound_Pipeline_VITIS_LOOP_489_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_489_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_489_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound_Pipeline_VITIS_LOOP_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_290_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_290_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.425 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound_Pipeline_invMixColumnsLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invMixColumnsLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 7, Depth = 7, loop 'invMixColumnsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.472 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.439 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.615 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.444 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_380_1_VITIS_LOOP_383_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_380_1_VITIS_LOOP_383_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.707 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.349 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain_Pipeline_invShiftRowLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invShiftRowLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 2, loop 'invShiftRowLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.524 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain_Pipeline_VITIS_LOOP_489_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_489_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_489_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.474 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain_Pipeline_VITIS_LOOP_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_290_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_290_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.453 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.447 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.697 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_661_3_VITIS_LOOP_664_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_661_3_VITIS_LOOP_664_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_661_3_VITIS_LOOP_664_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.065 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_67_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_67_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.333 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_76_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_76_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.486 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.468 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.839 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.531 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.545 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_52_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_52_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_57_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_57_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_457_1_VITIS_LOOP_460_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_457_1_VITIS_LOOP_460_2' pipeline 'VITIS_LOOP_457_1_VITIS_LOOP_460_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_457_1_VITIS_LOOP_460_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.819 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expandKey_Pipeline_VITIS_LOOP_209_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'expandKey_Pipeline_VITIS_LOOP_209_1' pipeline 'VITIS_LOOP_209_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'expandKey_Pipeline_VITIS_LOOP_209_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expandKey_Pipeline_expandKeyLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'expandKey_Pipeline_expandKeyLoop' pipeline 'expandKeyLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_6ns_5_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'expandKey_Pipeline_expandKeyLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expandKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'expandKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.447 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_2' pipeline 'VITIS_LOOP_380_1_VITIS_LOOP_383_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.643 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_VITIS_LOOP_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_VITIS_LOOP_290_1' pipeline 'VITIS_LOOP_290_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_VITIS_LOOP_290_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_round_Pipeline_VITIS_LOOP_258_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_round_Pipeline_VITIS_LOOP_258_1' pipeline 'VITIS_LOOP_258_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_round_Pipeline_VITIS_LOOP_258_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.628 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'galois_multiplication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'galois_multiplication'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.572 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_round_Pipeline_mixColumnsLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_round_Pipeline_mixColumnsLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.653 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_round_Pipeline_VITIS_LOOP_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_round_Pipeline_VITIS_LOOP_290_1' pipeline 'VITIS_LOOP_290_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_round_Pipeline_VITIS_LOOP_290_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.044 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_round' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_round'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.612 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_21' pipeline 'VITIS_LOOP_380_1_VITIS_LOOP_383_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.227 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_VITIS_LOOP_258_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_VITIS_LOOP_258_1' pipeline 'VITIS_LOOP_258_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_VITIS_LOOP_258_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.831 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_VITIS_LOOP_290_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_VITIS_LOOP_290_12' pipeline 'VITIS_LOOP_290_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_VITIS_LOOP_290_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.679 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.644 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_471_3_VITIS_LOOP_474_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_471_3_VITIS_LOOP_474_4' pipeline 'VITIS_LOOP_471_3_VITIS_LOOP_474_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_471_3_VITIS_LOOP_474_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.87 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_647_1_VITIS_LOOP_650_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_647_1_VITIS_LOOP_650_2' pipeline 'VITIS_LOOP_647_1_VITIS_LOOP_650_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_647_1_VITIS_LOOP_650_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.831 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound_Pipeline_invShiftRowLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invRound_Pipeline_invShiftRowLoop' pipeline 'invShiftRowLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound_Pipeline_invShiftRowLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.033 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound_Pipeline_VITIS_LOOP_489_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invRound_Pipeline_VITIS_LOOP_489_1' pipeline 'VITIS_LOOP_489_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound_Pipeline_VITIS_LOOP_489_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.747 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound_Pipeline_VITIS_LOOP_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invRound_Pipeline_VITIS_LOOP_290_1' pipeline 'VITIS_LOOP_290_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound_Pipeline_VITIS_LOOP_290_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.689 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound_Pipeline_invMixColumnsLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound_Pipeline_invMixColumnsLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.622 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.094 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invMain_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_2' pipeline 'VITIS_LOOP_380_1_VITIS_LOOP_383_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain_Pipeline_VITIS_LOOP_380_1_VITIS_LOOP_383_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.23 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain_Pipeline_invShiftRowLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invMain_Pipeline_invShiftRowLoop' pipeline 'invShiftRowLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain_Pipeline_invShiftRowLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.809 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain_Pipeline_VITIS_LOOP_489_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invMain_Pipeline_VITIS_LOOP_489_1' pipeline 'VITIS_LOOP_489_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain_Pipeline_VITIS_LOOP_489_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.708 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain_Pipeline_VITIS_LOOP_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invMain_Pipeline_VITIS_LOOP_290_1' pipeline 'VITIS_LOOP_290_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain_Pipeline_VITIS_LOOP_290_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.653 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.692 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_661_3_VITIS_LOOP_664_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_661_3_VITIS_LOOP_664_4' pipeline 'VITIS_LOOP_661_3_VITIS_LOOP_664_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_661_3_VITIS_LOOP_664_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.092 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_67_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_67_4' pipeline 'VITIS_LOOP_67_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_67_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.871 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_76_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_76_5' pipeline 'VITIS_LOOP_76_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_76_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.746 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/power_reading' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aes' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'mode', 'enable', 'power_reading' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.001 seconds; current allocated memory: 1.615 GB.
INFO: [RTMG 210-279] Implementing memory 'aes_expandKey_Pipeline_expandKeyLoop_sbox_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'aes_expandKey_Pipeline_expandKeyLoop_Rcon_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'aes_aes_main_roundKey_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'aes_aes_invRound_Pipeline_VITIS_LOOP_489_1_rsbox_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'aes_key_array128_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_expandedKey_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_block_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 13.468 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.292 seconds; current allocated memory: 1.615 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for aes.
INFO: [VLOG 209-307] Generating Verilog RTL for aes.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.16 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23 seconds. CPU system time: 5 seconds. Elapsed time: 105.59 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 29 seconds. Total CPU system time: 7 seconds. Total elapsed time: 111.73 seconds; peak allocated memory: 1.615 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./AES_Power_Monitor/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name aes aes 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file AES_Power_Monitor/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 38.487 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 3 seconds. Total elapsed time: 44.014 seconds; peak allocated memory: 1.622 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./AES_Power_Monitor/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name aes aes 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] Analyzing design file 'AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.628 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, true>::ssdm_int(signed char)' into 'ap_int_base<8, true>::ap_int_base(unsigned char)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:257:77)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::ap_int_base(unsigned char)' into 'ap_int<8>::ap_int(unsigned char)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:176:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_uint<1>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:54:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:86:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:84:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:75:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:55:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:59:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:60:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_529_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:529:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_538_2' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:538:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_549_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:549:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_512_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:512:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_324_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:324:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_333_2' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:333:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_344_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:344:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_300_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_279_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:279:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_282_2' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:282:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_220_2' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:220:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_236_3' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:236:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_244_4' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:244:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_183_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:183:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_142_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:142:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_529_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:529:20) in function 'invMixColumns' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:519:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_538_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:538:27) in function 'invMixColumns' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:519:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_549_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:549:23) in function 'invMixColumn' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:546:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_512_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:512:27) in function 'invShiftRow' completely with a factor of 3 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:503:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_324_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:324:20) in function 'mixColumns' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:314:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_333_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:333:27) in function 'mixColumns' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:314:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_344_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:344:23) in function 'mixColumn' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:341:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_300_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300:23) in function 'galois_multiplication' completely with a factor of 8 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:296:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_282_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:282:27) in function 'shiftRow' completely with a factor of 3 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:275:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_220_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:220:20) in function 'expandKey' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:202:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_236_3' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:236:31) in function 'expandKey' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:202:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_244_4' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:244:27) in function 'expandKey' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:202:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_183_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:183:23) in function 'core' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:176:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_142_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:142:23) in function 'rotate' completely with a factor of 3 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'rotate(unsigned char*)' into 'core(unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:176:0)
INFO: [HLS 214-178] Inlining function 'getSBoxValue(unsigned char)' into 'core(unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:176:0)
INFO: [HLS 214-178] Inlining function 'getRconValue(unsigned char)' into 'core(unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:176:0)
INFO: [HLS 214-178] Inlining function 'core(unsigned char*, int)' into 'expandKey(unsigned char*, unsigned char*, int, unsigned long)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:202:0)
INFO: [HLS 214-178] Inlining function 'getSBoxValue(unsigned char)' into 'expandKey(unsigned char*, unsigned char*, int, unsigned long)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:202:0)
INFO: [HLS 214-178] Inlining function 'getSBoxValue(unsigned char)' into 'subBytes(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:253:0)
INFO: [HLS 214-178] Inlining function 'shiftRow(unsigned char*, unsigned char)' into 'shiftRows(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:264:0)
INFO: [HLS 214-178] Inlining function 'mixColumn(unsigned char*)' into 'mixColumns(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:314:0)
INFO: [HLS 214-178] Inlining function 'subBytes(unsigned char*)' into 'aes_round(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:370:0)
INFO: [HLS 214-178] Inlining function 'shiftRows(unsigned char*)' into 'aes_round(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:370:0)
INFO: [HLS 214-178] Inlining function 'mixColumns(unsigned char*)' into 'aes_round(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:370:0)
INFO: [HLS 214-178] Inlining function 'addRoundKey(unsigned char*, unsigned char*)' into 'aes_round(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:370:0)
INFO: [HLS 214-178] Inlining function 'createRoundKey(unsigned char*, unsigned char*)' into 'aes_main(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:390:0)
INFO: [HLS 214-178] Inlining function 'addRoundKey(unsigned char*, unsigned char*)' into 'aes_main(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:390:0)
INFO: [HLS 214-178] Inlining function 'subBytes(unsigned char*)' into 'aes_main(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:390:0)
INFO: [HLS 214-178] Inlining function 'shiftRows(unsigned char*)' into 'aes_main(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:390:0)
INFO: [HLS 214-178] Inlining function 'invShiftRow(unsigned char*, unsigned char)' into 'invShiftRows(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:495:0)
INFO: [HLS 214-178] Inlining function 'getSBoxInvert(unsigned char)' into 'invSubBytes(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:483:0)
INFO: [HLS 214-178] Inlining function 'invMixColumn(unsigned char*)' into 'invMixColumns(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:519:0)
INFO: [HLS 214-178] Inlining function 'invShiftRows(unsigned char*)' into 'aes_invRound(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:572:0)
INFO: [HLS 214-178] Inlining function 'invSubBytes(unsigned char*)' into 'aes_invRound(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:572:0)
INFO: [HLS 214-178] Inlining function 'addRoundKey(unsigned char*, unsigned char*)' into 'aes_invRound(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:572:0)
INFO: [HLS 214-178] Inlining function 'invMixColumns(unsigned char*)' into 'aes_invRound(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:572:0)
INFO: [HLS 214-178] Inlining function 'createRoundKey(unsigned char*, unsigned char*)' into 'aes_invMain(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:580:0)
INFO: [HLS 214-178] Inlining function 'addRoundKey(unsigned char*, unsigned char*)' into 'aes_invMain(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:580:0)
INFO: [HLS 214-178] Inlining function 'invShiftRows(unsigned char*)' into 'aes_invMain(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:580:0)
INFO: [HLS 214-178] Inlining function 'invSubBytes(unsigned char*)' into 'aes_invMain(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:580:0)
INFO: [HLS 214-178] Inlining function 'aes_encrypt(unsigned char*, unsigned char*, unsigned char*, int)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'aes_decrypt(unsigned char*, unsigned char*, unsigned char*, int)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:13:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<8>s.i8' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.009 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.645 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_259_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:254) in function 'aes_round' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_291_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:290) in function 'aes_round' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_490_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:484) in function 'aes_invRound' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_291_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:290) in function 'aes_invRound' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:206) in function 'expandKey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_384_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:379) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_291_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:290) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_384_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:379) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_259_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:254) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_291_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:290) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_384_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:379) in function 'aes_invMain' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_490_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:484) in function 'aes_invMain' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_291_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:290) in function 'aes_invMain' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:50) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_3' in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_461_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:427) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_475_4' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:427) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_651_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:617) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_665_4' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:617) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_4' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:50) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_5' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:50) in function 'aes' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'shiftRowsLoop' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:265) in function 'aes_main' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'shiftRowsLoop' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:265) in function 'aes_round' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_279_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:276) in function 'aes_main': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_279_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:276) in function 'aes_round': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:218:9) to (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:216:5) in function 'expandKey'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'galois_multiplication' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:295)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'aes_round' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:369)...12 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'aes_invRound' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:571)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.412 seconds; current allocated memory: 1.645 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'shiftRowsLoop' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:265:9) in function 'aes_round' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_381_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:379:9) in function 'aes_main'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_381_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:379:9) in function 'aes_main'.
WARNING: [HLS 200-960] Cannot flatten loop 'shiftRowsLoop' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:265:9) in function 'aes_main' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_498_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:496:9) in function 'aes_invRound' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_381_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:379:9) in function 'aes_invMain'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_498_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:496:9) in function 'aes_invMain' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_458_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:427:9) in function 'aes'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_472_3' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:427:9) in function 'aes'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_648_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:617:9) in function 'aes'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_662_3' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:617:9) in function 'aes'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_51_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:48:13) in function 'aes' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'expandedKey' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:211:24)
INFO: [HLS 200-472] Inferring partial write operation for 'expandedKey' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:246:38)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:260:18)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:283:22)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:283:24)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:335:32)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:292:18)
INFO: [HLS 200-472] Inferring partial write operation for 'roundKey' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:385:37)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:511:8)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:513:24)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:491:18)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:540:32)
INFO: [HLS 200-472] Inferring partial write operation for 'key_array128' 
INFO: [HLS 200-472] Inferring partial write operation for 'key_array128' 
INFO: [HLS 200-472] Inferring partial write operation for 'key_array128' 
INFO: [HLS 200-472] Inferring partial write operation for 'key_array128' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:55:17)
INFO: [HLS 200-472] Inferring partial write operation for 'plaintext_array' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:60:23)
INFO: [HLS 200-472] Inferring partial write operation for 'block.1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:462:34)
INFO: [HLS 200-472] Inferring partial write operation for 'ciphertext_array' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:476:33)
INFO: [HLS 200-472] Inferring partial write operation for 'block' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:652:34)
INFO: [HLS 200-472] Inferring partial write operation for 'decryptedtext_array' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:666:33)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.657 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aes' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.173 seconds; current allocated memory: 1.645 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 1.645 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 1.645 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_53_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_53_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.645 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_58_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_58_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.369 seconds; current allocated memory: 1.645 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_458_1_VITIS_LOOP_461_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_458_1_VITIS_LOOP_461_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_458_1_VITIS_LOOP_461_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.455 seconds; current allocated memory: 1.645 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expandKey_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_210_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.484 seconds; current allocated memory: 1.645 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expandKey_Pipeline_expandKeyLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'expandKeyLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 15, Final II = 15, Depth = 25, loop 'expandKeyLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.444 seconds; current allocated memory: 1.645 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.562 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expandKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.699 seconds; current allocated memory: 1.645 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_VITIS_LOOP_381_1_VITIS_LOOP_384_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_381_1_VITIS_LOOP_384_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_381_1_VITIS_LOOP_384_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 1.645 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_VITIS_LOOP_291_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_291_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_291_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.425 seconds; current allocated memory: 1.645 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_round_Pipeline_VITIS_LOOP_259_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_259_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_259_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.378 seconds; current allocated memory: 1.645 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'galois_multiplication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'galois_multiplication'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 1, function 'galois_multiplication'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.361 seconds; current allocated memory: 1.645 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_round_Pipeline_mixColumnsLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mixColumnsLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 7, loop 'mixColumnsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.438 seconds; current allocated memory: 1.645 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.373 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_round_Pipeline_VITIS_LOOP_291_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_291_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_291_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.598 seconds; current allocated memory: 1.645 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_round' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'shiftRowsLoop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.383 seconds; current allocated memory: 1.645 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.413 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_VITIS_LOOP_381_1_VITIS_LOOP_384_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_381_1_VITIS_LOOP_384_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_381_1_VITIS_LOOP_384_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.682 seconds; current allocated memory: 1.645 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_VITIS_LOOP_259_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_259_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_259_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.472 seconds; current allocated memory: 1.645 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_VITIS_LOOP_291_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_291_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_291_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 1.645 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'shiftRowsLoop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.396 seconds; current allocated memory: 1.645 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.558 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_472_3_VITIS_LOOP_475_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_472_3_VITIS_LOOP_475_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_472_3_VITIS_LOOP_475_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.872 seconds; current allocated memory: 1.645 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_648_1_VITIS_LOOP_651_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_648_1_VITIS_LOOP_651_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_648_1_VITIS_LOOP_651_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.516 seconds; current allocated memory: 1.645 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound_Pipeline_invShiftRowLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invShiftRowLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 2, loop 'invShiftRowLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.645 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound_Pipeline_VITIS_LOOP_490_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_490_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_490_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.447 seconds; current allocated memory: 1.645 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound_Pipeline_VITIS_LOOP_291_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_291_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_291_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.413 seconds; current allocated memory: 1.645 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound_Pipeline_invMixColumnsLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invMixColumnsLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 7, Depth = 7, loop 'invMixColumnsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.478 seconds; current allocated memory: 1.645 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.429 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.618 seconds; current allocated memory: 1.645 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain_Pipeline_VITIS_LOOP_381_1_VITIS_LOOP_384_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_381_1_VITIS_LOOP_384_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_381_1_VITIS_LOOP_384_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.716 seconds; current allocated memory: 1.645 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.381 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain_Pipeline_invShiftRowLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invShiftRowLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 2, loop 'invShiftRowLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.519 seconds; current allocated memory: 1.645 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.342 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain_Pipeline_VITIS_LOOP_490_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_490_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_490_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.487 seconds; current allocated memory: 1.645 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain_Pipeline_VITIS_LOOP_291_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_291_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_291_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.444 seconds; current allocated memory: 1.645 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.442 seconds; current allocated memory: 1.645 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.699 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_662_3_VITIS_LOOP_665_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_662_3_VITIS_LOOP_665_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_662_3_VITIS_LOOP_665_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.088 seconds; current allocated memory: 1.645 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_68_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_68_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.535 seconds; current allocated memory: 1.645 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_77_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_77_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.542 seconds; current allocated memory: 1.645 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.472 seconds; current allocated memory: 1.645 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.845 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.497 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.572 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_53_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_53_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.524 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_58_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_58_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.624 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_458_1_VITIS_LOOP_461_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_458_1_VITIS_LOOP_461_2' pipeline 'VITIS_LOOP_458_1_VITIS_LOOP_461_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_458_1_VITIS_LOOP_461_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expandKey_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'expandKey_Pipeline_VITIS_LOOP_210_1' pipeline 'VITIS_LOOP_210_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'expandKey_Pipeline_VITIS_LOOP_210_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.793 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expandKey_Pipeline_expandKeyLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'expandKey_Pipeline_expandKeyLoop' pipeline 'expandKeyLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_6ns_5_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'expandKey_Pipeline_expandKeyLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.794 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expandKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'expandKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.496 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_VITIS_LOOP_381_1_VITIS_LOOP_384_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_VITIS_LOOP_381_1_VITIS_LOOP_384_2' pipeline 'VITIS_LOOP_381_1_VITIS_LOOP_384_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_VITIS_LOOP_381_1_VITIS_LOOP_384_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.668 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_VITIS_LOOP_291_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_VITIS_LOOP_291_1' pipeline 'VITIS_LOOP_291_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_VITIS_LOOP_291_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_round_Pipeline_VITIS_LOOP_259_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_round_Pipeline_VITIS_LOOP_259_1' pipeline 'VITIS_LOOP_259_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_round_Pipeline_VITIS_LOOP_259_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.653 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'galois_multiplication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'galois_multiplication'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_round_Pipeline_mixColumnsLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_round_Pipeline_mixColumnsLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.662 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_round_Pipeline_VITIS_LOOP_291_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_round_Pipeline_VITIS_LOOP_291_1' pipeline 'VITIS_LOOP_291_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_round_Pipeline_VITIS_LOOP_291_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_round' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_round'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.611 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_VITIS_LOOP_381_1_VITIS_LOOP_384_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_VITIS_LOOP_381_1_VITIS_LOOP_384_21' pipeline 'VITIS_LOOP_381_1_VITIS_LOOP_384_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_VITIS_LOOP_381_1_VITIS_LOOP_384_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.206 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_VITIS_LOOP_259_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_VITIS_LOOP_259_1' pipeline 'VITIS_LOOP_259_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_VITIS_LOOP_259_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.836 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_VITIS_LOOP_291_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_VITIS_LOOP_291_12' pipeline 'VITIS_LOOP_291_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_VITIS_LOOP_291_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.678 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_472_3_VITIS_LOOP_475_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_472_3_VITIS_LOOP_475_4' pipeline 'VITIS_LOOP_472_3_VITIS_LOOP_475_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_472_3_VITIS_LOOP_475_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.74 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_648_1_VITIS_LOOP_651_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_648_1_VITIS_LOOP_651_2' pipeline 'VITIS_LOOP_648_1_VITIS_LOOP_651_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_648_1_VITIS_LOOP_651_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.815 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound_Pipeline_invShiftRowLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invRound_Pipeline_invShiftRowLoop' pipeline 'invShiftRowLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound_Pipeline_invShiftRowLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.826 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound_Pipeline_VITIS_LOOP_490_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invRound_Pipeline_VITIS_LOOP_490_1' pipeline 'VITIS_LOOP_490_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound_Pipeline_VITIS_LOOP_490_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.729 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound_Pipeline_VITIS_LOOP_291_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invRound_Pipeline_VITIS_LOOP_291_1' pipeline 'VITIS_LOOP_291_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound_Pipeline_VITIS_LOOP_291_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.651 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound_Pipeline_invMixColumnsLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound_Pipeline_invMixColumnsLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.627 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.072 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain_Pipeline_VITIS_LOOP_381_1_VITIS_LOOP_384_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invMain_Pipeline_VITIS_LOOP_381_1_VITIS_LOOP_384_2' pipeline 'VITIS_LOOP_381_1_VITIS_LOOP_384_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain_Pipeline_VITIS_LOOP_381_1_VITIS_LOOP_384_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.178 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain_Pipeline_invShiftRowLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invMain_Pipeline_invShiftRowLoop' pipeline 'invShiftRowLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain_Pipeline_invShiftRowLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.797 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain_Pipeline_VITIS_LOOP_490_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invMain_Pipeline_VITIS_LOOP_490_1' pipeline 'VITIS_LOOP_490_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain_Pipeline_VITIS_LOOP_490_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain_Pipeline_VITIS_LOOP_291_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invMain_Pipeline_VITIS_LOOP_291_1' pipeline 'VITIS_LOOP_291_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain_Pipeline_VITIS_LOOP_291_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.679 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_662_3_VITIS_LOOP_665_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_662_3_VITIS_LOOP_665_4' pipeline 'VITIS_LOOP_662_3_VITIS_LOOP_665_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_662_3_VITIS_LOOP_665_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_68_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_68_4' pipeline 'VITIS_LOOP_68_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_68_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.837 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_77_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_77_5' pipeline 'VITIS_LOOP_77_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_77_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.818 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/power_reading' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aes' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'mode', 'enable' and 'power_reading' to AXI-Lite port CTRL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.996 seconds; current allocated memory: 1.645 GB.
INFO: [RTMG 210-279] Implementing memory 'aes_expandKey_Pipeline_expandKeyLoop_sbox_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'aes_expandKey_Pipeline_expandKeyLoop_Rcon_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'aes_aes_main_roundKey_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'aes_aes_invRound_Pipeline_VITIS_LOOP_490_1_rsbox_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'aes_key_array128_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_expandedKey_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_block_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 13.634 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.933 seconds; current allocated memory: 1.645 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for aes.
INFO: [VLOG 209-307] Generating Verilog RTL for aes.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.16 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 20 seconds. CPU system time: 4 seconds. Elapsed time: 107.816 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 26 seconds. Total CPU system time: 6 seconds. Total elapsed time: 113.987 seconds; peak allocated memory: 1.645 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./AES_Power_Monitor/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name aes aes 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file AES_Power_Monitor/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 28.135 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 2 seconds. Total elapsed time: 33.515 seconds; peak allocated memory: 1.628 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./AES_Power_Monitor/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name aes aes 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] Analyzing design file 'AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.201 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, true>::ssdm_int(signed char)' into 'ap_int_base<8, true>::ap_int_base(unsigned char)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:257:77)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::ap_int_base(unsigned char)' into 'ap_int<8>::ap_int(unsigned char)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:176:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_uint<1>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:56:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:88:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:86:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:77:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:57:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:61:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:62:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_531_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:531:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_540_2' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:540:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_551_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:551:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_514_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:514:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_326_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:326:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_335_2' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:335:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_346_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:346:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_302_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:302:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_281_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:281:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_284_2' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:284:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_222_2' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:222:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_238_3' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:238:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_246_4' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:246:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_185_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:185:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_144_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:144:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_531_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:531:20) in function 'invMixColumns' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:521:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_540_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:540:27) in function 'invMixColumns' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:521:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_551_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:551:23) in function 'invMixColumn' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:548:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_514_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:514:27) in function 'invShiftRow' completely with a factor of 3 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:505:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_326_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:326:20) in function 'mixColumns' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:316:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_335_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:335:27) in function 'mixColumns' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:316:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_346_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:346:23) in function 'mixColumn' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_302_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:302:23) in function 'galois_multiplication' completely with a factor of 8 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:298:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_284_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:284:27) in function 'shiftRow' completely with a factor of 3 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:277:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:222:20) in function 'expandKey' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:204:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_238_3' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:238:31) in function 'expandKey' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:204:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_246_4' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:246:27) in function 'expandKey' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:204:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_185_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:185:23) in function 'core' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:178:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_144_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:144:23) in function 'rotate' completely with a factor of 3 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'rotate(unsigned char*)' into 'core(unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:178:0)
INFO: [HLS 214-178] Inlining function 'getSBoxValue(unsigned char)' into 'core(unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:178:0)
INFO: [HLS 214-178] Inlining function 'getRconValue(unsigned char)' into 'core(unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:178:0)
INFO: [HLS 214-178] Inlining function 'core(unsigned char*, int)' into 'expandKey(unsigned char*, unsigned char*, int, unsigned long)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:204:0)
INFO: [HLS 214-178] Inlining function 'getSBoxValue(unsigned char)' into 'expandKey(unsigned char*, unsigned char*, int, unsigned long)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:204:0)
INFO: [HLS 214-178] Inlining function 'getSBoxValue(unsigned char)' into 'subBytes(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:255:0)
INFO: [HLS 214-178] Inlining function 'shiftRow(unsigned char*, unsigned char)' into 'shiftRows(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:266:0)
INFO: [HLS 214-178] Inlining function 'mixColumn(unsigned char*)' into 'mixColumns(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:316:0)
INFO: [HLS 214-178] Inlining function 'subBytes(unsigned char*)' into 'aes_round(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:372:0)
INFO: [HLS 214-178] Inlining function 'shiftRows(unsigned char*)' into 'aes_round(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:372:0)
INFO: [HLS 214-178] Inlining function 'mixColumns(unsigned char*)' into 'aes_round(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:372:0)
INFO: [HLS 214-178] Inlining function 'addRoundKey(unsigned char*, unsigned char*)' into 'aes_round(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:372:0)
INFO: [HLS 214-178] Inlining function 'createRoundKey(unsigned char*, unsigned char*)' into 'aes_main(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:392:0)
INFO: [HLS 214-178] Inlining function 'addRoundKey(unsigned char*, unsigned char*)' into 'aes_main(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:392:0)
INFO: [HLS 214-178] Inlining function 'subBytes(unsigned char*)' into 'aes_main(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:392:0)
INFO: [HLS 214-178] Inlining function 'shiftRows(unsigned char*)' into 'aes_main(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:392:0)
INFO: [HLS 214-178] Inlining function 'invShiftRow(unsigned char*, unsigned char)' into 'invShiftRows(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:497:0)
INFO: [HLS 214-178] Inlining function 'getSBoxInvert(unsigned char)' into 'invSubBytes(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:485:0)
INFO: [HLS 214-178] Inlining function 'invMixColumn(unsigned char*)' into 'invMixColumns(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:521:0)
INFO: [HLS 214-178] Inlining function 'invShiftRows(unsigned char*)' into 'aes_invRound(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:574:0)
INFO: [HLS 214-178] Inlining function 'invSubBytes(unsigned char*)' into 'aes_invRound(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:574:0)
INFO: [HLS 214-178] Inlining function 'addRoundKey(unsigned char*, unsigned char*)' into 'aes_invRound(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:574:0)
INFO: [HLS 214-178] Inlining function 'invMixColumns(unsigned char*)' into 'aes_invRound(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:574:0)
INFO: [HLS 214-178] Inlining function 'createRoundKey(unsigned char*, unsigned char*)' into 'aes_invMain(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:582:0)
INFO: [HLS 214-178] Inlining function 'addRoundKey(unsigned char*, unsigned char*)' into 'aes_invMain(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:582:0)
INFO: [HLS 214-178] Inlining function 'invShiftRows(unsigned char*)' into 'aes_invMain(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:582:0)
INFO: [HLS 214-178] Inlining function 'invSubBytes(unsigned char*)' into 'aes_invMain(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:582:0)
INFO: [HLS 214-178] Inlining function 'aes_encrypt(unsigned char*, unsigned char*, unsigned char*, int)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'aes_decrypt(unsigned char*, unsigned char*, unsigned char*, int)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:13:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<8>s.i8' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.012 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.633 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_261_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:256) in function 'aes_round' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_293_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:292) in function 'aes_round' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_492_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:486) in function 'aes_invRound' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_293_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:292) in function 'aes_invRound' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_212_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:208) in function 'expandKey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_386_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:381) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_293_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:292) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_386_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:381) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_261_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:256) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_293_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:292) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_386_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:381) in function 'aes_invMain' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_492_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:486) in function 'aes_invMain' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_293_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:292) in function 'aes_invMain' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:52) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_3' in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_463_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:429) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_477_4' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:429) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_653_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:619) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_667_4' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:619) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_4' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:52) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_5' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:52) in function 'aes' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'shiftRowsLoop' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:267) in function 'aes_main' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'shiftRowsLoop' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:267) in function 'aes_round' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_281_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:278) in function 'aes_main': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_281_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:278) in function 'aes_round': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:220:9) to (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:218:5) in function 'expandKey'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'galois_multiplication' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:297)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'aes_round' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:371)...12 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'aes_invRound' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:573)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.262 seconds; current allocated memory: 1.633 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'shiftRowsLoop' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:267:9) in function 'aes_round' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_383_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:381:9) in function 'aes_main'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_383_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:381:9) in function 'aes_main'.
WARNING: [HLS 200-960] Cannot flatten loop 'shiftRowsLoop' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:267:9) in function 'aes_main' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_500_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:498:9) in function 'aes_invRound' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_383_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:381:9) in function 'aes_invMain'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_500_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:498:9) in function 'aes_invMain' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_460_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:429:9) in function 'aes'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_474_3' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:429:9) in function 'aes'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_650_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:619:9) in function 'aes'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_664_3' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:619:9) in function 'aes'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_53_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:50:13) in function 'aes' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'expandedKey' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:213:24)
INFO: [HLS 200-472] Inferring partial write operation for 'expandedKey' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:248:38)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:262:18)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:285:22)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:285:24)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:337:32)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:294:18)
INFO: [HLS 200-472] Inferring partial write operation for 'roundKey' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:387:37)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:513:8)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:515:24)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:493:18)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:542:32)
INFO: [HLS 200-472] Inferring partial write operation for 'key_array128' 
INFO: [HLS 200-472] Inferring partial write operation for 'key_array128' 
INFO: [HLS 200-472] Inferring partial write operation for 'key_array128' 
INFO: [HLS 200-472] Inferring partial write operation for 'key_array128' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:57:17)
INFO: [HLS 200-472] Inferring partial write operation for 'plaintext_array' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:62:23)
INFO: [HLS 200-472] Inferring partial write operation for 'block.1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:464:34)
INFO: [HLS 200-472] Inferring partial write operation for 'ciphertext_array' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:478:33)
INFO: [HLS 200-472] Inferring partial write operation for 'block' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:654:34)
INFO: [HLS 200-472] Inferring partial write operation for 'decryptedtext_array' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:668:33)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.48 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aes' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.935 seconds; current allocated memory: 1.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 1.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_55_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_55_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 1.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_60_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_60_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 1.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_460_1_VITIS_LOOP_463_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_460_1_VITIS_LOOP_463_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_460_1_VITIS_LOOP_463_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.413 seconds; current allocated memory: 1.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.273 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expandKey_Pipeline_VITIS_LOOP_212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_212_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_212_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.387 seconds; current allocated memory: 1.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expandKey_Pipeline_expandKeyLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'expandKeyLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 15, Final II = 15, Depth = 25, loop 'expandKeyLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.433 seconds; current allocated memory: 1.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.557 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expandKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.649 seconds; current allocated memory: 1.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_VITIS_LOOP_383_1_VITIS_LOOP_386_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_383_1_VITIS_LOOP_386_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_383_1_VITIS_LOOP_386_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.391 seconds; current allocated memory: 1.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_VITIS_LOOP_293_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_293_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_293_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.406 seconds; current allocated memory: 1.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_round_Pipeline_VITIS_LOOP_261_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_261_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_261_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 1.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'galois_multiplication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'galois_multiplication'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 1, function 'galois_multiplication'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_round_Pipeline_mixColumnsLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mixColumnsLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 7, loop 'mixColumnsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.404 seconds; current allocated memory: 1.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_round_Pipeline_VITIS_LOOP_293_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_293_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_293_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.544 seconds; current allocated memory: 1.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_round' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'shiftRowsLoop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 1.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.393 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_VITIS_LOOP_383_1_VITIS_LOOP_386_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_383_1_VITIS_LOOP_386_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_383_1_VITIS_LOOP_386_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.615 seconds; current allocated memory: 1.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_VITIS_LOOP_261_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_261_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_261_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.452 seconds; current allocated memory: 1.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_VITIS_LOOP_293_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_293_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_293_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.368 seconds; current allocated memory: 1.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'shiftRowsLoop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.392 seconds; current allocated memory: 1.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.522 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_474_3_VITIS_LOOP_477_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_474_3_VITIS_LOOP_477_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_474_3_VITIS_LOOP_477_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.875 seconds; current allocated memory: 1.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_650_1_VITIS_LOOP_653_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_650_1_VITIS_LOOP_653_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_650_1_VITIS_LOOP_653_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.447 seconds; current allocated memory: 1.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound_Pipeline_invShiftRowLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invShiftRowLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 2, loop 'invShiftRowLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.447 seconds; current allocated memory: 1.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound_Pipeline_VITIS_LOOP_492_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_492_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_492_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.429 seconds; current allocated memory: 1.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound_Pipeline_VITIS_LOOP_293_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_293_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_293_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.392 seconds; current allocated memory: 1.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound_Pipeline_invMixColumnsLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invMixColumnsLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 7, Depth = 7, loop 'invMixColumnsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.437 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.582 seconds; current allocated memory: 1.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain_Pipeline_VITIS_LOOP_383_1_VITIS_LOOP_386_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_383_1_VITIS_LOOP_386_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_383_1_VITIS_LOOP_386_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.671 seconds; current allocated memory: 1.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain_Pipeline_invShiftRowLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invShiftRowLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 2, loop 'invShiftRowLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.487 seconds; current allocated memory: 1.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain_Pipeline_VITIS_LOOP_492_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_492_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_492_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.449 seconds; current allocated memory: 1.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain_Pipeline_VITIS_LOOP_293_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_293_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_293_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.426 seconds; current allocated memory: 1.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.406 seconds; current allocated memory: 1.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.661 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_664_3_VITIS_LOOP_667_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_664_3_VITIS_LOOP_667_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_664_3_VITIS_LOOP_667_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.069 seconds; current allocated memory: 1.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_70_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_70_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.498 seconds; current allocated memory: 1.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_79_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.502 seconds; current allocated memory: 1.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.457 seconds; current allocated memory: 1.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.775 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.408 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.487 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_55_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_55_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.471 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_60_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_60_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.598 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_460_1_VITIS_LOOP_463_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_460_1_VITIS_LOOP_463_2' pipeline 'VITIS_LOOP_460_1_VITIS_LOOP_463_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_460_1_VITIS_LOOP_463_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.806 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expandKey_Pipeline_VITIS_LOOP_212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'expandKey_Pipeline_VITIS_LOOP_212_1' pipeline 'VITIS_LOOP_212_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'expandKey_Pipeline_VITIS_LOOP_212_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.756 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expandKey_Pipeline_expandKeyLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'expandKey_Pipeline_expandKeyLoop' pipeline 'expandKeyLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_6ns_5_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'expandKey_Pipeline_expandKeyLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.733 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expandKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'expandKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.391 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_VITIS_LOOP_383_1_VITIS_LOOP_386_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_VITIS_LOOP_383_1_VITIS_LOOP_386_2' pipeline 'VITIS_LOOP_383_1_VITIS_LOOP_386_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_VITIS_LOOP_383_1_VITIS_LOOP_386_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_VITIS_LOOP_293_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_VITIS_LOOP_293_1' pipeline 'VITIS_LOOP_293_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_VITIS_LOOP_293_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.778 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_round_Pipeline_VITIS_LOOP_261_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_round_Pipeline_VITIS_LOOP_261_1' pipeline 'VITIS_LOOP_261_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_round_Pipeline_VITIS_LOOP_261_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.589 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'galois_multiplication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'galois_multiplication'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.553 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_round_Pipeline_mixColumnsLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_round_Pipeline_mixColumnsLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.613 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_round_Pipeline_VITIS_LOOP_293_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_round_Pipeline_VITIS_LOOP_293_1' pipeline 'VITIS_LOOP_293_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_round_Pipeline_VITIS_LOOP_293_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.022 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_round' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_round'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.616 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_VITIS_LOOP_383_1_VITIS_LOOP_386_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_VITIS_LOOP_383_1_VITIS_LOOP_386_21' pipeline 'VITIS_LOOP_383_1_VITIS_LOOP_386_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_VITIS_LOOP_383_1_VITIS_LOOP_386_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_VITIS_LOOP_261_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_VITIS_LOOP_261_1' pipeline 'VITIS_LOOP_261_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_VITIS_LOOP_261_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.837 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_VITIS_LOOP_293_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_VITIS_LOOP_293_12' pipeline 'VITIS_LOOP_293_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_VITIS_LOOP_293_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.641 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.651 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_474_3_VITIS_LOOP_477_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_474_3_VITIS_LOOP_477_4' pipeline 'VITIS_LOOP_474_3_VITIS_LOOP_477_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_474_3_VITIS_LOOP_477_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.68 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_650_1_VITIS_LOOP_653_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_650_1_VITIS_LOOP_653_2' pipeline 'VITIS_LOOP_650_1_VITIS_LOOP_653_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_650_1_VITIS_LOOP_653_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.767 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound_Pipeline_invShiftRowLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invRound_Pipeline_invShiftRowLoop' pipeline 'invShiftRowLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound_Pipeline_invShiftRowLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.839 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound_Pipeline_VITIS_LOOP_492_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invRound_Pipeline_VITIS_LOOP_492_1' pipeline 'VITIS_LOOP_492_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound_Pipeline_VITIS_LOOP_492_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound_Pipeline_VITIS_LOOP_293_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invRound_Pipeline_VITIS_LOOP_293_1' pipeline 'VITIS_LOOP_293_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound_Pipeline_VITIS_LOOP_293_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.633 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound_Pipeline_invMixColumnsLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound_Pipeline_invMixColumnsLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.565 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.054 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain_Pipeline_VITIS_LOOP_383_1_VITIS_LOOP_386_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invMain_Pipeline_VITIS_LOOP_383_1_VITIS_LOOP_386_2' pipeline 'VITIS_LOOP_383_1_VITIS_LOOP_386_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain_Pipeline_VITIS_LOOP_383_1_VITIS_LOOP_386_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.137 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain_Pipeline_invShiftRowLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invMain_Pipeline_invShiftRowLoop' pipeline 'invShiftRowLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain_Pipeline_invShiftRowLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.813 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain_Pipeline_VITIS_LOOP_492_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invMain_Pipeline_VITIS_LOOP_492_1' pipeline 'VITIS_LOOP_492_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain_Pipeline_VITIS_LOOP_492_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.755 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain_Pipeline_VITIS_LOOP_293_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invMain_Pipeline_VITIS_LOOP_293_1' pipeline 'VITIS_LOOP_293_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain_Pipeline_VITIS_LOOP_293_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.731 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_664_3_VITIS_LOOP_667_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_664_3_VITIS_LOOP_667_4' pipeline 'VITIS_LOOP_664_3_VITIS_LOOP_667_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_664_3_VITIS_LOOP_667_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.935 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_70_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_70_4' pipeline 'VITIS_LOOP_70_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_70_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.797 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_79_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_79_5' pipeline 'VITIS_LOOP_79_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_79_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.746 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/power_reading' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aes' to 's_axilite & ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'mode', 'enable', 'power_reading' and 'return' to AXI-Lite port CTRL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.845 seconds; current allocated memory: 1.633 GB.
INFO: [RTMG 210-279] Implementing memory 'aes_expandKey_Pipeline_expandKeyLoop_sbox_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'aes_expandKey_Pipeline_expandKeyLoop_Rcon_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'aes_aes_main_roundKey_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'aes_aes_invRound_Pipeline_VITIS_LOOP_492_1_rsbox_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'aes_key_array128_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_expandedKey_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_block_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 12.501 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.565 seconds; current allocated memory: 1.633 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for aes.
INFO: [VLOG 209-307] Generating Verilog RTL for aes.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.16 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 20 seconds. CPU system time: 4 seconds. Elapsed time: 99.353 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 26 seconds. Total CPU system time: 6 seconds. Total elapsed time: 105.14 seconds; peak allocated memory: 1.633 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./AES_Power_Monitor/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name aes aes 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file AES_Power_Monitor/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 25.952 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 2 seconds. Total elapsed time: 31.062 seconds; peak allocated memory: 1.631 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./AES_Power_Monitor/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name aes aes 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.627 GB.
INFO: [HLS 200-10] Analyzing design file 'AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'power_monitor_out' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:67:7)
ERROR: [HLS 207-3776] use of undeclared identifier 'power_monitor_in' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:67:27)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.147 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.699 seconds; peak allocated memory: 1.627 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./AES_Power_Monitor/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name aes aes 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] Analyzing design file 'AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.445 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, true>::ssdm_int(signed char)' into 'ap_int_base<8, true>::ap_int_base(unsigned char)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:257:77)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::ap_int_base(unsigned char)' into 'ap_int<8>::ap_int(unsigned char)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:176:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_uint<1>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:71:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:103:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:101:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:92:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:72:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:76:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:77:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_546_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:546:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_555_2' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:555:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_566_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:566:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_529_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:529:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_341_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:341:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_350_2' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:350:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_361_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:361:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_317_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:317:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_296_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:296:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_299_2' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:299:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_237_2' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:237:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_253_3' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:253:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_261_4' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:261:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_200_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:200:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_159_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:159:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_546_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:546:20) in function 'invMixColumns' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:536:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_555_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:555:27) in function 'invMixColumns' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:536:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_566_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:566:23) in function 'invMixColumn' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:563:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_529_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:529:27) in function 'invShiftRow' completely with a factor of 3 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:520:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_341_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:341:20) in function 'mixColumns' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:331:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_350_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:350:27) in function 'mixColumns' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:331:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_361_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:361:23) in function 'mixColumn' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:358:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_317_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:317:23) in function 'galois_multiplication' completely with a factor of 8 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:313:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_299_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:299:27) in function 'shiftRow' completely with a factor of 3 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:292:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_237_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:237:20) in function 'expandKey' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:219:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_253_3' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:253:31) in function 'expandKey' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:219:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_261_4' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:261:27) in function 'expandKey' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:219:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_200_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:200:23) in function 'core' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:193:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_159_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:159:23) in function 'rotate' completely with a factor of 3 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:154:0)
INFO: [HLS 214-178] Inlining function 'rotate(unsigned char*)' into 'core(unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:193:0)
INFO: [HLS 214-178] Inlining function 'getSBoxValue(unsigned char)' into 'core(unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:193:0)
INFO: [HLS 214-178] Inlining function 'getRconValue(unsigned char)' into 'core(unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:193:0)
INFO: [HLS 214-178] Inlining function 'core(unsigned char*, int)' into 'expandKey(unsigned char*, unsigned char*, int, unsigned long)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:219:0)
INFO: [HLS 214-178] Inlining function 'getSBoxValue(unsigned char)' into 'expandKey(unsigned char*, unsigned char*, int, unsigned long)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:219:0)
INFO: [HLS 214-178] Inlining function 'getSBoxValue(unsigned char)' into 'subBytes(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:270:0)
INFO: [HLS 214-178] Inlining function 'shiftRow(unsigned char*, unsigned char)' into 'shiftRows(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:281:0)
INFO: [HLS 214-178] Inlining function 'mixColumn(unsigned char*)' into 'mixColumns(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:331:0)
INFO: [HLS 214-178] Inlining function 'subBytes(unsigned char*)' into 'aes_round(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:387:0)
INFO: [HLS 214-178] Inlining function 'shiftRows(unsigned char*)' into 'aes_round(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:387:0)
INFO: [HLS 214-178] Inlining function 'mixColumns(unsigned char*)' into 'aes_round(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:387:0)
INFO: [HLS 214-178] Inlining function 'addRoundKey(unsigned char*, unsigned char*)' into 'aes_round(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:387:0)
INFO: [HLS 214-178] Inlining function 'createRoundKey(unsigned char*, unsigned char*)' into 'aes_main(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:407:0)
INFO: [HLS 214-178] Inlining function 'addRoundKey(unsigned char*, unsigned char*)' into 'aes_main(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:407:0)
INFO: [HLS 214-178] Inlining function 'subBytes(unsigned char*)' into 'aes_main(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:407:0)
INFO: [HLS 214-178] Inlining function 'shiftRows(unsigned char*)' into 'aes_main(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:407:0)
INFO: [HLS 214-178] Inlining function 'invShiftRow(unsigned char*, unsigned char)' into 'invShiftRows(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:512:0)
INFO: [HLS 214-178] Inlining function 'getSBoxInvert(unsigned char)' into 'invSubBytes(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:500:0)
INFO: [HLS 214-178] Inlining function 'invMixColumn(unsigned char*)' into 'invMixColumns(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:536:0)
INFO: [HLS 214-178] Inlining function 'invShiftRows(unsigned char*)' into 'aes_invRound(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:589:0)
INFO: [HLS 214-178] Inlining function 'invSubBytes(unsigned char*)' into 'aes_invRound(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:589:0)
INFO: [HLS 214-178] Inlining function 'addRoundKey(unsigned char*, unsigned char*)' into 'aes_invRound(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:589:0)
INFO: [HLS 214-178] Inlining function 'invMixColumns(unsigned char*)' into 'aes_invRound(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:589:0)
INFO: [HLS 214-178] Inlining function 'createRoundKey(unsigned char*, unsigned char*)' into 'aes_invMain(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:597:0)
INFO: [HLS 214-178] Inlining function 'addRoundKey(unsigned char*, unsigned char*)' into 'aes_invMain(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:597:0)
INFO: [HLS 214-178] Inlining function 'invShiftRows(unsigned char*)' into 'aes_invMain(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:597:0)
INFO: [HLS 214-178] Inlining function 'invSubBytes(unsigned char*)' into 'aes_invMain(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:597:0)
INFO: [HLS 214-178] Inlining function 'aes_encrypt(unsigned char*, unsigned char*, unsigned char*, int)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:15:0)
INFO: [HLS 214-178] Inlining function 'aes_decrypt(unsigned char*, unsigned char*, unsigned char*, int)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:15:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<8>s.i8' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.602 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.419 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.630 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_276_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:271) in function 'aes_round' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_308_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:307) in function 'aes_round' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_507_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:501) in function 'aes_invRound' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_308_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:307) in function 'aes_invRound' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_227_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:223) in function 'expandKey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_401_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:396) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_308_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:307) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_401_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:396) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_276_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:271) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_308_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:307) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_401_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:396) in function 'aes_invMain' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_507_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:501) in function 'aes_invMain' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_308_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:307) in function 'aes_invMain' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:63) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_3' in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_478_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:444) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_492_4' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:444) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_668_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:634) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_682_4' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:634) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_85_4' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:63) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_94_5' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:63) in function 'aes' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'shiftRowsLoop' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:282) in function 'aes_main' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'shiftRowsLoop' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:282) in function 'aes_round' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_296_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:293) in function 'aes_main': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_296_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:293) in function 'aes_round': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:235:9) to (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:233:5) in function 'expandKey'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'galois_multiplication' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:312)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'aes_round' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:386)...12 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'aes_invRound' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:588)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.671 seconds; current allocated memory: 1.630 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'shiftRowsLoop' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:282:9) in function 'aes_round' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_398_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:396:9) in function 'aes_main'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_398_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:396:9) in function 'aes_main'.
WARNING: [HLS 200-960] Cannot flatten loop 'shiftRowsLoop' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:282:9) in function 'aes_main' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_515_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:513:9) in function 'aes_invRound' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_398_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:396:9) in function 'aes_invMain'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_515_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:513:9) in function 'aes_invMain' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_475_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:444:9) in function 'aes'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_489_3' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:444:9) in function 'aes'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_665_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:634:9) in function 'aes'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_679_3' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:634:9) in function 'aes'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_64_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:61:13) in function 'aes' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'expandedKey' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:228:24)
INFO: [HLS 200-472] Inferring partial write operation for 'expandedKey' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263:38)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:277:18)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300:22)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300:24)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:352:32)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:309:18)
INFO: [HLS 200-472] Inferring partial write operation for 'roundKey' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402:37)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:528:8)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530:24)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:508:18)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:557:32)
INFO: [HLS 200-472] Inferring partial write operation for 'key_array128' 
INFO: [HLS 200-472] Inferring partial write operation for 'key_array128' 
INFO: [HLS 200-472] Inferring partial write operation for 'key_array128' 
INFO: [HLS 200-472] Inferring partial write operation for 'key_array128' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'plaintext_array' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:77:23)
INFO: [HLS 200-472] Inferring partial write operation for 'block.1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:479:34)
INFO: [HLS 200-472] Inferring partial write operation for 'ciphertext_array' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:493:33)
INFO: [HLS 200-472] Inferring partial write operation for 'block' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:669:34)
INFO: [HLS 200-472] Inferring partial write operation for 'decryptedtext_array' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:683:33)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.804 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aes' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.139 seconds; current allocated memory: 1.630 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 1.630 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 1.630 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_70_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_70_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 1.630 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_75_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_75_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.406 seconds; current allocated memory: 1.630 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_475_1_VITIS_LOOP_478_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_475_1_VITIS_LOOP_478_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.452 seconds; current allocated memory: 1.630 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expandKey_Pipeline_VITIS_LOOP_227_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_227_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_227_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.630 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expandKey_Pipeline_expandKeyLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'expandKeyLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 15, Final II = 15, Depth = 25, loop 'expandKeyLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.456 seconds; current allocated memory: 1.630 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.562 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expandKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.698 seconds; current allocated memory: 1.630 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_398_1_VITIS_LOOP_401_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_398_1_VITIS_LOOP_401_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 1.630 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_VITIS_LOOP_308_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_308_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_308_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.409 seconds; current allocated memory: 1.630 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_round_Pipeline_VITIS_LOOP_276_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_276_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_276_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 1.630 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'galois_multiplication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'galois_multiplication'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 1, function 'galois_multiplication'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 1.630 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_round_Pipeline_mixColumnsLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mixColumnsLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 7, loop 'mixColumnsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.423 seconds; current allocated memory: 1.630 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.398 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_round_Pipeline_VITIS_LOOP_308_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_308_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_308_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.567 seconds; current allocated memory: 1.630 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_round' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'shiftRowsLoop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.378 seconds; current allocated memory: 1.630 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.409 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_398_1_VITIS_LOOP_401_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_398_1_VITIS_LOOP_401_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.663 seconds; current allocated memory: 1.630 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_VITIS_LOOP_276_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_276_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_276_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.468 seconds; current allocated memory: 1.630 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_VITIS_LOOP_308_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_308_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_308_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 1.630 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'shiftRowsLoop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.396 seconds; current allocated memory: 1.630 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.542 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_489_3_VITIS_LOOP_492_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_489_3_VITIS_LOOP_492_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.89 seconds; current allocated memory: 1.630 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_665_1_VITIS_LOOP_668_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_665_1_VITIS_LOOP_668_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.468 seconds; current allocated memory: 1.630 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound_Pipeline_invShiftRowLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invShiftRowLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 2, loop 'invShiftRowLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.466 seconds; current allocated memory: 1.630 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound_Pipeline_VITIS_LOOP_507_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_507_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_507_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.457 seconds; current allocated memory: 1.630 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound_Pipeline_VITIS_LOOP_308_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_308_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_308_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.411 seconds; current allocated memory: 1.630 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound_Pipeline_invMixColumnsLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invMixColumnsLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 7, Depth = 7, loop 'invMixColumnsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.630 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.426 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.606 seconds; current allocated memory: 1.630 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.437 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_398_1_VITIS_LOOP_401_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_398_1_VITIS_LOOP_401_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.693 seconds; current allocated memory: 1.630 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain_Pipeline_invShiftRowLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invShiftRowLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 2, loop 'invShiftRowLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.509 seconds; current allocated memory: 1.630 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain_Pipeline_VITIS_LOOP_507_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_507_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_507_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.457 seconds; current allocated memory: 1.630 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain_Pipeline_VITIS_LOOP_308_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_308_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_308_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.426 seconds; current allocated memory: 1.630 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.429 seconds; current allocated memory: 1.630 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.713 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_679_3_VITIS_LOOP_682_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_679_3_VITIS_LOOP_682_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.092 seconds; current allocated memory: 1.630 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_85_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_85_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.498 seconds; current allocated memory: 1.630 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_94_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_94_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_94_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.518 seconds; current allocated memory: 1.630 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.463 seconds; current allocated memory: 1.630 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.851 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.613 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.538 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.562 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_70_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_70_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.549 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_75_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_75_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.711 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2' pipeline 'VITIS_LOOP_475_1_VITIS_LOOP_478_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.007 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expandKey_Pipeline_VITIS_LOOP_227_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'expandKey_Pipeline_VITIS_LOOP_227_1' pipeline 'VITIS_LOOP_227_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'expandKey_Pipeline_VITIS_LOOP_227_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.895 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expandKey_Pipeline_expandKeyLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'expandKey_Pipeline_expandKeyLoop' pipeline 'expandKeyLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_6ns_5_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'expandKey_Pipeline_expandKeyLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.804 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expandKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'expandKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.55 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2' pipeline 'VITIS_LOOP_398_1_VITIS_LOOP_401_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.721 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_VITIS_LOOP_308_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_VITIS_LOOP_308_1' pipeline 'VITIS_LOOP_308_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_VITIS_LOOP_308_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.886 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_round_Pipeline_VITIS_LOOP_276_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_round_Pipeline_VITIS_LOOP_276_1' pipeline 'VITIS_LOOP_276_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_round_Pipeline_VITIS_LOOP_276_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.689 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'galois_multiplication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'galois_multiplication'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.638 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_round_Pipeline_mixColumnsLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_round_Pipeline_mixColumnsLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.689 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_round_Pipeline_VITIS_LOOP_308_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_round_Pipeline_VITIS_LOOP_308_1' pipeline 'VITIS_LOOP_308_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_round_Pipeline_VITIS_LOOP_308_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.105 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_round' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_round'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.621 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21' pipeline 'VITIS_LOOP_398_1_VITIS_LOOP_401_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.188 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_VITIS_LOOP_276_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_VITIS_LOOP_276_1' pipeline 'VITIS_LOOP_276_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_VITIS_LOOP_276_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.824 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_VITIS_LOOP_308_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_VITIS_LOOP_308_12' pipeline 'VITIS_LOOP_308_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_VITIS_LOOP_308_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.685 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.628 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4' pipeline 'VITIS_LOOP_489_3_VITIS_LOOP_492_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.737 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2' pipeline 'VITIS_LOOP_665_1_VITIS_LOOP_668_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.915 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound_Pipeline_invShiftRowLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invRound_Pipeline_invShiftRowLoop' pipeline 'invShiftRowLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound_Pipeline_invShiftRowLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound_Pipeline_VITIS_LOOP_507_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invRound_Pipeline_VITIS_LOOP_507_1' pipeline 'VITIS_LOOP_507_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound_Pipeline_VITIS_LOOP_507_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.751 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound_Pipeline_VITIS_LOOP_308_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invRound_Pipeline_VITIS_LOOP_308_1' pipeline 'VITIS_LOOP_308_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound_Pipeline_VITIS_LOOP_308_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.705 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound_Pipeline_invMixColumnsLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound_Pipeline_invMixColumnsLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.658 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.191 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2' pipeline 'VITIS_LOOP_398_1_VITIS_LOOP_401_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.244 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain_Pipeline_invShiftRowLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invMain_Pipeline_invShiftRowLoop' pipeline 'invShiftRowLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain_Pipeline_invShiftRowLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain_Pipeline_VITIS_LOOP_507_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invMain_Pipeline_VITIS_LOOP_507_1' pipeline 'VITIS_LOOP_507_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain_Pipeline_VITIS_LOOP_507_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.809 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain_Pipeline_VITIS_LOOP_308_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invMain_Pipeline_VITIS_LOOP_308_1' pipeline 'VITIS_LOOP_308_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain_Pipeline_VITIS_LOOP_308_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.686 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.805 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4' pipeline 'VITIS_LOOP_679_3_VITIS_LOOP_682_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.102 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_85_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_85_4' pipeline 'VITIS_LOOP_85_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_85_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.884 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_94_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_94_5' pipeline 'VITIS_LOOP_94_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_94_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.844 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/enable_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/enable_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/power_reading_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/power_reading_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aes' to 's_axilite & ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'mode', 'enable_in', 'power_reading_out' and 'return' to AXI-Lite port CTRL_BUS.
INFO: [RTGEN 206-100] Bundling port 'enable_out' and 'power_reading_in' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.277 seconds; current allocated memory: 1.630 GB.
INFO: [RTMG 210-279] Implementing memory 'aes_expandKey_Pipeline_expandKeyLoop_sbox_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'aes_expandKey_Pipeline_expandKeyLoop_Rcon_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'aes_aes_main_roundKey_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'aes_aes_invRound_Pipeline_VITIS_LOOP_507_1_rsbox_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'aes_key_array128_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_expandedKey_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_block_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 14.765 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 4.235 seconds; current allocated memory: 1.630 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for aes.
INFO: [VLOG 209-307] Generating Verilog RTL for aes.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.16 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 22 seconds. CPU system time: 5 seconds. Elapsed time: 110.991 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 28 seconds. Total CPU system time: 7 seconds. Total elapsed time: 116.556 seconds; peak allocated memory: 1.630 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./AES_Power_Monitor/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name aes aes 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] Analyzing design file 'AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.127 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, true>::ssdm_int(signed char)' into 'ap_int_base<8, true>::ap_int_base(unsigned char)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:257:77)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::ap_int_base(unsigned char)' into 'ap_int<8>::ap_int(unsigned char)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:176:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_uint<1>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:71:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:103:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:101:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<8>, 1ul, 1ul, 1ul> const&)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:92:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:72:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<8>, 1ul, 1ul, 1ul>&)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:76:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:77:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_546_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:546:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_555_2' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:555:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_566_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:566:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_529_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:529:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_341_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:341:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_350_2' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:350:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_361_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:361:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_317_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:317:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_296_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:296:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_299_2' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:299:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_237_2' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:237:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_253_3' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:253:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_261_4' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:261:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_200_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:200:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_159_1' is marked as complete unroll implied by the pipeline pragma (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:159:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_546_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:546:20) in function 'invMixColumns' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:536:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_555_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:555:27) in function 'invMixColumns' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:536:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_566_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:566:23) in function 'invMixColumn' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:563:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_529_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:529:27) in function 'invShiftRow' completely with a factor of 3 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:520:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_341_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:341:20) in function 'mixColumns' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:331:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_350_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:350:27) in function 'mixColumns' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:331:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_361_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:361:23) in function 'mixColumn' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:358:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_317_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:317:23) in function 'galois_multiplication' completely with a factor of 8 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:313:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_299_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:299:27) in function 'shiftRow' completely with a factor of 3 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:292:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_237_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:237:20) in function 'expandKey' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:219:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_253_3' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:253:31) in function 'expandKey' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:219:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_261_4' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:261:27) in function 'expandKey' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:219:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_200_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:200:23) in function 'core' completely with a factor of 4 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:193:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_159_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:159:23) in function 'rotate' completely with a factor of 3 (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:154:0)
INFO: [HLS 214-178] Inlining function 'rotate(unsigned char*)' into 'core(unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:193:0)
INFO: [HLS 214-178] Inlining function 'getSBoxValue(unsigned char)' into 'core(unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:193:0)
INFO: [HLS 214-178] Inlining function 'getRconValue(unsigned char)' into 'core(unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:193:0)
INFO: [HLS 214-178] Inlining function 'core(unsigned char*, int)' into 'expandKey(unsigned char*, unsigned char*, int, unsigned long)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:219:0)
INFO: [HLS 214-178] Inlining function 'getSBoxValue(unsigned char)' into 'expandKey(unsigned char*, unsigned char*, int, unsigned long)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:219:0)
INFO: [HLS 214-178] Inlining function 'getSBoxValue(unsigned char)' into 'subBytes(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:270:0)
INFO: [HLS 214-178] Inlining function 'shiftRow(unsigned char*, unsigned char)' into 'shiftRows(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:281:0)
INFO: [HLS 214-178] Inlining function 'mixColumn(unsigned char*)' into 'mixColumns(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:331:0)
INFO: [HLS 214-178] Inlining function 'subBytes(unsigned char*)' into 'aes_round(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:387:0)
INFO: [HLS 214-178] Inlining function 'shiftRows(unsigned char*)' into 'aes_round(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:387:0)
INFO: [HLS 214-178] Inlining function 'mixColumns(unsigned char*)' into 'aes_round(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:387:0)
INFO: [HLS 214-178] Inlining function 'addRoundKey(unsigned char*, unsigned char*)' into 'aes_round(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:387:0)
INFO: [HLS 214-178] Inlining function 'createRoundKey(unsigned char*, unsigned char*)' into 'aes_main(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:407:0)
INFO: [HLS 214-178] Inlining function 'addRoundKey(unsigned char*, unsigned char*)' into 'aes_main(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:407:0)
INFO: [HLS 214-178] Inlining function 'subBytes(unsigned char*)' into 'aes_main(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:407:0)
INFO: [HLS 214-178] Inlining function 'shiftRows(unsigned char*)' into 'aes_main(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:407:0)
INFO: [HLS 214-178] Inlining function 'invShiftRow(unsigned char*, unsigned char)' into 'invShiftRows(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:512:0)
INFO: [HLS 214-178] Inlining function 'getSBoxInvert(unsigned char)' into 'invSubBytes(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:500:0)
INFO: [HLS 214-178] Inlining function 'invMixColumn(unsigned char*)' into 'invMixColumns(unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:536:0)
INFO: [HLS 214-178] Inlining function 'invShiftRows(unsigned char*)' into 'aes_invRound(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:589:0)
INFO: [HLS 214-178] Inlining function 'invSubBytes(unsigned char*)' into 'aes_invRound(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:589:0)
INFO: [HLS 214-178] Inlining function 'addRoundKey(unsigned char*, unsigned char*)' into 'aes_invRound(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:589:0)
INFO: [HLS 214-178] Inlining function 'invMixColumns(unsigned char*)' into 'aes_invRound(unsigned char*, unsigned char*)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:589:0)
INFO: [HLS 214-178] Inlining function 'createRoundKey(unsigned char*, unsigned char*)' into 'aes_invMain(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:597:0)
INFO: [HLS 214-178] Inlining function 'addRoundKey(unsigned char*, unsigned char*)' into 'aes_invMain(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:597:0)
INFO: [HLS 214-178] Inlining function 'invShiftRows(unsigned char*)' into 'aes_invMain(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:597:0)
INFO: [HLS 214-178] Inlining function 'invSubBytes(unsigned char*)' into 'aes_invMain(unsigned char*, unsigned char*, int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:597:0)
INFO: [HLS 214-178] Inlining function 'aes_encrypt(unsigned char*, unsigned char*, unsigned char*, int)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:15:0)
INFO: [HLS 214-178] Inlining function 'aes_decrypt(unsigned char*, unsigned char*, unsigned char*, int)' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:15:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<8>s.i8' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'aes(hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<8>, 1ul, 1ul, 1ul>, 0>&, int, unsigned char, unsigned char, unsigned int, unsigned int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.542 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.620 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_276_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:271) in function 'aes_round' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_308_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:307) in function 'aes_round' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_507_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:501) in function 'aes_invRound' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_308_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:307) in function 'aes_invRound' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_227_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:223) in function 'expandKey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_401_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:396) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_308_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:307) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_401_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:396) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_276_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:271) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_308_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:307) in function 'aes_main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_401_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:396) in function 'aes_invMain' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_507_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:501) in function 'aes_invMain' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_308_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:307) in function 'aes_invMain' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:63) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_3' in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_478_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:444) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_492_4' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:444) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_668_2' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:634) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_682_4' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:634) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_85_4' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:63) in function 'aes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_94_5' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:63) in function 'aes' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'shiftRowsLoop' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:282) in function 'aes_main' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'shiftRowsLoop' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:282) in function 'aes_round' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_296_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:293) in function 'aes_main': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_296_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:293) in function 'aes_round': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:235:9) to (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:233:5) in function 'expandKey'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'galois_multiplication' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:312)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'aes_round' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:386)...12 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'aes_invRound' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:588)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.506 seconds; current allocated memory: 1.620 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'shiftRowsLoop' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:282:9) in function 'aes_round' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_398_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:396:9) in function 'aes_main'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_398_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:396:9) in function 'aes_main'.
WARNING: [HLS 200-960] Cannot flatten loop 'shiftRowsLoop' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:282:9) in function 'aes_main' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_515_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:513:9) in function 'aes_invRound' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_398_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:396:9) in function 'aes_invMain'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_515_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:513:9) in function 'aes_invMain' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_475_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:444:9) in function 'aes'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_489_3' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:444:9) in function 'aes'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_665_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:634:9) in function 'aes'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_679_3' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:634:9) in function 'aes'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_64_1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:61:13) in function 'aes' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'expandedKey' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:228:24)
INFO: [HLS 200-472] Inferring partial write operation for 'expandedKey' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:263:38)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:277:18)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300:22)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300:24)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:352:32)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:309:18)
INFO: [HLS 200-472] Inferring partial write operation for 'roundKey' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402:37)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:528:8)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:530:24)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:508:18)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:557:32)
INFO: [HLS 200-472] Inferring partial write operation for 'key_array128' 
INFO: [HLS 200-472] Inferring partial write operation for 'key_array128' 
INFO: [HLS 200-472] Inferring partial write operation for 'key_array128' 
INFO: [HLS 200-472] Inferring partial write operation for 'key_array128' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'plaintext_array' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:77:23)
INFO: [HLS 200-472] Inferring partial write operation for 'block.1' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:479:34)
INFO: [HLS 200-472] Inferring partial write operation for 'ciphertext_array' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:493:33)
INFO: [HLS 200-472] Inferring partial write operation for 'block' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:669:34)
INFO: [HLS 200-472] Inferring partial write operation for 'decryptedtext_array' (AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:683:33)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.583 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aes' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.008 seconds; current allocated memory: 1.620 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 1.620 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 1.620 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_70_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_70_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 1.620 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_75_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_75_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.436 seconds; current allocated memory: 1.620 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_475_1_VITIS_LOOP_478_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_475_1_VITIS_LOOP_478_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.802 seconds; current allocated memory: 1.620 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expandKey_Pipeline_VITIS_LOOP_227_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_227_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_227_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.495 seconds; current allocated memory: 1.620 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expandKey_Pipeline_expandKeyLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'expandKeyLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 15, Final II = 15, Depth = 25, loop 'expandKeyLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.537 seconds; current allocated memory: 1.620 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.731 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expandKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.906 seconds; current allocated memory: 1.620 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_398_1_VITIS_LOOP_401_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_398_1_VITIS_LOOP_401_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.449 seconds; current allocated memory: 1.620 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_VITIS_LOOP_308_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_308_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_308_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.516 seconds; current allocated memory: 1.620 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_round_Pipeline_VITIS_LOOP_276_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_276_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_276_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.379 seconds; current allocated memory: 1.620 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'galois_multiplication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'galois_multiplication'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 1, function 'galois_multiplication'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.412 seconds; current allocated memory: 1.620 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_round_Pipeline_mixColumnsLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mixColumnsLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 7, loop 'mixColumnsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.620 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.462 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_round_Pipeline_VITIS_LOOP_308_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_308_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_308_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.758 seconds; current allocated memory: 1.620 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_round' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'shiftRowsLoop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.486 seconds; current allocated memory: 1.620 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_398_1_VITIS_LOOP_401_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_398_1_VITIS_LOOP_401_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.967 seconds; current allocated memory: 1.620 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.372 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_VITIS_LOOP_276_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_276_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_276_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.524 seconds; current allocated memory: 1.620 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main_Pipeline_VITIS_LOOP_308_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_308_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_308_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.393 seconds; current allocated memory: 1.620 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'shiftRowsLoop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.461 seconds; current allocated memory: 1.620 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.568 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_489_3_VITIS_LOOP_492_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_489_3_VITIS_LOOP_492_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.182 seconds; current allocated memory: 1.620 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_665_1_VITIS_LOOP_668_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_665_1_VITIS_LOOP_668_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.558 seconds; current allocated memory: 1.620 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound_Pipeline_invShiftRowLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invShiftRowLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 2, loop 'invShiftRowLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.557 seconds; current allocated memory: 1.620 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.374 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound_Pipeline_VITIS_LOOP_507_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_507_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_507_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.476 seconds; current allocated memory: 1.620 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound_Pipeline_VITIS_LOOP_308_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_308_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_308_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.459 seconds; current allocated memory: 1.620 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound_Pipeline_invMixColumnsLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invMixColumnsLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 7, Depth = 7, loop 'invMixColumnsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.536 seconds; current allocated memory: 1.620 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.484 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.785 seconds; current allocated memory: 1.620 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.486 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_398_1_VITIS_LOOP_401_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_398_1_VITIS_LOOP_401_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.787 seconds; current allocated memory: 1.620 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.388 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain_Pipeline_invShiftRowLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'invShiftRowLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 2, loop 'invShiftRowLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.595 seconds; current allocated memory: 1.620 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.373 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain_Pipeline_VITIS_LOOP_507_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_507_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_507_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.575 seconds; current allocated memory: 1.620 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain_Pipeline_VITIS_LOOP_308_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_308_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_308_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.499 seconds; current allocated memory: 1.620 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.502 seconds; current allocated memory: 1.620 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.754 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_679_3_VITIS_LOOP_682_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_679_3_VITIS_LOOP_682_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.151 seconds; current allocated memory: 1.620 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.392 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_85_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_85_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.544 seconds; current allocated memory: 1.620 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_Pipeline_VITIS_LOOP_94_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_94_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_94_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.544 seconds; current allocated memory: 1.620 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.391 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.529 seconds; current allocated memory: 1.620 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.928 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.596 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.653 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.686 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_70_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_70_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.555 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_75_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_75_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.816 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2' pipeline 'VITIS_LOOP_475_1_VITIS_LOOP_478_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.953 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expandKey_Pipeline_VITIS_LOOP_227_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'expandKey_Pipeline_VITIS_LOOP_227_1' pipeline 'VITIS_LOOP_227_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'expandKey_Pipeline_VITIS_LOOP_227_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.861 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expandKey_Pipeline_expandKeyLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'expandKey_Pipeline_expandKeyLoop' pipeline 'expandKeyLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_6ns_5_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'expandKey_Pipeline_expandKeyLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.994 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expandKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'expandKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.535 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2' pipeline 'VITIS_LOOP_398_1_VITIS_LOOP_401_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_VITIS_LOOP_308_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_VITIS_LOOP_308_1' pipeline 'VITIS_LOOP_308_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_VITIS_LOOP_308_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.847 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_round_Pipeline_VITIS_LOOP_276_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_round_Pipeline_VITIS_LOOP_276_1' pipeline 'VITIS_LOOP_276_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_round_Pipeline_VITIS_LOOP_276_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.654 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'galois_multiplication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'galois_multiplication'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.622 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_round_Pipeline_mixColumnsLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_round_Pipeline_mixColumnsLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.669 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_round_Pipeline_VITIS_LOOP_308_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_round_Pipeline_VITIS_LOOP_308_1' pipeline 'VITIS_LOOP_308_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_round_Pipeline_VITIS_LOOP_308_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.157 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_round' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_round'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.632 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21' pipeline 'VITIS_LOOP_398_1_VITIS_LOOP_401_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.279 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_VITIS_LOOP_276_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_VITIS_LOOP_276_1' pipeline 'VITIS_LOOP_276_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_VITIS_LOOP_276_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.866 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main_Pipeline_VITIS_LOOP_308_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_main_Pipeline_VITIS_LOOP_308_12' pipeline 'VITIS_LOOP_308_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main_Pipeline_VITIS_LOOP_308_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.673 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.656 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4' pipeline 'VITIS_LOOP_489_3_VITIS_LOOP_492_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_489_3_VITIS_LOOP_492_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.807 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2' pipeline 'VITIS_LOOP_665_1_VITIS_LOOP_668_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.858 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound_Pipeline_invShiftRowLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invRound_Pipeline_invShiftRowLoop' pipeline 'invShiftRowLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound_Pipeline_invShiftRowLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.897 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound_Pipeline_VITIS_LOOP_507_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invRound_Pipeline_VITIS_LOOP_507_1' pipeline 'VITIS_LOOP_507_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound_Pipeline_VITIS_LOOP_507_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound_Pipeline_VITIS_LOOP_308_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invRound_Pipeline_VITIS_LOOP_308_1' pipeline 'VITIS_LOOP_308_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound_Pipeline_VITIS_LOOP_308_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.808 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound_Pipeline_invMixColumnsLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound_Pipeline_invMixColumnsLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.654 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.171 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2' pipeline 'VITIS_LOOP_398_1_VITIS_LOOP_401_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.263 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain_Pipeline_invShiftRowLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invMain_Pipeline_invShiftRowLoop' pipeline 'invShiftRowLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain_Pipeline_invShiftRowLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.883 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain_Pipeline_VITIS_LOOP_507_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invMain_Pipeline_VITIS_LOOP_507_1' pipeline 'VITIS_LOOP_507_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain_Pipeline_VITIS_LOOP_507_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.812 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain_Pipeline_VITIS_LOOP_308_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_invMain_Pipeline_VITIS_LOOP_308_1' pipeline 'VITIS_LOOP_308_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain_Pipeline_VITIS_LOOP_308_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.779 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.656 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4' pipeline 'VITIS_LOOP_679_3_VITIS_LOOP_682_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_679_3_VITIS_LOOP_682_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.404 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_85_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_85_4' pipeline 'VITIS_LOOP_85_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_85_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.069 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_Pipeline_VITIS_LOOP_94_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_Pipeline_VITIS_LOOP_94_5' pipeline 'VITIS_LOOP_94_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_Pipeline_VITIS_LOOP_94_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.893 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/key_and_plaintext_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/ciphertext_and_decryptedtext_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/enable_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/enable_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/power_reading_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes/power_reading_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aes' to 's_axilite & ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'mode', 'enable_in', 'power_reading_out' and 'return' to AXI-Lite port CTRL_BUS.
INFO: [RTGEN 206-100] Bundling port 'enable_out' and 'power_reading_in' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.593 seconds; current allocated memory: 1.620 GB.
INFO: [RTMG 210-279] Implementing memory 'aes_expandKey_Pipeline_expandKeyLoop_sbox_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'aes_expandKey_Pipeline_expandKeyLoop_Rcon_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'aes_aes_main_roundKey_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'aes_aes_invRound_Pipeline_VITIS_LOOP_507_1_rsbox_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'aes_key_array128_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_expandedKey_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_block_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 15.555 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.633 seconds; current allocated memory: 1.620 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for aes.
INFO: [VLOG 209-307] Generating Verilog RTL for aes.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.16 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23 seconds. CPU system time: 5 seconds. Elapsed time: 119.588 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 29 seconds. Total CPU system time: 7 seconds. Total elapsed time: 125.843 seconds; peak allocated memory: 1.620 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./AES_Power_Monitor/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name aes aes 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file AES_Power_Monitor/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 31.375 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 3 seconds. Total elapsed time: 37.048 seconds; peak allocated memory: 1.607 GB.
