{
  "design": {
    "design_info": {
      "boundary_crc": "0x95FBF77832B8C3F0",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../SPI_sub.gen/sources_1/bd/uart_loop",
      "name": "uart_loop",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2"
    },
    "design_tree": {
      "rx_mod_0": "",
      "tx_mod_0": "",
      "uart_loop_mod_0": "",
      "synchronizer_0": "",
      "xlconstant_0": "",
      "clock_div_0": ""
    },
    "ports": {
      "sout": {
        "direction": "O"
      },
      "sin": {
        "direction": "I"
      },
      "clk": {
        "type": "clk",
        "direction": "I"
      }
    },
    "components": {
      "rx_mod_0": {
        "vlnv": "xilinx.com:module_ref:rx_mod:1.0",
        "ip_revision": "1",
        "xci_name": "uart_loop_rx_mod_0_0",
        "xci_path": "ip\\uart_loop_rx_mod_0_0\\uart_loop_rx_mod_0_0.xci",
        "inst_hier_path": "rx_mod_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "rx_mod",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "sin": {
            "direction": "I"
          },
          "data_out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "intr": {
            "type": "intr",
            "direction": "O",
            "parameters": {
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "constant"
              }
            }
          }
        }
      },
      "tx_mod_0": {
        "vlnv": "xilinx.com:module_ref:tx_mod:1.0",
        "ip_revision": "1",
        "xci_name": "uart_loop_tx_mod_0_0",
        "xci_path": "ip\\uart_loop_tx_mod_0_0\\uart_loop_tx_mod_0_0.xci",
        "inst_hier_path": "tx_mod_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "tx_mod",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clkfast": {
            "direction": "I"
          },
          "data_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "shift_load": {
            "direction": "I"
          },
          "sout": {
            "direction": "O"
          },
          "xmitmt": {
            "direction": "O"
          }
        }
      },
      "uart_loop_mod_0": {
        "vlnv": "xilinx.com:module_ref:uart_loop_mod:1.0",
        "ip_revision": "1",
        "xci_name": "uart_loop_uart_loop_mod_0_0",
        "xci_path": "ip\\uart_loop_uart_loop_mod_0_0\\uart_loop_uart_loop_mod_0_0.xci",
        "inst_hier_path": "uart_loop_mod_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "uart_loop_mod",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clkfast": {
            "direction": "I"
          },
          "data_out": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "intr": {
            "type": "intr",
            "direction": "I",
            "parameters": {
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "xmitmt": {
            "direction": "I"
          },
          "data_in": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "shift_load": {
            "direction": "O"
          }
        }
      },
      "synchronizer_0": {
        "vlnv": "xilinx.com:module_ref:synchronizer:1.0",
        "ip_revision": "1",
        "xci_name": "uart_loop_synchronizer_0_0",
        "xci_path": "ip\\uart_loop_synchronizer_0_0\\uart_loop_synchronizer_0_0.xci",
        "inst_hier_path": "synchronizer_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "synchronizer",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "D": {
            "direction": "I"
          },
          "Q": {
            "direction": "O"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "uart_loop_xlconstant_0_0",
        "xci_path": "ip\\uart_loop_xlconstant_0_0\\uart_loop_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "clock_div_0": {
        "vlnv": "xilinx.com:module_ref:clock_div:1.0",
        "ip_revision": "1",
        "xci_name": "uart_loop_clock_div_0_0",
        "xci_path": "ip\\uart_loop_clock_div_0_0\\uart_loop_clock_div_0_0.xci",
        "inst_hier_path": "clock_div_0",
        "parameters": {
          "half_val": {
            "value": "407"
          },
          "n_bits": {
            "value": "10"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "clock_div",
          "boundary_crc": "0x0"
        },
        "ports": {
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "uart_loop_clk_0",
                "value_src": "default_prop"
              }
            }
          },
          "clk_div": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "clk_0_1": {
        "ports": [
          "clk",
          "clock_div_0/clk",
          "synchronizer_0/clk"
        ]
      },
      "clock_div_0_clk_div": {
        "ports": [
          "clock_div_0/clk_div",
          "rx_mod_0/clk",
          "uart_loop_mod_0/clkfast",
          "tx_mod_0/clkfast"
        ]
      },
      "rx_mod_0_data_out": {
        "ports": [
          "rx_mod_0/data_out",
          "uart_loop_mod_0/data_out"
        ]
      },
      "rx_mod_0_intr": {
        "ports": [
          "rx_mod_0/intr",
          "uart_loop_mod_0/intr"
        ]
      },
      "sin_0_1": {
        "ports": [
          "sin",
          "synchronizer_0/D"
        ]
      },
      "synchronizer_0_Q": {
        "ports": [
          "synchronizer_0/Q",
          "rx_mod_0/sin"
        ]
      },
      "tx_mod_0_sout": {
        "ports": [
          "tx_mod_0/sout",
          "sout"
        ]
      },
      "tx_mod_0_xmitmt": {
        "ports": [
          "tx_mod_0/xmitmt",
          "uart_loop_mod_0/xmitmt"
        ]
      },
      "uart_loop_mod_0_data_in": {
        "ports": [
          "uart_loop_mod_0/data_in",
          "tx_mod_0/data_in"
        ]
      },
      "uart_loop_mod_0_shift_load": {
        "ports": [
          "uart_loop_mod_0/shift_load",
          "tx_mod_0/shift_load"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "uart_loop_mod_0/rst",
          "rx_mod_0/rst",
          "clock_div_0/rst",
          "tx_mod_0/rst"
        ]
      }
    }
  }
}