# Chapter 4.1: Register Transfer Language

## ğŸ“‹ Chapter Overview

Register Transfer Language (RTL) is a symbolic notation used to describe the micro-level operations and data transfers within a computer. RTL provides a precise way to specify how data moves between registers and how operations are performed on the data.

---

## ğŸ¯ Learning Objectives

- Understand register transfer notation and symbols
- Describe conditional and unconditional transfers
- Design bus systems for register transfer
- Implement memory transfer operations
- Write RTL statements for common operations

---

## 1. Introduction to Registers

### ğŸ“Œ Register Basics

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                         REGISTER BASICS                                  â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Definition: A register is a group of flip-flops with a common clock   â”‚
â”‚               and possibly common control signals                        â”‚
â”‚                                                                          â”‚
â”‚   n-bit Register:                                                        â”‚
â”‚   â”Œâ”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”                             â”‚
â”‚   â”‚ Dâ‚‡ â”‚ Dâ‚† â”‚ Dâ‚… â”‚ Dâ‚„ â”‚ Dâ‚ƒ â”‚ Dâ‚‚ â”‚ Dâ‚ â”‚ Dâ‚€ â”‚  â† 8-bit register          â”‚
â”‚   â””â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”˜                             â”‚
â”‚     â†‘    â†‘    â†‘    â†‘    â†‘    â†‘    â†‘    â†‘                                â”‚
â”‚     â””â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€ Data inputs               â”‚
â”‚                         â”‚                                                â”‚
â”‚                    Clock â†“  Load                                        â”‚
â”‚                                                                          â”‚
â”‚   Common Registers:                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚  MAR  - Memory Address Register                                â”‚   â”‚
â”‚   â”‚  MBR  - Memory Buffer Register (also MDR)                       â”‚   â”‚
â”‚   â”‚  PC   - Program Counter                                         â”‚   â”‚
â”‚   â”‚  IR   - Instruction Register                                    â”‚   â”‚
â”‚   â”‚  AC   - Accumulator                                             â”‚   â”‚
â”‚   â”‚  R0-Rn- General Purpose Registers                               â”‚   â”‚
â”‚   â”‚  SP   - Stack Pointer                                           â”‚   â”‚
â”‚   â”‚  PSW  - Program Status Word (Flags)                             â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 2. Register Transfer Notation

### ğŸ“Œ Basic RTL Symbols

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    RTL NOTATION AND SYMBOLS                              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚   Symbol          â”‚   Description              â”‚   Example        â”‚ â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤ â”‚
â”‚   â”‚   Capital letters â”‚   Register name            â”‚   R1, AR, PC     â”‚ â”‚
â”‚   â”‚   â†               â”‚   Transfer operator        â”‚   R2 â† R1        â”‚ â”‚
â”‚   â”‚   ( )             â”‚   Portion of register      â”‚   R1(0-7)        â”‚ â”‚
â”‚   â”‚   [ ]             â”‚   Memory location          â”‚   M[AR]          â”‚ â”‚
â”‚   â”‚   :               â”‚   Conditional (if-then)    â”‚   P: R2 â† R1     â”‚ â”‚
â”‚   â”‚   ,               â”‚   Simultaneous operations  â”‚   R1â†R2, R3â†R4   â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                          â”‚
â”‚   Examples:                                                              â”‚
â”‚                                                                          â”‚
â”‚   1. Simple Transfer:                                                   â”‚
â”‚      R2 â† R1                                                            â”‚
â”‚      "Transfer contents of R1 into R2"                                  â”‚
â”‚                                                                          â”‚
â”‚   2. Partial Register:                                                  â”‚
â”‚      R2(L) â† R1(H)                                                      â”‚
â”‚      "Transfer high byte of R1 to low byte of R2"                       â”‚
â”‚      (L = bits 0-7, H = bits 8-15 for 16-bit register)                 â”‚
â”‚                                                                          â”‚
â”‚   3. Memory Transfer:                                                   â”‚
â”‚      R1 â† M[AR]                                                         â”‚
â”‚      "Transfer memory contents at address AR into R1"                   â”‚
â”‚                                                                          â”‚
â”‚   4. Conditional:                                                       â”‚
â”‚      P: R2 â† R1                                                         â”‚
â”‚      "If P=1, transfer R1 to R2"                                        â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### ğŸ“Œ RTL Statement Components

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    RTL STATEMENT STRUCTURE                               â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   General Form: [Condition :] Destination â† Source                      â”‚
â”‚                                                                          â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚         Control      Destination      Source                      â”‚ â”‚
â”‚   â”‚        Condition      Register       Expression                   â”‚ â”‚
â”‚   â”‚            â”‚              â”‚              â”‚                        â”‚ â”‚
â”‚   â”‚            â–¼              â–¼              â–¼                        â”‚ â”‚
â”‚   â”‚           P  :          R2      â†      R1 + R3                   â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   "If P=1, add R1 and R3, store result in R2"                    â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                          â”‚
â”‚   Complex Examples:                                                      â”‚
â”‚                                                                          â”‚
â”‚   PÂ·Q: R1 â† R2, R3 â† R4                                                 â”‚
â”‚   "If P AND Q are both 1, transfer R2â†’R1 and R4â†’R3 simultaneously"     â”‚
â”‚                                                                          â”‚
â”‚   T0: AR â† PC, MBR â† M[PC]                                              â”‚
â”‚   "At time T0, load AR from PC and read memory at PC into MBR"         â”‚
â”‚                                                                          â”‚
â”‚   IF (Q = 1) THEN (R1 â† R2) ELSE (R1 â† R3)                              â”‚
â”‚   Equivalent to: Q: R1 â† R2, Q': R1 â† R3                                â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 3. Register Transfer Hardware

### ğŸ“Œ Basic Transfer Implementation

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    HARDWARE FOR R2 â† R1                                  â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Simple Direct Connection:                                             â”‚
â”‚                                                                          â”‚
â”‚         R1 (Source)                    R2 (Destination)                 â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”               â”‚
â”‚   â”‚  Qâ‚‡ Qâ‚† Qâ‚… Qâ‚„ Qâ‚ƒ Qâ‚‚ Qâ‚ Qâ‚€ â”‚        â”‚  Dâ‚‡ Dâ‚† Dâ‚… Dâ‚„ Dâ‚ƒ Dâ‚‚ Dâ‚ Dâ‚€ â”‚               â”‚
â”‚   â””â”€â”€â”¬â”€â”€â”¬â”€â”€â”¬â”€â”€â”¬â”€â”€â”¬â”€â”€â”¬â”€â”€â”¬â”€â”€â”¬â”€â”€â”˜        â””â”€â”€â”¬â”€â”€â”¬â”€â”€â”¬â”€â”€â”¬â”€â”€â”¬â”€â”€â”¬â”€â”€â”¬â”€â”€â”¬â”€â”€â”˜               â”‚
â”‚      â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚              â†‘  â†‘  â†‘  â†‘  â†‘  â†‘  â†‘  â†‘                 â”‚
â”‚      â””â”€â”€â”´â”€â”€â”´â”€â”€â”´â”€â”€â”´â”€â”€â”´â”€â”€â”´â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”´â”€â”€â”´â”€â”€â”´â”€â”€â”´â”€â”€â”´â”€â”€â”´â”€â”€â”˜                 â”‚
â”‚                                                  â”‚                       â”‚
â”‚                                            Load (clock)                  â”‚
â”‚                                                                          â”‚
â”‚   Transfer occurs when Load signal is activated (clock edge)            â”‚
â”‚                                                                          â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                    CONDITIONAL TRANSFER: P: R2 â† R1                      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Method 1: Gated Clock                                                 â”‚
â”‚                                                                          â”‚
â”‚        P â”€â”€â”€â”€â”€â”€â”€â”€â”                                                       â”‚
â”‚                  â”‚ â”Œâ”€â”€â”€â”                                                â”‚
â”‚        Clock â”€â”€â”€â”€â”´â”€â”¤ANDâ”œâ”€â”€â”€â”€ Load_R2                                    â”‚
â”‚                    â””â”€â”€â”€â”˜                                                â”‚
â”‚                                                                          â”‚
â”‚   Method 2: Gated Load (Preferred)                                      â”‚
â”‚                                                                          â”‚
â”‚        R1 outputs â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                       â”‚
â”‚                                 â”‚                                        â”‚
â”‚                            â”Œâ”€â”€â”€â”€â–¼â”€â”€â”€â”€â”                                  â”‚
â”‚        P â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚  MUX    â”‚â”€â”€â”€â”€â”€â”€â”€â–º R2 inputs               â”‚
â”‚                            â”‚  2:1    â”‚                                  â”‚
â”‚        R2 outputs â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚         â”‚                                  â”‚
â”‚                            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                  â”‚
â”‚                                 â”‚                                        â”‚
â”‚                            Load (always clocked)                        â”‚
â”‚                                                                          â”‚
â”‚   MUX selects: P=1 â†’ R1 data, P=0 â†’ R2 data (no change)                â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 4. Bus System for Multiple Registers

### ğŸ“Œ Common Bus Architecture

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    BUS SYSTEM (4 Registers)                              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Problem: Connecting every register to every other register            â”‚
â”‚            requires nÂ² connections for n registers                      â”‚
â”‚                                                                          â”‚
â”‚   Solution: Use a common bus with multiplexers                          â”‚
â”‚                                                                          â”‚
â”‚     R0          R1          R2          R3                              â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”                           â”‚
â”‚   â”‚     â”‚     â”‚     â”‚     â”‚     â”‚     â”‚     â”‚                           â”‚
â”‚   â””â”€â”€â”¬â”€â”€â”˜     â””â”€â”€â”¬â”€â”€â”˜     â””â”€â”€â”¬â”€â”€â”˜     â””â”€â”€â”¬â”€â”€â”˜                           â”‚
â”‚      â”‚           â”‚           â”‚           â”‚                               â”‚
â”‚      â”‚ 0         â”‚ 1         â”‚ 2         â”‚ 3    â† MUX select values     â”‚
â”‚      â”‚           â”‚           â”‚           â”‚                               â”‚
â”‚      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                              â”‚
â”‚                         â”‚                                                â”‚
â”‚                    â”Œâ”€â”€â”€â”€â–¼â”€â”€â”€â”€â”                                          â”‚
â”‚                    â”‚  4Ã—1    â”‚â—„â”€â”€â”€â”€ Sâ‚ Sâ‚€ (Select lines)                â”‚
â”‚                    â”‚  MUX    â”‚                                          â”‚
â”‚                    â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜                                          â”‚
â”‚                         â”‚                                                â”‚
â”‚      â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•ªâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•  BUS                   â”‚
â”‚                         â”‚                                                â”‚
â”‚      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                        â”‚
â”‚      â”‚                  â”‚                      â”‚                        â”‚
â”‚      â–¼                  â–¼                      â–¼                        â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”            â”Œâ”€â”€â”€â”€â”€â”               â”Œâ”€â”€â”€â”€â”€â”                      â”‚
â”‚   â”‚ R0  â”‚â—„â”€Load0     â”‚ R1  â”‚â—„â”€Load1        â”‚ Rn  â”‚â—„â”€Loadn              â”‚
â”‚   â””â”€â”€â”€â”€â”€â”˜            â””â”€â”€â”€â”€â”€â”˜               â””â”€â”€â”€â”€â”€â”˜                      â”‚
â”‚                                                                          â”‚
â”‚   To transfer R1 â†’ R3:                                                  â”‚
â”‚   â€¢ Set Sâ‚Sâ‚€ = 01 (select R1)                                           â”‚
â”‚   â€¢ Activate Load3 signal                                               â”‚
â”‚                                                                          â”‚
â”‚   RTL: BUS â† R1, R3 â† BUS  (or simply: R3 â† R1)                        â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### ğŸ“Œ MUX-based Bus Implementation

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    4-REGISTER BUS (n-bit wide)                           â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   For each bit position (showing bit i):                                â”‚
â”‚                                                                          â”‚
â”‚   R0[i] â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                                   â”‚
â”‚                     â”‚                                                    â”‚
â”‚   R1[i] â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚                                                   â”‚
â”‚                   â”‚ â”‚                                                    â”‚
â”‚   R2[i] â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚ â”‚                                                   â”‚
â”‚                 â”‚ â”‚ â”‚                                                    â”‚
â”‚   R3[i] â”€â”€â”€â”€â”€â”€â” â”‚ â”‚ â”‚                                                   â”‚
â”‚               â”‚ â”‚ â”‚ â”‚                                                    â”‚
â”‚               â–¼ â–¼ â–¼ â–¼                                                    â”‚
â”‚            â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                                â”‚
â”‚            â”‚   4Ã—1     â”‚                                                â”‚
â”‚            â”‚   MUX     â”‚â”€â”€â”€â”€â”€â”€â–º BUS[i]                                  â”‚
â”‚            â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜                                                â”‚
â”‚                  â”‚                                                       â”‚
â”‚                 Sâ‚ Sâ‚€                                                    â”‚
â”‚                                                                          â”‚
â”‚   For n-bit registers: n such 4Ã—1 MUXes in parallel                    â”‚
â”‚                                                                          â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚   Sâ‚  Sâ‚€  â”‚   Selected Register                                â”‚   â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤   â”‚
â”‚   â”‚    0   0  â”‚   R0                                                â”‚   â”‚
â”‚   â”‚    0   1  â”‚   R1                                                â”‚   â”‚
â”‚   â”‚    1   0  â”‚   R2                                                â”‚   â”‚
â”‚   â”‚    1   1  â”‚   R3                                                â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### ğŸ“Œ Three-State Bus

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    THREE-STATE BUS SYSTEM                                â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Alternative to MUX: Use tri-state buffers                             â”‚
â”‚                                                                          â”‚
â”‚   Tri-State Buffer:                                                     â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   Input â”€â”€â”€â”€â”€â”€â”€â”€â”¤â–·â”€â”€â”€â”€â”€â”€â”€â”€ Output                                â”‚ â”‚
â”‚   â”‚                  â†‘                                                â”‚ â”‚
â”‚   â”‚               Enable                                              â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   Enable = 1: Output = Input                                     â”‚ â”‚
â”‚   â”‚   Enable = 0: Output = High-Z (disconnected)                     â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                          â”‚
â”‚   Bus Implementation:                                                    â”‚
â”‚                                                                          â”‚
â”‚   R0[i] â”€â”€â”€â”€â”¤â–·â”€â”€â”€â”€â”                                                     â”‚
â”‚             E0    â”‚                                                      â”‚
â”‚                   â”‚                                                      â”‚
â”‚   R1[i] â”€â”€â”€â”€â”¤â–·â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€ BUS[i]                                      â”‚
â”‚             E1    â”‚                                                      â”‚
â”‚                   â”‚                                                      â”‚
â”‚   R2[i] â”€â”€â”€â”€â”¤â–·â”€â”€â”€â”€â”¤                                                     â”‚
â”‚             E2    â”‚                                                      â”‚
â”‚                   â”‚                                                      â”‚
â”‚   R3[i] â”€â”€â”€â”€â”¤â–·â”€â”€â”€â”€â”˜                                                     â”‚
â”‚             E3                                                           â”‚
â”‚                                                                          â”‚
â”‚   Rule: Only ONE enable signal active at a time!                        â”‚
â”‚   Use decoder to generate enable signals from select lines              â”‚
â”‚                                                                          â”‚
â”‚   Sâ‚Sâ‚€ â”€â”€â”€â”€â–ºâ”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                                 â”‚
â”‚             â”‚  2Ã—4    â”‚â”€â”€â”€â”€ E0 (Sâ‚'Sâ‚€')                                 â”‚
â”‚             â”‚ Decoder â”‚â”€â”€â”€â”€ E1 (Sâ‚'Sâ‚€)                                  â”‚
â”‚             â”‚         â”‚â”€â”€â”€â”€ E2 (Sâ‚Sâ‚€')                                  â”‚
â”‚             â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜â”€â”€â”€â”€ E3 (Sâ‚Sâ‚€)                                   â”‚
â”‚                                                                          â”‚
â”‚   Advantage: Bidirectional capability (both read and write)            â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 5. Memory Transfer

### ğŸ“Œ Memory Read and Write Operations

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    MEMORY TRANSFER OPERATIONS                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Memory is organized as array of words:                                â”‚
â”‚                                                                          â”‚
â”‚        Address              Data (word)                                  â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                  â”‚
â”‚   â”‚     0        â”‚   Word 0                          â”‚                  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤                  â”‚
â”‚   â”‚     1        â”‚   Word 1                          â”‚                  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤                  â”‚
â”‚   â”‚     2        â”‚   Word 2                          â”‚                  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤                  â”‚
â”‚   â”‚    ...       â”‚   ...                             â”‚                  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤                  â”‚
â”‚   â”‚   2â¿-1      â”‚   Word 2â¿-1                       â”‚                  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                  â”‚
â”‚                                                                          â”‚
â”‚   Notation: M[address] represents memory word at address                â”‚
â”‚                                                                          â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚   Memory Read (Load):                                             â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   DR â† M[AR]                                                      â”‚ â”‚
â”‚   â”‚   "Read memory at address in AR, store in Data Register"         â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   Implementation:                                                 â”‚ â”‚
â”‚   â”‚   1. Place address on Address Bus (from AR)                       â”‚ â”‚
â”‚   â”‚   2. Assert Read signal                                           â”‚ â”‚
â”‚   â”‚   3. Memory places data on Data Bus                               â”‚ â”‚
â”‚   â”‚   4. Load DR from Data Bus                                        â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                          â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚   Memory Write (Store):                                           â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   M[AR] â† DR                                                      â”‚ â”‚
â”‚   â”‚   "Write contents of DR to memory at address in AR"               â”‚ â”‚
â”‚   â”‚                                                                   â”‚ â”‚
â”‚   â”‚   Implementation:                                                 â”‚ â”‚
â”‚   â”‚   1. Place address on Address Bus (from AR)                       â”‚ â”‚
â”‚   â”‚   2. Place data on Data Bus (from DR)                             â”‚ â”‚
â”‚   â”‚   3. Assert Write signal                                          â”‚ â”‚
â”‚   â”‚   4. Memory latches data from Data Bus                            â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### ğŸ“Œ Memory Interface Block Diagram

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    MEMORY INTERFACE                                      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚                          â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                               â”‚
â”‚                          â”‚     CPU      â”‚                               â”‚
â”‚                          â”‚              â”‚                               â”‚
â”‚                          â”‚  â”Œâ”€â”€â”€â”€â”      â”‚                               â”‚
â”‚                          â”‚  â”‚ AR â”‚â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â–º Address Bus â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚                          â”‚  â””â”€â”€â”€â”€â”˜      â”‚                          â”‚   â”‚
â”‚                          â”‚              â”‚                          â”‚   â”‚
â”‚                          â”‚  â”Œâ”€â”€â”€â”€â”      â”‚                          â–¼   â”‚
â”‚                          â”‚  â”‚ DR â”‚â—„â”€â”€â”€â”€â–ºâ”‚â—„â”€â”€â”€â”€â–º Data Bus â—„â”€â”€â”€â”€â–ºâ”Œâ”€â”€â”€â”€â”€â”€â”â”‚
â”‚                          â”‚  â””â”€â”€â”€â”€â”˜      â”‚                      â”‚Memoryâ”‚â”‚
â”‚                          â”‚              â”‚                      â”‚      â”‚â”‚
â”‚                          â”‚  Control â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â–º Read/Write â”€â”€â–ºâ”‚      â”‚â”‚
â”‚                          â”‚              â”‚                      â””â”€â”€â”€â”€â”€â”€â”˜â”‚
â”‚                          â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                               â”‚
â”‚                                                                          â”‚
â”‚   Memory Read Timing:                                                   â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚   Clock     â”€â”   â”Œâ”€â”€â”€â”   â”Œâ”€â”€â”€â”   â”Œâ”€â”€â”€â”                         â”‚   â”‚
â”‚   â”‚              â””â”€â”€â”€â”˜   â””â”€â”€â”€â”˜   â””â”€â”€â”€â”˜                              â”‚   â”‚
â”‚   â”‚                                                                 â”‚   â”‚
â”‚   â”‚   Address   â”€â”€â”€â”€X AR valid Xâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                      â”‚   â”‚
â”‚   â”‚                                                                 â”‚   â”‚
â”‚   â”‚   Read      â”€â”€â”€â”€â”€â”€â”€â”€â”         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€                         â”‚   â”‚
â”‚   â”‚                     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                 â”‚   â”‚
â”‚   â”‚                                                                 â”‚   â”‚
â”‚   â”‚   Data Bus  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€X Data valid Xâ”€â”€â”€                       â”‚   â”‚
â”‚   â”‚                                                                 â”‚   â”‚
â”‚   â”‚   DR Load   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€                          â”‚   â”‚
â”‚   â”‚                               â””â”€â”€â”˜                              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 6. RTL Examples

### ğŸ“Œ Common Operations in RTL

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    RTL EXAMPLES                                          â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   1. Instruction Fetch Cycle:                                           â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚   T0: AR â† PC                     "Load address register"       â”‚  â”‚
â”‚   â”‚   T1: IR â† M[AR], PC â† PC + 1     "Fetch instruction, inc PC"   â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                          â”‚
â”‚   2. Data Transfer:                                                     â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚   R3 â† R1 + R2                    "Add R1 and R2, store in R3"  â”‚  â”‚
â”‚   â”‚   R1 â†” R2                         "Exchange (swap) R1 and R2"   â”‚  â”‚
â”‚   â”‚   Implemented as:                                                â”‚  â”‚
â”‚   â”‚       T0: TEMP â† R1                                             â”‚  â”‚
â”‚   â”‚       T1: R1 â† R2                                               â”‚  â”‚
â”‚   â”‚       T2: R2 â† TEMP                                             â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                          â”‚
â”‚   3. Conditional Execution:                                             â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚   Z: AC â† AC + 1                  "If zero flag set, increment" â”‚  â”‚
â”‚   â”‚   C'Â·Z: R1 â† R2                   "If NOT carry AND zero"       â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                          â”‚
â”‚   4. Memory Operations:                                                 â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚   Load:    AC â† M[AR]                                            â”‚  â”‚
â”‚   â”‚   Store:   M[AR] â† AC                                            â”‚  â”‚
â”‚   â”‚   Push:    SP â† SP - 1, M[SP] â† R1    "Push R1 onto stack"      â”‚  â”‚
â”‚   â”‚   Pop:     R1 â† M[SP], SP â† SP + 1    "Pop into R1"             â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                          â”‚
â”‚   5. Arithmetic:                                                        â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚   R1 â† R1 + 1                     "Increment"                    â”‚  â”‚
â”‚   â”‚   R1 â† R1 - 1                     "Decrement"                    â”‚  â”‚
â”‚   â”‚   R1 â† RÌ„1 + 1                     "Two's complement (negate)"   â”‚  â”‚
â”‚   â”‚   R1 â† R1 + R2 + C                "Add with carry"               â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“Š Summary Table

| RTL Symbol | Meaning | Example |
|------------|---------|---------|
| **Uppercase letters** | Register name | R1, AC, PC |
| **â† (arrow)** | Transfer/assignment | R2 â† R1 |
| **, (comma)** | Parallel operations | R1â†R2, R3â†R4 |
| **: (colon)** | Conditional | P: R2 â† R1 |
| **[ ]** | Memory address | M[AR] |
| **( )** | Part of register | R1(0-7) |

| Bus Type | Implementation | Advantage |
|----------|----------------|-----------|
| **MUX-based** | Multiplexers | Unidirectional, simple |
| **Tri-state** | Tri-state buffers | Bidirectional, fewer gates |

---

## â“ Quick Revision Questions

1. **Q**: What does the RTL statement `P: R2 â† R1` mean?
   
   **A**: If control signal P is 1, transfer the contents of register R1 into register R2. If P is 0, no transfer occurs.

2. **Q**: How is a 4-register bus implemented using multiplexers?
   
   **A**: Use n 4Ã—1 multiplexers (one for each bit). Two select lines choose which register's output appears on the bus. Each register has a load signal to accept data from the bus.

3. **Q**: What is the difference between `R2 â† M[AR]` and `M[AR] â† R2`?
   
   **A**: First is a memory read (load): copy memory contents at address AR into R2. Second is a memory write (store): copy R2 contents to memory at address AR.

4. **Q**: Why are tri-state buffers used in bus systems?
   
   **A**: They allow multiple devices to share the same physical wires. Only one device drives the bus at a time (enable=1), others are high-impedance (disconnected).

5. **Q**: Write RTL for exchanging contents of R1 and R2.
   
   **A**: Need temporary storage: `T0: TEMP â† R1; T1: R1 â† R2; T2: R2 â† TEMP`. Cannot do simultaneously since both are source and destination.

6. **Q**: What does `R1(0-7) â† R2(8-15)` mean?
   
   **A**: Transfer bits 8-15 (high byte) of R2 into bits 0-7 (low byte) of R1. This is a partial register transfer.

---

## ğŸ§­ Navigation

| Previous | Up | Next |
|----------|-----|------|
| [Unit 4 Home](README.md) | [Unit 4 Home](README.md) | [Arithmetic Microoperations](02-arithmetic-microoperations.md) |

---

[â† Unit Home](README.md) | [Course Home](../README.md) | [Next Chapter â†’](02-arithmetic-microoperations.md)
