(pcb D:\perso\photocabine\hardware\kicad\nofilterbooth.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.5)-3")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  285734 -126862  10175.5 -126862  10175.5 -18052.5  285734 -18052.5
            285734 -126862)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "Connector_JST:JST_XH_S2B-XH-A_1x02_P2.50mm_Horizontal"
      (place CONN_DC1 72390 -115570 front 0 (PN JST_XH2))
      (place CONN_SW_UP1 48260 -29210 front 180 (PN JST_XH2))
      (place CONN_SW_MIDDLE1 59690 -29210 front 180 (PN JST_XH2))
      (place CONN_SW_BOTTOM1 71120 -29210 front 180 (PN JST_XH2))
      (place CONN_BATT1 154940 -115570 front 0 (PN JST_XH2))
      (place CONN_SW_SHUTTER1 166370 -29210 front 180 (PN JST_XH2))
      (place CONN_SW_SCISSOR1 177800 -29210 front 180 (PN JST_XH2))
    )
    (component 1nofilterbooth:DS3231_breakout
      (place URTC1 218440 -60960 front 270 (PN RTC_DS3231_BREAKOUT))
    )
    (component "1nofilterbooth:LORA_E32-TTL-100"
      (place U_RADIO_LORA1 205740 -82550 front 270 (PN SX17278_LORA))
    )
    (component Resistor_THT:R_Axial_DIN0309_L9.0mm_D3.2mm_P12.70mm_Horizontal
      (place R_TXD_LORA1 194310 -90170 front 270 (PN "4.7k 1/2W"))
      (place R_SW_UP1 50800 -46990 front 90 (PN "560ohm 1/2W"))
      (place R_SW_ROT2 38100 -46990 front 90 (PN "560ohm 1/2W"))
      (place R_SW_ROT1 24130 -46990 front 90 (PN "560ohm 1/2W"))
      (place R_SW_MIDDLE1 62230 -46990 front 90 (PN "560ohm 1/2W"))
      (place R_SW_BOTTOM1 73660 -46990 front 90 (PN "560ohm 1/2W"))
      (place R_RXD_LORA1 199390 -90170 front 270 (PN "4.7k 1/2W"))
      (place R_SW_START1 213360 -45720 front 90 (PN "560ohm 1/2W"))
      (place R_START1 201930 -46990 front 270 (PN "2.2k 1/2W"))
      (place R_BATT2 151130 -96520 front 90 (PN "10k 1/2W"))
      (place R_BATT1 157480 -109220 front 90 (PN 20k1/2W))
      (place R_MARQUEE1 109220 -90170 front 270 (PN "430ohm 1/2W"))
      (place R_FLASH2 139700 -85090 front 90 (PN "2.2k 1/2W"))
      (place R_FLASH1 127000 -85090 front 90 (PN "2.2k 1/2W"))
      (place R_SW_SHUTTER1 168910 -48260 front 90 (PN "560ohm 1/2W"))
      (place R_SW_SCISSOR1 180340 -46990 front 90 (PN "560ohm 1/2W"))
      (place R_SW_PAPER4 156210 -48260 front 90 (PN "560ohm 1/2W"))
      (place R_SW_PAPER3 142240 -48260 front 90 (PN "560ohm 1/2W"))
      (place R_SW_PAPER2 128270 -48260 front 90 (PN "560ohm 1/2W"))
      (place R_SW_PAPER1 114300 -48260 front 90 (PN "560ohm 1/2W"))
    )
    (component LED_THT:LED_D3.0mm
      (place LED_SW_UP1 44450 -35560 front 0 (PN "LED 3mm"))
      (place LED_SW_ROT2 30480 -35560 front 0 (PN "LED 3mm"))
      (place LED_SW_ROT1 16510 -35560 front 0 (PN "LED 3mm"))
      (place LED_SW_MIDDLE1 55880 -35560 front 0 (PN "LED 3mm"))
      (place LED_SW_BOTTOM1 67310 -35560 front 0 (PN "LED 3mm"))
      (place LED_SW_START1 201930 -35560 front 0 (PN "LED 3mm"))
      (place LED_SW_SHUTTER1 162560 -36830 front 0 (PN "LED 3mm"))
      (place LED_SW_SCISSOR1 173990 -35560 front 0 (PN "LED 3mm"))
      (place LED_SW_PAPER4 148590 -36830 front 0 (PN "LED 3mm"))
      (place LED_SW_PAPER3 134620 -36830 front 0 (PN "LED 3mm"))
      (place LED_SW_PAPER2 120650 -36830 front 0 (PN "LED 3mm"))
      (place LED_SW_PAPER1 106680 -35560 front 0 (PN "LED 3mm"))
    )
    (component "Module:Pololu_Breakout-16_15.2x20.3mm"
      (place DRV_EXIT1 40640 -105410 front 90 (PN Pololu_Breakout_DRV8825))
      (place DRV_ROT1 17780 -105410 front 90 (PN Pololu_Breakout_DRV8825))
      (place DRV_SHUTTER1 240030 -105410 front 90 (PN Pololu_Breakout_DRV8825))
      (place DRV_SCISSOR1 262890 -105410 front 90 (PN Pololu_Breakout_DRV8825))
      (place DRV_PAPER1 217170 -105410 front 90 (PN Pololu_Breakout_DRV8825))
    )
    (component "Connector_JST:JST_XH_S3B-XH-A_1x03_P2.50mm_Horizontal"
      (place CONN_TEMP1 85090 -29210 front 180 (PN JST_XH3))
      (place CONN_SW_ROT2 36830 -29210 front 180 (PN JST_XH3))
      (place CONN_SW_ROT1 22860 -29210 front 180 (PN JST_XH3))
      (place CONN_SERVO_ARM1 83820 -115570 front 0 (PN JST_XH3))
      (place CONN_LGHT_PROCESS1 99060 -29210 front 180 (PN JST_XH3))
      (place CONN_CEILING1 241300 -29210 front 180 (PN JST_XH3))
      (place CONN_MARQUEE_WS2811 97790 -115570 front 0 (PN JST_XH3))
      (place CONN_SW_PAP4 154940 -29210 front 180 (PN JST_XH3))
      (place CONN_SW_PAP3 140970 -29210 front 180 (PN JST_XH3))
      (place CONN_SW_PAP2 127000 -29210 front 180 (PN JST_XH3))
      (place CONN_SW_PAP1 113030 -29210 front 180 (PN JST_XH3))
    )
    (component "Connector_JST:JST_XH_S4B-XH-A_1x04_P2.50mm_Horizontal"
      (place CONN_STEP_EXIT1 45720 -115570 front 0 (PN Conn_01x04))
      (place CONN_STEP_ROT1 19050 -115570 front 0 (PN Conn_01x04))
      (place CONN_START1 210820 -29210 front 180 (PN Conn_01x04))
      (place CONN_SEGMENT1 276860 -29210 front 180 (PN Conn_01x04))
      (place CONN_LUXSENSOR1 227330 -29210 front 180 (PN Conn_01x04))
      (place CONN_COIN1 194310 -29210 front 180 (PN Conn_01x04))
      (place CONN_STEP_SHUTTER1 234950 -115570 front 0 (PN Conn_01x04))
      (place CONN_STEP_SCISSOR1 260350 -115570 front 0 (PN Conn_01x04))
      (place CONN_STEP_PAPER1 209550 -115570 front 0 (PN Conn_01x04))
    )
    (component Capacitor_THT:CP_Radial_D10.0mm_P5.00mm
      (place C_LORA1 191770 -74930 front 180 (PN 100uF))
      (place C_SERVO_ARM1 88900 -105410 front 180 (PN 100uF))
      (place C_LIGHT_PROCESS1 93980 -39370 front 0 (PN 1000uF))
      (place C_STEP1 64770 -114300 front 180 (PN 100uF))
      (place C_ROT1 38100 -114300 front 180 (PN 100uF))
      (place C_START1 213360 -54610 front 180 (PN 100uF))
      (place C_RADIO1 175260 -53340 front 270 (PN 470uF))
      (place C_CEILING1 241300 -39370 front 180 (PN 100uF))
      (place C_ATTINY1 104140 -72390 front 180 (PN 0.1uF))
      (place C_FLASH1 127000 -95250 front 0 (PN 100uF))
      (place C_MARQUEE1 102870 -105410 front 180 (PN "1000uF 16v"))
      (place C_AUX1 139700 -95250 front 0 (PN 100uF))
      (place C_DRV_SCISSOR1 279400 -114300 front 180 (PN 100uF))
      (place C_DRV_SHUTTER1 248920 -114300 front 0 (PN 100uF))
      (place C_DRV_PAPER1 223520 -114300 front 0 (PN 100uF))
    )
    (component Capacitor_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm
      (place C_RTC1 222250 -68580 front 90 (PN 100nF))
      (place C_MEGA_PAPER1 256540 -35560 front 180 (PN 100nF))
      (place C_CAMERA_5V1 278130 -45720 front 180 (PN 100nF))
      (place C_SEGMENT1 240030 -26670 front 0 (PN 100nF))
      (place C_LUXSENSOR1 224790 -35560 front 180 (PN 100nF))
      (place C_COIN1 191770 -34290 front 180 (PN 100nF))
    )
    (component 1nofilterbooth:D24V90F5
      (place U_STEP_DOWN_5V1 162560 -85090 front 0 (PN D24V90F5))
    )
    (component "1nofilterbooth:MEGA2560PRO-EMBED"
      (place MEGA_PAPER1 50800 -67310 front 0 (PN "MEGA2560PRO-EMBED"))
      (place MEGA_CAMERA1 245110 -68580 front 180 (PN "MEGA2560PRO-EMBED"))
    )
    (component 1nofilterbooth:CYTRON_MD10C
      (place DRV_DC1 85090 -50800 front 0 (PN Cytron_MD10C))
    )
    (component Capacitor_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm::1
      (place C_MATRIX1 250190 -92710 front 0 (PN 100nF))
    )
    (component "Package_TO_SOT_THT:TO-220-3_Vertical"
      (place Q_START1 203200 -43180 front 0 (PN TIP120))
      (place Q_FLASH1 127000 -105410 front 0 (PN BDX53B))
      (place Q_AUX1 139700 -105410 front 0 (PN TIP120))
    )
    (component "Connector_JST:JST_XH_S5B-XH-A_1x05_P2.50mm_Horizontal"
      (place CONN_MATRIX1 260350 -29210 front 180 (PN Conn_01x05))
    )
    (component "Package_DIP:DIP-8_W7.62mm"
      (place U_MARQUEE1 96520 -81280 front 0 (PN "ATtiny85-20PU"))
    )
    (component RF_Module:nRF24L01_Breakout
      (place U_RADIO1 185420 -64770 front 90 (PN NRF24L01_Breakout))
    )
    (component "Connector_AMASS:AMASS_XT60-F_1x02_P7.20mm_Vertical"
      (place CONN_FLASH1 129540 -120650 front 90 (PN XT60))
      (place CONN_AUX1 142240 -120650 front 90 (PN XT60))
      (place CONN_POWER_IN1 115570 -113450 front 270 (PN XT60))
    )
  )
  (library
    (image "Connector_JST:JST_XH_S2B-XH-A_1x02_P2.50mm_Horizontal"
      (outline (path signal 100  0 -1200  625 -2200))
      (outline (path signal 100  -625 -2200  0 -1200))
      (outline (path signal 120  300 2100  0 1500))
      (outline (path signal 120  -300 2100  300 2100))
      (outline (path signal 120  0 1500  -300 2100))
      (outline (path signal 120  2750 -3200  2250 -3200))
      (outline (path signal 120  2750 -8700  2750 -3200))
      (outline (path signal 120  2250 -8700  2750 -8700))
      (outline (path signal 120  2250 -3200  2250 -8700))
      (outline (path signal 120  250 -3200  -250 -3200))
      (outline (path signal 120  250 -8700  250 -3200))
      (outline (path signal 120  -250 -8700  250 -8700))
      (outline (path signal 120  -250 -3200  -250 -8700))
      (outline (path signal 100  3750 -2200  1250 -2200))
      (outline (path signal 100  3750 2300  3750 -2200))
      (outline (path signal 100  4950 2300  3750 2300))
      (outline (path signal 100  4950 -9200  4950 2300))
      (outline (path signal 100  1250 -9200  4950 -9200))
      (outline (path signal 100  -1250 -2200  1250 -2200))
      (outline (path signal 100  -1250 2300  -1250 -2200))
      (outline (path signal 100  -2450 2300  -1250 2300))
      (outline (path signal 100  -2450 -9200  -2450 2300))
      (outline (path signal 100  1250 -9200  -2450 -9200))
      (outline (path signal 120  3640 -2090  1250 -2090))
      (outline (path signal 120  3640 2410  3640 -2090))
      (outline (path signal 120  5060 2410  3640 2410))
      (outline (path signal 120  5060 -9310  5060 2410))
      (outline (path signal 120  1250 -9310  5060 -9310))
      (outline (path signal 120  -1140 -2090  1250 -2090))
      (outline (path signal 120  -1140 2410  -1140 -2090))
      (outline (path signal 120  -2560 2410  -1140 2410))
      (outline (path signal 120  -2560 -9310  -2560 2410))
      (outline (path signal 120  1250 -9310  -2560 -9310))
      (outline (path signal 50  5450 2800  -2950 2800))
      (outline (path signal 50  5450 -9700  5450 2800))
      (outline (path signal 50  -2950 -9700  5450 -9700))
      (outline (path signal 50  -2950 2800  -2950 -9700))
      (pin Oval[A]Pad_1700x2000_um 2 2500 0)
      (pin RoundRect[A]Pad_1700x2000_250.951_um 1 0 0)
    )
    (image 1nofilterbooth:DS3231_breakout
      (outline (path signal 120  13200 -13970  13200 0))
      (outline (path signal 120  0 -13970  13200 -13970))
      (outline (path signal 120  0 0  0 -14000))
      (outline (path signal 120  0 0  13200 0))
      (pin Round[A]Pad_1524_um 3V3 11430 -1270)
      (pin Round[A]Pad_1524_um SDA 8890 -1270)
      (pin Round[A]Pad_1524_um SCL 6350 -1270)
      (pin Round[A]Pad_1524_um ND 3810 -1270)
      (pin Round[A]Pad_1524_um GND 1270 -1270)
    )
    (image "1nofilterbooth:LORA_E32-TTL-100"
      (outline (path signal 120  36000 -21000  36000 0))
      (outline (path signal 120  0 -21000  36000 -21000))
      (outline (path signal 120  0 0  0 -21000))
      (outline (path signal 120  0 0  36000 0))
      (pin Round[A]Pad_1524_um ND 33000 -8580)
      (pin Round[A]Pad_1524_um ND@1 33000 -6040)
      (pin Round[A]Pad_1524_um ND@2 33000 -3500)
      (pin Round[A]Pad_1524_um GND 1500 -18120)
      (pin Round[A]Pad_1524_um VCC 1500 -15580)
      (pin Round[A]Pad_1524_um AUX 1500 -13040)
      (pin Round[A]Pad_1524_um TXD 1500 -10500)
      (pin Round[A]Pad_1524_um RXD 1500 -7960)
      (pin Round[A]Pad_1524_um M1 1500 -5420)
      (pin Round[A]Pad_1524_um M0 1500 -2880)
    )
    (image Resistor_THT:R_Axial_DIN0309_L9.0mm_D3.2mm_P12.70mm_Horizontal
      (outline (path signal 50  13750 1850  -1050 1850))
      (outline (path signal 50  13750 -1850  13750 1850))
      (outline (path signal 50  -1050 -1850  13750 -1850))
      (outline (path signal 50  -1050 1850  -1050 -1850))
      (outline (path signal 120  11660 0  10970 0))
      (outline (path signal 120  1040 0  1730 0))
      (outline (path signal 120  10970 1720  1730 1720))
      (outline (path signal 120  10970 -1720  10970 1720))
      (outline (path signal 120  1730 -1720  10970 -1720))
      (outline (path signal 120  1730 1720  1730 -1720))
      (outline (path signal 100  12700 0  10850 0))
      (outline (path signal 100  0 0  1850 0))
      (outline (path signal 100  10850 1600  1850 1600))
      (outline (path signal 100  10850 -1600  10850 1600))
      (outline (path signal 100  1850 -1600  10850 -1600))
      (outline (path signal 100  1850 1600  1850 -1600))
      (pin Oval[A]Pad_1600x1600_um 2 12700 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image LED_THT:LED_D3.0mm
      (outline (path signal 50  3700 2250  -1150 2250))
      (outline (path signal 50  3700 -2250  3700 2250))
      (outline (path signal 50  -1150 -2250  3700 -2250))
      (outline (path signal 50  -1150 2250  -1150 -2250))
      (outline (path signal 120  -290 -1080  -290 -1236))
      (outline (path signal 120  -290 1236  -290 1080))
      (outline (path signal 100  -230 1166.19  -230 -1166.19))
      (outline (path signal 100  2770 0  2688.73 -487.049  2453.71 -921.319  2090.42 -1255.75
            1638.23 -1454.1  1146.13 -1494.88  667.457 -1373.66  254.078 -1103.59
            -49.211 -713.921  -209.542 -246.892  -209.542 246.892  -49.211 713.921
            254.078 1103.59  667.457 1373.66  1146.13 1494.88  1638.23 1454.1
            2090.42 1255.75  2453.71 921.319  2688.73 487.049  2770 0))
      (pin Round[A]Pad_1800_um 2 2540 0)
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
    )
    (image "Module:Pololu_Breakout-16_15.2x20.3mm"
      (outline (path signal 50  14210 -19300  -1530 -19300))
      (outline (path signal 50  14210 -19300  14210 1520))
      (outline (path signal 50  -1530 1520  -1530 -19300))
      (outline (path signal 50  -1530 1520  14210 1520))
      (outline (path signal 100  -1270 -19050  -1270 0))
      (outline (path signal 100  13970 -19050  -1270 -19050))
      (outline (path signal 100  13970 1270  13970 -19050))
      (outline (path signal 100  0 1270  13970 1270))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  14100 1400  1270 1400))
      (outline (path signal 120  14100 -19180  14100 1400))
      (outline (path signal 120  -1400 -19180  14100 -19180))
      (outline (path signal 120  -1400 -1270  -1400 -19180))
      (outline (path signal 120  1270 -1270  -1400 -1270))
      (outline (path signal 120  1270 1400  1270 -1270))
      (outline (path signal 120  -1400 1400  -1400 0))
      (outline (path signal 120  0 1400  -1400 1400))
      (outline (path signal 120  1270 -1270  1270 -19180))
      (outline (path signal 120  11430 1400  11430 -19180))
      (pin Oval[A]Pad_1600x1600_um 16 12700 0)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 15 12700 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 12700 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 12700 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 12700 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 12700 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 12700 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 12700 -17780)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Connector_JST:JST_XH_S3B-XH-A_1x03_P2.50mm_Horizontal"
      (outline (path signal 100  0 -1200  625 -2200))
      (outline (path signal 100  -625 -2200  0 -1200))
      (outline (path signal 120  300 2100  0 1500))
      (outline (path signal 120  -300 2100  300 2100))
      (outline (path signal 120  0 1500  -300 2100))
      (outline (path signal 120  5250 -3200  4750 -3200))
      (outline (path signal 120  5250 -8700  5250 -3200))
      (outline (path signal 120  4750 -8700  5250 -8700))
      (outline (path signal 120  4750 -3200  4750 -8700))
      (outline (path signal 120  2750 -3200  2250 -3200))
      (outline (path signal 120  2750 -8700  2750 -3200))
      (outline (path signal 120  2250 -8700  2750 -8700))
      (outline (path signal 120  2250 -3200  2250 -8700))
      (outline (path signal 120  250 -3200  -250 -3200))
      (outline (path signal 120  250 -8700  250 -3200))
      (outline (path signal 120  -250 -8700  250 -8700))
      (outline (path signal 120  -250 -3200  -250 -8700))
      (outline (path signal 100  6250 -2200  2500 -2200))
      (outline (path signal 100  6250 2300  6250 -2200))
      (outline (path signal 100  7450 2300  6250 2300))
      (outline (path signal 100  7450 -9200  7450 2300))
      (outline (path signal 100  2500 -9200  7450 -9200))
      (outline (path signal 100  -1250 -2200  2500 -2200))
      (outline (path signal 100  -1250 2300  -1250 -2200))
      (outline (path signal 100  -2450 2300  -1250 2300))
      (outline (path signal 100  -2450 -9200  -2450 2300))
      (outline (path signal 100  2500 -9200  -2450 -9200))
      (outline (path signal 120  6140 -2090  2500 -2090))
      (outline (path signal 120  6140 2410  6140 -2090))
      (outline (path signal 120  7560 2410  6140 2410))
      (outline (path signal 120  7560 -9310  7560 2410))
      (outline (path signal 120  2500 -9310  7560 -9310))
      (outline (path signal 120  -1140 -2090  2500 -2090))
      (outline (path signal 120  -1140 2410  -1140 -2090))
      (outline (path signal 120  -2560 2410  -1140 2410))
      (outline (path signal 120  -2560 -9310  -2560 2410))
      (outline (path signal 120  2500 -9310  -2560 -9310))
      (outline (path signal 50  7950 2800  -2950 2800))
      (outline (path signal 50  7950 -9700  7950 2800))
      (outline (path signal 50  -2950 -9700  7950 -9700))
      (outline (path signal 50  -2950 2800  -2950 -9700))
      (pin Oval[A]Pad_1700x1950_um 3 5000 0)
      (pin Oval[A]Pad_1700x1950_um 2 2500 0)
      (pin RoundRect[A]Pad_1700x1950_250.951_um 1 0 0)
    )
    (image "Connector_JST:JST_XH_S4B-XH-A_1x04_P2.50mm_Horizontal"
      (outline (path signal 100  0 -1200  625 -2200))
      (outline (path signal 100  -625 -2200  0 -1200))
      (outline (path signal 120  300 2100  0 1500))
      (outline (path signal 120  -300 2100  300 2100))
      (outline (path signal 120  0 1500  -300 2100))
      (outline (path signal 120  7750 -3200  7250 -3200))
      (outline (path signal 120  7750 -8700  7750 -3200))
      (outline (path signal 120  7250 -8700  7750 -8700))
      (outline (path signal 120  7250 -3200  7250 -8700))
      (outline (path signal 120  5250 -3200  4750 -3200))
      (outline (path signal 120  5250 -8700  5250 -3200))
      (outline (path signal 120  4750 -8700  5250 -8700))
      (outline (path signal 120  4750 -3200  4750 -8700))
      (outline (path signal 120  2750 -3200  2250 -3200))
      (outline (path signal 120  2750 -8700  2750 -3200))
      (outline (path signal 120  2250 -8700  2750 -8700))
      (outline (path signal 120  2250 -3200  2250 -8700))
      (outline (path signal 120  250 -3200  -250 -3200))
      (outline (path signal 120  250 -8700  250 -3200))
      (outline (path signal 120  -250 -8700  250 -8700))
      (outline (path signal 120  -250 -3200  -250 -8700))
      (outline (path signal 100  8750 -2200  3750 -2200))
      (outline (path signal 100  8750 2300  8750 -2200))
      (outline (path signal 100  9950 2300  8750 2300))
      (outline (path signal 100  9950 -9200  9950 2300))
      (outline (path signal 100  3750 -9200  9950 -9200))
      (outline (path signal 100  -1250 -2200  3750 -2200))
      (outline (path signal 100  -1250 2300  -1250 -2200))
      (outline (path signal 100  -2450 2300  -1250 2300))
      (outline (path signal 100  -2450 -9200  -2450 2300))
      (outline (path signal 100  3750 -9200  -2450 -9200))
      (outline (path signal 120  8640 -2090  3750 -2090))
      (outline (path signal 120  8640 2410  8640 -2090))
      (outline (path signal 120  10060 2410  8640 2410))
      (outline (path signal 120  10060 -9310  10060 2410))
      (outline (path signal 120  3750 -9310  10060 -9310))
      (outline (path signal 120  -1140 -2090  3750 -2090))
      (outline (path signal 120  -1140 2410  -1140 -2090))
      (outline (path signal 120  -2560 2410  -1140 2410))
      (outline (path signal 120  -2560 -9310  -2560 2410))
      (outline (path signal 120  3750 -9310  -2560 -9310))
      (outline (path signal 50  10450 2800  -2950 2800))
      (outline (path signal 50  10450 -9700  10450 2800))
      (outline (path signal 50  -2950 -9700  10450 -9700))
      (outline (path signal 50  -2950 2800  -2950 -9700))
      (pin Oval[A]Pad_1700x1950_um 4 7500 0)
      (pin Oval[A]Pad_1700x1950_um 3 5000 0)
      (pin Oval[A]Pad_1700x1950_um 2 2500 0)
      (pin RoundRect[A]Pad_1700x1950_250.951_um 1 0 0)
    )
    (image Capacitor_THT:CP_Radial_D10.0mm_P5.00mm
      (outline (path signal 120  -2479.65 3375  -2479.65 2375))
      (outline (path signal 120  -2979.65 2875  -1979.65 2875))
      (outline (path signal 120  7581 599  7581 -599))
      (outline (path signal 120  7541 862  7541 -862))
      (outline (path signal 120  7501 1062  7501 -1062))
      (outline (path signal 120  7461 1230  7461 -1230))
      (outline (path signal 120  7421 1378  7421 -1378))
      (outline (path signal 120  7381 1510  7381 -1510))
      (outline (path signal 120  7341 1630  7341 -1630))
      (outline (path signal 120  7301 1742  7301 -1742))
      (outline (path signal 120  7261 1846  7261 -1846))
      (outline (path signal 120  7221 1944  7221 -1944))
      (outline (path signal 120  7181 2037  7181 -2037))
      (outline (path signal 120  7141 2125  7141 -2125))
      (outline (path signal 120  7101 2209  7101 -2209))
      (outline (path signal 120  7061 2289  7061 -2289))
      (outline (path signal 120  7021 2365  7021 -2365))
      (outline (path signal 120  6981 2439  6981 -2439))
      (outline (path signal 120  6941 2510  6941 -2510))
      (outline (path signal 120  6901 2579  6901 -2579))
      (outline (path signal 120  6861 2645  6861 -2645))
      (outline (path signal 120  6821 2709  6821 -2709))
      (outline (path signal 120  6781 2770  6781 -2770))
      (outline (path signal 120  6741 2830  6741 -2830))
      (outline (path signal 120  6701 2889  6701 -2889))
      (outline (path signal 120  6661 2945  6661 -2945))
      (outline (path signal 120  6621 3000  6621 -3000))
      (outline (path signal 120  6581 3054  6581 -3054))
      (outline (path signal 120  6541 3106  6541 -3106))
      (outline (path signal 120  6501 3156  6501 -3156))
      (outline (path signal 120  6461 3206  6461 -3206))
      (outline (path signal 120  6421 3254  6421 -3254))
      (outline (path signal 120  6381 3301  6381 -3301))
      (outline (path signal 120  6341 3347  6341 -3347))
      (outline (path signal 120  6301 3392  6301 -3392))
      (outline (path signal 120  6261 3436  6261 -3436))
      (outline (path signal 120  6221 -1241  6221 -3478))
      (outline (path signal 120  6221 3478  6221 1241))
      (outline (path signal 120  6181 -1241  6181 -3520))
      (outline (path signal 120  6181 3520  6181 1241))
      (outline (path signal 120  6141 -1241  6141 -3561))
      (outline (path signal 120  6141 3561  6141 1241))
      (outline (path signal 120  6101 -1241  6101 -3601))
      (outline (path signal 120  6101 3601  6101 1241))
      (outline (path signal 120  6061 -1241  6061 -3640))
      (outline (path signal 120  6061 3640  6061 1241))
      (outline (path signal 120  6021 -1241  6021 -3679))
      (outline (path signal 120  6021 3679  6021 1241))
      (outline (path signal 120  5981 -1241  5981 -3716))
      (outline (path signal 120  5981 3716  5981 1241))
      (outline (path signal 120  5941 -1241  5941 -3753))
      (outline (path signal 120  5941 3753  5941 1241))
      (outline (path signal 120  5901 -1241  5901 -3789))
      (outline (path signal 120  5901 3789  5901 1241))
      (outline (path signal 120  5861 -1241  5861 -3824))
      (outline (path signal 120  5861 3824  5861 1241))
      (outline (path signal 120  5821 -1241  5821 -3858))
      (outline (path signal 120  5821 3858  5821 1241))
      (outline (path signal 120  5781 -1241  5781 -3892))
      (outline (path signal 120  5781 3892  5781 1241))
      (outline (path signal 120  5741 -1241  5741 -3925))
      (outline (path signal 120  5741 3925  5741 1241))
      (outline (path signal 120  5701 -1241  5701 -3957))
      (outline (path signal 120  5701 3957  5701 1241))
      (outline (path signal 120  5661 -1241  5661 -3989))
      (outline (path signal 120  5661 3989  5661 1241))
      (outline (path signal 120  5621 -1241  5621 -4020))
      (outline (path signal 120  5621 4020  5621 1241))
      (outline (path signal 120  5581 -1241  5581 -4050))
      (outline (path signal 120  5581 4050  5581 1241))
      (outline (path signal 120  5541 -1241  5541 -4080))
      (outline (path signal 120  5541 4080  5541 1241))
      (outline (path signal 120  5501 -1241  5501 -4110))
      (outline (path signal 120  5501 4110  5501 1241))
      (outline (path signal 120  5461 -1241  5461 -4138))
      (outline (path signal 120  5461 4138  5461 1241))
      (outline (path signal 120  5421 -1241  5421 -4166))
      (outline (path signal 120  5421 4166  5421 1241))
      (outline (path signal 120  5381 -1241  5381 -4194))
      (outline (path signal 120  5381 4194  5381 1241))
      (outline (path signal 120  5341 -1241  5341 -4221))
      (outline (path signal 120  5341 4221  5341 1241))
      (outline (path signal 120  5301 -1241  5301 -4247))
      (outline (path signal 120  5301 4247  5301 1241))
      (outline (path signal 120  5261 -1241  5261 -4273))
      (outline (path signal 120  5261 4273  5261 1241))
      (outline (path signal 120  5221 -1241  5221 -4298))
      (outline (path signal 120  5221 4298  5221 1241))
      (outline (path signal 120  5181 -1241  5181 -4323))
      (outline (path signal 120  5181 4323  5181 1241))
      (outline (path signal 120  5141 -1241  5141 -4347))
      (outline (path signal 120  5141 4347  5141 1241))
      (outline (path signal 120  5101 -1241  5101 -4371))
      (outline (path signal 120  5101 4371  5101 1241))
      (outline (path signal 120  5061 -1241  5061 -4395))
      (outline (path signal 120  5061 4395  5061 1241))
      (outline (path signal 120  5021 -1241  5021 -4417))
      (outline (path signal 120  5021 4417  5021 1241))
      (outline (path signal 120  4981 -1241  4981 -4440))
      (outline (path signal 120  4981 4440  4981 1241))
      (outline (path signal 120  4941 -1241  4941 -4462))
      (outline (path signal 120  4941 4462  4941 1241))
      (outline (path signal 120  4901 -1241  4901 -4483))
      (outline (path signal 120  4901 4483  4901 1241))
      (outline (path signal 120  4861 -1241  4861 -4504))
      (outline (path signal 120  4861 4504  4861 1241))
      (outline (path signal 120  4821 -1241  4821 -4525))
      (outline (path signal 120  4821 4525  4821 1241))
      (outline (path signal 120  4781 -1241  4781 -4545))
      (outline (path signal 120  4781 4545  4781 1241))
      (outline (path signal 120  4741 -1241  4741 -4564))
      (outline (path signal 120  4741 4564  4741 1241))
      (outline (path signal 120  4701 -1241  4701 -4584))
      (outline (path signal 120  4701 4584  4701 1241))
      (outline (path signal 120  4661 -1241  4661 -4603))
      (outline (path signal 120  4661 4603  4661 1241))
      (outline (path signal 120  4621 -1241  4621 -4621))
      (outline (path signal 120  4621 4621  4621 1241))
      (outline (path signal 120  4581 -1241  4581 -4639))
      (outline (path signal 120  4581 4639  4581 1241))
      (outline (path signal 120  4541 -1241  4541 -4657))
      (outline (path signal 120  4541 4657  4541 1241))
      (outline (path signal 120  4501 -1241  4501 -4674))
      (outline (path signal 120  4501 4674  4501 1241))
      (outline (path signal 120  4461 -1241  4461 -4690))
      (outline (path signal 120  4461 4690  4461 1241))
      (outline (path signal 120  4421 -1241  4421 -4707))
      (outline (path signal 120  4421 4707  4421 1241))
      (outline (path signal 120  4381 -1241  4381 -4723))
      (outline (path signal 120  4381 4723  4381 1241))
      (outline (path signal 120  4341 -1241  4341 -4738))
      (outline (path signal 120  4341 4738  4341 1241))
      (outline (path signal 120  4301 -1241  4301 -4754))
      (outline (path signal 120  4301 4754  4301 1241))
      (outline (path signal 120  4261 -1241  4261 -4768))
      (outline (path signal 120  4261 4768  4261 1241))
      (outline (path signal 120  4221 -1241  4221 -4783))
      (outline (path signal 120  4221 4783  4221 1241))
      (outline (path signal 120  4181 -1241  4181 -4797))
      (outline (path signal 120  4181 4797  4181 1241))
      (outline (path signal 120  4141 -1241  4141 -4811))
      (outline (path signal 120  4141 4811  4141 1241))
      (outline (path signal 120  4101 -1241  4101 -4824))
      (outline (path signal 120  4101 4824  4101 1241))
      (outline (path signal 120  4061 -1241  4061 -4837))
      (outline (path signal 120  4061 4837  4061 1241))
      (outline (path signal 120  4021 -1241  4021 -4850))
      (outline (path signal 120  4021 4850  4021 1241))
      (outline (path signal 120  3981 -1241  3981 -4862))
      (outline (path signal 120  3981 4862  3981 1241))
      (outline (path signal 120  3941 -1241  3941 -4874))
      (outline (path signal 120  3941 4874  3941 1241))
      (outline (path signal 120  3901 -1241  3901 -4885))
      (outline (path signal 120  3901 4885  3901 1241))
      (outline (path signal 120  3861 -1241  3861 -4897))
      (outline (path signal 120  3861 4897  3861 1241))
      (outline (path signal 120  3821 -1241  3821 -4907))
      (outline (path signal 120  3821 4907  3821 1241))
      (outline (path signal 120  3781 -1241  3781 -4918))
      (outline (path signal 120  3781 4918  3781 1241))
      (outline (path signal 120  3741 4928  3741 -4928))
      (outline (path signal 120  3701 4938  3701 -4938))
      (outline (path signal 120  3661 4947  3661 -4947))
      (outline (path signal 120  3621 4956  3621 -4956))
      (outline (path signal 120  3581 4965  3581 -4965))
      (outline (path signal 120  3541 4974  3541 -4974))
      (outline (path signal 120  3501 4982  3501 -4982))
      (outline (path signal 120  3461 4990  3461 -4990))
      (outline (path signal 120  3421 4997  3421 -4997))
      (outline (path signal 120  3381 5004  3381 -5004))
      (outline (path signal 120  3341 5011  3341 -5011))
      (outline (path signal 120  3301 5018  3301 -5018))
      (outline (path signal 120  3261 5024  3261 -5024))
      (outline (path signal 120  3221 5030  3221 -5030))
      (outline (path signal 120  3180 5035  3180 -5035))
      (outline (path signal 120  3140 5040  3140 -5040))
      (outline (path signal 120  3100 5045  3100 -5045))
      (outline (path signal 120  3060 5050  3060 -5050))
      (outline (path signal 120  3020 5054  3020 -5054))
      (outline (path signal 120  2980 5058  2980 -5058))
      (outline (path signal 120  2940 5062  2940 -5062))
      (outline (path signal 120  2900 5065  2900 -5065))
      (outline (path signal 120  2860 5068  2860 -5068))
      (outline (path signal 120  2820 5070  2820 -5070))
      (outline (path signal 120  2780 5073  2780 -5073))
      (outline (path signal 120  2740 5075  2740 -5075))
      (outline (path signal 120  2700 5077  2700 -5077))
      (outline (path signal 120  2660 5078  2660 -5078))
      (outline (path signal 120  2620 5079  2620 -5079))
      (outline (path signal 120  2580 5080  2580 -5080))
      (outline (path signal 120  2540 5080  2540 -5080))
      (outline (path signal 120  2500 5080  2500 -5080))
      (outline (path signal 100  -1288.86 2687.5  -1288.86 1687.5))
      (outline (path signal 100  -1788.86 2187.5  -788.861 2187.5))
      (outline (path signal 50  7750 0  7670.24 -911.653  7433.39 -1795.61  7046.63 -2625
            6521.73 -3374.64  5874.64 -4021.73  5125 -4546.63  4295.61 -4933.39
            3411.65 -5170.24  2500 -5250  1588.35 -5170.24  704.394 -4933.39
            -125 -4546.63  -874.635 -4021.73  -1521.73 -3374.64  -2046.63 -2625
            -2433.39 -1795.61  -2670.24 -911.653  -2750 0  -2670.24 911.653
            -2433.39 1795.61  -2046.63 2625  -1521.73 3374.64  -874.635 4021.73
            -125 4546.63  704.394 4933.39  1588.35 5170.24  2500 5250  3411.65 5170.24
            4295.61 4933.39  5125 4546.63  5874.64 4021.73  6521.73 3374.64
            7046.63 2625  7433.39 1795.61  7670.24 911.653  7750 0))
      (outline (path signal 120  7620 0  7542.22 -889.079  7311.23 -1751.14  6934.05 -2560
            6422.15 -3291.07  5791.07 -3922.15  5060 -4434.05  4251.14 -4811.23
            3389.08 -5042.22  2500 -5120  1610.92 -5042.22  748.857 -4811.23
            -60 -4434.05  -791.073 -3922.15  -1422.15 -3291.07  -1934.05 -2560
            -2311.23 -1751.14  -2542.22 -889.079  -2620 0  -2542.22 889.079
            -2311.23 1751.14  -1934.05 2560  -1422.15 3291.07  -791.073 3922.15
            -60 4434.05  748.857 4811.23  1610.92 5042.22  2500 5120  3389.08 5042.22
            4251.14 4811.23  5060 4434.05  5791.07 3922.15  6422.15 3291.07
            6934.05 2560  7311.23 1751.14  7542.22 889.079  7620 0))
      (outline (path signal 100  7500 0  7419.65 -892.784  7181.17 -1756.87  6792.24 -2564.5
            6265.36 -3289.69  5617.45 -3909.16  4869.34 -4402.98  4045.09 -4755.28
            3171.17 -4954.75  2275.68 -4994.97  1387.39 -4874.64  534.875 -4597.64
            -254.485 -4172.87  -955.313 -3613.97  -1545.09 -2938.93  -2004.84 -2169.42
            -2319.81 -1330.18  -2479.87 -448.197  -2479.87 448.197  -2319.81 1330.18
            -2004.84 2169.42  -1545.09 2938.93  -955.313 3613.97  -254.485 4172.87
            534.875 4597.64  1387.39 4874.64  2275.68 4994.97  3171.17 4954.75
            4045.09 4755.28  4869.34 4402.98  5617.45 3909.16  6265.36 3289.69
            6792.24 2564.5  7181.17 1756.87  7419.65 892.784  7500 0))
      (pin Round[A]Pad_2000_um 2 5000 0)
      (pin Rect[A]Pad_2000x2000_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm
      (outline (path signal 50  3550 1050  -1050 1050))
      (outline (path signal 50  3550 -1050  3550 1050))
      (outline (path signal 50  -1050 -1050  3550 -1050))
      (outline (path signal 50  -1050 1050  -1050 -1050))
      (outline (path signal 120  621 -920  1879 -920))
      (outline (path signal 120  621 920  1879 920))
      (outline (path signal 100  2750 800  -250 800))
      (outline (path signal 100  2750 -800  2750 800))
      (outline (path signal 100  -250 -800  2750 -800))
      (outline (path signal 100  -250 800  -250 -800))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image 1nofilterbooth:D24V90F5
      (outline (path signal 120  0 0  20300 0))
      (outline (path signal 120  0 0  0 -40600))
      (outline (path signal 120  0 -40600  20300 -40640))
      (outline (path signal 120  20300 -40640  20300 0))
      (pin Round[A]Pad_1524_um VOUT 19030 -20320)
      (pin Round[A]Pad_1524_um FB 19030 -17780)
      (pin Round[A]Pad_1524_um PG 19030 -15240)
      (pin Round[A]Pad_1524_um ENB 19030 -12700)
      (pin Round[A]Pad_1524_um GND 11430 -35520)
      (pin Round[A]Pad_1524_um GND@1 13970 -35520)
      (pin Round[A]Pad_1524_um VOUT@1 8890 -35520)
      (pin Round[A]Pad_1524_um (rotate 90) VOUT@2 6350 -35520)
      (pin Round[A]Pad_1524_um GND@2 13970 -5080)
      (pin Round[A]Pad_1524_um GND@3 11430 -5080)
      (pin Round[A]Pad_1524_um VIN 8890 -5080)
      (pin Round[A]Pad_1524_um VIN@1 6350 -5080)
    )
    (image "1nofilterbooth:MEGA2560PRO-EMBED"
      (outline (path signal 127  -27940 8128  -34798 8128))
      (outline (path signal 127  -27940 0  -27940 8128))
      (outline (path signal 127  -34798 0  -27940 0))
      (outline (path signal 127  -34798 8128  -34798 0))
      (outline (path signal 127  -15519.4 -9448.8  -15392.4 -9448.8))
      (outline (path signal 127  14732 -508  14478 -508))
      (outline (path signal 127  14732 -127  14732 -508))
      (outline (path signal 127  14351 -508  14732 -127))
      (outline (path signal 127  14478 -508  14351 -508))
      (outline (path signal 127  14605 -508  14478 -508))
      (outline (path signal 127  -34798 -20320  19202.4 -20320))
      (outline (path signal 127  -34798 -20320  -34798 -584.2))
      (outline (path signal 127  -34798 -584.2  -33299.4 -584.2))
      (outline (path signal 127  -33299.4 -584.2  -33299.4 8686.8))
      (outline (path signal 127  -34798 8686.8  -33299.4 8686.8))
      (outline (path signal 127  -34798 8686.8  -34798 17678.4))
      (outline (path signal 127  -34798 17678.4  19202.4 17678.4))
      (outline (path signal 127  19202.4 -20320  19202.4 17678.4))
      (pin Round[A]Pad_1676.4_um MOSI 17780 -3810)
      (pin Round[A]Pad_1676.4_um VCC 17780 -1270)
      (pin Round[A]Pad_1676.4_um MISO 15240 -1270)
      (pin Round[A]Pad_1676.4_um SCK 15240 -3810)
      (pin Round[A]Pad_1676.4_um GND@3 17780 -6350)
      (pin Round[A]Pad_1676.4_um RESET 15240 -6350)
      (pin Round[A]Pad_1676.4_um D53 15240 6350)
      (pin Round[A]Pad_1676.4_um D52 17780 6350)
      (pin Round[A]Pad_1676.4_um D50 17780 8890)
      (pin Round[A]Pad_1676.4_um D51 15240 8890)
      (pin Round[A]Pad_1676.4_um D49 15240 11430)
      (pin Round[A]Pad_1676.4_um D48 17780 11430)
      (pin Round[A]Pad_1676.4_um D47 17780 13970)
      (pin Round[A]Pad_1676.4_um D46 17780 16510)
      (pin Round[A]Pad_1676.4_um D45 15240 13970)
      (pin Round[A]Pad_1676.4_um D44 15240 16510)
      (pin Round[A]Pad_1676.4_um D43 12700 13970)
      (pin Round[A]Pad_1676.4_um D42 12700 16510)
      (pin Round[A]Pad_1676.4_um D41 10160 13970)
      (pin Round[A]Pad_1676.4_um D40 10160 16510)
      (pin Round[A]Pad_1676.4_um D39 7620 13970)
      (pin Round[A]Pad_1676.4_um D38 7620 16510)
      (pin Round[A]Pad_1676.4_um D37 5080 13970)
      (pin Round[A]Pad_1676.4_um D36 5080 16510)
      (pin Round[A]Pad_1676.4_um D35 2540 13970)
      (pin Round[A]Pad_1676.4_um D34 2540 16510)
      (pin Round[A]Pad_1676.4_um D33 0 13970)
      (pin Round[A]Pad_1676.4_um D32 0 16510)
      (pin Round[A]Pad_1676.4_um A15 -2540 13970)
      (pin Round[A]Pad_1676.4_um A14 -2540 16510)
      (pin Round[A]Pad_1676.4_um A13 -5080 13970)
      (pin Round[A]Pad_1676.4_um A12 -5080 16510)
      (pin Round[A]Pad_1676.4_um A11 -7620 13970)
      (pin Round[A]Pad_1676.4_um A10 -7620 16510)
      (pin Round[A]Pad_1676.4_um A9 -10160 13970)
      (pin Round[A]Pad_1676.4_um A8 -10160 16510)
      (pin Round[A]Pad_1676.4_um A7 -12700 13970)
      (pin Round[A]Pad_1676.4_um A6 -12700 16510)
      (pin Round[A]Pad_1676.4_um A4 -15240 16510)
      (pin Round[A]Pad_1676.4_um A5 -15240 13970)
      (pin Round[A]Pad_1676.4_um A3 -17780 13970)
      (pin Round[A]Pad_1676.4_um A2 -17780 16510)
      (pin Round[A]Pad_1676.4_um A0 -20320 16510)
      (pin Round[A]Pad_1676.4_um A1 -20320 13970)
      (pin Round[A]Pad_1676.4_um D22 7620 -16510)
      (pin Round[A]Pad_1676.4_um D24 10160 -16510)
      (pin Round[A]Pad_1676.4_um D26 12700 -16510)
      (pin Round[A]Pad_1676.4_um D28 15240 -16510)
      (pin Round[A]Pad_1676.4_um D30 17780 -16510)
      (pin Round[A]Pad_1676.4_um D31 17780 -19050)
      (pin Round[A]Pad_1676.4_um D29 15240 -19050)
      (pin Round[A]Pad_1676.4_um D27 12700 -19050)
      (pin Round[A]Pad_1676.4_um D25 10160 -19050)
      (pin Round[A]Pad_1676.4_um D23 7620 -19050)
      (pin Round[A]Pad_1676.4_um D20 5080 -16510)
      (pin Round[A]Pad_1676.4_um D18 2540 -16510)
      (pin Round[A]Pad_1676.4_um D16 0 -16510)
      (pin Round[A]Pad_1676.4_um D14 -2540 -16510)
      (pin Round[A]Pad_1676.4_um D12 -5080 -16510)
      (pin Round[A]Pad_1676.4_um D10 -7620 -16510)
      (pin Round[A]Pad_1676.4_um D8 -10160 -16510)
      (pin Round[A]Pad_1676.4_um D6 -12700 -16510)
      (pin Round[A]Pad_1676.4_um D4 -15240 -16510)
      (pin Round[A]Pad_1676.4_um D2 -17780 -16510)
      (pin Round[A]Pad_1676.4_um D21 5080 -19050)
      (pin Round[A]Pad_1676.4_um D19 2540 -19050)
      (pin Round[A]Pad_1676.4_um D17 0 -19050)
      (pin Round[A]Pad_1676.4_um D15 -2540 -19050)
      (pin Round[A]Pad_1676.4_um D13 -5080 -19050)
      (pin Round[A]Pad_1676.4_um D11 -7620 -19050)
      (pin Round[A]Pad_1676.4_um D9 -10160 -19050)
      (pin Round[A]Pad_1676.4_um D7 -12700 -19050)
      (pin Round[A]Pad_1676.4_um D5 -15240 -19050)
      (pin Round[A]Pad_1676.4_um D3 -17780 -19050)
      (pin Round[A]Pad_1676.4_um TX -20320 -19050)
      (pin Round[A]Pad_1676.4_um RX -20320 -16510)
      (pin Round[A]Pad_1676.4_um AREF -22860 -16510)
      (pin Round[A]Pad_1676.4_um RST -22860 -19050)
      (pin Round[A]Pad_1676.4_um 3V3 -25400 -19050)
      (pin Round[A]Pad_1676.4_um 3V3@1 -25400 -16510)
      (pin Round[A]Pad_1676.4_um 5V@2 -27940 -16510)
      (pin Round[A]Pad_1676.4_um 5V -27940 -19050)
      (pin Round[A]Pad_1676.4_um GND -30480 -19050)
      (pin Round[A]Pad_1676.4_um GND@1 -30480 -16510)
      (pin Round[A]Pad_1676.4_um VIN -33020 -19050)
      (pin Round[A]Pad_1676.4_um VIN@1 -33020 -16510)
    )
    (image 1nofilterbooth:CYTRON_MD10C
      (outline (path signal 120  0 0  75000 0))
      (outline (path signal 120  0 0  0 -43000))
      (outline (path signal 120  0 -43000  75000 -43000))
      (outline (path signal 120  75000 -43000  75000 0))
      (pin Round[A]Pad_3000_um B -10000 -30480)
      (pin Round[A]Pad_3000_um A -10000 -24765)
      (pin Round[A]Pad_3000_um GND -10000 -19050)
      (pin Round[A]Pad_3000_um +12V -10000 -13335)
      (pin Round[A]Pad_1600_um GND@1 85000 -19050)
      (pin Round[A]Pad_1600_um PWM 85000 -15875)
      (pin Round[A]Pad_1600_um DIR 85000 -12700)
      (keepout "" (circle F.Cu 3000 3000 -4000))
      (keepout "" (circle B.Cu 3000 3000 -4000))
      (keepout "" (circle F.Cu 3000 72000 -4000))
      (keepout "" (circle B.Cu 3000 72000 -4000))
      (keepout "" (circle F.Cu 3000 72000 -39000))
      (keepout "" (circle B.Cu 3000 72000 -39000))
      (keepout "" (circle F.Cu 3000 3000 -39000))
      (keepout "" (circle B.Cu 3000 3000 -39000))
    )
    (image Capacitor_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm::1
      (outline (path signal 100  -250 800  -250 -800))
      (outline (path signal 100  -250 -800  2750 -800))
      (outline (path signal 100  2750 -800  2750 800))
      (outline (path signal 100  2750 800  -250 800))
      (outline (path signal 120  621 920  1879 920))
      (outline (path signal 120  621 -920  1879 -920))
      (outline (path signal 50  -1050 1050  -1050 -1050))
      (outline (path signal 50  -1050 -1050  3550 -1050))
      (outline (path signal 50  3550 -1050  3550 1050))
      (outline (path signal 50  3550 1050  -1050 1050))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image "Package_TO_SOT_THT:TO-220-3_Vertical"
      (outline (path signal 50  7790 3400  -2710 3400))
      (outline (path signal 50  7790 -1510  7790 3400))
      (outline (path signal 50  -2710 -1510  7790 -1510))
      (outline (path signal 50  -2710 3400  -2710 -1510))
      (outline (path signal 120  4391 3270  4391 1760))
      (outline (path signal 120  690 3270  690 1760))
      (outline (path signal 120  -2580 1760  7660 1760))
      (outline (path signal 120  7660 3270  7660 -1371))
      (outline (path signal 120  -2580 3270  -2580 -1371))
      (outline (path signal 120  -2580 -1371  7660 -1371))
      (outline (path signal 120  -2580 3270  7660 3270))
      (outline (path signal 100  4390 3150  4390 1880))
      (outline (path signal 100  690 3150  690 1880))
      (outline (path signal 100  -2460 1880  7540 1880))
      (outline (path signal 100  7540 3150  -2460 3150))
      (outline (path signal 100  7540 -1250  7540 3150))
      (outline (path signal 100  -2460 -1250  7540 -1250))
      (outline (path signal 100  -2460 3150  -2460 -1250))
      (pin Oval[A]Pad_1905x2000_um 3 5080 0)
      (pin Oval[A]Pad_1905x2000_um 2 2540 0)
      (pin Rect[A]Pad_1905x2000_um 1 0 0)
    )
    (image "Connector_JST:JST_XH_S5B-XH-A_1x05_P2.50mm_Horizontal"
      (outline (path signal 100  0 -1200  625 -2200))
      (outline (path signal 100  -625 -2200  0 -1200))
      (outline (path signal 120  300 2100  0 1500))
      (outline (path signal 120  -300 2100  300 2100))
      (outline (path signal 120  0 1500  -300 2100))
      (outline (path signal 120  10250 -3200  9750 -3200))
      (outline (path signal 120  10250 -8700  10250 -3200))
      (outline (path signal 120  9750 -8700  10250 -8700))
      (outline (path signal 120  9750 -3200  9750 -8700))
      (outline (path signal 120  7750 -3200  7250 -3200))
      (outline (path signal 120  7750 -8700  7750 -3200))
      (outline (path signal 120  7250 -8700  7750 -8700))
      (outline (path signal 120  7250 -3200  7250 -8700))
      (outline (path signal 120  5250 -3200  4750 -3200))
      (outline (path signal 120  5250 -8700  5250 -3200))
      (outline (path signal 120  4750 -8700  5250 -8700))
      (outline (path signal 120  4750 -3200  4750 -8700))
      (outline (path signal 120  2750 -3200  2250 -3200))
      (outline (path signal 120  2750 -8700  2750 -3200))
      (outline (path signal 120  2250 -8700  2750 -8700))
      (outline (path signal 120  2250 -3200  2250 -8700))
      (outline (path signal 120  250 -3200  -250 -3200))
      (outline (path signal 120  250 -8700  250 -3200))
      (outline (path signal 120  -250 -8700  250 -8700))
      (outline (path signal 120  -250 -3200  -250 -8700))
      (outline (path signal 100  11250 -2200  5000 -2200))
      (outline (path signal 100  11250 2300  11250 -2200))
      (outline (path signal 100  12450 2300  11250 2300))
      (outline (path signal 100  12450 -9200  12450 2300))
      (outline (path signal 100  5000 -9200  12450 -9200))
      (outline (path signal 100  -1250 -2200  5000 -2200))
      (outline (path signal 100  -1250 2300  -1250 -2200))
      (outline (path signal 100  -2450 2300  -1250 2300))
      (outline (path signal 100  -2450 -9200  -2450 2300))
      (outline (path signal 100  5000 -9200  -2450 -9200))
      (outline (path signal 120  11140 -2090  5000 -2090))
      (outline (path signal 120  11140 2410  11140 -2090))
      (outline (path signal 120  12560 2410  11140 2410))
      (outline (path signal 120  12560 -9310  12560 2410))
      (outline (path signal 120  5000 -9310  12560 -9310))
      (outline (path signal 120  -1140 -2090  5000 -2090))
      (outline (path signal 120  -1140 2410  -1140 -2090))
      (outline (path signal 120  -2560 2410  -1140 2410))
      (outline (path signal 120  -2560 -9310  -2560 2410))
      (outline (path signal 120  5000 -9310  -2560 -9310))
      (outline (path signal 50  12950 2800  -2950 2800))
      (outline (path signal 50  12950 -9700  12950 2800))
      (outline (path signal 50  -2950 -9700  12950 -9700))
      (outline (path signal 50  -2950 2800  -2950 -9700))
      (pin Oval[A]Pad_1700x1950_um 5 10000 0)
      (pin Oval[A]Pad_1700x1950_um 4 7500 0)
      (pin Oval[A]Pad_1700x1950_um 3 5000 0)
      (pin Oval[A]Pad_1700x1950_um 2 2500 0)
      (pin RoundRect[A]Pad_1700x1950_250.951_um 1 0 0)
    )
    (image "Package_DIP:DIP-8_W7.62mm"
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -9150  8700 1550))
      (outline (path signal 50  -1100 -9150  8700 -9150))
      (outline (path signal 50  -1100 1550  -1100 -9150))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -8950  6460 1330))
      (outline (path signal 120  1160 -8950  6460 -8950))
      (outline (path signal 120  1160 1330  1160 -8950))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  6985 1270  6985 -8890))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 8 7620 0)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 5 7620 -7620)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image RF_Module:nRF24L01_Breakout
      (outline (path signal 50  27750 2250  27750 2250))
      (outline (path signal 50  27750 -13500  27750 2250))
      (outline (path signal 50  -1750 -13500  27750 -13500))
      (outline (path signal 50  -1750 2250  -1750 -13500))
      (outline (path signal 50  27750 2250  -1750 2250))
      (outline (path signal 120  -1270 1524  -1270 1524))
      (outline (path signal 120  -1270 -9144  -1270 1524))
      (outline (path signal 120  -1600 2100  -1600 2100))
      (outline (path signal 120  -1600 -13350  -1600 2100))
      (outline (path signal 120  27600 -13350  -1600 -13350))
      (outline (path signal 120  27600 2100  27600 -13350))
      (outline (path signal 120  -1600 2100  27600 2100))
      (outline (path signal 120  -1016 -1270  -1016 -1270))
      (outline (path signal 120  1270 -1270  -1016 -1270))
      (outline (path signal 120  1270 1016  1270 -1270))
      (outline (path signal 120  -1270 -9144  -1270 -9144))
      (outline (path signal 120  4064 -9144  -1270 -9144))
      (outline (path signal 120  4064 1524  4064 -9144))
      (outline (path signal 120  -1270 1524  4064 1524))
      (outline (path signal 100  -1270 1270  -1270 1270))
      (outline (path signal 100  -1270 -8890  -1270 1270))
      (outline (path signal 100  3810 -8890  -1270 -8890))
      (outline (path signal 100  3810 1270  3810 -8890))
      (outline (path signal 100  -1270 1270  3810 1270))
      (outline (path signal 100  -1500 2000  -1500 2000))
      (outline (path signal 100  -1500 -13250  -1500 2000))
      (outline (path signal 100  27500 -13250  -1500 -13250))
      (outline (path signal 100  27500 2000  27500 -13250))
      (outline (path signal 100  -1500 2000  27500 2000))
      (pin Round[A]Pad_1524_um 8 2540 -7620)
      (pin Round[A]Pad_1524_um 7 0 -7620)
      (pin Round[A]Pad_1524_um 6 2540 -5080)
      (pin Round[A]Pad_1524_um 5 0 -5080)
      (pin Round[A]Pad_1524_um 4 2540 -2540)
      (pin Round[A]Pad_1524_um 3 0 -2540)
      (pin Round[A]Pad_1524_um 2 2540 0)
      (pin Rect[A]Pad_1524x1524_um 1 0 0)
    )
    (image "Connector_AMASS:AMASS_XT60-F_1x02_P7.20mm_Vertical"
      (outline (path signal 50  -1600 4600  11850 4600))
      (outline (path signal 50  -4650 1850  -1600 4600))
      (outline (path signal 50  -4650 -1850  -4650 1850))
      (outline (path signal 50  -1600 -4600  -4650 -1850))
      (outline (path signal 50  11850 -4600  -1600 -4600))
      (outline (path signal 50  11850 4600  11850 -4600))
      (outline (path signal 120  11350 -4050  11350 4050))
      (outline (path signal 120  -1400 -4050  11350 -4050))
      (outline (path signal 120  -4150 -1550  -1400 -4050))
      (outline (path signal 120  -4150 1550  -4150 -1550))
      (outline (path signal 120  -1400 4050  -4150 1550))
      (outline (path signal 120  11350 4050  -1400 4050))
      (outline (path signal 120  -4250 -1550  -1400 -4150))
      (outline (path signal 120  -1400 4150  -4250 1600))
      (outline (path signal 120  11450 -4150  11450 4150))
      (outline (path signal 120  -1400 -4150  11450 -4150))
      (outline (path signal 120  -4250 1600  -4250 -1550))
      (outline (path signal 120  11450 4150  -1400 4150))
      (pin RoundRect[A]Pad_6000x6000_1505.71_um 1 0 0)
      (pin Round[A]Pad_6000_um 2 7200 0)
    )
    (padstack Round[A]Pad_1524_um
      (shape (circle F.Cu 1524))
      (shape (circle B.Cu 1524))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1676.4_um
      (shape (circle F.Cu 1676.4))
      (shape (circle B.Cu 1676.4))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Round[A]Pad_3000_um
      (shape (circle F.Cu 3000))
      (shape (circle B.Cu 3000))
      (attach off)
    )
    (padstack Round[A]Pad_6000_um
      (shape (circle F.Cu 6000))
      (shape (circle B.Cu 6000))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1950_um
      (shape (path F.Cu 1700  0 -125  0 125))
      (shape (path B.Cu 1700  0 -125  0 125))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x2000_um
      (shape (path F.Cu 1700  0 -150  0 150))
      (shape (path B.Cu 1700  0 -150  0 150))
      (attach off)
    )
    (padstack Oval[A]Pad_1905x2000_um
      (shape (path F.Cu 1905  0 -47.5  0 47.5))
      (shape (path B.Cu 1905  0 -47.5  0 47.5))
      (attach off)
    )
    (padstack RoundRect[A]Pad_6000x6000_1505.71_um
      (shape (polygon F.Cu 0  1761.46 2982.83  2014.98 2914.9  2252.85 2803.98  2467.85 2653.44
            2653.44 2467.85  2803.98 2252.85  2914.9 2014.98  2982.83 1761.46
            3005.71 1500  3005.71 -1500  2982.83 -1761.46  2914.9 -2014.98
            2803.98 -2252.85  2653.44 -2467.85  2467.85 -2653.44  2252.85 -2803.98
            2014.98 -2914.9  1761.46 -2982.83  1500 -3005.71  -1500 -3005.71
            -1761.46 -2982.83  -2014.98 -2914.9  -2252.85 -2803.98  -2467.85 -2653.44
            -2653.44 -2467.85  -2803.98 -2252.85  -2914.9 -2014.98  -2982.83 -1761.46
            -3005.71 -1500  -3005.71 1500  -2982.83 1761.46  -2914.9 2014.98
            -2803.98 2252.85  -2653.44 2467.85  -2467.85 2653.44  -2252.85 2803.98
            -2014.98 2914.9  -1761.46 2982.83  -1500 3005.71  1500 3005.71
            1761.46 2982.83))
      (shape (polygon B.Cu 0  1761.46 2982.83  2014.98 2914.9  2252.85 2803.98  2467.85 2653.44
            2653.44 2467.85  2803.98 2252.85  2914.9 2014.98  2982.83 1761.46
            3005.71 1500  3005.71 -1500  2982.83 -1761.46  2914.9 -2014.98
            2803.98 -2252.85  2653.44 -2467.85  2467.85 -2653.44  2252.85 -2803.98
            2014.98 -2914.9  1761.46 -2982.83  1500 -3005.71  -1500 -3005.71
            -1761.46 -2982.83  -2014.98 -2914.9  -2252.85 -2803.98  -2467.85 -2653.44
            -2653.44 -2467.85  -2803.98 -2252.85  -2914.9 -2014.98  -2982.83 -1761.46
            -3005.71 -1500  -3005.71 1500  -2982.83 1761.46  -2914.9 2014.98
            -2803.98 2252.85  -2653.44 2467.85  -2467.85 2653.44  -2252.85 2803.98
            -2014.98 2914.9  -1761.46 2982.83  -1500 3005.71  1500 3005.71
            1761.46 2982.83))
      (attach off)
    )
    (padstack RoundRect[A]Pad_1700x1950_250.951_um
      (shape (polygon F.Cu 0  643.577 972.138  685.83 960.817  725.475 942.33  761.308 917.24
            792.24 886.308  817.33 850.476  835.817 810.83  847.138 768.577
            850.951 725  850.951 -725  847.138 -768.577  835.817 -810.83
            817.33 -850.475  792.24 -886.308  761.308 -917.24  725.476 -942.33
            685.83 -960.817  643.577 -972.138  600 -975.951  -600 -975.951
            -643.577 -972.138  -685.83 -960.817  -725.475 -942.33  -761.308 -917.24
            -792.24 -886.308  -817.33 -850.476  -835.817 -810.83  -847.138 -768.577
            -850.951 -725  -850.951 725  -847.138 768.577  -835.817 810.83
            -817.33 850.475  -792.24 886.308  -761.308 917.24  -725.476 942.33
            -685.83 960.817  -643.577 972.138  -600 975.951  600 975.951
            643.577 972.138))
      (shape (polygon B.Cu 0  643.577 972.138  685.83 960.817  725.475 942.33  761.308 917.24
            792.24 886.308  817.33 850.476  835.817 810.83  847.138 768.577
            850.951 725  850.951 -725  847.138 -768.577  835.817 -810.83
            817.33 -850.475  792.24 -886.308  761.308 -917.24  725.476 -942.33
            685.83 -960.817  643.577 -972.138  600 -975.951  -600 -975.951
            -643.577 -972.138  -685.83 -960.817  -725.475 -942.33  -761.308 -917.24
            -792.24 -886.308  -817.33 -850.476  -835.817 -810.83  -847.138 -768.577
            -850.951 -725  -850.951 725  -847.138 768.577  -835.817 810.83
            -817.33 850.475  -792.24 886.308  -761.308 917.24  -725.476 942.33
            -685.83 960.817  -643.577 972.138  -600 975.951  600 975.951
            643.577 972.138))
      (attach off)
    )
    (padstack RoundRect[A]Pad_1700x2000_250.951_um
      (shape (polygon F.Cu 0  643.577 997.138  685.83 985.817  725.475 967.33  761.308 942.24
            792.24 911.308  817.33 875.476  835.817 835.83  847.138 793.577
            850.951 750  850.951 -750  847.138 -793.577  835.817 -835.83
            817.33 -875.475  792.24 -911.308  761.308 -942.24  725.476 -967.33
            685.83 -985.817  643.577 -997.138  600 -1000.95  -600 -1000.95
            -643.577 -997.138  -685.83 -985.817  -725.475 -967.33  -761.308 -942.24
            -792.24 -911.308  -817.33 -875.476  -835.817 -835.83  -847.138 -793.577
            -850.951 -750  -850.951 750  -847.138 793.577  -835.817 835.83
            -817.33 875.475  -792.24 911.308  -761.308 942.24  -725.476 967.33
            -685.83 985.817  -643.577 997.138  -600 1000.95  600 1000.95
            643.577 997.138))
      (shape (polygon B.Cu 0  643.577 997.138  685.83 985.817  725.475 967.33  761.308 942.24
            792.24 911.308  817.33 875.476  835.817 835.83  847.138 793.577
            850.951 750  850.951 -750  847.138 -793.577  835.817 -835.83
            817.33 -875.475  792.24 -911.308  761.308 -942.24  725.476 -967.33
            685.83 -985.817  643.577 -997.138  600 -1000.95  -600 -1000.95
            -643.577 -997.138  -685.83 -985.817  -725.475 -967.33  -761.308 -942.24
            -792.24 -911.308  -817.33 -875.476  -835.817 -835.83  -847.138 -793.577
            -850.951 -750  -850.951 750  -847.138 793.577  -835.817 835.83
            -817.33 875.475  -792.24 911.308  -761.308 942.24  -725.476 967.33
            -685.83 985.817  -643.577 997.138  -600 1000.95  600 1000.95
            643.577 997.138))
      (attach off)
    )
    (padstack Rect[A]Pad_2000x2000_um
      (shape (rect F.Cu -1000 -1000 1000 1000))
      (shape (rect B.Cu -1000 -1000 1000 1000))
      (attach off)
    )
    (padstack Rect[A]Pad_1524x1524_um
      (shape (rect F.Cu -762 -762 762 762))
      (shape (rect B.Cu -762 -762 762 762))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack Rect[A]Pad_1905x2000_um
      (shape (rect F.Cu -952.5 -1000 952.5 1000))
      (shape (rect B.Cu -952.5 -1000 952.5 1000))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net GND
      (pins URTC1-GND U_RADIO_LORA1-GND DRV_EXIT1-7 DRV_EXIT1-12 DRV_EXIT1-11 DRV_EXIT1-1
        CONN_TEMP1-1 CONN_SW_UP1-2 CONN_SW_ROT2-1 CONN_SW_ROT1-1 CONN_SW_MIDDLE1-2
        CONN_SW_BOTTOM1-2 CONN_SERVO_ARM1-1 CONN_LGHT_PROCESS1-1 C_LORA1-2 C_SERVO_ARM1-2
        C_RTC1-2 C_MEGA_PAPER1-2 C_CAMERA_5V1-2 C_LIGHT_PROCESS1-2 C_STEP1-2 U_STEP_DOWN_5V1-GND
        U_STEP_DOWN_5V1-GND@1 U_STEP_DOWN_5V1-GND@2 U_STEP_DOWN_5V1-GND@3 MEGA_PAPER1-GND
        MEGA_PAPER1-GND@1 MEGA_CAMERA1-GND MEGA_CAMERA1-GND@1 DRV_ROT1-7 DRV_ROT1-12
        DRV_ROT1-11 DRV_ROT1-1 DRV_DC1-GND DRV_DC1-GND@1 C_SEGMENT1-2 C_ROT1-2 C_LUXSENSOR1-2
        C_COIN1-2 C_MATRIX1-2 Q_START1-3 CONN_START1-3 CONN_SEGMENT1-4 CONN_MATRIX1-5
        CONN_LUXSENSOR1-4 CONN_COIN1-4 CONN_CEILING1-3 C_START1-2 C_RADIO1-2 C_CEILING1-2
        C_ATTINY1-2 R_BATT2-2 CONN_BATT1-1 U_MARQUEE1-4 U_RADIO1-1 Q_FLASH1-3 Q_AUX1-3
        CONN_MARQUEE_WS2811-1 C_FLASH1-2 C_MARQUEE1-2 C_AUX1-2 C_DRV_SCISSOR1-2 C_DRV_SHUTTER1-2
        DRV_SHUTTER1-7 DRV_SHUTTER1-12 DRV_SHUTTER1-11 DRV_SHUTTER1-1 DRV_SCISSOR1-7
        DRV_SCISSOR1-12 DRV_SCISSOR1-11 DRV_SCISSOR1-1 DRV_PAPER1-7 DRV_PAPER1-12
        DRV_PAPER1-11 DRV_PAPER1-1 CONN_SW_SHUTTER1-2 CONN_SW_SCISSOR1-2 CONN_SW_PAP4-1
        CONN_SW_PAP3-1 CONN_SW_PAP2-1 CONN_SW_PAP1-1 CONN_POWER_IN1-2 C_DRV_PAPER1-2)
    )
    (net +12V
      (pins DRV_EXIT1-8 C_MEGA_PAPER1-1 C_CAMERA_5V1-1 C_STEP1-1 U_STEP_DOWN_5V1-VIN
        U_STEP_DOWN_5V1-VIN@1 MEGA_PAPER1-VIN MEGA_PAPER1-VIN@1 MEGA_CAMERA1-VIN MEGA_CAMERA1-VIN@1
        DRV_ROT1-8 DRV_DC1-+12V C_ROT1-1 C_COIN1-1 CONN_START1-1 CONN_COIN1-1 C_START1-1
        CONN_MARQUEE_WS2811-3 CONN_FLASH1-1 CONN_AUX1-1 C_FLASH1-1 C_MARQUEE1-1 C_AUX1-1
        C_DRV_SCISSOR1-1 C_DRV_SHUTTER1-1 DRV_SHUTTER1-8 DRV_SCISSOR1-8 DRV_PAPER1-8
        CONN_POWER_IN1-1 C_DRV_PAPER1-1)
    )
    (net "Net-(CONN_STEP_PAPER1-Pad4)"
      (pins DRV_PAPER1-6 CONN_STEP_PAPER1-4)
    )
    (net "Net-(CONN_STEP_PAPER1-Pad3)"
      (pins DRV_PAPER1-5 CONN_STEP_PAPER1-3)
    )
    (net "Net-(CONN_STEP_PAPER1-Pad2)"
      (pins DRV_PAPER1-4 CONN_STEP_PAPER1-2)
    )
    (net "Net-(CONN_STEP_PAPER1-Pad1)"
      (pins DRV_PAPER1-3 CONN_STEP_PAPER1-1)
    )
    (net "Net-(CONN_STEP_SCISSOR1-Pad4)"
      (pins DRV_SCISSOR1-6 CONN_STEP_SCISSOR1-4)
    )
    (net "Net-(CONN_STEP_SCISSOR1-Pad3)"
      (pins DRV_SCISSOR1-5 CONN_STEP_SCISSOR1-3)
    )
    (net "Net-(CONN_STEP_SCISSOR1-Pad2)"
      (pins DRV_SCISSOR1-4 CONN_STEP_SCISSOR1-2)
    )
    (net "Net-(CONN_STEP_SCISSOR1-Pad1)"
      (pins DRV_SCISSOR1-3 CONN_STEP_SCISSOR1-1)
    )
    (net "Net-(CONN_STEP_SHUTTER1-Pad4)"
      (pins DRV_SHUTTER1-6 CONN_STEP_SHUTTER1-4)
    )
    (net "Net-(CONN_STEP_SHUTTER1-Pad3)"
      (pins DRV_SHUTTER1-5 CONN_STEP_SHUTTER1-3)
    )
    (net "Net-(CONN_STEP_SHUTTER1-Pad2)"
      (pins DRV_SHUTTER1-4 CONN_STEP_SHUTTER1-2)
    )
    (net "Net-(CONN_STEP_SHUTTER1-Pad1)"
      (pins DRV_SHUTTER1-3 CONN_STEP_SHUTTER1-1)
    )
    (net +5V
      (pins U_RADIO_LORA1-VCC R_TXD_LORA1-2 R_SW_UP1-1 R_SW_ROT2-1 R_SW_ROT1-1 R_SW_MIDDLE1-1
        R_SW_BOTTOM1-1 R_RXD_LORA1-2 DRV_EXIT1-14 DRV_EXIT1-13 CONN_TEMP1-3 CONN_SW_ROT2-3
        CONN_SW_ROT1-3 CONN_SERVO_ARM1-3 CONN_LGHT_PROCESS1-3 C_LORA1-1 C_SERVO_ARM1-1
        C_LIGHT_PROCESS1-1 DRV_ROT1-14 DRV_ROT1-13 C_SEGMENT1-1 C_LUXSENSOR1-1 C_MATRIX1-1
        R_SW_START1-1 CONN_SEGMENT1-1 CONN_MATRIX1-1 CONN_LUXSENSOR1-1 CONN_CEILING1-1
        C_CEILING1-1 R_SW_SHUTTER1-1 R_SW_SCISSOR1-1 R_SW_PAPER4-1 R_SW_PAPER3-1 R_SW_PAPER2-1
        R_SW_PAPER1-1 DRV_SHUTTER1-14 DRV_SHUTTER1-13 DRV_SCISSOR1-14 DRV_SCISSOR1-13
        DRV_PAPER1-14 DRV_PAPER1-13 CONN_SW_PAP4-3 CONN_SW_PAP3-3 CONN_SW_PAP2-3 CONN_SW_PAP1-3)
    )
    (net PAPER_SWITCH1_PIN
      (pins MEGA_CAMERA1-D46 LED_SW_PAPER1-1 CONN_SW_PAP1-2)
    )
    (net PAPER_SWITCH2_PIN
      (pins MEGA_CAMERA1-D47 LED_SW_PAPER2-1 CONN_SW_PAP2-2)
    )
    (net PAPER_SWITCH3_PIN
      (pins MEGA_CAMERA1-D48 LED_SW_PAPER3-1 CONN_SW_PAP3-2)
    )
    (net PAPER_SWITCH4_PIN
      (pins MEGA_CAMERA1-D49 LED_SW_PAPER4-1 CONN_SW_PAP4-2)
    )
    (net SCISSOR_ENDSTOP_PIN
      (pins MEGA_CAMERA1-D45 LED_SW_SCISSOR1-1 CONN_SW_SCISSOR1-1)
    )
    (net SHUTTER_ENDSTOP_PIN
      (pins MEGA_CAMERA1-D44 LED_SW_SHUTTER1-1 CONN_SW_SHUTTER1-1)
    )
    (net PAPER_PIN_DIR
      (pins MEGA_CAMERA1-D35 DRV_PAPER1-16)
    )
    (net PAPER_PIN_STP
      (pins MEGA_CAMERA1-D34 DRV_PAPER1-15)
    )
    (net PAPER_M0
      (pins MEGA_CAMERA1-D33 DRV_PAPER1-10)
    )
    (net PAPER_PIN_ENABLE
      (pins MEGA_CAMERA1-D32 DRV_PAPER1-9)
    )
    (net SCISSOR_PIN_DIR
      (pins MEGA_CAMERA1-D39 DRV_SCISSOR1-16)
    )
    (net SCISSOR_PIN_STP
      (pins MEGA_CAMERA1-D38 DRV_SCISSOR1-15)
    )
    (net SCISSOR_M0
      (pins MEGA_CAMERA1-D41 DRV_SCISSOR1-10)
    )
    (net SCISSOR_PIN_ENABLE
      (pins MEGA_CAMERA1-D40 DRV_SCISSOR1-9)
    )
    (net SHUTTER_PIN_DIR
      (pins MEGA_CAMERA1-D43 DRV_SHUTTER1-16)
    )
    (net SHUTTER_PIN_STP
      (pins MEGA_CAMERA1-D42 DRV_SHUTTER1-15)
    )
    (net SHUTTER_M0
      (pins MEGA_CAMERA1-D37 DRV_SHUTTER1-10)
    )
    (net SHUTTER_PIN_ENABLE
      (pins MEGA_CAMERA1-D36 DRV_SHUTTER1-9)
    )
    (net "Net-(LED_SW_PAPER1-Pad2)"
      (pins R_SW_PAPER1-2 LED_SW_PAPER1-2)
    )
    (net "Net-(LED_SW_PAPER2-Pad2)"
      (pins R_SW_PAPER2-2 LED_SW_PAPER2-2)
    )
    (net "Net-(LED_SW_PAPER3-Pad2)"
      (pins R_SW_PAPER3-2 LED_SW_PAPER3-2)
    )
    (net "Net-(LED_SW_PAPER4-Pad2)"
      (pins R_SW_PAPER4-2 LED_SW_PAPER4-2)
    )
    (net "Net-(LED_SW_SCISSOR1-Pad2)"
      (pins R_SW_SCISSOR1-2 LED_SW_SCISSOR1-2)
    )
    (net "Net-(LED_SW_SHUTTER1-Pad2)"
      (pins R_SW_SHUTTER1-2 LED_SW_SHUTTER1-2)
    )
    (net /Camera/ENABLE_5V
      (pins U_STEP_DOWN_5V1-ENB MEGA_CAMERA1-D29)
    )
    (net "Net-(MEGA_PAPER1-Pad3V3)"
      (pins MEGA_PAPER1-3V3 MEGA_PAPER1-3V3@1)
    )
    (net "Net-(U_STEP_DOWN_5V1-PadVOUT)"
      (pins U_STEP_DOWN_5V1-VOUT U_STEP_DOWN_5V1-VOUT@1 U_STEP_DOWN_5V1-VOUT@2)
    )
    (net "Net-(CONN_AUX1-Pad2)"
      (pins Q_AUX1-2 CONN_AUX1-2)
    )
    (net "Net-(CONN_FLASH1-Pad2)"
      (pins Q_FLASH1-2 CONN_FLASH1-2)
    )
    (net ENABLE_MARQUEE
      (pins MEGA_CAMERA1-D9 U_MARQUEE1-2)
    )
    (net "Net-(Q_AUX1-Pad1)"
      (pins R_FLASH2-1 Q_AUX1-1)
    )
    (net "Net-(Q_FLASH1-Pad1)"
      (pins R_FLASH1-1 Q_FLASH1-1)
    )
    (net "Net-(CONN_BATT1-Pad2)"
      (pins R_BATT1-1 CONN_BATT1-2)
    )
    (net "Net-(CONN_MARQUEE_WS2811-Pad2)"
      (pins R_MARQUEE1-2 CONN_MARQUEE_WS2811-2)
    )
    (net BATT_PROBE
      (pins MEGA_CAMERA1-A15 R_BATT2-1 R_BATT1-2)
    )
    (net 5V_CAMERA
      (pins MEGA_CAMERA1-5V C_ATTINY1-1 U_MARQUEE1-8)
    )
    (net "Net-(R_MARQUEE1-Pad1)"
      (pins U_MARQUEE1-6 R_MARQUEE1-1)
    )
    (net RADIO_SCK
      (pins MEGA_CAMERA1-D52 U_RADIO1-5)
    )
    (net RADIO_MISO
      (pins MEGA_CAMERA1-D50 U_RADIO1-7)
    )
    (net RADIO_MOSI
      (pins MEGA_CAMERA1-D51 U_RADIO1-6)
    )
    (net /Camera/ORDER_INTERRUPT_PIN
      (pins MEGA_PAPER1-D2 MEGA_CAMERA1-D23)
    )
    (net SDA_PIN
      (pins URTC1-SDA MEGA_CAMERA1-D20 CONN_LUXSENSOR1-2)
    )
    (net /Paper/SERIAL_RX2
      (pins MEGA_PAPER1-D15 MEGA_CAMERA1-D16)
    )
    (net LED_START_BTN_PIN
      (pins MEGA_CAMERA1-D18 R_START1-2)
    )
    (net LED_MATRIX_SDI_PIN
      (pins MEGA_CAMERA1-D12 CONN_MATRIX1-2)
    )
    (net LED_MATRIX_SCL_PIN
      (pins MEGA_CAMERA1-D10 CONN_MATRIX1-4)
    )
    (net RADIO_CSN
      (pins MEGA_CAMERA1-D8 U_RADIO1-4)
    )
    (net ENABLE_COIN_PIN
      (pins MEGA_CAMERA1-D4 CONN_COIN1-3)
    )
    (net RADIO_INTERRUPT
      (pins MEGA_CAMERA1-D2 U_RADIO1-8)
    )
    (net SCL_PIN
      (pins URTC1-SCL MEGA_CAMERA1-D21 CONN_LUXSENSOR1-3)
    )
    (net /Camera/SERIAL_RX2
      (pins MEGA_PAPER1-D14 MEGA_CAMERA1-D17)
    )
    (net START_BTN_PIN
      (pins MEGA_CAMERA1-D19 LED_SW_START1-1 CONN_START1-2)
    )
    (net LED_MATRIX_CS_PIN
      (pins MEGA_CAMERA1-D11 CONN_MATRIX1-3)
    )
    (net RADIO_CE
      (pins MEGA_CAMERA1-D7 U_RADIO1-3)
    )
    (net COIN_PIN
      (pins MEGA_CAMERA1-D3 CONN_COIN1-2)
    )
    (net 3V3_CAMERA
      (pins URTC1-3V3 C_RTC1-1 MEGA_CAMERA1-3V3 MEGA_CAMERA1-3V3@1 C_RADIO1-1 U_RADIO1-2)
    )
    (net "Net-(CONN_START1-Pad4)"
      (pins Q_START1-2 CONN_START1-4)
    )
    (net "Net-(LED_SW_START1-Pad2)"
      (pins R_SW_START1-2 LED_SW_START1-2)
    )
    (net "Net-(Q_START1-Pad1)"
      (pins R_START1-1 Q_START1-1)
    )
    (net "Net-(CONN_STEP_EXIT1-Pad4)"
      (pins DRV_EXIT1-6 CONN_STEP_EXIT1-4)
    )
    (net "Net-(CONN_STEP_EXIT1-Pad3)"
      (pins DRV_EXIT1-5 CONN_STEP_EXIT1-3)
    )
    (net "Net-(CONN_STEP_EXIT1-Pad2)"
      (pins DRV_EXIT1-4 CONN_STEP_EXIT1-2)
    )
    (net "Net-(CONN_STEP_EXIT1-Pad1)"
      (pins DRV_EXIT1-3 CONN_STEP_EXIT1-1)
    )
    (net "Net-(CONN_STEP_ROT1-Pad4)"
      (pins DRV_ROT1-6 CONN_STEP_ROT1-4)
    )
    (net "Net-(CONN_STEP_ROT1-Pad3)"
      (pins DRV_ROT1-5 CONN_STEP_ROT1-3)
    )
    (net "Net-(CONN_STEP_ROT1-Pad2)"
      (pins DRV_ROT1-4 CONN_STEP_ROT1-2)
    )
    (net "Net-(CONN_STEP_ROT1-Pad1)"
      (pins DRV_ROT1-3 CONN_STEP_ROT1-1)
    )
    (net CEILING_PIXEL_PIN
      (pins MEGA_CAMERA1-D13 CONN_CEILING1-2)
    )
    (net LIGHT_PROCESS_PIN
      (pins CONN_LGHT_PROCESS1-2 MEGA_PAPER1-D44)
    )
    (net COIN_SEGMENT_DIO_PIN
      (pins MEGA_CAMERA1-D5 CONN_SEGMENT1-3)
    )
    (net COIN_SEGMENT_CLK_PIN
      (pins MEGA_CAMERA1-D6 CONN_SEGMENT1-2)
    )
    (net SERVO_ARM
      (pins CONN_SERVO_ARM1-2 MEGA_PAPER1-D45)
    )
    (net SPIDER_UPDOWN_PIN_ENDSTOP_BOTTOM
      (pins LED_SW_BOTTOM1-1 CONN_SW_BOTTOM1-1 MEGA_PAPER1-D36)
    )
    (net SPIDER_UPDOWN_PIN_ENDSTOP_MIDDLE
      (pins LED_SW_MIDDLE1-1 CONN_SW_MIDDLE1-1 MEGA_PAPER1-D35)
    )
    (net SPIDER_ROTATE_ENDSTOP1_PIN
      (pins LED_SW_ROT1-1 CONN_SW_ROT1-2 MEGA_PAPER1-D32)
    )
    (net SPIDER_ROTATE_ENDSTOP2_PIN
      (pins LED_SW_ROT2-1 CONN_SW_ROT2-2 MEGA_PAPER1-D33)
    )
    (net SPIDER_UPDOWN_PIN_ENDSTOP_UP
      (pins LED_SW_UP1-1 CONN_SW_UP1-1 MEGA_PAPER1-D34)
    )
    (net TEMP_PIN
      (pins CONN_TEMP1-2 MEGA_PAPER1-D46 MEGA_PAPER1-D37)
    )
    (net SPIDER_UPDOWN_PIN_PWM
      (pins MEGA_PAPER1-D4 DRV_DC1-PWM)
    )
    (net SPIDER_UPDOWN_PIN_DIR
      (pins MEGA_PAPER1-D5 DRV_DC1-DIR)
    )
    (net SPIDER_EXIT_PIN_DIR
      (pins DRV_EXIT1-16 MEGA_PAPER1-D12)
    )
    (net SPIDER_EXIT_PIN_STP
      (pins DRV_EXIT1-15 MEGA_PAPER1-D13)
    )
    (net EXIT_M0
      (pins DRV_EXIT1-10 MEGA_PAPER1-D10)
    )
    (net SPIDER_EXIT_PIN_ENABLE
      (pins DRV_EXIT1-9 MEGA_PAPER1-D11)
    )
    (net SPIDER_ROTATE_PIN_DIR
      (pins MEGA_PAPER1-D8 DRV_ROT1-16)
    )
    (net SPIDER_ROTATE_PIN_STP
      (pins MEGA_PAPER1-D9 DRV_ROT1-15)
    )
    (net ROT_M0
      (pins MEGA_PAPER1-D6 DRV_ROT1-10)
    )
    (net SPIDER_ROTATE_PIN_ENABLE
      (pins MEGA_PAPER1-D7 DRV_ROT1-9)
    )
    (net "Net-(LED_SW_BOTTOM1-Pad2)"
      (pins R_SW_BOTTOM1-2 LED_SW_BOTTOM1-2)
    )
    (net "Net-(LED_SW_MIDDLE1-Pad2)"
      (pins R_SW_MIDDLE1-2 LED_SW_MIDDLE1-2)
    )
    (net "Net-(LED_SW_ROT1-Pad2)"
      (pins R_SW_ROT1-2 LED_SW_ROT1-2)
    )
    (net "Net-(LED_SW_ROT2-Pad2)"
      (pins R_SW_ROT2-2 LED_SW_ROT2-2)
    )
    (net "Net-(LED_SW_UP1-Pad2)"
      (pins R_SW_UP1-2 LED_SW_UP1-2)
    )
    (net LORA_M0
      (pins U_RADIO_LORA1-M0 MEGA_CAMERA1-D22)
    )
    (net LORA_AUX
      (pins U_RADIO_LORA1-AUX MEGA_CAMERA1-D24)
    )
    (net AUX_PIN
      (pins MEGA_CAMERA1-D26 R_FLASH2-2)
    )
    (net FLASH_PIN
      (pins MEGA_CAMERA1-D27 R_FLASH1-2)
    )
    (net LORA_M1
      (pins U_RADIO_LORA1-M1 MEGA_CAMERA1-D25)
    )
    (net LORA_RXD
      (pins U_RADIO_LORA1-RXD R_RXD_LORA1-1 MEGA_CAMERA1-D14)
    )
    (net LORA_TXD
      (pins U_RADIO_LORA1-TXD R_TXD_LORA1-1 MEGA_CAMERA1-D15)
    )
    (net "Net-(CONN_DC1-Pad2)"
      (pins CONN_DC1-2 DRV_DC1-A)
    )
    (net "Net-(CONN_DC1-Pad1)"
      (pins CONN_DC1-1 DRV_DC1-B)
    )
    (class kicad_default "" +12V +5V /Camera/ENABLE_5V /Camera/ORDER_INTERRUPT_PIN
      /Camera/SERIAL_RX2 /Paper/SERIAL_RX2 3V3_CAMERA 5V_CAMERA AUX_PIN BATT_PROBE
      CEILING_PIXEL_PIN COIN_PIN COIN_SEGMENT_CLK_PIN COIN_SEGMENT_DIO_PIN
      ENABLE_COIN_PIN ENABLE_MARQUEE EXIT_M0 FLASH_PIN GND LED_MATRIX_CS_PIN
      LED_MATRIX_SCL_PIN LED_MATRIX_SDI_PIN LED_START_BTN_PIN LIGHT_PROCESS_PIN
      LORA_AUX LORA_M0 LORA_M1 LORA_RXD LORA_TXD "Net-(CONN_AUX1-Pad2)" "Net-(CONN_BATT1-Pad2)"
      "Net-(CONN_DC1-Pad1)" "Net-(CONN_DC1-Pad2)" "Net-(CONN_FLASH1-Pad2)"
      "Net-(CONN_MARQUEE_WS2811-Pad2)" "Net-(CONN_START1-Pad4)" "Net-(CONN_STEP_EXIT1-Pad1)"
      "Net-(CONN_STEP_EXIT1-Pad2)" "Net-(CONN_STEP_EXIT1-Pad3)" "Net-(CONN_STEP_EXIT1-Pad4)"
      "Net-(CONN_STEP_PAPER1-Pad1)" "Net-(CONN_STEP_PAPER1-Pad2)" "Net-(CONN_STEP_PAPER1-Pad3)"
      "Net-(CONN_STEP_PAPER1-Pad4)" "Net-(CONN_STEP_ROT1-Pad1)" "Net-(CONN_STEP_ROT1-Pad2)"
      "Net-(CONN_STEP_ROT1-Pad3)" "Net-(CONN_STEP_ROT1-Pad4)" "Net-(CONN_STEP_SCISSOR1-Pad1)"
      "Net-(CONN_STEP_SCISSOR1-Pad2)" "Net-(CONN_STEP_SCISSOR1-Pad3)" "Net-(CONN_STEP_SCISSOR1-Pad4)"
      "Net-(CONN_STEP_SHUTTER1-Pad1)" "Net-(CONN_STEP_SHUTTER1-Pad2)" "Net-(CONN_STEP_SHUTTER1-Pad3)"
      "Net-(CONN_STEP_SHUTTER1-Pad4)" "Net-(DRV_DC1-PadA)" "Net-(DRV_DC1-PadB)"
      "Net-(DRV_EXIT1-Pad2)" "Net-(DRV_PAPER1-Pad2)" "Net-(DRV_ROT1-Pad2)"
      "Net-(DRV_SCISSOR1-Pad2)" "Net-(DRV_SHUTTER1-Pad2)" "Net-(LED_SW_BOTTOM1-Pad2)"
      "Net-(LED_SW_MIDDLE1-Pad2)" "Net-(LED_SW_PAPER1-Pad2)" "Net-(LED_SW_PAPER2-Pad2)"
      "Net-(LED_SW_PAPER3-Pad2)" "Net-(LED_SW_PAPER4-Pad2)" "Net-(LED_SW_ROT1-Pad2)"
      "Net-(LED_SW_ROT2-Pad2)" "Net-(LED_SW_SCISSOR1-Pad2)" "Net-(LED_SW_SHUTTER1-Pad2)"
      "Net-(LED_SW_START1-Pad2)" "Net-(LED_SW_UP1-Pad2)" "Net-(MEGA_CAMERA1-PadA0)"
      "Net-(MEGA_CAMERA1-PadA1)" "Net-(MEGA_CAMERA1-PadA10)" "Net-(MEGA_CAMERA1-PadA11)"
      "Net-(MEGA_CAMERA1-PadA12)" "Net-(MEGA_CAMERA1-PadA13)" "Net-(MEGA_CAMERA1-PadA14)"
      "Net-(MEGA_CAMERA1-PadA2)" "Net-(MEGA_CAMERA1-PadA3)" "Net-(MEGA_CAMERA1-PadA4)"
      "Net-(MEGA_CAMERA1-PadA5)" "Net-(MEGA_CAMERA1-PadA6)" "Net-(MEGA_CAMERA1-PadA7)"
      "Net-(MEGA_CAMERA1-PadA8)" "Net-(MEGA_CAMERA1-PadA9)" "Net-(MEGA_CAMERA1-PadAREF)"
      "Net-(MEGA_CAMERA1-PadD28)" "Net-(MEGA_CAMERA1-PadD30)" "Net-(MEGA_CAMERA1-PadD31)"
      "Net-(MEGA_CAMERA1-PadD53)" "Net-(MEGA_CAMERA1-PadMISO)" "Net-(MEGA_CAMERA1-PadMOSI)"
      "Net-(MEGA_CAMERA1-PadRESET)" "Net-(MEGA_CAMERA1-PadRST)" "Net-(MEGA_CAMERA1-PadRX)"
      "Net-(MEGA_CAMERA1-PadSCK)" "Net-(MEGA_CAMERA1-PadTX)" "Net-(MEGA_CAMERA1-PadVCC)"
      "Net-(MEGA_PAPER1-Pad3V3)" "Net-(MEGA_PAPER1-Pad5V)" "Net-(MEGA_PAPER1-PadA0)"
      "Net-(MEGA_PAPER1-PadA1)" "Net-(MEGA_PAPER1-PadA10)" "Net-(MEGA_PAPER1-PadA11)"
      "Net-(MEGA_PAPER1-PadA12)" "Net-(MEGA_PAPER1-PadA13)" "Net-(MEGA_PAPER1-PadA14)"
      "Net-(MEGA_PAPER1-PadA15)" "Net-(MEGA_PAPER1-PadA2)" "Net-(MEGA_PAPER1-PadA3)"
      "Net-(MEGA_PAPER1-PadA4)" "Net-(MEGA_PAPER1-PadA5)" "Net-(MEGA_PAPER1-PadA6)"
      "Net-(MEGA_PAPER1-PadA7)" "Net-(MEGA_PAPER1-PadA8)" "Net-(MEGA_PAPER1-PadA9)"
      "Net-(MEGA_PAPER1-PadAREF)" "Net-(MEGA_PAPER1-PadD16)" "Net-(MEGA_PAPER1-PadD17)"
      "Net-(MEGA_PAPER1-PadD18)" "Net-(MEGA_PAPER1-PadD19)" "Net-(MEGA_PAPER1-PadD20)"
      "Net-(MEGA_PAPER1-PadD21)" "Net-(MEGA_PAPER1-PadD22)" "Net-(MEGA_PAPER1-PadD23)"
      "Net-(MEGA_PAPER1-PadD24)" "Net-(MEGA_PAPER1-PadD25)" "Net-(MEGA_PAPER1-PadD26)"
      "Net-(MEGA_PAPER1-PadD27)" "Net-(MEGA_PAPER1-PadD28)" "Net-(MEGA_PAPER1-PadD29)"
      "Net-(MEGA_PAPER1-PadD3)" "Net-(MEGA_PAPER1-PadD30)" "Net-(MEGA_PAPER1-PadD31)"
      "Net-(MEGA_PAPER1-PadD38)" "Net-(MEGA_PAPER1-PadD39)" "Net-(MEGA_PAPER1-PadD40)"
      "Net-(MEGA_PAPER1-PadD41)" "Net-(MEGA_PAPER1-PadD42)" "Net-(MEGA_PAPER1-PadD43)"
      "Net-(MEGA_PAPER1-PadD47)" "Net-(MEGA_PAPER1-PadD48)" "Net-(MEGA_PAPER1-PadD49)"
      "Net-(MEGA_PAPER1-PadD50)" "Net-(MEGA_PAPER1-PadD51)" "Net-(MEGA_PAPER1-PadD52)"
      "Net-(MEGA_PAPER1-PadD53)" "Net-(MEGA_PAPER1-PadMISO)" "Net-(MEGA_PAPER1-PadMOSI)"
      "Net-(MEGA_PAPER1-PadRESET)" "Net-(MEGA_PAPER1-PadRST)" "Net-(MEGA_PAPER1-PadRX)"
      "Net-(MEGA_PAPER1-PadSCK)" "Net-(MEGA_PAPER1-PadTX)" "Net-(MEGA_PAPER1-PadVCC)"
      "Net-(Q_AUX1-Pad1)" "Net-(Q_FLASH1-Pad1)" "Net-(Q_START1-Pad1)" "Net-(R_MARQUEE1-Pad1)"
      "Net-(URTC1-PadND)" "Net-(U_MARQUEE1-Pad1)" "Net-(U_MARQUEE1-Pad3)"
      "Net-(U_MARQUEE1-Pad5)" "Net-(U_MARQUEE1-Pad7)" "Net-(U_STEP_DOWN_5V1-PadFB)"
      "Net-(U_STEP_DOWN_5V1-PadPG)" "Net-(U_STEP_DOWN_5V1-PadVOUT)" PAPER_M0
      PAPER_PIN_DIR PAPER_PIN_ENABLE PAPER_PIN_STP PAPER_SWITCH1_PIN PAPER_SWITCH2_PIN
      PAPER_SWITCH3_PIN PAPER_SWITCH4_PIN RADIO_CE RADIO_CSN RADIO_INTERRUPT
      RADIO_MISO RADIO_MOSI RADIO_SCK ROT_M0 SCISSOR_ENDSTOP_PIN SCISSOR_M0
      SCISSOR_PIN_DIR SCISSOR_PIN_ENABLE SCISSOR_PIN_STP SCL_PIN SDA_PIN SERVO_ARM
      SHUTTER_ENDSTOP_PIN SHUTTER_M0 SHUTTER_PIN_DIR SHUTTER_PIN_ENABLE SHUTTER_PIN_STP
      SPIDER_EXIT_PIN_DIR SPIDER_EXIT_PIN_ENABLE SPIDER_EXIT_PIN_STP SPIDER_ROTATE_ENDSTOP1_PIN
      SPIDER_ROTATE_ENDSTOP2_PIN SPIDER_ROTATE_PIN_DIR SPIDER_ROTATE_PIN_ENABLE
      SPIDER_ROTATE_PIN_STP SPIDER_UPDOWN_PIN_DIR SPIDER_UPDOWN_PIN_ENDSTOP_BOTTOM
      SPIDER_UPDOWN_PIN_ENDSTOP_MIDDLE SPIDER_UPDOWN_PIN_ENDSTOP_UP SPIDER_UPDOWN_PIN_PWM
      START_BTN_PIN TEMP_PIN
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class 2mm
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 2000)
        (clearance 400.1)
      )
    )
  )
  (wiring
  )
)
