Classic Timing Analyzer report for PQP
Fri May 17 18:11:40 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                     ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                               ; To                                                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 16.051 ns                        ; ControlUnit:ControlUnit|state.BleCompare~DUPLICATE ; MuxMemToRegOut[0]                                  ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 66.76 MHz ( period = 14.980 ns ) ; ControlUnit:ControlUnit|nextstate.SllOp_2993       ; ControlUnit:ControlUnit|state.SllOp                ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; ControlUnit:ControlUnit|state.SraOp                ; ControlUnit:ControlUnit|nextstate.SraWriteReg_3057 ; clock      ; clock    ; 496          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                    ;                                                    ;            ;          ; 496          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                  ; To                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 66.76 MHz ( period = 14.980 ns )                    ; ControlUnit:ControlUnit|nextstate.SllOp_2993          ; ControlUnit:ControlUnit|state.SllOp                   ; clock      ; clock    ; None                        ; None                      ; 0.618 ns                ;
; N/A                                     ; 67.20 MHz ( period = 14.880 ns )                    ; ControlUnit:ControlUnit|nextstate.Jump_2181           ; ControlUnit:ControlUnit|state.Jump                    ; clock      ; clock    ; None                        ; None                      ; 0.833 ns                ;
; N/A                                     ; 68.05 MHz ( period = 14.696 ns )                    ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_3155   ; ControlUnit:ControlUnit|state.SllvWriteReg            ; clock      ; clock    ; None                        ; None                      ; 0.512 ns                ;
; N/A                                     ; 68.24 MHz ( period = 14.654 ns )                    ; ControlUnit:ControlUnit|nextstate.SravWriteReg_2895   ; ControlUnit:ControlUnit|state.SravWriteReg            ; clock      ; clock    ; None                        ; None                      ; 0.508 ns                ;
; N/A                                     ; 68.73 MHz ( period = 14.550 ns )                    ; ControlUnit:ControlUnit|nextstate.SrlOp_2829          ; ControlUnit:ControlUnit|state.SrlOp                   ; clock      ; clock    ; None                        ; None                      ; 0.612 ns                ;
; N/A                                     ; 69.55 MHz ( period = 14.378 ns )                    ; ControlUnit:ControlUnit|nextstate.SrlWriteReg_2797    ; ControlUnit:ControlUnit|state.SrlWriteReg             ; clock      ; clock    ; None                        ; None                      ; 0.525 ns                ;
; N/A                                     ; 69.84 MHz ( period = 14.318 ns )                    ; ControlUnit:ControlUnit|nextstate.BneCompare_2571     ; ControlUnit:ControlUnit|state.BneCompare              ; clock      ; clock    ; None                        ; None                      ; 0.521 ns                ;
; N/A                                     ; 69.94 MHz ( period = 14.298 ns )                    ; ControlUnit:ControlUnit|nextstate.BleCompare_2443     ; ControlUnit:ControlUnit|state.BleCompare~DUPLICATE    ; clock      ; clock    ; None                        ; None                      ; 0.526 ns                ;
; N/A                                     ; 69.94 MHz ( period = 14.298 ns )                    ; ControlUnit:ControlUnit|nextstate.BleCompare_2443     ; ControlUnit:ControlUnit|state.BleCompare              ; clock      ; clock    ; None                        ; None                      ; 0.526 ns                ;
; N/A                                     ; 69.96 MHz ( period = 14.294 ns )                    ; ControlUnit:ControlUnit|nextstate.BeqCompare_2635     ; ControlUnit:ControlUnit|state.BeqCompare              ; clock      ; clock    ; None                        ; None                      ; 0.520 ns                ;
; N/A                                     ; 70.00 MHz ( period = 14.286 ns )                    ; ControlUnit:ControlUnit|nextstate.BgtCompare_2507     ; ControlUnit:ControlUnit|state.BgtCompare              ; clock      ; clock    ; None                        ; None                      ; 0.521 ns                ;
; N/A                                     ; 70.02 MHz ( period = 14.282 ns )                    ; ControlUnit:ControlUnit|nextstate.SllWriteReg_3221    ; ControlUnit:ControlUnit|state.SllWriteReg             ; clock      ; clock    ; None                        ; None                      ; 0.516 ns                ;
; N/A                                     ; 70.03 MHz ( period = 14.280 ns )                    ; ControlUnit:ControlUnit|nextstate.Start_3747          ; ControlUnit:ControlUnit|state.Start                   ; clock      ; clock    ; None                        ; None                      ; 0.518 ns                ;
; N/A                                     ; 70.99 MHz ( period = 14.086 ns )                    ; ControlUnit:ControlUnit|nextstate.Decode_3683         ; ControlUnit:ControlUnit|state.Decode                  ; clock      ; clock    ; None                        ; None                      ; 0.544 ns                ;
; N/A                                     ; 71.05 MHz ( period = 14.074 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteJal_2117       ; ControlUnit:ControlUnit|state.WriteJal                ; clock      ; clock    ; None                        ; None                      ; 0.540 ns                ;
; N/A                                     ; 71.45 MHz ( period = 13.996 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3521 ; ControlUnit:ControlUnit|state.WriteInRegAddi          ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 71.47 MHz ( period = 13.992 ns )                    ; ControlUnit:ControlUnit|nextstate.OverflowExc_2731    ; ControlUnit:ControlUnit|state.OverflowExc             ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 72.44 MHz ( period = 13.804 ns )                    ; ControlUnit:ControlUnit|nextstate.LGet2_2085          ; ControlUnit:ControlUnit|state.LGet2                   ; clock      ; clock    ; None                        ; None                      ; 0.622 ns                ;
; N/A                                     ; 72.93 MHz ( period = 13.712 ns )                    ; ControlUnit:ControlUnit|nextstate.Slt_2765            ; ControlUnit:ControlUnit|state.Slt                     ; clock      ; clock    ; None                        ; None                      ; 0.625 ns                ;
; N/A                                     ; 73.34 MHz ( period = 13.636 ns )                    ; ControlUnit:ControlUnit|nextstate.SravOp_2927         ; ControlUnit:ControlUnit|state.SravOp                  ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 73.38 MHz ( period = 13.628 ns )                    ; ControlUnit:ControlUnit|nextstate.SraOp_3089          ; ControlUnit:ControlUnit|state.SraOp                   ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 73.38 MHz ( period = 13.628 ns )                    ; ControlUnit:ControlUnit|nextstate.SllvOp_3025         ; ControlUnit:ControlUnit|state.SllvOp                  ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 73.40 MHz ( period = 13.624 ns )                    ; ControlUnit:ControlUnit|nextstate.SraWriteReg_3057    ; ControlUnit:ControlUnit|state.SraWriteReg             ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 73.54 MHz ( period = 13.598 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_3489   ; ControlUnit:ControlUnit|state.WaitMemRead2            ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 73.56 MHz ( period = 13.594 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead_3715    ; ControlUnit:ControlUnit|state.WaitMemRead             ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 73.59 MHz ( period = 13.588 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInPC_3355      ; ControlUnit:ControlUnit|state.WriteInPC               ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 73.66 MHz ( period = 13.576 ns )                    ; ControlUnit:ControlUnit|nextstate.Wait_3585           ; ControlUnit:ControlUnit|state.Wait                    ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 73.75 MHz ( period = 13.560 ns )                    ; ControlUnit:ControlUnit|nextstate.LGet_2379           ; ControlUnit:ControlUnit|state.LGet                    ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 73.75 MHz ( period = 13.560 ns )                    ; ControlUnit:ControlUnit|nextstate.Lui2_2213           ; ControlUnit:ControlUnit|state.Lui2                    ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 73.76 MHz ( period = 13.558 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInReg_3617     ; ControlUnit:ControlUnit|state.WriteInReg              ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 74.24 MHz ( period = 13.470 ns )                    ; ControlUnit:ControlUnit|nextstate.LSaveh_2313         ; ControlUnit:ControlUnit|state.LSaveh                  ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 74.26 MHz ( period = 13.466 ns )                    ; ControlUnit:ControlUnit|nextstate.LSaveb_2279         ; ControlUnit:ControlUnit|state.LSaveb                  ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 74.67 MHz ( period = 13.392 ns )                    ; ControlUnit:ControlUnit|nextstate.LSave_2347          ; ControlUnit:ControlUnit|state.LSave                   ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 74.74 MHz ( period = 13.380 ns )                    ; ControlUnit:ControlUnit|nextstate.Bne_2603            ; ControlUnit:ControlUnit|state.Bne                     ; clock      ; clock    ; None                        ; None                      ; 0.629 ns                ;
; N/A                                     ; 75.01 MHz ( period = 13.332 ns )                    ; ControlUnit:ControlUnit|nextstate.Sub_3423            ; ControlUnit:ControlUnit|state.Sub                     ; clock      ; clock    ; None                        ; None                      ; 0.630 ns                ;
; N/A                                     ; 75.15 MHz ( period = 13.306 ns )                    ; ControlUnit:ControlUnit|nextstate.Break_3389          ; ControlUnit:ControlUnit|state.Break                   ; clock      ; clock    ; None                        ; None                      ; 0.621 ns                ;
; N/A                                     ; 75.19 MHz ( period = 13.300 ns )                    ; ControlUnit:ControlUnit|nextstate.Sra_3123            ; ControlUnit:ControlUnit|state.Sra                     ; clock      ; clock    ; None                        ; None                      ; 0.617 ns                ;
; N/A                                     ; 75.64 MHz ( period = 13.220 ns )                    ; ControlUnit:ControlUnit|nextstate.Jal_2149            ; ControlUnit:ControlUnit|state.Jal                     ; clock      ; clock    ; None                        ; None                      ; 0.624 ns                ;
; N/A                                     ; 75.84 MHz ( period = 13.186 ns )                    ; ControlUnit:ControlUnit|nextstate.Beq_2667            ; ControlUnit:ControlUnit|state.Beq                     ; clock      ; clock    ; None                        ; None                      ; 0.531 ns                ;
; N/A                                     ; 75.90 MHz ( period = 13.176 ns )                    ; ControlUnit:ControlUnit|nextstate.Lw_2411             ; ControlUnit:ControlUnit|state.Lw                      ; clock      ; clock    ; None                        ; None                      ; 0.524 ns                ;
; N/A                                     ; 75.92 MHz ( period = 13.172 ns )                    ; ControlUnit:ControlUnit|state.BleCompare~DUPLICATE    ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3521 ; clock      ; clock    ; None                        ; None                      ; 9.861 ns                ;
; N/A                                     ; 76.09 MHz ( period = 13.142 ns )                    ; ControlUnit:ControlUnit|state.BleCompare~DUPLICATE    ; ControlUnit:ControlUnit|nextstate.OverflowExc_2731    ; clock      ; clock    ; None                        ; None                      ; 9.852 ns                ;
; N/A                                     ; 76.12 MHz ( period = 13.138 ns )                    ; ControlUnit:ControlUnit|nextstate.And_3457            ; ControlUnit:ControlUnit|state.And                     ; clock      ; clock    ; None                        ; None                      ; 0.535 ns                ;
; N/A                                     ; 76.24 MHz ( period = 13.116 ns )                    ; ControlUnit:ControlUnit|nextstate.Add_3651            ; ControlUnit:ControlUnit|state.Add                     ; clock      ; clock    ; None                        ; None                      ; 0.527 ns                ;
; N/A                                     ; 76.50 MHz ( period = 13.072 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3521 ; clock      ; clock    ; None                        ; None                      ; 9.831 ns                ;
; N/A                                     ; 76.68 MHz ( period = 13.042 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; ControlUnit:ControlUnit|nextstate.OverflowExc_2731    ; clock      ; clock    ; None                        ; None                      ; 9.822 ns                ;
; N/A                                     ; 76.85 MHz ( period = 13.012 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3521 ; clock      ; clock    ; None                        ; None                      ; 9.805 ns                ;
; N/A                                     ; 77.03 MHz ( period = 12.982 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; ControlUnit:ControlUnit|nextstate.OverflowExc_2731    ; clock      ; clock    ; None                        ; None                      ; 9.796 ns                ;
; N/A                                     ; 77.82 MHz ( period = 12.850 ns )                    ; ControlUnit:ControlUnit|state.BleCompare~DUPLICATE    ; Registrador:PC|Saida[30]                              ; clock      ; clock    ; None                        ; None                      ; 12.660 ns               ;
; N/A                                     ; 78.03 MHz ( period = 12.815 ns )                    ; ControlUnit:ControlUnit|state.BleCompare~DUPLICATE    ; Registrador:PC|Saida[29]                              ; clock      ; clock    ; None                        ; None                      ; 12.624 ns               ;
; N/A                                     ; 78.13 MHz ( period = 12.800 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[30]                              ; clock      ; clock    ; None                        ; None                      ; 12.630 ns               ;
; N/A                                     ; 78.17 MHz ( period = 12.792 ns )                    ; ControlUnit:ControlUnit|state.BleCompare~DUPLICATE    ; Registrador:PC|Saida[9]                               ; clock      ; clock    ; None                        ; None                      ; 12.586 ns               ;
; N/A                                     ; 78.31 MHz ( period = 12.770 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[30]                              ; clock      ; clock    ; None                        ; None                      ; 12.604 ns               ;
; N/A                                     ; 78.33 MHz ( period = 12.767 ns )                    ; ControlUnit:ControlUnit|state.BleCompare~DUPLICATE    ; Registrador:PC|Saida[19]                              ; clock      ; clock    ; None                        ; None                      ; 12.561 ns               ;
; N/A                                     ; 78.34 MHz ( period = 12.765 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[29]                              ; clock      ; clock    ; None                        ; None                      ; 12.594 ns               ;
; N/A                                     ; 78.37 MHz ( period = 12.760 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3521 ; clock      ; clock    ; None                        ; None                      ; 9.679 ns                ;
; N/A                                     ; 78.48 MHz ( period = 12.742 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[9]                               ; clock      ; clock    ; None                        ; None                      ; 12.556 ns               ;
; N/A                                     ; 78.51 MHz ( period = 12.738 ns )                    ; ControlUnit:ControlUnit|state.BleCompare~DUPLICATE    ; Registrador:PC|Saida[15]                              ; clock      ; clock    ; None                        ; None                      ; 12.524 ns               ;
; N/A                                     ; 78.52 MHz ( period = 12.735 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[29]                              ; clock      ; clock    ; None                        ; None                      ; 12.568 ns               ;
; N/A                                     ; 78.55 MHz ( period = 12.730 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; ControlUnit:ControlUnit|nextstate.OverflowExc_2731    ; clock      ; clock    ; None                        ; None                      ; 9.670 ns                ;
; N/A                                     ; 78.60 MHz ( period = 12.722 ns )                    ; ControlUnit:ControlUnit|nextstate.Lui_2245            ; ControlUnit:ControlUnit|state.Lui                     ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 78.63 MHz ( period = 12.717 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[19]                              ; clock      ; clock    ; None                        ; None                      ; 12.531 ns               ;
; N/A                                     ; 78.67 MHz ( period = 12.712 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[9]                               ; clock      ; clock    ; None                        ; None                      ; 12.530 ns               ;
; N/A                                     ; 78.81 MHz ( period = 12.688 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[15]                              ; clock      ; clock    ; None                        ; None                      ; 12.494 ns               ;
; N/A                                     ; 78.82 MHz ( period = 12.687 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[19]                              ; clock      ; clock    ; None                        ; None                      ; 12.505 ns               ;
; N/A                                     ; 78.85 MHz ( period = 12.682 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3521 ; clock      ; clock    ; None                        ; None                      ; 9.640 ns                ;
; N/A                                     ; 78.99 MHz ( period = 12.660 ns )                    ; ControlUnit:ControlUnit|state.BleCompare~DUPLICATE    ; Registrador:PC|Saida[3]                               ; clock      ; clock    ; None                        ; None                      ; 12.476 ns               ;
; N/A                                     ; 79.00 MHz ( period = 12.658 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[15]                              ; clock      ; clock    ; None                        ; None                      ; 12.468 ns               ;
; N/A                                     ; 79.04 MHz ( period = 12.652 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; ControlUnit:ControlUnit|nextstate.OverflowExc_2731    ; clock      ; clock    ; None                        ; None                      ; 9.631 ns                ;
; N/A                                     ; 79.09 MHz ( period = 12.644 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[30]                              ; clock      ; clock    ; None                        ; None                      ; 12.478 ns               ;
; N/A                                     ; 79.14 MHz ( period = 12.636 ns )                    ; ControlUnit:ControlUnit|state.BleCompare~DUPLICATE    ; Registrador:PC|Saida[10]                              ; clock      ; clock    ; None                        ; None                      ; 12.432 ns               ;
; N/A                                     ; 79.16 MHz ( period = 12.633 ns )                    ; ControlUnit:ControlUnit|state.BleCompare~DUPLICATE    ; Registrador:PC|Saida[20]                              ; clock      ; clock    ; None                        ; None                      ; 12.429 ns               ;
; N/A                                     ; 79.16 MHz ( period = 12.633 ns )                    ; ControlUnit:ControlUnit|state.BleCompare~DUPLICATE    ; Registrador:PC|Saida[21]                              ; clock      ; clock    ; None                        ; None                      ; 12.429 ns               ;
; N/A                                     ; 79.19 MHz ( period = 12.628 ns )                    ; ControlUnit:ControlUnit|state.BleCompare~DUPLICATE    ; Registrador:PC|Saida[2]                               ; clock      ; clock    ; None                        ; None                      ; 12.426 ns               ;
; N/A                                     ; 79.19 MHz ( period = 12.628 ns )                    ; ControlUnit:ControlUnit|state.BleCompare~DUPLICATE    ; Registrador:PC|Saida[25]                              ; clock      ; clock    ; None                        ; None                      ; 12.426 ns               ;
; N/A                                     ; 79.19 MHz ( period = 12.628 ns )                    ; ControlUnit:ControlUnit|state.BleCompare~DUPLICATE    ; Registrador:PC|Saida[24]                              ; clock      ; clock    ; None                        ; None                      ; 12.426 ns               ;
; N/A                                     ; 79.20 MHz ( period = 12.626 ns )                    ; ControlUnit:ControlUnit|state.BleCompare~DUPLICATE    ; Registrador:PC|Saida[26]                              ; clock      ; clock    ; None                        ; None                      ; 12.422 ns               ;
; N/A                                     ; 79.24 MHz ( period = 12.620 ns )                    ; ControlUnit:ControlUnit|state.BleCompare~DUPLICATE    ; Registrador:PC|Saida[22]                              ; clock      ; clock    ; None                        ; None                      ; 12.417 ns               ;
; N/A                                     ; 79.24 MHz ( period = 12.620 ns )                    ; ControlUnit:ControlUnit|state.BleCompare~DUPLICATE    ; Registrador:PC|Saida[23]                              ; clock      ; clock    ; None                        ; None                      ; 12.417 ns               ;
; N/A                                     ; 79.30 MHz ( period = 12.610 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[3]                               ; clock      ; clock    ; None                        ; None                      ; 12.446 ns               ;
; N/A                                     ; 79.31 MHz ( period = 12.609 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[29]                              ; clock      ; clock    ; None                        ; None                      ; 12.442 ns               ;
; N/A                                     ; 79.31 MHz ( period = 12.608 ns )                    ; ControlUnit:ControlUnit|state.BleCompare~DUPLICATE    ; Registrador:PC|Saida[12]                              ; clock      ; clock    ; None                        ; None                      ; 12.407 ns               ;
; N/A                                     ; 79.33 MHz ( period = 12.606 ns )                    ; ControlUnit:ControlUnit|state.BleCompare~DUPLICATE    ; Registrador:PC|Saida[6]                               ; clock      ; clock    ; None                        ; None                      ; 12.391 ns               ;
; N/A                                     ; 79.33 MHz ( period = 12.606 ns )                    ; ControlUnit:ControlUnit|state.BleCompare~DUPLICATE    ; Registrador:PC|Saida[7]                               ; clock      ; clock    ; None                        ; None                      ; 12.391 ns               ;
; N/A                                     ; 79.33 MHz ( period = 12.605 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[30]                              ; clock      ; clock    ; None                        ; None                      ; 12.439 ns               ;
; N/A                                     ; 79.39 MHz ( period = 12.596 ns )                    ; ControlUnit:ControlUnit|state.BleCompare~DUPLICATE    ; Registrador:PC|Saida[8]                               ; clock      ; clock    ; None                        ; None                      ; 12.394 ns               ;
; N/A                                     ; 79.45 MHz ( period = 12.586 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[10]                              ; clock      ; clock    ; None                        ; None                      ; 12.402 ns               ;
; N/A                                     ; 79.45 MHz ( period = 12.586 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[9]                               ; clock      ; clock    ; None                        ; None                      ; 12.404 ns               ;
; N/A                                     ; 79.47 MHz ( period = 12.583 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[20]                              ; clock      ; clock    ; None                        ; None                      ; 12.399 ns               ;
; N/A                                     ; 79.47 MHz ( period = 12.583 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[21]                              ; clock      ; clock    ; None                        ; None                      ; 12.399 ns               ;
; N/A                                     ; 79.49 MHz ( period = 12.580 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[3]                               ; clock      ; clock    ; None                        ; None                      ; 12.420 ns               ;
; N/A                                     ; 79.50 MHz ( period = 12.578 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[2]                               ; clock      ; clock    ; None                        ; None                      ; 12.396 ns               ;
; N/A                                     ; 79.50 MHz ( period = 12.578 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[25]                              ; clock      ; clock    ; None                        ; None                      ; 12.396 ns               ;
; N/A                                     ; 79.50 MHz ( period = 12.578 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[24]                              ; clock      ; clock    ; None                        ; None                      ; 12.396 ns               ;
; N/A                                     ; 79.52 MHz ( period = 12.576 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[26]                              ; clock      ; clock    ; None                        ; None                      ; 12.392 ns               ;
; N/A                                     ; 79.53 MHz ( period = 12.574 ns )                    ; ControlUnit:ControlUnit|state.BleCompare~DUPLICATE    ; Registrador:PC|Saida[31]                              ; clock      ; clock    ; None                        ; None                      ; 12.362 ns               ;
; N/A                                     ; 79.53 MHz ( period = 12.574 ns )                    ; ControlUnit:ControlUnit|state.BleCompare~DUPLICATE    ; Registrador:PC|Saida[17]                              ; clock      ; clock    ; None                        ; None                      ; 12.362 ns               ;
; N/A                                     ; 79.54 MHz ( period = 12.572 ns )                    ; ControlUnit:ControlUnit|state.BleCompare~DUPLICATE    ; Registrador:PC|Saida[14]                              ; clock      ; clock    ; None                        ; None                      ; 12.360 ns               ;
; N/A                                     ; 79.55 MHz ( period = 12.570 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[29]                              ; clock      ; clock    ; None                        ; None                      ; 12.403 ns               ;
; N/A                                     ; 79.55 MHz ( period = 12.570 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[22]                              ; clock      ; clock    ; None                        ; None                      ; 12.387 ns               ;
; N/A                                     ; 79.55 MHz ( period = 12.570 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[23]                              ; clock      ; clock    ; None                        ; None                      ; 12.387 ns               ;
; N/A                                     ; 79.57 MHz ( period = 12.568 ns )                    ; ControlUnit:ControlUnit|state.BleCompare~DUPLICATE    ; Registrador:PC|Saida[11]                              ; clock      ; clock    ; None                        ; None                      ; 12.364 ns               ;
; N/A                                     ; 79.59 MHz ( period = 12.564 ns )                    ; ControlUnit:ControlUnit|state.BleCompare~DUPLICATE    ; Registrador:PC|Saida[18]                              ; clock      ; clock    ; None                        ; None                      ; 12.352 ns               ;
; N/A                                     ; 79.59 MHz ( period = 12.564 ns )                    ; ControlUnit:ControlUnit|state.BleCompare~DUPLICATE    ; Registrador:PC|Saida[16]                              ; clock      ; clock    ; None                        ; None                      ; 12.352 ns               ;
; N/A                                     ; 79.61 MHz ( period = 12.561 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[19]                              ; clock      ; clock    ; None                        ; None                      ; 12.379 ns               ;
; N/A                                     ; 79.63 MHz ( period = 12.558 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[12]                              ; clock      ; clock    ; None                        ; None                      ; 12.377 ns               ;
; N/A                                     ; 79.64 MHz ( period = 12.556 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[6]                               ; clock      ; clock    ; None                        ; None                      ; 12.361 ns               ;
; N/A                                     ; 79.64 MHz ( period = 12.556 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[7]                               ; clock      ; clock    ; None                        ; None                      ; 12.361 ns               ;
; N/A                                     ; 79.64 MHz ( period = 12.556 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[10]                              ; clock      ; clock    ; None                        ; None                      ; 12.376 ns               ;
; N/A                                     ; 79.66 MHz ( period = 12.554 ns )                    ; ControlUnit:ControlUnit|state.BleCompare~DUPLICATE    ; Registrador:PC|Saida[28]                              ; clock      ; clock    ; None                        ; None                      ; 12.349 ns               ;
; N/A                                     ; 79.66 MHz ( period = 12.553 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[20]                              ; clock      ; clock    ; None                        ; None                      ; 12.373 ns               ;
; N/A                                     ; 79.66 MHz ( period = 12.553 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[21]                              ; clock      ; clock    ; None                        ; None                      ; 12.373 ns               ;
; N/A                                     ; 79.69 MHz ( period = 12.548 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[2]                               ; clock      ; clock    ; None                        ; None                      ; 12.370 ns               ;
; N/A                                     ; 79.69 MHz ( period = 12.548 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[25]                              ; clock      ; clock    ; None                        ; None                      ; 12.370 ns               ;
; N/A                                     ; 79.69 MHz ( period = 12.548 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[24]                              ; clock      ; clock    ; None                        ; None                      ; 12.370 ns               ;
; N/A                                     ; 79.70 MHz ( period = 12.547 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[9]                               ; clock      ; clock    ; None                        ; None                      ; 12.365 ns               ;
; N/A                                     ; 79.71 MHz ( period = 12.546 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[26]                              ; clock      ; clock    ; None                        ; None                      ; 12.366 ns               ;
; N/A                                     ; 79.71 MHz ( period = 12.546 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[8]                               ; clock      ; clock    ; None                        ; None                      ; 12.364 ns               ;
; N/A                                     ; 79.73 MHz ( period = 12.543 ns )                    ; ControlUnit:ControlUnit|state.BleCompare~DUPLICATE    ; Registrador:PC|Saida[13]                              ; clock      ; clock    ; None                        ; None                      ; 12.348 ns               ;
; N/A                                     ; 79.74 MHz ( period = 12.540 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[22]                              ; clock      ; clock    ; None                        ; None                      ; 12.361 ns               ;
; N/A                                     ; 79.74 MHz ( period = 12.540 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[23]                              ; clock      ; clock    ; None                        ; None                      ; 12.361 ns               ;
; N/A                                     ; 79.80 MHz ( period = 12.532 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[15]                              ; clock      ; clock    ; None                        ; None                      ; 12.342 ns               ;
; N/A                                     ; 79.82 MHz ( period = 12.528 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[12]                              ; clock      ; clock    ; None                        ; None                      ; 12.351 ns               ;
; N/A                                     ; 79.83 MHz ( period = 12.526 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[6]                               ; clock      ; clock    ; None                        ; None                      ; 12.335 ns               ;
; N/A                                     ; 79.83 MHz ( period = 12.526 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[7]                               ; clock      ; clock    ; None                        ; None                      ; 12.335 ns               ;
; N/A                                     ; 79.85 MHz ( period = 12.524 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[31]                              ; clock      ; clock    ; None                        ; None                      ; 12.332 ns               ;
; N/A                                     ; 79.85 MHz ( period = 12.524 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[17]                              ; clock      ; clock    ; None                        ; None                      ; 12.332 ns               ;
; N/A                                     ; 79.86 MHz ( period = 12.522 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[19]                              ; clock      ; clock    ; None                        ; None                      ; 12.340 ns               ;
; N/A                                     ; 79.86 MHz ( period = 12.522 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[14]                              ; clock      ; clock    ; None                        ; None                      ; 12.330 ns               ;
; N/A                                     ; 79.88 MHz ( period = 12.518 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[11]                              ; clock      ; clock    ; None                        ; None                      ; 12.334 ns               ;
; N/A                                     ; 79.90 MHz ( period = 12.516 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[8]                               ; clock      ; clock    ; None                        ; None                      ; 12.338 ns               ;
; N/A                                     ; 79.91 MHz ( period = 12.514 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[18]                              ; clock      ; clock    ; None                        ; None                      ; 12.322 ns               ;
; N/A                                     ; 79.91 MHz ( period = 12.514 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[16]                              ; clock      ; clock    ; None                        ; None                      ; 12.322 ns               ;
; N/A                                     ; 79.95 MHz ( period = 12.508 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[30]                              ; clock      ; clock    ; None                        ; None                      ; 12.345 ns               ;
; N/A                                     ; 79.97 MHz ( period = 12.504 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[28]                              ; clock      ; clock    ; None                        ; None                      ; 12.319 ns               ;
; N/A                                     ; 80.03 MHz ( period = 12.495 ns )                    ; ControlUnit:ControlUnit|state.BleCompare~DUPLICATE    ; Registrador:PC|Saida[4]                               ; clock      ; clock    ; None                        ; None                      ; 12.285 ns               ;
; N/A                                     ; 80.03 MHz ( period = 12.495 ns )                    ; ControlUnit:ControlUnit|state.BleCompare~DUPLICATE    ; Registrador:PC|Saida[5]                               ; clock      ; clock    ; None                        ; None                      ; 12.285 ns               ;
; N/A                                     ; 80.04 MHz ( period = 12.494 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[31]                              ; clock      ; clock    ; None                        ; None                      ; 12.306 ns               ;
; N/A                                     ; 80.04 MHz ( period = 12.494 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[17]                              ; clock      ; clock    ; None                        ; None                      ; 12.306 ns               ;
; N/A                                     ; 80.04 MHz ( period = 12.493 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[13]                              ; clock      ; clock    ; None                        ; None                      ; 12.318 ns               ;
; N/A                                     ; 80.04 MHz ( period = 12.493 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[15]                              ; clock      ; clock    ; None                        ; None                      ; 12.303 ns               ;
; N/A                                     ; 80.05 MHz ( period = 12.492 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[14]                              ; clock      ; clock    ; None                        ; None                      ; 12.304 ns               ;
; N/A                                     ; 80.08 MHz ( period = 12.488 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[11]                              ; clock      ; clock    ; None                        ; None                      ; 12.308 ns               ;
; N/A                                     ; 80.08 MHz ( period = 12.488 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3521 ; clock      ; clock    ; None                        ; None                      ; 9.546 ns                ;
; N/A                                     ; 80.10 MHz ( period = 12.484 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[30]                              ; clock      ; clock    ; None                        ; None                      ; 12.326 ns               ;
; N/A                                     ; 80.10 MHz ( period = 12.484 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[18]                              ; clock      ; clock    ; None                        ; None                      ; 12.296 ns               ;
; N/A                                     ; 80.10 MHz ( period = 12.484 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[16]                              ; clock      ; clock    ; None                        ; None                      ; 12.296 ns               ;
; N/A                                     ; 80.17 MHz ( period = 12.474 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[28]                              ; clock      ; clock    ; None                        ; None                      ; 12.293 ns               ;
; N/A                                     ; 80.17 MHz ( period = 12.473 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[29]                              ; clock      ; clock    ; None                        ; None                      ; 12.309 ns               ;
; N/A                                     ; 80.24 MHz ( period = 12.463 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[13]                              ; clock      ; clock    ; None                        ; None                      ; 12.292 ns               ;
; N/A                                     ; 80.27 MHz ( period = 12.458 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; ControlUnit:ControlUnit|nextstate.OverflowExc_2731    ; clock      ; clock    ; None                        ; None                      ; 9.537 ns                ;
; N/A                                     ; 80.30 MHz ( period = 12.454 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[3]                               ; clock      ; clock    ; None                        ; None                      ; 12.294 ns               ;
; N/A                                     ; 80.32 MHz ( period = 12.450 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[9]                               ; clock      ; clock    ; None                        ; None                      ; 12.271 ns               ;
; N/A                                     ; 80.33 MHz ( period = 12.449 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[29]                              ; clock      ; clock    ; None                        ; None                      ; 12.290 ns               ;
; N/A                                     ; 80.35 MHz ( period = 12.445 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[4]                               ; clock      ; clock    ; None                        ; None                      ; 12.255 ns               ;
; N/A                                     ; 80.35 MHz ( period = 12.445 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[5]                               ; clock      ; clock    ; None                        ; None                      ; 12.255 ns               ;
; N/A                                     ; 80.39 MHz ( period = 12.440 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3521 ; clock      ; clock    ; None                        ; None                      ; 9.527 ns                ;
; N/A                                     ; 80.42 MHz ( period = 12.434 ns )                    ; ControlUnit:ControlUnit|nextstate.Ble_2475            ; ControlUnit:ControlUnit|state.Ble                     ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 80.43 MHz ( period = 12.433 ns )                    ; ControlUnit:ControlUnit|state.Ble                     ; Registrador:PC|Saida[30]                              ; clock      ; clock    ; None                        ; None                      ; 12.267 ns               ;
; N/A                                     ; 80.44 MHz ( period = 12.432 ns )                    ; ControlUnit:ControlUnit|nextstate.Addiu_2699          ; ControlUnit:ControlUnit|state.Addiu                   ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 80.45 MHz ( period = 12.430 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[10]                              ; clock      ; clock    ; None                        ; None                      ; 12.250 ns               ;
; N/A                                     ; 80.47 MHz ( period = 12.427 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[30]                              ; clock      ; clock    ; None                        ; None                      ; 12.261 ns               ;
; N/A                                     ; 80.47 MHz ( period = 12.427 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[20]                              ; clock      ; clock    ; None                        ; None                      ; 12.247 ns               ;
; N/A                                     ; 80.47 MHz ( period = 12.427 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[21]                              ; clock      ; clock    ; None                        ; None                      ; 12.247 ns               ;
; N/A                                     ; 80.48 MHz ( period = 12.426 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[9]                               ; clock      ; clock    ; None                        ; None                      ; 12.252 ns               ;
; N/A                                     ; 80.48 MHz ( period = 12.425 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[19]                              ; clock      ; clock    ; None                        ; None                      ; 12.246 ns               ;
; N/A                                     ; 80.50 MHz ( period = 12.422 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[2]                               ; clock      ; clock    ; None                        ; None                      ; 12.244 ns               ;
; N/A                                     ; 80.50 MHz ( period = 12.422 ns )                    ; ControlUnit:ControlUnit|nextstate.Bgt_2539            ; ControlUnit:ControlUnit|state.Bgt                     ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 80.50 MHz ( period = 12.422 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[25]                              ; clock      ; clock    ; None                        ; None                      ; 12.244 ns               ;
; N/A                                     ; 80.50 MHz ( period = 12.422 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[24]                              ; clock      ; clock    ; None                        ; None                      ; 12.244 ns               ;
; N/A                                     ; 80.52 MHz ( period = 12.420 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[26]                              ; clock      ; clock    ; None                        ; None                      ; 12.240 ns               ;
; N/A                                     ; 80.53 MHz ( period = 12.417 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Registrador:PC|Saida[30]                              ; clock      ; clock    ; None                        ; None                      ; 12.247 ns               ;
; N/A                                     ; 80.55 MHz ( period = 12.415 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[3]                               ; clock      ; clock    ; None                        ; None                      ; 12.255 ns               ;
; N/A                                     ; 80.55 MHz ( period = 12.415 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[4]                               ; clock      ; clock    ; None                        ; None                      ; 12.229 ns               ;
; N/A                                     ; 80.55 MHz ( period = 12.415 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[5]                               ; clock      ; clock    ; None                        ; None                      ; 12.229 ns               ;
; N/A                                     ; 80.55 MHz ( period = 12.414 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[22]                              ; clock      ; clock    ; None                        ; None                      ; 12.235 ns               ;
; N/A                                     ; 80.55 MHz ( period = 12.414 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[23]                              ; clock      ; clock    ; None                        ; None                      ; 12.235 ns               ;
; N/A                                     ; 80.58 MHz ( period = 12.410 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; ControlUnit:ControlUnit|nextstate.OverflowExc_2731    ; clock      ; clock    ; None                        ; None                      ; 9.518 ns                ;
; N/A                                     ; 80.63 MHz ( period = 12.402 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[12]                              ; clock      ; clock    ; None                        ; None                      ; 12.225 ns               ;
; N/A                                     ; 80.64 MHz ( period = 12.401 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[19]                              ; clock      ; clock    ; None                        ; None                      ; 12.227 ns               ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[6]                               ; clock      ; clock    ; None                        ; None                      ; 12.209 ns               ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[7]                               ; clock      ; clock    ; None                        ; None                      ; 12.209 ns               ;
; N/A                                     ; 80.66 MHz ( period = 12.398 ns )                    ; ControlUnit:ControlUnit|state.Ble                     ; Registrador:PC|Saida[29]                              ; clock      ; clock    ; None                        ; None                      ; 12.231 ns               ;
; N/A                                     ; 80.67 MHz ( period = 12.396 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[15]                              ; clock      ; clock    ; None                        ; None                      ; 12.209 ns               ;
; N/A                                     ; 80.68 MHz ( period = 12.394 ns )                    ; ControlUnit:ControlUnit|nextstate.Sllv_3189           ; ControlUnit:ControlUnit|state.Sllv                    ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 80.70 MHz ( period = 12.392 ns )                    ; ControlUnit:ControlUnit|nextstate.Srl_2863            ; ControlUnit:ControlUnit|state.Srl                     ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 80.70 MHz ( period = 12.392 ns )                    ; ControlUnit:ControlUnit|nextstate.Srav_2961           ; ControlUnit:ControlUnit|state.Srav                    ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 80.70 MHz ( period = 12.392 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[29]                              ; clock      ; clock    ; None                        ; None                      ; 12.225 ns               ;
; N/A                                     ; 80.70 MHz ( period = 12.391 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[10]                              ; clock      ; clock    ; None                        ; None                      ; 12.211 ns               ;
; N/A                                     ; 80.71 MHz ( period = 12.390 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[8]                               ; clock      ; clock    ; None                        ; None                      ; 12.212 ns               ;
; N/A                                     ; 80.72 MHz ( period = 12.389 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[30]                              ; clock      ; clock    ; None                        ; None                      ; 12.223 ns               ;
; N/A                                     ; 80.72 MHz ( period = 12.388 ns )                    ; ControlUnit:ControlUnit|nextstate.Sll_3255            ; ControlUnit:ControlUnit|state.Sll                     ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 80.72 MHz ( period = 12.388 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[20]                              ; clock      ; clock    ; None                        ; None                      ; 12.208 ns               ;
; N/A                                     ; 80.72 MHz ( period = 12.388 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[21]                              ; clock      ; clock    ; None                        ; None                      ; 12.208 ns               ;
; N/A                                     ; 80.76 MHz ( period = 12.383 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[2]                               ; clock      ; clock    ; None                        ; None                      ; 12.205 ns               ;
; N/A                                     ; 80.76 MHz ( period = 12.383 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[25]                              ; clock      ; clock    ; None                        ; None                      ; 12.205 ns               ;
; N/A                                     ; 80.76 MHz ( period = 12.383 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[24]                              ; clock      ; clock    ; None                        ; None                      ; 12.205 ns               ;
; N/A                                     ; 80.76 MHz ( period = 12.382 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Registrador:PC|Saida[29]                              ; clock      ; clock    ; None                        ; None                      ; 12.211 ns               ;
; N/A                                     ; 80.77 MHz ( period = 12.381 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[26]                              ; clock      ; clock    ; None                        ; None                      ; 12.201 ns               ;
; N/A                                     ; 80.78 MHz ( period = 12.380 ns )                    ; ControlUnit:ControlUnit|nextstate.Addi_3553           ; ControlUnit:ControlUnit|state.Addi                    ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                       ;                                                       ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                                 ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                                                    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SraOp                 ; ControlUnit:ControlUnit|nextstate.SraWriteReg_3057    ; clock      ; clock    ; None                       ; None                       ; 0.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Break                 ; ControlUnit:ControlUnit|nextstate.WriteInPC_3355      ; clock      ; clock    ; None                       ; None                       ; 0.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sll                   ; ControlUnit:ControlUnit|nextstate.SllOp_2993          ; clock      ; clock    ; None                       ; None                       ; 0.698 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sllv                  ; ControlUnit:ControlUnit|nextstate.SllvOp_3025         ; clock      ; clock    ; None                       ; None                       ; 0.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllvOp                ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_3155   ; clock      ; clock    ; None                       ; None                       ; 0.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SravOp                ; ControlUnit:ControlUnit|nextstate.SravWriteReg_2895   ; clock      ; clock    ; None                       ; None                       ; 0.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SrlOp                 ; ControlUnit:ControlUnit|nextstate.SrlWriteReg_2797    ; clock      ; clock    ; None                       ; None                       ; 0.653 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead           ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_3489   ; clock      ; clock    ; None                       ; None                       ; 0.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Srav                  ; ControlUnit:ControlUnit|nextstate.SravOp_2927         ; clock      ; clock    ; None                       ; None                       ; 0.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Srl                   ; ControlUnit:ControlUnit|nextstate.SrlOp_2829          ; clock      ; clock    ; None                       ; None                       ; 0.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet                  ; ControlUnit:ControlUnit|nextstate.LGet2_2085          ; clock      ; clock    ; None                       ; None                       ; 0.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllOp                 ; ControlUnit:ControlUnit|nextstate.SllWriteReg_3221    ; clock      ; clock    ; None                       ; None                       ; 1.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Ble                   ; ControlUnit:ControlUnit|nextstate.BleCompare_2443     ; clock      ; clock    ; None                       ; None                       ; 1.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lui                   ; ControlUnit:ControlUnit|nextstate.Lui2_2213           ; clock      ; clock    ; None                       ; None                       ; 1.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Beq                   ; ControlUnit:ControlUnit|nextstate.BeqCompare_2635     ; clock      ; clock    ; None                       ; None                       ; 1.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Bgt                   ; ControlUnit:ControlUnit|nextstate.BgtCompare_2507     ; clock      ; clock    ; None                       ; None                       ; 1.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Reset                 ; ControlUnit:ControlUnit|nextstate.Start_3747          ; clock      ; clock    ; None                       ; None                       ; 1.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Jal                   ; ControlUnit:ControlUnit|nextstate.WriteJal_2117       ; clock      ; clock    ; None                       ; None                       ; 1.096 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sra                   ; ControlUnit:ControlUnit|nextstate.SraOp_3089          ; clock      ; clock    ; None                       ; None                       ; 1.172 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addi                  ; ControlUnit:ControlUnit|nextstate.OverflowExc_2731    ; clock      ; clock    ; None                       ; None                       ; 1.598 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addi                  ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3521 ; clock      ; clock    ; None                       ; None                       ; 1.608 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInPC             ; ControlUnit:ControlUnit|nextstate.Wait_3585           ; clock      ; clock    ; None                       ; None                       ; 1.448 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInRegAddi        ; ControlUnit:ControlUnit|nextstate.Wait_3585           ; clock      ; clock    ; None                       ; None                       ; 1.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Wait                  ; ControlUnit:ControlUnit|nextstate.Start_3747          ; clock      ; clock    ; None                       ; None                       ; 1.402 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteJal              ; ControlUnit:ControlUnit|nextstate.Jump_2181           ; clock      ; clock    ; None                       ; None                       ; 1.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lw                    ; ControlUnit:ControlUnit|nextstate.LGet_2379           ; clock      ; clock    ; None                       ; None                       ; 1.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.LSaveb_2279         ; clock      ; clock    ; None                       ; None                       ; 1.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Jump                  ; ControlUnit:ControlUnit|nextstate.Wait_3585           ; clock      ; clock    ; None                       ; None                       ; 1.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.LSaveb_2279         ; clock      ; clock    ; None                       ; None                       ; 1.186 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Rte                   ; ControlUnit:ControlUnit|nextstate.Wait_3585           ; clock      ; clock    ; None                       ; None                       ; 1.629 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.LSaveh_2313         ; clock      ; clock    ; None                       ; None                       ; 1.231 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.LSaveb_2279         ; clock      ; clock    ; None                       ; None                       ; 1.286 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.LSaveb_2279         ; clock      ; clock    ; None                       ; None                       ; 1.308 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lui2                  ; ControlUnit:ControlUnit|nextstate.Wait_3585           ; clock      ; clock    ; None                       ; None                       ; 1.722 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead2          ; ControlUnit:ControlUnit|nextstate.Decode_3683         ; clock      ; clock    ; None                       ; None                       ; 1.748 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SrlWriteReg           ; ControlUnit:ControlUnit|nextstate.Wait_3585           ; clock      ; clock    ; None                       ; None                       ; 1.758 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.LSaveh_2313         ; clock      ; clock    ; None                       ; None                       ; 1.383 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Start                 ; ControlUnit:ControlUnit|nextstate.WaitMemRead_3715    ; clock      ; clock    ; None                       ; None                       ; 1.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Bne_2603            ; clock      ; clock    ; None                       ; None                       ; 1.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.LSaveb_2279         ; clock      ; clock    ; None                       ; None                       ; 1.442 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.LSaveh_2313         ; clock      ; clock    ; None                       ; None                       ; 1.483 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addiu                 ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3521 ; clock      ; clock    ; None                       ; None                       ; 2.103 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.LSaveh_2313         ; clock      ; clock    ; None                       ; None                       ; 1.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sub                   ; ControlUnit:ControlUnit|nextstate.WriteInReg_3617     ; clock      ; clock    ; None                       ; None                       ; 1.930 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[30]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2731    ; clock      ; clock    ; None                       ; None                       ; 2.122 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Jump_2181           ; clock      ; clock    ; None                       ; None                       ; 1.605 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[30]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3521 ; clock      ; clock    ; None                       ; None                       ; 2.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SraWriteReg           ; ControlUnit:ControlUnit|nextstate.Wait_3585           ; clock      ; clock    ; None                       ; None                       ; 1.980 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Bne                   ; ControlUnit:ControlUnit|nextstate.BneCompare_2571     ; clock      ; clock    ; None                       ; None                       ; 2.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2731    ; clock      ; clock    ; None                       ; None                       ; 2.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3521 ; clock      ; clock    ; None                       ; None                       ; 2.226 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.OverflowExc           ; ControlUnit:ControlUnit|nextstate.Wait_3585           ; clock      ; clock    ; None                       ; None                       ; 2.061 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.LSaveh_2313         ; clock      ; clock    ; None                       ; None                       ; 1.639 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Jump_2181           ; clock      ; clock    ; None                       ; None                       ; 1.925 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Lw_2411             ; clock      ; clock    ; None                       ; None                       ; 1.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Lw_2411             ; clock      ; clock    ; None                       ; None                       ; 1.341 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Lui_2245            ; clock      ; clock    ; None                       ; None                       ; 1.301 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllvWriteReg          ; ControlUnit:ControlUnit|nextstate.Wait_3585           ; clock      ; clock    ; None                       ; None                       ; 2.138 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Jump_2181           ; clock      ; clock    ; None                       ; None                       ; 1.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Lui_2245            ; clock      ; clock    ; None                       ; None                       ; 1.351 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet2                 ; ControlUnit:ControlUnit|nextstate.LSave_2347          ; clock      ; clock    ; None                       ; None                       ; 1.725 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.And                   ; ControlUnit:ControlUnit|nextstate.WriteInReg_3617     ; clock      ; clock    ; None                       ; None                       ; 2.202 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.LSave_2347          ; clock      ; clock    ; None                       ; None                       ; 1.752 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Add                   ; ControlUnit:ControlUnit|nextstate.WriteInReg_3617     ; clock      ; clock    ; None                       ; None                       ; 2.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[26]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2731    ; clock      ; clock    ; None                       ; None                       ; 2.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[26]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3521 ; clock      ; clock    ; None                       ; None                       ; 2.434 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[28]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2731    ; clock      ; clock    ; None                       ; None                       ; 2.438 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[28]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3521 ; clock      ; clock    ; None                       ; None                       ; 2.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Jump_2181           ; clock      ; clock    ; None                       ; None                       ; 1.912 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.LSave_2347          ; clock      ; clock    ; None                       ; None                       ; 1.852 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SravWriteReg          ; ControlUnit:ControlUnit|nextstate.Wait_3585           ; clock      ; clock    ; None                       ; None                       ; 2.287 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.LSave_2347          ; clock      ; clock    ; None                       ; None                       ; 1.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.LSave_2347          ; clock      ; clock    ; None                       ; None                       ; 1.874 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInReg            ; ControlUnit:ControlUnit|nextstate.Wait_3585           ; clock      ; clock    ; None                       ; None                       ; 2.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LSave                 ; ControlUnit:ControlUnit|nextstate.Wait_3585           ; clock      ; clock    ; None                       ; None                       ; 2.319 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllWriteReg           ; ControlUnit:ControlUnit|nextstate.Wait_3585           ; clock      ; clock    ; None                       ; None                       ; 2.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[26]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2731    ; clock      ; clock    ; None                       ; None                       ; 2.545 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[26]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3521 ; clock      ; clock    ; None                       ; None                       ; 2.554 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[28]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2731    ; clock      ; clock    ; None                       ; None                       ; 2.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[28]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3521 ; clock      ; clock    ; None                       ; None                       ; 2.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sllv_3189           ; clock      ; clock    ; None                       ; None                       ; 1.601 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[31]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2731    ; clock      ; clock    ; None                       ; None                       ; 2.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[31]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3521 ; clock      ; clock    ; None                       ; None                       ; 2.618 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Addiu_2699          ; clock      ; clock    ; None                       ; None                       ; 1.681 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Break                 ; ControlUnit:ControlUnit|nextstate.OverflowExc_2731    ; clock      ; clock    ; None                       ; None                       ; 2.631 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Break                 ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3521 ; clock      ; clock    ; None                       ; None                       ; 2.640 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.LSave_2347          ; clock      ; clock    ; None                       ; None                       ; 2.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Bne_2603            ; clock      ; clock    ; None                       ; None                       ; 1.539 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[31]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2731    ; clock      ; clock    ; None                       ; None                       ; 2.698 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[29]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2731    ; clock      ; clock    ; None                       ; None                       ; 2.689 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[31]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3521 ; clock      ; clock    ; None                       ; None                       ; 2.707 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.LSaveb_2279         ; clock      ; clock    ; None                       ; None                       ; 2.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Slt_2765            ; clock      ; clock    ; None                       ; None                       ; 1.832 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Jump_2181           ; clock      ; clock    ; None                       ; None                       ; 2.171 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[29]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3521 ; clock      ; clock    ; None                       ; None                       ; 2.698 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Jump_2181           ; clock      ; clock    ; None                       ; None                       ; 2.188 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Jr_3289             ; clock      ; clock    ; None                       ; None                       ; 1.670 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Bne_2603            ; clock      ; clock    ; None                       ; None                       ; 1.602 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[24]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2731    ; clock      ; clock    ; None                       ; None                       ; 2.749 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[24]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3521 ; clock      ; clock    ; None                       ; None                       ; 2.758 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Srav_2961           ; clock      ; clock    ; None                       ; None                       ; 1.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Start                 ; ControlUnit:ControlUnit|nextstate.OverflowExc_2731    ; clock      ; clock    ; None                       ; None                       ; 2.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Start                 ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3521 ; clock      ; clock    ; None                       ; None                       ; 2.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Slt                   ; ControlUnit:ControlUnit|nextstate.Wait_3585           ; clock      ; clock    ; None                       ; None                       ; 2.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Jump_2181           ; clock      ; clock    ; None                       ; None                       ; 2.279 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Bne_2603            ; clock      ; clock    ; None                       ; None                       ; 1.691 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Addiu_2699          ; clock      ; clock    ; None                       ; None                       ; 1.704 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Lui_2245            ; clock      ; clock    ; None                       ; None                       ; 2.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Sll_3255            ; clock      ; clock    ; None                       ; None                       ; 1.634 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Addiu_2699          ; clock      ; clock    ; None                       ; None                       ; 1.716 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[26]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2731    ; clock      ; clock    ; None                       ; None                       ; 2.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[26]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3521 ; clock      ; clock    ; None                       ; None                       ; 2.877 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Jal_2149            ; clock      ; clock    ; None                       ; None                       ; 1.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Bgt_2539            ; clock      ; clock    ; None                       ; None                       ; 1.747 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Break_3389          ; clock      ; clock    ; None                       ; None                       ; 1.842 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Bne_2603            ; clock      ; clock    ; None                       ; None                       ; 1.767 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LSaveh                ; ControlUnit:ControlUnit|nextstate.Wait_3585           ; clock      ; clock    ; None                       ; None                       ; 2.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Addiu_2699          ; clock      ; clock    ; None                       ; None                       ; 1.779 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Jal_2149            ; clock      ; clock    ; None                       ; None                       ; 1.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Sllv_3189           ; clock      ; clock    ; None                       ; None                       ; 1.740 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.BgtCompare            ; ControlUnit:ControlUnit|nextstate.Wait_3585           ; clock      ; clock    ; None                       ; None                       ; 2.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[31]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2731    ; clock      ; clock    ; None                       ; None                       ; 2.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Bne_2603            ; clock      ; clock    ; None                       ; None                       ; 1.812 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[31]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3521 ; clock      ; clock    ; None                       ; None                       ; 2.953 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[30]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2731    ; clock      ; clock    ; None                       ; None                       ; 2.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Slt_2765            ; clock      ; clock    ; None                       ; None                       ; 1.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet2                 ; ControlUnit:ControlUnit|nextstate.LSaveh_2313         ; clock      ; clock    ; None                       ; None                       ; 2.370 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet2                 ; ControlUnit:ControlUnit|nextstate.LSaveb_2279         ; clock      ; clock    ; None                       ; None                       ; 2.369 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Sll_3255            ; clock      ; clock    ; None                       ; None                       ; 1.779 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.BeqCompare            ; ControlUnit:ControlUnit|nextstate.Wait_3585           ; clock      ; clock    ; None                       ; None                       ; 2.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[30]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3521 ; clock      ; clock    ; None                       ; None                       ; 2.954 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Sra_3123            ; clock      ; clock    ; None                       ; None                       ; 1.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[25]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2731    ; clock      ; clock    ; None                       ; None                       ; 3.002 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[25]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3521 ; clock      ; clock    ; None                       ; None                       ; 3.011 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Lw_2411             ; clock      ; clock    ; None                       ; None                       ; 1.869 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Lui_2245            ; clock      ; clock    ; None                       ; None                       ; 2.015 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[29]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2731    ; clock      ; clock    ; None                       ; None                       ; 3.020 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.LSaveh_2313         ; clock      ; clock    ; None                       ; None                       ; 2.435 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[29]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3521 ; clock      ; clock    ; None                       ; None                       ; 3.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lui                   ; ControlUnit:ControlUnit|nextstate.OverflowExc_2731    ; clock      ; clock    ; None                       ; None                       ; 3.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lui                   ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3521 ; clock      ; clock    ; None                       ; None                       ; 3.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LSaveb                ; ControlUnit:ControlUnit|nextstate.Wait_3585           ; clock      ; clock    ; None                       ; None                       ; 2.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[22]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2731    ; clock      ; clock    ; None                       ; None                       ; 3.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[22]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3521 ; clock      ; clock    ; None                       ; None                       ; 3.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[28]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2731    ; clock      ; clock    ; None                       ; None                       ; 3.098 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Slt_2765            ; clock      ; clock    ; None                       ; None                       ; 2.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Jr_3289             ; clock      ; clock    ; None                       ; None                       ; 2.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Sllv_3189           ; clock      ; clock    ; None                       ; None                       ; 2.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Addiu_2699          ; clock      ; clock    ; None                       ; None                       ; 1.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[28]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3521 ; clock      ; clock    ; None                       ; None                       ; 3.107 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[25]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2731    ; clock      ; clock    ; None                       ; None                       ; 3.079 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Jr_3289             ; clock      ; clock    ; None                       ; None                       ; 1.842 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Break_3389          ; clock      ; clock    ; None                       ; None                       ; 2.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Addi_3553           ; clock      ; clock    ; None                       ; None                       ; 2.130 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[25]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3521 ; clock      ; clock    ; None                       ; None                       ; 3.088 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Lw_2411             ; clock      ; clock    ; None                       ; None                       ; 1.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Slt_2765            ; clock      ; clock    ; None                       ; None                       ; 2.058 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Jal_2149            ; clock      ; clock    ; None                       ; None                       ; 1.965 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Lw_2411             ; clock      ; clock    ; None                       ; None                       ; 1.991 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Addiu_2699          ; clock      ; clock    ; None                       ; None                       ; 1.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Sllv_3189           ; clock      ; clock    ; None                       ; None                       ; 1.931 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[27]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2731    ; clock      ; clock    ; None                       ; None                       ; 3.186 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Srl_2863            ; clock      ; clock    ; None                       ; None                       ; 1.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[27]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3521 ; clock      ; clock    ; None                       ; None                       ; 3.195 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[24]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2731    ; clock      ; clock    ; None                       ; None                       ; 3.188 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Slt                   ; ControlUnit:ControlUnit|nextstate.OverflowExc_2731    ; clock      ; clock    ; None                       ; None                       ; 3.219 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[24]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3521 ; clock      ; clock    ; None                       ; None                       ; 3.197 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sub                   ; ControlUnit:ControlUnit|nextstate.OverflowExc_2731    ; clock      ; clock    ; None                       ; None                       ; 3.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Sra_3123            ; clock      ; clock    ; None                       ; None                       ; 2.246 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Slt                   ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3521 ; clock      ; clock    ; None                       ; None                       ; 3.228 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.And                   ; ControlUnit:ControlUnit|nextstate.OverflowExc_2731    ; clock      ; clock    ; None                       ; None                       ; 3.228 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sub                   ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3521 ; clock      ; clock    ; None                       ; None                       ; 3.230 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.And                   ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3521 ; clock      ; clock    ; None                       ; None                       ; 3.237 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Jal_2149            ; clock      ; clock    ; None                       ; None                       ; 2.075 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[24]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2731    ; clock      ; clock    ; None                       ; None                       ; 3.248 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Break_3389          ; clock      ; clock    ; None                       ; None                       ; 2.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Srav_2961           ; clock      ; clock    ; None                       ; None                       ; 2.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[24]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3521 ; clock      ; clock    ; None                       ; None                       ; 3.257 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Break_3389          ; clock      ; clock    ; None                       ; None                       ; 2.011 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.BneCompare            ; ControlUnit:ControlUnit|nextstate.Wait_3585           ; clock      ; clock    ; None                       ; None                       ; 3.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Lw_2411             ; clock      ; clock    ; None                       ; None                       ; 2.125 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[27]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2731    ; clock      ; clock    ; None                       ; None                       ; 3.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[27]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3521 ; clock      ; clock    ; None                       ; None                       ; 3.260 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Slt_2765            ; clock      ; clock    ; None                       ; None                       ; 2.452 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Jr                    ; ControlUnit:ControlUnit|nextstate.Wait_3585           ; clock      ; clock    ; None                       ; None                       ; 3.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[29]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2731    ; clock      ; clock    ; None                       ; None                       ; 3.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Jr_3289             ; clock      ; clock    ; None                       ; None                       ; 2.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[29]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3521 ; clock      ; clock    ; None                       ; None                       ; 3.289 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.BleCompare~DUPLICATE  ; ControlUnit:ControlUnit|nextstate.Wait_3585           ; clock      ; clock    ; None                       ; None                       ; 3.117 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Lui_2245            ; clock      ; clock    ; None                       ; None                       ; 2.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Rte_3323            ; clock      ; clock    ; None                       ; None                       ; 2.254 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Sra_3123            ; clock      ; clock    ; None                       ; None                       ; 2.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Srav_2961           ; clock      ; clock    ; None                       ; None                       ; 2.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Addi_3553           ; clock      ; clock    ; None                       ; None                       ; 2.174 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.BgtCompare            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2731    ; clock      ; clock    ; None                       ; None                       ; 3.370 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.BgtCompare            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3521 ; clock      ; clock    ; None                       ; None                       ; 3.379 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Srl_2863            ; clock      ; clock    ; None                       ; None                       ; 2.174 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Srav_2961           ; clock      ; clock    ; None                       ; None                       ; 2.144 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[23]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2731    ; clock      ; clock    ; None                       ; None                       ; 3.375 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Sra_3123            ; clock      ; clock    ; None                       ; None                       ; 2.205 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                                       ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------+--------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                               ; To                 ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------+--------------------+------------+
; N/A                                     ; None                                                ; 16.051 ns  ; ControlUnit:ControlUnit|state.BleCompare~DUPLICATE ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 16.001 ns  ; ControlUnit:ControlUnit|state.BneCompare           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.971 ns  ; ControlUnit:ControlUnit|state.Beq                  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.845 ns  ; ControlUnit:ControlUnit|state.Bne                  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.806 ns  ; ControlUnit:ControlUnit|state.Bgt                  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.709 ns  ; ControlUnit:ControlUnit|state.BeqCompare           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.685 ns  ; ControlUnit:ControlUnit|state.BgtCompare           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.634 ns  ; ControlUnit:ControlUnit|state.Ble                  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.628 ns  ; ControlUnit:ControlUnit|state.Lui                  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.618 ns  ; ControlUnit:ControlUnit|state.Break                ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.590 ns  ; ControlUnit:ControlUnit|state.Add                  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.569 ns  ; ControlUnit:ControlUnit|state.Addiu                ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.539 ns  ; ControlUnit:ControlUnit|state.Slt                  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.463 ns  ; ControlUnit:ControlUnit|state.Start                ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.445 ns  ; ControlUnit:ControlUnit|state.Lw                   ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.412 ns  ; ControlUnit:ControlUnit|state.Addi                 ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.395 ns  ; ControlUnit:ControlUnit|state.And                  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.291 ns  ; ControlUnit:ControlUnit|state.Sub                  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.132 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1]         ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.969 ns  ; Registrador:B|Saida[1]                             ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.792 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]         ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.777 ns  ; Registrador:B|Saida[0]                             ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.752 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2]         ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.712 ns  ; Registrador:B|Saida[2]                             ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.652 ns  ; Instr_Reg:InstructionRegister|Instr15_0[5]         ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.635 ns  ; Instr_Reg:InstructionRegister|Instr15_0[4]         ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.544 ns  ; Registrador:B|Saida[4]                             ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.474 ns  ; Registrador:PC|Saida[3]                            ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.439 ns  ; Registrador:A|Saida[3]                             ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.418 ns  ; Registrador:A|Saida[4]                             ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.411 ns  ; Registrador:B|Saida[3]                             ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.395 ns  ; Registrador:B|Saida[7]                             ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.361 ns  ; Registrador:A|Saida[1]                             ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.245 ns  ; Instr_Reg:InstructionRegister|Instr15_0[3]         ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.217 ns  ; Registrador:PC|Saida[2]                            ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.186 ns  ; Registrador:A|Saida[2]                             ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.176 ns  ; Registrador:A|Saida[0]                             ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.160 ns  ; Registrador:B|Saida[6]                             ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.155 ns  ; Registrador:PC|Saida[5]                            ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.069 ns  ; Registrador:B|Saida[9]                             ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.052 ns  ; Instr_Reg:InstructionRegister|Instr15_0[6]         ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.046 ns  ; Registrador:PC|Saida[0]                            ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.035 ns  ; Registrador:A|Saida[7]                             ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.034 ns  ; Registrador:PC|Saida[1]                            ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.936 ns  ; Registrador:PC|Saida[7]                            ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.913 ns  ; Instr_Reg:InstructionRegister|Instr15_0[7]         ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.836 ns  ; Registrador:A|Saida[5]                             ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.706 ns  ; Registrador:B|Saida[5]                             ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.591 ns  ; Registrador:A|Saida[6]                             ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.470 ns  ; Registrador:PC|Saida[6]                            ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.332 ns  ; Registrador:PC|Saida[4]                            ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.258 ns  ; Instr_Reg:InstructionRegister|Instr15_0[8]         ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.144 ns  ; Instr_Reg:InstructionRegister|Instr15_0[11]        ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.115 ns  ; ControlUnit:ControlUnit|IsControl                  ; MuxMemToRegOut[17] ; clock      ;
; N/A                                     ; None                                                ; 13.056 ns  ; Registrador:A|Saida[8]                             ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.047 ns  ; Instr_Reg:InstructionRegister|Instr15_0[9]         ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 13.008 ns  ; Instr_Reg:InstructionRegister|Instr15_0[13]        ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.994 ns  ; Registrador:A|Saida[9]                             ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.992 ns  ; Instr_Reg:InstructionRegister|Instr15_0[10]        ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.987 ns  ; Registrador:B|Saida[12]                            ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.883 ns  ; Instr_Reg:InstructionRegister|Instr15_0[12]        ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.861 ns  ; Registrador:PC|Saida[13]                           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.754 ns  ; Registrador:PC|Saida[9]                            ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.685 ns  ; Registrador:PC|Saida[11]                           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.647 ns  ; Registrador:PC|Saida[10]                           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.600 ns  ; Registrador:A|Saida[13]                            ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.569 ns  ; Registrador:A|Saida[11]                            ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.511 ns  ; Registrador:A|Saida[10]                            ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.462 ns  ; Registrador:B|Saida[11]                            ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.409 ns  ; Registrador:A|Saida[14]                            ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.405 ns  ; Registrador:B|Saida[8]                             ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.393 ns  ; ControlUnit:ControlUnit|state.SllWriteReg          ; MuxMemToRegOut[6]  ; clock      ;
; N/A                                     ; None                                                ; 12.354 ns  ; ControlUnit:ControlUnit|state.SravWriteReg         ; MuxMemToRegOut[6]  ; clock      ;
; N/A                                     ; None                                                ; 12.310 ns  ; Registrador:A|Saida[15]                            ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.258 ns  ; Registrador:B|Saida[13]                            ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.254 ns  ; Registrador:PC|Saida[8]                            ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.233 ns  ; ControlUnit:ControlUnit|IsControl                  ; MuxMemToRegOut[16] ; clock      ;
; N/A                                     ; None                                                ; 12.232 ns  ; ControlUnit:ControlUnit|IsControl                  ; MuxMemToRegOut[27] ; clock      ;
; N/A                                     ; None                                                ; 12.223 ns  ; ControlUnit:ControlUnit|IsControl                  ; MuxMemToRegOut[19] ; clock      ;
; N/A                                     ; None                                                ; 12.200 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg         ; MuxMemToRegOut[6]  ; clock      ;
; N/A                                     ; None                                                ; 12.193 ns  ; ControlUnit:ControlUnit|state.SllWriteReg          ; MuxMemToRegOut[17] ; clock      ;
; N/A                                     ; None                                                ; 12.176 ns  ; ControlUnit:ControlUnit|IsControl                  ; MuxMemToRegOut[25] ; clock      ;
; N/A                                     ; None                                                ; 12.154 ns  ; ControlUnit:ControlUnit|state.SravWriteReg         ; MuxMemToRegOut[17] ; clock      ;
; N/A                                     ; None                                                ; 12.133 ns  ; Registrador:PC|Saida[14]                           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.115 ns  ; Registrador:A|Saida[12]                            ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.108 ns  ; ControlUnit:ControlUnit|IsControl                  ; MuxMemToRegOut[18] ; clock      ;
; N/A                                     ; None                                                ; 12.063 ns  ; Registrador:A|Saida[17]                            ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 12.050 ns  ; ControlUnit:ControlUnit|IsControl                  ; MuxMemToRegOut[26] ; clock      ;
; N/A                                     ; None                                                ; 12.043 ns  ; ControlUnit:ControlUnit|IsControl                  ; MuxMemToRegOut[29] ; clock      ;
; N/A                                     ; None                                                ; 12.042 ns  ; ControlUnit:ControlUnit|state.SraWriteReg          ; MuxMemToRegOut[6]  ; clock      ;
; N/A                                     ; None                                                ; 12.036 ns  ; ControlUnit:ControlUnit|state.SllWriteReg          ; MuxMemToRegOut[15] ; clock      ;
; N/A                                     ; None                                                ; 12.033 ns  ; ControlUnit:ControlUnit|IsControl                  ; MuxMemToRegOut[23] ; clock      ;
; N/A                                     ; None                                                ; 12.000 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg         ; MuxMemToRegOut[17] ; clock      ;
; N/A                                     ; None                                                ; 11.997 ns  ; ControlUnit:ControlUnit|state.SravWriteReg         ; MuxMemToRegOut[15] ; clock      ;
; N/A                                     ; None                                                ; 11.979 ns  ; Registrador:B|Saida[15]                            ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.962 ns  ; ControlUnit:ControlUnit|state.SllWriteReg          ; MuxMemToRegOut[2]  ; clock      ;
; N/A                                     ; None                                                ; 11.946 ns  ; Registrador:PC|Saida[12]                           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.923 ns  ; ControlUnit:ControlUnit|state.SravWriteReg         ; MuxMemToRegOut[2]  ; clock      ;
; N/A                                     ; None                                                ; 11.912 ns  ; ControlUnit:ControlUnit|IsControl                  ; MuxMemToRegOut[28] ; clock      ;
; N/A                                     ; None                                                ; 11.899 ns  ; Instr_Reg:InstructionRegister|Instr15_0[14]        ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.875 ns  ; Registrador:PC|Saida[15]                           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.873 ns  ; ControlUnit:ControlUnit|IsControl                  ; MuxMemToRegOut[20] ; clock      ;
; N/A                                     ; None                                                ; 11.869 ns  ; ControlUnit:ControlUnit|state.SllWriteReg          ; MuxMemToRegOut[26] ; clock      ;
; N/A                                     ; None                                                ; 11.864 ns  ; ControlUnit:ControlUnit|IsControl                  ; MuxMemToRegOut[24] ; clock      ;
; N/A                                     ; None                                                ; 11.851 ns  ; Registrador:PC|Saida[18]                           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.843 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg         ; MuxMemToRegOut[15] ; clock      ;
; N/A                                     ; None                                                ; 11.842 ns  ; ControlUnit:ControlUnit|state.SraWriteReg          ; MuxMemToRegOut[17] ; clock      ;
; N/A                                     ; None                                                ; 11.837 ns  ; Instr_Reg:InstructionRegister|Instr15_0[15]        ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.837 ns  ; Registrador:PC|Saida[17]                           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.831 ns  ; Registrador:B|Saida[10]                            ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.830 ns  ; ControlUnit:ControlUnit|state.SravWriteReg         ; MuxMemToRegOut[26] ; clock      ;
; N/A                                     ; None                                                ; 11.825 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg          ; MuxMemToRegOut[6]  ; clock      ;
; N/A                                     ; None                                                ; 11.802 ns  ; ControlUnit:ControlUnit|state.SllWriteReg          ; MuxMemToRegOut[1]  ; clock      ;
; N/A                                     ; None                                                ; 11.769 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg         ; MuxMemToRegOut[2]  ; clock      ;
; N/A                                     ; None                                                ; 11.765 ns  ; ControlUnit:ControlUnit|IsControl                  ; MuxMemToRegOut[22] ; clock      ;
; N/A                                     ; None                                                ; 11.764 ns  ; ControlUnit:ControlUnit|state.SllWriteReg          ; MuxMemToRegOut[23] ; clock      ;
; N/A                                     ; None                                                ; 11.763 ns  ; ControlUnit:ControlUnit|state.SravWriteReg         ; MuxMemToRegOut[1]  ; clock      ;
; N/A                                     ; None                                                ; 11.734 ns  ; ControlUnit:ControlUnit|state.SllWriteReg          ; MuxMemToRegOut[4]  ; clock      ;
; N/A                                     ; None                                                ; 11.725 ns  ; ControlUnit:ControlUnit|state.SravWriteReg         ; MuxMemToRegOut[23] ; clock      ;
; N/A                                     ; None                                                ; 11.717 ns  ; Registrador:PC|Saida[16]                           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.711 ns  ; ControlUnit:ControlUnit|IsControl                  ; MuxMemToRegOut[30] ; clock      ;
; N/A                                     ; None                                                ; 11.695 ns  ; ControlUnit:ControlUnit|state.SravWriteReg         ; MuxMemToRegOut[4]  ; clock      ;
; N/A                                     ; None                                                ; 11.688 ns  ; ControlUnit:ControlUnit|IsControl                  ; MuxMemToRegOut[21] ; clock      ;
; N/A                                     ; None                                                ; 11.685 ns  ; ControlUnit:ControlUnit|state.SraWriteReg          ; MuxMemToRegOut[15] ; clock      ;
; N/A                                     ; None                                                ; 11.685 ns  ; ControlUnit:ControlUnit|state.LSaveb               ; MuxMemToRegOut[6]  ; clock      ;
; N/A                                     ; None                                                ; 11.685 ns  ; Registrador:A|Saida[16]                            ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.676 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg         ; MuxMemToRegOut[26] ; clock      ;
; N/A                                     ; None                                                ; 11.647 ns  ; ControlUnit:ControlUnit|state.LSaveb               ; MuxMemToRegOut[17] ; clock      ;
; N/A                                     ; None                                                ; 11.642 ns  ; ControlUnit:ControlUnit|state.SllWriteReg          ; MuxMemToRegOut[28] ; clock      ;
; N/A                                     ; None                                                ; 11.625 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg          ; MuxMemToRegOut[17] ; clock      ;
; N/A                                     ; None                                                ; 11.611 ns  ; ControlUnit:ControlUnit|state.SraWriteReg          ; MuxMemToRegOut[2]  ; clock      ;
; N/A                                     ; None                                                ; 11.609 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg         ; MuxMemToRegOut[1]  ; clock      ;
; N/A                                     ; None                                                ; 11.603 ns  ; ControlUnit:ControlUnit|state.SravWriteReg         ; MuxMemToRegOut[28] ; clock      ;
; N/A                                     ; None                                                ; 11.602 ns  ; ControlUnit:ControlUnit|state.LSaveb               ; MuxMemToRegOut[15] ; clock      ;
; N/A                                     ; None                                                ; 11.571 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg         ; MuxMemToRegOut[23] ; clock      ;
; N/A                                     ; None                                                ; 11.569 ns  ; ControlUnit:ControlUnit|state.SllWriteReg          ; MuxMemToRegOut[19] ; clock      ;
; N/A                                     ; None                                                ; 11.566 ns  ; ControlUnit:ControlUnit|state.LSaveb               ; MuxMemToRegOut[26] ; clock      ;
; N/A                                     ; None                                                ; 11.550 ns  ; ControlUnit:ControlUnit|state.SllWriteReg          ; MuxMemToRegOut[11] ; clock      ;
; N/A                                     ; None                                                ; 11.541 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg         ; MuxMemToRegOut[4]  ; clock      ;
; N/A                                     ; None                                                ; 11.537 ns  ; ControlUnit:ControlUnit|state.LSaveh               ; MuxMemToRegOut[6]  ; clock      ;
; N/A                                     ; None                                                ; 11.530 ns  ; ControlUnit:ControlUnit|state.SravWriteReg         ; MuxMemToRegOut[19] ; clock      ;
; N/A                                     ; None                                                ; 11.526 ns  ; Registrador:B|Saida[14]                            ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.520 ns  ; ControlUnit:ControlUnit|IsControl                  ; MuxMemToRegOut[31] ; clock      ;
; N/A                                     ; None                                                ; 11.518 ns  ; ControlUnit:ControlUnit|state.SraWriteReg          ; MuxMemToRegOut[26] ; clock      ;
; N/A                                     ; None                                                ; 11.511 ns  ; ControlUnit:ControlUnit|state.SravWriteReg         ; MuxMemToRegOut[11] ; clock      ;
; N/A                                     ; None                                                ; 11.502 ns  ; ControlUnit:ControlUnit|state.SllWriteReg          ; MuxMemToRegOut[16] ; clock      ;
; N/A                                     ; None                                                ; 11.499 ns  ; ControlUnit:ControlUnit|state.LSaveh               ; MuxMemToRegOut[17] ; clock      ;
; N/A                                     ; None                                                ; 11.468 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg          ; MuxMemToRegOut[15] ; clock      ;
; N/A                                     ; None                                                ; 11.463 ns  ; ControlUnit:ControlUnit|state.SravWriteReg         ; MuxMemToRegOut[16] ; clock      ;
; N/A                                     ; None                                                ; 11.461 ns  ; ControlUnit:ControlUnit|state.LSaveb               ; MuxMemToRegOut[23] ; clock      ;
; N/A                                     ; None                                                ; 11.460 ns  ; Registrador:B|Saida[16]                            ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.458 ns  ; ControlUnit:ControlUnit|state.LSaveb               ; MuxMemToRegOut[2]  ; clock      ;
; N/A                                     ; None                                                ; 11.454 ns  ; ControlUnit:ControlUnit|state.LSaveh               ; MuxMemToRegOut[15] ; clock      ;
; N/A                                     ; None                                                ; 11.451 ns  ; ControlUnit:ControlUnit|state.SraWriteReg          ; MuxMemToRegOut[1]  ; clock      ;
; N/A                                     ; None                                                ; 11.449 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg         ; MuxMemToRegOut[28] ; clock      ;
; N/A                                     ; None                                                ; 11.418 ns  ; ControlUnit:ControlUnit|state.LSaveh               ; MuxMemToRegOut[26] ; clock      ;
; N/A                                     ; None                                                ; 11.413 ns  ; ControlUnit:ControlUnit|state.SraWriteReg          ; MuxMemToRegOut[23] ; clock      ;
; N/A                                     ; None                                                ; 11.401 ns  ; Registrador:B|Saida[17]                            ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.399 ns  ; ControlUnit:ControlUnit|state.SllWriteReg          ; MuxRegDstOut[4]    ; clock      ;
; N/A                                     ; None                                                ; 11.394 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg          ; MuxMemToRegOut[2]  ; clock      ;
; N/A                                     ; None                                                ; 11.389 ns  ; ControlUnit:ControlUnit|state.SllWriteReg          ; MuxMemToRegOut[18] ; clock      ;
; N/A                                     ; None                                                ; 11.383 ns  ; ControlUnit:ControlUnit|state.SraWriteReg          ; MuxMemToRegOut[4]  ; clock      ;
; N/A                                     ; None                                                ; 11.376 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg         ; MuxMemToRegOut[19] ; clock      ;
; N/A                                     ; None                                                ; 11.360 ns  ; ControlUnit:ControlUnit|state.SravWriteReg         ; MuxRegDstOut[4]    ; clock      ;
; N/A                                     ; None                                                ; 11.357 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg         ; MuxMemToRegOut[11] ; clock      ;
; N/A                                     ; None                                                ; 11.357 ns  ; ControlUnit:ControlUnit|state.SllWriteReg          ; MuxMemToRegOut[5]  ; clock      ;
; N/A                                     ; None                                                ; 11.350 ns  ; ControlUnit:ControlUnit|state.SravWriteReg         ; MuxMemToRegOut[18] ; clock      ;
; N/A                                     ; None                                                ; 11.339 ns  ; ControlUnit:ControlUnit|state.LSaveb               ; MuxMemToRegOut[28] ; clock      ;
; N/A                                     ; None                                                ; 11.339 ns  ; ControlUnit:ControlUnit|state.LSaveb               ; MuxMemToRegOut[1]  ; clock      ;
; N/A                                     ; None                                                ; 11.322 ns  ; ControlUnit:ControlUnit|state.SllWriteReg          ; MuxMemToRegOut[31] ; clock      ;
; N/A                                     ; None                                                ; 11.318 ns  ; ControlUnit:ControlUnit|state.SravWriteReg         ; MuxMemToRegOut[5]  ; clock      ;
; N/A                                     ; None                                                ; 11.313 ns  ; ControlUnit:ControlUnit|state.LSaveh               ; MuxMemToRegOut[23] ; clock      ;
; N/A                                     ; None                                                ; 11.310 ns  ; ControlUnit:ControlUnit|state.LSaveh               ; MuxMemToRegOut[2]  ; clock      ;
; N/A                                     ; None                                                ; 11.310 ns  ; Registrador:A|Saida[18]                            ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.309 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg         ; MuxMemToRegOut[16] ; clock      ;
; N/A                                     ; None                                                ; 11.306 ns  ; ControlUnit:ControlUnit|state.SllWriteReg          ; MuxMemToRegOut[20] ; clock      ;
; N/A                                     ; None                                                ; 11.301 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg          ; MuxMemToRegOut[26] ; clock      ;
; N/A                                     ; None                                                ; 11.297 ns  ; ControlUnit:ControlUnit|state.Lw                   ; stateout[3]        ; clock      ;
; N/A                                     ; None                                                ; 11.291 ns  ; ControlUnit:ControlUnit|state.SraWriteReg          ; MuxMemToRegOut[28] ; clock      ;
; N/A                                     ; None                                                ; 11.289 ns  ; ControlUnit:ControlUnit|state.SllWriteReg          ; MuxMemToRegOut[29] ; clock      ;
; N/A                                     ; None                                                ; 11.286 ns  ; ControlUnit:ControlUnit|state.SllWriteReg          ; MuxMemToRegOut[27] ; clock      ;
; N/A                                     ; None                                                ; 11.283 ns  ; ControlUnit:ControlUnit|state.SravWriteReg         ; MuxMemToRegOut[31] ; clock      ;
; N/A                                     ; None                                                ; 11.267 ns  ; ControlUnit:ControlUnit|state.SravWriteReg         ; MuxMemToRegOut[20] ; clock      ;
; N/A                                     ; None                                                ; 11.264 ns  ; Registrador:A|Saida[21]                            ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.252 ns  ; ControlUnit:ControlUnit|state.LSaveb               ; MuxMemToRegOut[19] ; clock      ;
; N/A                                     ; None                                                ; 11.250 ns  ; ControlUnit:ControlUnit|state.SravWriteReg         ; MuxMemToRegOut[29] ; clock      ;
; N/A                                     ; None                                                ; 11.249 ns  ; ControlUnit:ControlUnit|state.Slt                  ; MuxMemToRegOut[6]  ; clock      ;
; N/A                                     ; None                                                ; 11.247 ns  ; ControlUnit:ControlUnit|state.SravWriteReg         ; MuxMemToRegOut[27] ; clock      ;
; N/A                                     ; None                                                ; 11.247 ns  ; ControlUnit:ControlUnit|state.LSaveb               ; MuxMemToRegOut[11] ; clock      ;
; N/A                                     ; None                                                ; 11.234 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg          ; MuxMemToRegOut[1]  ; clock      ;
; N/A                                     ; None                                                ; 11.218 ns  ; ControlUnit:ControlUnit|state.SraWriteReg          ; MuxMemToRegOut[19] ; clock      ;
; N/A                                     ; None                                                ; 11.206 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg         ; MuxRegDstOut[4]    ; clock      ;
; N/A                                     ; None                                                ; 11.199 ns  ; ControlUnit:ControlUnit|state.SraWriteReg          ; MuxMemToRegOut[11] ; clock      ;
; N/A                                     ; None                                                ; 11.196 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg          ; MuxMemToRegOut[23] ; clock      ;
; N/A                                     ; None                                                ; 11.196 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg         ; MuxMemToRegOut[18] ; clock      ;
; N/A                                     ; None                                                ; 11.191 ns  ; ControlUnit:ControlUnit|state.LSaveh               ; MuxMemToRegOut[28] ; clock      ;
; N/A                                     ; None                                                ; 11.191 ns  ; ControlUnit:ControlUnit|state.LSaveh               ; MuxMemToRegOut[1]  ; clock      ;
; N/A                                     ; None                                                ; 11.189 ns  ; Registrador:B|Saida[22]                            ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 11.166 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg          ; MuxMemToRegOut[4]  ; clock      ;
; N/A                                     ; None                                                ; 11.164 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg         ; MuxMemToRegOut[5]  ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                    ;                    ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------+--------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 17 18:11:39 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PQP -c PQP --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "ControlUnit:ControlUnit|nextstate.SrlOp_2829" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SravOp_2927" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SravWriteReg_2895" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SraOp_3089" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SraWriteReg_3057" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvOp_3025" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvWriteReg_3155" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sllv_3189" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sll_3255" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sra_3123" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Srl_2863" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Srav_2961" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllOp_2993" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SrlWriteReg_2797" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead2_3489" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllWriteReg_3221" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BeqCompare_2635" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BneCompare_2571" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Slt_2765" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Decode_3683" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jr_3289" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lw_2411" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.OverflowExc_2731" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LGet_2379" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead_3715" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LGet2_2085" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BleCompare_2443" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BgtCompare_2507" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Beq_2667" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Bne_2603" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.And_3457" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jal_2149" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Rte_3323" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Start_3747" is a latch
    Warning: Node "ControlUnit:ControlUnit|MemDataReg" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Ble_2475" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Bgt_2539" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addi_3553" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lui_2245" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Break_3389" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sub_3423" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Add_3651" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jump_2181" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteJal_2117" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3521" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lui2_2213" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addiu_2699" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInPC_3355" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSaveh_2313" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSaveb_2279" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSave_2347" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInReg_3617" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Wait_3585" is a latch
    Warning: Node "ControlUnit:ControlUnit|IsControl" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 30 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector18~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr44" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.WriteJal" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr19~1" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Jump" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr19~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.Beq~0" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Jal" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.Beq~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector130~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[0]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[3]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr19~2" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[4]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector124~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[0]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[1]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector130~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr20~0" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.LGet2" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[5]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Decode" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector130~2" as buffer
Info: Clock "clock" has Internal fmax of 66.76 MHz between source register "ControlUnit:ControlUnit|nextstate.SllOp_2993" and destination register "ControlUnit:ControlUnit|state.SllOp" (period= 14.98 ns)
    Info: + Longest register to register delay is 0.618 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X7_Y12_N22; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.SllOp_2993'
        Info: 2: + IC(0.309 ns) + CELL(0.309 ns) = 0.618 ns; Loc. = LCFF_X7_Y12_N21; Fanout = 4; REG Node = 'ControlUnit:ControlUnit|state.SllOp'
        Info: Total cell delay = 0.309 ns ( 50.00 % )
        Info: Total interconnect delay = 0.309 ns ( 50.00 % )
    Info: - Smallest clock skew is -6.782 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.487 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1445; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X7_Y12_N21; Fanout = 4; REG Node = 'ControlUnit:ControlUnit|state.SllOp'
            Info: Total cell delay = 1.472 ns ( 59.19 % )
            Info: Total interconnect delay = 1.015 ns ( 40.81 % )
        Info: - Longest clock path from clock "clock" to source register is 9.269 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clock'
            Info: 2: + IC(1.444 ns) + CELL(0.712 ns) = 3.010 ns; Loc. = LCFF_X13_Y15_N25; Fanout = 12; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[3]'
            Info: 3: + IC(1.401 ns) + CELL(0.346 ns) = 4.757 ns; Loc. = LCCOMB_X13_Y14_N12; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|nextstate.Beq~0'
            Info: 4: + IC(0.542 ns) + CELL(0.053 ns) = 5.352 ns; Loc. = LCCOMB_X9_Y14_N2; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|nextstate.Beq~1'
            Info: 5: + IC(0.222 ns) + CELL(0.225 ns) = 5.799 ns; Loc. = LCCOMB_X9_Y14_N26; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit|Selector130~1'
            Info: 6: + IC(0.229 ns) + CELL(0.053 ns) = 6.081 ns; Loc. = LCCOMB_X9_Y14_N10; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector130~2'
            Info: 7: + IC(1.962 ns) + CELL(0.000 ns) = 8.043 ns; Loc. = CLKCTRL_G10; Fanout = 28; COMB Node = 'ControlUnit:ControlUnit|Selector130~2clkctrl'
            Info: 8: + IC(0.998 ns) + CELL(0.228 ns) = 9.269 ns; Loc. = LCCOMB_X7_Y12_N22; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.SllOp_2993'
            Info: Total cell delay = 2.471 ns ( 26.66 % )
            Info: Total interconnect delay = 6.798 ns ( 73.34 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "ControlUnit:ControlUnit|state.SraOp" and destination pin or register "ControlUnit:ControlUnit|nextstate.SraWriteReg_3057" for clock "clock" (Hold time is 6.014 ns)
    Info: + Largest clock skew is 6.567 ns
        Info: + Longest clock path from clock "clock" to destination register is 9.054 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clock'
            Info: 2: + IC(1.444 ns) + CELL(0.712 ns) = 3.010 ns; Loc. = LCFF_X13_Y15_N25; Fanout = 12; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[3]'
            Info: 3: + IC(1.401 ns) + CELL(0.346 ns) = 4.757 ns; Loc. = LCCOMB_X13_Y14_N12; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|nextstate.Beq~0'
            Info: 4: + IC(0.542 ns) + CELL(0.053 ns) = 5.352 ns; Loc. = LCCOMB_X9_Y14_N2; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|nextstate.Beq~1'
            Info: 5: + IC(0.222 ns) + CELL(0.225 ns) = 5.799 ns; Loc. = LCCOMB_X9_Y14_N26; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit|Selector130~1'
            Info: 6: + IC(0.229 ns) + CELL(0.053 ns) = 6.081 ns; Loc. = LCCOMB_X9_Y14_N10; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector130~2'
            Info: 7: + IC(1.962 ns) + CELL(0.000 ns) = 8.043 ns; Loc. = CLKCTRL_G10; Fanout = 28; COMB Node = 'ControlUnit:ControlUnit|Selector130~2clkctrl'
            Info: 8: + IC(0.958 ns) + CELL(0.053 ns) = 9.054 ns; Loc. = LCCOMB_X7_Y12_N14; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.SraWriteReg_3057'
            Info: Total cell delay = 2.296 ns ( 25.36 % )
            Info: Total interconnect delay = 6.758 ns ( 74.64 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.487 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1445; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X7_Y12_N7; Fanout = 5; REG Node = 'ControlUnit:ControlUnit|state.SraOp'
            Info: Total cell delay = 1.472 ns ( 59.19 % )
            Info: Total interconnect delay = 1.015 ns ( 40.81 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.459 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y12_N7; Fanout = 5; REG Node = 'ControlUnit:ControlUnit|state.SraOp'
        Info: 2: + IC(0.234 ns) + CELL(0.225 ns) = 0.459 ns; Loc. = LCCOMB_X7_Y12_N14; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.SraWriteReg_3057'
        Info: Total cell delay = 0.225 ns ( 49.02 % )
        Info: Total interconnect delay = 0.234 ns ( 50.98 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clock" to destination pin "MuxMemToRegOut[0]" through register "ControlUnit:ControlUnit|state.BleCompare~DUPLICATE" is 16.051 ns
    Info: + Longest clock path from clock "clock" to source register is 2.487 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1445; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X10_Y15_N19; Fanout = 2; REG Node = 'ControlUnit:ControlUnit|state.BleCompare~DUPLICATE'
        Info: Total cell delay = 1.472 ns ( 59.19 % )
        Info: Total interconnect delay = 1.015 ns ( 40.81 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 13.470 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y15_N19; Fanout = 2; REG Node = 'ControlUnit:ControlUnit|state.BleCompare~DUPLICATE'
        Info: 2: + IC(0.579 ns) + CELL(0.366 ns) = 0.945 ns; Loc. = LCCOMB_X14_Y15_N10; Fanout = 52; COMB Node = 'ControlUnit:ControlUnit|WideOr28~0'
        Info: 3: + IC(0.287 ns) + CELL(0.357 ns) = 1.589 ns; Loc. = LCCOMB_X14_Y15_N4; Fanout = 45; COMB Node = 'ControlUnit:ControlUnit|WideOr28~3'
        Info: 4: + IC(0.624 ns) + CELL(0.053 ns) = 2.266 ns; Loc. = LCCOMB_X14_Y14_N30; Fanout = 3; COMB Node = 'Ula32:ULA|Mux62~0'
        Info: 5: + IC(0.660 ns) + CELL(0.366 ns) = 3.292 ns; Loc. = LCCOMB_X14_Y15_N2; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[2]~3'
        Info: 6: + IC(0.221 ns) + CELL(0.154 ns) = 3.667 ns; Loc. = LCCOMB_X14_Y15_N16; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[3]~5'
        Info: 7: + IC(0.229 ns) + CELL(0.053 ns) = 3.949 ns; Loc. = LCCOMB_X14_Y15_N20; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[5]~6'
        Info: 8: + IC(0.221 ns) + CELL(0.053 ns) = 4.223 ns; Loc. = LCCOMB_X14_Y15_N24; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[7]~7'
        Info: 9: + IC(0.575 ns) + CELL(0.053 ns) = 4.851 ns; Loc. = LCCOMB_X14_Y13_N20; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[9]~8'
        Info: 10: + IC(0.230 ns) + CELL(0.053 ns) = 5.134 ns; Loc. = LCCOMB_X14_Y13_N26; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[11]~9DUPLICATE'
        Info: 11: + IC(0.220 ns) + CELL(0.053 ns) = 5.407 ns; Loc. = LCCOMB_X14_Y13_N30; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[13]~10DUPLICATE'
        Info: 12: + IC(0.223 ns) + CELL(0.053 ns) = 5.683 ns; Loc. = LCCOMB_X14_Y13_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[15]~11'
        Info: 13: + IC(0.224 ns) + CELL(0.053 ns) = 5.960 ns; Loc. = LCCOMB_X14_Y13_N4; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[17]~12'
        Info: 14: + IC(0.232 ns) + CELL(0.053 ns) = 6.245 ns; Loc. = LCCOMB_X14_Y13_N8; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[18]~13'
        Info: 15: + IC(0.216 ns) + CELL(0.225 ns) = 6.686 ns; Loc. = LCCOMB_X14_Y13_N10; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[19]~15'
        Info: 16: + IC(0.218 ns) + CELL(0.053 ns) = 6.957 ns; Loc. = LCCOMB_X14_Y13_N12; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[20]~17'
        Info: 17: + IC(0.208 ns) + CELL(0.225 ns) = 7.390 ns; Loc. = LCCOMB_X14_Y13_N2; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[21]~18'
        Info: 18: + IC(0.598 ns) + CELL(0.053 ns) = 8.041 ns; Loc. = LCCOMB_X14_Y12_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[23]~19DUPLICATE'
        Info: 19: + IC(0.225 ns) + CELL(0.053 ns) = 8.319 ns; Loc. = LCCOMB_X14_Y12_N14; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[25]~20DUPLICATE'
        Info: 20: + IC(0.230 ns) + CELL(0.053 ns) = 8.602 ns; Loc. = LCCOMB_X14_Y12_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[27]~21'
        Info: 21: + IC(0.209 ns) + CELL(0.053 ns) = 8.864 ns; Loc. = LCCOMB_X14_Y12_N20; Fanout = 6; COMB Node = 'Ula32:ULA|carry_temp[29]~22'
        Info: 22: + IC(0.232 ns) + CELL(0.053 ns) = 9.149 ns; Loc. = LCCOMB_X14_Y12_N30; Fanout = 7; COMB Node = 'Ula32:ULA|carry_temp[30]~24'
        Info: 23: + IC(0.537 ns) + CELL(0.272 ns) = 9.958 ns; Loc. = LCCOMB_X18_Y12_N6; Fanout = 9; COMB Node = 'MuxMemToReg:MuxMemToReg|Mux0~1'
        Info: 24: + IC(1.580 ns) + CELL(1.932 ns) = 13.470 ns; Loc. = PIN_H11; Fanout = 0; PIN Node = 'MuxMemToRegOut[0]'
        Info: Total cell delay = 4.692 ns ( 34.83 % )
        Info: Total interconnect delay = 8.778 ns ( 65.17 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 58 warnings
    Info: Peak virtual memory: 254 megabytes
    Info: Processing ended: Fri May 17 18:11:41 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


