// Seed: 2074436503
module module_0 (
    input wor id_0
);
  wire id_2;
  wand id_3;
  assign id_3 = -1 !=? id_2 >> 1;
endmodule
module module_1 #(
    parameter id_0  = 32'd80,
    parameter id_10 = 32'd66
) (
    output wor   _id_0,
    output uwire id_1,
    inout  tri0  id_2,
    output uwire id_3,
    input  tri0  id_4,
    input  tri1  id_5
);
  logic [id_0 : -1] id_7;
  ;
  always assign id_0 = id_4;
  module_0 modCall_1 (id_4);
  assign id_1 = id_7;
  wire id_8;
  localparam id_9 = -1, id_10 = id_4(1);
  wire [id_10 : -1] id_11;
  assign id_7 = id_7;
  wire id_12;
endmodule
