Agarwal, N., Peh, L., and Jha, N. 2009. In-network snoop ordering (INSO): Snoopy coherence on unordered interconnects. In Proceedings of the IEEE 15th International Symposium on High Performance Computer Architecture. IEEE, 67--78.
Alaghi, A., Sedghi, M., Karimi, N., Fathy, M., and Navabi, Z. 2008. Reliable NoC Architecture utilizing a robust rerouting algorithm. In Proceedings of the East-West Design and Test Conference.
Azimi, M. 2007. Integration challenges and tradeoffs for terascale architectures. Intel Tech. J. 11, 03.
Bertozzi, D. 2004. A network-on-chip architecture for gigascale systems-on-chip. IEEE Circuits Syst. Mag.
Bogdan, P., Dumitra, T., and Marculescu, R. 2007. Stochastic communication: A new paradigm for fault-tolerant networks-on-chip. VLSI Design 2007, 1--18.
Rajendra V. Boppana , Suresh Chalasani, Fault-tolerant routing with non-adaptive wormhole algorithms in mesh networks, Proceedings of the 1994 ACM/IEEE conference on Supercomputing, November 14-18, 1994, Washington, D.C.
Suresh Chalasani , Rajendra V. Boppana, Fault-Tolerant Wormhole Routing Algorithms for Mesh Networks, IEEE Transactions on Computers, v.44 n.7, p.848-864, July 1995[doi>10.1109/12.392844]
Camacho, J., Flich, J., Duato, J., Eberle, H., and Olesinski, W. 2011. A Power-Efficient Network On-Chip Topology. ACM Press, New York.
Rafael Casado , Aurelio Bermúdez , Francisco J. Quiles , José L. Sánchez , José Duato, A Protocol for Deadlock-Free Dynamic Reconfiguration in High-Speed Local Area Networks, IEEE Transactions on Parallel and Distributed Systems, v.12 n.2, p.115-132, February 2001[doi>10.1109/71.910868]
Suresh Chalasani , Rajendra V. Boppana, Communication in Multicomputers with Nonconvex Faults, IEEE Transactions on Computers, v.46 n.5, p.616-622, May 1997[doi>10.1109/12.589238]
Xuning Chen , Li-Shiuan Peh, Leakage power modeling and optimization in interconnection networks, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871531]
Ge-Ming Chiu, The Odd-Even Turn Model for Adaptive Routing, IEEE Transactions on Parallel and Distributed Systems, v.11 n.7, p.729-738, July 2000[doi>10.1109/71.877831]
José Duato, A Thory of Fault-Tolerant routing in Wormhole Networks, Proceedings of the 1994 International Conference on Parallel and Distributed Systems, p.600-607, December 19-21, 1994
David Fick , Andrew DeOrio , Gregory Chen , Valeria Bertacco , Dennis Sylvester , David Blaauw, A highly resilient routing algorithm for fault-tolerant NoCs, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Ghiribaldi, A., Ludovici, D., Favalli, M., and Bertozzi, D. 2011. System-level infrastructure for boot-time testing and configuration of networks-on-chip with programmable routing logic. In Proceedings of the IEEE/IFIP 19th International Conference on VLSI and System-on-Chip.
F. Gilabert , M. E. Gómez , S. Medardoni , D. Bertozzi, Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip, Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip, p.165-172, May 03-06, 2010[doi>10.1109/NOCS.2010.25]
Christopher J. Glass , Lionel M. Ni, The turn model for adaptive routing, Journal of the ACM (JACM), v.41 n.5, p.874-902, Sept. 1994[doi>10.1145/185675.185682]
Maria Engracia Gomez , Nils Agne Nordbotten , Jose Flich , Pedro Lopez , Antonio Robles , Jose Duato , Tor Skeie , Olav Lysne, A Routing Methodology for Achieving Fault Tolerance in Direct Networks, IEEE Transactions on Computers, v.55 n.4, p.400-415, April 2006[doi>10.1109/TC.2006.46]
Kyle C. Hale , Boris Grot , Stephen W. Keckler, Segment gating for static energy reduction in Networks-on-Chip, Proceedings of the 2nd International Workshop on Network on Chip Architectures, December 12-12, 2009, New York, New York[doi>10.1145/1645213.1645227]
Honarmand, N., Shahabi, A., and Navabi, Z. 2007. A heuristic search algorithm for re-routing of on-chip networks in the presence of faulty links and switches. In Proceedings of the IEEE East-West Design & Test Symposium. 411--416.
Intel. 2010. Real World technologies - Intel's Sandy Bridge microarchitecture.
Li Shang , Li-Shiuan Peh , Niraj K. Jha, Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks, Proceedings of the 9th International Symposium on High-Performance Computer Architecture, p.91, February 08-12, 2003
Hyungjun Kim , Pritha Ghoshal , Boris Grot , Paul V. Gratz , Daniel A. Jiménez, Reducing Network-on-Chip energy consumption through spatial locality speculation, Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip, May 01-04, 2011, Pittsburgh, Pennsylvania[doi>10.1145/1999946.1999983]
Seong-Pyo Kim , Taisook Han, Fault-tolerant wormhole routing in mesh with overlapped solid fault regions, Parallel Computing, v.23 n.13, p.1937-1962, Dec. 15, 1997[doi>10.1016/S0167-8191(97)00093-8]
Lee, J.-G., Shin, W., Kim, S.-J., and Jung, E.-G. 2010. A performance/energy analysis and optimization of multi-core architectures with voltage scaling techniques. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. E93-A, 6, 1215--1225.
Seung Eun Lee , Nader Bagherzadeh, A variable frequency link for a power-aware network-on-chip (NoC), Integration, the VLSI Journal, v.42 n.4, p.479-485, September, 2009[doi>10.1016/j.vlsi.2009.01.002]
Feihui Li , Guangyu Chen , Mahmut Kandemir , Ibrahim Kolcu, Profile-driven energy reduction in network-on-chips, ACM SIGPLAN Notices, v.42 n.6, June 2007[doi>10.1145/1273442.1250779]
G. M. Link , N. Vijaykrishnan, Hotspot Prevention Through Runtime Reconfiguration in Network-On-Chip, Proceedings of the conference on Design, Automation and Test in Europe, p.648-649, March 07-11, 2005[doi>10.1109/DATE.2005.176]
P. Lotfi-Kamran , A. M. Rahmani , M. Daneshtalab , A. Afzali-Kusha , Z. Navabi, EDXY - A low cost congestion-aware routing algorithm for network-on-chips, Journal of Systems Architecture: the EUROMICRO Journal, v.56 n.7, p.256-264, July, 2010[doi>10.1016/j.sysarc.2010.05.002]
Milo M. K. Martin , Daniel J. Sorin , Anastassia Ailamaki , Alaa R. Alameldeen , Ross M. Dickson , Carl J. Mauer , Kevin E. Moore , Manoj Plakal , Mark D. Hill , David H. Wood, Timestamp snooping: an approach for extending SMPs, ACM SIGPLAN Notices, v.35 n.11, p.25-36, Nov. 2000[doi>10.1145/356989.356992]
Milo M. K. Martin , Mark D. Hill , David A. Wood, Token coherence: decoupling performance and correctness, ACM SIGARCH Computer Architecture News, v.31 n.2, May 2003[doi>10.1145/871656.859640]
Hiroki Matsutani , Michihiro Koibuchi , Daihan Wang , Hideharu Amano, Run-time power gating of on-chip routers using look-ahead routing, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea
Hiroki Matsutani , Michihiro Koibuchi , Daisuke Ikebuchi , Kimiyoshi Usami , Hiroshi Nakamura , Hideharu Amano, Ultra Fine-Grained Run-Time Power Gating of On-chip Routers for CMPs, Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip, p.61-68, May 03-06, 2010[doi>10.1109/NOCS.2010.16]
Aline Mello , Leonel Tedesco , Ney Calazans , Fernando Moraes, Virtual channels in networks on chip: implementation and evaluation on hermes NoC, Proceedings of the 18th annual symposium on Integrated circuits and system design, September 04-07, 2005, Florianolpolis, Brazil[doi>10.1145/1081081.1081128]
Nikitovic, M. and Brorsson, M. 2007. Adaptive shutdown scheduling strategies in chip-multiprocessor platforms for future mobile terminals. CiteSeerX 10.1.1.9.1634.
Erland Nilsson , Mikael Millberg , Johnny Oberg , Axel Jantsch, Load Distribution with the Proximity Congestion Awareness in a Network on Chip, Proceedings of the conference on Design, Automation and Test in Europe, p.11126, March 03-07, 2003
Timothy Mark Pinkston , Ruoming Pang , José Duato, Deadlock-Free Dynamic Reconfiguration Schemes for Increased Network Dependability, IEEE Transactions on Parallel and Distributed Systems, v.14 n.8, p.780-794, August 2003[doi>10.1109/TPDS.2003.1225057]
Pirretti, M., Link, G., Brooks, R., Vijaykrishnan, N., Kandemir, M., and Irwin, M. 2004. Fault tolerant algorithms for network-on-chip interconnect. In Proceedings of the IEEE Annual Symposium on VLSI. 46--51.
Michael Powell , Se-Hyun Yang , Babak Falsafi , Kaushik Roy , T. N. Vijaykumar, Gated-Vdd: a circuit technique to reduce leakage in deep-submicron cache memories, Proceedings of the 2000 international symposium on Low power electronics and design, p.90-95, July 25-27, 2000, Rapallo, Italy[doi>10.1145/344166.344526]
Antonio Robles-Gómez , Aurelio Bermúdez , Rafael Casado , Åshild Grønstad Solheim, Deadlock-Free Dynamic Network Reconfiguration Based on Close Up*/Down* Graphs, Proceedings of the 14th international Euro-Par conference on Parallel Processing, August 26-29, 2008, Las Palmas de Gran Canaria, Spain[doi>10.1007/978-3-540-85451-7_101]
Rodrigo, S. 2010. PhD thesis. Universidad Politècnica de Valencia.
S. Rodrigo , J. Flich , A. Roca , S. Medardoni , D. Bertozzi , J. Camacho , F. Silla , J. Duato, Addressing Manufacturing Challenges with Cost-Efficient Fault Tolerant Routing, Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip, p.25-32, May 03-06, 2010[doi>10.1109/NOCS.2010.12]
Ciprian Seiculescu , Srinivasan Murali , Luca Benini , Giovanni De Micheli, NoC topology synthesis for supporting shutdown of voltage islands in SoCs, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630121]
Frank Olaf Sem-Jacobsen , Samuel Rodrigo , Tor Skeie, iFDOR: dynamic rerouting on-chip, Proceedings of the Fifth International Workshop on Interconnection Network Architecture: On-Chip, Multi-Chip, p.11-14, January 23-23, 2011, Heraklion, Greece[doi>10.1145/1930037.1930041]
Tor Skeie , Frank Olaf Sem-Jacobsen , Samuel Rodrigo , José Flich , Davide Bertozzi , Simone Medardoni, Flexible DOR routing for virtualization of multicore chips, Proceedings of the 11th international conference on System-on-chip, p.73-76, October 05-07, 2009, Tampere, Finland
Åshild Grønstad Solheim , Olav Lysne , Tor Skeie, RecTOR: A New and Efficient Method for Dynamic Network Reconfiguration, Proceedings of the 15th International Euro-Par Conference on Parallel Processing, August 25-28, 2009, Delft, The Netherlands[doi>10.1007/978-3-642-03869-3_97]
Mikkel Bystrup Stensgaard , Jens Sparsø, ReNoC: A Network-on-Chip Architecture with Reconfigurable Topology, Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip, p.55-64, April 07-10, 2008
Po-Han Wang , Yen-Ming Chen , Chia-Lin Yang , Yu-Jung Cheng, A Predictive Shutdown Technique for GPU Shader Processors, IEEE Computer Architecture Letters, v.8 n.1, p.9-12, January 2009[doi>10.1109/L-CA.2009.1]
Jie Wu, A Fault-Tolerant and Deadlock-Free Routing Protocol in 2D Meshes Based on Odd-Even Turn Model, IEEE Transactions on Computers, v.52 n.9, p.1154-1169, September 2003[doi>10.1109/TC.2003.1228511]
