(* ProofUartwrite.v -- the whole-function WP for xv6's uartwrite() at
   XV6_REV 163d39b.

     void uartwrite(int uid, char buf[], int n) {
       struct uart *u = &uarts[uid];
       int i = 0;
       while (i < n) {
         sleep_prepare(u);
         acquire(&u->tx_lock);
         if (ReadReg(u, LSR) & LSR_TX_IDLE) {
           WriteReg(u, THR, buf[i]);
           release(&u->tx_lock);
           i += 1;
         } else {
           release(&u->tx_lock);
           sleep();
         }
       }
     }

   ONE PROOF, PARAMETRIC IN THE PORT.  163d39b's uartwrite takes a port index
   and reaches everything through `&uarts[uid]`: the lock is the FIELD
   [UartTxInv.a_tx_lock_at i], the sleep channel is the ELEMENT
   ([UartsFields.uart_f_chan i], the same address as [uart_f_base i]), and the
   MMIO window is the word `uarts[uid].base`, LOADED once per turn inside the
   critical section ([SpecUartPutc.uart_base_word i] is what says what it
   holds).  gcc keeps the element pointer in s4 AND s5, the lock pointer in
   s2, the count in s3, the buffer in s6 and the index in s1; s7 is gone, and
   with it two frame slots.

   THE SHAPE.  [tx_lock] is a SPINLOCK, taken and released INSIDE the byte
   loop, and the park happens with NOTHING held.  Three consequences, and they
   are the whole design:

   - NOTHING LINEAR CROSSES THE LOOP'S BACK EDGE that the park could
     invalidate.  What rides the loop is the register/frame state, the
     read-only buffer, the caller's pid cell, and -- since lane OUT-FUPD --
     the RESIDUE OF THE CALLER'S JUSTIFICATION CHAIN, [WpUart.out_chain] over
     [drop i] of the message.  It IS linear, and the park is what forces it
     into the Löb-guarded turn's premises rather than the ambient context;
     but the park invalidates nothing about it, because a chain claims
     nothing about the machine.  Still no [locked], no [tx_res], no
     [arm_pay].
     The critical section is entirely inside one turn: acquire mints
     [arm_pay 0 eb pj], release spends it, and the level is back at 0 before
     [sleep] is even reached (which is what makes the park legal at all --
     sched() demands noff = 0 here, i.e. no lock held).

   - THE THR STORE IS LICENSED BY THE WRITER'S OWN LSR POLL, three
     instructions earlier ([UAcc.wp_uart_lsr_read_ea_s_sconf_at] hands back
     [⌜lsr_thre_clear bt = false⌝ -∗ uart_out_lb γu l] and the [c.beqz] at
     +0x60 is taken exactly when THRE is clear).  Both the poll and the store
     address off a4, which is what the `ld a4,0(s4)` at +0x54 just loaded.
     ProofUartPutc.v is the worked instance of the same load / poll / store
     run.

   - THE JUSTIFICATION IS A CHAIN AND NOT ONE SHIFT.  uartwrite drops the
     lock between bytes, so another hart's bytes really can be accepted
     between two of ours; a single view shift over the whole message would
     be unsound.  The caller brings [WpUart.out_chain prt (f <$> seq 0 n) Φ],
     one link per byte, the loop invariant carries [drop i] of it
     ([uw_drop_S] peels this byte's link, [uw_drop_all] says the residue is
     empty at the end), and the post is the payload [Φ].

   CONTROL FLOW.  The loop is ROTATED: the head is +0x48 and the test is at
   +0x44, reached from BOTH arms (from the park arm with [i] unchanged, from
   the byte arm with [S i]).

     entry --blez a2--> +0x8c ret                      (n = 0: no frame at all)
           \--n>0--> prologue, setup --c.j--> +0x48
     +0x48 sleep_prepare; acquire; load base; poll LSR; c.beqz
             | THRE clear : +0x3a release, +0x40 sleep, fall to +0x44
             |              +0x44 bge i,n : i < n, so FALL -> +0x48  (SAME i)
             \ THRE set   : +0x62..+0x70 push the byte, release, i += 1
                            +0x76 c.j -> +0x44
                            +0x44 bge (S i),n : = n -> TAKEN -> +0x78 (exit)
                                                < n -> FALL  -> +0x48  (S i)

   So ONE iLoeb at +0x48 for the unbounded park at a fixed [i] ([uw_one]),
   nested inside a [nat] INDUCTION on the bytes remaining ([uw_iter], on [k]
   with [i + S k = n] -- the [S] matters, the head is only ever entered with
   at least one byte left).

   EVERYTHING IS SHRINK-WRAPPED ONTO THE n > 0 PATH: the `blez a2` is the
   FIRST instruction, so the [n = 0] arm is a bare `ret` at +0x8c and the
   eight callee-saved spills (ra, s0-s6) all happen on the other side of it.
   The frame is EIGHT slots and every one of them is written.

   THE INDEX.  [cpu_own_eb_agree] at level 0 with the contract's [eb = true]
   pins the entry index to [true].  It stays [true] for the whole loop except
   between acquire's return and release's call, where it is the literal
   [false] and every leaf is a [wp_next_off_intro].  Every other leaf yields a
   fresh hart, so [cpu_own] is moved with [cpu_own_transport] before each
   callee and the two loop continuations are anchored at the function's entry
   hart [CID0].

   A functor over ACQUIRE / RELEASE / SLEEP / SLEEP_PREPARE / UART. *)
From Stdlib Require Import ZArith Lia List.
From stdpp Require Import gmap list bitvector.definitions.
From iris.proofmode Require Import proofmode.
From iris.program_logic Require Import language weakestpre lifting.
From iris.base_logic.lib Require Import ghost_var invariants gen_heap.
Require Import SailStdpp.ConcurrencyInterface SailStdpp.ConcurrencyInterfaceBuiltins SailStdpp.ConcurrencyInterfaceTypes SailStdpp.Operators_mwords.
Require Import SailStdpp.Base SailStdpp.TypeCasts SailStdpp.Values SailStdpp.MachineWord.
Require Import RiscvLang RiscvPtsto.
Require Import RiscvModelBytes.
Require Import RegFile.
Require Import InstrBytes WpMmodeLeafBase.
Require Import RiscvExtras.
Require Import StackOwn CalleeSaved KernelText.
Require Import IntrDefs.
Require Import HartTp WpNext.
Require Import WpSconfAlu WpSconfMem WpSconfCtl WpSconfBtype WpSmodeIntr.
Require Import WpLock ProcGeom CpuOwn.
Require Import DevModel WpUart.
Require Import Xv6Cameras.
Require Import SpecUart WpSconfUartAccess.
Require Import PowerBoot.      (* [pa_of_z] *)
Require Import UartsFields.
Require Import UartTxInv.
Require Import SpecUartPutc.   (* [uart_base_word]: the .data word the MMIO
                                  address is LOADED from *)
Require Import SchedCtx.
Require Import FdSlots.
Require Import SpecAcquire SpecRelease SpecSleep SpecSleepPrepare.
Require Import CodeUartwrite.
Require Import SpecUartwrite.
From Kernel Require KernelSyms.
Require Import Riscv.rv64d_types Riscv.rv64d Riscv.riscv_extras.
Require Import ProcAvail.
Require Import Xv6G.   (* the ghost-state bundle; see its header *)
Require Import TsoCtx.
Import Defs.
Local Open Scope Z_scope.

Set Printing Depth 40.

Local Notation Rra  := (mword_of_int 1 : mword 5).
Local Notation Rs0  := (mword_of_int 8 : mword 5).
Local Notation Rs1  := (mword_of_int 9 : mword 5).
Local Notation Ra0  := (mword_of_int 10 : mword 5).
Local Notation Ra1  := (mword_of_int 11 : mword 5).
Local Notation Ra2  := (mword_of_int 12 : mword 5).
Local Notation Ra4  := (mword_of_int 14 : mword 5).
Local Notation Ra5  := (mword_of_int 15 : mword 5).
Local Notation Rs2  := (mword_of_int 18 : mword 5).
Local Notation Rs3  := (mword_of_int 19 : mword 5).
Local Notation Rs4  := (mword_of_int 20 : mword 5).
Local Notation Rs5  := (mword_of_int 21 : mword 5).
Local Notation Rs6  := (mword_of_int 22 : mword 5).
Local Notation Rs7  := (mword_of_int 23 : mword 5).
Local Notation Rs8  := (mword_of_int 24 : mword 5).
Local Notation Rs9  := (mword_of_int 25 : mword 5).
Local Notation Rs10 := (mword_of_int 26 : mword 5).
Local Notation Rs11 := (mword_of_int 27 : mword 5).


(* ===================================================================== *)
(*  Pure helpers.                                                         *)
(* ===================================================================== *)

(* the [+0(reg)] displacement.  NOT [vm_compute]-able any more: the port is
   abstract, so the goal carries a variable and [vm_compute] does not fail on
   one -- it does not return (durable-notes). *)
Lemma uw_addv_0 (x : mword 64) :
  add_vec x (sign_extend' 64 (mword_of_int 0 : mword 12)) = x.
Proof. apply bv_add_0_r. vm_compute. reflexivity. Qed.

(* THE FRAME IS EIGHT SLOTS ([c.addi16sp sp,-64] at +0x04, [caddi16sp_imm
   60]) and every one is written: ra, s0, s1, s2, s3, s4, s5, s6.  A
   [c.sdsp]/[c.ldsp] displacement off the pushed sp names slot [8 - imm6]
   counted down from the ENTRY sp. *)
Lemma uw_slot_bridge `{XI : CurCtx} (X : mword 64) (o : mword 64) (k : nat) :
  add_vec (mword_of_int (- (8 * Z.of_nat 8%nat))) o = mword_of_int (- (8 * Z.of_nat k)) ->
  add_vec (pa_stk X 8%nat) o = pa_stk X k.
Proof.
  intro H. unfold pa_stk, add_vec_int. rewrite add_vec_assoc H. reflexivity.
Qed.

(* the signed comparisons, on literal counts (pipewrite's [pw_geb_s0]). *)
Lemma uw_sint_moi (a : Z) : (- 2 ^ 63 <= a < 2 ^ 63)%Z ->
  sint (mword_of_int a : mword 64) = a.
Proof.
  intro Ha.
  assert (Hhm : bv_half_modulus (MachineWord.MachineWord.Z_idx 64) = 2 ^ 63)
    by (vm_compute; reflexivity).
  change (sint ?x) with (bv_swrap 64 (bv_unsigned x)).
  rewrite moi64_unsigned bv_swrap_wrap.
  apply bv_swrap_small. rewrite Hhm. lia.
Qed.

(* the [blez a2] at +0x00 *)
Lemma uw_geb_s0 (b : Z) : (- 2 ^ 63 <= b < 2 ^ 63)%Z ->
  zopz0zKzJ_s (zero_reg : mword 64) (mword_of_int b : mword 64) = Z.geb 0 b.
Proof.
  intro Hb. unfold zopz0zKzJ_s.
  assert (Hz : sint (zero_reg : mword 64) = 0%Z) by (vm_compute; reflexivity).
  rewrite Hz (uw_sint_moi b Hb). reflexivity.
Qed.

(* THE LOOP TEST IS A TWO-REGISTER [bge s1,s3] (+0x44). *)
Lemma uw_geb_nn (a b : Z) :
  (- 2 ^ 63 <= a < 2 ^ 63)%Z -> (- 2 ^ 63 <= b < 2 ^ 63)%Z ->
  zopz0zKzJ_s (mword_of_int a : mword 64) (mword_of_int b : mword 64) = Z.geb a b.
Proof.
  intros Ha Hb. unfold zopz0zKzJ_s.
  rewrite (uw_sint_moi a Ha) (uw_sint_moi b Hb). reflexivity.
Qed.

(* the byte an [lbu] leaves in a register, read back by the [sb] that follows:
   the low 8 bits of the zero extension are the byte. *)
Lemma uw_sub8_zext (b : mword 8) :
  (autocast (T := mword) (subrange_vec_dec (zero_extend' 64 b : mword 64)
     (Z.sub (Z.mul 1 8) 1) 0) : mword 8) = b.
Proof.
  apply bv_eq. rewrite autocast_id.
  unfold subrange_vec_dec, to_word_idx,
         MachineWord.MachineWord.slice.
  rewrite bv_extract_unsigned.
  cbv [zero_extend' Operators_mwords.zero_extend Operators_mwords.extz_vec
       MachineWord.MachineWord.zero_extend].
  rewrite bv_zero_extend_unsigned; [| first [ done | vm_compute; discriminate | lia ] ].
  change (MachineWord.MachineWord.Z_idx 0) with 0%N.
  change (Z.of_N 0) with 0%Z. rewrite Z.shiftr_0_r.
  change (MachineWord.MachineWord.Z_idx (Z.sub (Z.mul 1 8) 1 - 0 + 1)) with 8%N.
  apply bv_wrap_small. apply bv_unsigned_in_range.
Qed.

Lemma uw_zero_reg_add (x : mword 64) : add_vec zero_reg x = x.
Proof. apply add_vec_zero_l. Qed.

(* [pa_add p 0] is [p]: the cursor at entry is the buffer base itself. *)
Lemma uw_pa_add_0 (p : mword 64) : pa_add p 0%nat = p.
Proof. unfold pa_add, add_vec_int. apply bv_add_0_r. vm_compute. reflexivity. Qed.

(* the byte address is computed as [add a5,s6,s1] -- base PLUS INDEX, both
   held in registers -- so this is the bridge the +0x62 leaf's [wval] wants. *)
Lemma uw_pa_add_n (p : mword 64) (k : nat) :
  add_vec p (mword_of_int (Z.of_nat k)) = pa_add p k.
Proof. reflexivity. Qed.

(* a5's compressed-register index (the [c.beqz] at +0x60) *)
Lemma uw_cr7 : creg2reg_idx (Cregidx (mword_of_int 7)) = Regidx (mword_of_int 15 : mword 5).
Proof. vm_compute. reflexivity. Qed.

(* ---- the [c.addiw s1,s1,1] at +0x74 ---------------------------------- *)
Lemma uw_wrap32 (z : Z) : bv_wrap 32 z = z mod 4294967296.
Proof. unfold bv_wrap, bv_modulus. reflexivity. Qed.

Lemma uw_wrap64 (z : Z) : bv_wrap 64 z = z mod 18446744073709551616.
Proof. unfold bv_wrap, bv_modulus. reflexivity. Qed.

Lemma uw_addiw_p1 (i : nat) : (Z.of_nat i + 1 < 2 ^ 31)%Z ->
  sign_extend' 64 (subrange_vec_dec
     (add_vec (mword_of_int (Z.of_nat i) : mword 64)
              (sign_extend' 64 (sign_extend' 12 (mword_of_int 1 : mword 6)))) 31 0)
  = (mword_of_int (Z.of_nat (S i)) : mword 64).
Proof.
  intro H31.
  assert (H231 : (2 ^ 31 = 2147483648)%Z) by (vm_compute; reflexivity).
  rewrite H231 in H31.
  assert (HSi : Z.of_nat (S i) = (Z.of_nat i + 1)%Z) by lia.
  assert (E : (subrange_vec_dec
                 (add_vec (mword_of_int (Z.of_nat i) : mword 64)
                    (sign_extend' 64 (sign_extend' 12 (mword_of_int 1 : mword 6)))) 31 0 : mword 32)
              = (mword_of_int (Z.of_nat i + 1) : mword 32)).
  { apply bv_eq. rewrite subrange_31_0_unsigned add_vec64_unsigned moi64_unsigned.
    assert (Hp1c : bv_unsigned (sign_extend' 64 (sign_extend' 12 (mword_of_int 1 : mword 6)) : mword 64)
                   = 1%Z)
      by (vm_compute; reflexivity).
    rewrite Hp1c moi32_unsigned uw_wrap32 !uw_wrap64.
    rewrite (Z.mod_small (Z.of_nat i) 18446744073709551616); [| lia].
    rewrite (Z.mod_small (Z.of_nat i + 1) 18446744073709551616); [| lia].
    reflexivity. }
  rewrite E HSi. apply bv_eq.
  rewrite (sext64_moi32_unsigned (Z.of_nat i + 1) ltac:(lia)).
  rewrite moi64_unsigned uw_wrap64. symmetry. apply Z.mod_small. lia.
Qed.

(* ===================================================================== *)
(*  THE INDEX ARITHMETIC.  Everything the prologue computes out of a0 is   *)
(*  a closed function of the port, so each step is one [destruct i] and a  *)
(*  [vm_compute].  Proved here, outside the WP script, so the script       *)
(*  itself never splits on the port.                                      *)
(* ===================================================================== *)
Section UartwriteIdx.
Local Open Scope Z_scope.

(* +0x1c  slli a5,a0,2 *)
Lemma uwx_slli2 (prt : uart_id) :
  shift_bits_left (mword_of_int (uart_index prt) : mword 64)
    (subrange_vec_dec (mword_of_int 2 : mword 6) (Z.sub log2_xlen 1) 0)
  = mword_of_int (4 * uart_index prt).
Proof. destruct prt; apply bv_eq; vm_compute; reflexivity. Qed.

(* +0x20  c.add a5,a0 *)
Lemma uwx_add5 (prt : uart_id) :
  add_vec (mword_of_int (4 * uart_index prt) : mword 64)
          (mword_of_int (uart_index prt) : mword 64)
  = mword_of_int (5 * uart_index prt).
Proof. destruct prt; apply bv_eq; vm_compute; reflexivity. Qed.

(* +0x22  c.slli a5,3 *)
Lemma uwx_slli3 (prt : uart_id) :
  shift_bits_left (mword_of_int (5 * uart_index prt) : mword 64)
    (subrange_vec_dec (mword_of_int 3 : mword 6) (Z.sub log2_xlen 1) 0)
  = mword_of_int (uart_stride * uart_index prt).
Proof. destruct prt; apply bv_eq; vm_compute; reflexivity. Qed.

(* +0x2c  add s5,s2,a5 -- the ELEMENT *)
Lemma uwx_elt (prt : uart_id) :
  add_vec (mword_of_int KernelSyms.uarts : mword 64)
          (mword_of_int (uart_stride * uart_index prt) : mword 64)
  = mword_of_int (uart_f_base prt).
Proof.
  unfold uart_f_base, uart_elt.
  destruct prt; apply bv_eq; vm_compute; reflexivity.
Qed.

(* +0x30  addi a5,a5,16 *)
Lemma uwx_add16 (prt : uart_id) :
  add_vec (mword_of_int (uart_stride * uart_index prt) : mword 64)
          (sign_extend' 64 (sign_extend' 12 (mword_of_int 16 : mword 6)))
  = mword_of_int (uart_stride * uart_index prt + 16).
Proof. destruct prt; apply bv_eq; vm_compute; reflexivity. Qed.

(* +0x32  c.add s2,a5 -- the LOCK FIELD *)
Lemma uwx_lock (prt : uart_id) :
  add_vec (mword_of_int KernelSyms.uarts : mword 64)
          (mword_of_int (uart_stride * uart_index prt + 16) : mword 64)
  = a_tx_lock_at prt.
Proof.
  unfold a_tx_lock_at, uart_f_lock, uart_elt.
  destruct prt; apply bv_eq; vm_compute; reflexivity.
Qed.

(* the [auipc]/[addi] pair that materialises [uarts] itself *)
Lemma uwx_uarts :
  add_vec (add_vec (mword_of_int (KernelSyms.uartwrite + 0x24) : mword 64)
                   (auipc_off (mword_of_int 10 : mword 20)))
          (sign_extend' 64 (mword_of_int 2478 : mword 12))
  = (mword_of_int KernelSyms.uarts : mword 64).
Proof. apply bv_eq; vm_compute; reflexivity. Qed.

(* [c.mv] writes [add_vec zero_reg x] *)
Lemma uwx_zadd_elt (prt : uart_id) :
  add_vec zero_reg (mword_of_int (uart_f_base prt) : mword 64)
  = (mword_of_int (uart_f_base prt) : mword 64).
Proof.
  unfold uart_f_base, uart_elt.
  destruct prt; apply bv_eq; vm_compute; reflexivity.
Qed.

Lemma uwx_zadd_lock (prt : uart_id) :
  add_vec zero_reg (a_tx_lock_at prt) = a_tx_lock_at prt.
Proof.
  unfold a_tx_lock_at, uart_f_lock, uart_elt.
  destruct prt; apply bv_eq; vm_compute; reflexivity.
Qed.

(* THE SLEEP CHANNEL IS NOT NULL.  sleep_prepare's panic arm compares a0
   against zero, and pre-bump the channel was the CONCRETE symbol `&tx_chan`
   so an inline [vm_compute] closed it.  It is `&uarts[uid]` now: at an
   abstract port the address is an OPEN term and handing THAT to the VM
   unfolds the bitvector library on something with no normal form (measured:
   40 GB of RSS and climbing).  Name the fact, [destruct] once inside it, and
   the WP script never computes over the port at all. *)
Lemma uwx_chan_nz (prt : uart_id) :
  eq_vec (mword_of_int (uart_f_base prt) : mword 64) (zero_reg : mword 64) = false.
Proof.
  unfold uart_f_base, uart_elt.
  destruct prt; vm_compute; reflexivity.
Qed.

(* the loaded [base] word IS the port's MMIO window, and +0x58's / +0x6a's
   displacements name the LSR and the THR off it *)
Lemma uwx_pa0 (prt : uart_id) : (Z_to_bv 64 (uart_base prt) : mword 64) = uart_pa prt 0.
Proof. destruct prt; reflexivity. Qed.

Lemma uwx_pa5 (prt : uart_id) :
  add_vec (uart_pa prt 0) (sign_extend' 64 (mword_of_int 5 : mword 12)) = uart_pa prt 5.
Proof. destruct prt; apply bv_eq; vm_compute; reflexivity. Qed.

(* the element's [base] field, as the [ld a4,0(s4)] at +0x54 names it *)
Lemma uwx_fbase (prt : uart_id) :
  add_vec (mword_of_int (uart_f_base prt) : mword 64)
          (sign_extend' 64 (mword_of_int 0 : mword 12))
  = pa_of_z (uart_f_base prt).
Proof. apply uw_addv_0. Qed.

End UartwriteIdx.

(* ------------------------------------------------------------------ *)
(*  The two register-state predicates.  HART-FREE (no tp conjunct:      *)
(*  [HartTp.tp_pin] pins tp to whichever hart owns the register file).   *)
(* ------------------------------------------------------------------ *)
(* WHAT THE LOOP KEEPS IN REGISTERS: the index and the count (s1, s3), the
   lock FIELD (s2), the ELEMENT twice -- once as the poll/store base that
   `ld a4,0(s4)` reads through (s4) and once as the sleep channel (s5) -- and
   the buffer base (s6).  s0 is dead after the prologue and comes back off
   the frame; s7 is not used at all now, so it rides through untouched. *)
Definition uw_loop_regs (prt : uart_id) (m0 M : regfile) (spd buf : mword 64) (n i : nat) : Prop :=
  M !!! Regidx csp_rs1 = spd /\
  M !!! Regidx Rs1 = (mword_of_int (Z.of_nat i) : mword 64) /\
  M !!! Regidx Rs2 = a_tx_lock_at prt /\
  M !!! Regidx Rs3 = (mword_of_int (Z.of_nat n) : mword 64) /\
  M !!! Regidx Rs4 = (mword_of_int (uart_f_base prt) : mword 64) /\
  M !!! Regidx Rs5 = (mword_of_int (uart_f_base prt) : mword 64) /\
  M !!! Regidx Rs6 = buf /\
  M !!! Regidx Rs7 = m0 !!! Regidx Rs7 /\
  M !!! Regidx Rs8 = m0 !!! Regidx Rs8 /\
  M !!! Regidx Rs9 = m0 !!! Regidx Rs9 /\
  M !!! Regidx Rs10 = m0 !!! Regidx Rs10 /\
  M !!! Regidx Rs11 = m0 !!! Regidx Rs11.

(* ...and what the epilogue needs: the stack pointer, plus the five
   callee-saved registers this function never touches (s7..s11).  Everything
   else is read back out of the frame. *)
Definition uw_tail_regs (m0 M : regfile) (spd : mword 64) : Prop :=
  M !!! Regidx csp_rs1 = spd /\
  M !!! Regidx Rs7 = m0 !!! Regidx Rs7 /\
  M !!! Regidx Rs8 = m0 !!! Regidx Rs8 /\
  M !!! Regidx Rs9 = m0 !!! Regidx Rs9 /\
  M !!! Regidx Rs10 = m0 !!! Regidx Rs10 /\
  M !!! Regidx Rs11 = m0 !!! Regidx Rs11.

Lemma uw_loop_regs_cs (prt : uart_id) (m0 M M' : regfile) (spd buf : mword 64) (n i : nat) :
  callee_saved M M' ->
  uw_loop_regs prt m0 M spd buf n i -> uw_loop_regs prt m0 M' spd buf n i.
Proof.
  intros Hcs (H1 & H9 & H18 & H19 & H20 & H21 & H22 & H23 & H24 & H25 & H26 & H27).
  unfold uw_loop_regs.
  repeat first
    [ split
    | rewrite (callee_saved_lookup Hcs csp_rs1 ltac:(vm_compute; reflexivity))
    | rewrite (callee_saved_lookup Hcs (mword_of_int 9) ltac:(vm_compute; reflexivity))
    | rewrite (callee_saved_lookup Hcs (mword_of_int 18) ltac:(vm_compute; reflexivity))
    | rewrite (callee_saved_lookup Hcs (mword_of_int 19) ltac:(vm_compute; reflexivity))
    | rewrite (callee_saved_lookup Hcs (mword_of_int 20) ltac:(vm_compute; reflexivity))
    | rewrite (callee_saved_lookup Hcs (mword_of_int 21) ltac:(vm_compute; reflexivity))
    | rewrite (callee_saved_lookup Hcs (mword_of_int 22) ltac:(vm_compute; reflexivity))
    | rewrite (callee_saved_lookup Hcs (mword_of_int 23) ltac:(vm_compute; reflexivity))
    | rewrite (callee_saved_lookup Hcs (mword_of_int 24) ltac:(vm_compute; reflexivity))
    | rewrite (callee_saved_lookup Hcs (mword_of_int 25) ltac:(vm_compute; reflexivity))
    | rewrite (callee_saved_lookup Hcs (mword_of_int 26) ltac:(vm_compute; reflexivity))
    | rewrite (callee_saved_lookup Hcs (mword_of_int 27) ltac:(vm_compute; reflexivity))
    | assumption ].
Qed.

(* the accumulated output claim, and its one-byte step. *)
Definition uw_bytes (f : nat -> bv 8) (i : nat) : list (bv 8) := f <$> seq 0 i.

Lemma uw_bytes_snoc (f : nat -> bv 8) (i : nat) :
  uw_bytes f (S i) = (uw_bytes f i ++ [f i])%list.
Proof. rewrite /uw_bytes seq_S fmap_app. reflexivity. Qed.

(* THE LOOP'S RESIDUE (lane OUT-FUPD, F3).  The justification chain the
   caller supplies runs over the WHOLE message; what the loop carries at
   index [i] is the chain over what it has NOT yet pushed, [drop i].  These
   two are the only facts the invariant needs: the head of the residue is
   this byte's link, and at [i = n] the residue is empty and the chain IS
   its payload. *)
Lemma uw_drop_S (f : nat -> bv 8) (n i : nat) :
  (i < n)%nat ->
  drop i (uw_bytes f n) = (f i :: drop (S i) (uw_bytes f n))%list.
Proof.
  intros Hin. apply drop_S. rewrite /uw_bytes list_lookup_fmap.
  rewrite (lookup_seq_lt 0 n i Hin). reflexivity.
Qed.

Lemma uw_drop_all (f : nat -> bv 8) (n : nat) : drop n (uw_bytes f n) = [].
Proof.
  apply drop_ge. rewrite /uw_bytes length_fmap length_seq. lia.
Qed.

(* ===================================================================== *)

Section UwProps.
  Context `{!riscvGS Σ, !xv6G Σ, !bioslotG Σ, !fdslotG Σ, !irefslotG Σ, !pavG Σ, !wchG Σ}.
  Context `{GEN : RiscvLang.GenId}.


  (* ra/s0/s1/s2/s3/s4/s5/s6 -- ALL EIGHT saved in the prologue, on the
     n > 0 path only (the [blez] is the function's FIRST instruction, so the
     n = 0 path never builds a frame at all).  Every slot of the eight-slot
     frame is written; there is no padding slot any more. *)
  Definition uw_saved `{XI : CurCtx} (sp0 : mword 64) (m0 : regfile) : iProp Σ :=
    (pa_stk sp0 1 ↦₈[KT1] (m0 !!! Regidx Rra) ∗
     pa_stk sp0 2 ↦₈[KT1] (m0 !!! Regidx Rs0) ∗
     pa_stk sp0 3 ↦₈[KT1] (m0 !!! Regidx Rs1) ∗
     pa_stk sp0 4 ↦₈[KT1] (m0 !!! Regidx Rs2) ∗
     pa_stk sp0 5 ↦₈[KT1] (m0 !!! Regidx Rs3) ∗
     pa_stk sp0 6 ↦₈[KT1] (m0 !!! Regidx Rs4) ∗
     pa_stk sp0 7 ↦₈[KT1] (m0 !!! Regidx Rs5) ∗
     pa_stk sp0 8 ↦₈[KT1] (m0 !!! Regidx Rs6))%I.

  Lemma uw_frame_stack_own `{XI : CurCtx} sp0 m0 :
    uw_saved sp0 m0 -∗ stack_own (KTR := KT1) sp0 8.
  Proof using .
    iIntros "(H1 & H2 & H3 & H4 & H5 & H6 & H7 & H8)".
    rewrite (stack_own_slots (KTR := KT1)). cbn [seq].
    iSplitL "H1"; [by iExists _|]. iSplitL "H2"; [by iExists _|].
    iSplitL "H3"; [by iExists _|]. iSplitL "H4"; [by iExists _|].
    iSplitL "H5"; [by iExists _|]. iSplitL "H6"; [by iExists _|].
    iSplitL "H7"; [by iExists _|]. iSplitL "H8"; [by iExists _|]. done.
  Qed.

  Definition uw_buf `{XI : CurCtx} (buf : mword 64) (dq : dfrac) (f : nat -> bv 8) (n : nat) : iProp Σ :=
    ([∗ list] k0 ∈ seq 0 n, (pa_add buf k0) ↦ₘ[KT1]{dq} f k0)%I.

  Definition uw_full `{XI : CurCtx} (sp0 : mword 64) (m0 : regfile) : iProp Σ :=
    (uw_saved sp0 m0)%I.

  (* ------------------------------------------------------------------ *)
  (*  The joins, each a [wp_next] at an explicit anchor.                  *)
  (*                                                                      *)
  (*  THE LOOP HEAD IS +0x48 (the [c.mv a0,s5] that sets up               *)
  (*  sleep_prepare's argument), NOT the loop TEST: gcc rotated the loop,  *)
  (*  so the test [bge s1,s3] sits at +0x44 and is reached from two places *)
  (*  with two DIFFERENT indices (from +0x76 with [S i] after a byte, and  *)
  (*  from sleep's return with [i] unchanged).  Handling +0x44 inline in   *)
  (*  each arm is therefore right; only +0x48 is a real join.              *)
  (* ------------------------------------------------------------------ *)

  (* the byte loop's back edge: another byte went out, and there is at least
     one more to go, so control is at +0x48 again with the index bumped *)
  Definition uw_next_cont `{CID0 : CpuId} `{XI : CurCtx} (prt : uart_id) (γu : uart_names)
      (j : nat) (m0 : regfile) (av : nat) (eb : bool)
      (sp0 buf : mword 64) (n : nat) (f : nat -> bv 8) (dq : dfrac)
      (pidv : mword 32) (dqp : dfrac) (Φ : iProp Σ) (i : nat) (lks : gset string) : iProp Σ :=
    (wp_next (CID0 := CID0) true (proc_addr j) (fun (CID : CpuId) =>
       ∀ M' : regfile,
       ⌜ (S i < n)%nat ⌝ -∗
       ⌜ uw_loop_regs prt m0 M' (pa_stk sp0 8) buf n (S i) ⌝ -∗
       sie_cap_gpr KT1 M' (av - 8)%nat true (proc_addr j) -∗
       cpu_own 0%nat eb (proc_addr j) true lks -∗
       pc_is (mword_of_int (KernelSyms.uartwrite + 0x48)) -∗
       p_pid (proc_addr j) ↦₄{dqp} pidv -∗
       out_chain prt (S gen_id) (drop (S i) (uw_bytes f n)) Φ -∗
       uw_full sp0 m0 -∗ uw_buf buf dq f n -∗
       mWP (Loop : expr riscv_lang)))%I.

  (* the loop's exit: [i = n], control at the eight restores *)
  Definition uw_exit_cont `{CID0 : CpuId} `{XI : CurCtx} (prt : uart_id) (γu : uart_names)
      (j : nat) (m0 : regfile) (av : nat) (eb : bool)
      (sp0 buf : mword 64) (n : nat) (f : nat -> bv 8) (dq : dfrac)
      (pidv : mword 32) (dqp : dfrac) (Φ : iProp Σ) (lks : gset string) : iProp Σ :=
    (wp_next (CID0 := CID0) true (proc_addr j) (fun (CID : CpuId) =>
       ∀ M' : regfile,
       ⌜ uw_loop_regs prt m0 M' (pa_stk sp0 8) buf n n ⌝ -∗
       sie_cap_gpr KT1 M' (av - 8)%nat true (proc_addr j) -∗
       cpu_own 0%nat eb (proc_addr j) true lks -∗
       pc_is (mword_of_int (KernelSyms.uartwrite + 0x78)) -∗
       p_pid (proc_addr j) ↦₄{dqp} pidv -∗
       Φ -∗
       uw_full sp0 m0 -∗ uw_buf buf dq f n -∗
       mWP (Loop : expr riscv_lang)))%I.

  (* the loop head at +0x48, ENTERED at whatever hart the last park landed on *)
  Definition uw_head `{CID0 : CpuId} `{XI : CurCtx} (prt : uart_id) (γu : uart_names)
      (j : nat) (m0 : regfile) (av : nat) (eb : bool)
      (sp0 buf : mword 64) (n : nat) (f : nat -> bv 8) (dq : dfrac)
      (pidv : mword 32) (dqp : dfrac) (Φ : iProp Σ) (i : nat) (lks : gset string) : iProp Σ :=
    (wp_next (CID0 := CID0) true (proc_addr j) (fun (CID : CpuId) =>
       ∀ M : regfile,
       ⌜ uw_loop_regs prt m0 M (pa_stk sp0 8) buf n i ⌝ -∗
       sie_cap_gpr KT1 M (av - 8)%nat true (proc_addr j) -∗
       cpu_own 0%nat eb (proc_addr j) true lks -∗
       pc_is (mword_of_int (KernelSyms.uartwrite + 0x48)) -∗
       p_pid (proc_addr j) ↦₄{dqp} pidv -∗
       out_chain prt (S gen_id) (drop i (uw_bytes f n)) Φ -∗
       uw_full sp0 m0 -∗ uw_buf buf dq f n -∗
       uw_exit_cont (CID0 := CID0) prt γu j m0 av eb sp0 buf n f dq pidv dqp Φ lks -∗
       mWP (Loop : expr riscv_lang)))%I.

  (* the tail's own continuation: uartwrite's postcondition, at ANY hart *)
  Definition uw_ret `{CID0 : CpuId} `{XI : CurCtx} (γu : uart_names)
      (j : nat) (m0 : regfile) (av : nat) (eb : bool)
      (Φ : iProp Σ) (Rbuf : iProp Σ) (pidv : mword 32) (dqp : dfrac) (lks : gset string) : iProp Σ :=
    (wp_next (CID0 := CID0) true (proc_addr j) (fun (CID : CpuId) =>
       ∀ mf : regfile,
         ⌜ callee_saved m0 mf ⌝ -∗
         sie_cap_gpr KT1 mf av true (proc_addr j) -∗
         cpu_own 0%nat eb (proc_addr j) true lks -∗
         pc_is (ret_pc (m0 !!! Regidx Rra)) -∗
         Rbuf -∗
         p_pid (proc_addr j) ↦₄{dqp} pidv -∗
         Φ -∗
         mWP (Loop : expr riscv_lang)))%I.

End UwProps.
(* ===================================================================== *)

Module UartwriteProof (Acquire : ACQUIRE) (Release : RELEASE) (Sleep : SLEEP)
                      (SleepPrepare : SLEEP_PREPARE) (Uart : UART) : UARTWRITE.

Module UAcc := UartAccessProof Uart.

Local Ltac reg_neq :=
  lazymatch goal with |- ?a <> ?b =>
    tryif unify a b then fail else (vm_compute; discriminate) end.
Local Ltac nz := vm_compute; discriminate.
Local Ltac pcw := apply bv_eq; vm_compute; reflexivity.

(* THE LOCK'S RANK IS THE PORT'S, AND [lkbelow] CANNOT COMPUTE IT.
   163d39b names each port's transmit lock after the port ("uart0"/"uart1",
   [UartTxInv.uart_lock_name]), and the two sit at the SAME rank 17
   (LockRank.v) -- deliberately, so that holding one and taking the other is
   refuted.  At an abstract port [lock_rank (uart_lock_name prt)] is a stuck
   match, so [lkbelow]'s [vm_compute; lia] has nothing to decide; this lemma
   does the [destruct] once and [lkuart] dispatches on the shape. *)
Lemma uw_below_uart (prt : uart_id) (S : gset string) :
  locks_below S "proc" -> locks_below S (uart_lock_name prt).
Proof.
  destruct prt; intro H;
    [ apply (locks_below_mono S "proc" "uart0" H)
    | apply (locks_below_mono S "proc" "uart1" H) ]; vm_compute; lia.
Qed.

Local Ltac lkuart :=
  first
    [ lazymatch goal with
      | [ |- locks_below ?S (uart_lock_name ?p) ] => apply (uw_below_uart p S); lkbelow
      end
    | lkbelow ].

Section UwBodies.
  Context `{!riscvGS Σ, !xv6G Σ, !bioslotG Σ, !fdslotG Σ, !irefslotG Σ, !pavG Σ, !wchG Σ}.

  (* [rget m k] at a NON-tp index is the plain map lookup ([rget_ne]). *)
  Local Ltac rgne :=
    rewrite rget_ne;
    [ | let H1 := fresh in let H2 := fresh in
        intro H1; injection H1 as H2; vm_compute in H2; congruence ].

  (* ------------------------------------------------------------------ *)
  (*  The epilogue: +0x78 -> return.  Reached only from the loop exit --   *)
  (*  the n = 0 path never gets a frame.                                  *)
  (* ------------------------------------------------------------------ *)
  Lemma uw_tail `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx} (CID0 : CPU)
      (γu : uart_names)
      (j : nat) (m0 M : regfile) (av : nat) (eb : bool) (sp0 : mword 64)
      (Φ : iProp Σ) (Rbuf : iProp Σ) (pidv : mword 32) (dqp : dfrac) (lks : gset string) :
    let pj := proc_addr j in
    uw_tail_regs m0 M (pa_stk sp0 8) ->
    m0 !!! Regidx csp_rs1 = sp0 ->
    (uartwrite_stack <= av)%nat ->
    eb = true ->
    (true = false \/ pj = zero_reg -> (CID : CPU) = CID0) ->
    kernel_text -∗
    sie_cap_gpr KT1 M (av - 8)%nat true pj -∗
    cpu_own 0%nat eb pj true lks -∗
    pc_is (mword_of_int (KernelSyms.uartwrite + 0x78)) -∗
    p_pid pj ↦₄{dqp} pidv -∗
    Φ -∗
    uw_saved sp0 m0 -∗
    Rbuf -∗
    uw_ret (CID0 := CID0) γu j m0 av eb Φ Rbuf pidv dqp lks -∗
    mWP (Loop : expr riscv_lang).
  Proof using .
    intros pj Hregs Hsp0 Hav Heb Hanch. subst eb.
    destruct Hregs as (Hsp & H23 & H24 & H25 & H26 & H27).
    iIntros "#Ht Hcg Hcnt Hpc Hpid Hch Hsv Hbuf Hcont".
    set (spd := pa_stk sp0 8%nat).
    iDestruct "Hsv" as "(H1 & H2 & H3 & H4 & H5 & H6 & H7 & H8)".
    assert (Hb1 : add_vec spd (zero_extend' 64 (concat_vec (mword_of_int 7 : mword 6) ('b"000"))) = pa_stk sp0 1)
      by (apply uw_slot_bridge; pcw).
    assert (Hb2 : add_vec spd (zero_extend' 64 (concat_vec (mword_of_int 6 : mword 6) ('b"000"))) = pa_stk sp0 2)
      by (apply uw_slot_bridge; pcw).
    assert (Hb3 : add_vec spd (zero_extend' 64 (concat_vec (mword_of_int 5 : mword 6) ('b"000"))) = pa_stk sp0 3)
      by (apply uw_slot_bridge; pcw).
    assert (Hb4 : add_vec spd (zero_extend' 64 (concat_vec (mword_of_int 4 : mword 6) ('b"000"))) = pa_stk sp0 4)
      by (apply uw_slot_bridge; pcw).
    assert (Hb5 : add_vec spd (zero_extend' 64 (concat_vec (mword_of_int 3 : mword 6) ('b"000"))) = pa_stk sp0 5)
      by (apply uw_slot_bridge; pcw).
    assert (Hb6 : add_vec spd (zero_extend' 64 (concat_vec (mword_of_int 2 : mword 6) ('b"000"))) = pa_stk sp0 6)
      by (apply uw_slot_bridge; pcw).
    assert (Hb7 : add_vec spd (zero_extend' 64 (concat_vec (mword_of_int 1 : mword 6) ('b"000"))) = pa_stk sp0 7)
      by (apply uw_slot_bridge; pcw).
    assert (Hb8 : add_vec spd (zero_extend' 64 (concat_vec (mword_of_int 0 : mword 6) ('b"000"))) = pa_stk sp0 8)
      by (apply uw_slot_bridge; pcw).
    assert (P7a : add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x78) : mword 64) 2 = mword_of_int (KernelSyms.uartwrite + 0x7a)) by pcw.
    assert (P7c : add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x7a) : mword 64) 2 = mword_of_int (KernelSyms.uartwrite + 0x7c)) by pcw.
    assert (P7e : add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x7c) : mword 64) 2 = mword_of_int (KernelSyms.uartwrite + 0x7e)) by pcw.
    assert (P80 : add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x7e) : mword 64) 2 = mword_of_int (KernelSyms.uartwrite + 0x80)) by pcw.
    assert (P82 : add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x80) : mword 64) 2 = mword_of_int (KernelSyms.uartwrite + 0x82)) by pcw.
    assert (P84 : add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x82) : mword 64) 2 = mword_of_int (KernelSyms.uartwrite + 0x84)) by pcw.
    assert (P86 : add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x84) : mword 64) 2 = mword_of_int (KernelSyms.uartwrite + 0x86)) by pcw.
    assert (P88 : add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x86) : mword 64) 2 = mword_of_int (KernelSyms.uartwrite + 0x88)) by pcw.
    assert (P8a : add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x88) : mword 64) 2 = mword_of_int (KernelSyms.uartwrite + 0x8a)) by pcw.
    (* +0x78  c.ldsp ra,56(sp) *)
    iApply (wp_cldsp_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x78)) (mword_of_int 7 : mword 6) Rra
              M (av - 8)%nat (m0 !!! Regidx Rra) true (dqm := DfracOwn 1)
              ltac:(nz) ltac:(rdok) with "Hcg Hpc [] [H1]").
    { iApply (uwi_78 with "Ht"). }
    { iEval (rewrite Hsp Hb1). iExact "H1". }
    iIntros (CIDe1 Hse1) "Hcg Hpc H1". iEval (rewrite Hsp Hb1) in "H1".
    set (E1 := <[Regidx Rra := regval_into_reg (m0 !!! Regidx Rra)]> M).
    change (<[Regidx Rra := regval_into_reg (m0 !!! Regidx Rra)]> M) with E1.
    assert (HE1sp : E1 !!! Regidx csp_rs1 = spd) by (rewrite /E1 upd_ne; [exact Hsp | reg_neq]).
    iEval (rewrite P7a) in "Hpc".
    (* +0x7a  c.ldsp s0,48(sp) *)
    iApply (wp_cldsp_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x7a)) (mword_of_int 6 : mword 6) Rs0
              E1 (av - 8)%nat (m0 !!! Regidx Rs0) true (dqm := DfracOwn 1)
              ltac:(nz) ltac:(rdok) with "Hcg Hpc [] [H2]").
    { iApply (uwi_7a with "Ht"). }
    { iEval (rewrite HE1sp Hb2). iExact "H2". }
    iIntros (CIDe2 Hse2) "Hcg Hpc H2". iEval (rewrite HE1sp Hb2) in "H2".
    set (E2 := <[Regidx Rs0 := regval_into_reg (m0 !!! Regidx Rs0)]> E1).
    change (<[Regidx Rs0 := regval_into_reg (m0 !!! Regidx Rs0)]> E1) with E2.
    assert (HE2sp : E2 !!! Regidx csp_rs1 = spd) by (rewrite /E2 upd_ne; [exact HE1sp | reg_neq]).
    iEval (rewrite P7c) in "Hpc".
    (* +0x7c  c.ldsp s1,40(sp) *)
    iApply (wp_cldsp_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x7c)) (mword_of_int 5 : mword 6) Rs1
              E2 (av - 8)%nat (m0 !!! Regidx Rs1) true (dqm := DfracOwn 1)
              ltac:(nz) ltac:(rdok) with "Hcg Hpc [] [H3]").
    { iApply (uwi_7c with "Ht"). }
    { iEval (rewrite HE2sp Hb3). iExact "H3". }
    iIntros (CIDe3 Hse3) "Hcg Hpc H3". iEval (rewrite HE2sp Hb3) in "H3".
    set (E3 := <[Regidx Rs1 := regval_into_reg (m0 !!! Regidx Rs1)]> E2).
    change (<[Regidx Rs1 := regval_into_reg (m0 !!! Regidx Rs1)]> E2) with E3.
    assert (HE3sp : E3 !!! Regidx csp_rs1 = spd) by (rewrite /E3 upd_ne; [exact HE2sp | reg_neq]).
    iEval (rewrite P7e) in "Hpc".
    (* +0x7e  c.ldsp s2,32(sp) *)
    iApply (wp_cldsp_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x7e)) (mword_of_int 4 : mword 6) Rs2
              E3 (av - 8)%nat (m0 !!! Regidx Rs2) true (dqm := DfracOwn 1)
              ltac:(nz) ltac:(rdok) with "Hcg Hpc [] [H4]").
    { iApply (uwi_7e with "Ht"). }
    { iEval (rewrite HE3sp Hb4). iExact "H4". }
    iIntros (CIDe4 Hse4) "Hcg Hpc H4". iEval (rewrite HE3sp Hb4) in "H4".
    set (E4 := <[Regidx Rs2 := regval_into_reg (m0 !!! Regidx Rs2)]> E3).
    change (<[Regidx Rs2 := regval_into_reg (m0 !!! Regidx Rs2)]> E3) with E4.
    assert (HE4sp : E4 !!! Regidx csp_rs1 = spd) by (rewrite /E4 upd_ne; [exact HE3sp | reg_neq]).
    iEval (rewrite P80) in "Hpc".
    (* +0x80  c.ldsp s3,24(sp) *)
    iApply (wp_cldsp_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x80)) (mword_of_int 3 : mword 6) Rs3
              E4 (av - 8)%nat (m0 !!! Regidx Rs3) true (dqm := DfracOwn 1)
              ltac:(nz) ltac:(rdok) with "Hcg Hpc [] [H5]").
    { iApply (uwi_80 with "Ht"). }
    { iEval (rewrite HE4sp Hb5). iExact "H5". }
    iIntros (CIDe5 Hse5) "Hcg Hpc H5". iEval (rewrite HE4sp Hb5) in "H5".
    set (E5 := <[Regidx Rs3 := regval_into_reg (m0 !!! Regidx Rs3)]> E4).
    change (<[Regidx Rs3 := regval_into_reg (m0 !!! Regidx Rs3)]> E4) with E5.
    assert (HE5sp : E5 !!! Regidx csp_rs1 = spd) by (rewrite /E5 upd_ne; [exact HE4sp | reg_neq]).
    iEval (rewrite P82) in "Hpc".
    (* +0x82  c.ldsp s4,16(sp) *)
    iApply (wp_cldsp_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x82)) (mword_of_int 2 : mword 6) Rs4
              E5 (av - 8)%nat (m0 !!! Regidx Rs4) true (dqm := DfracOwn 1)
              ltac:(nz) ltac:(rdok) with "Hcg Hpc [] [H6]").
    { iApply (uwi_82 with "Ht"). }
    { iEval (rewrite HE5sp Hb6). iExact "H6". }
    iIntros (CIDe6 Hse6) "Hcg Hpc H6". iEval (rewrite HE5sp Hb6) in "H6".
    set (E6 := <[Regidx Rs4 := regval_into_reg (m0 !!! Regidx Rs4)]> E5).
    change (<[Regidx Rs4 := regval_into_reg (m0 !!! Regidx Rs4)]> E5) with E6.
    assert (HE6sp : E6 !!! Regidx csp_rs1 = spd) by (rewrite /E6 upd_ne; [exact HE5sp | reg_neq]).
    iEval (rewrite P84) in "Hpc".
    (* +0x84  c.ldsp s5,8(sp) *)
    iApply (wp_cldsp_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x84)) (mword_of_int 1 : mword 6) Rs5
              E6 (av - 8)%nat (m0 !!! Regidx Rs5) true (dqm := DfracOwn 1)
              ltac:(nz) ltac:(rdok) with "Hcg Hpc [] [H7]").
    { iApply (uwi_84 with "Ht"). }
    { iEval (rewrite HE6sp Hb7). iExact "H7". }
    iIntros (CIDe7 Hse7) "Hcg Hpc H7". iEval (rewrite HE6sp Hb7) in "H7".
    set (E7 := <[Regidx Rs5 := regval_into_reg (m0 !!! Regidx Rs5)]> E6).
    change (<[Regidx Rs5 := regval_into_reg (m0 !!! Regidx Rs5)]> E6) with E7.
    assert (HE7sp : E7 !!! Regidx csp_rs1 = spd) by (rewrite /E7 upd_ne; [exact HE6sp | reg_neq]).
    iEval (rewrite P86) in "Hpc".
    (* +0x86  c.ldsp s6,0(sp) *)
    iApply (wp_cldsp_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x86)) (mword_of_int 0 : mword 6) Rs6
              E7 (av - 8)%nat (m0 !!! Regidx Rs6) true (dqm := DfracOwn 1)
              ltac:(nz) ltac:(rdok) with "Hcg Hpc [] [H8]").
    { iApply (uwi_86 with "Ht"). }
    { iEval (rewrite HE7sp Hb8). iExact "H8". }
    iIntros (CIDe8 Hse8) "Hcg Hpc H8". iEval (rewrite HE7sp Hb8) in "H8".
    set (E8 := <[Regidx Rs6 := regval_into_reg (m0 !!! Regidx Rs6)]> E7).
    change (<[Regidx Rs6 := regval_into_reg (m0 !!! Regidx Rs6)]> E7) with E8.
    assert (HE8sp : E8 !!! Regidx csp_rs1 = spd) by (rewrite /E8 upd_ne; [exact HE7sp | reg_neq]).
    iEval (rewrite P88) in "Hpc".
    (* +0x88  c.addi16sp sp,64 -- the frame pop *)
    iAssert (uw_saved sp0 m0) with "[H1 H2 H3 H4 H5 H6 H7 H8]" as "Hsv".
    { rewrite /uw_saved. iFrame "H1 H2 H3 H4 H5 H6 H7 H8". }
    iAssert (stack_own (KTR := KT1) sp0 8) with "[Hsv]" as "Hframe".
    { iApply (uw_frame_stack_own sp0 m0 with "Hsv"). }
    assert (Hpopv : add_vec (E8 !!! Regidx csp_rs1)
                      (sign_extend' 64 (caddi16sp_imm (mword_of_int 4 : mword 6))) = sp0).
    { rewrite HE8sp /spd. unfold pa_stk, add_vec_int. rewrite add_vec_assoc.
      rewrite (_ : add_vec (mword_of_int (- (8 * Z.of_nat 8%nat)) : mword 64)
                     (sign_extend' 64 (caddi16sp_imm (mword_of_int 4 : mword 6)))
                   = (mword_of_int 0 : mword 64)); [| pcw].
      apply bv_add_0_r. vm_compute. reflexivity. }
    assert (Hpop : E8 !!! Regidx csp_rs1
                   = pa_stk (add_vec (E8 !!! Regidx csp_rs1)
                       (sign_extend' 64 (caddi16sp_imm (mword_of_int 4 : mword 6)))) 8%nat)
      by (rewrite Hpopv HE8sp; reflexivity).
    iEval (rewrite -Hpopv) in "Hframe".
    iApply (wp_caddi16sp_pop_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x88)) (mword_of_int 4 : mword 6)
              E8 (av - 8)%nat 8%nat true Hpop with "Hcg Hpc [] Hframe").
    { iApply (uwi_88 with "Ht"). }
    iIntros (CIDe10 Hse10) "Hcg Hpc".
    assert (Hav8 : ((av - 8) + 8)%nat = av) by (lia).
    iEval (rewrite Hav8) in "Hcg".
    set (E10 := <[Regidx csp_rs1 := regval_into_reg
        (add_vec (E8 !!! Regidx csp_rs1) (sign_extend' 64 (caddi16sp_imm (mword_of_int 4 : mword 6))))]> E8).
    change (<[Regidx csp_rs1 := regval_into_reg
        (add_vec (E8 !!! Regidx csp_rs1) (sign_extend' 64 (caddi16sp_imm (mword_of_int 4 : mword 6))))]> E8) with E10.
    iEval (rewrite P8a) in "Hpc".
    (* +0x8a  c.ret *)
    assert (HE10ra : E10 !!! Regidx Rra = m0 !!! Regidx Rra).
    { rewrite /E10 upd_ne; [| reg_neq]. rewrite /E8 upd_ne; [| reg_neq].
      rewrite /E7 upd_ne; [| reg_neq]. rewrite /E6 upd_ne; [| reg_neq].
      rewrite /E5 upd_ne; [| reg_neq]. rewrite /E4 upd_ne; [| reg_neq].
      rewrite /E3 upd_ne; [| reg_neq]. rewrite /E2 upd_ne; [| reg_neq].
      rewrite /E1 upd_eq. reflexivity. }
    iApply (wp_cret_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x8a)) Rra E10 av true ltac:(nz)
              with "Hcg Hpc []").
    { iApply (uwi_8a with "Ht"). }
    iIntros (CIDe11 Hse11) "Hcg Hpc". iEval (rgne) in "Hpc".
    iEval (rewrite HE10ra) in "Hpc".
    (* ---- callee_saved m0 E10 ---- *)
    assert (HE10sp : E10 !!! Regidx csp_rs1 = m0 !!! Regidx csp_rs1)
      by (rewrite /E10 upd_eq; unfold regval_into_reg; rewrite Hpopv; symmetry; exact Hsp0).
    assert (HE10s0 : E10 !!! Regidx Rs0 = m0 !!! Regidx Rs0).
    { rewrite /E10 upd_ne; [| reg_neq]. rewrite /E8 upd_ne; [| reg_neq].
      rewrite /E7 upd_ne; [| reg_neq]. rewrite /E6 upd_ne; [| reg_neq].
      rewrite /E5 upd_ne; [| reg_neq]. rewrite /E4 upd_ne; [| reg_neq].
      rewrite /E3 upd_ne; [| reg_neq]. rewrite /E2 upd_eq. reflexivity. }
    assert (HE10s1 : E10 !!! Regidx Rs1 = m0 !!! Regidx Rs1).
    { rewrite /E10 upd_ne; [| reg_neq]. rewrite /E8 upd_ne; [| reg_neq].
      rewrite /E7 upd_ne; [| reg_neq]. rewrite /E6 upd_ne; [| reg_neq].
      rewrite /E5 upd_ne; [| reg_neq]. rewrite /E4 upd_ne; [| reg_neq].
      rewrite /E3 upd_eq. reflexivity. }
    assert (HE10s2 : E10 !!! Regidx Rs2 = m0 !!! Regidx Rs2).
    { rewrite /E10 upd_ne; [| reg_neq]. rewrite /E8 upd_ne; [| reg_neq].
      rewrite /E7 upd_ne; [| reg_neq]. rewrite /E6 upd_ne; [| reg_neq].
      rewrite /E5 upd_ne; [| reg_neq]. rewrite /E4 upd_eq. reflexivity. }
    assert (HE10s3 : E10 !!! Regidx Rs3 = m0 !!! Regidx Rs3).
    { rewrite /E10 upd_ne; [| reg_neq]. rewrite /E8 upd_ne; [| reg_neq].
      rewrite /E7 upd_ne; [| reg_neq]. rewrite /E6 upd_ne; [| reg_neq].
      rewrite /E5 upd_eq. reflexivity. }
    assert (HE10s4 : E10 !!! Regidx Rs4 = m0 !!! Regidx Rs4).
    { rewrite /E10 upd_ne; [| reg_neq]. rewrite /E8 upd_ne; [| reg_neq].
      rewrite /E7 upd_ne; [| reg_neq]. rewrite /E6 upd_eq. reflexivity. }
    assert (HE10s5 : E10 !!! Regidx Rs5 = m0 !!! Regidx Rs5).
    { rewrite /E10 upd_ne; [| reg_neq]. rewrite /E8 upd_ne; [| reg_neq].
      rewrite /E7 upd_eq. reflexivity. }
    assert (HE10s6 : E10 !!! Regidx Rs6 = m0 !!! Regidx Rs6).
    { rewrite /E10 upd_ne; [| reg_neq]. rewrite /E8 upd_eq. reflexivity. }
    assert (Hthr : forall r : mword 5,
                     r <> csp_rs1 -> r <> Rra -> r <> Rs0 -> r <> Rs1 -> r <> Rs2 ->
                     r <> Rs3 -> r <> Rs4 -> r <> Rs5 -> r <> Rs6 ->
                     E10 !!! Regidx r = M !!! Regidx r).
    { intros r N2 N1 N8 N9 N18 N19 N20 N21 N22.
      rewrite /E10 upd_ne; [| congruence]. rewrite /E8 upd_ne; [| congruence].
      rewrite /E7 upd_ne; [| congruence]. rewrite /E6 upd_ne; [| congruence].
      rewrite /E5 upd_ne; [| congruence]. rewrite /E4 upd_ne; [| congruence].
      rewrite /E3 upd_ne; [| congruence]. rewrite /E2 upd_ne; [| congruence].
      rewrite /E1 upd_ne; [| congruence]. reflexivity. }
    iDestruct (cpu_own_transport CID CIDe11 0 true pj true ltac:(wp_next_chain)
                 with "Hcnt") as "Hcnt".
    rewrite /uw_ret.
    iSpecialize ("Hcont" $! CIDe11 with "[%]"); [wp_next_chain|].
    iApply ("Hcont" $! E10 with "[%] Hcg Hcnt Hpc Hbuf Hpid Hch").
    unfold callee_saved.
    split; [exact HE10sp|].
    split; [exact HE10s0|].
    split; [exact HE10s1|].
    split; [exact HE10s2|].
    split; [exact HE10s3|].
    split; [exact HE10s4|].
    split; [exact HE10s5|].
    split; [exact HE10s6|].
    split; [rewrite (Hthr (mword_of_int 23) ltac:(reg_neq) ltac:(reg_neq) ltac:(reg_neq)
                       ltac:(reg_neq) ltac:(reg_neq) ltac:(reg_neq) ltac:(reg_neq)
                       ltac:(reg_neq) ltac:(reg_neq)); exact H23|].
    split; [rewrite (Hthr (mword_of_int 24) ltac:(reg_neq) ltac:(reg_neq) ltac:(reg_neq)
                       ltac:(reg_neq) ltac:(reg_neq) ltac:(reg_neq) ltac:(reg_neq)
                       ltac:(reg_neq) ltac:(reg_neq)); exact H24|].
    split; [rewrite (Hthr (mword_of_int 25) ltac:(reg_neq) ltac:(reg_neq) ltac:(reg_neq)
                       ltac:(reg_neq) ltac:(reg_neq) ltac:(reg_neq) ltac:(reg_neq)
                       ltac:(reg_neq) ltac:(reg_neq)); exact H25|].
    split; [rewrite (Hthr (mword_of_int 26) ltac:(reg_neq) ltac:(reg_neq) ltac:(reg_neq)
                       ltac:(reg_neq) ltac:(reg_neq) ltac:(reg_neq) ltac:(reg_neq)
                       ltac:(reg_neq) ltac:(reg_neq)); exact H26|].
    rewrite (Hthr (mword_of_int 27) ltac:(reg_neq) ltac:(reg_neq) ltac:(reg_neq)
               ltac:(reg_neq) ltac:(reg_neq) ltac:(reg_neq) ltac:(reg_neq)
               ltac:(reg_neq) ltac:(reg_neq)). exact H27.
  Qed.

  (* ------------------------------------------------------------------ *)
  (*  ONE HEAD ENTRY at +0x48, with the park's iLoeb inside.              *)
  (* ------------------------------------------------------------------ *)
  Lemma uw_one `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx} (CID0 : CPU)
      (prt : uart_id) (γl : gname) (γu : uart_names)
      (γs : list gname) (j : nat) (γlp : gname)
      (m0 M : regfile) (av : nat) (eb : bool)
      (sp0 buf : mword 64) (n : nat) (f : nat -> bv 8) (dq : dfrac)
      (pidv : mword 32) (dqp : dfrac) (Φ : iProp Σ) (i : nat) (lks : gset string) :
    let pj := proc_addr j in
    (i < n)%nat ->
    (Z.of_nat n < 2 ^ 31)%Z ->
    (j < NPROC)%nat -> γs !! j = Some γlp ->
    (uartwrite_stack <= av)%nat ->
    eb = true ->
    (true = false \/ pj = zero_reg -> (CID : CPU) = CID0) ->
    uw_loop_regs prt m0 M (pa_stk sp0 8) buf n i ->
    (* THE LOWEST RANK IN THE TURN'S CONE: "proc" (11), reached by
       sleep_prepare AND sleep, both of which run before the acquire
       against the unchanged [lks] -- see SpecUartwrite.v.  The acquire
       call (at "uart", 15) widens this with [locks_below_mono]. *)
    locks_below lks "proc" ->
    kernel_text -∗ uart_inv prt γu -∗ uart_base_word prt -∗
    is_txlock_at prt γl γu -∗ procs_inv γs -∗
    sie_cap_gpr KT1 M (av - 8)%nat true pj -∗
    cpu_own 0%nat eb pj true lks -∗
    pc_is (mword_of_int (KernelSyms.uartwrite + 0x48)) -∗
    p_pid pj ↦₄{dqp} pidv -∗
    out_chain prt (S gen_id) (drop i (uw_bytes f n)) Φ -∗
    uw_full sp0 m0 -∗ uw_buf buf dq f n -∗
    ( uw_next_cont (CID0 := CID0) prt γu j m0 av eb sp0 buf n f dq pidv dqp Φ i lks
      ∧ uw_exit_cont (CID0 := CID0) prt γu j m0 av eb sp0 buf n f dq pidv dqp Φ lks ) -∗
    mWP (Loop : expr riscv_lang).
  Proof using .
    intros pj Hin Hn31 Hj Hjlp Hav Heb Hanch Hregs Hfresh. subst eb.
    assert (H231 : (2 ^ 31 = 2147483648)%Z) by (vm_compute; reflexivity).
    assert (H263 : (2 ^ 63 = 9223372036854775808)%Z) by (vm_compute; reflexivity).
    rewrite H231 in Hn31.
    iIntros "#Ht #Huinv #Hbw #Htxl #Hpinv".
    iIntros "Hcg Hcnt Hpc Hpid Hch Hfull Hbuf Hcont".
    iDestruct (is_txlock_at_lock with "Htxl") as "#Hlk".
    iDestruct (is_txlock_at_dlab with "Htxl") as "#Hdlab".
    assert (P3c : add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x3a) : mword 64) 2 = mword_of_int (KernelSyms.uartwrite + 0x3c)) by pcw.
    assert (P40 : ret_pc (add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x3c) : mword 64) 4) = mword_of_int (KernelSyms.uartwrite + 0x40)) by pcw.
    assert (P44 : ret_pc (add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x40) : mword 64) 4) = mword_of_int (KernelSyms.uartwrite + 0x44)) by pcw.
    assert (P48 : add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x44) : mword 64) 4 = mword_of_int (KernelSyms.uartwrite + 0x48)) by pcw.
    assert (P4a : add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x48) : mword 64) 2 = mword_of_int (KernelSyms.uartwrite + 0x4a)) by pcw.
    assert (P4e : ret_pc (add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x4a) : mword 64) 4) = mword_of_int (KernelSyms.uartwrite + 0x4e)) by pcw.
    assert (P50 : add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x4e) : mword 64) 2 = mword_of_int (KernelSyms.uartwrite + 0x50)) by pcw.
    assert (P54 : ret_pc (add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x50) : mword 64) 4) = mword_of_int (KernelSyms.uartwrite + 0x54)) by pcw.
    assert (P58 : add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x54) : mword 64) 4 = mword_of_int (KernelSyms.uartwrite + 0x58)) by pcw.
    assert (P5c : add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x58) : mword 64) 4 = mword_of_int (KernelSyms.uartwrite + 0x5c)) by pcw.
    assert (P60 : add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x5c) : mword 64) 4 = mword_of_int (KernelSyms.uartwrite + 0x60)) by pcw.
    assert (P62 : add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x60) : mword 64) 2 = mword_of_int (KernelSyms.uartwrite + 0x62)) by pcw.
    assert (P66 : add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x62) : mword 64) 4 = mword_of_int (KernelSyms.uartwrite + 0x66)) by pcw.
    assert (P6a : add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x66) : mword 64) 4 = mword_of_int (KernelSyms.uartwrite + 0x6a)) by pcw.
    assert (P6e : add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x6a) : mword 64) 4 = mword_of_int (KernelSyms.uartwrite + 0x6e)) by pcw.
    assert (P70 : add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x6e) : mword 64) 2 = mword_of_int (KernelSyms.uartwrite + 0x70)) by pcw.
    assert (P74 : ret_pc (add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x70) : mword 64) 4) = mword_of_int (KernelSyms.uartwrite + 0x74)) by pcw.
    assert (P76 : add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x74) : mword 64) 2 = mword_of_int (KernelSyms.uartwrite + 0x76)) by pcw.
    assert (Jpark : add_vec (mword_of_int (KernelSyms.uartwrite + 0x60) : mword 64)
                      (sign_extend' 64 (sign_extend' 13 (concat_vec (mword_of_int 237 : mword 8) ('b"0"))))
                    = mword_of_int (KernelSyms.uartwrite + 0x3a)) by pcw.
    assert (Jback : add_vec (mword_of_int (KernelSyms.uartwrite + 0x76) : mword 64)
                      (sign_extend' 64 (sign_extend' 21 (concat_vec (mword_of_int 2023 : mword 11) ('b"0"))))
                    = mword_of_int (KernelSyms.uartwrite + 0x44)) by pcw.
    assert (Jexit : add_vec (mword_of_int (KernelSyms.uartwrite + 0x44) : mword 64)
                      (sign_extend' 64 (mword_of_int 52 : mword 13))
                    = mword_of_int (KernelSyms.uartwrite + 0x78)) by pcw.
    assert (Jrel1 : add_vec (mword_of_int (KernelSyms.uartwrite + 0x3c) : mword 64)
                      (sign_extend' 64 (mword_of_int 902 : mword 21)) = mword_of_int KernelSyms.release) by pcw.
    assert (Jslp : add_vec (mword_of_int (KernelSyms.uartwrite + 0x40) : mword 64)
                     (sign_extend' 64 (mword_of_int 5810 : mword 21)) = mword_of_int KernelSyms.sleep) by pcw.
    assert (Jprep : add_vec (mword_of_int (KernelSyms.uartwrite + 0x4a) : mword 64)
                      (sign_extend' 64 (mword_of_int 5740 : mword 21)) = mword_of_int KernelSyms.sleep_prepare) by pcw.
    assert (Jacq : add_vec (mword_of_int (KernelSyms.uartwrite + 0x50) : mword 64)
                     (sign_extend' 64 (mword_of_int 746 : mword 21)) = mword_of_int KernelSyms.acquire) by pcw.
    assert (Jrel2 : add_vec (mword_of_int (KernelSyms.uartwrite + 0x70) : mword 64)
                      (sign_extend' 64 (mword_of_int 850 : mword 21)) = mword_of_int KernelSyms.release) by pcw.
    (* ================================================================= *)
    (*  THE TURN: +0x48 .. back to +0x48 (park) or on to +0x44's two exits *)
    (* ================================================================= *)
    iAssert (wp_next (CID0 := CID) true pj (fun (CIDh : CpuId) =>
      ∀ M1 : regfile,
      ⌜ uw_loop_regs prt m0 M1 (pa_stk sp0 8) buf n i ⌝ -∗
      sie_cap_gpr KT1 M1 (av - 8)%nat true pj -∗
      cpu_own 0%nat true pj true lks -∗
      pc_is (mword_of_int (KernelSyms.uartwrite + 0x48)) -∗
      p_pid pj ↦₄{dqp} pidv -∗
      (* THE RESIDUE OF THE RUN'S CHAIN, threaded across the park: the
         justification is a RESOURCE now, so it cannot sit in the ambient
         persistent context the way the trace receipt did -- it rides the
         Löb-guarded turn like the buffer and the frame. *)
      out_chain prt (S gen_id) (drop i (uw_bytes f n)) Φ -∗
      uw_full sp0 m0 -∗ uw_buf buf dq f n -∗
      ( uw_next_cont (CID0 := CID0) prt γu j m0 av true sp0 buf n f dq pidv dqp Φ i lks
        ∧ uw_exit_cont (CID0 := CID0) prt γu j m0 av true sp0 buf n f dq pidv dqp Φ lks ) -∗
      mWP (Loop : expr riscv_lang)))%I with "[]" as "Turn".
    { iLöb as "IH".
      iIntros (CIDh Hsh M1) "%Hregs1 Hcg Hcnt Hpc Hpid Hch Hfull Hbuf Hcont".
      pose proof Hregs1 as Hregs1'.
      destruct Hregs1' as (Hsp & Hs1 & Hs2 & Hs3 & Hs4 & Hs5 & Hs6 & Hs7 & W24 & W25 & W26 & W27).
      (* --- +0x48  c.mv a0,s5 --- *)
      iApply (wp_cmv_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x48)) Ra0 Rs5
                M1 (av - 8)%nat true ltac:(nz) ltac:(rdok) with "Hcg Hpc []").
      { iApply (uwi_48 with "Ht"). }
      iIntros (CIDa1 Hsa1) "Hcg Hpc". iEval (rgne) in "Hcg".
      set (Q1 := <[Regidx Ra0 := regval_into_reg (add_vec zero_reg (M1 !!! Regidx Rs5))]> M1).
      change (<[Regidx Ra0 := regval_into_reg (add_vec zero_reg (M1 !!! Regidx Rs5))]> M1) with Q1.
      iEval (rewrite P4a) in "Hpc".
      assert (HQ1a0 : Q1 !!! Regidx Ra0 = (mword_of_int (uart_f_base prt) : mword 64))
        by (rewrite /Q1 upd_eq uw_zero_reg_add; exact Hs5).
      assert (HcsQ1 : callee_saved M1 Q1)
        by (rewrite /Q1; apply callee_saved_insert_r;
            [vm_compute; reflexivity | apply callee_saved_refl]).
      (* --- +0x4a  jal ra,sleep_prepare --- *)
      iApply (wp_jal_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x4a)) Rra (mword_of_int 5740 : mword 21)
                Q1 (av - 8)%nat true ltac:(nz) ltac:(rdok) ltac:(vm_compute; reflexivity)
                with "Hcg Hpc []").
      { iApply (uwi_4a with "Ht"). }
      iIntros (CIDa2 Hsa2) "Hcg Hpc".
      set (Q2 := <[Regidx Rra := regval_into_reg
          (add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x4a) : mword 64) 4)]> Q1).
      change (<[Regidx Rra := regval_into_reg
          (add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x4a) : mword 64) 4)]> Q1) with Q2.
      iEval (rewrite Jprep) in "Hpc".
      assert (HQ2a0 : Q2 !!! Regidx Ra0 = (mword_of_int (uart_f_base prt) : mword 64))
        by (rewrite /Q2 upd_ne; [exact HQ1a0 | reg_neq]).
      assert (HQ2ra : Q2 !!! Regidx Rra = add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x4a) : mword 64) 4)
        by (rewrite /Q2 upd_eq; reflexivity).
      assert (HcsQ2 : callee_saved M1 Q2).
      { rewrite /Q2. apply callee_saved_insert_r; [vm_compute; reflexivity | exact HcsQ1]. }
      iDestruct (cpu_own_transport CIDh CIDa2 0 true pj true ltac:(wp_next_chain)
                   with "Hcnt") as "Hcnt".
      iApply (SleepPrepare.wp_sleep_prepare_sconf γs j γlp Q2 (av - 8)%nat 0%nat true true lks
                Hj Hjlp ltac:(rewrite HQ2a0; apply uwx_chan_nz) ltac:(lia)
                ltac:(lia) Hfresh
                with "Hcg Hcnt Ht Hpc Hpinv").
      all: try lkuart.
      iIntros (CIDp Hsp' MP) "%HcsP Hcg Hcnt Hpc".
      iEval (rewrite HQ2ra P4e) in "Hpc".
      assert (HregsP : uw_loop_regs prt m0 MP (pa_stk sp0 8) buf n i).
      { apply (uw_loop_regs_cs prt m0 Q2 MP); [exact HcsP|].
        apply (uw_loop_regs_cs prt m0 M1 Q2); [exact HcsQ2 | exact Hregs1]. }
      pose proof HregsP as HregsP'.
      destruct HregsP' as (Psp & Ps1 & Ps2 & Ps3 & Ps4 & Ps5 & Ps6 & Ps7 & P24 & P25 & P26 & P27).
      (* --- +0x4e  c.mv a0,s2 --- *)
      iApply (wp_cmv_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x4e)) Ra0 Rs2
                MP (av - 8)%nat true ltac:(nz) ltac:(rdok) with "Hcg Hpc []").
      { iApply (uwi_4e with "Ht"). }
      iIntros (CIDa3 Hsa3) "Hcg Hpc". iEval (rgne) in "Hcg".
      set (Q3 := <[Regidx Ra0 := regval_into_reg (add_vec zero_reg (MP !!! Regidx Rs2))]> MP).
      change (<[Regidx Ra0 := regval_into_reg (add_vec zero_reg (MP !!! Regidx Rs2))]> MP) with Q3.
      iEval (rewrite P50) in "Hpc".
      assert (HQ3a0 : Q3 !!! Regidx Ra0 = a_tx_lock_at prt)
        by (rewrite /Q3 upd_eq uw_zero_reg_add; exact Ps2).
      assert (HcsQ3 : callee_saved MP Q3)
        by (rewrite /Q3; apply callee_saved_insert_r;
            [vm_compute; reflexivity | apply callee_saved_refl]).
      (* --- +0x50  jal ra,acquire --- *)
      iApply (wp_jal_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x50)) Rra (mword_of_int 746 : mword 21)
                Q3 (av - 8)%nat true ltac:(nz) ltac:(rdok) ltac:(vm_compute; reflexivity)
                with "Hcg Hpc []").
      { iApply (uwi_50 with "Ht"). }
      iIntros (CIDa4 Hsa4) "Hcg Hpc".
      set (Q4 := <[Regidx Rra := regval_into_reg
          (add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x50) : mword 64) 4)]> Q3).
      change (<[Regidx Rra := regval_into_reg
          (add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x50) : mword 64) 4)]> Q3) with Q4.
      iEval (rewrite Jacq) in "Hpc".
      assert (HQ4a0 : Q4 !!! Regidx Ra0 = a_tx_lock_at prt)
        by (rewrite /Q4 upd_ne; [exact HQ3a0 | reg_neq]).
      assert (HQ4ra : Q4 !!! Regidx Rra = add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x50) : mword 64) 4)
        by (rewrite /Q4 upd_eq; reflexivity).
      assert (HcsQ4 : callee_saved MP Q4).
      { rewrite /Q4. apply callee_saved_insert_r; [vm_compute; reflexivity | exact HcsQ3]. }
      iDestruct (cpu_own_transport CIDp CIDa4 0 true pj true ltac:(wp_next_chain)
                   with "Hcnt") as "Hcnt".
      iApply (Acquire.wp_acquire_sconf KT1 γl (uart_lock_name prt) <{ tx_res γu }> Q4
                0%nat true pj (av - 8)%nat true lks ltac:(lia)
                ltac:(lia)
                ltac:(lkuart)
                with "Hcg Hcnt Ht Hpc [Hlk]").
      all: try lkuart.
      { iEval (rewrite HQ4a0). iExact "Hlk". }
      iIntros (CIDacq Hsacq ms MA) "%Hmsf Hcg Hpc %HcsA Htok HR _ Hcnt Hpay".
      iEval (rewrite HQ4ra P54) in "Hpc".
      assert (HregsA : uw_loop_regs prt m0 MA (pa_stk sp0 8) buf n i).
      { apply (uw_loop_regs_cs prt m0 Q4 MA); [exact HcsA|].
        apply (uw_loop_regs_cs prt m0 MP Q4); [exact HcsQ4 | exact HregsP]. }
      pose proof HregsA as HregsA'.
      destruct HregsA' as (Asp & As1 & As2 & As3 & As4 & As5 & As6 & As7 & A24 & A25 & A26 & A27).
      (* --- +0x54  ld a4,0(s4)  -- the MMIO base, out of `.data`.  gcc
             reloads it every turn, because the release/park arm clobbers a4
             and the loop re-enters here. --- *)
      iDestruct "HR" as (l) "Hown".
      assert (Hldb : forall (CID' : CpuId),
                add_vec (rget (CID := CID') MA Rs4) (sign_extend' 64 (mword_of_int 0 : mword 12))
                = pa_of_z (uart_f_base prt)).
      { intros CID'; rgne. rewrite As4. apply uwx_fbase. }
      iAssert (uart_base_word prt) as "#Hbw2"; [iExact "Hbw"|].
      iEval (rewrite /uart_base_word (uwx_pa0 prt) -(Hldb CIDacq)) in "Hbw2".
      iApply (wp_ld_s_sconf (CID := CIDacq) (kt := KT1) (ktd := KT0)
                (mword_of_int (KernelSyms.uartwrite + 0x54)) Ra4 Rs4 (mword_of_int 0 : mword 12)
                MA (trap_res true + (av - 8))%nat (uart_pa prt 0) false
                ltac:(nz) ltac:(rdok) with "Hcg Hpc [] [Hbw2]").
      { iApply (uwi_54 with "Ht"). }
      { iExact "Hbw2". }
      iApply wp_next_off_intro. iIntros "Hcg Hpc _".
      iEval (rewrite P58) in "Hpc".
      set (D0 := <[Regidx Ra4 := regval_into_reg (uart_pa prt 0)]> MA).
      change (<[Regidx Ra4 := regval_into_reg (uart_pa prt 0)]> MA) with D0.
      assert (HD0a4 : D0 !!! Regidx Ra4 = uart_pa prt 0) by (rewrite /D0 upd_eq; reflexivity).
      (* --- +0x58  lbu a5,5(a4)  -- the writer's OWN THRE poll --- *)
      iApply (UAcc.wp_uart_lsr_read_ea_s_sconf_at prt γu (mword_of_int (KernelSyms.uartwrite + 0x58))
                Ra5 Ra4 (mword_of_int 5 : mword 12) D0 (trap_res true + (av - 8))%nat l false
                ltac:(nz) ltac:(rdok) ltac:(rgne; rewrite HD0a4; apply uwx_pa5)
                with "Hcg Hpc [] Huinv Hown").
      { iApply (uwi_58 with "Ht"). }
      iApply wp_next_off_intro. iIntros (bt) "Hcg Hpc Hown Hwlb".
      iEval (rewrite P5c) in "Hpc".
      set (D1 := <[Regidx Ra5 := regval_into_reg (lsr_ldval_of bt)]> D0).
      change (<[Regidx Ra5 := regval_into_reg (lsr_ldval_of bt)]> D0) with D1.
      (* --- +0x5c  andi a5,a5,32 --- *)
      iApply (wp_andi_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x5c)) Ra5 Ra5
                (mword_of_int 32 : mword 12)
                (and_vec (lsr_ldval_of bt) (sign_extend' 64 (mword_of_int 32 : mword 12)))
                D1 (trap_res true + (av - 8))%nat false ltac:(nz) ltac:(rdok)
                ltac:(rgne; rewrite /D1 upd_eq; reflexivity) with "Hcg Hpc []").
      { iApply (uwi_5c with "Ht"). }
      iApply wp_next_off_intro. iIntros "Hcg Hpc".
      set (D2 := <[Regidx Ra5 := regval_into_reg
          (and_vec (lsr_ldval_of bt) (sign_extend' 64 (mword_of_int 32 : mword 12)))]> D1).
      change (<[Regidx Ra5 := regval_into_reg
          (and_vec (lsr_ldval_of bt) (sign_extend' 64 (mword_of_int 32 : mword 12)))]> D1) with D2.
      iEval (rewrite P60) in "Hpc".
      assert (HD2a5 : D2 !!! Regidx Ra5
                      = and_vec (lsr_ldval_of bt) (sign_extend' 64 (mword_of_int 32 : mword 12)))
        by (rewrite /D2 upd_eq; reflexivity).
      assert (HD2regs : uw_loop_regs prt m0 D2 (pa_stk sp0 8) buf n i).
      { unfold uw_loop_regs. split_and!;
          ((rewrite /D2 upd_ne; [| reg_neq]); (rewrite /D1 upd_ne; [| reg_neq]);
           (rewrite /D0 upd_ne; [| reg_neq]); assumption). }
      assert (HD2a4 : D2 !!! Regidx Ra4 = uart_pa prt 0).
      { rewrite /D2 upd_ne; [| reg_neq]. rewrite /D1 upd_ne; [| reg_neq]. exact HD0a4. }
      (* --- +0x60  c.beqz a5 --- *)
      destruct (lsr_thre_clear bt) eqn:Hthre.
      - (* THRE clear: release, park, retry at the SAME index *)
        iApply (wp_cbeqz_taken_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x60))
                  (mword_of_int 237 : mword 8) (Cregidx (mword_of_int 7)) Ra5
                  D2 (trap_res true + (av - 8))%nat false uw_cr7 ltac:(nz)
                  ltac:(rgne; rewrite HD2a5; first [ exact Hthre | reflexivity ])
                  ltac:(vm_compute; reflexivity) with "Hcg Hpc []").
        { iApply (uwi_60 with "Ht"). }
        (* NOT convertible to [bi.later_intro]: this is the Loeb back edge --
           the continuation this specializes against is itself under a [▷], so
           the later has to come off a HYPOTHESIS, not just the goal. *)
        iNext. iApply wp_next_off_intro. iIntros "Hcg Hpc".
        iEval (rewrite Jpark) in "Hpc".
        (* --- +0x3a  c.mv a0,s2 --- *)
        iApply (wp_cmv_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x3a)) Ra0 Rs2
                  D2 (trap_res true + (av - 8))%nat false ltac:(nz) ltac:(rdok)
                  with "Hcg Hpc []").
        { iApply (uwi_3a with "Ht"). }
        iApply wp_next_off_intro. iIntros "Hcg Hpc". iEval (rgne) in "Hcg".
        set (K1 := <[Regidx Ra0 := regval_into_reg (add_vec zero_reg (D2 !!! Regidx Rs2))]> D2).
        change (<[Regidx Ra0 := regval_into_reg (add_vec zero_reg (D2 !!! Regidx Rs2))]> D2) with K1.
        iEval (rewrite P3c) in "Hpc".
        assert (HK1a0 : K1 !!! Regidx Ra0 = a_tx_lock_at prt).
        { rewrite /K1 upd_eq uw_zero_reg_add.
          rewrite /D2 upd_ne; [| reg_neq]. rewrite /D1 upd_ne; [| reg_neq].
          rewrite /D0 upd_ne; [| reg_neq]. exact As2. }
        assert (HcsK1 : callee_saved D2 K1)
          by (rewrite /K1; apply callee_saved_insert_r;
              [vm_compute; reflexivity | apply callee_saved_refl]).
        (* --- +0x3c  jal ra,release --- *)
        iApply (wp_jal_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x3c)) Rra (mword_of_int 902 : mword 21)
                  K1 (trap_res true + (av - 8))%nat false ltac:(nz) ltac:(rdok)
                  ltac:(vm_compute; reflexivity) with "Hcg Hpc []").
        { iApply (uwi_3c with "Ht"). }
        iApply wp_next_off_intro. iIntros "Hcg Hpc".
        set (K2 := <[Regidx Rra := regval_into_reg
            (add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x3c) : mword 64) 4)]> K1).
        change (<[Regidx Rra := regval_into_reg
            (add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x3c) : mword 64) 4)]> K1) with K2.
        iEval (rewrite Jrel1) in "Hpc".
        assert (HK2a0 : K2 !!! Regidx Ra0 = a_tx_lock_at prt)
          by (rewrite /K2 upd_ne; [exact HK1a0 | reg_neq]).
        assert (HK2ra : K2 !!! Regidx Rra = add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x3c) : mword 64) 4)
          by (rewrite /K2 upd_eq; reflexivity).
        assert (HcsK2 : callee_saved D2 K2).
        { rewrite /K2. apply callee_saved_insert_r; [vm_compute; reflexivity | exact HcsK1]. }
        iApply (Release.wp_release_sconf KT1 γl (a_tx_lock_at prt) (uart_lock_name prt) <{ tx_res γu }> K2
                  0%nat true pj (av - 8)%nat ({[uart_lock_name prt]} ∪ lks)
                  ltac:(rewrite HK2a0; apply uw_addv_0)
                  ltac:(lia)
                  with "Hcg Ht Hpc Hlk Htok [Hown] Hcnt Hpay").
        { iApply (tx_res_intro γu l with "Hown"). }
        iIntros (CIDr Hsr MR) "Hcg Hpc %HcsR Hcnt".
        (* the release/park window: nothing is held across sleep() *)
        pose proof (locks_below_not_elem lks (uart_lock_name prt)
                      ltac:(lkuart)) as Hnotin.
        assert (Hsetback : ({[uart_lock_name prt]} ∪ lks) ∖ {[uart_lock_name prt]} = lks)
      by (apply locks_add_del_below; lkuart).
        iEval (rewrite Hsetback) in "Hcnt".
        iEval (rewrite HK2ra P40) in "Hpc".
        assert (HregsR : uw_loop_regs prt m0 MR (pa_stk sp0 8) buf n i).
        { apply (uw_loop_regs_cs prt m0 K2 MR); [exact HcsR|].
          apply (uw_loop_regs_cs prt m0 D2 K2); [exact HcsK2 | exact HD2regs]. }
        (* --- +0x40  jal ra,sleep --- *)
        iApply (wp_jal_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x40)) Rra (mword_of_int 5810 : mword 21)
                  MR (av - 8)%nat true ltac:(nz) ltac:(rdok) ltac:(vm_compute; reflexivity)
                  with "Hcg Hpc []").
        { iApply (uwi_40 with "Ht"). }
        iIntros (CIDa5 Hsa5) "Hcg Hpc".
        set (K3 := <[Regidx Rra := regval_into_reg
            (add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x40) : mword 64) 4)]> MR).
        change (<[Regidx Rra := regval_into_reg
            (add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x40) : mword 64) 4)]> MR) with K3.
        iEval (rewrite Jslp) in "Hpc".
        assert (HK3ra : K3 !!! Regidx Rra = add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x40) : mword 64) 4)
          by (rewrite /K3 upd_eq; reflexivity).
        assert (HcsK3 : callee_saved MR K3)
          by (rewrite /K3; apply callee_saved_insert_r;
              [vm_compute; reflexivity | apply callee_saved_refl]).
        iDestruct (cpu_own_transport CIDr CIDa5 0 true pj true ltac:(wp_next_chain)
                     with "Hcnt") as "Hcnt".
        iApply (Sleep.wp_sleep_sconf γs j γlp K3 (av - 8)%nat true lks Hj Hjlp
                  ltac:(lia) Hfresh
                  with "Hcg Hcnt Ht Hpc Hpinv [] []").
        all: try lkuart.
        { rewrite /trap_csrs_ext. done. }
        { rewrite /cpu_claim_ext. done. }
        iIntros (CIDs Hss MS) "%HcsS Hcg Hcnt Hpc _ _".
        iEval (rewrite HK3ra P44) in "Hpc".
        assert (HregsS : uw_loop_regs prt m0 MS (pa_stk sp0 8) buf n i).
        { apply (uw_loop_regs_cs prt m0 K3 MS); [exact HcsS|].
          apply (uw_loop_regs_cs prt m0 MR K3); [exact HcsK3 | exact HregsR]. }
        pose proof HregsS as HregsS'.
        destruct HregsS' as (Ssp & Ss1 & Ss2 & Ss3 & Ss4 & Ss5 & Ss6 & Ss7 & S24 & S25 & S26 & S27).
        (* --- +0x44  bge s1,s3 -- i < n, so FALL THROUGH --- *)
        assert (Hcmp : zopz0zKzJ_s (rget MS Rs1) (rget MS Rs3) = false).
        { rgne. rgne. rewrite Ss1 Ss3.
          rewrite (uw_geb_nn (Z.of_nat i) (Z.of_nat n) ltac:(lia) ltac:(lia)).
          rewrite Z.geb_leb. apply Z.leb_gt. lia. }
        iApply (wp_bge_fall_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x44))
                  (mword_of_int 52 : mword 13) Rs3 Rs1 MS (av - 8)%nat true
                  ltac:(nz) ltac:(nz) Hcmp with "Hcg Hpc []").
        { iApply (uwi_44 with "Ht"). }
        iIntros (CIDb Hsb) "Hcg Hpc".
        iEval (rewrite P48) in "Hpc".
        iSpecialize ("IH" $! CIDb with "[%]"); [wp_next_chain|].
        iApply ("IH" $! MS with "[%] Hcg Hcnt Hpc Hpid Hch Hfull Hbuf Hcont").
        exact HregsS.
      - (* THRE set: push the byte, release, bump the index *)
        iApply (wp_cbeqz_fall_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x60))
                  (mword_of_int 237 : mword 8) (Cregidx (mword_of_int 7)) Ra5
                  D2 (trap_res true + (av - 8))%nat false uw_cr7 ltac:(nz)
                  ltac:(rgne; rewrite HD2a5; first [ exact Hthre | reflexivity ]) with "Hcg Hpc []").
        { iApply (uwi_60 with "Ht"). }
        iApply wp_next_off_intro. iIntros "Hcg Hpc".
        iEval (rewrite P62) in "Hpc".
        iDestruct ("Hwlb" with "[%]") as "#Hlb"; [done|].
        (* --- +0x62  add a5,s6,s1 --- *)
        iApply (wp_add_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x62)) Ra5 Rs6 Rs1
                  (pa_add buf i) D2 (trap_res true + (av - 8))%nat false ltac:(nz) ltac:(rdok)
                  ltac:(rgne; rgne;
                        rewrite (_ : D2 !!! Regidx Rs6 = buf);
                        [| rewrite /D2 upd_ne; [| reg_neq];
                           rewrite /D1 upd_ne; [| reg_neq];
                           rewrite /D0 upd_ne; [| reg_neq]; exact As6];
                        rewrite (_ : D2 !!! Regidx Rs1 = (mword_of_int (Z.of_nat i) : mword 64));
                        [| rewrite /D2 upd_ne; [| reg_neq];
                           rewrite /D1 upd_ne; [| reg_neq];
                           rewrite /D0 upd_ne; [| reg_neq]; exact As1];
                        apply uw_pa_add_n)
                  with "Hcg Hpc []").
        { iApply (uwi_62 with "Ht"). }
        iApply wp_next_off_intro. iIntros "Hcg Hpc".
        set (G1 := <[Regidx Ra5 := regval_into_reg (pa_add buf i)]> D2).
        change (<[Regidx Ra5 := regval_into_reg (pa_add buf i)]> D2) with G1.
        iEval (rewrite P66) in "Hpc".
        assert (HG1a5 : G1 !!! Regidx Ra5 = pa_add buf i) by (rewrite /G1 upd_eq; reflexivity).
        (* --- +0x66  lbu a5,0(a5) --- *)
        assert (Hlk0 : seq 0 n !! i = Some i) by (apply lookup_seq; split; [lia | exact Hin]).
        iDestruct (big_sepL_lookup_acc (fun _ x => ((pa_add buf x) ↦ₘ[KT1]{dq} f x)%I) (seq 0 n) i i Hlk0
                     with "Hbuf") as "[Hbyte Hback]".
        assert (Haddrb : add_vec (rget G1 Ra5) (sign_extend' 64 (mword_of_int 0 : mword 12))
                         = pa_add buf i).
        { rgne. rewrite HG1a5. apply uw_addv_0. }
        iApply (wp_lbu_s_sconf (kt := KT1) (ktd := KT1) (mword_of_int (KernelSyms.uartwrite + 0x66)) Ra5 Ra5
                  (mword_of_int 0 : mword 12) G1 (trap_res true + (av - 8))%nat (f i : mword 8) false
                  (dqm := dq) ltac:(nz) ltac:(rdok) with "Hcg Hpc [] [Hbyte]").
        { iApply (uwi_66 with "Ht"). }
        { iEval (rewrite Haddrb). iExact "Hbyte". }
        iApply wp_next_off_intro. iIntros "Hcg Hpc Hbyte".
        iEval (rewrite Haddrb) in "Hbyte".
        iDestruct ("Hback" with "Hbyte") as "Hbuf".
        set (G2 := <[Regidx Ra5 := regval_into_reg (zero_extend' 64 (f i : mword 8))]> G1).
        change (<[Regidx Ra5 := regval_into_reg (zero_extend' 64 (f i : mword 8))]> G1) with G2.
        iEval (rewrite P6a) in "Hpc".
        (* --- +0x6a  sb a5,0(a4)  -- the THR write, off the base a4 --- *)
        assert (HG2a4 : rget G2 Ra4 = uart_pa prt 0).
        { rgne. rewrite /G2 upd_ne; [| reg_neq]. rewrite /G1 upd_ne; [| reg_neq].
          exact HD2a4. }
        assert (HG2a5 : G2 !!! Regidx Ra5 = zero_extend' 64 (f i : mword 8))
          by (rewrite /G2 upd_eq; reflexivity).
        assert (Hsb : (autocast (T := mword) (subrange_vec_dec (rget G2 Ra5)
                         (Z.sub (Z.mul 1 8) 1) 0) : mword 8) = f i).
        { rgne. rewrite HG2a5. apply uw_sub8_zext. }
        (* THE LINK FOR THIS BYTE, off the head of the residue (lane
           OUT-FUPD): the store leaf spends it and hands back the residue
           for what is left. *)
        iEval (rewrite (uw_drop_S f n i Hin)) in "Hch".
        iApply (UAcc.wp_uart_thr_write_s_sconf_at prt γu (mword_of_int (KernelSyms.uartwrite + 0x6a))
                  Ra5 Ra4 G2 (trap_res true + (av - 8))%nat l
                  (out_chain prt (S gen_id) (drop (S i) (uw_bytes f n)) Φ) false HG2a4
                  with "Hcg Hpc [] Huinv Hown Hlb Hdlab [Hch]").
        { iApply (uwi_6a with "Ht"). }
        { rewrite Hsb. iApply (store_ob_of_out_link with "Hch"). }
        iApply wp_next_off_intro. iIntros "Hcg Hpc Hown #Hsent Hch".
        iEval (rewrite Hsb) in "Hown". iEval (rewrite Hsb) in "Hsent".
        iEval (rewrite P6e) in "Hpc".
        (* --- +0x6e  c.mv a0,s2 --- *)
        iApply (wp_cmv_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x6e)) Ra0 Rs2
                  G2 (trap_res true + (av - 8))%nat false ltac:(nz) ltac:(rdok)
                  with "Hcg Hpc []").
        { iApply (uwi_6e with "Ht"). }
        iApply wp_next_off_intro. iIntros "Hcg Hpc". iEval (rgne) in "Hcg".
        set (G3 := <[Regidx Ra0 := regval_into_reg (add_vec zero_reg (G2 !!! Regidx Rs2))]> G2).
        change (<[Regidx Ra0 := regval_into_reg (add_vec zero_reg (G2 !!! Regidx Rs2))]> G2) with G3.
        iEval (rewrite P70) in "Hpc".
        assert (HG3a0 : G3 !!! Regidx Ra0 = a_tx_lock_at prt).
        { rewrite /G3 upd_eq uw_zero_reg_add.
          rewrite /G2 upd_ne; [| reg_neq]. rewrite /G1 upd_ne; [| reg_neq].
          rewrite /D2 upd_ne; [| reg_neq]. rewrite /D1 upd_ne; [| reg_neq].
          rewrite /D0 upd_ne; [| reg_neq]. exact As2. }
        assert (HcsG3 : callee_saved D2 G3).
        { rewrite /G3 /G2 /G1.
          apply callee_saved_insert_r; [vm_compute; reflexivity|].
          apply callee_saved_insert_r; [vm_compute; reflexivity|].
          apply callee_saved_insert_r; [vm_compute; reflexivity|].
          apply callee_saved_refl. }
        (* --- +0x70  jal ra,release --- *)
        iApply (wp_jal_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x70)) Rra (mword_of_int 850 : mword 21)
                  G3 (trap_res true + (av - 8))%nat false ltac:(nz) ltac:(rdok)
                  ltac:(vm_compute; reflexivity) with "Hcg Hpc []").
        { iApply (uwi_70 with "Ht"). }
        iApply wp_next_off_intro. iIntros "Hcg Hpc".
        set (G4 := <[Regidx Rra := regval_into_reg
            (add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x70) : mword 64) 4)]> G3).
        change (<[Regidx Rra := regval_into_reg
            (add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x70) : mword 64) 4)]> G3) with G4.
        iEval (rewrite Jrel2) in "Hpc".
        assert (HG4a0 : G4 !!! Regidx Ra0 = a_tx_lock_at prt)
          by (rewrite /G4 upd_ne; [exact HG3a0 | reg_neq]).
        assert (HG4ra : G4 !!! Regidx Rra = add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x70) : mword 64) 4)
          by (rewrite /G4 upd_eq; reflexivity).
        assert (HcsG4 : callee_saved D2 G4).
        { rewrite /G4. apply callee_saved_insert_r; [vm_compute; reflexivity | exact HcsG3]. }
        iApply (Release.wp_release_sconf KT1 γl (a_tx_lock_at prt) (uart_lock_name prt) <{ tx_res γu }> G4
                  0%nat true pj (av - 8)%nat ({[uart_lock_name prt]} ∪ lks)
                  ltac:(rewrite HG4a0; apply uw_addv_0)
                  ltac:(lia)
                  with "Hcg Ht Hpc Hlk Htok [Hown] Hcnt Hpay").
        { iApply (tx_res_intro γu ((l ++ [f i])%list) with "Hown"). }
        iIntros (CIDr2 Hsr2 MR2) "Hcg Hpc %HcsR2 Hcnt".
        (* the byte's own turn is BALANCED: what it acquired it released *)
        pose proof (locks_below_not_elem lks (uart_lock_name prt)
                      ltac:(lkuart)) as Hnotin2.
        assert (Hsetback2 : ({[uart_lock_name prt]} ∪ lks) ∖ {[uart_lock_name prt]} = lks)
      by (apply locks_add_del_below; lkuart).
        iEval (rewrite Hsetback2) in "Hcnt".
        iEval (rewrite HG4ra P74) in "Hpc".
        assert (HregsR2 : uw_loop_regs prt m0 MR2 (pa_stk sp0 8) buf n i).
        { apply (uw_loop_regs_cs prt m0 G4 MR2); [exact HcsR2|].
          apply (uw_loop_regs_cs prt m0 D2 G4); [exact HcsG4 | exact HD2regs]. }
        pose proof HregsR2 as HregsR2'.
        destruct HregsR2' as (Rsp & Rs1e & Rs2e & Rs3e & Rs4e & Rs5e & Rs6e & Rs7e & R24 & R25 & R26 & R27).
        (* --- +0x74  c.addiw s1,s1,1 --- *)
        iApply (wp_caddiw_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x74)) Rs1
                  (mword_of_int 1 : mword 6) MR2 (av - 8)%nat true ltac:(nz) ltac:(rdok)
                  with "Hcg Hpc []").
        { iApply (uwi_74 with "Ht"). }
        iIntros (CIDa6 Hsa6) "Hcg Hpc". iEval (rgne) in "Hcg".
        set (G5 := <[Regidx Rs1 := regval_into_reg
            (sign_extend' 64 (subrange_vec_dec
               (add_vec (MR2 !!! Regidx Rs1)
                  (sign_extend' 64 (sign_extend' 12 (mword_of_int 1 : mword 6)))) 31 0))]> MR2).
        change (<[Regidx Rs1 := regval_into_reg
            (sign_extend' 64 (subrange_vec_dec
               (add_vec (MR2 !!! Regidx Rs1)
                  (sign_extend' 64 (sign_extend' 12 (mword_of_int 1 : mword 6)))) 31 0))]> MR2) with G5.
        iEval (rewrite P76) in "Hpc".
        assert (HG5s1 : G5 !!! Regidx Rs1 = (mword_of_int (Z.of_nat (S i)) : mword 64)).
        { rewrite /G5 upd_eq. unfold regval_into_reg. rewrite Rs1e.
          apply uw_addiw_p1. lia. }
        assert (HG5regs : uw_loop_regs prt m0 G5 (pa_stk sp0 8) buf n (S i)).
        { unfold uw_loop_regs. split_and!;
            first [ exact HG5s1
                  | (rewrite /G5 upd_ne; [| reg_neq]); assumption ]. }
        pose proof HG5regs as HG5regs'.
        destruct HG5regs' as (Gsp & Gs1 & Gs2 & Gs3 & Gs4 & Gs5 & Gs6 & Gs7 & G24 & G25 & G26 & G27).
        (* --- +0x76  c.j -> +0x44 --- *)
        iApply (wp_cj_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x76))
                  (sign_extend' 21 (concat_vec (mword_of_int 2023 : mword 11) ('b"0")))
                  G5 (av - 8)%nat true ltac:(vm_compute; reflexivity)
                  with "Hcg Hpc []").
        { iApply (uwi_76 with "Ht"). }
        iIntros (CIDa7 Hsa7). iApply bi.later_intro. iIntros "Hcg Hpc".
        iEval (rewrite Jback) in "Hpc".
        (* --- +0x44  bge s1,s3 --- *)
        assert (Hcmp : zopz0zKzJ_s (rget G5 Rs1) (rget G5 Rs3)
                       = Z.geb (Z.of_nat (S i)) (Z.of_nat n)).
        { rgne. rgne. rewrite Gs1 Gs3.
          apply (uw_geb_nn (Z.of_nat (S i)) (Z.of_nat n) ltac:(lia) ltac:(lia)). }
        destruct (Z.geb (Z.of_nat (S i)) (Z.of_nat n)) eqn:Hend.
        + (* the last byte: leave the loop *)
          assert (Hendn : S i = n).
          { rewrite Z.geb_leb in Hend. apply Z.leb_le in Hend. lia. }
          iApply (wp_bge_taken_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x44))
                    (mword_of_int 52 : mword 13) Rs3 Rs1 G5 (av - 8)%nat true
                    ltac:(nz) ltac:(nz) Hcmp ltac:(vm_compute; reflexivity)
                    with "Hcg Hpc []").
          { iApply (uwi_44 with "Ht"). }
          iApply bi.later_intro. iIntros (CIDx Hsx) "Hcg Hpc".
          iEval (rewrite Jexit) in "Hpc".
          iDestruct (cpu_own_transport CIDa7 CIDx 0 true pj true ltac:(wp_next_chain)
                       with "Hcnt") as "Hcnt".
          iDestruct "Hcont" as "[_ Hexit]".
          rewrite /uw_exit_cont.
          iSpecialize ("Hexit" $! CIDx with "[%]"); [wp_next_chain|].
          subst n.
          (* the residue is empty at the last byte: the chain IS its payload *)
          iEval (rewrite (uw_drop_all f (S i))) in "Hch".
          iApply ("Hexit" $! G5 with "[%] Hcg Hcnt Hpc Hpid Hch Hfull Hbuf").
          exact HG5regs.
        + (* more bytes: back to the head *)
          assert (Hendn : (S i < n)%nat).
          { rewrite Z.geb_leb in Hend. apply Z.leb_gt in Hend. lia. }
          iApply (wp_bge_fall_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x44))
                    (mword_of_int 52 : mword 13) Rs3 Rs1 G5 (av - 8)%nat true
                    ltac:(nz) ltac:(nz) Hcmp with "Hcg Hpc []").
          { iApply (uwi_44 with "Ht"). }
          iIntros (CIDy Hsy) "Hcg Hpc".
          iEval (rewrite P48) in "Hpc".
          iDestruct (cpu_own_transport CIDa7 CIDy 0 true pj true ltac:(wp_next_chain)
                       with "Hcnt") as "Hcnt".
          iDestruct "Hcont" as "[Hnext _]".
          rewrite /uw_next_cont.
          iSpecialize ("Hnext" $! CIDy with "[%]"); [wp_next_chain|].
          iApply ("Hnext" $! G5 with "[%] [%] Hcg Hcnt Hpc Hpid Hch Hfull Hbuf").
          * exact Hendn.
          * exact HG5regs. }
    iSpecialize ("Turn" $! CID with "[%]"); [wp_next_chain|].
    iApply ("Turn" $! M with "[%] Hcg Hcnt Hpc Hpid Hch Hfull Hbuf Hcont").
    exact Hregs.
  Qed.

  (* ------------------------------------------------------------------ *)
  (*  THE LOOP: induction on the bytes still to go.                       *)
  (* ------------------------------------------------------------------ *)
  Lemma uw_iter `{GEN : GenId} `{XI : CurCtx} (CID0 : CPU)
      (prt : uart_id) (γl : gname) (γu : uart_names)
      (γs : list gname) (j : nat) (γlp : gname)
      (m0 : regfile) (av : nat) (eb : bool)
      (sp0 buf : mword 64) (n : nat) (f : nat -> bv 8) (dq : dfrac)
      (pidv : mword 32) (dqp : dfrac) (Φ : iProp Σ) (k : nat) (lks : gset string) :
    (Z.of_nat n < 2 ^ 31)%Z ->
    (j < NPROC)%nat -> γs !! j = Some γlp ->
    (uartwrite_stack <= av)%nat ->
    eb = true ->
    (* the turn's own lowest rank ("proc", 11 -- see [uw_one]), threaded
       unchanged to every [uw_one] turn *)
    locks_below lks "proc" ->
    forall i : nat, (i + S k)%nat = n ->
    ⊢ kernel_text -∗ uart_inv prt γu -∗ uart_base_word prt -∗
      is_txlock_at prt γl γu -∗ procs_inv γs -∗
      uw_head (CID0 := CID0) prt γu j m0 av eb sp0 buf n f dq pidv dqp Φ i lks.
  Proof using .
    intros Hn31 Hj Hjlp Hav Heb Hfresh.
    induction k as [|k IH].
    - intros i Hik. iIntros "#Ht #Huinv #Hbw #Htxl #Hpinv".
      rewrite /uw_head.
      iIntros (CIDh Hsh M) "%Hregs Hcg Hcnt Hpc Hpid Hch Hfull Hbuf Hexit".
      iApply (uw_one (CID := CIDh) CID0 prt γl γu γs j γlp m0 M av eb sp0 buf n f dq
                pidv dqp Φ i lks ltac:(lia) Hn31 Hj Hjlp Hav Heb Hsh Hregs Hfresh
                with "Ht Huinv Hbw Htxl Hpinv Hcg Hcnt Hpc Hpid Hch Hfull Hbuf [Hexit]").
      iSplit.
      + (* the back edge is dead: this was the last byte *)
        rewrite /uw_next_cont. iIntros (CIDx Hsx M') "%Hlt". exfalso. lia.
      + iExact "Hexit".
    - intros i Hik. iIntros "#Ht #Huinv #Hbw #Htxl #Hpinv".
      rewrite /uw_head.
      iIntros (CIDh Hsh M) "%Hregs Hcg Hcnt Hpc Hpid Hch Hfull Hbuf Hexit".
      iApply (uw_one (CID := CIDh) CID0 prt γl γu γs j γlp m0 M av eb sp0 buf n f dq
                pidv dqp Φ i lks ltac:(lia) Hn31 Hj Hjlp Hav Heb Hsh Hregs Hfresh
                with "Ht Huinv Hbw Htxl Hpinv Hcg Hcnt Hpc Hpid Hch Hfull Hbuf [Hexit]").
      iSplit.
      + rewrite /uw_next_cont.
        iIntros (CIDx Hsx M') "%Hlt %Hregs' Hcg Hcnt Hpc Hpid Hch Hfull Hbuf".
        iPoseProof (IH (S i) ltac:(lia) with "Ht Huinv Hbw Htxl Hpinv") as "Next".
        rewrite /uw_head.
        iSpecialize ("Next" $! CIDx with "[%]"); [wp_next_chain|].
        iApply ("Next" $! M' with "[%] Hcg Hcnt Hpc Hpid Hch Hfull Hbuf Hexit").
        exact Hregs'.
      + iExact "Hexit".
  Qed.

End UwBodies.

(* ===================================================================== *)

Section ProofUartwrite.
  Context `{!riscvGS Σ, !xv6G Σ, !bioslotG Σ, !fdslotG Σ, !irefslotG Σ, !pavG Σ, !wchG Σ}.
  Context `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx}.

  Local Ltac rgne :=
    rewrite rget_ne;
    [ | let H1 := fresh in let H2 := fresh in
        intro H1; injection H1 as H2; vm_compute in H2; congruence ].

  Lemma wp_uartwrite_sconf (prt : uart_id) (γu : uart_names)
      (γs : list gname) (j : nat) (γlp : gname) (γl : gname)
      (m : regfile) (av : nat) (eb : bool)
      (n : nat) (f : nat -> bv 8) (dq : dfrac) (b : bool)
      (pidv : mword 32) (dqp : dfrac) (Φ : iProp Σ) (lks : gset string)
    : wp_uartwrite_sconf_body prt γu γs j γlp γl m av eb n f dq b pidv dqp Φ lks.
  Proof using .
    cbv beta delta [wp_uartwrite_sconf_body].
    intros pcE pj buf ret_tgt Hj Hjlp Ha0 Ha2 Hn31 Hav Heb Hfresh.
    iIntros "Hcg Hcnt #Ht Hpc #Hbw #Huinv #Htxl Hpid Hbuf Hch #Hpinv Hcont".
    iDestruct (cpu_own_eb_agree with "Hcg Hcnt") as %Hbm.
    assert (Hbt : b = true) by (rewrite -Hbm; exact Heb).
    clear Hbm. subst b.
    assert (H231 : (2 ^ 31 = 2147483648)%Z) by (vm_compute; reflexivity).
    assert (H263 : (2 ^ 63 = 9223372036854775808)%Z) by (vm_compute; reflexivity).
    rewrite H231 in Hn31.
    pose (sp0 := (m !!! Regidx csp_rs1 : mword 64)).
    assert (Hspm : m !!! Regidx csp_rs1 = sp0) by reflexivity.
    set (spd := pa_stk sp0 8%nat).
    (* ============ +0x00  blez a2 ============ *)
    assert (Hcmp0 : zopz0zKzJ_s (zero_reg : mword 64) (rget m Ra2) = Z.geb 0 (Z.of_nat n)).
    { rgne. rewrite Ha2. apply uw_geb_s0. lia. }
    destruct (Z.geb 0 (Z.of_nat n)) eqn:Hb0z.
    - (* ======== n = 0: two instructions and out ======== *)
      assert (Hn0 : n = 0%nat).
      { rewrite Z.geb_leb in Hb0z. apply Z.leb_le in Hb0z. lia. }
      subst n.
      assert (Hal : eq_vec (access_vec_dec (add_vec (pcE : mword 64)
                      (sign_extend' 64 (mword_of_int 140 : mword 13))) 0) ('b"0") = true)
        by (vm_compute; reflexivity).
      iApply (wp_bge_x0_taken_s_sconf pcE (mword_of_int 140 : mword 13)
                Ra2 m av true ltac:(nz) ltac:(exact Hcmp0) Hal with "Hcg Hpc []").
      { iApply (uwi_00 with "Ht"). }
      iApply bi.later_intro. iIntros (CID1 Hs1) "Hcg Hpc".
      assert (Jret : add_vec (pcE : mword 64) (sign_extend' 64 (mword_of_int 140 : mword 13))
                     = mword_of_int (KernelSyms.uartwrite + 0x8c)) by pcw.
      iEval (rewrite Jret) in "Hpc".
      (* +0x8c  c.ret *)
      iApply (wp_cret_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x8c)) Rra m av true ltac:(nz)
                with "Hcg Hpc []").
      { iApply (uwi_8c with "Ht"). }
      iIntros (CID2 Hs2) "Hcg Hpc". iEval (rgne) in "Hpc".
      iDestruct (cpu_own_transport CID CID2 0 eb pj true ltac:(wp_next_chain)
                   with "Hcnt") as "Hcnt".
      iSpecialize ("Hcont" $! CID2 with "[%]"); [wp_next_chain|].
      (* n = 0: the chain is EMPTY, so it IS its payload and nothing is
         owed -- the path never takes the lock and never stores. *)
      iApply ("Hcont" $! m with "[%] Hcg Hcnt Hpc Hbuf Hpid [Hch]").
      + apply callee_saved_refl.
      + iExact "Hch".
    - (* ======== n > 0: the prologue, the setup and the loop ======== *)
      assert (Hnpos : (0 < n)%nat).
      { rewrite Z.geb_leb in Hb0z. apply Z.leb_gt in Hb0z. lia. }
      iApply (wp_bge_x0_fall_s_sconf pcE (mword_of_int 140 : mword 13)
                Ra2 m av true ltac:(nz) ltac:(exact Hcmp0) with "Hcg Hpc []").
      { iApply (uwi_00 with "Ht"). }
      iIntros (CID1 Hs1) "Hcg Hpc".
      assert (P04 : add_vec_int (pcE : mword 64) 4 = mword_of_int (KernelSyms.uartwrite + 0x04)) by pcw.
      iEval (rewrite P04) in "Hpc".
      assert (P06 : add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x04) : mword 64) 2 = mword_of_int (KernelSyms.uartwrite + 0x06)) by pcw.
      assert (P08 : add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x06) : mword 64) 2 = mword_of_int (KernelSyms.uartwrite + 0x08)) by pcw.
      assert (P0a : add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x08) : mword 64) 2 = mword_of_int (KernelSyms.uartwrite + 0x0a)) by pcw.
      assert (P0c : add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x0a) : mword 64) 2 = mword_of_int (KernelSyms.uartwrite + 0x0c)) by pcw.
      assert (P0e : add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x0c) : mword 64) 2 = mword_of_int (KernelSyms.uartwrite + 0x0e)) by pcw.
      assert (P10 : add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x0e) : mword 64) 2 = mword_of_int (KernelSyms.uartwrite + 0x10)) by pcw.
      assert (P12 : add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x10) : mword 64) 2 = mword_of_int (KernelSyms.uartwrite + 0x12)) by pcw.
      assert (P14 : add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x12) : mword 64) 2 = mword_of_int (KernelSyms.uartwrite + 0x14)) by pcw.
      assert (P16 : add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x14) : mword 64) 2 = mword_of_int (KernelSyms.uartwrite + 0x16)) by pcw.
      assert (P18 : add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x16) : mword 64) 2 = mword_of_int (KernelSyms.uartwrite + 0x18)) by pcw.
      assert (P1a : add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x18) : mword 64) 2 = mword_of_int (KernelSyms.uartwrite + 0x1a)) by pcw.
      assert (P1c : add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x1a) : mword 64) 2 = mword_of_int (KernelSyms.uartwrite + 0x1c)) by pcw.
      assert (P20 : add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x1c) : mword 64) 4 = mword_of_int (KernelSyms.uartwrite + 0x20)) by pcw.
      assert (P22 : add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x20) : mword 64) 2 = mword_of_int (KernelSyms.uartwrite + 0x22)) by pcw.
      assert (P24 : add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x22) : mword 64) 2 = mword_of_int (KernelSyms.uartwrite + 0x24)) by pcw.
      assert (P28 : add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x24) : mword 64) 4 = mword_of_int (KernelSyms.uartwrite + 0x28)) by pcw.
      assert (P2c : add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x28) : mword 64) 4 = mword_of_int (KernelSyms.uartwrite + 0x2c)) by pcw.
      assert (P30 : add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x2c) : mword 64) 4 = mword_of_int (KernelSyms.uartwrite + 0x30)) by pcw.
      assert (P32 : add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x30) : mword 64) 2 = mword_of_int (KernelSyms.uartwrite + 0x32)) by pcw.
      assert (P34 : add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x32) : mword 64) 2 = mword_of_int (KernelSyms.uartwrite + 0x34)) by pcw.
      assert (P36 : add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x34) : mword 64) 2 = mword_of_int (KernelSyms.uartwrite + 0x36)) by pcw.
      assert (P38 : add_vec_int (mword_of_int (KernelSyms.uartwrite + 0x36) : mword 64) 2 = mword_of_int (KernelSyms.uartwrite + 0x38)) by pcw.
      (* ---- +0x04  c.addi16sp sp,-64 : the eight-slot frame ---- *)
      assert (Hpush : add_vec (m !!! Regidx csp_rs1)
                        (sign_extend' 64 (caddi16sp_imm (mword_of_int 60 : mword 6)))
                      = pa_stk (m !!! Regidx csp_rs1) 8%nat).
      { unfold pa_stk, add_vec_int. apply f_equal. apply bv_eq; vm_compute; reflexivity. }
      iApply (wp_caddi16sp_push_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x04))
                (mword_of_int 60 : mword 6) m av 8%nat true
                ltac:(lia) Hpush with "Hcg Hpc []").
      { iApply (uwi_04 with "Ht"). }
      iIntros (CID2 Hs2) "Hcg Hframe Hpc".
      iEval (rewrite Hspm) in "Hframe".
      set (A0 := <[Regidx csp_rs1 := regval_into_reg
          (add_vec (m !!! Regidx csp_rs1)
             (sign_extend' 64 (caddi16sp_imm (mword_of_int 60 : mword 6))))]> m).
      change (<[Regidx csp_rs1 := regval_into_reg
          (add_vec (m !!! Regidx csp_rs1)
             (sign_extend' 64 (caddi16sp_imm (mword_of_int 60 : mword 6))))]> m) with A0.
      assert (HcspA0 : A0 !!! Regidx csp_rs1 = spd)
        by (rewrite /A0 upd_eq Hpush Hspm; reflexivity).
      iEval (rewrite P06) in "Hpc".
      iEval (rewrite (stack_own_slots (KTR := KT1)); cbn [seq]) in "Hframe".
      iDestruct "Hframe" as "(F1 & F2 & F3 & F4 & F5 & F6 & F7 & F8 & _)".
      iDestruct "F1" as (v1) "H1". iDestruct "F2" as (v2) "H2".
      iDestruct "F3" as (v3) "H3". iDestruct "F4" as (v4) "H4".
      iDestruct "F5" as (v5) "H5". iDestruct "F6" as (v6) "H6".
      iDestruct "F7" as (v7) "H7". iDestruct "F8" as (v8) "H8".
      assert (Hb1 : add_vec spd (zero_extend' 64 (concat_vec (mword_of_int 7 : mword 6) ('b"000"))) = pa_stk sp0 1)
        by (apply uw_slot_bridge; pcw).
      assert (Hb2 : add_vec spd (zero_extend' 64 (concat_vec (mword_of_int 6 : mword 6) ('b"000"))) = pa_stk sp0 2)
        by (apply uw_slot_bridge; pcw).
      assert (Hb3 : add_vec spd (zero_extend' 64 (concat_vec (mword_of_int 5 : mword 6) ('b"000"))) = pa_stk sp0 3)
        by (apply uw_slot_bridge; pcw).
      assert (Hb4 : add_vec spd (zero_extend' 64 (concat_vec (mword_of_int 4 : mword 6) ('b"000"))) = pa_stk sp0 4)
        by (apply uw_slot_bridge; pcw).
      assert (Hb5 : add_vec spd (zero_extend' 64 (concat_vec (mword_of_int 3 : mword 6) ('b"000"))) = pa_stk sp0 5)
        by (apply uw_slot_bridge; pcw).
      assert (Hb6 : add_vec spd (zero_extend' 64 (concat_vec (mword_of_int 2 : mword 6) ('b"000"))) = pa_stk sp0 6)
        by (apply uw_slot_bridge; pcw).
      assert (Hb7 : add_vec spd (zero_extend' 64 (concat_vec (mword_of_int 1 : mword 6) ('b"000"))) = pa_stk sp0 7)
        by (apply uw_slot_bridge; pcw).
      assert (Hb8 : add_vec spd (zero_extend' 64 (concat_vec (mword_of_int 0 : mword 6) ('b"000"))) = pa_stk sp0 8)
        by (apply uw_slot_bridge; pcw).
      assert (HA0ra : A0 !!! Regidx Rra = m !!! Regidx Rra)
        by (rewrite /A0 upd_ne; [reflexivity | reg_neq]).
      assert (HA0s0 : A0 !!! Regidx Rs0 = m !!! Regidx Rs0)
        by (rewrite /A0 upd_ne; [reflexivity | reg_neq]).
      assert (HA0s1 : A0 !!! Regidx Rs1 = m !!! Regidx Rs1)
        by (rewrite /A0 upd_ne; [reflexivity | reg_neq]).
      assert (HA0s2 : A0 !!! Regidx Rs2 = m !!! Regidx Rs2)
        by (rewrite /A0 upd_ne; [reflexivity | reg_neq]).
      assert (HA0s3 : A0 !!! Regidx Rs3 = m !!! Regidx Rs3)
        by (rewrite /A0 upd_ne; [reflexivity | reg_neq]).
      assert (HA0s4 : A0 !!! Regidx Rs4 = m !!! Regidx Rs4)
        by (rewrite /A0 upd_ne; [reflexivity | reg_neq]).
      assert (HA0s5 : A0 !!! Regidx Rs5 = m !!! Regidx Rs5)
        by (rewrite /A0 upd_ne; [reflexivity | reg_neq]).
      assert (HA0s6 : A0 !!! Regidx Rs6 = m !!! Regidx Rs6)
        by (rewrite /A0 upd_ne; [reflexivity | reg_neq]).
      (* ---- the eight saves (+0x06 .. +0x14) ---- *)
      iApply (wp_csdsp_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x06)) (mword_of_int 7 : mword 6) Rra
                A0 (av - 8)%nat v1 true with "Hcg Hpc [] [H1]").
      { iApply (uwi_06 with "Ht"). }
      { iEval (rewrite HcspA0 Hb1). iExact "H1". }
      iIntros (CID3 Hs3) "Hcg Hpc H1". iEval (rewrite HcspA0 Hb1) in "H1".
      iEval (rgne) in "H1". iEval (rewrite HA0ra) in "H1".
      iEval (rewrite P08) in "Hpc".
      iApply (wp_csdsp_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x08)) (mword_of_int 6 : mword 6) Rs0
                A0 (av - 8)%nat v2 true with "Hcg Hpc [] [H2]").
      { iApply (uwi_08 with "Ht"). }
      { iEval (rewrite HcspA0 Hb2). iExact "H2". }
      iIntros (CID4 Hs4) "Hcg Hpc H2". iEval (rewrite HcspA0 Hb2) in "H2".
      iEval (rgne) in "H2". iEval (rewrite HA0s0) in "H2".
      iEval (rewrite P0a) in "Hpc".
      iApply (wp_csdsp_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x0a)) (mword_of_int 5 : mword 6) Rs1
                A0 (av - 8)%nat v3 true with "Hcg Hpc [] [H3]").
      { iApply (uwi_0a with "Ht"). }
      { iEval (rewrite HcspA0 Hb3). iExact "H3". }
      iIntros (CID5 Hs5) "Hcg Hpc H3". iEval (rewrite HcspA0 Hb3) in "H3".
      iEval (rgne) in "H3". iEval (rewrite HA0s1) in "H3".
      iEval (rewrite P0c) in "Hpc".
      iApply (wp_csdsp_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x0c)) (mword_of_int 4 : mword 6) Rs2
                A0 (av - 8)%nat v4 true with "Hcg Hpc [] [H4]").
      { iApply (uwi_0c with "Ht"). }
      { iEval (rewrite HcspA0 Hb4). iExact "H4". }
      iIntros (CID6 Hs6) "Hcg Hpc H4". iEval (rewrite HcspA0 Hb4) in "H4".
      iEval (rgne) in "H4". iEval (rewrite HA0s2) in "H4".
      iEval (rewrite P0e) in "Hpc".
      iApply (wp_csdsp_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x0e)) (mword_of_int 3 : mword 6) Rs3
                A0 (av - 8)%nat v5 true with "Hcg Hpc [] [H5]").
      { iApply (uwi_0e with "Ht"). }
      { iEval (rewrite HcspA0 Hb5). iExact "H5". }
      iIntros (CID7 Hs7) "Hcg Hpc H5". iEval (rewrite HcspA0 Hb5) in "H5".
      iEval (rgne) in "H5". iEval (rewrite HA0s3) in "H5".
      iEval (rewrite P10) in "Hpc".
      iApply (wp_csdsp_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x10)) (mword_of_int 2 : mword 6) Rs4
                A0 (av - 8)%nat v6 true with "Hcg Hpc [] [H6]").
      { iApply (uwi_10 with "Ht"). }
      { iEval (rewrite HcspA0 Hb6). iExact "H6". }
      iIntros (CID8 Hs8) "Hcg Hpc H6". iEval (rewrite HcspA0 Hb6) in "H6".
      iEval (rgne) in "H6". iEval (rewrite HA0s4) in "H6".
      iEval (rewrite P12) in "Hpc".
      iApply (wp_csdsp_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x12)) (mword_of_int 1 : mword 6) Rs5
                A0 (av - 8)%nat v7 true with "Hcg Hpc [] [H7]").
      { iApply (uwi_12 with "Ht"). }
      { iEval (rewrite HcspA0 Hb7). iExact "H7". }
      iIntros (CID9 Hs9) "Hcg Hpc H7". iEval (rewrite HcspA0 Hb7) in "H7".
      iEval (rgne) in "H7". iEval (rewrite HA0s5) in "H7".
      iEval (rewrite P14) in "Hpc".
      iApply (wp_csdsp_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x14)) (mword_of_int 0 : mword 6) Rs6
                A0 (av - 8)%nat v8 true with "Hcg Hpc [] [H8]").
      { iApply (uwi_14 with "Ht"). }
      { iEval (rewrite HcspA0 Hb8). iExact "H8". }
      iIntros (CID10 Hs10) "Hcg Hpc H8". iEval (rewrite HcspA0 Hb8) in "H8".
      iEval (rgne) in "H8". iEval (rewrite HA0s6) in "H8".
      iEval (rewrite P16) in "Hpc".
      iAssert (uw_saved sp0 m) with "[H1 H2 H3 H4 H5 H6 H7 H8]" as "Hfull".
      { rewrite /uw_saved. iFrame "H1 H2 H3 H4 H5 H6 H7 H8". }
      (* ---- +0x16  c.addi4spn s0,sp,64 ---- *)
      iApply (wp_caddi4spn_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x16)) (Cregidx (mword_of_int 0))
                (mword_of_int 16 : mword 8) Rs0 A0 (av - 8)%nat true
                ltac:(vm_compute; reflexivity) ltac:(nz) ltac:(rdok)
                with "Hcg Hpc []").
      { iApply (uwi_16 with "Ht"). }
      iIntros (CID12 Hs12) "Hcg Hpc".
      set (A1 := <[Regidx Rs0 := regval_into_reg
          (add_vec (A0 !!! Regidx csp_rs1) (sign_extend' 64 (caddi4spn_imm (mword_of_int 16 : mword 8))))]> A0).
      change (<[Regidx Rs0 := regval_into_reg
          (add_vec (A0 !!! Regidx csp_rs1) (sign_extend' 64 (caddi4spn_imm (mword_of_int 16 : mword 8))))]> A0) with A1.
      iEval (rewrite P18) in "Hpc".
      (* ---- +0x18  c.mv s6,a1 ---- *)
      iApply (wp_cmv_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x18)) Rs6 Ra1
                A1 (av - 8)%nat true ltac:(nz) ltac:(rdok) with "Hcg Hpc []").
      { iApply (uwi_18 with "Ht"). }
      iIntros (CID13 Hs13) "Hcg Hpc". iEval (rgne) in "Hcg".
      set (A2 := <[Regidx Rs6 := regval_into_reg (add_vec zero_reg (A1 !!! Regidx Ra1))]> A1).
      change (<[Regidx Rs6 := regval_into_reg (add_vec zero_reg (A1 !!! Regidx Ra1))]> A1) with A2.
      iEval (rewrite P1a) in "Hpc".
      (* ---- +0x1a  c.mv s3,a2 ---- *)
      iApply (wp_cmv_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x1a)) Rs3 Ra2
                A2 (av - 8)%nat true ltac:(nz) ltac:(rdok) with "Hcg Hpc []").
      { iApply (uwi_1a with "Ht"). }
      iIntros (CID14 Hs14) "Hcg Hpc". iEval (rgne) in "Hcg".
      set (A3 := <[Regidx Rs3 := regval_into_reg (add_vec zero_reg (A2 !!! Regidx Ra2))]> A2).
      change (<[Regidx Rs3 := regval_into_reg (add_vec zero_reg (A2 !!! Regidx Ra2))]> A2) with A3.
      iEval (rewrite P1c) in "Hpc".
      assert (HA3a0 : A3 !!! Regidx Ra0 = (mword_of_int (uart_index prt) : mword 64)).
      { rewrite /A3 upd_ne; [| reg_neq]. rewrite /A2 upd_ne; [| reg_neq].
        rewrite /A1 upd_ne; [| reg_neq]. rewrite /A0 upd_ne; [exact Ha0 | reg_neq]. }
      (* ---- +0x1c  slli a5,a0,2 ---- *)
      iApply (wp_slli_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x1c)) Ra5 Ra0 (mword_of_int 2 : mword 6)
                (mword_of_int (4 * uart_index prt)) A3 (av - 8)%nat true
                ltac:(nz) ltac:(rdok) ltac:(rgne; rewrite HA3a0; apply uwx_slli2)
                with "Hcg Hpc []").
      { iApply (uwi_1c with "Ht"). }
      iIntros (CID15 Hs15) "Hcg Hpc". iEval (rewrite P20) in "Hpc".
      set (A4 := <[Regidx Ra5 := regval_into_reg (mword_of_int (4 * uart_index prt) : mword 64)]> A3).
      change (<[Regidx Ra5 := regval_into_reg (mword_of_int (4 * uart_index prt) : mword 64)]> A3) with A4.
      assert (HA4a5 : A4 !!! Regidx Ra5 = (mword_of_int (4 * uart_index prt) : mword 64))
        by (rewrite /A4 upd_eq; reflexivity).
      assert (HA4a0 : A4 !!! Regidx Ra0 = (mword_of_int (uart_index prt) : mword 64))
        by (rewrite /A4 upd_ne; [exact HA3a0 | reg_neq]).
      (* ---- +0x20  c.add a5,a0 ---- *)
      iApply (wp_cadd_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x20)) Ra5 Ra0
                A4 (av - 8)%nat true ltac:(nz) ltac:(rdok) with "Hcg Hpc []").
      { iApply (uwi_20 with "Ht"). }
      iIntros (CID16 Hs16) "Hcg Hpc". iEval (rewrite P22) in "Hpc".
      iEval (rgne) in "Hcg". iEval (rgne) in "Hcg".
      iEval (rewrite HA4a5 HA4a0 (uwx_add5 prt)) in "Hcg".
      set (A5 := <[Regidx Ra5 := regval_into_reg (mword_of_int (5 * uart_index prt) : mword 64)]> A4).
      change (<[Regidx Ra5 := regval_into_reg (mword_of_int (5 * uart_index prt) : mword 64)]> A4) with A5.
      assert (HA5a5 : A5 !!! Regidx Ra5 = (mword_of_int (5 * uart_index prt) : mword 64))
        by (rewrite /A5 upd_eq; reflexivity).
      (* ---- +0x22  c.slli a5,3 ---- *)
      iApply (wp_cslli_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x22)) (Regidx Ra5) Ra5 (mword_of_int 3 : mword 6)
                A5 (av - 8)%nat true eq_refl ltac:(nz) ltac:(rdok) with "Hcg Hpc []").
      { iApply (uwi_22 with "Ht"). }
      iIntros (CID17 Hs17) "Hcg Hpc". iEval (rewrite P24) in "Hpc".
      iEval (rgne) in "Hcg". iEval (rewrite HA5a5 (uwx_slli3 prt)) in "Hcg".
      set (A6 := <[Regidx Ra5 := regval_into_reg (mword_of_int (uart_stride * uart_index prt) : mword 64)]> A5).
      change (<[Regidx Ra5 := regval_into_reg (mword_of_int (uart_stride * uart_index prt) : mword 64)]> A5) with A6.
      assert (HA6a5 : A6 !!! Regidx Ra5 = (mword_of_int (uart_stride * uart_index prt) : mword 64))
        by (rewrite /A6 upd_eq; reflexivity).
      (* ---- +0x24/+0x28  s2 := &uarts ---- *)
      iApply (wp_auipc_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x24)) Rs2 (mword_of_int 10 : mword 20)
                A6 (av - 8)%nat true ltac:(nz) ltac:(rdok) with "Hcg Hpc []").
      { iApply (uwi_24 with "Ht"). }
      iIntros (CID18 Hs18) "Hcg Hpc". iEval (rewrite P28) in "Hpc".
      set (A7 := <[Regidx Rs2 := regval_into_reg
          (add_vec (mword_of_int (KernelSyms.uartwrite + 0x24) : mword 64) (auipc_off (mword_of_int 10 : mword 20)))]> A6).
      change (<[Regidx Rs2 := regval_into_reg
          (add_vec (mword_of_int (KernelSyms.uartwrite + 0x24) : mword 64) (auipc_off (mword_of_int 10 : mword 20)))]> A6) with A7.
      iApply (wp_addi4_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x28)) Rs2 Rs2 (mword_of_int 2478 : mword 12)
                A7 (av - 8)%nat true ltac:(nz) ltac:(rdok) with "Hcg Hpc []").
      { iApply (uwi_28 with "Ht"). }
      iIntros (CID19 Hs19) "Hcg Hpc". iEval (rewrite P2c) in "Hpc".
      iEval (rgne) in "Hcg". iEval (rewrite /A7 upd_eq uwx_uarts) in "Hcg".
      set (A8 := <[Regidx Rs2 := regval_into_reg (mword_of_int KernelSyms.uarts : mword 64)]> A7).
      change (<[Regidx Rs2 := regval_into_reg (mword_of_int KernelSyms.uarts : mword 64)]> A7) with A8.
      assert (HA8s2 : A8 !!! Regidx Rs2 = (mword_of_int KernelSyms.uarts : mword 64))
        by (rewrite /A8 upd_eq; reflexivity).
      assert (HA8a5 : A8 !!! Regidx Ra5 = (mword_of_int (uart_stride * uart_index prt) : mword 64)).
      { rewrite /A8 upd_ne; [| reg_neq]. rewrite /A7 upd_ne; [exact HA6a5 | reg_neq]. }
      (* ---- +0x2c  add s5,s2,a5 : the ELEMENT ---- *)
      iApply (wp_add_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x2c)) Rs5 Rs2 Ra5
                (mword_of_int (uart_f_base prt)) A8 (av - 8)%nat true
                ltac:(nz) ltac:(rdok)
                ltac:(rgne; rgne; rewrite HA8s2 HA8a5; apply uwx_elt)
                with "Hcg Hpc []").
      { iApply (uwi_2c with "Ht"). }
      iIntros (CID20 Hs20) "Hcg Hpc". iEval (rewrite P30) in "Hpc".
      set (A9 := <[Regidx Rs5 := regval_into_reg (mword_of_int (uart_f_base prt) : mword 64)]> A8).
      change (<[Regidx Rs5 := regval_into_reg (mword_of_int (uart_f_base prt) : mword 64)]> A8) with A9.
      assert (HA9a5 : A9 !!! Regidx Ra5 = (mword_of_int (uart_stride * uart_index prt) : mword 64))
        by (rewrite /A9 upd_ne; [exact HA8a5 | reg_neq]).
      assert (HA9s2 : A9 !!! Regidx Rs2 = (mword_of_int KernelSyms.uarts : mword 64))
        by (rewrite /A9 upd_ne; [exact HA8s2 | reg_neq]).
      (* ---- +0x30  c.addi a5,a5,16 ---- *)
      iApply (wp_caddi_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x30)) Ra5 (mword_of_int 16 : mword 6)
                A9 (av - 8)%nat true ltac:(nz) ltac:(rdok) with "Hcg Hpc []").
      { iApply (uwi_30 with "Ht"). }
      iIntros (CID21 Hs21) "Hcg Hpc". iEval (rewrite P32) in "Hpc".
      iEval (rgne) in "Hcg". iEval (rewrite HA9a5 (uwx_add16 prt)) in "Hcg".
      set (A10 := <[Regidx Ra5 := regval_into_reg (mword_of_int (uart_stride * uart_index prt + 16) : mword 64)]> A9).
      change (<[Regidx Ra5 := regval_into_reg (mword_of_int (uart_stride * uart_index prt + 16) : mword 64)]> A9) with A10.
      assert (HA10a5 : A10 !!! Regidx Ra5 = (mword_of_int (uart_stride * uart_index prt + 16) : mword 64))
        by (rewrite /A10 upd_eq; reflexivity).
      assert (HA10s2 : A10 !!! Regidx Rs2 = (mword_of_int KernelSyms.uarts : mword 64))
        by (rewrite /A10 upd_ne; [exact HA9s2 | reg_neq]).
      (* ---- +0x32  c.add s2,a5 : the LOCK FIELD ---- *)
      iApply (wp_cadd_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x32)) Rs2 Ra5
                A10 (av - 8)%nat true ltac:(nz) ltac:(rdok) with "Hcg Hpc []").
      { iApply (uwi_32 with "Ht"). }
      iIntros (CID22 Hs22) "Hcg Hpc". iEval (rewrite P34) in "Hpc".
      iEval (rgne) in "Hcg". iEval (rgne) in "Hcg".
      iEval (rewrite HA10s2 HA10a5 (uwx_lock prt)) in "Hcg".
      set (A11 := <[Regidx Rs2 := regval_into_reg (a_tx_lock_at prt)]> A10).
      change (<[Regidx Rs2 := regval_into_reg (a_tx_lock_at prt)]> A10) with A11.
      (* ---- +0x34  c.li s1,0 ---- *)
      iApply (wp_cli_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x34)) Rs1 (mword_of_int 0 : mword 6)
                (mword_of_int 0 : mword 64) A11 (av - 8)%nat true ltac:(nz) ltac:(rdok)
                ltac:(pcw) with "Hcg Hpc []").
      { iApply (uwi_34 with "Ht"). }
      iIntros (CID23 Hs23) "Hcg Hpc". iEval (rewrite P36) in "Hpc".
      set (A12 := <[Regidx Rs1 := regval_into_reg (mword_of_int 0 : mword 64)]> A11).
      change (<[Regidx Rs1 := regval_into_reg (mword_of_int 0 : mword 64)]> A11) with A12.
      assert (HA12s5 : A12 !!! Regidx Rs5 = (mword_of_int (uart_f_base prt) : mword 64)).
      { rewrite /A12 upd_ne; [| reg_neq]. rewrite /A11 upd_ne; [| reg_neq].
        rewrite /A10 upd_ne; [| reg_neq]. rewrite /A9 upd_eq. reflexivity. }
      (* ---- +0x36  c.mv s4,s5 : the ELEMENT again, as the MMIO base holder ---- *)
      iApply (wp_cmv_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x36)) Rs4 Rs5
                A12 (av - 8)%nat true ltac:(nz) ltac:(rdok) with "Hcg Hpc []").
      { iApply (uwi_36 with "Ht"). }
      iIntros (CID24 Hs24) "Hcg Hpc". iEval (rgne) in "Hcg".
      iEval (rewrite HA12s5 (uwx_zadd_elt prt)) in "Hcg".
      set (A13 := <[Regidx Rs4 := regval_into_reg (mword_of_int (uart_f_base prt) : mword 64)]> A12).
      change (<[Regidx Rs4 := regval_into_reg (mword_of_int (uart_f_base prt) : mword 64)]> A12) with A13.
      iEval (rewrite P38) in "Hpc".
      (* ---- the loop's register invariant at entry ---- *)
      assert (HA13regs : uw_loop_regs prt m A13 spd buf n 0%nat).
      { unfold uw_loop_regs. split_and!.
        - rewrite /A13 upd_ne; [| reg_neq]. rewrite /A12 upd_ne; [| reg_neq].
          rewrite /A11 upd_ne; [| reg_neq]. rewrite /A10 upd_ne; [| reg_neq].
          rewrite /A9 upd_ne; [| reg_neq]. rewrite /A8 upd_ne; [| reg_neq].
          rewrite /A7 upd_ne; [| reg_neq]. rewrite /A6 upd_ne; [| reg_neq].
          rewrite /A5 upd_ne; [| reg_neq]. rewrite /A4 upd_ne; [| reg_neq].
          rewrite /A3 upd_ne; [| reg_neq]. rewrite /A2 upd_ne; [| reg_neq].
          rewrite /A1 upd_ne; [| reg_neq]. exact HcspA0.
        - rewrite /A13 upd_ne; [| reg_neq]. rewrite /A12 upd_eq. reflexivity.
        - rewrite /A13 upd_ne; [| reg_neq]. rewrite /A12 upd_ne; [| reg_neq].
          rewrite /A11 upd_eq. reflexivity.
        - rewrite /A13 upd_ne; [| reg_neq]. rewrite /A12 upd_ne; [| reg_neq].
          rewrite /A11 upd_ne; [| reg_neq]. rewrite /A10 upd_ne; [| reg_neq].
          rewrite /A9 upd_ne; [| reg_neq]. rewrite /A8 upd_ne; [| reg_neq].
          rewrite /A7 upd_ne; [| reg_neq]. rewrite /A6 upd_ne; [| reg_neq].
          rewrite /A5 upd_ne; [| reg_neq]. rewrite /A4 upd_ne; [| reg_neq].
          rewrite /A3 upd_eq. rewrite uw_zero_reg_add.
          rewrite /A2 upd_ne; [| reg_neq]. rewrite /A1 upd_ne; [| reg_neq].
          rewrite /A0 upd_ne; [| reg_neq]. exact Ha2.
        - rewrite /A13 upd_eq. reflexivity.
        - rewrite /A13 upd_ne; [| reg_neq]. exact HA12s5.
        - rewrite /A13 upd_ne; [| reg_neq]. rewrite /A12 upd_ne; [| reg_neq].
          rewrite /A11 upd_ne; [| reg_neq]. rewrite /A10 upd_ne; [| reg_neq].
          rewrite /A9 upd_ne; [| reg_neq]. rewrite /A8 upd_ne; [| reg_neq].
          rewrite /A7 upd_ne; [| reg_neq]. rewrite /A6 upd_ne; [| reg_neq].
          rewrite /A5 upd_ne; [| reg_neq]. rewrite /A4 upd_ne; [| reg_neq].
          rewrite /A3 upd_ne; [| reg_neq]. rewrite /A2 upd_eq. rewrite uw_zero_reg_add.
          rewrite /A1 upd_ne; [| reg_neq]. rewrite /A0 upd_ne; [| reg_neq]. reflexivity.
        - rewrite /A13 upd_ne; [| reg_neq]. rewrite /A12 upd_ne; [| reg_neq].
          rewrite /A11 upd_ne; [| reg_neq]. rewrite /A10 upd_ne; [| reg_neq].
          rewrite /A9 upd_ne; [| reg_neq]. rewrite /A8 upd_ne; [| reg_neq].
          rewrite /A7 upd_ne; [| reg_neq]. rewrite /A6 upd_ne; [| reg_neq].
          rewrite /A5 upd_ne; [| reg_neq]. rewrite /A4 upd_ne; [| reg_neq].
          rewrite /A3 upd_ne; [| reg_neq]. rewrite /A2 upd_ne; [| reg_neq].
          rewrite /A1 upd_ne; [| reg_neq]. rewrite /A0 upd_ne; [| reg_neq]. reflexivity.
        - rewrite /A13 upd_ne; [| reg_neq]. rewrite /A12 upd_ne; [| reg_neq].
          rewrite /A11 upd_ne; [| reg_neq]. rewrite /A10 upd_ne; [| reg_neq].
          rewrite /A9 upd_ne; [| reg_neq]. rewrite /A8 upd_ne; [| reg_neq].
          rewrite /A7 upd_ne; [| reg_neq]. rewrite /A6 upd_ne; [| reg_neq].
          rewrite /A5 upd_ne; [| reg_neq]. rewrite /A4 upd_ne; [| reg_neq].
          rewrite /A3 upd_ne; [| reg_neq]. rewrite /A2 upd_ne; [| reg_neq].
          rewrite /A1 upd_ne; [| reg_neq]. rewrite /A0 upd_ne; [| reg_neq]. reflexivity.
        - rewrite /A13 upd_ne; [| reg_neq]. rewrite /A12 upd_ne; [| reg_neq].
          rewrite /A11 upd_ne; [| reg_neq]. rewrite /A10 upd_ne; [| reg_neq].
          rewrite /A9 upd_ne; [| reg_neq]. rewrite /A8 upd_ne; [| reg_neq].
          rewrite /A7 upd_ne; [| reg_neq]. rewrite /A6 upd_ne; [| reg_neq].
          rewrite /A5 upd_ne; [| reg_neq]. rewrite /A4 upd_ne; [| reg_neq].
          rewrite /A3 upd_ne; [| reg_neq]. rewrite /A2 upd_ne; [| reg_neq].
          rewrite /A1 upd_ne; [| reg_neq]. rewrite /A0 upd_ne; [| reg_neq]. reflexivity.
        - rewrite /A13 upd_ne; [| reg_neq]. rewrite /A12 upd_ne; [| reg_neq].
          rewrite /A11 upd_ne; [| reg_neq]. rewrite /A10 upd_ne; [| reg_neq].
          rewrite /A9 upd_ne; [| reg_neq]. rewrite /A8 upd_ne; [| reg_neq].
          rewrite /A7 upd_ne; [| reg_neq]. rewrite /A6 upd_ne; [| reg_neq].
          rewrite /A5 upd_ne; [| reg_neq]. rewrite /A4 upd_ne; [| reg_neq].
          rewrite /A3 upd_ne; [| reg_neq]. rewrite /A2 upd_ne; [| reg_neq].
          rewrite /A1 upd_ne; [| reg_neq]. rewrite /A0 upd_ne; [| reg_neq]. reflexivity.
        - rewrite /A13 upd_ne; [| reg_neq]. rewrite /A12 upd_ne; [| reg_neq].
          rewrite /A11 upd_ne; [| reg_neq]. rewrite /A10 upd_ne; [| reg_neq].
          rewrite /A9 upd_ne; [| reg_neq]. rewrite /A8 upd_ne; [| reg_neq].
          rewrite /A7 upd_ne; [| reg_neq]. rewrite /A6 upd_ne; [| reg_neq].
          rewrite /A5 upd_ne; [| reg_neq]. rewrite /A4 upd_ne; [| reg_neq].
          rewrite /A3 upd_ne; [| reg_neq]. rewrite /A2 upd_ne; [| reg_neq].
          rewrite /A1 upd_ne; [| reg_neq]. rewrite /A0 upd_ne; [| reg_neq]. reflexivity. }
      (* ---- +0x38  c.j -> the loop head ---- *)
      iApply (wp_cj_s_sconf (mword_of_int (KernelSyms.uartwrite + 0x38))
                (sign_extend' 21 (concat_vec (mword_of_int 8 : mword 11) ('b"0")))
                A13 (av - 8)%nat true ltac:(vm_compute; reflexivity)
                with "Hcg Hpc []").
      { iApply (uwi_38 with "Ht"). }
      iIntros (CID25 Hs25). iApply bi.later_intro. iIntros "Hcg Hpc".
      assert (Jhead : add_vec (mword_of_int (KernelSyms.uartwrite + 0x38) : mword 64)
                        (sign_extend' 64 (sign_extend' 21 (concat_vec (mword_of_int 8 : mword 11) ('b"0"))))
                      = mword_of_int (KernelSyms.uartwrite + 0x48)) by pcw.
      iEval (rewrite Jhead) in "Hpc".
      (* ============ the loop ============ *)
      iDestruct (cpu_own_transport CID CID25 0 eb pj true ltac:(wp_next_chain)
                   with "Hcnt") as "Hcnt".
      iPoseProof (uw_iter CID prt γl γu γs j γlp m av eb sp0 buf n f dq
                    pidv dqp Φ (n - 1)%nat lks ltac:(lia) Hj Hjlp Hav Heb Hfresh 0%nat ltac:(lia)
                    with "Ht Huinv Hbw Htxl Hpinv") as "Iter".
      rewrite /uw_head.
      iSpecialize ("Iter" $! CID25 with "[%]"); [wp_next_chain|].
      iApply ("Iter" $! A13 with "[%] Hcg Hcnt Hpc Hpid Hch Hfull Hbuf [Hcont]").
      { exact HA13regs. }
      (* ============ the loop's exit: +0x78 -> the epilogue ============ *)
      rewrite /uw_exit_cont.
      iIntros (CIDx Hsx M') "%Hregs' Hcg Hcnt Hpc Hpid Hout Hfull Hbuf".
      pose proof Hregs' as Hregs''.
      destruct Hregs'' as (Wsp & Ws1 & Ws2 & Ws3 & Ws4 & Ws5 & Ws6 & Ws7 & W24 & W25 & W26 & W27).
      iApply (uw_tail (CID := CIDx) CID γu j m M' av eb sp0 Φ
                (uw_buf buf dq f n) pidv dqp lks
                ltac:(unfold uw_tail_regs; split_and!; assumption) Hspm Hav Heb
                ltac:(wp_next_chain)
                with "Ht Hcg Hcnt Hpc Hpid Hout Hfull Hbuf [Hcont]").
      rewrite /uw_ret.
      iIntros (CIDz Hsz mf) "%Hcs Hcg Hcnt Hpc Hbuf Hpid Hout2".
      iSpecialize ("Hcont" $! CIDz with "[%]"); [wp_next_chain|].
      iApply ("Hcont" $! mf with "[%] Hcg Hcnt Hpc [Hbuf] Hpid [Hout2]").
      + exact Hcs.
      + rewrite /uw_buf. iExact "Hbuf".
      + iExact "Hout2".
  Qed.

End ProofUartwrite.

End UartwriteProof.
