--
--	Conversion of Lab 5.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Wed Nov 10 18:50:33 2021
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \UART_TX:Net_9\ : bit;
SIGNAL \UART_TX:Net_61\ : bit;
SIGNAL one : bit;
SIGNAL \UART_TX:BUART:clock_op\ : bit;
SIGNAL \UART_TX:BUART:reset_reg\ : bit;
SIGNAL \UART_TX:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_TX:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_TX:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_TX:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_TX:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_TX:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_TX:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_TX:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_TX:BUART:reset_sr\ : bit;
SIGNAL \UART_TX:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_41 : bit;
SIGNAL \UART_TX:BUART:txn\ : bit;
SIGNAL Net_52 : bit;
SIGNAL \UART_TX:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_48 : bit;
SIGNAL \UART_TX:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_TX:BUART:tx_state_1\ : bit;
SIGNAL \UART_TX:BUART:tx_state_0\ : bit;
SIGNAL \UART_TX:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL zero : bit;
SIGNAL \UART_TX:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:tx_shift_out\ : bit;
SIGNAL \UART_TX:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_TX:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_TX:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:counter_load_not\ : bit;
SIGNAL \UART_TX:BUART:tx_state_2\ : bit;
SIGNAL \UART_TX:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_TX:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_TX:BUART:sc_out_7\ : bit;
SIGNAL \UART_TX:BUART:sc_out_6\ : bit;
SIGNAL \UART_TX:BUART:sc_out_5\ : bit;
SIGNAL \UART_TX:BUART:sc_out_4\ : bit;
SIGNAL \UART_TX:BUART:sc_out_3\ : bit;
SIGNAL \UART_TX:BUART:sc_out_2\ : bit;
SIGNAL \UART_TX:BUART:sc_out_1\ : bit;
SIGNAL \UART_TX:BUART:sc_out_0\ : bit;
SIGNAL \UART_TX:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_TX:BUART:tx_status_6\ : bit;
SIGNAL \UART_TX:BUART:tx_status_5\ : bit;
SIGNAL \UART_TX:BUART:tx_status_4\ : bit;
SIGNAL \UART_TX:BUART:tx_status_0\ : bit;
SIGNAL \UART_TX:BUART:tx_status_1\ : bit;
SIGNAL \UART_TX:BUART:tx_status_2\ : bit;
SIGNAL \UART_TX:BUART:tx_status_3\ : bit;
SIGNAL Net_51 : bit;
SIGNAL \UART_TX:BUART:tx_bitclk\ : bit;
SIGNAL \UART_TX:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_TX:BUART:tx_mark\ : bit;
SIGNAL \UART_TX:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_TX:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_TX:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_TX:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_TX:BUART:rx_state_1\ : bit;
SIGNAL \UART_TX:BUART:rx_state_0\ : bit;
SIGNAL \UART_TX:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_TX:BUART:rx_postpoll\ : bit;
SIGNAL \UART_TX:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_TX:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:hd_shift_out\ : bit;
SIGNAL \UART_TX:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_TX:BUART:rx_fifofull\ : bit;
SIGNAL \UART_TX:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_TX:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_TX:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:rx_counter_load\ : bit;
SIGNAL \UART_TX:BUART:rx_state_3\ : bit;
SIGNAL \UART_TX:BUART:rx_state_2\ : bit;
SIGNAL \UART_TX:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_TX:BUART:rx_count_2\ : bit;
SIGNAL \UART_TX:BUART:rx_count_1\ : bit;
SIGNAL \UART_TX:BUART:rx_count_0\ : bit;
SIGNAL \UART_TX:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_TX:BUART:rx_count_6\ : bit;
SIGNAL \UART_TX:BUART:rx_count_5\ : bit;
SIGNAL \UART_TX:BUART:rx_count_4\ : bit;
SIGNAL \UART_TX:BUART:rx_count_3\ : bit;
SIGNAL \UART_TX:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_TX:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_TX:BUART:rx_bitclk\ : bit;
SIGNAL \UART_TX:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_TX:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_TX:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_TX:BUART:pollingrange\ : bit;
SIGNAL \UART_TX:BUART:pollcount_1\ : bit;
SIGNAL Net_5 : bit;
SIGNAL add_vv_vv_MODGEN_3_1 : bit;
SIGNAL \UART_TX:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_3_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_4 : bit;
SIGNAL cmp_vv_vv_MODGEN_5 : bit;
SIGNAL \UART_TX:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL MODIN1_1 : bit;
SIGNAL \UART_TX:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL MODIN1_0 : bit;
SIGNAL \UART_TX:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \UART_TX:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \UART_TX:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \UART_TX:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \UART_TX:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_TX:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_TX:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_TX:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL MODIN2_1 : bit;
SIGNAL \UART_TX:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL MODIN2_0 : bit;
SIGNAL \UART_TX:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART_TX:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART_TX:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART_TX:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART_TX:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART_TX:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART_TX:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART_TX:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART_TX:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART_TX:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART_TX:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\ : bit;
SIGNAL MODIN3_1 : bit;
SIGNAL \UART_TX:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\ : bit;
SIGNAL MODIN3_0 : bit;
SIGNAL \UART_TX:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ : bit;
SIGNAL \UART_TX:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ : bit;
SIGNAL \UART_TX:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\ : bit;
SIGNAL \UART_TX:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\ : bit;
SIGNAL \UART_TX:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\ : bit;
SIGNAL \UART_TX:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\ : bit;
SIGNAL \UART_TX:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ : bit;
SIGNAL \UART_TX:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ : bit;
SIGNAL \UART_TX:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ : bit;
SIGNAL \UART_TX:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\ : bit;
SIGNAL \UART_TX:BUART:rx_status_0\ : bit;
SIGNAL \UART_TX:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_TX:BUART:rx_status_1\ : bit;
SIGNAL \UART_TX:BUART:rx_status_2\ : bit;
SIGNAL \UART_TX:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_TX:BUART:rx_status_3\ : bit;
SIGNAL \UART_TX:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_TX:BUART:rx_status_4\ : bit;
SIGNAL \UART_TX:BUART:rx_status_5\ : bit;
SIGNAL \UART_TX:BUART:rx_status_6\ : bit;
SIGNAL \UART_TX:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_45 : bit;
SIGNAL \UART_TX:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_TX:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_TX:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_6 : bit;
SIGNAL \UART_TX:BUART:rx_address_detected\ : bit;
SIGNAL \UART_TX:BUART:rx_last\ : bit;
SIGNAL \UART_TX:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_7 : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_6:g2:a0:newa_6\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_6:g2:a0:newa_5\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_6:g2:a0:newa_4\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_6:g2:a0:newa_3\ : bit;
SIGNAL MODIN4_6 : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_6:g2:a0:newa_2\ : bit;
SIGNAL MODIN4_5 : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_6:g2:a0:newa_1\ : bit;
SIGNAL MODIN4_4 : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_6:g2:a0:newa_0\ : bit;
SIGNAL MODIN4_3 : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_6:g2:a0:newb_6\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_6:g2:a0:newb_5\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_6:g2:a0:newb_4\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_6:g2:a0:newb_3\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_6:g2:a0:newb_2\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_6:g2:a0:newb_1\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_6:g2:a0:newb_0\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_6:g2:a0:dataa_6\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_6:g2:a0:dataa_5\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_6:g2:a0:dataa_4\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_6:g2:a0:dataa_3\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_6:g2:a0:dataa_2\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_6:g2:a0:dataa_1\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_6:g2:a0:dataa_0\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_6:g2:a0:datab_6\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_6:g2:a0:datab_5\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_6:g2:a0:datab_4\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_6:g2:a0:datab_3\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_6:g2:a0:datab_2\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_6:g2:a0:datab_1\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_6:g2:a0:datab_0\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_6:g2:a0:lta_6\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_6:g2:a0:gta_6\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_6:g2:a0:lta_5\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_6:g2:a0:gta_5\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_6:g2:a0:lta_4\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_6:g2:a0:gta_4\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_6:g2:a0:lta_3\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_6:g2:a0:gta_3\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_6:g2:a0:lta_2\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_6:g2:a0:gta_2\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_6:g2:a0:lta_1\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_6:g2:a0:gta_1\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_6:g2:a0:lta_0\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_6:g2:a0:gta_0\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_7:g1:a0:newa_0\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_7:g1:a0:newb_0\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_7:g1:a0:dataa_0\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_7:g1:a0:datab_0\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_7:g1:a0:xeq\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_7:g1:a0:xneq\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_7:g1:a0:xlt\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_7:g1:a0:xlte\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_7:g1:a0:xgt\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_7:g1:a0:xgte\ : bit;
SIGNAL \UART_TX:BUART:sRX:MODULE_7:lt\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sRX:MODULE_7:lt\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sRX:MODULE_7:eq\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sRX:MODULE_7:eq\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sRX:MODULE_7:gt\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sRX:MODULE_7:gt\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sRX:MODULE_7:gte\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sRX:MODULE_7:gte\:SIGNAL IS 2;
SIGNAL \UART_TX:BUART:sRX:MODULE_7:lte\ : bit;
ATTRIBUTE port_state_att of \UART_TX:BUART:sRX:MODULE_7:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_UART_TX_net_0 : bit;
SIGNAL tmpIO_0__Rx_UART_TX_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_UART_TX_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_UART_TX_net_0 : bit;
SIGNAL tmpOE__TX_UART_TX_net_0 : bit;
SIGNAL tmpFB_0__TX_UART_TX_net_0 : bit;
SIGNAL tmpIO_0__TX_UART_TX_net_0 : bit;
TERMINAL tmpSIOVREF__TX_UART_TX_net_0 : bit;
TERMINAL Net_28 : bit;
SIGNAL tmpINTERRUPT_0__TX_UART_TX_net_0 : bit;
SIGNAL \UART_RX:Net_9\ : bit;
SIGNAL \UART_RX:Net_61\ : bit;
SIGNAL \UART_RX:BUART:clock_op\ : bit;
SIGNAL \UART_RX:BUART:reset_reg\ : bit;
SIGNAL \UART_RX:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_RX:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_RX:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_RX:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_RX:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_RX:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_RX:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_RX:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_RX:BUART:reset_sr\ : bit;
SIGNAL \UART_RX:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_22 : bit;
SIGNAL \UART_RX:BUART:txn\ : bit;
SIGNAL Net_26 : bit;
SIGNAL \UART_RX:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_21 : bit;
SIGNAL \UART_RX:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_RX:BUART:tx_state_1\ : bit;
SIGNAL \UART_RX:BUART:tx_state_0\ : bit;
SIGNAL \UART_RX:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_RX:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:tx_shift_out\ : bit;
SIGNAL \UART_RX:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_RX:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_RX:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:counter_load_not\ : bit;
SIGNAL \UART_RX:BUART:tx_state_2\ : bit;
SIGNAL \UART_RX:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_RX:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_RX:BUART:sc_out_7\ : bit;
SIGNAL \UART_RX:BUART:sc_out_6\ : bit;
SIGNAL \UART_RX:BUART:sc_out_5\ : bit;
SIGNAL \UART_RX:BUART:sc_out_4\ : bit;
SIGNAL \UART_RX:BUART:sc_out_3\ : bit;
SIGNAL \UART_RX:BUART:sc_out_2\ : bit;
SIGNAL \UART_RX:BUART:sc_out_1\ : bit;
SIGNAL \UART_RX:BUART:sc_out_0\ : bit;
SIGNAL \UART_RX:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_RX:BUART:tx_status_6\ : bit;
SIGNAL \UART_RX:BUART:tx_status_5\ : bit;
SIGNAL \UART_RX:BUART:tx_status_4\ : bit;
SIGNAL \UART_RX:BUART:tx_status_0\ : bit;
SIGNAL \UART_RX:BUART:tx_status_1\ : bit;
SIGNAL \UART_RX:BUART:tx_status_2\ : bit;
SIGNAL \UART_RX:BUART:tx_status_3\ : bit;
SIGNAL Net_25 : bit;
SIGNAL \UART_RX:BUART:tx_bitclk\ : bit;
SIGNAL \UART_RX:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_RX:BUART:tx_mark\ : bit;
SIGNAL \UART_RX:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_RX:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_RX:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_RX:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_RX:BUART:rx_state_1\ : bit;
SIGNAL \UART_RX:BUART:rx_state_0\ : bit;
SIGNAL \UART_RX:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_RX:BUART:rx_postpoll\ : bit;
SIGNAL \UART_RX:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_RX:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:hd_shift_out\ : bit;
SIGNAL \UART_RX:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_RX:BUART:rx_fifofull\ : bit;
SIGNAL \UART_RX:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_RX:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_RX:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:rx_counter_load\ : bit;
SIGNAL \UART_RX:BUART:rx_state_3\ : bit;
SIGNAL \UART_RX:BUART:rx_state_2\ : bit;
SIGNAL \UART_RX:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_RX:BUART:rx_count_2\ : bit;
SIGNAL \UART_RX:BUART:rx_count_1\ : bit;
SIGNAL \UART_RX:BUART:rx_count_0\ : bit;
SIGNAL \UART_RX:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_RX:BUART:rx_count_6\ : bit;
SIGNAL \UART_RX:BUART:rx_count_5\ : bit;
SIGNAL \UART_RX:BUART:rx_count_4\ : bit;
SIGNAL \UART_RX:BUART:rx_count_3\ : bit;
SIGNAL \UART_RX:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_RX:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_RX:BUART:rx_bitclk\ : bit;
SIGNAL \UART_RX:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_RX:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_RX:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_RX:BUART:pollingrange\ : bit;
SIGNAL \UART_RX:BUART:pollcount_1\ : bit;
SIGNAL Net_18 : bit;
SIGNAL add_vv_vv_MODGEN_8_1 : bit;
SIGNAL \UART_RX:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_8_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_9 : bit;
SIGNAL cmp_vv_vv_MODGEN_10 : bit;
SIGNAL \UART_RX:BUART:sRX:s23Poll:MODULE_8:g2:a0:a_1\ : bit;
SIGNAL MODIN5_1 : bit;
SIGNAL \UART_RX:BUART:sRX:s23Poll:MODULE_8:g2:a0:a_0\ : bit;
SIGNAL MODIN5_0 : bit;
SIGNAL \UART_RX:BUART:sRX:s23Poll:MODULE_8:g2:a0:b_1\ : bit;
SIGNAL \UART_RX:BUART:sRX:s23Poll:MODULE_8:g2:a0:b_0\ : bit;
SIGNAL \UART_RX:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_1\ : bit;
SIGNAL \UART_RX:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_0\ : bit;
SIGNAL \UART_RX:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_RX:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_RX:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_RX:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_1\ : bit;
SIGNAL MODIN6_1 : bit;
SIGNAL \UART_RX:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_0\ : bit;
SIGNAL MODIN6_0 : bit;
SIGNAL \UART_RX:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\ : bit;
SIGNAL \UART_RX:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\ : bit;
SIGNAL \UART_RX:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_1\ : bit;
SIGNAL \UART_RX:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_0\ : bit;
SIGNAL \UART_RX:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_1\ : bit;
SIGNAL \UART_RX:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_0\ : bit;
SIGNAL \UART_RX:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\ : bit;
SIGNAL \UART_RX:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\ : bit;
SIGNAL \UART_RX:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\ : bit;
SIGNAL \UART_RX:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_0\ : bit;
SIGNAL \UART_RX:BUART:sRX:s23Poll:MODULE_10:g2:a0:newa_1\ : bit;
SIGNAL MODIN7_1 : bit;
SIGNAL \UART_RX:BUART:sRX:s23Poll:MODULE_10:g2:a0:newa_0\ : bit;
SIGNAL MODIN7_0 : bit;
SIGNAL \UART_RX:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_1\ : bit;
SIGNAL \UART_RX:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_0\ : bit;
SIGNAL \UART_RX:BUART:sRX:s23Poll:MODULE_10:g2:a0:dataa_1\ : bit;
SIGNAL \UART_RX:BUART:sRX:s23Poll:MODULE_10:g2:a0:dataa_0\ : bit;
SIGNAL \UART_RX:BUART:sRX:s23Poll:MODULE_10:g2:a0:datab_1\ : bit;
SIGNAL \UART_RX:BUART:sRX:s23Poll:MODULE_10:g2:a0:datab_0\ : bit;
SIGNAL \UART_RX:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_1\ : bit;
SIGNAL \UART_RX:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_1\ : bit;
SIGNAL \UART_RX:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\ : bit;
SIGNAL \UART_RX:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_0\ : bit;
SIGNAL \UART_RX:BUART:rx_status_0\ : bit;
SIGNAL \UART_RX:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_RX:BUART:rx_status_1\ : bit;
SIGNAL \UART_RX:BUART:rx_status_2\ : bit;
SIGNAL \UART_RX:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_RX:BUART:rx_status_3\ : bit;
SIGNAL \UART_RX:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_RX:BUART:rx_status_4\ : bit;
SIGNAL \UART_RX:BUART:rx_status_5\ : bit;
SIGNAL \UART_RX:BUART:rx_status_6\ : bit;
SIGNAL \UART_RX:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_17 : bit;
SIGNAL \UART_RX:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_RX:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_RX:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_11 : bit;
SIGNAL \UART_RX:BUART:rx_address_detected\ : bit;
SIGNAL \UART_RX:BUART:rx_last\ : bit;
SIGNAL \UART_RX:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_12 : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_11:g2:a0:newa_6\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_11:g2:a0:newa_5\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_11:g2:a0:newa_4\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_11:g2:a0:newa_3\ : bit;
SIGNAL MODIN8_6 : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_11:g2:a0:newa_2\ : bit;
SIGNAL MODIN8_5 : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_11:g2:a0:newa_1\ : bit;
SIGNAL MODIN8_4 : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_11:g2:a0:newa_0\ : bit;
SIGNAL MODIN8_3 : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_11:g2:a0:newb_6\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_11:g2:a0:newb_5\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_11:g2:a0:newb_4\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_11:g2:a0:newb_3\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_11:g2:a0:newb_2\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_11:g2:a0:newb_1\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_11:g2:a0:newb_0\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_11:g2:a0:dataa_6\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_11:g2:a0:dataa_5\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_11:g2:a0:dataa_4\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_11:g2:a0:dataa_3\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_11:g2:a0:dataa_2\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_11:g2:a0:dataa_1\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_11:g2:a0:dataa_0\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_11:g2:a0:datab_6\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_11:g2:a0:datab_5\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_11:g2:a0:datab_4\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_11:g2:a0:datab_3\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_11:g2:a0:datab_2\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_11:g2:a0:datab_1\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_11:g2:a0:datab_0\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_11:g2:a0:lta_6\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_11:g2:a0:gta_6\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_11:g2:a0:lta_5\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_11:g2:a0:gta_5\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_11:g2:a0:lta_4\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_11:g2:a0:gta_4\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_11:g2:a0:lta_3\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_11:g2:a0:gta_3\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_11:g2:a0:lta_2\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_11:g2:a0:gta_2\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_11:g2:a0:lta_1\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_11:g2:a0:gta_1\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_11:g2:a0:lta_0\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_11:g2:a0:gta_0\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_12:g1:a0:newa_0\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_12:g1:a0:newb_0\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_12:g1:a0:dataa_0\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_12:g1:a0:datab_0\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_12:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_12:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_12:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_12:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_12:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_12:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_12:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_12:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_12:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_12:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_12:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_12:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_12:g1:a0:xeq\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_12:g1:a0:xneq\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_12:g1:a0:xlt\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_12:g1:a0:xlte\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_12:g1:a0:xgt\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_12:g1:a0:xgte\ : bit;
SIGNAL \UART_RX:BUART:sRX:MODULE_12:lt\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sRX:MODULE_12:lt\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sRX:MODULE_12:eq\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sRX:MODULE_12:eq\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sRX:MODULE_12:gt\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sRX:MODULE_12:gt\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sRX:MODULE_12:gte\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sRX:MODULE_12:gte\:SIGNAL IS 2;
SIGNAL \UART_RX:BUART:sRX:MODULE_12:lte\ : bit;
ATTRIBUTE port_state_att of \UART_RX:BUART:sRX:MODULE_12:lte\:SIGNAL IS 2;
SIGNAL tmpOE__RX_UART_RX_net_0 : bit;
SIGNAL tmpIO_0__RX_UART_RX_net_0 : bit;
TERMINAL tmpSIOVREF__RX_UART_RX_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RX_UART_RX_net_0 : bit;
SIGNAL tmpOE__TX_UART_RX_net_0 : bit;
SIGNAL tmpFB_0__TX_UART_RX_net_0 : bit;
SIGNAL tmpIO_0__TX_UART_RX_net_0 : bit;
TERMINAL tmpSIOVREF__TX_UART_RX_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TX_UART_RX_net_0 : bit;
SIGNAL \I2C_DISPLAY:sda_x_wire\ : bit;
SIGNAL \I2C_DISPLAY:Net_643_4\ : bit;
SIGNAL \I2C_DISPLAY:Net_697\ : bit;
SIGNAL \I2C_DISPLAY:Net_643_5\ : bit;
SIGNAL \I2C_DISPLAY:Net_970\ : bit;
SIGNAL \I2C_DISPLAY:udb_clk\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:op_clk\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:control_7\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:control_6\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:control_5\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:control_4\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:control_3\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:control_2\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:control_1\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:control_0\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:status_6\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:status_5\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:status_4\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:status_3\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:status_2\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:status_1\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:status_0\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:sts_irq\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_2\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\ : bit;
ATTRIBUTE soft of \I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\:SIGNAL IS '1';
SIGNAL \I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_0\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:sda_in_reg\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Shifter:ce0\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Shifter:ce0\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Shifter:cl0\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Shifter:cl0\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Shifter:z0\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Shifter:z0\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Shifter:ff0\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Shifter:ff0\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Shifter:ce1\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Shifter:ce1\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Shifter:cl1\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Shifter:cl1\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Shifter:z1\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Shifter:z1\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Shifter:ff1\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Shifter:ff1\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Shifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Shifter:ov_msb\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Shifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Shifter:co_msb\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Shifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Shifter:cmsb\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:shift_data_out\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Shifter:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Shifter:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Shifter:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Shifter:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Shifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Shifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:tx_reg_empty\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:address_match\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Shifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Shifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Shifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Shifter:z0_reg\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Shifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Shifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Shifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Shifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Shifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Shifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Shifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Shifter:z1_reg\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Shifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Shifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Shifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Shifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Shifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Shifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Shifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Shifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Shifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Shifter:so_reg\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Shifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Shifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Shifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Shifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Shifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Shifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Shifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Shifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:cs_addr_clkgen_2\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:cs_addr_clkgen_1\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:cs_addr_clkgen_0\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:ce0\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:ce0\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:cl0\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:cl0\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:clkgen_tc\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:ff0\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:ff0\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:clkgen_ce1\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:clkgen_cl1\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:z1\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:z1\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:ff1\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:ff1\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:ov_msb\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:ov_msb\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:co_msb\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:co_msb\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:cmsb\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:cmsb\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:so\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:so\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:ce0_reg\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:cl0_reg\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:z0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:z0_reg\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:ff0_reg\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:ce1_reg\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:cl1_reg\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:z1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:z1_reg\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:ff1_reg\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:co_msb_reg\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:cmsb_reg\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:so_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:so_reg\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:Master:ClkGen:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:ctrl_start_gen\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:ctrl_stop_gen\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:ctrl_restart_gen\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:ctrl_nack\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:ctrl_hw_addr_en\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:ctrl_transmit\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:ctrl_master_en\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:ctrl_slave_en\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:stop_detect\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:m_state_4\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:m_state_3\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:m_state_2\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:m_state_1\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:m_state_0\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:m_address_reg\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:master_mode_reg\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:m_lrb_reg\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:m_byte_complete_reg\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:scl_in_reg\ : bit;
SIGNAL \I2C_DISPLAY:Net_1109_0\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:scl_in_last2_reg\ : bit;
SIGNAL \I2C_DISPLAY:Net_1109_1\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:sda_in_last2_reg\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:sda_went_low\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:sda_went_high\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:scl_went_low\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:scl_went_high\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:start_detect\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:m_reset\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:bus_busy\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:lost_arb_reg\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:lost_arb2_reg\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:cnt_reset\ : bit;
ATTRIBUTE soft of \I2C_DISPLAY:bI2C_UDB:cnt_reset\:SIGNAL IS '1';
SIGNAL \I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:m_load_dummy\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:contention\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:txdata\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_1\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:contention1_reg\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:lost_arb\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:bus_busy_reg\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:rxdata\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:stalled\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:clk_eq_reg\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_2\ : bit;
SIGNAL \I2C_DISPLAY:Net_643_3\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:clkgen_en\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:m_shift_en\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:dataa_0\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:datab_0\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:xeq\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlt\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlte\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgt\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgte\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:lt\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:lt\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:eq\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:eq\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:gt\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:gt\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:gte\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:gte\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:lte\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_1:lte\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:dataa_0\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:datab_0\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:xneq\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlt\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlte\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgt\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgte\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:lt\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:lt\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:gt\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:gt\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:gte\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:gte\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:lte\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:lte\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:neq\ : bit;
ATTRIBUTE port_state_att of \I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:neq\:SIGNAL IS 2;
SIGNAL \I2C_DISPLAY:bI2C_UDB:m_scl_out_reg\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:m_sda_out_reg\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:slave_rst_reg\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:master_rst_reg\ : bit;
SIGNAL \I2C_DISPLAY:scl_x_wire\ : bit;
SIGNAL \I2C_DISPLAY:Net_969\ : bit;
SIGNAL \I2C_DISPLAY:Net_968\ : bit;
SIGNAL Net_57 : bit;
SIGNAL \I2C_DISPLAY:Net_973\ : bit;
SIGNAL \I2C_DISPLAY:bus_clk\ : bit;
SIGNAL Net_58 : bit;
SIGNAL \I2C_DISPLAY:Net_974\ : bit;
SIGNAL \I2C_DISPLAY:scl_yfb\ : bit;
SIGNAL \I2C_DISPLAY:sda_yfb\ : bit;
SIGNAL \I2C_DISPLAY:tmpOE__Bufoe_scl_net_0\ : bit;
SIGNAL Net_54 : bit;
SIGNAL \I2C_DISPLAY:tmpOE__Bufoe_sda_net_0\ : bit;
SIGNAL Net_53 : bit;
SIGNAL \I2C_DISPLAY:timeout_clk\ : bit;
SIGNAL Net_63 : bit;
SIGNAL \I2C_DISPLAY:Net_975\ : bit;
SIGNAL Net_61 : bit;
SIGNAL Net_62 : bit;
SIGNAL tmpOE__SCL_DISPLAY_net_0 : bit;
SIGNAL tmpFB_0__SCL_DISPLAY_net_0 : bit;
TERMINAL tmpSIOVREF__SCL_DISPLAY_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCL_DISPLAY_net_0 : bit;
SIGNAL tmpOE__SDA_DISPLAY_net_0 : bit;
SIGNAL tmpFB_0__SDA_DISPLAY_net_0 : bit;
TERMINAL tmpSIOVREF__SDA_DISPLAY_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SDA_DISPLAY_net_0 : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:km_run\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_112 : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:control_7\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:control_6\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:control_5\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:control_4\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:control_3\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:control_2\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:control_1\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:control_0\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_1\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_0\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:reset\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:status_6\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:status_5\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:status_4\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:status_3\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:status_2\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:status_1\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:status_0\ : bit;
SIGNAL \PWM_MOTOR_SPEED:Net_55\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:nc2\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:nc3\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:nc1\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:nc4\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:nc5\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:nc6\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:nc7\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:compare1\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:compare2\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_MOTOR_SPEED:Net_101\ : bit;
SIGNAL \PWM_MOTOR_SPEED:Net_96\ : bit;
SIGNAL Net_146 : bit;
SIGNAL Net_147 : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_31\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_30\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_29\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_28\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_27\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_26\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_25\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_24\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_23\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_22\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_21\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_20\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_19\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_18\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_17\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_16\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_15\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_14\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_13\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_12\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_11\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_10\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_9\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_8\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_7\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_6\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_5\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_4\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_3\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_2\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_1\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:b_0\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_31\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_30\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_29\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_28\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_27\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_26\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_25\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_24\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_23\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_22\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_21\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_20\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_19\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_18\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_17\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_16\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_15\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_14\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_13\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_12\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_11\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_10\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_9\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_8\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_7\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_6\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_5\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_4\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_3\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_2\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_1\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODIN9_1\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:a_0\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODIN9_0\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_31\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_30\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_29\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_28\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_27\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_26\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_25\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_24\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_23\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_22\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_21\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_20\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_19\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_18\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_17\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_16\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_15\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_14\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_13\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_12\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_11\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_10\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_9\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_8\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_7\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_6\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_5\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_4\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_3\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_2\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_1\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:b_0\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_31\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_31\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_30\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_30\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_29\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_29\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_28\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_28\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_27\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_27\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_26\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_26\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_25\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_25\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_24\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_24\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_23\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_23\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_22\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_22\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_21\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_21\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_20\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_20\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_19\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_19\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_18\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_18\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_17\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_17\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_16\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_16\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_15\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_15\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_14\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_14\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_13\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_13\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_12\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_12\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_11\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_11\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_10\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_10\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_9\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_9\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_8\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_8\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_7\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_7\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_6\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_6\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_5\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_5\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_4\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_4\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_3\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_3\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:add_vi_vv_MODGEN_13_2\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_2\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_1\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:s_0\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_145 : bit;
SIGNAL Net_141 : bit;
SIGNAL Net_149 : bit;
SIGNAL \PWM_MOTOR_SPEED:Net_113\ : bit;
SIGNAL \PWM_MOTOR_SPEED:Net_107\ : bit;
SIGNAL \PWM_MOTOR_SPEED:Net_114\ : bit;
SIGNAL tmpOE__SPEED_net_0 : bit;
SIGNAL tmpFB_0__SPEED_net_0 : bit;
SIGNAL tmpIO_0__SPEED_net_0 : bit;
TERMINAL tmpSIOVREF__SPEED_net_0 : bit;
TERMINAL Net_154 : bit;
SIGNAL tmpINTERRUPT_0__SPEED_net_0 : bit;
SIGNAL tmpOE__DIRECTION_net_0 : bit;
SIGNAL tmpFB_0__DIRECTION_net_0 : bit;
SIGNAL tmpIO_0__DIRECTION_net_0 : bit;
TERMINAL tmpSIOVREF__DIRECTION_net_0 : bit;
TERMINAL Net_152 : bit;
SIGNAL tmpINTERRUPT_0__DIRECTION_net_0 : bit;
SIGNAL \BUZZER:PWMUDB:km_run\ : bit;
SIGNAL \BUZZER:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_170 : bit;
SIGNAL \BUZZER:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \BUZZER:PWMUDB:control_7\ : bit;
SIGNAL \BUZZER:PWMUDB:control_6\ : bit;
SIGNAL \BUZZER:PWMUDB:control_5\ : bit;
SIGNAL \BUZZER:PWMUDB:control_4\ : bit;
SIGNAL \BUZZER:PWMUDB:control_3\ : bit;
SIGNAL \BUZZER:PWMUDB:control_2\ : bit;
SIGNAL \BUZZER:PWMUDB:control_1\ : bit;
SIGNAL \BUZZER:PWMUDB:control_0\ : bit;
SIGNAL \BUZZER:PWMUDB:ctrl_enable\ : bit;
SIGNAL \BUZZER:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \BUZZER:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \BUZZER:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \BUZZER:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \BUZZER:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \BUZZER:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \BUZZER:PWMUDB:prevCapture\ : bit;
SIGNAL \BUZZER:PWMUDB:capt_rising\ : bit;
SIGNAL \BUZZER:PWMUDB:capt_falling\ : bit;
SIGNAL \BUZZER:PWMUDB:hwCapture\ : bit;
SIGNAL \BUZZER:PWMUDB:hwEnable\ : bit;
SIGNAL \BUZZER:PWMUDB:trig_last\ : bit;
SIGNAL \BUZZER:PWMUDB:trig_rise\ : bit;
SIGNAL \BUZZER:PWMUDB:trig_fall\ : bit;
SIGNAL \BUZZER:PWMUDB:trig_out\ : bit;
SIGNAL \BUZZER:PWMUDB:runmode_enable\ : bit;
SIGNAL \BUZZER:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \BUZZER:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \BUZZER:PWMUDB:final_enable\ : bit;
SIGNAL \BUZZER:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \BUZZER:PWMUDB:tc_i\ : bit;
SIGNAL \BUZZER:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \BUZZER:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \BUZZER:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \BUZZER:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \BUZZER:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \BUZZER:PWMUDB:sc_kill\ : bit;
SIGNAL \BUZZER:PWMUDB:min_kill\ : bit;
SIGNAL \BUZZER:PWMUDB:final_kill\ : bit;
SIGNAL \BUZZER:PWMUDB:km_tc\ : bit;
SIGNAL \BUZZER:PWMUDB:db_tc\ : bit;
SIGNAL \BUZZER:PWMUDB:dith_count_1\ : bit;
SIGNAL \BUZZER:PWMUDB:add_vi_vv_MODGEN_14_1\ : bit;
SIGNAL \BUZZER:PWMUDB:dith_count_0\ : bit;
SIGNAL \BUZZER:PWMUDB:add_vi_vv_MODGEN_14_0\ : bit;
SIGNAL \BUZZER:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \BUZZER:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \BUZZER:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \BUZZER:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \BUZZER:PWMUDB:dith_sel\ : bit;
SIGNAL \BUZZER:PWMUDB:reset\ : bit;
SIGNAL \BUZZER:PWMUDB:status_6\ : bit;
SIGNAL \BUZZER:PWMUDB:status_5\ : bit;
SIGNAL \BUZZER:PWMUDB:status_4\ : bit;
SIGNAL \BUZZER:PWMUDB:status_3\ : bit;
SIGNAL \BUZZER:PWMUDB:status_2\ : bit;
SIGNAL \BUZZER:PWMUDB:status_1\ : bit;
SIGNAL \BUZZER:PWMUDB:status_0\ : bit;
SIGNAL \BUZZER:Net_55\ : bit;
SIGNAL \BUZZER:PWMUDB:prevCompare1\ : bit;
SIGNAL \BUZZER:PWMUDB:cmp1\ : bit;
SIGNAL \BUZZER:PWMUDB:cmp1_status\ : bit;
SIGNAL \BUZZER:PWMUDB:cmp2_status\ : bit;
SIGNAL \BUZZER:PWMUDB:cmp2\ : bit;
SIGNAL \BUZZER:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \BUZZER:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \BUZZER:PWMUDB:final_kill_reg\ : bit;
SIGNAL \BUZZER:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \BUZZER:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \BUZZER:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \BUZZER:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \BUZZER:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \BUZZER:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \BUZZER:PWMUDB:fifo_full\ : bit;
SIGNAL \BUZZER:PWMUDB:cs_addr_2\ : bit;
SIGNAL \BUZZER:PWMUDB:cs_addr_1\ : bit;
SIGNAL \BUZZER:PWMUDB:cs_addr_0\ : bit;
SIGNAL \BUZZER:PWMUDB:final_capture\ : bit;
SIGNAL \BUZZER:PWMUDB:nc2\ : bit;
SIGNAL \BUZZER:PWMUDB:nc3\ : bit;
SIGNAL \BUZZER:PWMUDB:nc1\ : bit;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:nc4\ : bit;
SIGNAL \BUZZER:PWMUDB:nc5\ : bit;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:nc6\ : bit;
SIGNAL \BUZZER:PWMUDB:nc7\ : bit;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \BUZZER:PWMUDB:cmp1_eq\ : bit;
SIGNAL \BUZZER:PWMUDB:cmp1_less\ : bit;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:cmp2_eq\ : bit;
SIGNAL \BUZZER:PWMUDB:cmp2_less\ : bit;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:fifo_nempty\ : bit;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \BUZZER:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \BUZZER:PWMUDB:compare1\ : bit;
SIGNAL \BUZZER:PWMUDB:compare2\ : bit;
SIGNAL \BUZZER:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \BUZZER:PWMUDB:pwm_i\ : bit;
SIGNAL \BUZZER:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \BUZZER:PWMUDB:pwm1_i\ : bit;
SIGNAL \BUZZER:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \BUZZER:PWMUDB:pwm2_i\ : bit;
SIGNAL \BUZZER:PWMUDB:tc_i_reg\ : bit;
SIGNAL \BUZZER:Net_101\ : bit;
SIGNAL \BUZZER:Net_96\ : bit;
SIGNAL Net_178 : bit;
SIGNAL Net_179 : bit;
SIGNAL \BUZZER:PWMUDB:pwm_temp\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:b_31\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:b_30\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:b_29\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:b_28\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:b_27\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:b_26\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:b_25\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:b_24\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:b_23\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:b_22\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:b_21\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:b_20\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:b_19\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:b_18\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:b_17\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:b_16\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:b_15\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:b_14\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:b_13\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:b_12\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:b_11\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:b_10\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:b_9\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:b_8\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:b_7\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:b_6\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:b_5\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:b_4\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:b_3\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:b_2\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:b_1\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:b_0\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:a_31\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:a_30\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:a_29\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:a_28\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:a_27\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:a_26\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:a_25\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:a_24\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:a_23\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:a_22\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:a_21\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:a_20\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:a_19\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:a_18\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:a_17\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:a_16\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:a_15\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:a_14\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:a_13\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:a_12\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:a_11\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:a_10\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:a_9\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:a_8\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:a_7\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:a_6\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:a_5\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:a_4\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:a_3\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:a_2\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:a_1\ : bit;
SIGNAL \BUZZER:PWMUDB:MODIN10_1\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:a_0\ : bit;
SIGNAL \BUZZER:PWMUDB:MODIN10_0\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:b_31\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:b_30\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:b_29\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:b_28\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:b_27\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:b_26\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:b_25\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:b_24\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:b_23\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:b_22\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:b_21\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:b_20\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:b_19\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:b_18\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:b_17\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:b_16\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:b_15\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:b_14\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:b_13\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:b_12\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:b_11\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:b_10\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:b_9\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:b_8\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:b_7\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:b_6\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:b_5\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:b_4\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:b_3\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:b_2\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:b_1\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:b_0\ : bit;
SIGNAL \BUZZER:PWMUDB:add_vi_vv_MODGEN_14_31\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:s_31\ : bit;
SIGNAL \BUZZER:PWMUDB:add_vi_vv_MODGEN_14_30\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:s_30\ : bit;
SIGNAL \BUZZER:PWMUDB:add_vi_vv_MODGEN_14_29\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:s_29\ : bit;
SIGNAL \BUZZER:PWMUDB:add_vi_vv_MODGEN_14_28\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:s_28\ : bit;
SIGNAL \BUZZER:PWMUDB:add_vi_vv_MODGEN_14_27\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:s_27\ : bit;
SIGNAL \BUZZER:PWMUDB:add_vi_vv_MODGEN_14_26\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:s_26\ : bit;
SIGNAL \BUZZER:PWMUDB:add_vi_vv_MODGEN_14_25\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:s_25\ : bit;
SIGNAL \BUZZER:PWMUDB:add_vi_vv_MODGEN_14_24\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:s_24\ : bit;
SIGNAL \BUZZER:PWMUDB:add_vi_vv_MODGEN_14_23\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:s_23\ : bit;
SIGNAL \BUZZER:PWMUDB:add_vi_vv_MODGEN_14_22\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:s_22\ : bit;
SIGNAL \BUZZER:PWMUDB:add_vi_vv_MODGEN_14_21\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:s_21\ : bit;
SIGNAL \BUZZER:PWMUDB:add_vi_vv_MODGEN_14_20\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:s_20\ : bit;
SIGNAL \BUZZER:PWMUDB:add_vi_vv_MODGEN_14_19\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:s_19\ : bit;
SIGNAL \BUZZER:PWMUDB:add_vi_vv_MODGEN_14_18\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:s_18\ : bit;
SIGNAL \BUZZER:PWMUDB:add_vi_vv_MODGEN_14_17\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:s_17\ : bit;
SIGNAL \BUZZER:PWMUDB:add_vi_vv_MODGEN_14_16\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:s_16\ : bit;
SIGNAL \BUZZER:PWMUDB:add_vi_vv_MODGEN_14_15\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:s_15\ : bit;
SIGNAL \BUZZER:PWMUDB:add_vi_vv_MODGEN_14_14\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:s_14\ : bit;
SIGNAL \BUZZER:PWMUDB:add_vi_vv_MODGEN_14_13\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:s_13\ : bit;
SIGNAL \BUZZER:PWMUDB:add_vi_vv_MODGEN_14_12\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:s_12\ : bit;
SIGNAL \BUZZER:PWMUDB:add_vi_vv_MODGEN_14_11\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:s_11\ : bit;
SIGNAL \BUZZER:PWMUDB:add_vi_vv_MODGEN_14_10\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:s_10\ : bit;
SIGNAL \BUZZER:PWMUDB:add_vi_vv_MODGEN_14_9\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:s_9\ : bit;
SIGNAL \BUZZER:PWMUDB:add_vi_vv_MODGEN_14_8\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:s_8\ : bit;
SIGNAL \BUZZER:PWMUDB:add_vi_vv_MODGEN_14_7\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:s_7\ : bit;
SIGNAL \BUZZER:PWMUDB:add_vi_vv_MODGEN_14_6\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:s_6\ : bit;
SIGNAL \BUZZER:PWMUDB:add_vi_vv_MODGEN_14_5\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:s_5\ : bit;
SIGNAL \BUZZER:PWMUDB:add_vi_vv_MODGEN_14_4\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:s_4\ : bit;
SIGNAL \BUZZER:PWMUDB:add_vi_vv_MODGEN_14_3\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:s_3\ : bit;
SIGNAL \BUZZER:PWMUDB:add_vi_vv_MODGEN_14_2\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:s_2\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:s_1\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:s_0\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_177 : bit;
SIGNAL Net_173 : bit;
SIGNAL Net_181 : bit;
SIGNAL \BUZZER:Net_113\ : bit;
SIGNAL \BUZZER:Net_107\ : bit;
SIGNAL \BUZZER:Net_114\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:km_run\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_215 : bit;
SIGNAL \PWM_TACHO:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:control_7\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:control_6\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:control_5\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:control_4\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:control_3\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:control_2\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:control_1\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:control_0\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_225 : bit;
SIGNAL \PWM_TACHO:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_1\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_0\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:status_6\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:status_5\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:status_4\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:status_3\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:status_2\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:status_1\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:status_0\ : bit;
SIGNAL \PWM_TACHO:Net_55\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:nc2\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:nc3\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:nc1\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:nc4\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:nc5\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:nc6\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:nc7\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_TACHO:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_TACHO:PWMUDB:compare1\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:compare2\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_TACHO:Net_101\ : bit;
SIGNAL \PWM_TACHO:Net_96\ : bit;
SIGNAL Net_223 : bit;
SIGNAL Net_224 : bit;
SIGNAL \PWM_TACHO:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:b_31\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:b_30\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:b_29\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:b_28\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:b_27\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:b_26\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:b_25\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:b_24\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:b_23\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:b_22\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:b_21\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:b_20\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:b_19\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:b_18\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:b_17\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:b_16\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:b_15\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:b_14\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:b_13\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:b_12\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:b_11\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:b_10\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:b_9\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:b_8\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:b_7\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:b_6\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:b_5\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:b_4\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:b_3\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:b_2\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:b_1\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:b_0\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_31\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_30\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_29\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_28\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_27\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_26\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_25\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_24\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_23\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_22\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_21\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_20\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_19\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_18\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_17\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_16\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_15\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_14\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_13\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_12\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_11\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_10\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_9\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_8\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_7\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_6\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_5\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_4\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_3\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_2\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_1\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODIN11_1\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:a_0\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODIN11_0\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_31\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_30\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_29\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_28\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_27\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_26\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_25\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_24\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_23\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_22\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_21\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_20\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_19\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_18\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_17\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_16\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_15\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_14\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_13\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_12\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_11\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_10\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_9\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_8\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_7\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_6\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_5\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_4\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_3\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_2\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_1\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:b_0\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_31\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_31\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_30\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_30\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_29\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_29\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_28\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_28\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_27\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_27\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_26\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_26\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_25\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_25\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_24\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_24\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_23\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_23\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_22\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_22\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_21\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_21\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_20\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_20\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_19\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_19\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_18\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_18\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_17\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_17\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_16\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_16\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_15\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_15\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_14\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_14\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_13\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_13\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_12\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_12\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_11\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_11\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_10\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_10\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_9\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_9\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_8\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_8\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_7\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_7\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_6\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_6\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_5\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_5\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_4\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_4\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_3\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_3\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:add_vi_vv_MODGEN_15_2\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_2\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_1\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:s_0\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_251 : bit;
SIGNAL Net_234 : bit;
SIGNAL Net_226 : bit;
SIGNAL \PWM_TACHO:Net_113\ : bit;
SIGNAL \PWM_TACHO:Net_107\ : bit;
SIGNAL \PWM_TACHO:Net_114\ : bit;
SIGNAL tmpOE__TACHO_SENSOR_net_0 : bit;
SIGNAL Net_235 : bit;
SIGNAL tmpIO_0__TACHO_SENSOR_net_0 : bit;
TERMINAL tmpSIOVREF__TACHO_SENSOR_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TACHO_SENSOR_net_0 : bit;
SIGNAL tmpOE__LED_TACHO_net_0 : bit;
SIGNAL tmpFB_0__LED_TACHO_net_0 : bit;
SIGNAL tmpIO_0__LED_TACHO_net_0 : bit;
TERMINAL tmpSIOVREF__LED_TACHO_net_0 : bit;
TERMINAL Net_237 : bit;
SIGNAL tmpINTERRUPT_0__LED_TACHO_net_0 : bit;
SIGNAL Net_242 : bit;
SIGNAL \Counter_TACHO:Net_43\ : bit;
SIGNAL Net_239 : bit;
SIGNAL \Counter_TACHO:Net_49\ : bit;
SIGNAL \Counter_TACHO:Net_82\ : bit;
SIGNAL \Counter_TACHO:Net_89\ : bit;
SIGNAL \Counter_TACHO:Net_95\ : bit;
SIGNAL \Counter_TACHO:Net_91\ : bit;
SIGNAL \Counter_TACHO:Net_102\ : bit;
SIGNAL Net_241 : bit;
SIGNAL \Counter_TACHO:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:control_2\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:control_1\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:control_0\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:control_7\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:control_6\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:control_5\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:control_4\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:control_3\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:prevCapture\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:capt_rising\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:capt_falling\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:hwCapture\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:reload\ : bit;
SIGNAL Net_238 : bit;
SIGNAL \Counter_TACHO:CounterUDB:final_enable\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:counter_enable\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:status_0\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:status_1\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:per_zero\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:status_2\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:overflow_status\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:status_3\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:underflow_status\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:status_4\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:status_5\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:fifo_full\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:status_6\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:overflow\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:dp_dir\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:per_equal\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:underflow\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:tc_i\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:cmp_less\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:cmp_equal\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:prevCompare\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_240 : bit;
SIGNAL \Counter_TACHO:CounterUDB:count_stored_i\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:count_enable\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:reload_tc\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:nc26\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:nc29\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:nc7\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:nc15\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:nc8\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:nc9\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:nc38\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:nc41\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:carry0\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:sh_right0\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:sh_left0\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:msb0\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_eq0_1\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_eq0_0\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_lt0_1\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_lt0_0\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_zero0_1\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_zero0_0\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_ff0_1\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_ff0_0\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cap0_1\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cap0_0\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cfb0\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:nc25\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:nc28\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:nc2\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:nc14\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:nc4\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:nc6\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:nc37\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:nc40\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:carry1\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:sh_right1\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:sh_left1\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:msb1\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_eq1_1\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_eq1_0\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_lt1_1\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_lt1_0\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_zero1_1\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_zero1_0\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_ff1_1\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_ff1_0\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cap1_1\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cap1_0\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cfb1\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:nc24\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:nc27\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:nc1\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:nc13\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:nc3\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:nc5\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:z1_2\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:ff1_2\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:so_2\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:so_2\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:nc36\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:nc39\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:carry2\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:sh_right2\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:sh_left2\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:msb2\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_eq2_1\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_eq2_0\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_lt2_1\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_lt2_0\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_zero2_1\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_zero2_0\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_ff2_1\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_ff2_0\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cap2_1\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cap2_0\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cfb2\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:nc45\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:per_FF\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:z1_3\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:z1_3\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:ff1_3\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:co_msb_3\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:cmsb_3\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:so_3\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:so_3\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:f1_bus_stat_3\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:f1_bus_stat_3\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:f1_blk_stat_3\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:f1_blk_stat_3\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:so_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_TACHO:CounterUDB:sC32:counterdp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_TACHO:CounterUDB:sC32:counterdp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \UART:Net_9\ : bit;
SIGNAL \UART:Net_61\ : bit;
SIGNAL \UART:BUART:clock_op\ : bit;
SIGNAL \UART:BUART:reset_reg\ : bit;
SIGNAL \UART:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART:BUART:FinalParityType_1\ : bit;
SIGNAL \UART:BUART:FinalParityType_0\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART:BUART:reset_sr\ : bit;
SIGNAL \UART:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_266 : bit;
SIGNAL \UART:BUART:txn\ : bit;
SIGNAL Net_270 : bit;
SIGNAL \UART:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_265 : bit;
SIGNAL \UART:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART:BUART:tx_state_1\ : bit;
SIGNAL \UART:BUART:tx_state_0\ : bit;
SIGNAL \UART:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART:BUART:tx_shift_out\ : bit;
SIGNAL \UART:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:counter_load_not\ : bit;
SIGNAL \UART:BUART:tx_state_2\ : bit;
SIGNAL \UART:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART:BUART:tx_counter_dp\ : bit;
SIGNAL \UART:BUART:sc_out_7\ : bit;
SIGNAL \UART:BUART:sc_out_6\ : bit;
SIGNAL \UART:BUART:sc_out_5\ : bit;
SIGNAL \UART:BUART:sc_out_4\ : bit;
SIGNAL \UART:BUART:sc_out_3\ : bit;
SIGNAL \UART:BUART:sc_out_2\ : bit;
SIGNAL \UART:BUART:sc_out_1\ : bit;
SIGNAL \UART:BUART:sc_out_0\ : bit;
SIGNAL \UART:BUART:tx_counter_tc\ : bit;
SIGNAL \UART:BUART:tx_status_6\ : bit;
SIGNAL \UART:BUART:tx_status_5\ : bit;
SIGNAL \UART:BUART:tx_status_4\ : bit;
SIGNAL \UART:BUART:tx_status_0\ : bit;
SIGNAL \UART:BUART:tx_status_1\ : bit;
SIGNAL \UART:BUART:tx_status_2\ : bit;
SIGNAL \UART:BUART:tx_status_3\ : bit;
SIGNAL Net_269 : bit;
SIGNAL \UART:BUART:tx_bitclk\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART:BUART:tx_mark\ : bit;
SIGNAL \UART:BUART:tx_parity_bit\ : bit;
SIGNAL \UART:BUART:rx_addressmatch\ : bit;
SIGNAL \UART:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART:BUART:rx_state_1\ : bit;
SIGNAL \UART:BUART:rx_state_0\ : bit;
SIGNAL \UART:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART:BUART:rx_postpoll\ : bit;
SIGNAL \UART:BUART:rx_load_fifo\ : bit;
SIGNAL \UART:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART:BUART:hd_shift_out\ : bit;
SIGNAL \UART:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART:BUART:rx_fifofull\ : bit;
SIGNAL \UART:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:rx_counter_load\ : bit;
SIGNAL \UART:BUART:rx_state_3\ : bit;
SIGNAL \UART:BUART:rx_state_2\ : bit;
SIGNAL \UART:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART:BUART:rx_count_2\ : bit;
SIGNAL \UART:BUART:rx_count_1\ : bit;
SIGNAL \UART:BUART:rx_count_0\ : bit;
SIGNAL \UART:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART:BUART:rx_count_6\ : bit;
SIGNAL \UART:BUART:rx_count_5\ : bit;
SIGNAL \UART:BUART:rx_count_4\ : bit;
SIGNAL \UART:BUART:rx_count_3\ : bit;
SIGNAL \UART:BUART:rx_count7_tc\ : bit;
SIGNAL \UART:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART:BUART:rx_bitclk\ : bit;
SIGNAL \UART:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART:BUART:pollingrange\ : bit;
SIGNAL \UART:BUART:pollcount_1\ : bit;
SIGNAL Net_262 : bit;
SIGNAL \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_16_1\ : bit;
SIGNAL \UART:BUART:pollcount_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_16_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_17\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_18\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN12_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN12_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN13_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN13_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN14_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN14_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:rx_status_0\ : bit;
SIGNAL \UART:BUART:rx_markspace_status\ : bit;
SIGNAL \UART:BUART:rx_status_1\ : bit;
SIGNAL \UART:BUART:rx_status_2\ : bit;
SIGNAL \UART:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART:BUART:rx_status_3\ : bit;
SIGNAL \UART:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART:BUART:rx_status_4\ : bit;
SIGNAL \UART:BUART:rx_status_5\ : bit;
SIGNAL \UART:BUART:rx_status_6\ : bit;
SIGNAL \UART:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_261 : bit;
SIGNAL \UART:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART:BUART:rx_break_status\ : bit;
SIGNAL \UART:BUART:sRX:cmp_vv_vv_MODGEN_19\ : bit;
SIGNAL \UART:BUART:rx_address_detected\ : bit;
SIGNAL \UART:BUART:rx_last\ : bit;
SIGNAL \UART:BUART:rx_parity_bit\ : bit;
SIGNAL \UART:BUART:sRX:cmp_vv_vv_MODGEN_20\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g2:a0:newa_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g2:a0:newa_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g2:a0:newa_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g2:a0:newa_3\ : bit;
SIGNAL \UART:BUART:sRX:MODIN15_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g2:a0:newa_2\ : bit;
SIGNAL \UART:BUART:sRX:MODIN15_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:MODIN15_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODIN15_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g2:a0:newb_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g2:a0:newb_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g2:a0:newb_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g2:a0:newb_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g2:a0:newb_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g2:a0:dataa_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g2:a0:dataa_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g2:a0:dataa_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g2:a0:dataa_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g2:a0:dataa_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g2:a0:datab_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g2:a0:datab_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g2:a0:datab_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g2:a0:datab_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g2:a0:datab_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g2:a0:lta_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g2:a0:gta_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g2:a0:lta_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g2:a0:gta_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g2:a0:lta_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g2:a0:gta_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g2:a0:lta_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g2:a0:gta_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g2:a0:lta_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g2:a0:gta_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_20:g1:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_20:g1:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_20:g1:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_20:g1:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_20:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_20:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_20:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_20:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_20:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_20:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_20:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_20:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_20:g1:a0:xeq\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_20:g1:a0:xneq\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_20:g1:a0:xlt\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_20:g1:a0:xlte\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_20:g1:a0:xgt\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_20:g1:a0:xgte\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_20:lt\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_20:lt\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_20:eq\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_20:eq\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_20:gt\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_20:gt\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_20:gte\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_20:gte\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_20:lte\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_20:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_1_net_0 : bit;
SIGNAL tmpIO_0__Rx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_1_net_0 : bit;
SIGNAL tmpOE__Tx_1_net_0 : bit;
SIGNAL tmpFB_0__Tx_1_net_0 : bit;
SIGNAL tmpIO_0__Tx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_1_net_0 : bit;
SIGNAL \UART_TX:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_TX:BUART:txn\\D\ : bit;
SIGNAL \UART_TX:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_TX:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_TX:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_51D : bit;
SIGNAL \UART_TX:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_TX:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_TX:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_TX:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_TX:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_TX:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_TX:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_TX:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_TX:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_TX:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_TX:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_TX:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_TX:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_TX:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_TX:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_TX:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_TX:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_TX:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_TX:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_TX:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_TX:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_TX:BUART:rx_last\\D\ : bit;
SIGNAL \UART_TX:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \UART_RX:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_RX:BUART:txn\\D\ : bit;
SIGNAL \UART_RX:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_RX:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_RX:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_25D : bit;
SIGNAL \UART_RX:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_RX:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_RX:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_RX:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_RX:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_RX:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_RX:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_RX:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_RX:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_RX:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_RX:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_RX:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_RX:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_RX:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_RX:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_RX:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_RX:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_RX:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_RX:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_RX:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_RX:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_RX:BUART:rx_last\\D\ : bit;
SIGNAL \UART_RX:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:sda_in_reg\\D\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:m_state_4\\D\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:m_state_3\\D\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:m_state_2\\D\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:m_state_1\\D\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:m_state_0\\D\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:m_address_reg\\D\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:master_mode_reg\\D\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:m_lrb_reg\\D\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:m_byte_complete_reg\\D\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:scl_in_reg\\D\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\\D\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:scl_in_last2_reg\\D\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\\D\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:sda_in_last2_reg\\D\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\\D\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:lost_arb_reg\\D\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:lost_arb2_reg\\D\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\\D\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:contention1_reg\\D\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:bus_busy_reg\\D\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:clk_eq_reg\\D\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:m_scl_out_reg\\D\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:m_sda_out_reg\\D\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:slave_rst_reg\\D\ : bit;
SIGNAL \I2C_DISPLAY:bI2C_UDB:master_rst_reg\\D\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_MOTOR_SPEED:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \BUZZER:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \BUZZER:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \BUZZER:PWMUDB:trig_last\\D\ : bit;
SIGNAL \BUZZER:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \BUZZER:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \BUZZER:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \BUZZER:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \BUZZER:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \BUZZER:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \BUZZER:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \BUZZER:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \BUZZER:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \BUZZER:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \BUZZER:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \BUZZER:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \BUZZER:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_TACHO:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Counter_TACHO:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \UART:BUART:reset_reg\\D\ : bit;
SIGNAL \UART:BUART:txn\\D\ : bit;
SIGNAL \UART:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_269D : bit;
SIGNAL \UART:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART:BUART:tx_mark\\D\ : bit;
SIGNAL \UART:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART:BUART:rx_last\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_bit\\D\ : bit;
BEGIN

one <=  ('1') ;

Net_41 <= (not \UART_TX:BUART:txn\);

zero <=  ('0') ;

\UART_TX:BUART:counter_load_not\ <= ((not \UART_TX:BUART:tx_bitclk_enable_pre\ and \UART_TX:BUART:tx_state_2\)
	OR \UART_TX:BUART:tx_state_0\
	OR \UART_TX:BUART:tx_state_1\);

\UART_TX:BUART:tx_status_0\ <= ((not \UART_TX:BUART:tx_state_1\ and not \UART_TX:BUART:tx_state_0\ and \UART_TX:BUART:tx_bitclk_enable_pre\ and \UART_TX:BUART:tx_fifo_empty\ and \UART_TX:BUART:tx_state_2\));

\UART_TX:BUART:tx_status_2\ <= (not \UART_TX:BUART:tx_fifo_notfull\);

Net_51D <= ((not \UART_TX:BUART:reset_reg\ and \UART_TX:BUART:tx_state_2\)
	OR (not \UART_TX:BUART:reset_reg\ and \UART_TX:BUART:tx_state_0\)
	OR (not \UART_TX:BUART:reset_reg\ and \UART_TX:BUART:tx_state_1\));

\UART_TX:BUART:tx_bitclk\\D\ <= ((not \UART_TX:BUART:tx_state_2\ and \UART_TX:BUART:tx_bitclk_enable_pre\)
	OR (\UART_TX:BUART:tx_state_0\ and \UART_TX:BUART:tx_bitclk_enable_pre\)
	OR (\UART_TX:BUART:tx_state_1\ and \UART_TX:BUART:tx_bitclk_enable_pre\));

\UART_TX:BUART:tx_mark\\D\ <= ((not \UART_TX:BUART:reset_reg\ and \UART_TX:BUART:tx_mark\));

\UART_TX:BUART:tx_state_2\\D\ <= ((not \UART_TX:BUART:reset_reg\ and not \UART_TX:BUART:tx_state_2\ and \UART_TX:BUART:tx_state_1\ and \UART_TX:BUART:tx_counter_dp\ and \UART_TX:BUART:tx_bitclk\)
	OR (not \UART_TX:BUART:reset_reg\ and not \UART_TX:BUART:tx_state_2\ and \UART_TX:BUART:tx_state_1\ and \UART_TX:BUART:tx_state_0\ and \UART_TX:BUART:tx_bitclk\)
	OR (not \UART_TX:BUART:reset_reg\ and not \UART_TX:BUART:tx_state_1\ and \UART_TX:BUART:tx_state_0\ and \UART_TX:BUART:tx_state_2\)
	OR (not \UART_TX:BUART:reset_reg\ and not \UART_TX:BUART:tx_state_0\ and \UART_TX:BUART:tx_state_1\ and \UART_TX:BUART:tx_state_2\)
	OR (not \UART_TX:BUART:reset_reg\ and not \UART_TX:BUART:tx_bitclk_enable_pre\ and \UART_TX:BUART:tx_state_2\));

\UART_TX:BUART:tx_state_1\\D\ <= ((not \UART_TX:BUART:reset_reg\ and not \UART_TX:BUART:tx_state_1\ and not \UART_TX:BUART:tx_state_2\ and \UART_TX:BUART:tx_state_0\ and \UART_TX:BUART:tx_bitclk\)
	OR (not \UART_TX:BUART:reset_reg\ and not \UART_TX:BUART:tx_state_2\ and not \UART_TX:BUART:tx_bitclk\ and \UART_TX:BUART:tx_state_1\)
	OR (not \UART_TX:BUART:reset_reg\ and not \UART_TX:BUART:tx_bitclk_enable_pre\ and \UART_TX:BUART:tx_state_1\ and \UART_TX:BUART:tx_state_2\)
	OR (not \UART_TX:BUART:reset_reg\ and not \UART_TX:BUART:tx_state_0\ and not \UART_TX:BUART:tx_counter_dp\ and \UART_TX:BUART:tx_state_1\)
	OR (not \UART_TX:BUART:reset_reg\ and not \UART_TX:BUART:tx_state_0\ and \UART_TX:BUART:tx_state_1\ and \UART_TX:BUART:tx_state_2\));

\UART_TX:BUART:tx_state_0\\D\ <= ((not \UART_TX:BUART:reset_reg\ and not \UART_TX:BUART:tx_state_1\ and not \UART_TX:BUART:tx_fifo_empty\ and \UART_TX:BUART:tx_bitclk_enable_pre\ and \UART_TX:BUART:tx_state_2\)
	OR (not \UART_TX:BUART:reset_reg\ and not \UART_TX:BUART:tx_state_1\ and not \UART_TX:BUART:tx_state_0\ and not \UART_TX:BUART:tx_fifo_empty\ and not \UART_TX:BUART:tx_state_2\)
	OR (not \UART_TX:BUART:reset_reg\ and not \UART_TX:BUART:tx_bitclk_enable_pre\ and \UART_TX:BUART:tx_state_0\ and \UART_TX:BUART:tx_state_2\)
	OR (not \UART_TX:BUART:reset_reg\ and not \UART_TX:BUART:tx_state_2\ and not \UART_TX:BUART:tx_bitclk\ and \UART_TX:BUART:tx_state_0\)
	OR (not \UART_TX:BUART:reset_reg\ and not \UART_TX:BUART:tx_fifo_empty\ and \UART_TX:BUART:tx_state_0\ and \UART_TX:BUART:tx_state_2\)
	OR (not \UART_TX:BUART:reset_reg\ and not \UART_TX:BUART:tx_state_1\ and \UART_TX:BUART:tx_state_0\ and \UART_TX:BUART:tx_state_2\));

\UART_TX:BUART:txn\\D\ <= ((not \UART_TX:BUART:reset_reg\ and not \UART_TX:BUART:tx_state_0\ and not \UART_TX:BUART:tx_shift_out\ and not \UART_TX:BUART:tx_state_2\ and not \UART_TX:BUART:tx_counter_dp\ and \UART_TX:BUART:tx_state_1\ and \UART_TX:BUART:tx_bitclk\)
	OR (not \UART_TX:BUART:reset_reg\ and not \UART_TX:BUART:tx_state_1\ and not \UART_TX:BUART:tx_state_2\ and not \UART_TX:BUART:tx_bitclk\ and \UART_TX:BUART:tx_state_0\)
	OR (not \UART_TX:BUART:reset_reg\ and not \UART_TX:BUART:tx_state_1\ and not \UART_TX:BUART:tx_shift_out\ and not \UART_TX:BUART:tx_state_2\ and \UART_TX:BUART:tx_state_0\)
	OR (not \UART_TX:BUART:reset_reg\ and not \UART_TX:BUART:tx_bitclk\ and \UART_TX:BUART:txn\ and \UART_TX:BUART:tx_state_1\)
	OR (not \UART_TX:BUART:reset_reg\ and \UART_TX:BUART:txn\ and \UART_TX:BUART:tx_state_2\));

\UART_TX:BUART:tx_parity_bit\\D\ <= ((not \UART_TX:BUART:tx_state_0\ and \UART_TX:BUART:txn\ and \UART_TX:BUART:tx_parity_bit\)
	OR (not \UART_TX:BUART:tx_state_1\ and not \UART_TX:BUART:tx_state_0\ and \UART_TX:BUART:tx_parity_bit\)
	OR \UART_TX:BUART:tx_parity_bit\);

\UART_TX:BUART:rx_counter_load\ <= ((not \UART_TX:BUART:rx_state_1\ and not \UART_TX:BUART:rx_state_0\ and not \UART_TX:BUART:rx_state_3\ and not \UART_TX:BUART:rx_state_2\));

\UART_TX:BUART:rx_bitclk_pre\ <= ((not \UART_TX:BUART:rx_count_2\ and not \UART_TX:BUART:rx_count_1\ and not \UART_TX:BUART:rx_count_0\));

\UART_TX:BUART:rx_state_stop1_reg\\D\ <= (not \UART_TX:BUART:rx_state_2\
	OR not \UART_TX:BUART:rx_state_3\
	OR \UART_TX:BUART:rx_state_0\
	OR \UART_TX:BUART:rx_state_1\);

\UART_TX:BUART:pollcount_1\\D\ <= ((not \UART_TX:BUART:reset_reg\ and not \UART_TX:BUART:rx_count_2\ and not \UART_TX:BUART:rx_count_1\ and not MODIN1_1 and Net_5 and MODIN1_0)
	OR (not \UART_TX:BUART:reset_reg\ and not \UART_TX:BUART:rx_count_2\ and not \UART_TX:BUART:rx_count_1\ and not MODIN1_0 and MODIN1_1)
	OR (not \UART_TX:BUART:reset_reg\ and not \UART_TX:BUART:rx_count_2\ and not \UART_TX:BUART:rx_count_1\ and not Net_5 and MODIN1_1));

\UART_TX:BUART:pollcount_0\\D\ <= ((not \UART_TX:BUART:reset_reg\ and not \UART_TX:BUART:rx_count_2\ and not \UART_TX:BUART:rx_count_1\ and not MODIN1_0 and Net_5)
	OR (not \UART_TX:BUART:reset_reg\ and not \UART_TX:BUART:rx_count_2\ and not \UART_TX:BUART:rx_count_1\ and not Net_5 and MODIN1_0));

\UART_TX:BUART:rx_postpoll\ <= ((Net_5 and MODIN1_0)
	OR MODIN1_1);

\UART_TX:BUART:rx_status_4\ <= ((\UART_TX:BUART:rx_load_fifo\ and \UART_TX:BUART:rx_fifofull\));

\UART_TX:BUART:rx_status_5\ <= ((\UART_TX:BUART:rx_fifonotempty\ and \UART_TX:BUART:rx_state_stop1_reg\));

\UART_TX:BUART:rx_stop_bit_error\\D\ <= ((not \UART_TX:BUART:reset_reg\ and not \UART_TX:BUART:rx_state_1\ and not \UART_TX:BUART:rx_state_0\ and not MODIN1_1 and not MODIN1_0 and \UART_TX:BUART:rx_bitclk_enable\ and \UART_TX:BUART:rx_state_3\ and \UART_TX:BUART:rx_state_2\)
	OR (not \UART_TX:BUART:reset_reg\ and not \UART_TX:BUART:rx_state_1\ and not \UART_TX:BUART:rx_state_0\ and not Net_5 and not MODIN1_1 and \UART_TX:BUART:rx_bitclk_enable\ and \UART_TX:BUART:rx_state_3\ and \UART_TX:BUART:rx_state_2\));

\UART_TX:BUART:rx_load_fifo\\D\ <= ((not \UART_TX:BUART:reset_reg\ and not \UART_TX:BUART:rx_state_1\ and not \UART_TX:BUART:rx_state_0\ and not \UART_TX:BUART:rx_state_2\ and \UART_TX:BUART:rx_bitclk_enable\ and \UART_TX:BUART:rx_state_3\)
	OR (not \UART_TX:BUART:reset_reg\ and not \UART_TX:BUART:rx_state_1\ and not \UART_TX:BUART:rx_state_3\ and not \UART_TX:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_4 and \UART_TX:BUART:rx_state_0\)
	OR (not \UART_TX:BUART:reset_reg\ and not \UART_TX:BUART:rx_state_1\ and not \UART_TX:BUART:rx_state_3\ and not \UART_TX:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_5 and \UART_TX:BUART:rx_state_0\));

\UART_TX:BUART:rx_state_3\\D\ <= ((not \UART_TX:BUART:reset_reg\ and not \UART_TX:BUART:rx_state_1\ and not \UART_TX:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_4 and \UART_TX:BUART:rx_state_0\)
	OR (not \UART_TX:BUART:reset_reg\ and not \UART_TX:BUART:rx_state_1\ and not \UART_TX:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_5 and \UART_TX:BUART:rx_state_0\)
	OR (not \UART_TX:BUART:reset_reg\ and not \UART_TX:BUART:rx_bitclk_enable\ and \UART_TX:BUART:rx_state_3\)
	OR (not \UART_TX:BUART:reset_reg\ and \UART_TX:BUART:rx_state_1\ and \UART_TX:BUART:rx_state_3\)
	OR (not \UART_TX:BUART:reset_reg\ and not \UART_TX:BUART:rx_state_2\ and \UART_TX:BUART:rx_state_3\)
	OR (not \UART_TX:BUART:reset_reg\ and \UART_TX:BUART:rx_state_0\ and \UART_TX:BUART:rx_state_3\));

\UART_TX:BUART:rx_state_2\\D\ <= ((not \UART_TX:BUART:reset_reg\ and not \UART_TX:BUART:rx_state_1\ and not \UART_TX:BUART:rx_state_0\ and not \UART_TX:BUART:rx_state_3\ and not \UART_TX:BUART:rx_state_2\ and not Net_5 and \UART_TX:BUART:rx_last\)
	OR (not \UART_TX:BUART:reset_reg\ and not \UART_TX:BUART:rx_state_1\ and not \UART_TX:BUART:rx_state_0\ and not \UART_TX:BUART:rx_state_2\ and \UART_TX:BUART:rx_bitclk_enable\ and \UART_TX:BUART:rx_state_3\)
	OR (not \UART_TX:BUART:reset_reg\ and not \UART_TX:BUART:rx_state_1\ and not \UART_TX:BUART:rx_state_3\ and not MODIN4_6 and not MODIN4_4 and \UART_TX:BUART:rx_state_0\)
	OR (not \UART_TX:BUART:reset_reg\ and not \UART_TX:BUART:rx_state_1\ and not \UART_TX:BUART:rx_state_3\ and not MODIN4_6 and not MODIN4_5 and \UART_TX:BUART:rx_state_0\)
	OR (not \UART_TX:BUART:reset_reg\ and not \UART_TX:BUART:rx_bitclk_enable\ and \UART_TX:BUART:rx_state_2\)
	OR (not \UART_TX:BUART:reset_reg\ and \UART_TX:BUART:rx_state_1\ and \UART_TX:BUART:rx_state_2\)
	OR (not \UART_TX:BUART:reset_reg\ and \UART_TX:BUART:rx_state_0\ and \UART_TX:BUART:rx_state_2\));

\UART_TX:BUART:rx_state_1\\D\ <= ((not \UART_TX:BUART:reset_reg\ and \UART_TX:BUART:rx_state_1\));

\UART_TX:BUART:rx_state_0\\D\ <= ((not \UART_TX:BUART:reset_reg\ and not \UART_TX:BUART:rx_state_1\ and not \UART_TX:BUART:rx_state_3\ and not MODIN1_1 and not MODIN1_0 and \UART_TX:BUART:rx_bitclk_enable\ and \UART_TX:BUART:rx_state_2\)
	OR (not \UART_TX:BUART:reset_reg\ and not \UART_TX:BUART:rx_state_1\ and not \UART_TX:BUART:rx_state_3\ and not Net_5 and not MODIN1_1 and \UART_TX:BUART:rx_bitclk_enable\ and \UART_TX:BUART:rx_state_2\)
	OR (not \UART_TX:BUART:reset_reg\ and \UART_TX:BUART:rx_state_0\ and MODIN4_5 and MODIN4_4)
	OR (not \UART_TX:BUART:reset_reg\ and \UART_TX:BUART:rx_state_0\ and MODIN4_6)
	OR (not \UART_TX:BUART:reset_reg\ and \UART_TX:BUART:rx_state_0\ and \UART_TX:BUART:rx_state_3\)
	OR (not \UART_TX:BUART:reset_reg\ and \UART_TX:BUART:rx_state_1\ and \UART_TX:BUART:rx_state_0\)
	OR (not \UART_TX:BUART:reset_reg\ and \UART_TX:BUART:rx_state_0\ and \UART_TX:BUART:rx_state_2\));

\UART_TX:BUART:rx_last\\D\ <= ((not \UART_TX:BUART:reset_reg\ and Net_5));

\UART_TX:BUART:rx_address_detected\\D\ <= ((not \UART_TX:BUART:reset_reg\ and \UART_TX:BUART:rx_address_detected\));

Net_22 <= (not \UART_RX:BUART:txn\);

\UART_RX:BUART:counter_load_not\ <= ((not \UART_RX:BUART:tx_bitclk_enable_pre\ and \UART_RX:BUART:tx_state_2\)
	OR \UART_RX:BUART:tx_state_0\
	OR \UART_RX:BUART:tx_state_1\);

\UART_RX:BUART:tx_status_0\ <= ((not \UART_RX:BUART:tx_state_1\ and not \UART_RX:BUART:tx_state_0\ and \UART_RX:BUART:tx_bitclk_enable_pre\ and \UART_RX:BUART:tx_fifo_empty\ and \UART_RX:BUART:tx_state_2\));

\UART_RX:BUART:tx_status_2\ <= (not \UART_RX:BUART:tx_fifo_notfull\);

Net_25D <= ((not \UART_RX:BUART:reset_reg\ and \UART_RX:BUART:tx_state_2\)
	OR (not \UART_RX:BUART:reset_reg\ and \UART_RX:BUART:tx_state_0\)
	OR (not \UART_RX:BUART:reset_reg\ and \UART_RX:BUART:tx_state_1\));

\UART_RX:BUART:tx_bitclk\\D\ <= ((not \UART_RX:BUART:tx_state_2\ and \UART_RX:BUART:tx_bitclk_enable_pre\)
	OR (\UART_RX:BUART:tx_state_0\ and \UART_RX:BUART:tx_bitclk_enable_pre\)
	OR (\UART_RX:BUART:tx_state_1\ and \UART_RX:BUART:tx_bitclk_enable_pre\));

\UART_RX:BUART:tx_mark\\D\ <= ((not \UART_RX:BUART:reset_reg\ and \UART_RX:BUART:tx_mark\));

\UART_RX:BUART:tx_state_2\\D\ <= ((not \UART_RX:BUART:reset_reg\ and not \UART_RX:BUART:tx_state_2\ and \UART_RX:BUART:tx_state_1\ and \UART_RX:BUART:tx_counter_dp\ and \UART_RX:BUART:tx_bitclk\)
	OR (not \UART_RX:BUART:reset_reg\ and not \UART_RX:BUART:tx_state_2\ and \UART_RX:BUART:tx_state_1\ and \UART_RX:BUART:tx_state_0\ and \UART_RX:BUART:tx_bitclk\)
	OR (not \UART_RX:BUART:reset_reg\ and not \UART_RX:BUART:tx_state_1\ and \UART_RX:BUART:tx_state_0\ and \UART_RX:BUART:tx_state_2\)
	OR (not \UART_RX:BUART:reset_reg\ and not \UART_RX:BUART:tx_state_0\ and \UART_RX:BUART:tx_state_1\ and \UART_RX:BUART:tx_state_2\)
	OR (not \UART_RX:BUART:reset_reg\ and not \UART_RX:BUART:tx_bitclk_enable_pre\ and \UART_RX:BUART:tx_state_2\));

\UART_RX:BUART:tx_state_1\\D\ <= ((not \UART_RX:BUART:reset_reg\ and not \UART_RX:BUART:tx_state_1\ and not \UART_RX:BUART:tx_state_2\ and \UART_RX:BUART:tx_state_0\ and \UART_RX:BUART:tx_bitclk\)
	OR (not \UART_RX:BUART:reset_reg\ and not \UART_RX:BUART:tx_state_2\ and not \UART_RX:BUART:tx_bitclk\ and \UART_RX:BUART:tx_state_1\)
	OR (not \UART_RX:BUART:reset_reg\ and not \UART_RX:BUART:tx_bitclk_enable_pre\ and \UART_RX:BUART:tx_state_1\ and \UART_RX:BUART:tx_state_2\)
	OR (not \UART_RX:BUART:reset_reg\ and not \UART_RX:BUART:tx_state_0\ and not \UART_RX:BUART:tx_counter_dp\ and \UART_RX:BUART:tx_state_1\)
	OR (not \UART_RX:BUART:reset_reg\ and not \UART_RX:BUART:tx_state_0\ and \UART_RX:BUART:tx_state_1\ and \UART_RX:BUART:tx_state_2\));

\UART_RX:BUART:tx_state_0\\D\ <= ((not \UART_RX:BUART:reset_reg\ and not \UART_RX:BUART:tx_state_1\ and not \UART_RX:BUART:tx_fifo_empty\ and \UART_RX:BUART:tx_bitclk_enable_pre\ and \UART_RX:BUART:tx_state_2\)
	OR (not \UART_RX:BUART:reset_reg\ and not \UART_RX:BUART:tx_state_1\ and not \UART_RX:BUART:tx_state_0\ and not \UART_RX:BUART:tx_fifo_empty\ and not \UART_RX:BUART:tx_state_2\)
	OR (not \UART_RX:BUART:reset_reg\ and not \UART_RX:BUART:tx_bitclk_enable_pre\ and \UART_RX:BUART:tx_state_0\ and \UART_RX:BUART:tx_state_2\)
	OR (not \UART_RX:BUART:reset_reg\ and not \UART_RX:BUART:tx_state_2\ and not \UART_RX:BUART:tx_bitclk\ and \UART_RX:BUART:tx_state_0\)
	OR (not \UART_RX:BUART:reset_reg\ and not \UART_RX:BUART:tx_fifo_empty\ and \UART_RX:BUART:tx_state_0\ and \UART_RX:BUART:tx_state_2\)
	OR (not \UART_RX:BUART:reset_reg\ and not \UART_RX:BUART:tx_state_1\ and \UART_RX:BUART:tx_state_0\ and \UART_RX:BUART:tx_state_2\));

\UART_RX:BUART:txn\\D\ <= ((not \UART_RX:BUART:reset_reg\ and not \UART_RX:BUART:tx_state_0\ and not \UART_RX:BUART:tx_shift_out\ and not \UART_RX:BUART:tx_state_2\ and not \UART_RX:BUART:tx_counter_dp\ and \UART_RX:BUART:tx_state_1\ and \UART_RX:BUART:tx_bitclk\)
	OR (not \UART_RX:BUART:reset_reg\ and not \UART_RX:BUART:tx_state_1\ and not \UART_RX:BUART:tx_state_2\ and not \UART_RX:BUART:tx_bitclk\ and \UART_RX:BUART:tx_state_0\)
	OR (not \UART_RX:BUART:reset_reg\ and not \UART_RX:BUART:tx_state_1\ and not \UART_RX:BUART:tx_shift_out\ and not \UART_RX:BUART:tx_state_2\ and \UART_RX:BUART:tx_state_0\)
	OR (not \UART_RX:BUART:reset_reg\ and not \UART_RX:BUART:tx_bitclk\ and \UART_RX:BUART:txn\ and \UART_RX:BUART:tx_state_1\)
	OR (not \UART_RX:BUART:reset_reg\ and \UART_RX:BUART:txn\ and \UART_RX:BUART:tx_state_2\));

\UART_RX:BUART:tx_parity_bit\\D\ <= ((not \UART_RX:BUART:tx_state_0\ and \UART_RX:BUART:txn\ and \UART_RX:BUART:tx_parity_bit\)
	OR (not \UART_RX:BUART:tx_state_1\ and not \UART_RX:BUART:tx_state_0\ and \UART_RX:BUART:tx_parity_bit\)
	OR \UART_RX:BUART:tx_parity_bit\);

\UART_RX:BUART:rx_counter_load\ <= ((not \UART_RX:BUART:rx_state_1\ and not \UART_RX:BUART:rx_state_0\ and not \UART_RX:BUART:rx_state_3\ and not \UART_RX:BUART:rx_state_2\));

\UART_RX:BUART:rx_bitclk_pre\ <= ((not \UART_RX:BUART:rx_count_2\ and not \UART_RX:BUART:rx_count_1\ and not \UART_RX:BUART:rx_count_0\));

\UART_RX:BUART:rx_state_stop1_reg\\D\ <= (not \UART_RX:BUART:rx_state_2\
	OR not \UART_RX:BUART:rx_state_3\
	OR \UART_RX:BUART:rx_state_0\
	OR \UART_RX:BUART:rx_state_1\);

\UART_RX:BUART:pollcount_1\\D\ <= ((not \UART_RX:BUART:reset_reg\ and not \UART_RX:BUART:rx_count_2\ and not \UART_RX:BUART:rx_count_1\ and not MODIN5_1 and Net_18 and MODIN5_0)
	OR (not \UART_RX:BUART:reset_reg\ and not \UART_RX:BUART:rx_count_2\ and not \UART_RX:BUART:rx_count_1\ and not MODIN5_0 and MODIN5_1)
	OR (not \UART_RX:BUART:reset_reg\ and not \UART_RX:BUART:rx_count_2\ and not \UART_RX:BUART:rx_count_1\ and not Net_18 and MODIN5_1));

\UART_RX:BUART:pollcount_0\\D\ <= ((not \UART_RX:BUART:reset_reg\ and not \UART_RX:BUART:rx_count_2\ and not \UART_RX:BUART:rx_count_1\ and not MODIN5_0 and Net_18)
	OR (not \UART_RX:BUART:reset_reg\ and not \UART_RX:BUART:rx_count_2\ and not \UART_RX:BUART:rx_count_1\ and not Net_18 and MODIN5_0));

\UART_RX:BUART:rx_postpoll\ <= ((Net_18 and MODIN5_0)
	OR MODIN5_1);

\UART_RX:BUART:rx_status_4\ <= ((\UART_RX:BUART:rx_load_fifo\ and \UART_RX:BUART:rx_fifofull\));

\UART_RX:BUART:rx_status_5\ <= ((\UART_RX:BUART:rx_fifonotempty\ and \UART_RX:BUART:rx_state_stop1_reg\));

\UART_RX:BUART:rx_stop_bit_error\\D\ <= ((not \UART_RX:BUART:reset_reg\ and not \UART_RX:BUART:rx_state_1\ and not \UART_RX:BUART:rx_state_0\ and not MODIN5_1 and not MODIN5_0 and \UART_RX:BUART:rx_bitclk_enable\ and \UART_RX:BUART:rx_state_3\ and \UART_RX:BUART:rx_state_2\)
	OR (not \UART_RX:BUART:reset_reg\ and not \UART_RX:BUART:rx_state_1\ and not \UART_RX:BUART:rx_state_0\ and not Net_18 and not MODIN5_1 and \UART_RX:BUART:rx_bitclk_enable\ and \UART_RX:BUART:rx_state_3\ and \UART_RX:BUART:rx_state_2\));

\UART_RX:BUART:rx_load_fifo\\D\ <= ((not \UART_RX:BUART:reset_reg\ and not \UART_RX:BUART:rx_state_1\ and not \UART_RX:BUART:rx_state_0\ and not \UART_RX:BUART:rx_state_2\ and \UART_RX:BUART:rx_bitclk_enable\ and \UART_RX:BUART:rx_state_3\)
	OR (not \UART_RX:BUART:reset_reg\ and not \UART_RX:BUART:rx_state_1\ and not \UART_RX:BUART:rx_state_3\ and not \UART_RX:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_4 and \UART_RX:BUART:rx_state_0\)
	OR (not \UART_RX:BUART:reset_reg\ and not \UART_RX:BUART:rx_state_1\ and not \UART_RX:BUART:rx_state_3\ and not \UART_RX:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_5 and \UART_RX:BUART:rx_state_0\));

\UART_RX:BUART:rx_state_3\\D\ <= ((not \UART_RX:BUART:reset_reg\ and not \UART_RX:BUART:rx_state_1\ and not \UART_RX:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_4 and \UART_RX:BUART:rx_state_0\)
	OR (not \UART_RX:BUART:reset_reg\ and not \UART_RX:BUART:rx_state_1\ and not \UART_RX:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_5 and \UART_RX:BUART:rx_state_0\)
	OR (not \UART_RX:BUART:reset_reg\ and not \UART_RX:BUART:rx_bitclk_enable\ and \UART_RX:BUART:rx_state_3\)
	OR (not \UART_RX:BUART:reset_reg\ and \UART_RX:BUART:rx_state_1\ and \UART_RX:BUART:rx_state_3\)
	OR (not \UART_RX:BUART:reset_reg\ and not \UART_RX:BUART:rx_state_2\ and \UART_RX:BUART:rx_state_3\)
	OR (not \UART_RX:BUART:reset_reg\ and \UART_RX:BUART:rx_state_0\ and \UART_RX:BUART:rx_state_3\));

\UART_RX:BUART:rx_state_2\\D\ <= ((not \UART_RX:BUART:reset_reg\ and not \UART_RX:BUART:rx_state_1\ and not \UART_RX:BUART:rx_state_0\ and not \UART_RX:BUART:rx_state_3\ and not \UART_RX:BUART:rx_state_2\ and not Net_18 and \UART_RX:BUART:rx_last\)
	OR (not \UART_RX:BUART:reset_reg\ and not \UART_RX:BUART:rx_state_1\ and not \UART_RX:BUART:rx_state_0\ and not \UART_RX:BUART:rx_state_2\ and \UART_RX:BUART:rx_bitclk_enable\ and \UART_RX:BUART:rx_state_3\)
	OR (not \UART_RX:BUART:reset_reg\ and not \UART_RX:BUART:rx_state_1\ and not \UART_RX:BUART:rx_state_3\ and not MODIN8_6 and not MODIN8_4 and \UART_RX:BUART:rx_state_0\)
	OR (not \UART_RX:BUART:reset_reg\ and not \UART_RX:BUART:rx_state_1\ and not \UART_RX:BUART:rx_state_3\ and not MODIN8_6 and not MODIN8_5 and \UART_RX:BUART:rx_state_0\)
	OR (not \UART_RX:BUART:reset_reg\ and not \UART_RX:BUART:rx_bitclk_enable\ and \UART_RX:BUART:rx_state_2\)
	OR (not \UART_RX:BUART:reset_reg\ and \UART_RX:BUART:rx_state_1\ and \UART_RX:BUART:rx_state_2\)
	OR (not \UART_RX:BUART:reset_reg\ and \UART_RX:BUART:rx_state_0\ and \UART_RX:BUART:rx_state_2\));

\UART_RX:BUART:rx_state_1\\D\ <= ((not \UART_RX:BUART:reset_reg\ and \UART_RX:BUART:rx_state_1\));

\UART_RX:BUART:rx_state_0\\D\ <= ((not \UART_RX:BUART:reset_reg\ and not \UART_RX:BUART:rx_state_1\ and not \UART_RX:BUART:rx_state_3\ and not MODIN5_1 and not MODIN5_0 and \UART_RX:BUART:rx_bitclk_enable\ and \UART_RX:BUART:rx_state_2\)
	OR (not \UART_RX:BUART:reset_reg\ and not \UART_RX:BUART:rx_state_1\ and not \UART_RX:BUART:rx_state_3\ and not Net_18 and not MODIN5_1 and \UART_RX:BUART:rx_bitclk_enable\ and \UART_RX:BUART:rx_state_2\)
	OR (not \UART_RX:BUART:reset_reg\ and \UART_RX:BUART:rx_state_0\ and MODIN8_5 and MODIN8_4)
	OR (not \UART_RX:BUART:reset_reg\ and \UART_RX:BUART:rx_state_0\ and MODIN8_6)
	OR (not \UART_RX:BUART:reset_reg\ and \UART_RX:BUART:rx_state_0\ and \UART_RX:BUART:rx_state_3\)
	OR (not \UART_RX:BUART:reset_reg\ and \UART_RX:BUART:rx_state_1\ and \UART_RX:BUART:rx_state_0\)
	OR (not \UART_RX:BUART:reset_reg\ and \UART_RX:BUART:rx_state_0\ and \UART_RX:BUART:rx_state_2\));

\UART_RX:BUART:rx_last\\D\ <= ((not \UART_RX:BUART:reset_reg\ and Net_18));

\UART_RX:BUART:rx_address_detected\\D\ <= ((not \UART_RX:BUART:reset_reg\ and \UART_RX:BUART:rx_address_detected\));

\I2C_DISPLAY:bI2C_UDB:status_5\ <= ((not \I2C_DISPLAY:bI2C_UDB:sda_in_last2_reg\ and \I2C_DISPLAY:bI2C_UDB:scl_in_reg\ and \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\ and \I2C_DISPLAY:bI2C_UDB:scl_in_last2_reg\ and \I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\));

\I2C_DISPLAY:bI2C_UDB:status_4\ <= (\I2C_DISPLAY:bI2C_UDB:m_state_0\
	OR \I2C_DISPLAY:bI2C_UDB:m_state_1\
	OR \I2C_DISPLAY:bI2C_UDB:m_state_2\
	OR \I2C_DISPLAY:bI2C_UDB:m_state_3\
	OR \I2C_DISPLAY:bI2C_UDB:m_state_4\);

\I2C_DISPLAY:bI2C_UDB:m_state_4\\D\ <= ((not \I2C_DISPLAY:bI2C_UDB:control_6\ and not \I2C_DISPLAY:bI2C_UDB:control_5\ and not \I2C_DISPLAY:bI2C_UDB:control_2\ and not \I2C_DISPLAY:bI2C_UDB:tx_reg_empty\ and not \I2C_DISPLAY:bI2C_UDB:m_state_4\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and not \I2C_DISPLAY:bI2C_UDB:lost_arb_reg\ and \I2C_DISPLAY:bI2C_UDB:m_state_2\ and \I2C_DISPLAY:bI2C_UDB:m_state_1\ and \I2C_DISPLAY:bI2C_UDB:m_state_0\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_DISPLAY:bI2C_UDB:tx_reg_empty\ and not \I2C_DISPLAY:bI2C_UDB:m_state_3\ and not \I2C_DISPLAY:bI2C_UDB:m_state_0\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and not \I2C_DISPLAY:bI2C_UDB:lost_arb_reg\ and \I2C_DISPLAY:bI2C_UDB:m_state_2\ and \I2C_DISPLAY:bI2C_UDB:m_state_1\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_4\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:m_state_3\ and \I2C_DISPLAY:bI2C_UDB:m_state_2\ and \I2C_DISPLAY:bI2C_UDB:m_state_1\ and \I2C_DISPLAY:bI2C_UDB:m_state_0\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_2\ and not \I2C_DISPLAY:bI2C_UDB:m_state_1\ and not \I2C_DISPLAY:bI2C_UDB:m_state_0\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:m_state_4\ and \I2C_DISPLAY:bI2C_UDB:lost_arb2_reg\)
	OR (not \I2C_DISPLAY:bI2C_UDB:control_4\ and not \I2C_DISPLAY:bI2C_UDB:m_state_2\ and not \I2C_DISPLAY:bI2C_UDB:m_state_1\ and not \I2C_DISPLAY:bI2C_UDB:m_state_0\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:m_state_4\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_3\ and not \I2C_DISPLAY:bI2C_UDB:m_state_1\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:m_state_4\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_3\ and not \I2C_DISPLAY:bI2C_UDB:m_state_2\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:m_state_4\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_3\ and not \I2C_DISPLAY:bI2C_UDB:m_state_0\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:m_state_4\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_reset\ and not \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\ and \I2C_DISPLAY:bI2C_UDB:m_state_4\));

\I2C_DISPLAY:bI2C_UDB:m_state_3\\D\ <= ((not \I2C_DISPLAY:bI2C_UDB:control_6\ and not \I2C_DISPLAY:bI2C_UDB:control_5\ and not \I2C_DISPLAY:bI2C_UDB:tx_reg_empty\ and not \I2C_DISPLAY:bI2C_UDB:m_state_4\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and not \I2C_DISPLAY:bI2C_UDB:lost_arb_reg\ and \I2C_DISPLAY:bI2C_UDB:control_2\ and \I2C_DISPLAY:bI2C_UDB:m_state_1\ and \I2C_DISPLAY:bI2C_UDB:m_state_0\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_DISPLAY:bI2C_UDB:tx_reg_empty\ and not \I2C_DISPLAY:bI2C_UDB:m_state_4\ and not \I2C_DISPLAY:bI2C_UDB:m_state_0\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and not \I2C_DISPLAY:bI2C_UDB:lost_arb_reg\ and \I2C_DISPLAY:bI2C_UDB:m_state_2\ and \I2C_DISPLAY:bI2C_UDB:m_state_1\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_4\ and not \I2C_DISPLAY:bI2C_UDB:m_state_2\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:m_state_1\ and \I2C_DISPLAY:bI2C_UDB:m_state_0\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_reset\ and not \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\ and \I2C_DISPLAY:bI2C_UDB:m_state_3\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_4\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:m_state_3\));

\I2C_DISPLAY:bI2C_UDB:m_state_2\\D\ <= ((not \I2C_DISPLAY:bI2C_UDB:m_state_2\ and not \I2C_DISPLAY:bI2C_UDB:m_state_1\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and not \I2C_DISPLAY:bI2C_UDB:lost_arb2_reg\ and \I2C_DISPLAY:bI2C_UDB:control_4\ and \I2C_DISPLAY:bI2C_UDB:m_state_4\ and \I2C_DISPLAY:bI2C_UDB:m_state_3\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_2\ and not \I2C_DISPLAY:bI2C_UDB:m_state_1\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:m_state_4\ and \I2C_DISPLAY:bI2C_UDB:m_state_3\ and \I2C_DISPLAY:bI2C_UDB:m_state_0\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_3\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and not \I2C_DISPLAY:bI2C_UDB:lost_arb_reg\ and \I2C_DISPLAY:bI2C_UDB:control_5\ and \I2C_DISPLAY:bI2C_UDB:m_state_2\ and \I2C_DISPLAY:bI2C_UDB:m_state_1\ and \I2C_DISPLAY:bI2C_UDB:m_state_0\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_3\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and not \I2C_DISPLAY:bI2C_UDB:lost_arb_reg\ and \I2C_DISPLAY:bI2C_UDB:control_6\ and \I2C_DISPLAY:bI2C_UDB:m_state_2\ and \I2C_DISPLAY:bI2C_UDB:m_state_1\ and \I2C_DISPLAY:bI2C_UDB:m_state_0\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_4\ and not \I2C_DISPLAY:bI2C_UDB:m_state_2\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:m_state_3\ and \I2C_DISPLAY:bI2C_UDB:m_state_1\ and \I2C_DISPLAY:bI2C_UDB:m_state_0\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_3\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:m_state_4\ and \I2C_DISPLAY:bI2C_UDB:m_state_1\ and \I2C_DISPLAY:bI2C_UDB:m_state_0\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_4\ and not \I2C_DISPLAY:bI2C_UDB:m_state_0\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:m_state_3\ and \I2C_DISPLAY:bI2C_UDB:m_state_2\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_4\ and not \I2C_DISPLAY:bI2C_UDB:m_state_1\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:m_state_3\ and \I2C_DISPLAY:bI2C_UDB:m_state_2\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_3\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:tx_reg_empty\ and \I2C_DISPLAY:bI2C_UDB:m_state_2\ and \I2C_DISPLAY:bI2C_UDB:m_state_1\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_3\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:m_state_4\ and \I2C_DISPLAY:bI2C_UDB:m_state_2\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_reset\ and not \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\ and \I2C_DISPLAY:bI2C_UDB:m_state_2\));

\I2C_DISPLAY:bI2C_UDB:m_state_1\\D\ <= ((not \I2C_DISPLAY:bI2C_UDB:m_state_3\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:m_state_4\ and \I2C_DISPLAY:bI2C_UDB:m_state_2\ and \I2C_DISPLAY:bI2C_UDB:m_state_0\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_4\ and not \I2C_DISPLAY:bI2C_UDB:m_state_3\ and not \I2C_DISPLAY:bI2C_UDB:m_state_1\ and not \I2C_DISPLAY:bI2C_UDB:m_state_0\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:m_state_2\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_4\ and not \I2C_DISPLAY:bI2C_UDB:m_state_1\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:m_state_3\ and \I2C_DISPLAY:bI2C_UDB:m_state_0\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_2\ and not \I2C_DISPLAY:bI2C_UDB:m_state_1\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:m_state_0\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_4\ and not \I2C_DISPLAY:bI2C_UDB:m_state_0\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:m_state_3\ and \I2C_DISPLAY:bI2C_UDB:m_state_1\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_3\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:tx_reg_empty\ and \I2C_DISPLAY:bI2C_UDB:m_state_2\ and \I2C_DISPLAY:bI2C_UDB:m_state_1\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_3\ and not \I2C_DISPLAY:bI2C_UDB:m_state_0\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:m_state_4\ and \I2C_DISPLAY:bI2C_UDB:m_state_1\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_reset\ and not \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\ and \I2C_DISPLAY:bI2C_UDB:m_state_1\));

\I2C_DISPLAY:bI2C_UDB:m_state_0\\D\ <= ((not \I2C_DISPLAY:bI2C_UDB:control_5\ and not \I2C_DISPLAY:bI2C_UDB:m_state_2\ and not \I2C_DISPLAY:bI2C_UDB:m_state_1\ and not \I2C_DISPLAY:bI2C_UDB:m_state_0\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and not \I2C_DISPLAY:bI2C_UDB:lost_arb2_reg\ and \I2C_DISPLAY:bI2C_UDB:control_4\ and \I2C_DISPLAY:bI2C_UDB:m_state_3\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_4\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:m_state_3\ and \I2C_DISPLAY:bI2C_UDB:m_state_2\ and \I2C_DISPLAY:bI2C_UDB:m_state_1\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_3\ and not \I2C_DISPLAY:bI2C_UDB:m_state_2\ and not \I2C_DISPLAY:bI2C_UDB:m_state_0\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:control_7\ and \I2C_DISPLAY:bI2C_UDB:m_state_1\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_DISPLAY:bI2C_UDB:tx_reg_empty\ and not \I2C_DISPLAY:bI2C_UDB:m_state_3\ and not \I2C_DISPLAY:bI2C_UDB:m_state_1\ and not \I2C_DISPLAY:bI2C_UDB:m_state_0\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_3\ and not \I2C_DISPLAY:bI2C_UDB:m_state_1\ and not \I2C_DISPLAY:bI2C_UDB:m_state_0\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:m_state_2\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_4\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and not \I2C_DISPLAY:bI2C_UDB:lost_arb_reg\ and \I2C_DISPLAY:bI2C_UDB:control_6\ and \I2C_DISPLAY:bI2C_UDB:m_state_2\ and \I2C_DISPLAY:bI2C_UDB:m_state_1\ and \I2C_DISPLAY:bI2C_UDB:m_state_0\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_4\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:tx_reg_empty\ and \I2C_DISPLAY:bI2C_UDB:m_state_2\ and \I2C_DISPLAY:bI2C_UDB:m_state_1\ and \I2C_DISPLAY:bI2C_UDB:m_state_0\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_2\ and not \I2C_DISPLAY:bI2C_UDB:m_state_1\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:m_state_4\ and \I2C_DISPLAY:bI2C_UDB:m_state_3\ and \I2C_DISPLAY:bI2C_UDB:m_state_0\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_4\ and not \I2C_DISPLAY:bI2C_UDB:m_state_3\ and not \I2C_DISPLAY:bI2C_UDB:m_state_2\ and not \I2C_DISPLAY:bI2C_UDB:m_state_1\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:m_state_0\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_3\ and not \I2C_DISPLAY:bI2C_UDB:m_state_0\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:m_state_4\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_4\ and not \I2C_DISPLAY:bI2C_UDB:m_state_0\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:m_state_3\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_reset\ and not \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\ and \I2C_DISPLAY:bI2C_UDB:m_state_0\));

\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\\D\ <= (\I2C_DISPLAY:bI2C_UDB:cnt_reset\
	OR \I2C_DISPLAY:bI2C_UDB:m_reset\
	OR \I2C_DISPLAY:bI2C_UDB:clkgen_tc\);

\I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\\D\ <= (\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\
	OR \I2C_DISPLAY:bI2C_UDB:m_reset\);

\I2C_DISPLAY:bI2C_UDB:m_byte_complete_reg\\D\ <= ((not \I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\ and not \I2C_DISPLAY:bI2C_UDB:m_state_4\ and not \I2C_DISPLAY:bI2C_UDB:m_state_3\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:m_state_2\ and \I2C_DISPLAY:bI2C_UDB:m_state_1\)
	OR (not \I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:status_0\));

\I2C_DISPLAY:bI2C_UDB:master_mode_reg\\D\ <= ((not \I2C_DISPLAY:bI2C_UDB:m_state_4\ and not \I2C_DISPLAY:bI2C_UDB:m_state_3\ and not \I2C_DISPLAY:bI2C_UDB:m_state_2\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:m_state_1\ and \I2C_DISPLAY:bI2C_UDB:m_state_0\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_0\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:status_2\ and \I2C_DISPLAY:bI2C_UDB:m_state_2\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_2\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:status_2\ and \I2C_DISPLAY:bI2C_UDB:m_state_0\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:status_2\ and \I2C_DISPLAY:bI2C_UDB:m_state_3\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:status_2\ and \I2C_DISPLAY:bI2C_UDB:m_state_4\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:status_2\ and \I2C_DISPLAY:bI2C_UDB:m_state_1\));

\I2C_DISPLAY:bI2C_UDB:m_lrb_reg\\D\ <= ((not \I2C_DISPLAY:bI2C_UDB:m_state_2\ and not \I2C_DISPLAY:bI2C_UDB:m_state_1\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:m_state_4\ and \I2C_DISPLAY:bI2C_UDB:m_state_3\ and \I2C_DISPLAY:bI2C_UDB:m_state_0\ and \I2C_DISPLAY:Net_1109_1\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_reset\ and not \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\ and \I2C_DISPLAY:bI2C_UDB:status_1\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_0\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:status_1\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:status_1\ and \I2C_DISPLAY:bI2C_UDB:m_state_1\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:status_1\ and \I2C_DISPLAY:bI2C_UDB:m_state_2\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_3\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:status_1\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_4\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:status_1\));

\I2C_DISPLAY:bI2C_UDB:contention1_reg\\D\ <= ((not \I2C_DISPLAY:bI2C_UDB:sda_in_reg\ and not \I2C_DISPLAY:bI2C_UDB:m_state_2\ and not \I2C_DISPLAY:bI2C_UDB:m_state_1\ and not \I2C_DISPLAY:bI2C_UDB:m_state_0\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:sda_x_wire\ and \I2C_DISPLAY:bI2C_UDB:m_state_3\ and \I2C_DISPLAY:bI2C_UDB:cnt_reset\)
	OR (not \I2C_DISPLAY:sda_x_wire\ and not \I2C_DISPLAY:bI2C_UDB:m_state_2\ and not \I2C_DISPLAY:bI2C_UDB:m_state_1\ and not \I2C_DISPLAY:bI2C_UDB:m_state_0\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:sda_in_reg\ and \I2C_DISPLAY:bI2C_UDB:m_state_3\ and \I2C_DISPLAY:bI2C_UDB:cnt_reset\)
	OR (not \I2C_DISPLAY:bI2C_UDB:sda_in_reg\ and not \I2C_DISPLAY:bI2C_UDB:m_state_2\ and not \I2C_DISPLAY:bI2C_UDB:m_state_1\ and not \I2C_DISPLAY:bI2C_UDB:m_state_0\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:sda_x_wire\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc\ and \I2C_DISPLAY:bI2C_UDB:m_state_3\)
	OR (not \I2C_DISPLAY:sda_x_wire\ and not \I2C_DISPLAY:bI2C_UDB:m_state_2\ and not \I2C_DISPLAY:bI2C_UDB:m_state_1\ and not \I2C_DISPLAY:bI2C_UDB:m_state_0\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:sda_in_reg\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc\ and \I2C_DISPLAY:bI2C_UDB:m_state_3\)
	OR (not \I2C_DISPLAY:bI2C_UDB:sda_in_reg\ and not \I2C_DISPLAY:bI2C_UDB:m_state_4\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:sda_x_wire\ and \I2C_DISPLAY:bI2C_UDB:m_state_3\ and \I2C_DISPLAY:bI2C_UDB:cnt_reset\)
	OR (not \I2C_DISPLAY:sda_x_wire\ and not \I2C_DISPLAY:bI2C_UDB:m_state_4\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:sda_in_reg\ and \I2C_DISPLAY:bI2C_UDB:m_state_3\ and \I2C_DISPLAY:bI2C_UDB:cnt_reset\)
	OR (not \I2C_DISPLAY:bI2C_UDB:sda_in_reg\ and not \I2C_DISPLAY:bI2C_UDB:m_state_4\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:sda_x_wire\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc\ and \I2C_DISPLAY:bI2C_UDB:m_state_3\)
	OR (not \I2C_DISPLAY:sda_x_wire\ and not \I2C_DISPLAY:bI2C_UDB:m_state_4\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:sda_in_reg\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc\ and \I2C_DISPLAY:bI2C_UDB:m_state_3\));

\I2C_DISPLAY:bI2C_UDB:lost_arb_reg\\D\ <= ((not \I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:lost_arb_reg\));

\I2C_DISPLAY:bI2C_UDB:bus_busy_reg\\D\ <= ((not \I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:scl_in_reg\ and \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\ and \I2C_DISPLAY:bI2C_UDB:scl_in_last2_reg\ and \I2C_DISPLAY:bI2C_UDB:sda_in_last2_reg\)
	OR (not \I2C_DISPLAY:bI2C_UDB:scl_in_last2_reg\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:bus_busy_reg\)
	OR (not \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:bus_busy_reg\)
	OR (not \I2C_DISPLAY:bI2C_UDB:scl_in_reg\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:bus_busy_reg\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:sda_in_last2_reg\ and \I2C_DISPLAY:bI2C_UDB:bus_busy_reg\)
	OR (not \I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:bus_busy_reg\));

\I2C_DISPLAY:bI2C_UDB:m_address_reg\\D\ <= ((not \I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\ and not \I2C_DISPLAY:bI2C_UDB:m_state_4\ and not \I2C_DISPLAY:bI2C_UDB:m_state_3\ and not \I2C_DISPLAY:bI2C_UDB:m_state_2\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:m_state_1\ and \I2C_DISPLAY:bI2C_UDB:m_state_0\)
	OR (not \I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:status_3\ and \I2C_DISPLAY:bI2C_UDB:m_state_2\)
	OR (not \I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:status_3\ and \I2C_DISPLAY:bI2C_UDB:m_state_3\)
	OR (not \I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:status_3\ and \I2C_DISPLAY:bI2C_UDB:m_state_4\)
	OR (not \I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:status_3\ and \I2C_DISPLAY:bI2C_UDB:m_state_0\)
	OR (not \I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\ and not \I2C_DISPLAY:bI2C_UDB:m_reset\ and \I2C_DISPLAY:bI2C_UDB:status_3\ and \I2C_DISPLAY:bI2C_UDB:m_state_1\));

\I2C_DISPLAY:bI2C_UDB:cnt_reset\ <= ((not \I2C_DISPLAY:bI2C_UDB:scl_in_reg\ and not \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\ and \I2C_DISPLAY:bI2C_UDB:m_state_1\ and \I2C_DISPLAY:bI2C_UDB:m_state_0\ and \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\ and \I2C_DISPLAY:Net_643_3\)
	OR (not \I2C_DISPLAY:bI2C_UDB:scl_in_reg\ and not \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\ and \I2C_DISPLAY:bI2C_UDB:m_state_2\ and \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\ and \I2C_DISPLAY:Net_643_3\)
	OR (not \I2C_DISPLAY:bI2C_UDB:scl_in_reg\ and not \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\ and \I2C_DISPLAY:bI2C_UDB:m_state_3\ and \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\ and \I2C_DISPLAY:Net_643_3\)
	OR (not \I2C_DISPLAY:bI2C_UDB:scl_in_reg\ and not \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\ and \I2C_DISPLAY:bI2C_UDB:m_state_4\ and \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\ and \I2C_DISPLAY:Net_643_3\));

\I2C_DISPLAY:bI2C_UDB:cs_addr_clkgen_1\ <= (\I2C_DISPLAY:bI2C_UDB:cnt_reset\
	OR \I2C_DISPLAY:bI2C_UDB:clkgen_tc\);

\I2C_DISPLAY:bI2C_UDB:cs_addr_clkgen_0\ <= ((\I2C_DISPLAY:bI2C_UDB:m_state_0\ and \I2C_DISPLAY:bI2C_UDB:clk_eq_reg\)
	OR (\I2C_DISPLAY:bI2C_UDB:m_state_1\ and \I2C_DISPLAY:bI2C_UDB:clk_eq_reg\)
	OR (\I2C_DISPLAY:bI2C_UDB:m_state_2\ and \I2C_DISPLAY:bI2C_UDB:clk_eq_reg\)
	OR (\I2C_DISPLAY:bI2C_UDB:m_state_3\ and \I2C_DISPLAY:bI2C_UDB:clk_eq_reg\)
	OR (\I2C_DISPLAY:bI2C_UDB:m_state_4\ and \I2C_DISPLAY:bI2C_UDB:clk_eq_reg\)
	OR (not \I2C_DISPLAY:bI2C_UDB:tx_reg_empty\ and \I2C_DISPLAY:bI2C_UDB:clk_eq_reg\));

\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\ <= ((not \I2C_DISPLAY:Net_1109_0\ and not \I2C_DISPLAY:Net_643_3\)
	OR (\I2C_DISPLAY:Net_1109_0\ and \I2C_DISPLAY:Net_643_3\));

\I2C_DISPLAY:bI2C_UDB:m_scl_out_reg\\D\ <= ((not \I2C_DISPLAY:bI2C_UDB:m_state_4\ and not \I2C_DISPLAY:bI2C_UDB:m_state_3\ and not \I2C_DISPLAY:bI2C_UDB:m_state_1\ and not \I2C_DISPLAY:bI2C_UDB:cnt_reset\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_4\ and not \I2C_DISPLAY:bI2C_UDB:m_state_3\ and not \I2C_DISPLAY:bI2C_UDB:m_state_2\ and not \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\ and not \I2C_DISPLAY:bI2C_UDB:cnt_reset\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_4\ and not \I2C_DISPLAY:bI2C_UDB:m_state_3\ and not \I2C_DISPLAY:bI2C_UDB:m_state_2\ and not \I2C_DISPLAY:bI2C_UDB:m_state_0\ and not \I2C_DISPLAY:bI2C_UDB:cnt_reset\)
	OR (not \I2C_DISPLAY:bI2C_UDB:cnt_reset\ and \I2C_DISPLAY:bI2C_UDB:clkgen_cl1\ and \I2C_DISPLAY:bI2C_UDB:m_state_3\)
	OR (not \I2C_DISPLAY:bI2C_UDB:cnt_reset\ and \I2C_DISPLAY:bI2C_UDB:clkgen_cl1\ and \I2C_DISPLAY:bI2C_UDB:m_state_4\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_1\ and not \I2C_DISPLAY:bI2C_UDB:cnt_reset\ and \I2C_DISPLAY:bI2C_UDB:clkgen_cl1\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_2\ and not \I2C_DISPLAY:bI2C_UDB:cnt_reset\ and \I2C_DISPLAY:bI2C_UDB:clkgen_cl1\)
	OR \I2C_DISPLAY:bI2C_UDB:m_reset\);

\I2C_DISPLAY:bI2C_UDB:m_sda_out_reg\\D\ <= ((not \I2C_DISPLAY:bI2C_UDB:m_state_4\ and \I2C_DISPLAY:bI2C_UDB:shift_data_out\ and \I2C_DISPLAY:bI2C_UDB:m_state_3\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_3\ and not \I2C_DISPLAY:bI2C_UDB:m_state_2\ and not \I2C_DISPLAY:bI2C_UDB:m_state_1\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_3\ and \I2C_DISPLAY:bI2C_UDB:m_state_2\ and \I2C_DISPLAY:bI2C_UDB:m_state_1\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\ and \I2C_DISPLAY:sda_x_wire\)
	OR (\I2C_DISPLAY:bI2C_UDB:m_state_3\ and \I2C_DISPLAY:bI2C_UDB:lost_arb_reg\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\)
	OR (\I2C_DISPLAY:bI2C_UDB:control_4\ and \I2C_DISPLAY:bI2C_UDB:m_state_4\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\)
	OR (\I2C_DISPLAY:bI2C_UDB:m_state_4\ and \I2C_DISPLAY:bI2C_UDB:m_state_0\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\)
	OR (\I2C_DISPLAY:bI2C_UDB:m_state_4\ and \I2C_DISPLAY:bI2C_UDB:m_state_1\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_3\ and not \I2C_DISPLAY:bI2C_UDB:m_state_0\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\)
	OR (\I2C_DISPLAY:bI2C_UDB:m_state_4\ and \I2C_DISPLAY:bI2C_UDB:m_state_2\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\)
	OR \I2C_DISPLAY:bI2C_UDB:m_reset\);

\I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\ <= ((not \I2C_DISPLAY:bI2C_UDB:tx_reg_empty\ and \I2C_DISPLAY:bI2C_UDB:m_state_0\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_DISPLAY:bI2C_UDB:tx_reg_empty\ and \I2C_DISPLAY:bI2C_UDB:m_state_1\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_DISPLAY:bI2C_UDB:tx_reg_empty\ and \I2C_DISPLAY:bI2C_UDB:m_state_2\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_DISPLAY:bI2C_UDB:tx_reg_empty\ and \I2C_DISPLAY:bI2C_UDB:m_state_3\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_DISPLAY:bI2C_UDB:tx_reg_empty\ and \I2C_DISPLAY:bI2C_UDB:m_state_4\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\));

\I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_0\ <= ((not \I2C_DISPLAY:bI2C_UDB:m_state_3\ and \I2C_DISPLAY:bI2C_UDB:m_state_4\ and \I2C_DISPLAY:bI2C_UDB:cnt_reset\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_4\ and \I2C_DISPLAY:bI2C_UDB:m_state_3\ and \I2C_DISPLAY:bI2C_UDB:cnt_reset\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_3\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc\ and \I2C_DISPLAY:bI2C_UDB:m_state_4\)
	OR (not \I2C_DISPLAY:bI2C_UDB:m_state_4\ and \I2C_DISPLAY:bI2C_UDB:clkgen_tc\ and \I2C_DISPLAY:bI2C_UDB:m_state_3\));

\I2C_DISPLAY:bI2C_UDB:slave_rst_reg\\D\ <= ((not \I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\ and \I2C_DISPLAY:bI2C_UDB:scl_in_reg\ and \I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\ and \I2C_DISPLAY:bI2C_UDB:scl_in_last2_reg\ and \I2C_DISPLAY:bI2C_UDB:sda_in_last2_reg\)
	OR not \I2C_DISPLAY:bI2C_UDB:control_0\);

\I2C_DISPLAY:bI2C_UDB:master_rst_reg\\D\ <= (not \I2C_DISPLAY:bI2C_UDB:control_1\);

\PWM_MOTOR_SPEED:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_MOTOR_SPEED:PWMUDB:tc_i\);

\PWM_MOTOR_SPEED:PWMUDB:dith_count_1\\D\ <= ((not \PWM_MOTOR_SPEED:PWMUDB:dith_count_1\ and \PWM_MOTOR_SPEED:PWMUDB:tc_i\ and \PWM_MOTOR_SPEED:PWMUDB:dith_count_0\)
	OR (not \PWM_MOTOR_SPEED:PWMUDB:dith_count_0\ and \PWM_MOTOR_SPEED:PWMUDB:dith_count_1\)
	OR (not \PWM_MOTOR_SPEED:PWMUDB:tc_i\ and \PWM_MOTOR_SPEED:PWMUDB:dith_count_1\));

\PWM_MOTOR_SPEED:PWMUDB:dith_count_0\\D\ <= ((not \PWM_MOTOR_SPEED:PWMUDB:dith_count_0\ and \PWM_MOTOR_SPEED:PWMUDB:tc_i\)
	OR (not \PWM_MOTOR_SPEED:PWMUDB:tc_i\ and \PWM_MOTOR_SPEED:PWMUDB:dith_count_0\));

\PWM_MOTOR_SPEED:PWMUDB:cmp1_status\ <= ((not \PWM_MOTOR_SPEED:PWMUDB:prevCompare1\ and \PWM_MOTOR_SPEED:PWMUDB:cmp1_less\));

\PWM_MOTOR_SPEED:PWMUDB:status_2\ <= ((\PWM_MOTOR_SPEED:PWMUDB:runmode_enable\ and \PWM_MOTOR_SPEED:PWMUDB:tc_i\));

\PWM_MOTOR_SPEED:PWMUDB:pwm_i\ <= ((\PWM_MOTOR_SPEED:PWMUDB:runmode_enable\ and \PWM_MOTOR_SPEED:PWMUDB:cmp1_less\));

\BUZZER:PWMUDB:sc_kill_tmp\\D\ <= (not \BUZZER:PWMUDB:tc_i\);

\BUZZER:PWMUDB:dith_count_1\\D\ <= ((not \BUZZER:PWMUDB:dith_count_1\ and \BUZZER:PWMUDB:tc_i\ and \BUZZER:PWMUDB:dith_count_0\)
	OR (not \BUZZER:PWMUDB:dith_count_0\ and \BUZZER:PWMUDB:dith_count_1\)
	OR (not \BUZZER:PWMUDB:tc_i\ and \BUZZER:PWMUDB:dith_count_1\));

\BUZZER:PWMUDB:dith_count_0\\D\ <= ((not \BUZZER:PWMUDB:dith_count_0\ and \BUZZER:PWMUDB:tc_i\)
	OR (not \BUZZER:PWMUDB:tc_i\ and \BUZZER:PWMUDB:dith_count_0\));

\BUZZER:PWMUDB:cmp1_status\ <= ((not \BUZZER:PWMUDB:prevCompare1\ and \BUZZER:PWMUDB:cmp1_less\));

\BUZZER:PWMUDB:status_2\ <= ((\BUZZER:PWMUDB:runmode_enable\ and \BUZZER:PWMUDB:tc_i\));

\BUZZER:PWMUDB:pwm_i\ <= ((\BUZZER:PWMUDB:runmode_enable\ and \BUZZER:PWMUDB:cmp1_less\));

\PWM_TACHO:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_TACHO:PWMUDB:tc_i\);

\PWM_TACHO:PWMUDB:dith_count_1\\D\ <= ((not \PWM_TACHO:PWMUDB:dith_count_1\ and \PWM_TACHO:PWMUDB:tc_i\ and \PWM_TACHO:PWMUDB:dith_count_0\)
	OR (not \PWM_TACHO:PWMUDB:dith_count_0\ and \PWM_TACHO:PWMUDB:dith_count_1\)
	OR (not \PWM_TACHO:PWMUDB:tc_i\ and \PWM_TACHO:PWMUDB:dith_count_1\));

\PWM_TACHO:PWMUDB:dith_count_0\\D\ <= ((not \PWM_TACHO:PWMUDB:dith_count_0\ and \PWM_TACHO:PWMUDB:tc_i\)
	OR (not \PWM_TACHO:PWMUDB:tc_i\ and \PWM_TACHO:PWMUDB:dith_count_0\));

\PWM_TACHO:PWMUDB:cmp1_status\ <= ((not \PWM_TACHO:PWMUDB:prevCompare1\ and \PWM_TACHO:PWMUDB:cmp1_less\)
	OR (not \PWM_TACHO:PWMUDB:prevCompare1\ and \PWM_TACHO:PWMUDB:cmp1_eq\));

\PWM_TACHO:PWMUDB:status_2\ <= ((\PWM_TACHO:PWMUDB:runmode_enable\ and \PWM_TACHO:PWMUDB:tc_i\));

\PWM_TACHO:PWMUDB:pwm_i\ <= ((\PWM_TACHO:PWMUDB:runmode_enable\ and \PWM_TACHO:PWMUDB:cmp1_less\)
	OR (\PWM_TACHO:PWMUDB:runmode_enable\ and \PWM_TACHO:PWMUDB:cmp1_eq\));

\PWM_TACHO:PWMUDB:cmp1\ <= (\PWM_TACHO:PWMUDB:cmp1_less\
	OR \PWM_TACHO:PWMUDB:cmp1_eq\);

\Counter_TACHO:CounterUDB:hwCapture\ <= ((not \Counter_TACHO:CounterUDB:prevCapture\ and Net_251));

\Counter_TACHO:CounterUDB:status_0\ <= ((not \Counter_TACHO:CounterUDB:ctrl_cmod_2\ and not \Counter_TACHO:CounterUDB:ctrl_cmod_0\ and not \Counter_TACHO:CounterUDB:prevCompare\ and \Counter_TACHO:CounterUDB:cmp_equal\)
	OR (not \Counter_TACHO:CounterUDB:cmp_less\ and not \Counter_TACHO:CounterUDB:cmp_equal\ and not \Counter_TACHO:CounterUDB:prevCompare\ and \Counter_TACHO:CounterUDB:ctrl_cmod_1\ and \Counter_TACHO:CounterUDB:ctrl_cmod_0\)
	OR (not \Counter_TACHO:CounterUDB:ctrl_cmod_2\ and not \Counter_TACHO:CounterUDB:ctrl_cmod_1\ and not \Counter_TACHO:CounterUDB:prevCompare\ and \Counter_TACHO:CounterUDB:ctrl_cmod_0\ and \Counter_TACHO:CounterUDB:cmp_less\)
	OR (not \Counter_TACHO:CounterUDB:ctrl_cmod_2\ and not \Counter_TACHO:CounterUDB:ctrl_cmod_0\ and not \Counter_TACHO:CounterUDB:prevCompare\ and \Counter_TACHO:CounterUDB:ctrl_cmod_1\ and \Counter_TACHO:CounterUDB:cmp_less\)
	OR (not \Counter_TACHO:CounterUDB:cmp_less\ and not \Counter_TACHO:CounterUDB:prevCompare\ and \Counter_TACHO:CounterUDB:ctrl_cmod_2\));

\Counter_TACHO:CounterUDB:status_2\ <= ((not \Counter_TACHO:CounterUDB:overflow_reg_i\ and \Counter_TACHO:CounterUDB:per_equal\));

\Counter_TACHO:CounterUDB:cmp_out_i\ <= ((not \Counter_TACHO:CounterUDB:ctrl_cmod_2\ and not \Counter_TACHO:CounterUDB:ctrl_cmod_0\ and \Counter_TACHO:CounterUDB:cmp_equal\)
	OR (not \Counter_TACHO:CounterUDB:cmp_less\ and not \Counter_TACHO:CounterUDB:cmp_equal\ and \Counter_TACHO:CounterUDB:ctrl_cmod_1\ and \Counter_TACHO:CounterUDB:ctrl_cmod_0\)
	OR (not \Counter_TACHO:CounterUDB:ctrl_cmod_2\ and not \Counter_TACHO:CounterUDB:ctrl_cmod_1\ and \Counter_TACHO:CounterUDB:ctrl_cmod_0\ and \Counter_TACHO:CounterUDB:cmp_less\)
	OR (not \Counter_TACHO:CounterUDB:ctrl_cmod_2\ and not \Counter_TACHO:CounterUDB:ctrl_cmod_0\ and \Counter_TACHO:CounterUDB:ctrl_cmod_1\ and \Counter_TACHO:CounterUDB:cmp_less\)
	OR (not \Counter_TACHO:CounterUDB:cmp_less\ and \Counter_TACHO:CounterUDB:ctrl_cmod_2\));

\Counter_TACHO:CounterUDB:count_enable\ <= ((not \Counter_TACHO:CounterUDB:count_stored_i\ and Net_235 and \Counter_TACHO:CounterUDB:control_7\));

Net_266 <= (not \UART:BUART:txn\);

\UART:BUART:counter_load_not\ <= ((not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\)
	OR \UART:BUART:tx_state_0\
	OR \UART:BUART:tx_state_1\);

\UART:BUART:tx_status_0\ <= ((not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_status_2\ <= (not \UART:BUART:tx_fifo_notfull\);

Net_269D <= ((not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_1\));

\UART:BUART:tx_bitclk\\D\ <= ((not \UART:BUART:tx_state_2\ and \UART:BUART:tx_bitclk_enable_pre\)
	OR (\UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk_enable_pre\)
	OR (\UART:BUART:tx_state_1\ and \UART:BUART:tx_bitclk_enable_pre\));

\UART:BUART:tx_mark\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:tx_mark\));

\UART:BUART:tx_state_2\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_state_1\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_state_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_fifo_empty\ and not \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\));

\UART:BUART:txn\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_shift_out\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_shift_out\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:txn\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:txn\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_parity_bit\\D\ <= ((not \UART:BUART:tx_state_0\ and \UART:BUART:txn\ and \UART:BUART:tx_parity_bit\)
	OR (not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_parity_bit\)
	OR \UART:BUART:tx_parity_bit\);

\UART:BUART:rx_counter_load\ <= ((not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\));

\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

\UART:BUART:rx_state_stop1_reg\\D\ <= (not \UART:BUART:rx_state_2\
	OR not \UART:BUART:rx_state_3\
	OR \UART:BUART:rx_state_0\
	OR \UART:BUART:rx_state_1\);

\UART:BUART:pollcount_1\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_1\ and Net_262 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not Net_262 and \UART:BUART:pollcount_1\));

\UART:BUART:pollcount_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_0\ and Net_262)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not Net_262 and \UART:BUART:pollcount_0\));

\UART:BUART:rx_postpoll\ <= ((Net_262 and \UART:BUART:pollcount_0\)
	OR \UART:BUART:pollcount_1\);

\UART:BUART:rx_status_4\ <= ((\UART:BUART:rx_load_fifo\ and \UART:BUART:rx_fifofull\));

\UART:BUART:rx_status_5\ <= ((\UART:BUART:rx_fifonotempty\ and \UART:BUART:rx_state_stop1_reg\));

\UART:BUART:rx_stop_bit_error\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:pollcount_1\ and not Net_262 and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_load_fifo\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\));

\UART:BUART:rx_state_3\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_3\));

\UART:BUART:rx_state_2\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not Net_262 and \UART:BUART:rx_last\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_state_1\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\));

\UART:BUART:rx_state_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:pollcount_1\ and not Net_262 and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_count_5\ and \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_count_6\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_last\\D\ <= ((not \UART:BUART:reset_reg\ and Net_262));

\UART:BUART:rx_address_detected\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:rx_address_detected\));

\UART_TX:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"104166666666.667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_TX:Net_9\,
		dig_domain_out=>open);
\UART_TX:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_TX:Net_9\,
		enable=>one,
		clock_out=>\UART_TX:BUART:clock_op\);
\UART_TX:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_TX:BUART:reset_reg\,
		clk=>\UART_TX:BUART:clock_op\,
		cs_addr=>(\UART_TX:BUART:tx_state_1\, \UART_TX:BUART:tx_state_0\, \UART_TX:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_TX:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_TX:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_TX:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_TX:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_TX:BUART:reset_reg\,
		clk=>\UART_TX:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_TX:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_TX:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_TX:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_TX:BUART:sc_out_7\, \UART_TX:BUART:sc_out_6\, \UART_TX:BUART:sc_out_5\, \UART_TX:BUART:sc_out_4\,
			\UART_TX:BUART:sc_out_3\, \UART_TX:BUART:sc_out_2\, \UART_TX:BUART:sc_out_1\, \UART_TX:BUART:sc_out_0\));
\UART_TX:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_TX:BUART:reset_reg\,
		clock=>\UART_TX:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_TX:BUART:tx_fifo_notfull\,
			\UART_TX:BUART:tx_status_2\, \UART_TX:BUART:tx_fifo_empty\, \UART_TX:BUART:tx_status_0\),
		interrupt=>\UART_TX:BUART:tx_interrupt_out\);
\UART_TX:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_TX:BUART:reset_reg\,
		clk=>\UART_TX:BUART:clock_op\,
		cs_addr=>(\UART_TX:BUART:rx_state_1\, \UART_TX:BUART:rx_state_0\, \UART_TX:BUART:rx_bitclk_enable\),
		route_si=>\UART_TX:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_TX:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_TX:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_TX:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_TX:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_TX:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_TX:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_TX:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_TX:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_TX:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_TX:BUART:clock_op\,
		reset=>\UART_TX:BUART:reset_reg\,
		load=>\UART_TX:BUART:rx_counter_load\,
		enable=>one,
		count=>(MODIN4_6, MODIN4_5, MODIN4_4, MODIN4_3,
			\UART_TX:BUART:rx_count_2\, \UART_TX:BUART:rx_count_1\, \UART_TX:BUART:rx_count_0\),
		tc=>\UART_TX:BUART:rx_count7_tc\);
\UART_TX:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_TX:BUART:reset_reg\,
		clock=>\UART_TX:BUART:clock_op\,
		status=>(zero, \UART_TX:BUART:rx_status_5\, \UART_TX:BUART:rx_status_4\, \UART_TX:BUART:rx_status_3\,
			\UART_TX:BUART:rx_status_2\, zero, zero),
		interrupt=>\UART_TX:BUART:rx_interrupt_out\);
Rx_UART_TX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_5,
		analog=>(open),
		io=>(tmpIO_0__Rx_UART_TX_net_0),
		siovref=>(tmpSIOVREF__Rx_UART_TX_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_UART_TX_net_0);
TX_UART_TX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_41,
		fb=>(tmpFB_0__TX_UART_TX_net_0),
		analog=>(open),
		io=>(tmpIO_0__TX_UART_TX_net_0),
		siovref=>(tmpSIOVREF__TX_UART_TX_net_0),
		annotation=>Net_28,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__TX_UART_TX_net_0);
\UART_RX:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"ee2d64a7-643b-403e-81a4-ebad2f830a70/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"104166666666.667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_RX:Net_9\,
		dig_domain_out=>open);
\UART_RX:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_RX:Net_9\,
		enable=>one,
		clock_out=>\UART_RX:BUART:clock_op\);
\UART_RX:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_RX:BUART:reset_reg\,
		clk=>\UART_RX:BUART:clock_op\,
		cs_addr=>(\UART_RX:BUART:tx_state_1\, \UART_RX:BUART:tx_state_0\, \UART_RX:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_RX:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_RX:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_RX:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_RX:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_RX:BUART:reset_reg\,
		clk=>\UART_RX:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_RX:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_RX:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_RX:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_RX:BUART:sc_out_7\, \UART_RX:BUART:sc_out_6\, \UART_RX:BUART:sc_out_5\, \UART_RX:BUART:sc_out_4\,
			\UART_RX:BUART:sc_out_3\, \UART_RX:BUART:sc_out_2\, \UART_RX:BUART:sc_out_1\, \UART_RX:BUART:sc_out_0\));
\UART_RX:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_RX:BUART:reset_reg\,
		clock=>\UART_RX:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_RX:BUART:tx_fifo_notfull\,
			\UART_RX:BUART:tx_status_2\, \UART_RX:BUART:tx_fifo_empty\, \UART_RX:BUART:tx_status_0\),
		interrupt=>\UART_RX:BUART:tx_interrupt_out\);
\UART_RX:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_RX:BUART:reset_reg\,
		clk=>\UART_RX:BUART:clock_op\,
		cs_addr=>(\UART_RX:BUART:rx_state_1\, \UART_RX:BUART:rx_state_0\, \UART_RX:BUART:rx_bitclk_enable\),
		route_si=>\UART_RX:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_RX:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_RX:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_RX:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_RX:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_RX:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_RX:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_RX:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_RX:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_RX:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_RX:BUART:clock_op\,
		reset=>\UART_RX:BUART:reset_reg\,
		load=>\UART_RX:BUART:rx_counter_load\,
		enable=>one,
		count=>(MODIN8_6, MODIN8_5, MODIN8_4, MODIN8_3,
			\UART_RX:BUART:rx_count_2\, \UART_RX:BUART:rx_count_1\, \UART_RX:BUART:rx_count_0\),
		tc=>\UART_RX:BUART:rx_count7_tc\);
\UART_RX:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_RX:BUART:reset_reg\,
		clock=>\UART_RX:BUART:clock_op\,
		status=>(zero, \UART_RX:BUART:rx_status_5\, \UART_RX:BUART:rx_status_4\, \UART_RX:BUART:rx_status_3\,
			\UART_RX:BUART:rx_status_2\, zero, zero),
		interrupt=>\UART_RX:BUART:rx_interrupt_out\);
RX_UART_RX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7bac7549-92e2-4da0-a874-42e331cc93ce",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_18,
		analog=>(open),
		io=>(tmpIO_0__RX_UART_RX_net_0),
		siovref=>(tmpSIOVREF__RX_UART_RX_net_0),
		annotation=>Net_28,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RX_UART_RX_net_0);
TX_UART_RX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8776d41f-f8a4-4e91-882a-c049a99e5379",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_22,
		fb=>(tmpFB_0__TX_UART_RX_net_0),
		analog=>(open),
		io=>(tmpIO_0__TX_UART_RX_net_0),
		siovref=>(tmpSIOVREF__TX_UART_RX_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__TX_UART_RX_net_0);
\I2C_DISPLAY:I2C_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>\I2C_DISPLAY:Net_697\);
\I2C_DISPLAY:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"04959361-4df0-4261-a923-7f0383e1bbd5/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"156250000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\I2C_DISPLAY:Net_970\,
		dig_domain_out=>open);
\I2C_DISPLAY:bI2C_UDB:ClkSync0\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\I2C_DISPLAY:Net_970\,
		enable=>one,
		clock_out=>\I2C_DISPLAY:bI2C_UDB:op_clk\);
\I2C_DISPLAY:bI2C_UDB:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\I2C_DISPLAY:bI2C_UDB:op_clk\,
		control=>(\I2C_DISPLAY:bI2C_UDB:control_7\, \I2C_DISPLAY:bI2C_UDB:control_6\, \I2C_DISPLAY:bI2C_UDB:control_5\, \I2C_DISPLAY:bI2C_UDB:control_4\,
			\I2C_DISPLAY:bI2C_UDB:control_3\, \I2C_DISPLAY:bI2C_UDB:control_2\, \I2C_DISPLAY:bI2C_UDB:control_1\, \I2C_DISPLAY:bI2C_UDB:control_0\));
\I2C_DISPLAY:bI2C_UDB:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\I2C_DISPLAY:bI2C_UDB:op_clk\,
		status=>(zero, \I2C_DISPLAY:bI2C_UDB:status_5\, \I2C_DISPLAY:bI2C_UDB:status_4\, \I2C_DISPLAY:bI2C_UDB:status_3\,
			\I2C_DISPLAY:bI2C_UDB:status_2\, \I2C_DISPLAY:bI2C_UDB:status_1\, \I2C_DISPLAY:bI2C_UDB:status_0\),
		interrupt=>\I2C_DISPLAY:Net_697\);
\I2C_DISPLAY:bI2C_UDB:Shifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100",
		d0_init=>"00000100",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\I2C_DISPLAY:bI2C_UDB:op_clk\,
		cs_addr=>(zero, \I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_1\, \I2C_DISPLAY:bI2C_UDB:cs_addr_shifter_0\),
		route_si=>\I2C_DISPLAY:bI2C_UDB:sda_in_reg\,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\I2C_DISPLAY:bI2C_UDB:shift_data_out\,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>\I2C_DISPLAY:bI2C_UDB:tx_reg_empty\,
		ce0_reg=>\I2C_DISPLAY:bI2C_UDB:address_match\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\I2C_DISPLAY:bI2C_UDB:Master:ClkGen:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000",
		d0_init=>"00001111",
		d1_init=>"00001000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\I2C_DISPLAY:bI2C_UDB:op_clk\,
		cs_addr=>(zero, \I2C_DISPLAY:bI2C_UDB:cs_addr_clkgen_1\, \I2C_DISPLAY:bI2C_UDB:cs_addr_clkgen_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\I2C_DISPLAY:bI2C_UDB:clkgen_tc\,
		ff0=>open,
		ce1=>\I2C_DISPLAY:bI2C_UDB:clkgen_ce1\,
		cl1=>\I2C_DISPLAY:bI2C_UDB:clkgen_cl1\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\I2C_DISPLAY:Bufoe_scl\:cy_bufoe
	PORT MAP(x=>\I2C_DISPLAY:Net_643_3\,
		oe=>one,
		y=>Net_54,
		yfb=>\I2C_DISPLAY:Net_1109_0\);
\I2C_DISPLAY:Bufoe_sda\:cy_bufoe
	PORT MAP(x=>\I2C_DISPLAY:sda_x_wire\,
		oe=>one,
		y=>Net_53,
		yfb=>\I2C_DISPLAY:Net_1109_1\);
SCL_DISPLAY:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2daf26ed-17c1-4bee-86a7-f9e1146e43ae",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__SCL_DISPLAY_net_0),
		analog=>(open),
		io=>Net_54,
		siovref=>(tmpSIOVREF__SCL_DISPLAY_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCL_DISPLAY_net_0);
SDA_DISPLAY:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"264be2d3-9481-494b-8d9c-c1905a45e9cc",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__SDA_DISPLAY_net_0),
		analog=>(open),
		io=>Net_53,
		siovref=>(tmpSIOVREF__SDA_DISPLAY_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SDA_DISPLAY_net_0);
\PWM_MOTOR_SPEED:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_112,
		enable=>one,
		clock_out=>\PWM_MOTOR_SPEED:PWMUDB:ClockOutFromEnBlock\);
\PWM_MOTOR_SPEED:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_MOTOR_SPEED:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_MOTOR_SPEED:PWMUDB:control_7\, \PWM_MOTOR_SPEED:PWMUDB:control_6\, \PWM_MOTOR_SPEED:PWMUDB:control_5\, \PWM_MOTOR_SPEED:PWMUDB:control_4\,
			\PWM_MOTOR_SPEED:PWMUDB:control_3\, \PWM_MOTOR_SPEED:PWMUDB:control_2\, \PWM_MOTOR_SPEED:PWMUDB:control_1\, \PWM_MOTOR_SPEED:PWMUDB:control_0\));
\PWM_MOTOR_SPEED:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_MOTOR_SPEED:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_MOTOR_SPEED:PWMUDB:status_5\, zero, \PWM_MOTOR_SPEED:PWMUDB:status_3\,
			\PWM_MOTOR_SPEED:PWMUDB:status_2\, \PWM_MOTOR_SPEED:PWMUDB:status_1\, \PWM_MOTOR_SPEED:PWMUDB:status_0\),
		interrupt=>\PWM_MOTOR_SPEED:Net_55\);
\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_MOTOR_SPEED:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_MOTOR_SPEED:PWMUDB:tc_i\, \PWM_MOTOR_SPEED:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_MOTOR_SPEED:PWMUDB:nc2\,
		cl0=>\PWM_MOTOR_SPEED:PWMUDB:nc3\,
		z0=>\PWM_MOTOR_SPEED:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_MOTOR_SPEED:PWMUDB:nc4\,
		cl1=>\PWM_MOTOR_SPEED:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_MOTOR_SPEED:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_MOTOR_SPEED:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cap_1\, \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_MOTOR_SPEED:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_MOTOR_SPEED:PWMUDB:tc_i\, \PWM_MOTOR_SPEED:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_MOTOR_SPEED:PWMUDB:cmp1_eq\,
		cl0=>\PWM_MOTOR_SPEED:PWMUDB:cmp1_less\,
		z0=>\PWM_MOTOR_SPEED:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_MOTOR_SPEED:PWMUDB:cmp2_eq\,
		cl1=>\PWM_MOTOR_SPEED:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_MOTOR_SPEED:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_MOTOR_SPEED:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cap_1\, \PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_MOTOR_SPEED:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_MOTOR_SPEED:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_8\);
CLK:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"0f41defd-acdd-4104-892b-226b3d9d199d",
		source_clock_id=>"",
		divisor=>0,
		period=>"41666666666.6667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_112,
		dig_domain_out=>open);
SPEED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_145,
		fb=>(tmpFB_0__SPEED_net_0),
		analog=>(open),
		io=>(tmpIO_0__SPEED_net_0),
		siovref=>(tmpSIOVREF__SPEED_net_0),
		annotation=>Net_154,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SPEED_net_0);
DIRECTION:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77715107-f8d5-47e5-a629-0fb83101ac6b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__DIRECTION_net_0),
		analog=>(open),
		io=>(tmpIO_0__DIRECTION_net_0),
		siovref=>(tmpSIOVREF__DIRECTION_net_0),
		annotation=>Net_152,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DIRECTION_net_0);
\BUZZER:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_170,
		enable=>one,
		clock_out=>\BUZZER:PWMUDB:ClockOutFromEnBlock\);
\BUZZER:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\BUZZER:PWMUDB:ClockOutFromEnBlock\,
		control=>(\BUZZER:PWMUDB:control_7\, \BUZZER:PWMUDB:control_6\, \BUZZER:PWMUDB:control_5\, \BUZZER:PWMUDB:control_4\,
			\BUZZER:PWMUDB:control_3\, \BUZZER:PWMUDB:control_2\, \BUZZER:PWMUDB:control_1\, \BUZZER:PWMUDB:control_0\));
\BUZZER:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\BUZZER:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \BUZZER:PWMUDB:status_5\, zero, \BUZZER:PWMUDB:status_3\,
			\BUZZER:PWMUDB:status_2\, \BUZZER:PWMUDB:status_1\, \BUZZER:PWMUDB:status_0\),
		interrupt=>\BUZZER:Net_55\);
\BUZZER:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\BUZZER:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\BUZZER:PWMUDB:tc_i\, \BUZZER:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\BUZZER:PWMUDB:nc2\,
		cl0=>\BUZZER:PWMUDB:nc3\,
		z0=>\BUZZER:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\BUZZER:PWMUDB:nc4\,
		cl1=>\BUZZER:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\BUZZER:PWMUDB:nc6\,
		f1_blk_stat=>\BUZZER:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\BUZZER:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\BUZZER:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\BUZZER:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\BUZZER:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\BUZZER:PWMUDB:sP16:pwmdp:cmp_eq_1\, \BUZZER:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\BUZZER:PWMUDB:sP16:pwmdp:cmp_lt_1\, \BUZZER:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\BUZZER:PWMUDB:sP16:pwmdp:cmp_zero_1\, \BUZZER:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\BUZZER:PWMUDB:sP16:pwmdp:cmp_ff_1\, \BUZZER:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\BUZZER:PWMUDB:sP16:pwmdp:cap_1\, \BUZZER:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\BUZZER:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\BUZZER:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\BUZZER:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\BUZZER:PWMUDB:tc_i\, \BUZZER:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\BUZZER:PWMUDB:cmp1_eq\,
		cl0=>\BUZZER:PWMUDB:cmp1_less\,
		z0=>\BUZZER:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\BUZZER:PWMUDB:cmp2_eq\,
		cl1=>\BUZZER:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\BUZZER:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\BUZZER:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\BUZZER:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\BUZZER:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\BUZZER:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\BUZZER:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\BUZZER:PWMUDB:sP16:pwmdp:cmp_eq_1\, \BUZZER:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\BUZZER:PWMUDB:sP16:pwmdp:cmp_lt_1\, \BUZZER:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\BUZZER:PWMUDB:sP16:pwmdp:cmp_zero_1\, \BUZZER:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\BUZZER:PWMUDB:sP16:pwmdp:cmp_ff_1\, \BUZZER:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\BUZZER:PWMUDB:sP16:pwmdp:cap_1\, \BUZZER:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\BUZZER:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_24\);
\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_16\);
\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BUZZER:PWMUDB:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"88ff2607-8e53-4857-970f-97eec27a142c",
		source_clock_id=>"",
		divisor=>0,
		period=>"100000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_170,
		dig_domain_out=>open);
\PWM_TACHO:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_215,
		enable=>one,
		clock_out=>\PWM_TACHO:PWMUDB:ClockOutFromEnBlock\);
\PWM_TACHO:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_TACHO:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_TACHO:PWMUDB:control_7\, \PWM_TACHO:PWMUDB:control_6\, \PWM_TACHO:PWMUDB:control_5\, \PWM_TACHO:PWMUDB:control_4\,
			\PWM_TACHO:PWMUDB:control_3\, \PWM_TACHO:PWMUDB:control_2\, \PWM_TACHO:PWMUDB:control_1\, \PWM_TACHO:PWMUDB:control_0\));
\PWM_TACHO:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_TACHO:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_TACHO:PWMUDB:status_5\, zero, \PWM_TACHO:PWMUDB:status_3\,
			\PWM_TACHO:PWMUDB:status_2\, \PWM_TACHO:PWMUDB:status_1\, \PWM_TACHO:PWMUDB:status_0\),
		interrupt=>Net_234);
\PWM_TACHO:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_TACHO:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_TACHO:PWMUDB:tc_i\, \PWM_TACHO:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_TACHO:PWMUDB:nc2\,
		cl0=>\PWM_TACHO:PWMUDB:nc3\,
		z0=>\PWM_TACHO:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_TACHO:PWMUDB:nc4\,
		cl1=>\PWM_TACHO:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_TACHO:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_TACHO:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_TACHO:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_TACHO:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_TACHO:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_TACHO:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_TACHO:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_TACHO:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_TACHO:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_TACHO:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_TACHO:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_TACHO:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_TACHO:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_TACHO:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_TACHO:PWMUDB:sP16:pwmdp:cap_1\, \PWM_TACHO:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_TACHO:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_TACHO:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_TACHO:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_TACHO:PWMUDB:tc_i\, \PWM_TACHO:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_TACHO:PWMUDB:cmp1_eq\,
		cl0=>\PWM_TACHO:PWMUDB:cmp1_less\,
		z0=>\PWM_TACHO:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_TACHO:PWMUDB:cmp2_eq\,
		cl1=>\PWM_TACHO:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_TACHO:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_TACHO:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_TACHO:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_TACHO:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_TACHO:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_TACHO:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_TACHO:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_TACHO:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_TACHO:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_TACHO:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_TACHO:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_TACHO:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_TACHO:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_TACHO:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_TACHO:PWMUDB:sP16:pwmdp:cap_1\, \PWM_TACHO:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_TACHO:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_TACHO:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_8\);
CLK_PWM:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d4da0b7e-00a5-4db9-9c3a-c599a70213bf",
		source_clock_id=>"",
		divisor=>0,
		period=>"10000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_215,
		dig_domain_out=>open);
IRQ_TACHO:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_234);
TACHO_SENSOR:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_235,
		analog=>(open),
		io=>(tmpIO_0__TACHO_SENSOR_net_0),
		siovref=>(tmpSIOVREF__TACHO_SENSOR_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__TACHO_SENSOR_net_0);
LED_TACHO:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e95c95e4-90f3-4da4-a035-a60c65b4e52b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_235,
		fb=>(tmpFB_0__LED_TACHO_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_TACHO_net_0),
		siovref=>(tmpSIOVREF__LED_TACHO_net_0),
		annotation=>Net_237,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_TACHO_net_0);
\Counter_TACHO:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_241,
		enable=>one,
		clock_out=>\Counter_TACHO:CounterUDB:ClockOutFromEnBlock\);
\Counter_TACHO:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_241,
		enable=>one,
		clock_out=>\Counter_TACHO:CounterUDB:Clk_Ctl_i\);
\Counter_TACHO:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Counter_TACHO:CounterUDB:Clk_Ctl_i\,
		control=>(\Counter_TACHO:CounterUDB:control_7\, \Counter_TACHO:CounterUDB:control_6\, \Counter_TACHO:CounterUDB:control_5\, \Counter_TACHO:CounterUDB:control_4\,
			\Counter_TACHO:CounterUDB:control_3\, \Counter_TACHO:CounterUDB:ctrl_cmod_2\, \Counter_TACHO:CounterUDB:ctrl_cmod_1\, \Counter_TACHO:CounterUDB:ctrl_cmod_0\));
\Counter_TACHO:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Counter_TACHO:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Counter_TACHO:CounterUDB:status_6\, \Counter_TACHO:CounterUDB:status_5\, \Counter_TACHO:CounterUDB:hwCapture\, zero,
			\Counter_TACHO:CounterUDB:status_2\, \Counter_TACHO:CounterUDB:status_1\, \Counter_TACHO:CounterUDB:status_0\),
		interrupt=>\Counter_TACHO:Net_43\);
\Counter_TACHO:CounterUDB:sC32:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter_TACHO:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \Counter_TACHO:CounterUDB:count_enable\, \Counter_TACHO:CounterUDB:hwCapture\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Counter_TACHO:CounterUDB:hwCapture\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter_TACHO:CounterUDB:nc26\,
		cl0=>\Counter_TACHO:CounterUDB:nc29\,
		z0=>\Counter_TACHO:CounterUDB:nc7\,
		ff0=>\Counter_TACHO:CounterUDB:nc15\,
		ce1=>\Counter_TACHO:CounterUDB:nc8\,
		cl1=>\Counter_TACHO:CounterUDB:nc9\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter_TACHO:CounterUDB:nc38\,
		f0_blk_stat=>\Counter_TACHO:CounterUDB:nc41\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Counter_TACHO:CounterUDB:sC32:counterdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\Counter_TACHO:CounterUDB:sC32:counterdp:sh_right0\,
		sol=>\Counter_TACHO:CounterUDB:sC32:counterdp:sh_left0\,
		msbi=>\Counter_TACHO:CounterUDB:sC32:counterdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Counter_TACHO:CounterUDB:sC32:counterdp:cmp_eq0_1\, \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\Counter_TACHO:CounterUDB:sC32:counterdp:cmp_lt0_1\, \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\Counter_TACHO:CounterUDB:sC32:counterdp:cmp_zero0_1\, \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\Counter_TACHO:CounterUDB:sC32:counterdp:cmp_ff0_1\, \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\Counter_TACHO:CounterUDB:sC32:counterdp:cap0_1\, \Counter_TACHO:CounterUDB:sC32:counterdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\Counter_TACHO:CounterUDB:sC32:counterdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Counter_TACHO:CounterUDB:sC32:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter_TACHO:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \Counter_TACHO:CounterUDB:count_enable\, \Counter_TACHO:CounterUDB:hwCapture\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Counter_TACHO:CounterUDB:hwCapture\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter_TACHO:CounterUDB:nc25\,
		cl0=>\Counter_TACHO:CounterUDB:nc28\,
		z0=>\Counter_TACHO:CounterUDB:nc2\,
		ff0=>\Counter_TACHO:CounterUDB:nc14\,
		ce1=>\Counter_TACHO:CounterUDB:nc4\,
		cl1=>\Counter_TACHO:CounterUDB:nc6\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter_TACHO:CounterUDB:nc37\,
		f0_blk_stat=>\Counter_TACHO:CounterUDB:nc40\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Counter_TACHO:CounterUDB:sC32:counterdp:carry0\,
		co=>\Counter_TACHO:CounterUDB:sC32:counterdp:carry1\,
		sir=>\Counter_TACHO:CounterUDB:sC32:counterdp:sh_left0\,
		sor=>\Counter_TACHO:CounterUDB:sC32:counterdp:sh_right0\,
		sil=>\Counter_TACHO:CounterUDB:sC32:counterdp:sh_right1\,
		sol=>\Counter_TACHO:CounterUDB:sC32:counterdp:sh_left1\,
		msbi=>\Counter_TACHO:CounterUDB:sC32:counterdp:msb1\,
		msbo=>\Counter_TACHO:CounterUDB:sC32:counterdp:msb0\,
		cei=>(\Counter_TACHO:CounterUDB:sC32:counterdp:cmp_eq0_1\, \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_eq0_0\),
		ceo=>(\Counter_TACHO:CounterUDB:sC32:counterdp:cmp_eq1_1\, \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_eq1_0\),
		cli=>(\Counter_TACHO:CounterUDB:sC32:counterdp:cmp_lt0_1\, \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_lt0_0\),
		clo=>(\Counter_TACHO:CounterUDB:sC32:counterdp:cmp_lt1_1\, \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_lt1_0\),
		zi=>(\Counter_TACHO:CounterUDB:sC32:counterdp:cmp_zero0_1\, \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_zero0_0\),
		zo=>(\Counter_TACHO:CounterUDB:sC32:counterdp:cmp_zero1_1\, \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_zero1_0\),
		fi=>(\Counter_TACHO:CounterUDB:sC32:counterdp:cmp_ff0_1\, \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_ff0_0\),
		fo=>(\Counter_TACHO:CounterUDB:sC32:counterdp:cmp_ff1_1\, \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_ff1_0\),
		capi=>(\Counter_TACHO:CounterUDB:sC32:counterdp:cap0_1\, \Counter_TACHO:CounterUDB:sC32:counterdp:cap0_0\),
		capo=>(\Counter_TACHO:CounterUDB:sC32:counterdp:cap1_1\, \Counter_TACHO:CounterUDB:sC32:counterdp:cap1_0\),
		cfbi=>\Counter_TACHO:CounterUDB:sC32:counterdp:cfb0\,
		cfbo=>\Counter_TACHO:CounterUDB:sC32:counterdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Counter_TACHO:CounterUDB:sC32:counterdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter_TACHO:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \Counter_TACHO:CounterUDB:count_enable\, \Counter_TACHO:CounterUDB:hwCapture\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Counter_TACHO:CounterUDB:hwCapture\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter_TACHO:CounterUDB:nc24\,
		cl0=>\Counter_TACHO:CounterUDB:nc27\,
		z0=>\Counter_TACHO:CounterUDB:nc1\,
		ff0=>\Counter_TACHO:CounterUDB:nc13\,
		ce1=>\Counter_TACHO:CounterUDB:nc3\,
		cl1=>\Counter_TACHO:CounterUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter_TACHO:CounterUDB:nc36\,
		f0_blk_stat=>\Counter_TACHO:CounterUDB:nc39\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Counter_TACHO:CounterUDB:sC32:counterdp:carry1\,
		co=>\Counter_TACHO:CounterUDB:sC32:counterdp:carry2\,
		sir=>\Counter_TACHO:CounterUDB:sC32:counterdp:sh_left1\,
		sor=>\Counter_TACHO:CounterUDB:sC32:counterdp:sh_right1\,
		sil=>\Counter_TACHO:CounterUDB:sC32:counterdp:sh_right2\,
		sol=>\Counter_TACHO:CounterUDB:sC32:counterdp:sh_left2\,
		msbi=>\Counter_TACHO:CounterUDB:sC32:counterdp:msb2\,
		msbo=>\Counter_TACHO:CounterUDB:sC32:counterdp:msb1\,
		cei=>(\Counter_TACHO:CounterUDB:sC32:counterdp:cmp_eq1_1\, \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_eq1_0\),
		ceo=>(\Counter_TACHO:CounterUDB:sC32:counterdp:cmp_eq2_1\, \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_eq2_0\),
		cli=>(\Counter_TACHO:CounterUDB:sC32:counterdp:cmp_lt1_1\, \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_lt1_0\),
		clo=>(\Counter_TACHO:CounterUDB:sC32:counterdp:cmp_lt2_1\, \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_lt2_0\),
		zi=>(\Counter_TACHO:CounterUDB:sC32:counterdp:cmp_zero1_1\, \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_zero1_0\),
		zo=>(\Counter_TACHO:CounterUDB:sC32:counterdp:cmp_zero2_1\, \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_zero2_0\),
		fi=>(\Counter_TACHO:CounterUDB:sC32:counterdp:cmp_ff1_1\, \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_ff1_0\),
		fo=>(\Counter_TACHO:CounterUDB:sC32:counterdp:cmp_ff2_1\, \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_ff2_0\),
		capi=>(\Counter_TACHO:CounterUDB:sC32:counterdp:cap1_1\, \Counter_TACHO:CounterUDB:sC32:counterdp:cap1_0\),
		capo=>(\Counter_TACHO:CounterUDB:sC32:counterdp:cap2_1\, \Counter_TACHO:CounterUDB:sC32:counterdp:cap2_0\),
		cfbi=>\Counter_TACHO:CounterUDB:sC32:counterdp:cfb1\,
		cfbo=>\Counter_TACHO:CounterUDB:sC32:counterdp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Counter_TACHO:CounterUDB:sC32:counterdp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter_TACHO:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \Counter_TACHO:CounterUDB:count_enable\, \Counter_TACHO:CounterUDB:hwCapture\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Counter_TACHO:CounterUDB:hwCapture\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter_TACHO:CounterUDB:per_equal\,
		cl0=>\Counter_TACHO:CounterUDB:nc45\,
		z0=>\Counter_TACHO:CounterUDB:status_1\,
		ff0=>\Counter_TACHO:CounterUDB:per_FF\,
		ce1=>\Counter_TACHO:CounterUDB:cmp_equal\,
		cl1=>\Counter_TACHO:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter_TACHO:CounterUDB:status_6\,
		f0_blk_stat=>\Counter_TACHO:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Counter_TACHO:CounterUDB:sC32:counterdp:carry2\,
		co=>open,
		sir=>\Counter_TACHO:CounterUDB:sC32:counterdp:sh_left2\,
		sor=>\Counter_TACHO:CounterUDB:sC32:counterdp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Counter_TACHO:CounterUDB:sC32:counterdp:msb2\,
		cei=>(\Counter_TACHO:CounterUDB:sC32:counterdp:cmp_eq2_1\, \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\Counter_TACHO:CounterUDB:sC32:counterdp:cmp_lt2_1\, \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_lt2_0\),
		clo=>open,
		zi=>(\Counter_TACHO:CounterUDB:sC32:counterdp:cmp_zero2_1\, \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_zero2_0\),
		zo=>open,
		fi=>(\Counter_TACHO:CounterUDB:sC32:counterdp:cmp_ff2_1\, \Counter_TACHO:CounterUDB:sC32:counterdp:cmp_ff2_0\),
		fo=>open,
		capi=>(\Counter_TACHO:CounterUDB:sC32:counterdp:cap2_1\, \Counter_TACHO:CounterUDB:sC32:counterdp:cap2_0\),
		capo=>open,
		cfbi=>\Counter_TACHO:CounterUDB:sC32:counterdp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
CLK_CNT:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"678bd040-bfd6-42ff-ac81-5779ac6413d0",
		source_clock_id=>"",
		divisor=>0,
		period=>"41666666.6666667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_241,
		dig_domain_out=>open);
\UART:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"98be4468-b975-4cb1-9878-48d9bec4bcc0/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"2170138888.88889",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART:Net_9\,
		dig_domain_out=>open);
\UART:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART:Net_9\,
		enable=>one,
		clock_out=>\UART:BUART:clock_op\);
\UART:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(\UART:BUART:tx_state_1\, \UART:BUART:tx_state_0\, \UART:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART:BUART:tx_shift_out\,
		f0_bus_stat=>\UART:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART:BUART:sc_out_7\, \UART:BUART:sc_out_6\, \UART:BUART:sc_out_5\, \UART:BUART:sc_out_4\,
			\UART:BUART:sc_out_3\, \UART:BUART:sc_out_2\, \UART:BUART:sc_out_1\, \UART:BUART:sc_out_0\));
\UART:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clock=>\UART:BUART:clock_op\,
		status=>(zero, zero, zero, \UART:BUART:tx_fifo_notfull\,
			\UART:BUART:tx_status_2\, \UART:BUART:tx_fifo_empty\, \UART:BUART:tx_status_0\),
		interrupt=>\UART:BUART:tx_interrupt_out\);
\UART:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(\UART:BUART:rx_state_1\, \UART:BUART:rx_state_0\, \UART:BUART:rx_bitclk_enable\),
		route_si=>\UART:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART:BUART:hd_shift_out\,
		f0_bus_stat=>\UART:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART:BUART:rx_fifofull\,
		f1_bus_stat=>\UART:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART:BUART:clock_op\,
		reset=>\UART:BUART:reset_reg\,
		load=>\UART:BUART:rx_counter_load\,
		enable=>one,
		count=>(\UART:BUART:rx_count_6\, \UART:BUART:rx_count_5\, \UART:BUART:rx_count_4\, \UART:BUART:rx_count_3\,
			\UART:BUART:rx_count_2\, \UART:BUART:rx_count_1\, \UART:BUART:rx_count_0\),
		tc=>\UART:BUART:rx_count7_tc\);
\UART:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clock=>\UART:BUART:clock_op\,
		status=>(zero, \UART:BUART:rx_status_5\, \UART:BUART:rx_status_4\, \UART:BUART:rx_status_3\,
			\UART:BUART:rx_status_2\, zero, zero),
		interrupt=>\UART:BUART:rx_interrupt_out\);
Rx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b6b3844f-2559-4866-a7ab-7def0f64faf5",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_262,
		analog=>(open),
		io=>(tmpIO_0__Rx_1_net_0),
		siovref=>(tmpSIOVREF__Rx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_1_net_0);
Tx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"295df05b-3c67-4079-a8b5-7b5d02cf37c5",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_266,
		fb=>(tmpFB_0__Tx_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_1_net_0),
		siovref=>(tmpSIOVREF__Tx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_1_net_0);
\UART_TX:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_TX:BUART:clock_op\,
		q=>\UART_TX:BUART:reset_reg\);
\UART_TX:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_TX:BUART:txn\\D\,
		clk=>\UART_TX:BUART:clock_op\,
		q=>\UART_TX:BUART:txn\);
\UART_TX:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_TX:BUART:tx_state_1\\D\,
		clk=>\UART_TX:BUART:clock_op\,
		q=>\UART_TX:BUART:tx_state_1\);
\UART_TX:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_TX:BUART:tx_state_0\\D\,
		clk=>\UART_TX:BUART:clock_op\,
		q=>\UART_TX:BUART:tx_state_0\);
\UART_TX:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_TX:BUART:tx_state_2\\D\,
		clk=>\UART_TX:BUART:clock_op\,
		q=>\UART_TX:BUART:tx_state_2\);
Net_51:cy_dff
	PORT MAP(d=>Net_51D,
		clk=>\UART_TX:BUART:clock_op\,
		q=>Net_51);
\UART_TX:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_TX:BUART:tx_bitclk\\D\,
		clk=>\UART_TX:BUART:clock_op\,
		q=>\UART_TX:BUART:tx_bitclk\);
\UART_TX:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_TX:BUART:tx_ctrl_mark_last\,
		clk=>\UART_TX:BUART:clock_op\,
		q=>\UART_TX:BUART:tx_ctrl_mark_last\);
\UART_TX:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_TX:BUART:tx_mark\\D\,
		clk=>\UART_TX:BUART:clock_op\,
		q=>\UART_TX:BUART:tx_mark\);
\UART_TX:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_TX:BUART:tx_parity_bit\\D\,
		clk=>\UART_TX:BUART:clock_op\,
		q=>\UART_TX:BUART:tx_parity_bit\);
\UART_TX:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_TX:BUART:rx_state_1\\D\,
		clk=>\UART_TX:BUART:clock_op\,
		q=>\UART_TX:BUART:rx_state_1\);
\UART_TX:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_TX:BUART:rx_state_0\\D\,
		clk=>\UART_TX:BUART:clock_op\,
		q=>\UART_TX:BUART:rx_state_0\);
\UART_TX:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_TX:BUART:rx_load_fifo\\D\,
		clk=>\UART_TX:BUART:clock_op\,
		q=>\UART_TX:BUART:rx_load_fifo\);
\UART_TX:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_TX:BUART:rx_state_3\\D\,
		clk=>\UART_TX:BUART:clock_op\,
		q=>\UART_TX:BUART:rx_state_3\);
\UART_TX:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_TX:BUART:rx_state_2\\D\,
		clk=>\UART_TX:BUART:clock_op\,
		q=>\UART_TX:BUART:rx_state_2\);
\UART_TX:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_TX:BUART:rx_bitclk_pre\,
		clk=>\UART_TX:BUART:clock_op\,
		q=>\UART_TX:BUART:rx_bitclk_enable\);
\UART_TX:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_TX:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_TX:BUART:clock_op\,
		q=>\UART_TX:BUART:rx_state_stop1_reg\);
\UART_TX:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_TX:BUART:pollcount_1\\D\,
		clk=>\UART_TX:BUART:clock_op\,
		q=>MODIN1_1);
\UART_TX:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_TX:BUART:pollcount_0\\D\,
		clk=>\UART_TX:BUART:clock_op\,
		q=>MODIN1_0);
\UART_TX:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_TX:BUART:clock_op\,
		q=>\UART_TX:BUART:rx_markspace_status\);
\UART_TX:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_TX:BUART:clock_op\,
		q=>\UART_TX:BUART:rx_status_2\);
\UART_TX:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_TX:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_TX:BUART:clock_op\,
		q=>\UART_TX:BUART:rx_status_3\);
\UART_TX:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_TX:BUART:clock_op\,
		q=>\UART_TX:BUART:rx_addr_match_status\);
\UART_TX:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_TX:BUART:rx_markspace_pre\,
		clk=>\UART_TX:BUART:clock_op\,
		q=>\UART_TX:BUART:rx_markspace_pre\);
\UART_TX:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_TX:BUART:rx_parity_error_pre\,
		clk=>\UART_TX:BUART:clock_op\,
		q=>\UART_TX:BUART:rx_parity_error_pre\);
\UART_TX:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_TX:BUART:clock_op\,
		q=>\UART_TX:BUART:rx_break_status\);
\UART_TX:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_TX:BUART:rx_address_detected\\D\,
		clk=>\UART_TX:BUART:clock_op\,
		q=>\UART_TX:BUART:rx_address_detected\);
\UART_TX:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_TX:BUART:rx_last\\D\,
		clk=>\UART_TX:BUART:clock_op\,
		q=>\UART_TX:BUART:rx_last\);
\UART_TX:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_TX:BUART:rx_parity_bit\,
		clk=>\UART_TX:BUART:clock_op\,
		q=>\UART_TX:BUART:rx_parity_bit\);
\UART_RX:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_RX:BUART:clock_op\,
		q=>\UART_RX:BUART:reset_reg\);
\UART_RX:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_RX:BUART:txn\\D\,
		clk=>\UART_RX:BUART:clock_op\,
		q=>\UART_RX:BUART:txn\);
\UART_RX:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_RX:BUART:tx_state_1\\D\,
		clk=>\UART_RX:BUART:clock_op\,
		q=>\UART_RX:BUART:tx_state_1\);
\UART_RX:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_RX:BUART:tx_state_0\\D\,
		clk=>\UART_RX:BUART:clock_op\,
		q=>\UART_RX:BUART:tx_state_0\);
\UART_RX:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_RX:BUART:tx_state_2\\D\,
		clk=>\UART_RX:BUART:clock_op\,
		q=>\UART_RX:BUART:tx_state_2\);
Net_25:cy_dff
	PORT MAP(d=>Net_25D,
		clk=>\UART_RX:BUART:clock_op\,
		q=>Net_25);
\UART_RX:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_RX:BUART:tx_bitclk\\D\,
		clk=>\UART_RX:BUART:clock_op\,
		q=>\UART_RX:BUART:tx_bitclk\);
\UART_RX:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_RX:BUART:tx_ctrl_mark_last\,
		clk=>\UART_RX:BUART:clock_op\,
		q=>\UART_RX:BUART:tx_ctrl_mark_last\);
\UART_RX:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_RX:BUART:tx_mark\\D\,
		clk=>\UART_RX:BUART:clock_op\,
		q=>\UART_RX:BUART:tx_mark\);
\UART_RX:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_RX:BUART:tx_parity_bit\\D\,
		clk=>\UART_RX:BUART:clock_op\,
		q=>\UART_RX:BUART:tx_parity_bit\);
\UART_RX:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_RX:BUART:rx_state_1\\D\,
		clk=>\UART_RX:BUART:clock_op\,
		q=>\UART_RX:BUART:rx_state_1\);
\UART_RX:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_RX:BUART:rx_state_0\\D\,
		clk=>\UART_RX:BUART:clock_op\,
		q=>\UART_RX:BUART:rx_state_0\);
\UART_RX:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_RX:BUART:rx_load_fifo\\D\,
		clk=>\UART_RX:BUART:clock_op\,
		q=>\UART_RX:BUART:rx_load_fifo\);
\UART_RX:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_RX:BUART:rx_state_3\\D\,
		clk=>\UART_RX:BUART:clock_op\,
		q=>\UART_RX:BUART:rx_state_3\);
\UART_RX:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_RX:BUART:rx_state_2\\D\,
		clk=>\UART_RX:BUART:clock_op\,
		q=>\UART_RX:BUART:rx_state_2\);
\UART_RX:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_RX:BUART:rx_bitclk_pre\,
		clk=>\UART_RX:BUART:clock_op\,
		q=>\UART_RX:BUART:rx_bitclk_enable\);
\UART_RX:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_RX:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_RX:BUART:clock_op\,
		q=>\UART_RX:BUART:rx_state_stop1_reg\);
\UART_RX:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_RX:BUART:pollcount_1\\D\,
		clk=>\UART_RX:BUART:clock_op\,
		q=>MODIN5_1);
\UART_RX:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_RX:BUART:pollcount_0\\D\,
		clk=>\UART_RX:BUART:clock_op\,
		q=>MODIN5_0);
\UART_RX:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_RX:BUART:clock_op\,
		q=>\UART_RX:BUART:rx_markspace_status\);
\UART_RX:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_RX:BUART:clock_op\,
		q=>\UART_RX:BUART:rx_status_2\);
\UART_RX:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_RX:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_RX:BUART:clock_op\,
		q=>\UART_RX:BUART:rx_status_3\);
\UART_RX:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_RX:BUART:clock_op\,
		q=>\UART_RX:BUART:rx_addr_match_status\);
\UART_RX:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_RX:BUART:rx_markspace_pre\,
		clk=>\UART_RX:BUART:clock_op\,
		q=>\UART_RX:BUART:rx_markspace_pre\);
\UART_RX:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_RX:BUART:rx_parity_error_pre\,
		clk=>\UART_RX:BUART:clock_op\,
		q=>\UART_RX:BUART:rx_parity_error_pre\);
\UART_RX:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_RX:BUART:clock_op\,
		q=>\UART_RX:BUART:rx_break_status\);
\UART_RX:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_RX:BUART:rx_address_detected\\D\,
		clk=>\UART_RX:BUART:clock_op\,
		q=>\UART_RX:BUART:rx_address_detected\);
\UART_RX:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_RX:BUART:rx_last\\D\,
		clk=>\UART_RX:BUART:clock_op\,
		q=>\UART_RX:BUART:rx_last\);
\UART_RX:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_RX:BUART:rx_parity_bit\,
		clk=>\UART_RX:BUART:clock_op\,
		q=>\UART_RX:BUART:rx_parity_bit\);
\I2C_DISPLAY:bI2C_UDB:sda_in_reg\:cy_dff
	PORT MAP(d=>\I2C_DISPLAY:Net_1109_1\,
		clk=>\I2C_DISPLAY:bI2C_UDB:op_clk\,
		q=>\I2C_DISPLAY:bI2C_UDB:sda_in_reg\);
\I2C_DISPLAY:bI2C_UDB:m_state_4\:cy_dff
	PORT MAP(d=>\I2C_DISPLAY:bI2C_UDB:m_state_4\\D\,
		clk=>\I2C_DISPLAY:bI2C_UDB:op_clk\,
		q=>\I2C_DISPLAY:bI2C_UDB:m_state_4\);
\I2C_DISPLAY:bI2C_UDB:m_state_3\:cy_dff
	PORT MAP(d=>\I2C_DISPLAY:bI2C_UDB:m_state_3\\D\,
		clk=>\I2C_DISPLAY:bI2C_UDB:op_clk\,
		q=>\I2C_DISPLAY:bI2C_UDB:m_state_3\);
\I2C_DISPLAY:bI2C_UDB:m_state_2\:cy_dff
	PORT MAP(d=>\I2C_DISPLAY:bI2C_UDB:m_state_2\\D\,
		clk=>\I2C_DISPLAY:bI2C_UDB:op_clk\,
		q=>\I2C_DISPLAY:bI2C_UDB:m_state_2\);
\I2C_DISPLAY:bI2C_UDB:m_state_1\:cy_dff
	PORT MAP(d=>\I2C_DISPLAY:bI2C_UDB:m_state_1\\D\,
		clk=>\I2C_DISPLAY:bI2C_UDB:op_clk\,
		q=>\I2C_DISPLAY:bI2C_UDB:m_state_1\);
\I2C_DISPLAY:bI2C_UDB:m_state_0\:cy_dff
	PORT MAP(d=>\I2C_DISPLAY:bI2C_UDB:m_state_0\\D\,
		clk=>\I2C_DISPLAY:bI2C_UDB:op_clk\,
		q=>\I2C_DISPLAY:bI2C_UDB:m_state_0\);
\I2C_DISPLAY:bI2C_UDB:m_address_reg\:cy_dff
	PORT MAP(d=>\I2C_DISPLAY:bI2C_UDB:m_address_reg\\D\,
		clk=>\I2C_DISPLAY:bI2C_UDB:op_clk\,
		q=>\I2C_DISPLAY:bI2C_UDB:status_3\);
\I2C_DISPLAY:bI2C_UDB:master_mode_reg\:cy_dff
	PORT MAP(d=>\I2C_DISPLAY:bI2C_UDB:master_mode_reg\\D\,
		clk=>\I2C_DISPLAY:bI2C_UDB:op_clk\,
		q=>\I2C_DISPLAY:bI2C_UDB:status_2\);
\I2C_DISPLAY:bI2C_UDB:m_lrb_reg\:cy_dff
	PORT MAP(d=>\I2C_DISPLAY:bI2C_UDB:m_lrb_reg\\D\,
		clk=>\I2C_DISPLAY:bI2C_UDB:op_clk\,
		q=>\I2C_DISPLAY:bI2C_UDB:status_1\);
\I2C_DISPLAY:bI2C_UDB:m_byte_complete_reg\:cy_dff
	PORT MAP(d=>\I2C_DISPLAY:bI2C_UDB:m_byte_complete_reg\\D\,
		clk=>\I2C_DISPLAY:bI2C_UDB:op_clk\,
		q=>\I2C_DISPLAY:bI2C_UDB:status_0\);
\I2C_DISPLAY:bI2C_UDB:scl_in_reg\:cy_dff
	PORT MAP(d=>\I2C_DISPLAY:Net_1109_0\,
		clk=>\I2C_DISPLAY:bI2C_UDB:op_clk\,
		q=>\I2C_DISPLAY:bI2C_UDB:scl_in_reg\);
\I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\:cy_dff
	PORT MAP(d=>\I2C_DISPLAY:bI2C_UDB:scl_in_reg\,
		clk=>\I2C_DISPLAY:bI2C_UDB:op_clk\,
		q=>\I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\);
\I2C_DISPLAY:bI2C_UDB:scl_in_last2_reg\:cy_dff
	PORT MAP(d=>\I2C_DISPLAY:bI2C_UDB:scl_in_last_reg\,
		clk=>\I2C_DISPLAY:bI2C_UDB:op_clk\,
		q=>\I2C_DISPLAY:bI2C_UDB:scl_in_last2_reg\);
\I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\:cy_dff
	PORT MAP(d=>\I2C_DISPLAY:bI2C_UDB:sda_in_reg\,
		clk=>\I2C_DISPLAY:bI2C_UDB:op_clk\,
		q=>\I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\);
\I2C_DISPLAY:bI2C_UDB:sda_in_last2_reg\:cy_dff
	PORT MAP(d=>\I2C_DISPLAY:bI2C_UDB:sda_in_last_reg\,
		clk=>\I2C_DISPLAY:bI2C_UDB:op_clk\,
		q=>\I2C_DISPLAY:bI2C_UDB:sda_in_last2_reg\);
\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\:cy_dff
	PORT MAP(d=>\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\\D\,
		clk=>\I2C_DISPLAY:bI2C_UDB:op_clk\,
		q=>\I2C_DISPLAY:bI2C_UDB:clkgen_tc1_reg\);
\I2C_DISPLAY:bI2C_UDB:lost_arb_reg\:cy_dff
	PORT MAP(d=>\I2C_DISPLAY:bI2C_UDB:lost_arb_reg\\D\,
		clk=>\I2C_DISPLAY:bI2C_UDB:op_clk\,
		q=>\I2C_DISPLAY:bI2C_UDB:lost_arb_reg\);
\I2C_DISPLAY:bI2C_UDB:lost_arb2_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\I2C_DISPLAY:bI2C_UDB:op_clk\,
		q=>\I2C_DISPLAY:bI2C_UDB:lost_arb2_reg\);
\I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\:cy_dff
	PORT MAP(d=>\I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\\D\,
		clk=>\I2C_DISPLAY:bI2C_UDB:op_clk\,
		q=>\I2C_DISPLAY:bI2C_UDB:clkgen_tc2_reg\);
\I2C_DISPLAY:bI2C_UDB:contention1_reg\:cy_dff
	PORT MAP(d=>\I2C_DISPLAY:bI2C_UDB:contention1_reg\\D\,
		clk=>\I2C_DISPLAY:bI2C_UDB:op_clk\,
		q=>\I2C_DISPLAY:bI2C_UDB:contention1_reg\);
\I2C_DISPLAY:bI2C_UDB:bus_busy_reg\:cy_dff
	PORT MAP(d=>\I2C_DISPLAY:bI2C_UDB:bus_busy_reg\\D\,
		clk=>\I2C_DISPLAY:bI2C_UDB:op_clk\,
		q=>\I2C_DISPLAY:bI2C_UDB:bus_busy_reg\);
\I2C_DISPLAY:bI2C_UDB:clk_eq_reg\:cy_dff
	PORT MAP(d=>\I2C_DISPLAY:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\,
		clk=>\I2C_DISPLAY:bI2C_UDB:op_clk\,
		q=>\I2C_DISPLAY:bI2C_UDB:clk_eq_reg\);
\I2C_DISPLAY:bI2C_UDB:m_scl_out_reg\:cy_dff
	PORT MAP(d=>\I2C_DISPLAY:bI2C_UDB:m_scl_out_reg\\D\,
		clk=>\I2C_DISPLAY:bI2C_UDB:op_clk\,
		q=>\I2C_DISPLAY:Net_643_3\);
\I2C_DISPLAY:bI2C_UDB:m_sda_out_reg\:cy_dff
	PORT MAP(d=>\I2C_DISPLAY:bI2C_UDB:m_sda_out_reg\\D\,
		clk=>\I2C_DISPLAY:bI2C_UDB:op_clk\,
		q=>\I2C_DISPLAY:sda_x_wire\);
\I2C_DISPLAY:bI2C_UDB:slave_rst_reg\:cy_dff
	PORT MAP(d=>\I2C_DISPLAY:bI2C_UDB:slave_rst_reg\\D\,
		clk=>\I2C_DISPLAY:bI2C_UDB:op_clk\,
		q=>\I2C_DISPLAY:bI2C_UDB:slave_rst_reg\);
\I2C_DISPLAY:bI2C_UDB:master_rst_reg\:cy_dff
	PORT MAP(d=>\I2C_DISPLAY:bI2C_UDB:master_rst_reg\\D\,
		clk=>\I2C_DISPLAY:bI2C_UDB:op_clk\,
		q=>\I2C_DISPLAY:bI2C_UDB:m_reset\);
\PWM_MOTOR_SPEED:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_MOTOR_SPEED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_MOTOR_SPEED:PWMUDB:min_kill_reg\);
\PWM_MOTOR_SPEED:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_MOTOR_SPEED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_MOTOR_SPEED:PWMUDB:prevCapture\);
\PWM_MOTOR_SPEED:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_MOTOR_SPEED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_MOTOR_SPEED:PWMUDB:trig_last\);
\PWM_MOTOR_SPEED:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_MOTOR_SPEED:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_MOTOR_SPEED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_MOTOR_SPEED:PWMUDB:runmode_enable\);
\PWM_MOTOR_SPEED:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_MOTOR_SPEED:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_MOTOR_SPEED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_MOTOR_SPEED:PWMUDB:sc_kill_tmp\);
\PWM_MOTOR_SPEED:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_MOTOR_SPEED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_MOTOR_SPEED:PWMUDB:ltch_kill_reg\);
\PWM_MOTOR_SPEED:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_MOTOR_SPEED:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_MOTOR_SPEED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_MOTOR_SPEED:PWMUDB:dith_count_1\);
\PWM_MOTOR_SPEED:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_MOTOR_SPEED:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_MOTOR_SPEED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_MOTOR_SPEED:PWMUDB:dith_count_0\);
\PWM_MOTOR_SPEED:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_MOTOR_SPEED:PWMUDB:cmp1_less\,
		clk=>\PWM_MOTOR_SPEED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_MOTOR_SPEED:PWMUDB:prevCompare1\);
\PWM_MOTOR_SPEED:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_MOTOR_SPEED:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_MOTOR_SPEED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_MOTOR_SPEED:PWMUDB:status_0\);
\PWM_MOTOR_SPEED:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_MOTOR_SPEED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_MOTOR_SPEED:PWMUDB:status_1\);
\PWM_MOTOR_SPEED:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_MOTOR_SPEED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_MOTOR_SPEED:PWMUDB:status_5\);
\PWM_MOTOR_SPEED:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_MOTOR_SPEED:PWMUDB:pwm_i\,
		clk=>\PWM_MOTOR_SPEED:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_145);
\PWM_MOTOR_SPEED:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_MOTOR_SPEED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_MOTOR_SPEED:PWMUDB:pwm1_i_reg\);
\PWM_MOTOR_SPEED:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_MOTOR_SPEED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_MOTOR_SPEED:PWMUDB:pwm2_i_reg\);
\PWM_MOTOR_SPEED:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_MOTOR_SPEED:PWMUDB:status_2\,
		clk=>\PWM_MOTOR_SPEED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_MOTOR_SPEED:PWMUDB:tc_i_reg\);
\BUZZER:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\BUZZER:PWMUDB:ClockOutFromEnBlock\,
		q=>\BUZZER:PWMUDB:min_kill_reg\);
\BUZZER:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\BUZZER:PWMUDB:ClockOutFromEnBlock\,
		q=>\BUZZER:PWMUDB:prevCapture\);
\BUZZER:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\BUZZER:PWMUDB:ClockOutFromEnBlock\,
		q=>\BUZZER:PWMUDB:trig_last\);
\BUZZER:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\BUZZER:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\BUZZER:PWMUDB:ClockOutFromEnBlock\,
		q=>\BUZZER:PWMUDB:runmode_enable\);
\BUZZER:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\BUZZER:PWMUDB:sc_kill_tmp\\D\,
		clk=>\BUZZER:PWMUDB:ClockOutFromEnBlock\,
		q=>\BUZZER:PWMUDB:sc_kill_tmp\);
\BUZZER:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\BUZZER:PWMUDB:ClockOutFromEnBlock\,
		q=>\BUZZER:PWMUDB:ltch_kill_reg\);
\BUZZER:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\BUZZER:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\BUZZER:PWMUDB:ClockOutFromEnBlock\,
		q=>\BUZZER:PWMUDB:dith_count_1\);
\BUZZER:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\BUZZER:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\BUZZER:PWMUDB:ClockOutFromEnBlock\,
		q=>\BUZZER:PWMUDB:dith_count_0\);
\BUZZER:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\BUZZER:PWMUDB:cmp1_less\,
		clk=>\BUZZER:PWMUDB:ClockOutFromEnBlock\,
		q=>\BUZZER:PWMUDB:prevCompare1\);
\BUZZER:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\BUZZER:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\BUZZER:PWMUDB:ClockOutFromEnBlock\,
		q=>\BUZZER:PWMUDB:status_0\);
\BUZZER:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\BUZZER:PWMUDB:ClockOutFromEnBlock\,
		q=>\BUZZER:PWMUDB:status_1\);
\BUZZER:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\BUZZER:PWMUDB:ClockOutFromEnBlock\,
		q=>\BUZZER:PWMUDB:status_5\);
\BUZZER:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\BUZZER:PWMUDB:pwm_i\,
		clk=>\BUZZER:PWMUDB:ClockOutFromEnBlock\,
		q=>\BUZZER:PWMUDB:pwm_i_reg\);
\BUZZER:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\BUZZER:PWMUDB:ClockOutFromEnBlock\,
		q=>\BUZZER:PWMUDB:pwm1_i_reg\);
\BUZZER:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\BUZZER:PWMUDB:ClockOutFromEnBlock\,
		q=>\BUZZER:PWMUDB:pwm2_i_reg\);
\BUZZER:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\BUZZER:PWMUDB:status_2\,
		clk=>\BUZZER:PWMUDB:ClockOutFromEnBlock\,
		q=>\BUZZER:PWMUDB:tc_i_reg\);
\PWM_TACHO:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_TACHO:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_TACHO:PWMUDB:min_kill_reg\);
\PWM_TACHO:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_TACHO:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_TACHO:PWMUDB:prevCapture\);
\PWM_TACHO:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_TACHO:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_TACHO:PWMUDB:trig_last\);
\PWM_TACHO:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_TACHO:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_TACHO:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_TACHO:PWMUDB:runmode_enable\);
\PWM_TACHO:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_TACHO:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_TACHO:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_TACHO:PWMUDB:sc_kill_tmp\);
\PWM_TACHO:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_TACHO:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_TACHO:PWMUDB:ltch_kill_reg\);
\PWM_TACHO:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_TACHO:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_TACHO:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_TACHO:PWMUDB:dith_count_1\);
\PWM_TACHO:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_TACHO:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_TACHO:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_TACHO:PWMUDB:dith_count_0\);
\PWM_TACHO:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_TACHO:PWMUDB:cmp1\,
		clk=>\PWM_TACHO:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_TACHO:PWMUDB:prevCompare1\);
\PWM_TACHO:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_TACHO:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_TACHO:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_TACHO:PWMUDB:status_0\);
\PWM_TACHO:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_TACHO:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_TACHO:PWMUDB:status_1\);
\PWM_TACHO:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_TACHO:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_TACHO:PWMUDB:status_5\);
\PWM_TACHO:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_TACHO:PWMUDB:pwm_i\,
		clk=>\PWM_TACHO:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_251);
\PWM_TACHO:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_TACHO:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_TACHO:PWMUDB:pwm1_i_reg\);
\PWM_TACHO:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_TACHO:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_TACHO:PWMUDB:pwm2_i_reg\);
\PWM_TACHO:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_TACHO:PWMUDB:status_2\,
		clk=>\PWM_TACHO:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_TACHO:PWMUDB:tc_i_reg\);
\Counter_TACHO:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>Net_251,
		clk=>\Counter_TACHO:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_TACHO:CounterUDB:prevCapture\);
\Counter_TACHO:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Counter_TACHO:CounterUDB:per_equal\,
		clk=>\Counter_TACHO:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_TACHO:CounterUDB:overflow_reg_i\);
\Counter_TACHO:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Counter_TACHO:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_TACHO:CounterUDB:underflow_reg_i\);
\Counter_TACHO:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Counter_TACHO:CounterUDB:per_equal\,
		clk=>\Counter_TACHO:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_TACHO:CounterUDB:tc_reg_i\);
\Counter_TACHO:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Counter_TACHO:CounterUDB:cmp_out_i\,
		clk=>\Counter_TACHO:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_TACHO:CounterUDB:prevCompare\);
\Counter_TACHO:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Counter_TACHO:CounterUDB:cmp_out_i\,
		clk=>\Counter_TACHO:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_TACHO:CounterUDB:cmp_out_reg_i\);
\Counter_TACHO:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_235,
		clk=>\Counter_TACHO:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_TACHO:CounterUDB:count_stored_i\);
\UART:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:reset_reg\);
\UART:BUART:txn\:cy_dff
	PORT MAP(d=>\UART:BUART:txn\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:txn\);
\UART:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_1\);
\UART:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_0\);
\UART:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_2\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_2\);
Net_269:cy_dff
	PORT MAP(d=>Net_269D,
		clk=>\UART:BUART:clock_op\,
		q=>Net_269);
\UART:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_bitclk\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_bitclk\);
\UART:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_ctrl_mark_last\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_ctrl_mark_last\);
\UART:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_mark\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_mark\);
\UART:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_parity_bit\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_parity_bit\);
\UART:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_1\);
\UART:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_0\);
\UART:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_load_fifo\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_load_fifo\);
\UART:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_3\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_3\);
\UART:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_2\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_2\);
\UART:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_bitclk_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_bitclk_enable\);
\UART:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_stop1_reg\);
\UART:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART:BUART:pollcount_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:pollcount_1\);
\UART:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART:BUART:pollcount_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:pollcount_0\);
\UART:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_markspace_status\);
\UART:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_status_2\);
\UART:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_stop_bit_error\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_status_3\);
\UART:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_addr_match_status\);
\UART:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_markspace_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_markspace_pre\);
\UART:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_parity_error_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_parity_error_pre\);
\UART:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_break_status\);
\UART:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_address_detected\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_address_detected\);
\UART:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_last\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_last\);
\UART:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_parity_bit\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_parity_bit\);

END R_T_L;
