#type; MSGBOX
#base; CPUX_MSGBOX 0x03003000
#irq; CPUX_MSGBOX_R 32
MSGBOX_RD_IRQ_EN_REG; 0x0020+N*0x0100 (N=0-1); MSGBOX Read IRQ Enable Register
MSGBOX_RD_IRQ_STATUS_REG; 0x0024+N*0x0100 (N=0-1); MSGBOX Read IRQ Status Register
MSGBOX_WR_IRQ_EN_REG; 0x0030+N*0x0100 (N=0-1); MSGBOX Write IRQ Enable Register
MSGBOX_WR_IRQ_STATUS_REG; 0x0034+N*0x0100 (N=0-1); MSGBOX Write IRQ Status Register
MSGBOX_DEBUG_REG; 0x0040+N*0x0100 (N=0-1); MSGBOX Debug Register
MSGBOX_FIFO_STATUS_REG; 0x0050+N*0x0100+P*0x0004 (N=0-1)(P=0-3); MSGBOX FIFO Status Register
MSGBOX_MSG_STATUS_REG; 0x0060+N*0x0100+P*0x0004 (N=0-1)(P=0-3); MSGBOX Message Status Register
MSGBOX_MSG_REG; 0x0070+N*0x0100+P*0x0004 (N=0-1)(P=0-3); MSGBOX Message Queue Register
MSGBOX_WR_INT_THRESHOLD_REG; 0x0080+N*0x0100+P*0x0004 (N=0-1)(P=0-3); MSGBOX Write IRQ Threshold Register
