`define inst_width 32
`define data_width 64
`define regs_addr 5


`define regs_num 32
`define dram_addr 12
`define dram_depth 4096

`define iram_addr 12
`define iram_depth 4096


//Optimization 

`define INST_BUS   31 : 0
`define DATA_BUS   63 : 0
`define ADDR_BUS   63 : 0