# Reading G:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do FPGA_EP2C_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying G:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied G:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2 {E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/Divs.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Div
# -- Compiling module Divs_4
# -- Compiling module Divs_2
# 
# Top level modules:
# 	Div
# 	Divs_4
# 	Divs_2
# vlog -vlog01compat -work work +incdir+E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2 {E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/PLL.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module PLL
# 
# Top level modules:
# 	PLL
# vlog -sv -work work +incdir+E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2 {E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/DAC_POLLING.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DAC_POLLING
# ** Error: E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/DAC_POLLING.sv(25): near ".": syntax error, unexpected '.'
# -- Compiling module SPI_OUT
# -- Compiling module TEST_DAC_DATA
# ** Error: G:/altera/13.0sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./FPGA_EP2C_run_msim_rtl_verilog.do line 10
# G:/altera/13.0sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2 {E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/DAC_POLLING.sv}"
