
---------- Begin Simulation Statistics ----------
final_tick                                33637503000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 175656                       # Simulator instruction rate (inst/s)
host_mem_usage                                4481052                       # Number of bytes of host memory used
host_op_rate                                   356669                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    76.26                       # Real time elapsed on the host
host_tick_rate                              441110692                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13394840                       # Number of instructions simulated
sim_ops                                      27198312                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033638                       # Number of seconds simulated
sim_ticks                                 33637503000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     68                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    3394840                       # Number of instructions committed
system.cpu0.committedOps                      6220770                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             19.816763                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1972171                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     559799                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2037                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    2940380                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        11055                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       57059439                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.050462                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1274493                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          200                       # TLB misses on write requests
system.cpu0.numCycles                        67274741                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               2098      0.03%      0.03% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                3073046     49.40%     49.43% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   641      0.01%     49.44% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1317      0.02%     49.46% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  189      0.00%     49.47% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     49.47% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                   96      0.00%     49.47% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     49.47% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     49.47% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     49.47% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     49.47% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     49.47% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   916      0.01%     49.48% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     49.48% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   943      0.02%     49.50% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     49.50% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1230      0.02%     49.52% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  843      0.01%     49.53% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     49.53% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     49.53% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 388      0.01%     49.54% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     49.54% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     49.54% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     49.54% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     49.54% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     49.54% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     49.54% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     49.54% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     49.54% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     49.54% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     49.54% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     49.54% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     49.54% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     49.54% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     49.54% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     49.54% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     49.54% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     49.54% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     49.54% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     49.54% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     49.54% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     49.54% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     49.54% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     49.54% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     49.54% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     49.54% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     49.54% # Class of committed instruction
system.cpu0.op_class_0::MemRead                199681      3.21%     52.75% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               133412      2.14%     54.89% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead             1610      0.03%     54.92% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         2804360     45.08%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 6220770                       # Class of committed instruction
system.cpu0.tickCycles                       10215302                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   30                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               92                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted              286                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             57                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              57                       # Number of indirect misses.
system.cpu1.branchPred.lookups                    286                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           39                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     20977542                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              6.727501                       # CPI: cycles per instruction
system.cpu1.discardedOps                      5693332                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    2461188                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        35073                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1493542                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          536                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       26767061                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.148644                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    5358921                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          605                       # TLB misses on write requests
system.cpu1.numCycles                        67275006                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass             692868      3.30%      3.30% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               16308207     77.74%     81.04% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  2368      0.01%     81.06% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                 162889      0.78%     81.83% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                25090      0.12%     81.95% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     81.95% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                 2096      0.01%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                 24906      0.12%     82.08% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     82.08% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                 86613      0.41%     82.49% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                  6936      0.03%     82.53% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 95642      0.46%     82.98% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                89955      0.43%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                6163      0.03%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd             1714      0.01%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt             8287      0.04%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult              82      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1890985      9.01%     92.50% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1365189      6.51%     99.01% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead           156640      0.75%     99.76% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           50912      0.24%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                20977542                       # Class of committed instruction
system.cpu1.tickCycles                       40507945                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   92                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       402848                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        806738                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1912929                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          350                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3825924                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            350                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              34375                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       371528                       # Transaction distribution
system.membus.trans_dist::CleanEvict            31320                       # Transaction distribution
system.membus.trans_dist::ReadExReq            369515                       # Transaction distribution
system.membus.trans_dist::ReadExResp           369514                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         34375                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1210627                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1210627                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1210627                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     49626688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     49626688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                49626688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            403890                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  403890    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              403890                       # Request fanout histogram
system.membus.reqLayer4.occupancy          2468967500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               7.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2138025000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  33637503000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1265577                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1265577                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1265577                       # number of overall hits
system.cpu0.icache.overall_hits::total        1265577                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         8873                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8873                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         8873                       # number of overall misses
system.cpu0.icache.overall_misses::total         8873                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    252519000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    252519000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    252519000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    252519000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1274450                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1274450                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1274450                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1274450                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006962                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006962                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006962                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006962                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 28459.258424                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 28459.258424                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 28459.258424                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 28459.258424                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         8857                       # number of writebacks
system.cpu0.icache.writebacks::total             8857                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         8873                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8873                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         8873                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8873                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    243646000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    243646000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    243646000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    243646000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.006962                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.006962                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.006962                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.006962                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 27459.258424                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 27459.258424                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 27459.258424                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 27459.258424                       # average overall mshr miss latency
system.cpu0.icache.replacements                  8857                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1265577                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1265577                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         8873                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8873                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    252519000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    252519000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1274450                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1274450                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006962                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006962                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 28459.258424                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 28459.258424                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         8873                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8873                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    243646000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    243646000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.006962                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.006962                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 27459.258424                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 27459.258424                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33637503000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999593                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1274450                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8873                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           143.632368                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999593                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999975                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         10204473                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        10204473                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33637503000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33637503000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33637503000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33637503000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33637503000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33637503000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      2759557                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2759557                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      2759557                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2759557                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       729999                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        729999                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       729999                       # number of overall misses
system.cpu0.dcache.overall_misses::total       729999                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  59276142500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  59276142500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  59276142500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  59276142500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      3489556                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3489556                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      3489556                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3489556                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.209195                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.209195                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.209195                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.209195                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 81200.306439                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 81200.306439                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 81200.306439                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 81200.306439                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       360214                       # number of writebacks
system.cpu0.dcache.writebacks::total           360214                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       355762                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       355762                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       355762                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       355762                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       374237                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       374237                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       374237                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       374237                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  29523462500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  29523462500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  29523462500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  29523462500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.107245                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.107245                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.107245                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.107245                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 78889.747673                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 78889.747673                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 78889.747673                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 78889.747673                       # average overall mshr miss latency
system.cpu0.dcache.replacements                374220                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       540867                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         540867                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        16399                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16399                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    443815000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    443815000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       557266                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       557266                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.029428                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029428                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27063.540460                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27063.540460                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          303                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          303                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        16096                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        16096                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    413720500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    413720500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.028884                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.028884                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 25703.311382                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25703.311382                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2218690                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2218690                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       713600                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       713600                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  58832327500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  58832327500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2932290                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2932290                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.243359                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.243359                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 82444.405129                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82444.405129                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       355459                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       355459                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       358141                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       358141                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  29109742000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  29109742000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.122137                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.122137                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 81280.115932                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 81280.115932                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33637503000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999619                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3133793                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           374236                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.373842                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999619                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         28290684                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        28290684                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33637503000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  33637503000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33637503000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4215677                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4215677                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4215677                       # number of overall hits
system.cpu1.icache.overall_hits::total        4215677                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      1143085                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1143085                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      1143085                       # number of overall misses
system.cpu1.icache.overall_misses::total      1143085                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  15776807500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  15776807500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  15776807500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  15776807500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5358762                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5358762                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5358762                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5358762                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.213311                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.213311                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.213311                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.213311                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 13801.954798                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13801.954798                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 13801.954798                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13801.954798                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      1143068                       # number of writebacks
system.cpu1.icache.writebacks::total          1143068                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      1143085                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1143085                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      1143085                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1143085                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  14633723500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  14633723500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  14633723500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  14633723500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.213311                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.213311                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.213311                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.213311                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 12801.955673                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 12801.955673                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 12801.955673                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 12801.955673                       # average overall mshr miss latency
system.cpu1.icache.replacements               1143068                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4215677                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4215677                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      1143085                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1143085                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  15776807500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  15776807500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5358762                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5358762                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.213311                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.213311                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 13801.954798                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13801.954798                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      1143085                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1143085                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  14633723500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  14633723500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.213311                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.213311                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 12801.955673                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12801.955673                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33637503000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999576                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5358761                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1143084                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             4.687985                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999576                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999974                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         44013180                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        44013180                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33637503000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33637503000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33637503000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33637503000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33637503000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33637503000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3327583                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3327583                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3328505                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3328505                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       462029                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        462029                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       463161                       # number of overall misses
system.cpu1.dcache.overall_misses::total       463161                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  10111210500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10111210500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  10111210500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10111210500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      3789612                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3789612                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      3791666                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3791666                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.121920                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.121920                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.122152                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.122152                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 21884.363319                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 21884.363319                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 21830.876304                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 21830.876304                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          128                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs           32                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       199352                       # number of writebacks
system.cpu1.dcache.writebacks::total           199352                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        76267                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        76267                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        76267                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        76267                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       385762                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       385762                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       386800                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       386800                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   7600699000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7600699000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   7640743500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7640743500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.101795                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.101795                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.102013                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.102013                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 19703.078582                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19703.078582                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 19753.731903                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19753.731903                       # average overall mshr miss latency
system.cpu1.dcache.replacements                386784                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      2074926                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2074926                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       297585                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       297585                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   5687070500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5687070500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2372511                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2372511                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.125430                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.125430                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 19110.743149                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 19110.743149                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        12914                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12914                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       284671                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       284671                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   5115672000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5115672000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.119987                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.119987                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 17970.471175                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17970.471175                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1252657                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1252657                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       164444                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       164444                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   4424140000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4424140000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.116043                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.116043                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 26903.626767                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 26903.626767                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        63353                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        63353                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       101091                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       101091                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2485027000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2485027000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.071336                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.071336                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 24582.079513                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24582.079513                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          922                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          922                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         1132                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         1132                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.551120                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.551120                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         1038                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         1038                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data     40044500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     40044500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 38578.516378                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 38578.516378                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33637503000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999603                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3715305                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           386800                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.605235                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999603                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         30720128                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        30720128                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33637503000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  33637503000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33637503000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                6982                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               18111                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1134202                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              349810                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1509105                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               6982                       # number of overall hits
system.l2.overall_hits::.cpu0.data              18111                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1134202                       # number of overall hits
system.l2.overall_hits::.cpu1.data             349810                       # number of overall hits
system.l2.overall_hits::total                 1509105                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1891                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            356126                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8883                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             36990                       # number of demand (read+write) misses
system.l2.demand_misses::total                 403890                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1891                       # number of overall misses
system.l2.overall_misses::.cpu0.data           356126                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8883                       # number of overall misses
system.l2.overall_misses::.cpu1.data            36990                       # number of overall misses
system.l2.overall_misses::total                403890                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    152455500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  28685889000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    778269000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   3317171000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      32933784500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    152455500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  28685889000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    778269000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   3317171000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     32933784500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            8873                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          374237                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         1143085                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          386800                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1912995                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           8873                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         374237                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        1143085                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         386800                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1912995                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.213118                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.951606                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.007771                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.095631                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.211130                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.213118                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.951606                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.007771                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.095631                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.211130                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80621.628768                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 80549.830678                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87613.306315                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 89677.507434                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81541.470450                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80621.628768                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 80549.830678                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87613.306315                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 89677.507434                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81541.470450                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              371528                       # number of writebacks
system.l2.writebacks::total                    371528                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1891                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       356126                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8883                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        36990                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            403890                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1891                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       356126                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8883                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        36990                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           403890                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    133545500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  25124639000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    689439000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   2947271000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  28894894500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    133545500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  25124639000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    689439000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   2947271000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  28894894500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.213118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.951606                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.007771                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.095631                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.211130                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.213118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.951606                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.007771                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.095631                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.211130                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70621.628768                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 70549.858758                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77613.306315                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 79677.507434                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71541.495209                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70621.628768                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 70549.858758                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77613.306315                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 79677.507434                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71541.495209                       # average overall mshr miss latency
system.l2.replacements                         403123                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       559566                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           559566                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       559566                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       559566                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1151925                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1151925                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1151925                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1151925                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           75                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            75                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             5083                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            84665                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 89748                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         353058                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          16457                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              369515                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  28434586500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1414969000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   29849555500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       358141                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       101122                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            459263                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.985807                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.162744                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.804583                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 80538.003671                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 85979.765449                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80780.362096                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       353058                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        16457                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         369515                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  24904016500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1250399000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  26154415500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.985807                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.162744                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.804583                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 70538.031995                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 75979.765449                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70780.389159                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          6982                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1134202                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1141184                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1891                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8883                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            10774                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    152455500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    778269000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    930724500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         8873                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      1143085                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1151958                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.213118                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.007771                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009353                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80621.628768                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87613.306315                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86386.161129                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1891                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8883                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        10774                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    133545500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    689439000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    822984500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.213118                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.007771                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009353                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70621.628768                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77613.306315                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76386.161129                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        13028                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       265145                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            278173                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         3068                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        20533                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           23601                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    251302500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   1902202000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2153504500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        16096                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       285678                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        301774                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.190606                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.071875                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.078208                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 81910.853977                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 92641.211708                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91246.324308                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         3068                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        20533                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        23601                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    220622500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   1696872000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1917494500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.190606                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.071875                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.078208                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 71910.853977                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 82641.211708                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81246.324308                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  33637503000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.034195                       # Cycle average of tags in use
system.l2.tags.total_refs                     3825848                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    404147                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.466476                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.948179                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.887904                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      253.879749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      315.075944                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      450.242420                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001903                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001844                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.247929                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.307691                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.439690                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999057                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          179                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          290                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          322                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  31011539                       # Number of tag accesses
system.l2.tags.data_accesses                 31011539                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33637503000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        121024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      22792064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        568512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       2367360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           25848960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       121024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       568512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        689536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23777792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23777792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1891                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         356126                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8883                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          36990                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              403890                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       371528                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             371528                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3597889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        677578951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         16901136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         70378589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             768456565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3597889                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     16901136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         20499025                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      706883385                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            706883385                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      706883385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3597889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       677578951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        16901136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        70378589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1475339950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    371515.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1891.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    356035.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8883.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     36819.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000289574750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        23172                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        23172                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1157204                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             348958                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      403890                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     371528                       # Number of write requests accepted
system.mem_ctrls.readBursts                    403890                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   371528                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    262                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    13                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             25953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             26434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             25643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             26492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             24796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             24538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             25522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             24790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            24355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            24927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            24805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            24849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            25305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            24451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             23004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             23261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             23647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             22981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             23252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            23048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            23430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            23488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            22641                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4664157000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2018140000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12232182000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11555.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30305.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   352326                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  339734                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.45                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                403890                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               371528                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  374019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   28137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  21970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  23306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83065                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    597.214422                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   350.863882                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   436.918641                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        23480     28.27%     28.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7127      8.58%     36.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3857      4.64%     41.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2589      3.12%     44.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2075      2.50%     47.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1777      2.14%     49.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1839      2.21%     51.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2257      2.72%     54.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        38064     45.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83065                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23172                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.418738                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.046718                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.774864                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          22962     99.09%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           150      0.65%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            28      0.12%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            8      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           14      0.06%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23172                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23172                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.032194                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.029814                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.291729                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            22868     98.69%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               17      0.07%     98.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              156      0.67%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              110      0.47%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               19      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23172                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               25832192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23775872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                25848960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23777792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       767.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       706.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    768.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    706.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33637366500                       # Total gap between requests
system.mem_ctrls.avgGap                      43379.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       121024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     22786240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       568512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      2356416                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23775872                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3597888.939615999348                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 677405811.008028745651                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 16901135.616398163140                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 70053237.899376779795                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 706826306.340277433395                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1891                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       356126                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8883                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        36990                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       371528                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     56014000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  10434174750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    323571000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   1418422250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 833926731000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29621.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     29299.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36425.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     38346.10                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2244586.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            274026060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            145648305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1420888560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          968216040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2655244800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12317487960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2544180000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        20325691725                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        604.256854                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6453932000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1123200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  26060371000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            319065180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            169583370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1461015360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          971003520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2655244800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12532343190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2363249280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        20471504700                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        608.591687                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5984653250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1123200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  26529649750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  33637503000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           1453731                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       931094                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1151925                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          233033                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           459263                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          459262                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1151958                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       301774                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        26603                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1122693                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      3429237                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1160384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5738917                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1134720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     47004800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    146313728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     37513728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              231966976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          403123                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23777792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2316118                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000151                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012292                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2315768     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    350      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2316118                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3624453000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         580265868                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1714674403                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         565530630                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13327464                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  33637503000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
