// Seed: 2006447781
`celldefine `timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    input logic id_3,
    input id_4,
    output logic id_5
);
  wire  id_6;
  logic id_7;
  defparam id_8.id_9 = id_7, id_10.id_11 = 1, id_12.id_13 = id_6[1'h0], id_14.id_15 = id_0;
  initial begin
    id_10 = id_9;
  end
endmodule
