

================================================================
== Vitis HLS Report for 'GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_68_1'
================================================================
* Date:           Mon Jan 17 11:00:30 2022

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        PNA_HLS_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.796 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       82|       82|  0.273 us|  0.273 us|   82|   82|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_68_1  |       80|       80|         1|          1|          1|    80|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      24|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      27|    -|
|Register             |        -|     -|        9|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|        9|      51|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln68_fu_72_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln68_fu_66_p2  |      icmp|   0|  0|  10|           7|           7|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  24|          14|           8|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_6  |   9|          2|    7|         14|
    |i_fu_36               |   9|          2|    7|         14|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   15|         30|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_36      |  7|   0|    7|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  9|   0|    9|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+----------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_68_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_68_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_68_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_68_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_68_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_68_1|  return value|
|h_5_V_address1  |  out|    7|   ap_memory|                                      h_5_V|         array|
|h_5_V_ce1       |  out|    1|   ap_memory|                                      h_5_V|         array|
|h_5_V_we1       |  out|    1|   ap_memory|                                      h_5_V|         array|
|h_5_V_d1        |  out|   32|   ap_memory|                                      h_5_V|         array|
+----------------+-----+-----+------------+-------------------------------------------+--------------+

