<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml fpga_top.twx fpga_top.ncd -o fpga_top.twr fpga_top.pcf

</twCmdLine><twDesign>fpga_top.ncd</twDesign><twDesignPath>fpga_top.ncd</twDesignPath><twPCF>fpga_top.pcf</twPCF><twPcfPath>fpga_top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg676"><twDevName>xc6slx100</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 40 ns HIGH 50%;</twConstName><twItemCnt>1635310795323</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>11345</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>34.946</twMinPer></twConstHead><twPathRptBanner iPaths="26953678890" iCriticalPaths="0" sType="EndPoint">Paths for end point __mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/tmp_44 (SLICE_X15Y160.A1), 26953678890 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.054</twSlack><twSrc BELType="FF">__mips/R_Addr_17</twSrc><twDest BELType="FF">__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/tmp_44</twDest><twTotPathDel>34.889</twTotPathDel><twClkSkew dest = "0.336" src = "0.358">0.022</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>__mips/R_Addr_17</twSrc><twDest BELType='FF'>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/tmp_44</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X12Y163.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X12Y163.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>__mips/R_Addr&lt;17&gt;</twComp><twBEL>__mips/R_Addr_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y170.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.556</twDelInfo><twComp>__mips/R_Addr&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y170.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>__mips/Bridge_Mips/Mcompar_GND_28_o_R_Addr[31]_LessThan_20_o_cy&lt;3&gt;</twComp><twBEL>__mips/Bridge_Mips/Mcompar_GND_28_o_R_Addr[31]_LessThan_20_o_lut&lt;1&gt;</twBEL><twBEL>__mips/Bridge_Mips/Mcompar_GND_28_o_R_Addr[31]_LessThan_20_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y171.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>__mips/Bridge_Mips/Mcompar_GND_28_o_R_Addr[31]_LessThan_20_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y171.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>__mips/Bridge_Mips/GND_28_o_R_Addr[31]_LessThan_20_o</twComp><twBEL>__mips/Bridge_Mips/Mcompar_GND_28_o_R_Addr[31]_LessThan_20_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y161.D4</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">3.421</twDelInfo><twComp>__mips/Bridge_Mips/GND_28_o_R_Addr[31]_LessThan_20_o</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y161.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>__mips/Timer0_Mips/mem_15</twComp><twBEL>__mips/Bridge_Mips/Mmux_m_data_rdata141</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y164.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.730</twDelInfo><twComp>__mips/Bridge_Mips/Mmux_m_data_rdata14</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y164.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N220</twComp><twBEL>__mips/Bridge_Mips/Mmux_m_data_rdata142_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y164.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>N220</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N220</twComp><twBEL>__mips/Bridge_Mips/Mmux_m_data_rdata143</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y147.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.231</twDelInfo><twComp>__mips/Bridge_O_m_data_rdata&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y147.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>__mips/CPU_Mips/RD1ForwardResultE&lt;13&gt;</twComp><twBEL>__mips/CPU_Mips/ALUResultW&lt;1&gt;1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y138.D6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.921</twDelInfo><twComp>__mips/CPU_Mips/ALUResultW&lt;1&gt;1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y138.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>__mips/CPU_Mips/RD1ForwardResultE&lt;9&gt;</twComp><twBEL>__mips/CPU_Mips/Mmux_RD1ForwardResultE322</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y36.A9</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.584</twDelInfo><twComp>__mips/CPU_Mips/RD1ForwardResultE&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y36.P40</twSite><twDelType>Tdspdo_A_P</twDelType><twDelInfo twEdge="twRising">3.926</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr</twComp><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y37.C23</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr_P40_to_MulUnit/Mmult_sr1</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y37.PCOUT0</twSite><twDelType>Tdspdo_C_PCOUT</twDelType><twDelInfo twEdge="twRising">3.149</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr1</twComp><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y38.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr1_PCOUT_to_MulUnit/Mmult_sr2_PCIN_0</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y38.P27</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.645</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr2</twComp><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr2</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y39.C10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr2_P27_to_MulUnit/Mmult_sr3</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y39.P10</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr3</twComp><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y160.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.701</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/sr&lt;44&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y160.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/tmp&lt;47&gt;</twComp><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmux_usr[63]_sr[63]_mux_4_OUT391</twBEL><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/tmp_44</twBEL></twPathDel><twLogDel>15.738</twLogDel><twRouteDel>19.151</twRouteDel><twTotDel>34.889</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_in_BUFGP</twDestClk><twPctLog>45.1</twPctLog><twPctRoute>54.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.054</twSlack><twSrc BELType="FF">__mips/R_Addr_17</twSrc><twDest BELType="FF">__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/tmp_44</twDest><twTotPathDel>34.889</twTotPathDel><twClkSkew dest = "0.336" src = "0.358">0.022</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>__mips/R_Addr_17</twSrc><twDest BELType='FF'>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/tmp_44</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X12Y163.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X12Y163.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>__mips/R_Addr&lt;17&gt;</twComp><twBEL>__mips/R_Addr_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y170.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.556</twDelInfo><twComp>__mips/R_Addr&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y170.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>__mips/Bridge_Mips/Mcompar_GND_28_o_R_Addr[31]_LessThan_20_o_cy&lt;3&gt;</twComp><twBEL>__mips/Bridge_Mips/Mcompar_GND_28_o_R_Addr[31]_LessThan_20_o_lut&lt;1&gt;</twBEL><twBEL>__mips/Bridge_Mips/Mcompar_GND_28_o_R_Addr[31]_LessThan_20_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y171.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>__mips/Bridge_Mips/Mcompar_GND_28_o_R_Addr[31]_LessThan_20_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y171.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>__mips/Bridge_Mips/GND_28_o_R_Addr[31]_LessThan_20_o</twComp><twBEL>__mips/Bridge_Mips/Mcompar_GND_28_o_R_Addr[31]_LessThan_20_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y161.D4</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">3.421</twDelInfo><twComp>__mips/Bridge_Mips/GND_28_o_R_Addr[31]_LessThan_20_o</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y161.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>__mips/Timer0_Mips/mem_15</twComp><twBEL>__mips/Bridge_Mips/Mmux_m_data_rdata141</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y164.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.730</twDelInfo><twComp>__mips/Bridge_Mips/Mmux_m_data_rdata14</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y164.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N220</twComp><twBEL>__mips/Bridge_Mips/Mmux_m_data_rdata142_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y164.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>N220</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N220</twComp><twBEL>__mips/Bridge_Mips/Mmux_m_data_rdata143</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y147.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.231</twDelInfo><twComp>__mips/Bridge_O_m_data_rdata&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y147.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>__mips/CPU_Mips/RD1ForwardResultE&lt;13&gt;</twComp><twBEL>__mips/CPU_Mips/ALUResultW&lt;1&gt;1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y138.D6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.921</twDelInfo><twComp>__mips/CPU_Mips/ALUResultW&lt;1&gt;1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y138.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>__mips/CPU_Mips/RD1ForwardResultE&lt;9&gt;</twComp><twBEL>__mips/CPU_Mips/Mmux_RD1ForwardResultE322</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y36.A9</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.584</twDelInfo><twComp>__mips/CPU_Mips/RD1ForwardResultE&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y36.P40</twSite><twDelType>Tdspdo_A_P</twDelType><twDelInfo twEdge="twRising">3.926</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr</twComp><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y37.C23</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr_P40_to_MulUnit/Mmult_sr1</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y37.PCOUT9</twSite><twDelType>Tdspdo_C_PCOUT</twDelType><twDelInfo twEdge="twRising">3.149</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr1</twComp><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y38.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr1_PCOUT_to_MulUnit/Mmult_sr2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y38.P27</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.645</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr2</twComp><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr2</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y39.C10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr2_P27_to_MulUnit/Mmult_sr3</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y39.P10</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr3</twComp><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y160.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.701</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/sr&lt;44&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y160.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/tmp&lt;47&gt;</twComp><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmux_usr[63]_sr[63]_mux_4_OUT391</twBEL><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/tmp_44</twBEL></twPathDel><twLogDel>15.738</twLogDel><twRouteDel>19.151</twRouteDel><twTotDel>34.889</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_in_BUFGP</twDestClk><twPctLog>45.1</twPctLog><twPctRoute>54.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.054</twSlack><twSrc BELType="FF">__mips/R_Addr_17</twSrc><twDest BELType="FF">__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/tmp_44</twDest><twTotPathDel>34.889</twTotPathDel><twClkSkew dest = "0.336" src = "0.358">0.022</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>__mips/R_Addr_17</twSrc><twDest BELType='FF'>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/tmp_44</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X12Y163.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X12Y163.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>__mips/R_Addr&lt;17&gt;</twComp><twBEL>__mips/R_Addr_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y170.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.556</twDelInfo><twComp>__mips/R_Addr&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y170.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>__mips/Bridge_Mips/Mcompar_GND_28_o_R_Addr[31]_LessThan_20_o_cy&lt;3&gt;</twComp><twBEL>__mips/Bridge_Mips/Mcompar_GND_28_o_R_Addr[31]_LessThan_20_o_lut&lt;1&gt;</twBEL><twBEL>__mips/Bridge_Mips/Mcompar_GND_28_o_R_Addr[31]_LessThan_20_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y171.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>__mips/Bridge_Mips/Mcompar_GND_28_o_R_Addr[31]_LessThan_20_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y171.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>__mips/Bridge_Mips/GND_28_o_R_Addr[31]_LessThan_20_o</twComp><twBEL>__mips/Bridge_Mips/Mcompar_GND_28_o_R_Addr[31]_LessThan_20_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y161.D4</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">3.421</twDelInfo><twComp>__mips/Bridge_Mips/GND_28_o_R_Addr[31]_LessThan_20_o</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y161.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>__mips/Timer0_Mips/mem_15</twComp><twBEL>__mips/Bridge_Mips/Mmux_m_data_rdata141</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y164.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.730</twDelInfo><twComp>__mips/Bridge_Mips/Mmux_m_data_rdata14</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y164.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N220</twComp><twBEL>__mips/Bridge_Mips/Mmux_m_data_rdata142_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y164.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>N220</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N220</twComp><twBEL>__mips/Bridge_Mips/Mmux_m_data_rdata143</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y147.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.231</twDelInfo><twComp>__mips/Bridge_O_m_data_rdata&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y147.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>__mips/CPU_Mips/RD1ForwardResultE&lt;13&gt;</twComp><twBEL>__mips/CPU_Mips/ALUResultW&lt;1&gt;1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y138.D6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.921</twDelInfo><twComp>__mips/CPU_Mips/ALUResultW&lt;1&gt;1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y138.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>__mips/CPU_Mips/RD1ForwardResultE&lt;9&gt;</twComp><twBEL>__mips/CPU_Mips/Mmux_RD1ForwardResultE322</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y36.A9</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.584</twDelInfo><twComp>__mips/CPU_Mips/RD1ForwardResultE&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y36.P40</twSite><twDelType>Tdspdo_A_P</twDelType><twDelInfo twEdge="twRising">3.926</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr</twComp><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y37.C23</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr_P40_to_MulUnit/Mmult_sr1</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y37.PCOUT1</twSite><twDelType>Tdspdo_C_PCOUT</twDelType><twDelInfo twEdge="twRising">3.149</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr1</twComp><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y38.PCIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr1_PCOUT_to_MulUnit/Mmult_sr2_PCIN_1</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y38.P27</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.645</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr2</twComp><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr2</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y39.C10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr2_P27_to_MulUnit/Mmult_sr3</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y39.P10</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr3</twComp><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y160.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.701</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/sr&lt;44&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y160.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/tmp&lt;47&gt;</twComp><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmux_usr[63]_sr[63]_mux_4_OUT391</twBEL><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/tmp_44</twBEL></twPathDel><twLogDel>15.738</twLogDel><twRouteDel>19.151</twRouteDel><twTotDel>34.889</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_in_BUFGP</twDestClk><twPctLog>45.1</twPctLog><twPctRoute>54.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="26953678890" iCriticalPaths="0" sType="EndPoint">Paths for end point __mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/tmp_34 (SLICE_X15Y156.C2), 26953678890 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.114</twSlack><twSrc BELType="FF">__mips/R_Addr_26</twSrc><twDest BELType="FF">__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/tmp_34</twDest><twTotPathDel>34.820</twTotPathDel><twClkSkew dest = "0.885" src = "0.916">0.031</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>__mips/R_Addr_26</twSrc><twDest BELType='FF'>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/tmp_34</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X15Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y165.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>__mips/R_Addr&lt;29&gt;</twComp><twBEL>__mips/R_Addr_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y170.D3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.804</twDelInfo><twComp>__mips/R_Addr&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y170.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>__mips/Bridge_Mips/Mcompar_GND_28_o_R_Addr[31]_LessThan_20_o_cy&lt;3&gt;</twComp><twBEL>__mips/Bridge_Mips/Mcompar_GND_28_o_R_Addr[31]_LessThan_20_o_lutdi2</twBEL><twBEL>__mips/Bridge_Mips/Mcompar_GND_28_o_R_Addr[31]_LessThan_20_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y171.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>__mips/Bridge_Mips/Mcompar_GND_28_o_R_Addr[31]_LessThan_20_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y171.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>__mips/Bridge_Mips/GND_28_o_R_Addr[31]_LessThan_20_o</twComp><twBEL>__mips/Bridge_Mips/Mcompar_GND_28_o_R_Addr[31]_LessThan_20_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y161.D4</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">3.421</twDelInfo><twComp>__mips/Bridge_Mips/GND_28_o_R_Addr[31]_LessThan_20_o</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y161.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>__mips/Timer0_Mips/mem_15</twComp><twBEL>__mips/Bridge_Mips/Mmux_m_data_rdata141</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y164.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.730</twDelInfo><twComp>__mips/Bridge_Mips/Mmux_m_data_rdata14</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y164.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N220</twComp><twBEL>__mips/Bridge_Mips/Mmux_m_data_rdata142_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y164.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>N220</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N220</twComp><twBEL>__mips/Bridge_Mips/Mmux_m_data_rdata143</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y147.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.231</twDelInfo><twComp>__mips/Bridge_O_m_data_rdata&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y147.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>__mips/CPU_Mips/RD1ForwardResultE&lt;13&gt;</twComp><twBEL>__mips/CPU_Mips/ALUResultW&lt;1&gt;1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y138.D6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.921</twDelInfo><twComp>__mips/CPU_Mips/ALUResultW&lt;1&gt;1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y138.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>__mips/CPU_Mips/RD1ForwardResultE&lt;9&gt;</twComp><twBEL>__mips/CPU_Mips/Mmux_RD1ForwardResultE322</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y36.A9</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.584</twDelInfo><twComp>__mips/CPU_Mips/RD1ForwardResultE&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y36.P40</twSite><twDelType>Tdspdo_A_P</twDelType><twDelInfo twEdge="twRising">3.926</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr</twComp><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y37.C23</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr_P40_to_MulUnit/Mmult_sr1</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y37.PCOUT9</twSite><twDelType>Tdspdo_C_PCOUT</twDelType><twDelInfo twEdge="twRising">3.149</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr1</twComp><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y38.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr1_PCOUT_to_MulUnit/Mmult_sr2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y38.P27</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.645</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr2</twComp><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr2</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y39.C10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr2_P27_to_MulUnit/Mmult_sr3</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y39.P0</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr3</twComp><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y156.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.619</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/sr&lt;34&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y156.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/tmp&lt;35&gt;</twComp><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmux_usr[63]_sr[63]_mux_4_OUT281</twBEL><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/tmp_34</twBEL></twPathDel><twLogDel>15.503</twLogDel><twRouteDel>19.317</twRouteDel><twTotDel>34.820</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_in_BUFGP</twDestClk><twPctLog>44.5</twPctLog><twPctRoute>55.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.114</twSlack><twSrc BELType="FF">__mips/R_Addr_17</twSrc><twDest BELType="FF">__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/tmp_34</twDest><twTotPathDel>34.807</twTotPathDel><twClkSkew dest = "0.885" src = "0.929">0.044</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>__mips/R_Addr_17</twSrc><twDest BELType='FF'>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/tmp_34</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X12Y163.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X12Y163.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>__mips/R_Addr&lt;17&gt;</twComp><twBEL>__mips/R_Addr_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y170.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.556</twDelInfo><twComp>__mips/R_Addr&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y170.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>__mips/Bridge_Mips/Mcompar_GND_28_o_R_Addr[31]_LessThan_20_o_cy&lt;3&gt;</twComp><twBEL>__mips/Bridge_Mips/Mcompar_GND_28_o_R_Addr[31]_LessThan_20_o_lut&lt;1&gt;</twBEL><twBEL>__mips/Bridge_Mips/Mcompar_GND_28_o_R_Addr[31]_LessThan_20_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y171.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>__mips/Bridge_Mips/Mcompar_GND_28_o_R_Addr[31]_LessThan_20_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y171.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>__mips/Bridge_Mips/GND_28_o_R_Addr[31]_LessThan_20_o</twComp><twBEL>__mips/Bridge_Mips/Mcompar_GND_28_o_R_Addr[31]_LessThan_20_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y161.D4</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">3.421</twDelInfo><twComp>__mips/Bridge_Mips/GND_28_o_R_Addr[31]_LessThan_20_o</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y161.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>__mips/Timer0_Mips/mem_15</twComp><twBEL>__mips/Bridge_Mips/Mmux_m_data_rdata141</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y164.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.730</twDelInfo><twComp>__mips/Bridge_Mips/Mmux_m_data_rdata14</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y164.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N220</twComp><twBEL>__mips/Bridge_Mips/Mmux_m_data_rdata142_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y164.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>N220</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N220</twComp><twBEL>__mips/Bridge_Mips/Mmux_m_data_rdata143</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y147.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.231</twDelInfo><twComp>__mips/Bridge_O_m_data_rdata&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y147.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>__mips/CPU_Mips/RD1ForwardResultE&lt;13&gt;</twComp><twBEL>__mips/CPU_Mips/ALUResultW&lt;1&gt;1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y138.D6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.921</twDelInfo><twComp>__mips/CPU_Mips/ALUResultW&lt;1&gt;1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y138.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>__mips/CPU_Mips/RD1ForwardResultE&lt;9&gt;</twComp><twBEL>__mips/CPU_Mips/Mmux_RD1ForwardResultE322</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y36.A9</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.584</twDelInfo><twComp>__mips/CPU_Mips/RD1ForwardResultE&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y36.P40</twSite><twDelType>Tdspdo_A_P</twDelType><twDelInfo twEdge="twRising">3.926</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr</twComp><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y37.C23</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr_P40_to_MulUnit/Mmult_sr1</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y37.PCOUT9</twSite><twDelType>Tdspdo_C_PCOUT</twDelType><twDelInfo twEdge="twRising">3.149</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr1</twComp><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y38.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr1_PCOUT_to_MulUnit/Mmult_sr2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y38.P27</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.645</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr2</twComp><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr2</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y39.C10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr2_P27_to_MulUnit/Mmult_sr3</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y39.P0</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr3</twComp><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y156.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.619</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/sr&lt;34&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y156.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/tmp&lt;35&gt;</twComp><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmux_usr[63]_sr[63]_mux_4_OUT281</twBEL><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/tmp_34</twBEL></twPathDel><twLogDel>15.738</twLogDel><twRouteDel>19.069</twRouteDel><twTotDel>34.807</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_in_BUFGP</twDestClk><twPctLog>45.2</twPctLog><twPctRoute>54.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.114</twSlack><twSrc BELType="FF">__mips/R_Addr_17</twSrc><twDest BELType="FF">__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/tmp_34</twDest><twTotPathDel>34.807</twTotPathDel><twClkSkew dest = "0.885" src = "0.929">0.044</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>__mips/R_Addr_17</twSrc><twDest BELType='FF'>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/tmp_34</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X12Y163.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X12Y163.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>__mips/R_Addr&lt;17&gt;</twComp><twBEL>__mips/R_Addr_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y170.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.556</twDelInfo><twComp>__mips/R_Addr&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y170.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>__mips/Bridge_Mips/Mcompar_GND_28_o_R_Addr[31]_LessThan_20_o_cy&lt;3&gt;</twComp><twBEL>__mips/Bridge_Mips/Mcompar_GND_28_o_R_Addr[31]_LessThan_20_o_lut&lt;1&gt;</twBEL><twBEL>__mips/Bridge_Mips/Mcompar_GND_28_o_R_Addr[31]_LessThan_20_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y171.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>__mips/Bridge_Mips/Mcompar_GND_28_o_R_Addr[31]_LessThan_20_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y171.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>__mips/Bridge_Mips/GND_28_o_R_Addr[31]_LessThan_20_o</twComp><twBEL>__mips/Bridge_Mips/Mcompar_GND_28_o_R_Addr[31]_LessThan_20_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y161.D4</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">3.421</twDelInfo><twComp>__mips/Bridge_Mips/GND_28_o_R_Addr[31]_LessThan_20_o</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y161.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>__mips/Timer0_Mips/mem_15</twComp><twBEL>__mips/Bridge_Mips/Mmux_m_data_rdata141</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y164.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.730</twDelInfo><twComp>__mips/Bridge_Mips/Mmux_m_data_rdata14</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y164.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N220</twComp><twBEL>__mips/Bridge_Mips/Mmux_m_data_rdata142_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y164.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>N220</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N220</twComp><twBEL>__mips/Bridge_Mips/Mmux_m_data_rdata143</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y147.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.231</twDelInfo><twComp>__mips/Bridge_O_m_data_rdata&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y147.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>__mips/CPU_Mips/RD1ForwardResultE&lt;13&gt;</twComp><twBEL>__mips/CPU_Mips/ALUResultW&lt;1&gt;1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y138.D6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.921</twDelInfo><twComp>__mips/CPU_Mips/ALUResultW&lt;1&gt;1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y138.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>__mips/CPU_Mips/RD1ForwardResultE&lt;9&gt;</twComp><twBEL>__mips/CPU_Mips/Mmux_RD1ForwardResultE322</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y36.A9</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.584</twDelInfo><twComp>__mips/CPU_Mips/RD1ForwardResultE&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y36.P40</twSite><twDelType>Tdspdo_A_P</twDelType><twDelInfo twEdge="twRising">3.926</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr</twComp><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y37.C23</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr_P40_to_MulUnit/Mmult_sr1</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y37.PCOUT0</twSite><twDelType>Tdspdo_C_PCOUT</twDelType><twDelInfo twEdge="twRising">3.149</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr1</twComp><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y38.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr1_PCOUT_to_MulUnit/Mmult_sr2_PCIN_0</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y38.P27</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.645</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr2</twComp><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr2</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y39.C10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr2_P27_to_MulUnit/Mmult_sr3</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y39.P0</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr3</twComp><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y156.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.619</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/sr&lt;34&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y156.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/tmp&lt;35&gt;</twComp><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmux_usr[63]_sr[63]_mux_4_OUT281</twBEL><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/tmp_34</twBEL></twPathDel><twLogDel>15.738</twLogDel><twRouteDel>19.069</twRouteDel><twTotDel>34.807</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_in_BUFGP</twDestClk><twPctLog>45.2</twPctLog><twPctRoute>54.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="26953678890" iCriticalPaths="0" sType="EndPoint">Paths for end point __mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/tmp_56 (SLICE_X19Y161.A4), 26953678890 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.170</twSlack><twSrc BELType="FF">__mips/R_Addr_26</twSrc><twDest BELType="FF">__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/tmp_56</twDest><twTotPathDel>34.765</twTotPathDel><twClkSkew dest = "0.315" src = "0.345">0.030</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>__mips/R_Addr_26</twSrc><twDest BELType='FF'>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/tmp_56</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X15Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y165.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>__mips/R_Addr&lt;29&gt;</twComp><twBEL>__mips/R_Addr_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y170.D3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.804</twDelInfo><twComp>__mips/R_Addr&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y170.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>__mips/Bridge_Mips/Mcompar_GND_28_o_R_Addr[31]_LessThan_20_o_cy&lt;3&gt;</twComp><twBEL>__mips/Bridge_Mips/Mcompar_GND_28_o_R_Addr[31]_LessThan_20_o_lutdi2</twBEL><twBEL>__mips/Bridge_Mips/Mcompar_GND_28_o_R_Addr[31]_LessThan_20_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y171.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>__mips/Bridge_Mips/Mcompar_GND_28_o_R_Addr[31]_LessThan_20_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y171.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>__mips/Bridge_Mips/GND_28_o_R_Addr[31]_LessThan_20_o</twComp><twBEL>__mips/Bridge_Mips/Mcompar_GND_28_o_R_Addr[31]_LessThan_20_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y161.D4</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">3.421</twDelInfo><twComp>__mips/Bridge_Mips/GND_28_o_R_Addr[31]_LessThan_20_o</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y161.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>__mips/Timer0_Mips/mem_15</twComp><twBEL>__mips/Bridge_Mips/Mmux_m_data_rdata141</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y164.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.730</twDelInfo><twComp>__mips/Bridge_Mips/Mmux_m_data_rdata14</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y164.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N220</twComp><twBEL>__mips/Bridge_Mips/Mmux_m_data_rdata142_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y164.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>N220</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N220</twComp><twBEL>__mips/Bridge_Mips/Mmux_m_data_rdata143</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y147.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.231</twDelInfo><twComp>__mips/Bridge_O_m_data_rdata&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y147.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>__mips/CPU_Mips/RD1ForwardResultE&lt;13&gt;</twComp><twBEL>__mips/CPU_Mips/ALUResultW&lt;1&gt;1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y138.D6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.921</twDelInfo><twComp>__mips/CPU_Mips/ALUResultW&lt;1&gt;1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y138.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>__mips/CPU_Mips/RD1ForwardResultE&lt;9&gt;</twComp><twBEL>__mips/CPU_Mips/Mmux_RD1ForwardResultE322</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y36.A9</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.584</twDelInfo><twComp>__mips/CPU_Mips/RD1ForwardResultE&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y36.P40</twSite><twDelType>Tdspdo_A_P</twDelType><twDelInfo twEdge="twRising">3.926</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr</twComp><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y37.C23</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr_P40_to_MulUnit/Mmult_sr1</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y37.PCOUT9</twSite><twDelType>Tdspdo_C_PCOUT</twDelType><twDelInfo twEdge="twRising">3.149</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr1</twComp><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y38.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr1_PCOUT_to_MulUnit/Mmult_sr2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y38.P27</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.645</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr2</twComp><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr2</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y39.C10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr2_P27_to_MulUnit/Mmult_sr3</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y39.P22</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr3</twComp><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr3</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y161.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.564</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/sr&lt;56&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y161.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/tmp&lt;59&gt;</twComp><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmux_usr[63]_sr[63]_mux_4_OUT521</twBEL><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/tmp_56</twBEL></twPathDel><twLogDel>15.503</twLogDel><twRouteDel>19.262</twRouteDel><twTotDel>34.765</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_in_BUFGP</twDestClk><twPctLog>44.6</twPctLog><twPctRoute>55.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.170</twSlack><twSrc BELType="FF">__mips/R_Addr_17</twSrc><twDest BELType="FF">__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/tmp_56</twDest><twTotPathDel>34.752</twTotPathDel><twClkSkew dest = "0.315" src = "0.358">0.043</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>__mips/R_Addr_17</twSrc><twDest BELType='FF'>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/tmp_56</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X12Y163.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X12Y163.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>__mips/R_Addr&lt;17&gt;</twComp><twBEL>__mips/R_Addr_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y170.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.556</twDelInfo><twComp>__mips/R_Addr&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y170.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>__mips/Bridge_Mips/Mcompar_GND_28_o_R_Addr[31]_LessThan_20_o_cy&lt;3&gt;</twComp><twBEL>__mips/Bridge_Mips/Mcompar_GND_28_o_R_Addr[31]_LessThan_20_o_lut&lt;1&gt;</twBEL><twBEL>__mips/Bridge_Mips/Mcompar_GND_28_o_R_Addr[31]_LessThan_20_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y171.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>__mips/Bridge_Mips/Mcompar_GND_28_o_R_Addr[31]_LessThan_20_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y171.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>__mips/Bridge_Mips/GND_28_o_R_Addr[31]_LessThan_20_o</twComp><twBEL>__mips/Bridge_Mips/Mcompar_GND_28_o_R_Addr[31]_LessThan_20_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y161.D4</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">3.421</twDelInfo><twComp>__mips/Bridge_Mips/GND_28_o_R_Addr[31]_LessThan_20_o</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y161.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>__mips/Timer0_Mips/mem_15</twComp><twBEL>__mips/Bridge_Mips/Mmux_m_data_rdata141</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y164.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.730</twDelInfo><twComp>__mips/Bridge_Mips/Mmux_m_data_rdata14</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y164.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N220</twComp><twBEL>__mips/Bridge_Mips/Mmux_m_data_rdata142_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y164.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>N220</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N220</twComp><twBEL>__mips/Bridge_Mips/Mmux_m_data_rdata143</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y147.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.231</twDelInfo><twComp>__mips/Bridge_O_m_data_rdata&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y147.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>__mips/CPU_Mips/RD1ForwardResultE&lt;13&gt;</twComp><twBEL>__mips/CPU_Mips/ALUResultW&lt;1&gt;1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y138.D6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.921</twDelInfo><twComp>__mips/CPU_Mips/ALUResultW&lt;1&gt;1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y138.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>__mips/CPU_Mips/RD1ForwardResultE&lt;9&gt;</twComp><twBEL>__mips/CPU_Mips/Mmux_RD1ForwardResultE322</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y36.A9</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.584</twDelInfo><twComp>__mips/CPU_Mips/RD1ForwardResultE&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y36.P40</twSite><twDelType>Tdspdo_A_P</twDelType><twDelInfo twEdge="twRising">3.926</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr</twComp><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y37.C23</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr_P40_to_MulUnit/Mmult_sr1</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y37.PCOUT9</twSite><twDelType>Tdspdo_C_PCOUT</twDelType><twDelInfo twEdge="twRising">3.149</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr1</twComp><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y38.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr1_PCOUT_to_MulUnit/Mmult_sr2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y38.P27</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.645</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr2</twComp><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr2</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y39.C10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr2_P27_to_MulUnit/Mmult_sr3</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y39.P22</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr3</twComp><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr3</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y161.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.564</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/sr&lt;56&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y161.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/tmp&lt;59&gt;</twComp><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmux_usr[63]_sr[63]_mux_4_OUT521</twBEL><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/tmp_56</twBEL></twPathDel><twLogDel>15.738</twLogDel><twRouteDel>19.014</twRouteDel><twTotDel>34.752</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_in_BUFGP</twDestClk><twPctLog>45.3</twPctLog><twPctRoute>54.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.170</twSlack><twSrc BELType="FF">__mips/R_Addr_17</twSrc><twDest BELType="FF">__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/tmp_56</twDest><twTotPathDel>34.752</twTotPathDel><twClkSkew dest = "0.315" src = "0.358">0.043</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>__mips/R_Addr_17</twSrc><twDest BELType='FF'>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/tmp_56</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X12Y163.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X12Y163.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>__mips/R_Addr&lt;17&gt;</twComp><twBEL>__mips/R_Addr_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y170.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.556</twDelInfo><twComp>__mips/R_Addr&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y170.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>__mips/Bridge_Mips/Mcompar_GND_28_o_R_Addr[31]_LessThan_20_o_cy&lt;3&gt;</twComp><twBEL>__mips/Bridge_Mips/Mcompar_GND_28_o_R_Addr[31]_LessThan_20_o_lut&lt;1&gt;</twBEL><twBEL>__mips/Bridge_Mips/Mcompar_GND_28_o_R_Addr[31]_LessThan_20_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y171.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>__mips/Bridge_Mips/Mcompar_GND_28_o_R_Addr[31]_LessThan_20_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y171.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>__mips/Bridge_Mips/GND_28_o_R_Addr[31]_LessThan_20_o</twComp><twBEL>__mips/Bridge_Mips/Mcompar_GND_28_o_R_Addr[31]_LessThan_20_o_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y161.D4</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">3.421</twDelInfo><twComp>__mips/Bridge_Mips/GND_28_o_R_Addr[31]_LessThan_20_o</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y161.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>__mips/Timer0_Mips/mem_15</twComp><twBEL>__mips/Bridge_Mips/Mmux_m_data_rdata141</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y164.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.730</twDelInfo><twComp>__mips/Bridge_Mips/Mmux_m_data_rdata14</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y164.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N220</twComp><twBEL>__mips/Bridge_Mips/Mmux_m_data_rdata142_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y164.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>N220</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N220</twComp><twBEL>__mips/Bridge_Mips/Mmux_m_data_rdata143</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y147.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.231</twDelInfo><twComp>__mips/Bridge_O_m_data_rdata&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y147.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>__mips/CPU_Mips/RD1ForwardResultE&lt;13&gt;</twComp><twBEL>__mips/CPU_Mips/ALUResultW&lt;1&gt;1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y138.D6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.921</twDelInfo><twComp>__mips/CPU_Mips/ALUResultW&lt;1&gt;1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y138.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>__mips/CPU_Mips/RD1ForwardResultE&lt;9&gt;</twComp><twBEL>__mips/CPU_Mips/Mmux_RD1ForwardResultE322</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y36.A9</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.584</twDelInfo><twComp>__mips/CPU_Mips/RD1ForwardResultE&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y36.P40</twSite><twDelType>Tdspdo_A_P</twDelType><twDelInfo twEdge="twRising">3.926</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr</twComp><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y37.C23</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr_P40_to_MulUnit/Mmult_sr1</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y37.PCOUT0</twSite><twDelType>Tdspdo_C_PCOUT</twDelType><twDelInfo twEdge="twRising">3.149</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr1</twComp><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y38.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr1_PCOUT_to_MulUnit/Mmult_sr2_PCIN_0</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y38.P27</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.645</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr2</twComp><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr2</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y39.C10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr2_P27_to_MulUnit/Mmult_sr3</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y39.P22</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr3</twComp><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmult_sr3</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y161.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.564</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/sr&lt;56&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y161.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/tmp&lt;59&gt;</twComp><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/Mmux_usr[63]_sr[63]_mux_4_OUT521</twBEL><twBEL>__mips/CPU_Mips/MDU_TOP/__MulDivUnit/MulUnit/tmp_56</twBEL></twPathDel><twLogDel>15.738</twLogDel><twRouteDel>19.014</twRouteDel><twTotDel>34.752</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_in_BUFGP</twDestClk><twPctLog>45.3</twPctLog><twPctRoute>54.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 40 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="277" iCriticalPaths="0" sType="EndPoint">Paths for end point __mips/__UART/__uart_rx/bit_count_2 (SLICE_X52Y138.CE), 277 paths
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.365</twSlack><twSrc BELType="FF">__mips/__UART/__uart_rx/bit_count_1</twSrc><twDest BELType="FF">__mips/__UART/__uart_rx/bit_count_2</twDest><twTotPathDel>0.365</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>__mips/__UART/__uart_rx/bit_count_1</twSrc><twDest BELType='FF'>__mips/__UART/__uart_rx/bit_count_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X52Y138.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>__mips/__UART/__uart_rx/bit_count&lt;2&gt;</twComp><twBEL>__mips/__UART/__uart_rx/bit_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y138.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>__mips/__UART/__uart_rx/bit_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y138.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>__mips/__UART/__uart_rx/bit_count&lt;2&gt;</twComp><twBEL>__mips/__UART/__uart_rx/_n0110_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y138.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.011</twDelInfo><twComp>__mips/__UART/__uart_rx/_n0110_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y138.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>__mips/__UART/__uart_rx/bit_count&lt;2&gt;</twComp><twBEL>__mips/__UART/__uart_rx/bit_count_2</twBEL></twPathDel><twLogDel>0.320</twLogDel><twRouteDel>0.045</twRouteDel><twTotDel>0.365</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_in_BUFGP</twDestClk><twPctLog>87.7</twPctLog><twPctRoute>12.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.448</twSlack><twSrc BELType="FF">__mips/__UART/__uart_rx/state_FSM_FFd2</twSrc><twDest BELType="FF">__mips/__UART/__uart_rx/bit_count_2</twDest><twTotPathDel>0.448</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>__mips/__UART/__uart_rx/state_FSM_FFd2</twSrc><twDest BELType='FF'>__mips/__UART/__uart_rx/bit_count_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X53Y139.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>__mips/__UART/__uart_rx/state_FSM_FFd2</twComp><twBEL>__mips/__UART/__uart_rx/state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y138.C5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.185</twDelInfo><twComp>__mips/__UART/__uart_rx/state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y138.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>__mips/__UART/__uart_rx/bit_count&lt;2&gt;</twComp><twBEL>__mips/__UART/__uart_rx/_n0110_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y138.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.011</twDelInfo><twComp>__mips/__UART/__uart_rx/_n0110_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y138.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>__mips/__UART/__uart_rx/bit_count&lt;2&gt;</twComp><twBEL>__mips/__UART/__uart_rx/bit_count_2</twBEL></twPathDel><twLogDel>0.252</twLogDel><twRouteDel>0.196</twRouteDel><twTotDel>0.448</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_in_BUFGP</twDestClk><twPctLog>56.2</twPctLog><twPctRoute>43.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.481</twSlack><twSrc BELType="FF">__mips/__UART/__uart_rx/bit_count_0</twSrc><twDest BELType="FF">__mips/__UART/__uart_rx/bit_count_2</twDest><twTotPathDel>0.481</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>__mips/__UART/__uart_rx/bit_count_0</twSrc><twDest BELType='FF'>__mips/__UART/__uart_rx/bit_count_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X52Y138.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>__mips/__UART/__uart_rx/bit_count&lt;2&gt;</twComp><twBEL>__mips/__UART/__uart_rx/bit_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y138.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>__mips/__UART/__uart_rx/bit_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y138.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>__mips/__UART/__uart_rx/bit_count&lt;2&gt;</twComp><twBEL>__mips/__UART/__uart_rx/_n0110_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y138.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.011</twDelInfo><twComp>__mips/__UART/__uart_rx/_n0110_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y138.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>__mips/__UART/__uart_rx/bit_count&lt;2&gt;</twComp><twBEL>__mips/__UART/__uart_rx/bit_count_2</twBEL></twPathDel><twLogDel>0.288</twLogDel><twRouteDel>0.193</twRouteDel><twTotDel>0.481</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_in_BUFGP</twDestClk><twPctLog>59.9</twPctLog><twPctRoute>40.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="277" iCriticalPaths="0" sType="EndPoint">Paths for end point __mips/__UART/__uart_rx/bit_count_0 (SLICE_X52Y138.CE), 277 paths
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.375</twSlack><twSrc BELType="FF">__mips/__UART/__uart_rx/bit_count_1</twSrc><twDest BELType="FF">__mips/__UART/__uart_rx/bit_count_0</twDest><twTotPathDel>0.375</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>__mips/__UART/__uart_rx/bit_count_1</twSrc><twDest BELType='FF'>__mips/__UART/__uart_rx/bit_count_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X52Y138.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>__mips/__UART/__uart_rx/bit_count&lt;2&gt;</twComp><twBEL>__mips/__UART/__uart_rx/bit_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y138.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>__mips/__UART/__uart_rx/bit_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y138.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>__mips/__UART/__uart_rx/bit_count&lt;2&gt;</twComp><twBEL>__mips/__UART/__uart_rx/_n0110_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y138.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.011</twDelInfo><twComp>__mips/__UART/__uart_rx/_n0110_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y138.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.092</twDelInfo><twComp>__mips/__UART/__uart_rx/bit_count&lt;2&gt;</twComp><twBEL>__mips/__UART/__uart_rx/bit_count_0</twBEL></twPathDel><twLogDel>0.330</twLogDel><twRouteDel>0.045</twRouteDel><twTotDel>0.375</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_in_BUFGP</twDestClk><twPctLog>88.0</twPctLog><twPctRoute>12.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.458</twSlack><twSrc BELType="FF">__mips/__UART/__uart_rx/state_FSM_FFd2</twSrc><twDest BELType="FF">__mips/__UART/__uart_rx/bit_count_0</twDest><twTotPathDel>0.458</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>__mips/__UART/__uart_rx/state_FSM_FFd2</twSrc><twDest BELType='FF'>__mips/__UART/__uart_rx/bit_count_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X53Y139.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>__mips/__UART/__uart_rx/state_FSM_FFd2</twComp><twBEL>__mips/__UART/__uart_rx/state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y138.C5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.185</twDelInfo><twComp>__mips/__UART/__uart_rx/state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y138.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>__mips/__UART/__uart_rx/bit_count&lt;2&gt;</twComp><twBEL>__mips/__UART/__uart_rx/_n0110_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y138.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.011</twDelInfo><twComp>__mips/__UART/__uart_rx/_n0110_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y138.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.092</twDelInfo><twComp>__mips/__UART/__uart_rx/bit_count&lt;2&gt;</twComp><twBEL>__mips/__UART/__uart_rx/bit_count_0</twBEL></twPathDel><twLogDel>0.262</twLogDel><twRouteDel>0.196</twRouteDel><twTotDel>0.458</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_in_BUFGP</twDestClk><twPctLog>57.2</twPctLog><twPctRoute>42.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.491</twSlack><twSrc BELType="FF">__mips/__UART/__uart_rx/bit_count_0</twSrc><twDest BELType="FF">__mips/__UART/__uart_rx/bit_count_0</twDest><twTotPathDel>0.491</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>__mips/__UART/__uart_rx/bit_count_0</twSrc><twDest BELType='FF'>__mips/__UART/__uart_rx/bit_count_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X52Y138.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>__mips/__UART/__uart_rx/bit_count&lt;2&gt;</twComp><twBEL>__mips/__UART/__uart_rx/bit_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y138.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>__mips/__UART/__uart_rx/bit_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y138.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>__mips/__UART/__uart_rx/bit_count&lt;2&gt;</twComp><twBEL>__mips/__UART/__uart_rx/_n0110_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y138.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.011</twDelInfo><twComp>__mips/__UART/__uart_rx/_n0110_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y138.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.092</twDelInfo><twComp>__mips/__UART/__uart_rx/bit_count&lt;2&gt;</twComp><twBEL>__mips/__UART/__uart_rx/bit_count_0</twBEL></twPathDel><twLogDel>0.298</twLogDel><twRouteDel>0.193</twRouteDel><twTotDel>0.491</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_in_BUFGP</twDestClk><twPctLog>60.7</twPctLog><twPctRoute>39.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="277" iCriticalPaths="0" sType="EndPoint">Paths for end point __mips/__UART/__uart_rx/bit_count_1 (SLICE_X52Y138.CE), 277 paths
</twPathRptBanner><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.378</twSlack><twSrc BELType="FF">__mips/__UART/__uart_rx/bit_count_1</twSrc><twDest BELType="FF">__mips/__UART/__uart_rx/bit_count_1</twDest><twTotPathDel>0.378</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>__mips/__UART/__uart_rx/bit_count_1</twSrc><twDest BELType='FF'>__mips/__UART/__uart_rx/bit_count_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X52Y138.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>__mips/__UART/__uart_rx/bit_count&lt;2&gt;</twComp><twBEL>__mips/__UART/__uart_rx/bit_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y138.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>__mips/__UART/__uart_rx/bit_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y138.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>__mips/__UART/__uart_rx/bit_count&lt;2&gt;</twComp><twBEL>__mips/__UART/__uart_rx/_n0110_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y138.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.011</twDelInfo><twComp>__mips/__UART/__uart_rx/_n0110_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y138.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>__mips/__UART/__uart_rx/bit_count&lt;2&gt;</twComp><twBEL>__mips/__UART/__uart_rx/bit_count_1</twBEL></twPathDel><twLogDel>0.333</twLogDel><twRouteDel>0.045</twRouteDel><twTotDel>0.378</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_in_BUFGP</twDestClk><twPctLog>88.1</twPctLog><twPctRoute>11.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.461</twSlack><twSrc BELType="FF">__mips/__UART/__uart_rx/state_FSM_FFd2</twSrc><twDest BELType="FF">__mips/__UART/__uart_rx/bit_count_1</twDest><twTotPathDel>0.461</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>__mips/__UART/__uart_rx/state_FSM_FFd2</twSrc><twDest BELType='FF'>__mips/__UART/__uart_rx/bit_count_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X53Y139.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>__mips/__UART/__uart_rx/state_FSM_FFd2</twComp><twBEL>__mips/__UART/__uart_rx/state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y138.C5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.185</twDelInfo><twComp>__mips/__UART/__uart_rx/state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y138.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>__mips/__UART/__uart_rx/bit_count&lt;2&gt;</twComp><twBEL>__mips/__UART/__uart_rx/_n0110_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y138.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.011</twDelInfo><twComp>__mips/__UART/__uart_rx/_n0110_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y138.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>__mips/__UART/__uart_rx/bit_count&lt;2&gt;</twComp><twBEL>__mips/__UART/__uart_rx/bit_count_1</twBEL></twPathDel><twLogDel>0.265</twLogDel><twRouteDel>0.196</twRouteDel><twTotDel>0.461</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_in_BUFGP</twDestClk><twPctLog>57.5</twPctLog><twPctRoute>42.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.494</twSlack><twSrc BELType="FF">__mips/__UART/__uart_rx/bit_count_0</twSrc><twDest BELType="FF">__mips/__UART/__uart_rx/bit_count_1</twDest><twTotPathDel>0.494</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>__mips/__UART/__uart_rx/bit_count_0</twSrc><twDest BELType='FF'>__mips/__UART/__uart_rx/bit_count_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X52Y138.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>__mips/__UART/__uart_rx/bit_count&lt;2&gt;</twComp><twBEL>__mips/__UART/__uart_rx/bit_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y138.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>__mips/__UART/__uart_rx/bit_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y138.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>__mips/__UART/__uart_rx/bit_count&lt;2&gt;</twComp><twBEL>__mips/__UART/__uart_rx/_n0110_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y138.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.011</twDelInfo><twComp>__mips/__UART/__uart_rx/_n0110_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y138.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>__mips/__UART/__uart_rx/bit_count&lt;2&gt;</twComp><twBEL>__mips/__UART/__uart_rx/bit_count_1</twBEL></twPathDel><twLogDel>0.301</twLogDel><twRouteDel>0.193</twRouteDel><twTotDel>0.494</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_in_BUFGP</twDestClk><twPctLog>60.9</twPctLog><twPctRoute>39.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="42"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 40 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="43" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="__mips/__IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="__mips/__IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X3Y64.CLKA" clockNet="clk_in_BUFGP"/><twPinLimit anchorID="44" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="__mips/__IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="__mips/__IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X3Y66.CLKA" clockNet="clk_in_BUFGP"/><twPinLimit anchorID="45" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="__mips/__IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="__mips/__IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X4Y66.CLKA" clockNet="clk_in_BUFGP"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="46">0</twUnmetConstCnt><twDataSheet anchorID="47" twNameLen="15"><twClk2SUList anchorID="48" twDestWidth="6"><twDest>clk_in</twDest><twClk2SU><twSrc>clk_in</twSrc><twRiseRise>34.946</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="49"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>1635310795323</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>22726</twConnCnt></twConstCov><twStats anchorID="50"><twMinPer>34.946</twMinPer><twFootnote number="1" /><twMaxFreq>28.616</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Dec  7 16:12:40 2022 </twTimestamp></twFoot><twClientInfo anchorID="51"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 598 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
