

================================================================
== Vitis HLS Report for 'compute_all_scores'
================================================================
* Date:           Mon Dec 20 19:04:53 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.911 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1452|     1452|  5.808 us|  5.808 us|  1452|  1452|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_92_1_VITIS_LOOP_93_2_VITIS_LOOP_94_3  |     1450|     1450|         8|          1|          1|  1444|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     3|        -|        -|    -|
|Expression           |        -|     -|        0|      381|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|        0|       80|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       90|    -|
|Register             |        -|     -|      472|      160|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|      472|      711|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+--------------------+---------+----+---+----+-----+
    |         Instance         |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+--------------------+---------+----+---+----+-----+
    |mul_3ns_8ns_10_1_1_U1894  |mul_3ns_8ns_10_1_1  |        0|   0|  0|  40|    0|
    |mul_3ns_8ns_9_1_1_U1893   |mul_3ns_8ns_9_1_1   |        0|   0|  0|  40|    0|
    +--------------------------+--------------------+---------+----+---+----+-----+
    |Total                     |                    |        0|   0|  0|  80|    0|
    +--------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------------------------+---------------------------------------+---------------------+
    |                   Instance                  |                 Module                |      Expression     |
    +---------------------------------------------+---------------------------------------+---------------------+
    |ama_addmuladd_10ns_5ns_7ns_5ns_16_4_1_U1896  |ama_addmuladd_10ns_5ns_7ns_5ns_16_4_1  |  (i0 + i1) * i2 + i3|
    |mac_muladd_3ns_7ns_5ns_9_4_1_U1895           |mac_muladd_3ns_7ns_5ns_9_4_1           |         i0 * i1 + i2|
    |mul_mul_28s_16ns_45_4_1_U1897                |mul_mul_28s_16ns_45_4_1                |              i0 * i1|
    +---------------------------------------------+---------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln712_fu_379_p2      |         +|   0|  0|  16|           9|           9|
    |add_ln92_1_fu_192_p2     |         +|   0|  0|  18|          11|           1|
    |add_ln92_fu_201_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln93_1_fu_221_p2     |         +|   0|  0|  17|          10|           1|
    |add_ln93_fu_330_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln94_fu_283_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln96_fu_403_p2       |         +|   0|  0|  34|          27|          27|
    |empty_116_fu_356_p2      |         +|   0|  0|  16|           9|           9|
    |ret_V_fu_463_p2          |         +|   0|  0|  53|          46|          46|
    |temp_V_fu_397_p2         |         +|   0|  0|  35|          28|          28|
    |and_ln92_fu_264_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln1548_fu_409_p2    |      icmp|   0|  0|  18|          28|           1|
    |icmp_ln92_fu_186_p2      |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln93_fu_207_p2      |      icmp|   0|  0|  11|          10|           9|
    |icmp_ln94_fu_258_p2      |      icmp|   0|  0|   9|           5|           5|
    |or_ln93_fu_270_p2        |        or|   0|  0|   2|           1|           1|
    |min_V_fu_423_p3          |    select|   0|  0|  28|           1|          28|
    |select_ln92_1_fu_213_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln92_2_fu_348_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln92_fu_301_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln93_1_fu_336_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln93_2_fu_364_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln93_3_fu_227_p3  |    select|   0|  0|  10|           1|           1|
    |select_ln93_fu_275_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln97_fu_442_p3    |    select|   0|  0|  27|           1|          27|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln92_fu_253_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 381|         220|         240|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten20_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   10|         20|
    |ap_sig_allocacmp_nh_1                   |   9|          2|    3|          6|
    |indvar_flatten20_fu_104                 |   9|          2|   11|         22|
    |indvar_flatten_fu_96                    |   9|          2|   10|         20|
    |n1_fu_92                                |   9|          2|    5|         10|
    |n2_fu_88                                |   9|          2|    5|         10|
    |nh_fu_100                               |   9|          2|    3|          6|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  90|         20|   60|        120|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln92_reg_549                     |   3|   0|    3|          0|
    |add_ln92_reg_549_pp0_iter1_reg       |   3|   0|    3|          0|
    |add_ln93_reg_600                     |   5|   0|    5|          0|
    |add_ln96_reg_620                     |  27|   0|   27|          0|
    |add_ln99_1_reg_640                   |  16|   0|   16|          0|
    |and_ln92_reg_567                     |   1|   0|    1|          0|
    |and_ln92_reg_567_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg     |   1|   0|    1|          0|
    |icmp_ln1548_reg_625                  |   1|   0|    1|          0|
    |icmp_ln92_reg_545                    |   1|   0|    1|          0|
    |icmp_ln93_reg_554                    |   1|   0|    1|          0|
    |indvar_flatten20_fu_104              |  11|   0|   11|          0|
    |indvar_flatten_fu_96                 |  10|   0|   10|          0|
    |mul_ln92_1_reg_584                   |   9|   0|    9|          0|
    |mul_ln99_reg_589                     |  10|   0|   10|          0|
    |n1_fu_92                             |   5|   0|    5|          0|
    |n2_fu_88                             |   5|   0|    5|          0|
    |nh_fu_100                            |   3|   0|    3|          0|
    |select_ln92_1_reg_562                |   3|   0|    3|          0|
    |select_ln92_1_reg_562_pp0_iter1_reg  |   3|   0|    3|          0|
    |select_ln93_1_reg_605                |   5|   0|    5|          0|
    |select_ln93_reg_573                  |   5|   0|    5|          0|
    |trunc_ln92_reg_594                   |   9|   0|    9|          0|
    |add_ln96_reg_620                     |  64|  32|   27|          0|
    |icmp_ln1548_reg_625                  |  64|  32|    1|          0|
    |icmp_ln92_reg_545                    |  64|  32|    1|          0|
    |icmp_ln93_reg_554                    |  64|  32|    1|          0|
    |select_ln93_reg_573                  |  64|  32|    5|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 472| 160|  187|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  compute_all_scores|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  compute_all_scores|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  compute_all_scores|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  compute_all_scores|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  compute_all_scores|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  compute_all_scores|  return value|
|scores_source_V_address0  |  out|    9|   ap_memory|     scores_source_V|         array|
|scores_source_V_ce0       |  out|    1|   ap_memory|     scores_source_V|         array|
|scores_source_V_q0        |   in|   28|   ap_memory|     scores_source_V|         array|
|scores_target_V_address0  |  out|    9|   ap_memory|     scores_target_V|         array|
|scores_target_V_ce0       |  out|    1|   ap_memory|     scores_target_V|         array|
|scores_target_V_q0        |   in|   28|   ap_memory|     scores_target_V|         array|
|all_scores_V_address1     |  out|   16|   ap_memory|        all_scores_V|         array|
|all_scores_V_ce1          |  out|    1|   ap_memory|        all_scores_V|         array|
|all_scores_V_we1          |  out|    1|   ap_memory|        all_scores_V|         array|
|all_scores_V_d1           |  out|   28|   ap_memory|        all_scores_V|         array|
+--------------------------+-----+-----+------------+--------------------+--------------+

