
CAN_communication_exercise.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008a38  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000194  08008bc8  08008bc8  00018bc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008d5c  08008d5c  0002014c  2**0
                  CONTENTS
  4 .ARM          00000008  08008d5c  08008d5c  00018d5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008d64  08008d64  0002014c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008d64  08008d64  00018d64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008d68  08008d68  00018d68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000014c  20000000  08008d6c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002014c  2**0
                  CONTENTS
 10 .bss          00001dac  2000014c  2000014c  0002014c  2**2
                  ALLOC
 11 ._user_heap_stack 00000a00  20001ef8  20001ef8  0002014c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002014c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002017c  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000fdd0  00000000  00000000  000201bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003040  00000000  00000000  0002ff8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000ce8  00000000  00000000  00032fd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000986  00000000  00000000  00033cb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00023466  00000000  00000000  0003463e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00011668  00000000  00000000  00057aa4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000c674f  00000000  00000000  0006910c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00003878  00000000  00000000  0012f85c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006d  00000000  00000000  001330d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000014c 	.word	0x2000014c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008bb0 	.word	0x08008bb0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000150 	.word	0x20000150
 80001cc:	08008bb0 	.word	0x08008bb0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <HAL_CAN_RxFifo0MsgPendingCallback>:
extern CAN_HandleTypeDef hcan1;

uint8_t data[8];

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b08a      	sub	sp, #40	; 0x28
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
	  CAN_RxHeaderTypeDef rxPHead = {0};
 8000584:	f107 030c 	add.w	r3, r7, #12
 8000588:	2200      	movs	r2, #0
 800058a:	601a      	str	r2, [r3, #0]
 800058c:	605a      	str	r2, [r3, #4]
 800058e:	609a      	str	r2, [r3, #8]
 8000590:	60da      	str	r2, [r3, #12]
 8000592:	611a      	str	r2, [r3, #16]
 8000594:	615a      	str	r2, [r3, #20]
 8000596:	619a      	str	r2, [r3, #24]
	  HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &rxPHead, data);
 8000598:	f107 020c 	add.w	r2, r7, #12
 800059c:	4b06      	ldr	r3, [pc, #24]	; (80005b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 800059e:	2100      	movs	r1, #0
 80005a0:	4806      	ldr	r0, [pc, #24]	; (80005bc <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 80005a2:	f000 ffcd 	bl	8001540 <HAL_CAN_GetRxMessage>
	  CDC_Transmit_FS(data, 8);
 80005a6:	2108      	movs	r1, #8
 80005a8:	4803      	ldr	r0, [pc, #12]	; (80005b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 80005aa:	f007 f9ef 	bl	800798c <CDC_Transmit_FS>
//	  CDC_Transmit_FS(rxPHead.IDE, 4);

}
 80005ae:	bf00      	nop
 80005b0:	3728      	adds	r7, #40	; 0x28
 80005b2:	46bd      	mov	sp, r7
 80005b4:	bd80      	pop	{r7, pc}
 80005b6:	bf00      	nop
 80005b8:	20000168 	.word	0x20000168
 80005bc:	20000174 	.word	0x20000174

080005c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005c0:	b590      	push	{r4, r7, lr}
 80005c2:	b0a3      	sub	sp, #140	; 0x8c
 80005c4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005c6:	f000 fbe1 	bl	8000d8c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005ca:	f000 f96d 	bl	80008a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ce:	f000 fa23 	bl	8000a18 <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 80005d2:	f007 f8ff 	bl	80077d4 <MX_USB_DEVICE_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_RESET){
 80005d6:	e005      	b.n	80005e4 <main+0x24>
	  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);
 80005d8:	2201      	movs	r2, #1
 80005da:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80005de:	48a8      	ldr	r0, [pc, #672]	; (8000880 <main+0x2c0>)
 80005e0:	f001 fddc 	bl	800219c <HAL_GPIO_WritePin>
  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_RESET){
 80005e4:	2101      	movs	r1, #1
 80005e6:	48a7      	ldr	r0, [pc, #668]	; (8000884 <main+0x2c4>)
 80005e8:	f001 fdc0 	bl	800216c <HAL_GPIO_ReadPin>
 80005ec:	4603      	mov	r3, r0
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d0f2      	beq.n	80005d8 <main+0x18>
  }
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);
 80005f2:	2200      	movs	r2, #0
 80005f4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80005f8:	48a1      	ldr	r0, [pc, #644]	; (8000880 <main+0x2c0>)
 80005fa:	f001 fdcf 	bl	800219c <HAL_GPIO_WritePin>

  uint32_t PRE[4] = {42, 210, 84, 21};
 80005fe:	4ba2      	ldr	r3, [pc, #648]	; (8000888 <main+0x2c8>)
 8000600:	f107 0474 	add.w	r4, r7, #116	; 0x74
 8000604:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000606:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  for(uint8_t i = 0; i < 5; i++){
 800060a:	2300      	movs	r3, #0
 800060c:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 8000610:	e044      	b.n	800069c <main+0xdc>
	  if(IRQRX1 == 0 && IRQRX0 == 0){
 8000612:	4b9e      	ldr	r3, [pc, #632]	; (800088c <main+0x2cc>)
 8000614:	781b      	ldrb	r3, [r3, #0]
 8000616:	b2db      	uxtb	r3, r3
 8000618:	2b00      	cmp	r3, #0
 800061a:	d118      	bne.n	800064e <main+0x8e>
 800061c:	4b9c      	ldr	r3, [pc, #624]	; (8000890 <main+0x2d0>)
 800061e:	781b      	ldrb	r3, [r3, #0]
 8000620:	b2db      	uxtb	r3, r3
 8000622:	2b00      	cmp	r3, #0
 8000624:	d113      	bne.n	800064e <main+0x8e>
		  HAL_CAN_Stop(&hcan1);
 8000626:	489b      	ldr	r0, [pc, #620]	; (8000894 <main+0x2d4>)
 8000628:	f000 fe66 	bl	80012f8 <HAL_CAN_Stop>
		  MX_CAN1_Init(PRE[i]);
 800062c:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8000630:	009b      	lsls	r3, r3, #2
 8000632:	3388      	adds	r3, #136	; 0x88
 8000634:	443b      	add	r3, r7
 8000636:	f853 3c14 	ldr.w	r3, [r3, #-20]
 800063a:	4618      	mov	r0, r3
 800063c:	f000 f99e 	bl	800097c <MX_CAN1_Init>
		  HAL_CAN_Start(&hcan1);
 8000640:	4894      	ldr	r0, [pc, #592]	; (8000894 <main+0x2d4>)
 8000642:	f000 fe15 	bl	8001270 <HAL_CAN_Start>
		  HAL_Delay(100);
 8000646:	2064      	movs	r0, #100	; 0x64
 8000648:	f000 fc12 	bl	8000e70 <HAL_Delay>
 800064c:	e021      	b.n	8000692 <main+0xd2>
	  }else{
		  if(IRQRX1 == 1 || IRQRX0 == 1){
 800064e:	4b8f      	ldr	r3, [pc, #572]	; (800088c <main+0x2cc>)
 8000650:	781b      	ldrb	r3, [r3, #0]
 8000652:	b2db      	uxtb	r3, r3
 8000654:	2b01      	cmp	r3, #1
 8000656:	d004      	beq.n	8000662 <main+0xa2>
 8000658:	4b8d      	ldr	r3, [pc, #564]	; (8000890 <main+0x2d0>)
 800065a:	781b      	ldrb	r3, [r3, #0]
 800065c:	b2db      	uxtb	r3, r3
 800065e:	2b01      	cmp	r3, #1
 8000660:	d117      	bne.n	8000692 <main+0xd2>
			  char str[42];
			  sprintf(str, "BAUDRATE DETECTED WITH PRESCALER OF %ld\n", PRE[i-1]);
 8000662:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8000666:	3b01      	subs	r3, #1
 8000668:	009b      	lsls	r3, r3, #2
 800066a:	3388      	adds	r3, #136	; 0x88
 800066c:	443b      	add	r3, r7
 800066e:	f853 2c14 	ldr.w	r2, [r3, #-20]
 8000672:	1d3b      	adds	r3, r7, #4
 8000674:	4988      	ldr	r1, [pc, #544]	; (8000898 <main+0x2d8>)
 8000676:	4618      	mov	r0, r3
 8000678:	f007 fdf6 	bl	8008268 <siprintf>
			  CDC_Transmit_FS((uint8_t*)str, strlen(str));
 800067c:	1d3b      	adds	r3, r7, #4
 800067e:	4618      	mov	r0, r3
 8000680:	f7ff fda6 	bl	80001d0 <strlen>
 8000684:	4603      	mov	r3, r0
 8000686:	b29a      	uxth	r2, r3
 8000688:	1d3b      	adds	r3, r7, #4
 800068a:	4611      	mov	r1, r2
 800068c:	4618      	mov	r0, r3
 800068e:	f007 f97d 	bl	800798c <CDC_Transmit_FS>
  for(uint8_t i = 0; i < 5; i++){
 8000692:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8000696:	3301      	adds	r3, #1
 8000698:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 800069c:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 80006a0:	2b04      	cmp	r3, #4
 80006a2:	d9b6      	bls.n	8000612 <main+0x52>
		  }
	  }
  }

  if(IRQRX1 == 0 && IRQRX0 == 0){
 80006a4:	4b79      	ldr	r3, [pc, #484]	; (800088c <main+0x2cc>)
 80006a6:	781b      	ldrb	r3, [r3, #0]
 80006a8:	b2db      	uxtb	r3, r3
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d10a      	bne.n	80006c4 <main+0x104>
 80006ae:	4b78      	ldr	r3, [pc, #480]	; (8000890 <main+0x2d0>)
 80006b0:	781b      	ldrb	r3, [r3, #0]
 80006b2:	b2db      	uxtb	r3, r3
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d105      	bne.n	80006c4 <main+0x104>
	  CDC_Transmit_FS((uint8_t*)"ERROR DETECTING BAUDRATE", 24);
 80006b8:	2118      	movs	r1, #24
 80006ba:	4878      	ldr	r0, [pc, #480]	; (800089c <main+0x2dc>)
 80006bc:	f007 f966 	bl	800798c <CDC_Transmit_FS>
	  Error_Handler();
 80006c0:	f000 fa0a 	bl	8000ad8 <Error_Handler>

//    **Transmit**
//  **PIDs Supported**
  uint32_t mailbox;
  CAN_TxHeaderTypeDef pHead;
  pHead.StdId = 0x7DF;
 80006c4:	f240 73df 	movw	r3, #2015	; 0x7df
 80006c8:	65bb      	str	r3, [r7, #88]	; 0x58
  pHead.IDE = CAN_ID_STD;
 80006ca:	2300      	movs	r3, #0
 80006cc:	663b      	str	r3, [r7, #96]	; 0x60
  pHead.RTR = CAN_RTR_DATA;
 80006ce:	2300      	movs	r3, #0
 80006d0:	667b      	str	r3, [r7, #100]	; 0x64
  pHead.DLC = 8;
 80006d2:	2308      	movs	r3, #8
 80006d4:	66bb      	str	r3, [r7, #104]	; 0x68

  uint8_t data[] = {0x02, 0x01, 0x00, 0xAA, 0xAA, 0xAA, 0xAA, 0xAA};
 80006d6:	4a72      	ldr	r2, [pc, #456]	; (80008a0 <main+0x2e0>)
 80006d8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80006dc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80006e0:	e883 0003 	stmia.w	r3, {r0, r1}

  CAN_TxHeaderTypeDef TPpHead;
  TPpHead.StdId = 0x700;
 80006e4:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80006e8:	63bb      	str	r3, [r7, #56]	; 0x38
  TPpHead.IDE = CAN_ID_STD;
 80006ea:	2300      	movs	r3, #0
 80006ec:	643b      	str	r3, [r7, #64]	; 0x40
  TPpHead.RTR = CAN_RTR_DATA;
 80006ee:	2300      	movs	r3, #0
 80006f0:	647b      	str	r3, [r7, #68]	; 0x44
  TPpHead.DLC = 8;
 80006f2:	2308      	movs	r3, #8
 80006f4:	64bb      	str	r3, [r7, #72]	; 0x48

  HAL_Delay(500);
 80006f6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80006fa:	f000 fbb9 	bl	8000e70 <HAL_Delay>

  uint8_t TP_data[] = {0x02, 0x3E, 0x00, 0xAA, 0xAA, 0xAA, 0xAA, 0xAA};
 80006fe:	4a69      	ldr	r2, [pc, #420]	; (80008a4 <main+0x2e4>)
 8000700:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000704:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000708:	e883 0003 	stmia.w	r3, {r0, r1}
//  uint8_t readVin_Req[] = {0x04, 0x22, 0xF1, 0x90, 0x00, 0x00, 0x00, 0x00};

  HAL_Delay(500);
 800070c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000710:	f000 fbae 	bl	8000e70 <HAL_Delay>

//  **Tester Present**
  HAL_CAN_AddTxMessage(&hcan1, &TPpHead, TP_data, &mailbox);
 8000714:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000718:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800071c:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8000720:	485c      	ldr	r0, [pc, #368]	; (8000894 <main+0x2d4>)
 8000722:	f000 fe32 	bl	800138a <HAL_CAN_AddTxMessage>

  //  **PIDs supported(01-20)**
  HAL_CAN_AddTxMessage(&hcan1, &pHead, data, &mailbox);
 8000726:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800072a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800072e:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8000732:	4858      	ldr	r0, [pc, #352]	; (8000894 <main+0x2d4>)
 8000734:	f000 fe29 	bl	800138a <HAL_CAN_AddTxMessage>

  HAL_Delay(500);
 8000738:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800073c:	f000 fb98 	bl	8000e70 <HAL_Delay>

  //  **Tester Present**
    HAL_CAN_AddTxMessage(&hcan1, &TPpHead, TP_data, &mailbox);
 8000740:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000744:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8000748:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800074c:	4851      	ldr	r0, [pc, #324]	; (8000894 <main+0x2d4>)
 800074e:	f000 fe1c 	bl	800138a <HAL_CAN_AddTxMessage>

  //  **PIDs supported(21-40)**
  data[2] = 0x20;
 8000752:	2320      	movs	r3, #32
 8000754:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  HAL_CAN_AddTxMessage(&hcan1, &pHead, data, &mailbox);
 8000758:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800075c:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8000760:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8000764:	484b      	ldr	r0, [pc, #300]	; (8000894 <main+0x2d4>)
 8000766:	f000 fe10 	bl	800138a <HAL_CAN_AddTxMessage>

  HAL_Delay(500);
 800076a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800076e:	f000 fb7f 	bl	8000e70 <HAL_Delay>

  //  **Tester Present**
    HAL_CAN_AddTxMessage(&hcan1, &TPpHead, TP_data, &mailbox);
 8000772:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000776:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800077a:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800077e:	4845      	ldr	r0, [pc, #276]	; (8000894 <main+0x2d4>)
 8000780:	f000 fe03 	bl	800138a <HAL_CAN_AddTxMessage>

  //  **PIDs supported(41-60)**
  data[2] = 0x40;
 8000784:	2340      	movs	r3, #64	; 0x40
 8000786:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  HAL_CAN_AddTxMessage(&hcan1, &pHead, data, &mailbox);
 800078a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800078e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8000792:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8000796:	483f      	ldr	r0, [pc, #252]	; (8000894 <main+0x2d4>)
 8000798:	f000 fdf7 	bl	800138a <HAL_CAN_AddTxMessage>

  HAL_Delay(500);
 800079c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80007a0:	f000 fb66 	bl	8000e70 <HAL_Delay>

  //  **Tester Present**
    HAL_CAN_AddTxMessage(&hcan1, &TPpHead, TP_data, &mailbox);
 80007a4:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80007a8:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80007ac:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80007b0:	4838      	ldr	r0, [pc, #224]	; (8000894 <main+0x2d4>)
 80007b2:	f000 fdea 	bl	800138a <HAL_CAN_AddTxMessage>

  //  **PIDs supported(61-80)**
  data[2] = 0x60;
 80007b6:	2360      	movs	r3, #96	; 0x60
 80007b8:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  HAL_CAN_AddTxMessage(&hcan1, &pHead, data, &mailbox);
 80007bc:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80007c0:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80007c4:	f107 0158 	add.w	r1, r7, #88	; 0x58
 80007c8:	4832      	ldr	r0, [pc, #200]	; (8000894 <main+0x2d4>)
 80007ca:	f000 fdde 	bl	800138a <HAL_CAN_AddTxMessage>

  HAL_Delay(500);
 80007ce:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80007d2:	f000 fb4d 	bl	8000e70 <HAL_Delay>

  //  **Tester Present**
    HAL_CAN_AddTxMessage(&hcan1, &TPpHead, TP_data, &mailbox);
 80007d6:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80007da:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80007de:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80007e2:	482c      	ldr	r0, [pc, #176]	; (8000894 <main+0x2d4>)
 80007e4:	f000 fdd1 	bl	800138a <HAL_CAN_AddTxMessage>

  //  **PIDs supported(81-A0)**
  data[2] = 0x80;
 80007e8:	2380      	movs	r3, #128	; 0x80
 80007ea:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  HAL_CAN_AddTxMessage(&hcan1, &pHead, data, &mailbox);
 80007ee:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80007f2:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80007f6:	f107 0158 	add.w	r1, r7, #88	; 0x58
 80007fa:	4826      	ldr	r0, [pc, #152]	; (8000894 <main+0x2d4>)
 80007fc:	f000 fdc5 	bl	800138a <HAL_CAN_AddTxMessage>

  HAL_Delay(500);
 8000800:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000804:	f000 fb34 	bl	8000e70 <HAL_Delay>

  //  **Tester Present**
    HAL_CAN_AddTxMessage(&hcan1, &TPpHead, TP_data, &mailbox);
 8000808:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800080c:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8000810:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8000814:	481f      	ldr	r0, [pc, #124]	; (8000894 <main+0x2d4>)
 8000816:	f000 fdb8 	bl	800138a <HAL_CAN_AddTxMessage>

  //  **PIDs supported(A1-C0)**
  data[2] = 0xA0;
 800081a:	23a0      	movs	r3, #160	; 0xa0
 800081c:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  HAL_CAN_AddTxMessage(&hcan1, &pHead, data, &mailbox);
 8000820:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000824:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8000828:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800082c:	4819      	ldr	r0, [pc, #100]	; (8000894 <main+0x2d4>)
 800082e:	f000 fdac 	bl	800138a <HAL_CAN_AddTxMessage>

  HAL_Delay(500);
 8000832:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000836:	f000 fb1b 	bl	8000e70 <HAL_Delay>

  //  **Tester Present**
    HAL_CAN_AddTxMessage(&hcan1, &TPpHead, TP_data, &mailbox);
 800083a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800083e:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8000842:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8000846:	4813      	ldr	r0, [pc, #76]	; (8000894 <main+0x2d4>)
 8000848:	f000 fd9f 	bl	800138a <HAL_CAN_AddTxMessage>

  //  **PIDs supported(C1-E0)**
  data[2] = 0xC0;
 800084c:	23c0      	movs	r3, #192	; 0xc0
 800084e:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  HAL_CAN_AddTxMessage(&hcan1, &pHead, data, &mailbox);
 8000852:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000856:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800085a:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800085e:	480d      	ldr	r0, [pc, #52]	; (8000894 <main+0x2d4>)
 8000860:	f000 fd93 	bl	800138a <HAL_CAN_AddTxMessage>

  HAL_Delay(500);
 8000864:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000868:	f000 fb02 	bl	8000e70 <HAL_Delay>

  //  **Tester Present**
    HAL_CAN_AddTxMessage(&hcan1, &TPpHead, TP_data, &mailbox);
 800086c:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000870:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8000874:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8000878:	4806      	ldr	r0, [pc, #24]	; (8000894 <main+0x2d4>)
 800087a:	f000 fd86 	bl	800138a <HAL_CAN_AddTxMessage>
//  CDC_Transmit_FS(smth, strlen((char*)smth));

//  uint8_t smth[6] = "sniff ";
//  uint16_t smth_len = 6;

  while (1)
 800087e:	e7fe      	b.n	800087e <main+0x2be>
 8000880:	40020c00 	.word	0x40020c00
 8000884:	40020000 	.word	0x40020000
 8000888:	08008cb0 	.word	0x08008cb0
 800088c:	20000171 	.word	0x20000171
 8000890:	20000170 	.word	0x20000170
 8000894:	20000174 	.word	0x20000174
 8000898:	08008c68 	.word	0x08008c68
 800089c:	08008c94 	.word	0x08008c94
 80008a0:	08008cc0 	.word	0x08008cc0
 80008a4:	08008cc8 	.word	0x08008cc8

080008a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b094      	sub	sp, #80	; 0x50
 80008ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008ae:	f107 0320 	add.w	r3, r7, #32
 80008b2:	2230      	movs	r2, #48	; 0x30
 80008b4:	2100      	movs	r1, #0
 80008b6:	4618      	mov	r0, r3
 80008b8:	f007 fcf6 	bl	80082a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008bc:	f107 030c 	add.w	r3, r7, #12
 80008c0:	2200      	movs	r2, #0
 80008c2:	601a      	str	r2, [r3, #0]
 80008c4:	605a      	str	r2, [r3, #4]
 80008c6:	609a      	str	r2, [r3, #8]
 80008c8:	60da      	str	r2, [r3, #12]
 80008ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008cc:	2300      	movs	r3, #0
 80008ce:	60bb      	str	r3, [r7, #8]
 80008d0:	4b28      	ldr	r3, [pc, #160]	; (8000974 <SystemClock_Config+0xcc>)
 80008d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008d4:	4a27      	ldr	r2, [pc, #156]	; (8000974 <SystemClock_Config+0xcc>)
 80008d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008da:	6413      	str	r3, [r2, #64]	; 0x40
 80008dc:	4b25      	ldr	r3, [pc, #148]	; (8000974 <SystemClock_Config+0xcc>)
 80008de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008e4:	60bb      	str	r3, [r7, #8]
 80008e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80008e8:	2300      	movs	r3, #0
 80008ea:	607b      	str	r3, [r7, #4]
 80008ec:	4b22      	ldr	r3, [pc, #136]	; (8000978 <SystemClock_Config+0xd0>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	4a21      	ldr	r2, [pc, #132]	; (8000978 <SystemClock_Config+0xd0>)
 80008f2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008f6:	6013      	str	r3, [r2, #0]
 80008f8:	4b1f      	ldr	r3, [pc, #124]	; (8000978 <SystemClock_Config+0xd0>)
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000900:	607b      	str	r3, [r7, #4]
 8000902:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000904:	2301      	movs	r3, #1
 8000906:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000908:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800090c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800090e:	2302      	movs	r3, #2
 8000910:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000912:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000916:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000918:	2308      	movs	r3, #8
 800091a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800091c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000920:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000922:	2302      	movs	r3, #2
 8000924:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000926:	2307      	movs	r3, #7
 8000928:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800092a:	f107 0320 	add.w	r3, r7, #32
 800092e:	4618      	mov	r0, r3
 8000930:	f002 feca 	bl	80036c8 <HAL_RCC_OscConfig>
 8000934:	4603      	mov	r3, r0
 8000936:	2b00      	cmp	r3, #0
 8000938:	d001      	beq.n	800093e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800093a:	f000 f8cd 	bl	8000ad8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800093e:	230f      	movs	r3, #15
 8000940:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000942:	2302      	movs	r3, #2
 8000944:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000946:	2300      	movs	r3, #0
 8000948:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800094a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800094e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000950:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000954:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000956:	f107 030c 	add.w	r3, r7, #12
 800095a:	2105      	movs	r1, #5
 800095c:	4618      	mov	r0, r3
 800095e:	f003 f92b 	bl	8003bb8 <HAL_RCC_ClockConfig>
 8000962:	4603      	mov	r3, r0
 8000964:	2b00      	cmp	r3, #0
 8000966:	d001      	beq.n	800096c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000968:	f000 f8b6 	bl	8000ad8 <Error_Handler>
  }
}
 800096c:	bf00      	nop
 800096e:	3750      	adds	r7, #80	; 0x50
 8000970:	46bd      	mov	sp, r7
 8000972:	bd80      	pop	{r7, pc}
 8000974:	40023800 	.word	0x40023800
 8000978:	40007000 	.word	0x40007000

0800097c <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(uint32_t Prescaler)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b08c      	sub	sp, #48	; 0x30
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000984:	4b22      	ldr	r3, [pc, #136]	; (8000a10 <MX_CAN1_Init+0x94>)
 8000986:	4a23      	ldr	r2, [pc, #140]	; (8000a14 <MX_CAN1_Init+0x98>)
 8000988:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = Prescaler;
 800098a:	4a21      	ldr	r2, [pc, #132]	; (8000a10 <MX_CAN1_Init+0x94>)
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	6053      	str	r3, [r2, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000990:	4b1f      	ldr	r3, [pc, #124]	; (8000a10 <MX_CAN1_Init+0x94>)
 8000992:	2200      	movs	r2, #0
 8000994:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000996:	4b1e      	ldr	r3, [pc, #120]	; (8000a10 <MX_CAN1_Init+0x94>)
 8000998:	2200      	movs	r2, #0
 800099a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 800099c:	4b1c      	ldr	r3, [pc, #112]	; (8000a10 <MX_CAN1_Init+0x94>)
 800099e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80009a2:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80009a4:	4b1a      	ldr	r3, [pc, #104]	; (8000a10 <MX_CAN1_Init+0x94>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80009aa:	4b19      	ldr	r3, [pc, #100]	; (8000a10 <MX_CAN1_Init+0x94>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80009b0:	4b17      	ldr	r3, [pc, #92]	; (8000a10 <MX_CAN1_Init+0x94>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80009b6:	4b16      	ldr	r3, [pc, #88]	; (8000a10 <MX_CAN1_Init+0x94>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80009bc:	4b14      	ldr	r3, [pc, #80]	; (8000a10 <MX_CAN1_Init+0x94>)
 80009be:	2200      	movs	r2, #0
 80009c0:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80009c2:	4b13      	ldr	r3, [pc, #76]	; (8000a10 <MX_CAN1_Init+0x94>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80009c8:	4b11      	ldr	r3, [pc, #68]	; (8000a10 <MX_CAN1_Init+0x94>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80009ce:	4810      	ldr	r0, [pc, #64]	; (8000a10 <MX_CAN1_Init+0x94>)
 80009d0:	f000 fa72 	bl	8000eb8 <HAL_CAN_Init>
 80009d4:	4603      	mov	r3, r0
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d001      	beq.n	80009de <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 80009da:	f000 f87d 	bl	8000ad8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  HAL_CAN_ActivateNotification(&hcan1, 0xFFFFFFFFU);
 80009de:	f04f 31ff 	mov.w	r1, #4294967295
 80009e2:	480b      	ldr	r0, [pc, #44]	; (8000a10 <MX_CAN1_Init+0x94>)
 80009e4:	f000 febe 	bl	8001764 <HAL_CAN_ActivateNotification>
  CAN_FilterTypeDef filters = {0};
 80009e8:	f107 0308 	add.w	r3, r7, #8
 80009ec:	2228      	movs	r2, #40	; 0x28
 80009ee:	2100      	movs	r1, #0
 80009f0:	4618      	mov	r0, r3
 80009f2:	f007 fc59 	bl	80082a8 <memset>
  filters.FilterActivation = 1;
 80009f6:	2301      	movs	r3, #1
 80009f8:	62bb      	str	r3, [r7, #40]	; 0x28
//  memset(&filters, 0, sizeof(CAN_FilterTypeDef));

  HAL_CAN_ConfigFilter(&hcan1, &filters);
 80009fa:	f107 0308 	add.w	r3, r7, #8
 80009fe:	4619      	mov	r1, r3
 8000a00:	4803      	ldr	r0, [pc, #12]	; (8000a10 <MX_CAN1_Init+0x94>)
 8000a02:	f000 fb55 	bl	80010b0 <HAL_CAN_ConfigFilter>
  /* USER CODE END CAN1_Init 2 */

}
 8000a06:	bf00      	nop
 8000a08:	3730      	adds	r7, #48	; 0x30
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bd80      	pop	{r7, pc}
 8000a0e:	bf00      	nop
 8000a10:	20000174 	.word	0x20000174
 8000a14:	40006400 	.word	0x40006400

08000a18 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b088      	sub	sp, #32
 8000a1c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a1e:	f107 030c 	add.w	r3, r7, #12
 8000a22:	2200      	movs	r2, #0
 8000a24:	601a      	str	r2, [r3, #0]
 8000a26:	605a      	str	r2, [r3, #4]
 8000a28:	609a      	str	r2, [r3, #8]
 8000a2a:	60da      	str	r2, [r3, #12]
 8000a2c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a2e:	2300      	movs	r3, #0
 8000a30:	60bb      	str	r3, [r7, #8]
 8000a32:	4b26      	ldr	r3, [pc, #152]	; (8000acc <MX_GPIO_Init+0xb4>)
 8000a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a36:	4a25      	ldr	r2, [pc, #148]	; (8000acc <MX_GPIO_Init+0xb4>)
 8000a38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a3c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a3e:	4b23      	ldr	r3, [pc, #140]	; (8000acc <MX_GPIO_Init+0xb4>)
 8000a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a46:	60bb      	str	r3, [r7, #8]
 8000a48:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	607b      	str	r3, [r7, #4]
 8000a4e:	4b1f      	ldr	r3, [pc, #124]	; (8000acc <MX_GPIO_Init+0xb4>)
 8000a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a52:	4a1e      	ldr	r2, [pc, #120]	; (8000acc <MX_GPIO_Init+0xb4>)
 8000a54:	f043 0301 	orr.w	r3, r3, #1
 8000a58:	6313      	str	r3, [r2, #48]	; 0x30
 8000a5a:	4b1c      	ldr	r3, [pc, #112]	; (8000acc <MX_GPIO_Init+0xb4>)
 8000a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a5e:	f003 0301 	and.w	r3, r3, #1
 8000a62:	607b      	str	r3, [r7, #4]
 8000a64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a66:	2300      	movs	r3, #0
 8000a68:	603b      	str	r3, [r7, #0]
 8000a6a:	4b18      	ldr	r3, [pc, #96]	; (8000acc <MX_GPIO_Init+0xb4>)
 8000a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a6e:	4a17      	ldr	r2, [pc, #92]	; (8000acc <MX_GPIO_Init+0xb4>)
 8000a70:	f043 0308 	orr.w	r3, r3, #8
 8000a74:	6313      	str	r3, [r2, #48]	; 0x30
 8000a76:	4b15      	ldr	r3, [pc, #84]	; (8000acc <MX_GPIO_Init+0xb4>)
 8000a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a7a:	f003 0308 	and.w	r3, r3, #8
 8000a7e:	603b      	str	r3, [r7, #0]
 8000a80:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000a82:	2200      	movs	r2, #0
 8000a84:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8000a88:	4811      	ldr	r0, [pc, #68]	; (8000ad0 <MX_GPIO_Init+0xb8>)
 8000a8a:	f001 fb87 	bl	800219c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000a8e:	2301      	movs	r3, #1
 8000a90:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a92:	2300      	movs	r3, #0
 8000a94:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a96:	2300      	movs	r3, #0
 8000a98:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a9a:	f107 030c 	add.w	r3, r7, #12
 8000a9e:	4619      	mov	r1, r3
 8000aa0:	480c      	ldr	r0, [pc, #48]	; (8000ad4 <MX_GPIO_Init+0xbc>)
 8000aa2:	f001 f9c7 	bl	8001e34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000aa6:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000aaa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aac:	2301      	movs	r3, #1
 8000aae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ab8:	f107 030c 	add.w	r3, r7, #12
 8000abc:	4619      	mov	r1, r3
 8000abe:	4804      	ldr	r0, [pc, #16]	; (8000ad0 <MX_GPIO_Init+0xb8>)
 8000ac0:	f001 f9b8 	bl	8001e34 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000ac4:	bf00      	nop
 8000ac6:	3720      	adds	r7, #32
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}
 8000acc:	40023800 	.word	0x40023800
 8000ad0:	40020c00 	.word	0x40020c00
 8000ad4:	40020000 	.word	0x40020000

08000ad8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000adc:	b672      	cpsid	i
}
 8000ade:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ae0:	e7fe      	b.n	8000ae0 <Error_Handler+0x8>
	...

08000ae4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	b083      	sub	sp, #12
 8000ae8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aea:	2300      	movs	r3, #0
 8000aec:	607b      	str	r3, [r7, #4]
 8000aee:	4b10      	ldr	r3, [pc, #64]	; (8000b30 <HAL_MspInit+0x4c>)
 8000af0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000af2:	4a0f      	ldr	r2, [pc, #60]	; (8000b30 <HAL_MspInit+0x4c>)
 8000af4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000af8:	6453      	str	r3, [r2, #68]	; 0x44
 8000afa:	4b0d      	ldr	r3, [pc, #52]	; (8000b30 <HAL_MspInit+0x4c>)
 8000afc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000afe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b02:	607b      	str	r3, [r7, #4]
 8000b04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b06:	2300      	movs	r3, #0
 8000b08:	603b      	str	r3, [r7, #0]
 8000b0a:	4b09      	ldr	r3, [pc, #36]	; (8000b30 <HAL_MspInit+0x4c>)
 8000b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b0e:	4a08      	ldr	r2, [pc, #32]	; (8000b30 <HAL_MspInit+0x4c>)
 8000b10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b14:	6413      	str	r3, [r2, #64]	; 0x40
 8000b16:	4b06      	ldr	r3, [pc, #24]	; (8000b30 <HAL_MspInit+0x4c>)
 8000b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b1e:	603b      	str	r3, [r7, #0]
 8000b20:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b22:	bf00      	nop
 8000b24:	370c      	adds	r7, #12
 8000b26:	46bd      	mov	sp, r7
 8000b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop
 8000b30:	40023800 	.word	0x40023800

08000b34 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b08a      	sub	sp, #40	; 0x28
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b3c:	f107 0314 	add.w	r3, r7, #20
 8000b40:	2200      	movs	r2, #0
 8000b42:	601a      	str	r2, [r3, #0]
 8000b44:	605a      	str	r2, [r3, #4]
 8000b46:	609a      	str	r2, [r3, #8]
 8000b48:	60da      	str	r2, [r3, #12]
 8000b4a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	4a25      	ldr	r2, [pc, #148]	; (8000be8 <HAL_CAN_MspInit+0xb4>)
 8000b52:	4293      	cmp	r3, r2
 8000b54:	d143      	bne.n	8000bde <HAL_CAN_MspInit+0xaa>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000b56:	2300      	movs	r3, #0
 8000b58:	613b      	str	r3, [r7, #16]
 8000b5a:	4b24      	ldr	r3, [pc, #144]	; (8000bec <HAL_CAN_MspInit+0xb8>)
 8000b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b5e:	4a23      	ldr	r2, [pc, #140]	; (8000bec <HAL_CAN_MspInit+0xb8>)
 8000b60:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000b64:	6413      	str	r3, [r2, #64]	; 0x40
 8000b66:	4b21      	ldr	r3, [pc, #132]	; (8000bec <HAL_CAN_MspInit+0xb8>)
 8000b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000b6e:	613b      	str	r3, [r7, #16]
 8000b70:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b72:	2300      	movs	r3, #0
 8000b74:	60fb      	str	r3, [r7, #12]
 8000b76:	4b1d      	ldr	r3, [pc, #116]	; (8000bec <HAL_CAN_MspInit+0xb8>)
 8000b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b7a:	4a1c      	ldr	r2, [pc, #112]	; (8000bec <HAL_CAN_MspInit+0xb8>)
 8000b7c:	f043 0308 	orr.w	r3, r3, #8
 8000b80:	6313      	str	r3, [r2, #48]	; 0x30
 8000b82:	4b1a      	ldr	r3, [pc, #104]	; (8000bec <HAL_CAN_MspInit+0xb8>)
 8000b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b86:	f003 0308 	and.w	r3, r3, #8
 8000b8a:	60fb      	str	r3, [r7, #12]
 8000b8c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000b8e:	2303      	movs	r3, #3
 8000b90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b92:	2302      	movs	r3, #2
 8000b94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b96:	2300      	movs	r3, #0
 8000b98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b9a:	2303      	movs	r3, #3
 8000b9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000b9e:	2309      	movs	r3, #9
 8000ba0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ba2:	f107 0314 	add.w	r3, r7, #20
 8000ba6:	4619      	mov	r1, r3
 8000ba8:	4811      	ldr	r0, [pc, #68]	; (8000bf0 <HAL_CAN_MspInit+0xbc>)
 8000baa:	f001 f943 	bl	8001e34 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 8000bae:	2200      	movs	r2, #0
 8000bb0:	2100      	movs	r1, #0
 8000bb2:	2013      	movs	r0, #19
 8000bb4:	f001 f907 	bl	8001dc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8000bb8:	2013      	movs	r0, #19
 8000bba:	f001 f920 	bl	8001dfe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	2100      	movs	r1, #0
 8000bc2:	2014      	movs	r0, #20
 8000bc4:	f001 f8ff 	bl	8001dc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8000bc8:	2014      	movs	r0, #20
 8000bca:	f001 f918 	bl	8001dfe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8000bce:	2200      	movs	r2, #0
 8000bd0:	2100      	movs	r1, #0
 8000bd2:	2015      	movs	r0, #21
 8000bd4:	f001 f8f7 	bl	8001dc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8000bd8:	2015      	movs	r0, #21
 8000bda:	f001 f910 	bl	8001dfe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8000bde:	bf00      	nop
 8000be0:	3728      	adds	r7, #40	; 0x28
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	40006400 	.word	0x40006400
 8000bec:	40023800 	.word	0x40023800
 8000bf0:	40020c00 	.word	0x40020c00

08000bf4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000bf8:	e7fe      	b.n	8000bf8 <NMI_Handler+0x4>

08000bfa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bfa:	b480      	push	{r7}
 8000bfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bfe:	e7fe      	b.n	8000bfe <HardFault_Handler+0x4>

08000c00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c04:	e7fe      	b.n	8000c04 <MemManage_Handler+0x4>

08000c06 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c06:	b480      	push	{r7}
 8000c08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c0a:	e7fe      	b.n	8000c0a <BusFault_Handler+0x4>

08000c0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c10:	e7fe      	b.n	8000c10 <UsageFault_Handler+0x4>

08000c12 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c12:	b480      	push	{r7}
 8000c14:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c16:	bf00      	nop
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1e:	4770      	bx	lr

08000c20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c24:	bf00      	nop
 8000c26:	46bd      	mov	sp, r7
 8000c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2c:	4770      	bx	lr

08000c2e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c2e:	b480      	push	{r7}
 8000c30:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c32:	bf00      	nop
 8000c34:	46bd      	mov	sp, r7
 8000c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3a:	4770      	bx	lr

08000c3c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c40:	f000 f8f6 	bl	8000e30 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c44:	bf00      	nop
 8000c46:	bd80      	pop	{r7, pc}

08000c48 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000c4c:	4802      	ldr	r0, [pc, #8]	; (8000c58 <CAN1_TX_IRQHandler+0x10>)
 8000c4e:	f000 fdaf 	bl	80017b0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8000c52:	bf00      	nop
 8000c54:	bd80      	pop	{r7, pc}
 8000c56:	bf00      	nop
 8000c58:	20000174 	.word	0x20000174

08000c5c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */
	IRQRX0 = 1;
 8000c60:	4b03      	ldr	r3, [pc, #12]	; (8000c70 <CAN1_RX0_IRQHandler+0x14>)
 8000c62:	2201      	movs	r2, #1
 8000c64:	701a      	strb	r2, [r3, #0]
  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000c66:	4803      	ldr	r0, [pc, #12]	; (8000c74 <CAN1_RX0_IRQHandler+0x18>)
 8000c68:	f000 fda2 	bl	80017b0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8000c6c:	bf00      	nop
 8000c6e:	bd80      	pop	{r7, pc}
 8000c70:	20000170 	.word	0x20000170
 8000c74:	20000174 	.word	0x20000174

08000c78 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */
	IRQRX1 = 1;
 8000c7c:	4b03      	ldr	r3, [pc, #12]	; (8000c8c <CAN1_RX1_IRQHandler+0x14>)
 8000c7e:	2201      	movs	r2, #1
 8000c80:	701a      	strb	r2, [r3, #0]
  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000c82:	4803      	ldr	r0, [pc, #12]	; (8000c90 <CAN1_RX1_IRQHandler+0x18>)
 8000c84:	f000 fd94 	bl	80017b0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8000c88:	bf00      	nop
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	20000171 	.word	0x20000171
 8000c90:	20000174 	.word	0x20000174

08000c94 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000c98:	4802      	ldr	r0, [pc, #8]	; (8000ca4 <OTG_FS_IRQHandler+0x10>)
 8000c9a:	f001 fbe8 	bl	800246e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000c9e:	bf00      	nop
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	20001684 	.word	0x20001684

08000ca8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b086      	sub	sp, #24
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cb0:	4a14      	ldr	r2, [pc, #80]	; (8000d04 <_sbrk+0x5c>)
 8000cb2:	4b15      	ldr	r3, [pc, #84]	; (8000d08 <_sbrk+0x60>)
 8000cb4:	1ad3      	subs	r3, r2, r3
 8000cb6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cb8:	697b      	ldr	r3, [r7, #20]
 8000cba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cbc:	4b13      	ldr	r3, [pc, #76]	; (8000d0c <_sbrk+0x64>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d102      	bne.n	8000cca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cc4:	4b11      	ldr	r3, [pc, #68]	; (8000d0c <_sbrk+0x64>)
 8000cc6:	4a12      	ldr	r2, [pc, #72]	; (8000d10 <_sbrk+0x68>)
 8000cc8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cca:	4b10      	ldr	r3, [pc, #64]	; (8000d0c <_sbrk+0x64>)
 8000ccc:	681a      	ldr	r2, [r3, #0]
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	4413      	add	r3, r2
 8000cd2:	693a      	ldr	r2, [r7, #16]
 8000cd4:	429a      	cmp	r2, r3
 8000cd6:	d207      	bcs.n	8000ce8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cd8:	f007 faee 	bl	80082b8 <__errno>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	220c      	movs	r2, #12
 8000ce0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ce2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ce6:	e009      	b.n	8000cfc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ce8:	4b08      	ldr	r3, [pc, #32]	; (8000d0c <_sbrk+0x64>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cee:	4b07      	ldr	r3, [pc, #28]	; (8000d0c <_sbrk+0x64>)
 8000cf0:	681a      	ldr	r2, [r3, #0]
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	4413      	add	r3, r2
 8000cf6:	4a05      	ldr	r2, [pc, #20]	; (8000d0c <_sbrk+0x64>)
 8000cf8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cfa:	68fb      	ldr	r3, [r7, #12]
}
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	3718      	adds	r7, #24
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bd80      	pop	{r7, pc}
 8000d04:	20020000 	.word	0x20020000
 8000d08:	00000400 	.word	0x00000400
 8000d0c:	2000019c 	.word	0x2000019c
 8000d10:	20001ef8 	.word	0x20001ef8

08000d14 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d14:	b480      	push	{r7}
 8000d16:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d18:	4b06      	ldr	r3, [pc, #24]	; (8000d34 <SystemInit+0x20>)
 8000d1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d1e:	4a05      	ldr	r2, [pc, #20]	; (8000d34 <SystemInit+0x20>)
 8000d20:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d24:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d28:	bf00      	nop
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d30:	4770      	bx	lr
 8000d32:	bf00      	nop
 8000d34:	e000ed00 	.word	0xe000ed00

08000d38 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000d38:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000d70 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d3c:	480d      	ldr	r0, [pc, #52]	; (8000d74 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000d3e:	490e      	ldr	r1, [pc, #56]	; (8000d78 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000d40:	4a0e      	ldr	r2, [pc, #56]	; (8000d7c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000d42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d44:	e002      	b.n	8000d4c <LoopCopyDataInit>

08000d46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d4a:	3304      	adds	r3, #4

08000d4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d50:	d3f9      	bcc.n	8000d46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d52:	4a0b      	ldr	r2, [pc, #44]	; (8000d80 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000d54:	4c0b      	ldr	r4, [pc, #44]	; (8000d84 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000d56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d58:	e001      	b.n	8000d5e <LoopFillZerobss>

08000d5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d5c:	3204      	adds	r2, #4

08000d5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d60:	d3fb      	bcc.n	8000d5a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000d62:	f7ff ffd7 	bl	8000d14 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d66:	f007 faad 	bl	80082c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d6a:	f7ff fc29 	bl	80005c0 <main>
  bx  lr    
 8000d6e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000d70:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d78:	2000014c 	.word	0x2000014c
  ldr r2, =_sidata
 8000d7c:	08008d6c 	.word	0x08008d6c
  ldr r2, =_sbss
 8000d80:	2000014c 	.word	0x2000014c
  ldr r4, =_ebss
 8000d84:	20001ef8 	.word	0x20001ef8

08000d88 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d88:	e7fe      	b.n	8000d88 <ADC_IRQHandler>
	...

08000d8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d90:	4b0e      	ldr	r3, [pc, #56]	; (8000dcc <HAL_Init+0x40>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	4a0d      	ldr	r2, [pc, #52]	; (8000dcc <HAL_Init+0x40>)
 8000d96:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d9a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d9c:	4b0b      	ldr	r3, [pc, #44]	; (8000dcc <HAL_Init+0x40>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	4a0a      	ldr	r2, [pc, #40]	; (8000dcc <HAL_Init+0x40>)
 8000da2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000da6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000da8:	4b08      	ldr	r3, [pc, #32]	; (8000dcc <HAL_Init+0x40>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	4a07      	ldr	r2, [pc, #28]	; (8000dcc <HAL_Init+0x40>)
 8000dae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000db2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000db4:	2003      	movs	r0, #3
 8000db6:	f000 fffb 	bl	8001db0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000dba:	200f      	movs	r0, #15
 8000dbc:	f000 f808 	bl	8000dd0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000dc0:	f7ff fe90 	bl	8000ae4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000dc4:	2300      	movs	r3, #0
}
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	40023c00 	.word	0x40023c00

08000dd0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b082      	sub	sp, #8
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000dd8:	4b12      	ldr	r3, [pc, #72]	; (8000e24 <HAL_InitTick+0x54>)
 8000dda:	681a      	ldr	r2, [r3, #0]
 8000ddc:	4b12      	ldr	r3, [pc, #72]	; (8000e28 <HAL_InitTick+0x58>)
 8000dde:	781b      	ldrb	r3, [r3, #0]
 8000de0:	4619      	mov	r1, r3
 8000de2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000de6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000dea:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dee:	4618      	mov	r0, r3
 8000df0:	f001 f813 	bl	8001e1a <HAL_SYSTICK_Config>
 8000df4:	4603      	mov	r3, r0
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d001      	beq.n	8000dfe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000dfa:	2301      	movs	r3, #1
 8000dfc:	e00e      	b.n	8000e1c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	2b0f      	cmp	r3, #15
 8000e02:	d80a      	bhi.n	8000e1a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e04:	2200      	movs	r2, #0
 8000e06:	6879      	ldr	r1, [r7, #4]
 8000e08:	f04f 30ff 	mov.w	r0, #4294967295
 8000e0c:	f000 ffdb 	bl	8001dc6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e10:	4a06      	ldr	r2, [pc, #24]	; (8000e2c <HAL_InitTick+0x5c>)
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e16:	2300      	movs	r3, #0
 8000e18:	e000      	b.n	8000e1c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e1a:	2301      	movs	r3, #1
}
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	3708      	adds	r7, #8
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bd80      	pop	{r7, pc}
 8000e24:	20000000 	.word	0x20000000
 8000e28:	20000008 	.word	0x20000008
 8000e2c:	20000004 	.word	0x20000004

08000e30 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e34:	4b06      	ldr	r3, [pc, #24]	; (8000e50 <HAL_IncTick+0x20>)
 8000e36:	781b      	ldrb	r3, [r3, #0]
 8000e38:	461a      	mov	r2, r3
 8000e3a:	4b06      	ldr	r3, [pc, #24]	; (8000e54 <HAL_IncTick+0x24>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	4413      	add	r3, r2
 8000e40:	4a04      	ldr	r2, [pc, #16]	; (8000e54 <HAL_IncTick+0x24>)
 8000e42:	6013      	str	r3, [r2, #0]
}
 8000e44:	bf00      	nop
 8000e46:	46bd      	mov	sp, r7
 8000e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4c:	4770      	bx	lr
 8000e4e:	bf00      	nop
 8000e50:	20000008 	.word	0x20000008
 8000e54:	200001a0 	.word	0x200001a0

08000e58 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0
  return uwTick;
 8000e5c:	4b03      	ldr	r3, [pc, #12]	; (8000e6c <HAL_GetTick+0x14>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
}
 8000e60:	4618      	mov	r0, r3
 8000e62:	46bd      	mov	sp, r7
 8000e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e68:	4770      	bx	lr
 8000e6a:	bf00      	nop
 8000e6c:	200001a0 	.word	0x200001a0

08000e70 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b084      	sub	sp, #16
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e78:	f7ff ffee 	bl	8000e58 <HAL_GetTick>
 8000e7c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e82:	68fb      	ldr	r3, [r7, #12]
 8000e84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e88:	d005      	beq.n	8000e96 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e8a:	4b0a      	ldr	r3, [pc, #40]	; (8000eb4 <HAL_Delay+0x44>)
 8000e8c:	781b      	ldrb	r3, [r3, #0]
 8000e8e:	461a      	mov	r2, r3
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	4413      	add	r3, r2
 8000e94:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000e96:	bf00      	nop
 8000e98:	f7ff ffde 	bl	8000e58 <HAL_GetTick>
 8000e9c:	4602      	mov	r2, r0
 8000e9e:	68bb      	ldr	r3, [r7, #8]
 8000ea0:	1ad3      	subs	r3, r2, r3
 8000ea2:	68fa      	ldr	r2, [r7, #12]
 8000ea4:	429a      	cmp	r2, r3
 8000ea6:	d8f7      	bhi.n	8000e98 <HAL_Delay+0x28>
  {
  }
}
 8000ea8:	bf00      	nop
 8000eaa:	bf00      	nop
 8000eac:	3710      	adds	r7, #16
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}
 8000eb2:	bf00      	nop
 8000eb4:	20000008 	.word	0x20000008

08000eb8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b084      	sub	sp, #16
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d101      	bne.n	8000eca <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	e0ed      	b.n	80010a6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000ed0:	b2db      	uxtb	r3, r3
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d102      	bne.n	8000edc <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000ed6:	6878      	ldr	r0, [r7, #4]
 8000ed8:	f7ff fe2c 	bl	8000b34 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	681a      	ldr	r2, [r3, #0]
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	f042 0201 	orr.w	r2, r2, #1
 8000eea:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000eec:	f7ff ffb4 	bl	8000e58 <HAL_GetTick>
 8000ef0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000ef2:	e012      	b.n	8000f1a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000ef4:	f7ff ffb0 	bl	8000e58 <HAL_GetTick>
 8000ef8:	4602      	mov	r2, r0
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	1ad3      	subs	r3, r2, r3
 8000efe:	2b0a      	cmp	r3, #10
 8000f00:	d90b      	bls.n	8000f1a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f06:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	2205      	movs	r2, #5
 8000f12:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000f16:	2301      	movs	r3, #1
 8000f18:	e0c5      	b.n	80010a6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	685b      	ldr	r3, [r3, #4]
 8000f20:	f003 0301 	and.w	r3, r3, #1
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d0e5      	beq.n	8000ef4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	681a      	ldr	r2, [r3, #0]
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	f022 0202 	bic.w	r2, r2, #2
 8000f36:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000f38:	f7ff ff8e 	bl	8000e58 <HAL_GetTick>
 8000f3c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000f3e:	e012      	b.n	8000f66 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000f40:	f7ff ff8a 	bl	8000e58 <HAL_GetTick>
 8000f44:	4602      	mov	r2, r0
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	1ad3      	subs	r3, r2, r3
 8000f4a:	2b0a      	cmp	r3, #10
 8000f4c:	d90b      	bls.n	8000f66 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f52:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	2205      	movs	r2, #5
 8000f5e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000f62:	2301      	movs	r3, #1
 8000f64:	e09f      	b.n	80010a6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	685b      	ldr	r3, [r3, #4]
 8000f6c:	f003 0302 	and.w	r3, r3, #2
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d1e5      	bne.n	8000f40 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	7e1b      	ldrb	r3, [r3, #24]
 8000f78:	2b01      	cmp	r3, #1
 8000f7a:	d108      	bne.n	8000f8e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	681a      	ldr	r2, [r3, #0]
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000f8a:	601a      	str	r2, [r3, #0]
 8000f8c:	e007      	b.n	8000f9e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	681a      	ldr	r2, [r3, #0]
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000f9c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	7e5b      	ldrb	r3, [r3, #25]
 8000fa2:	2b01      	cmp	r3, #1
 8000fa4:	d108      	bne.n	8000fb8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	681a      	ldr	r2, [r3, #0]
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000fb4:	601a      	str	r2, [r3, #0]
 8000fb6:	e007      	b.n	8000fc8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	681a      	ldr	r2, [r3, #0]
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000fc6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	7e9b      	ldrb	r3, [r3, #26]
 8000fcc:	2b01      	cmp	r3, #1
 8000fce:	d108      	bne.n	8000fe2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	681a      	ldr	r2, [r3, #0]
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	f042 0220 	orr.w	r2, r2, #32
 8000fde:	601a      	str	r2, [r3, #0]
 8000fe0:	e007      	b.n	8000ff2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	681a      	ldr	r2, [r3, #0]
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	f022 0220 	bic.w	r2, r2, #32
 8000ff0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	7edb      	ldrb	r3, [r3, #27]
 8000ff6:	2b01      	cmp	r3, #1
 8000ff8:	d108      	bne.n	800100c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	681a      	ldr	r2, [r3, #0]
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	f022 0210 	bic.w	r2, r2, #16
 8001008:	601a      	str	r2, [r3, #0]
 800100a:	e007      	b.n	800101c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	681a      	ldr	r2, [r3, #0]
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	f042 0210 	orr.w	r2, r2, #16
 800101a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	7f1b      	ldrb	r3, [r3, #28]
 8001020:	2b01      	cmp	r3, #1
 8001022:	d108      	bne.n	8001036 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	681a      	ldr	r2, [r3, #0]
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	f042 0208 	orr.w	r2, r2, #8
 8001032:	601a      	str	r2, [r3, #0]
 8001034:	e007      	b.n	8001046 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	681a      	ldr	r2, [r3, #0]
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	f022 0208 	bic.w	r2, r2, #8
 8001044:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	7f5b      	ldrb	r3, [r3, #29]
 800104a:	2b01      	cmp	r3, #1
 800104c:	d108      	bne.n	8001060 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	681a      	ldr	r2, [r3, #0]
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	f042 0204 	orr.w	r2, r2, #4
 800105c:	601a      	str	r2, [r3, #0]
 800105e:	e007      	b.n	8001070 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	681a      	ldr	r2, [r3, #0]
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	f022 0204 	bic.w	r2, r2, #4
 800106e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	689a      	ldr	r2, [r3, #8]
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	68db      	ldr	r3, [r3, #12]
 8001078:	431a      	orrs	r2, r3
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	691b      	ldr	r3, [r3, #16]
 800107e:	431a      	orrs	r2, r3
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	695b      	ldr	r3, [r3, #20]
 8001084:	ea42 0103 	orr.w	r1, r2, r3
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	1e5a      	subs	r2, r3, #1
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	430a      	orrs	r2, r1
 8001094:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	2200      	movs	r2, #0
 800109a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	2201      	movs	r2, #1
 80010a0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80010a4:	2300      	movs	r3, #0
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	3710      	adds	r7, #16
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
	...

080010b0 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80010b0:	b480      	push	{r7}
 80010b2:	b087      	sub	sp, #28
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
 80010b8:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80010c6:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80010c8:	7cfb      	ldrb	r3, [r7, #19]
 80010ca:	2b01      	cmp	r3, #1
 80010cc:	d003      	beq.n	80010d6 <HAL_CAN_ConfigFilter+0x26>
 80010ce:	7cfb      	ldrb	r3, [r7, #19]
 80010d0:	2b02      	cmp	r3, #2
 80010d2:	f040 80be 	bne.w	8001252 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80010d6:	4b65      	ldr	r3, [pc, #404]	; (800126c <HAL_CAN_ConfigFilter+0x1bc>)
 80010d8:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80010da:	697b      	ldr	r3, [r7, #20]
 80010dc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80010e0:	f043 0201 	orr.w	r2, r3, #1
 80010e4:	697b      	ldr	r3, [r7, #20]
 80010e6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80010ea:	697b      	ldr	r3, [r7, #20]
 80010ec:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80010f0:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80010f4:	697b      	ldr	r3, [r7, #20]
 80010f6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80010fa:	697b      	ldr	r3, [r7, #20]
 80010fc:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001104:	021b      	lsls	r3, r3, #8
 8001106:	431a      	orrs	r2, r3
 8001108:	697b      	ldr	r3, [r7, #20]
 800110a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	695b      	ldr	r3, [r3, #20]
 8001112:	f003 031f 	and.w	r3, r3, #31
 8001116:	2201      	movs	r2, #1
 8001118:	fa02 f303 	lsl.w	r3, r2, r3
 800111c:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800111e:	697b      	ldr	r3, [r7, #20]
 8001120:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	43db      	mvns	r3, r3
 8001128:	401a      	ands	r2, r3
 800112a:	697b      	ldr	r3, [r7, #20]
 800112c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	69db      	ldr	r3, [r3, #28]
 8001134:	2b00      	cmp	r3, #0
 8001136:	d123      	bne.n	8001180 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001138:	697b      	ldr	r3, [r7, #20]
 800113a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	43db      	mvns	r3, r3
 8001142:	401a      	ands	r2, r3
 8001144:	697b      	ldr	r3, [r7, #20]
 8001146:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800114a:	683b      	ldr	r3, [r7, #0]
 800114c:	68db      	ldr	r3, [r3, #12]
 800114e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	685b      	ldr	r3, [r3, #4]
 8001154:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001156:	683a      	ldr	r2, [r7, #0]
 8001158:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800115a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800115c:	697b      	ldr	r3, [r7, #20]
 800115e:	3248      	adds	r2, #72	; 0x48
 8001160:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	689b      	ldr	r3, [r3, #8]
 8001168:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001174:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001176:	6979      	ldr	r1, [r7, #20]
 8001178:	3348      	adds	r3, #72	; 0x48
 800117a:	00db      	lsls	r3, r3, #3
 800117c:	440b      	add	r3, r1
 800117e:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	69db      	ldr	r3, [r3, #28]
 8001184:	2b01      	cmp	r3, #1
 8001186:	d122      	bne.n	80011ce <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001188:	697b      	ldr	r3, [r7, #20]
 800118a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	431a      	orrs	r2, r3
 8001192:	697b      	ldr	r3, [r7, #20]
 8001194:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80011a4:	683a      	ldr	r2, [r7, #0]
 80011a6:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80011a8:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80011aa:	697b      	ldr	r3, [r7, #20]
 80011ac:	3248      	adds	r2, #72	; 0x48
 80011ae:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	689b      	ldr	r3, [r3, #8]
 80011b6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	68db      	ldr	r3, [r3, #12]
 80011bc:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80011c2:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80011c4:	6979      	ldr	r1, [r7, #20]
 80011c6:	3348      	adds	r3, #72	; 0x48
 80011c8:	00db      	lsls	r3, r3, #3
 80011ca:	440b      	add	r3, r1
 80011cc:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	699b      	ldr	r3, [r3, #24]
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d109      	bne.n	80011ea <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80011d6:	697b      	ldr	r3, [r7, #20]
 80011d8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	43db      	mvns	r3, r3
 80011e0:	401a      	ands	r2, r3
 80011e2:	697b      	ldr	r3, [r7, #20]
 80011e4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80011e8:	e007      	b.n	80011fa <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80011ea:	697b      	ldr	r3, [r7, #20]
 80011ec:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	431a      	orrs	r2, r3
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	691b      	ldr	r3, [r3, #16]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d109      	bne.n	8001216 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001202:	697b      	ldr	r3, [r7, #20]
 8001204:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	43db      	mvns	r3, r3
 800120c:	401a      	ands	r2, r3
 800120e:	697b      	ldr	r3, [r7, #20]
 8001210:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8001214:	e007      	b.n	8001226 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001216:	697b      	ldr	r3, [r7, #20]
 8001218:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	431a      	orrs	r2, r3
 8001220:	697b      	ldr	r3, [r7, #20]
 8001222:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	6a1b      	ldr	r3, [r3, #32]
 800122a:	2b01      	cmp	r3, #1
 800122c:	d107      	bne.n	800123e <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800122e:	697b      	ldr	r3, [r7, #20]
 8001230:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	431a      	orrs	r2, r3
 8001238:	697b      	ldr	r3, [r7, #20]
 800123a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800123e:	697b      	ldr	r3, [r7, #20]
 8001240:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001244:	f023 0201 	bic.w	r2, r3, #1
 8001248:	697b      	ldr	r3, [r7, #20]
 800124a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 800124e:	2300      	movs	r3, #0
 8001250:	e006      	b.n	8001260 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001256:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800125e:	2301      	movs	r3, #1
  }
}
 8001260:	4618      	mov	r0, r3
 8001262:	371c      	adds	r7, #28
 8001264:	46bd      	mov	sp, r7
 8001266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126a:	4770      	bx	lr
 800126c:	40006400 	.word	0x40006400

08001270 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b084      	sub	sp, #16
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800127e:	b2db      	uxtb	r3, r3
 8001280:	2b01      	cmp	r3, #1
 8001282:	d12e      	bne.n	80012e2 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	2202      	movs	r2, #2
 8001288:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	681a      	ldr	r2, [r3, #0]
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	f022 0201 	bic.w	r2, r2, #1
 800129a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800129c:	f7ff fddc 	bl	8000e58 <HAL_GetTick>
 80012a0:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80012a2:	e012      	b.n	80012ca <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80012a4:	f7ff fdd8 	bl	8000e58 <HAL_GetTick>
 80012a8:	4602      	mov	r2, r0
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	1ad3      	subs	r3, r2, r3
 80012ae:	2b0a      	cmp	r3, #10
 80012b0:	d90b      	bls.n	80012ca <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012b6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	2205      	movs	r2, #5
 80012c2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80012c6:	2301      	movs	r3, #1
 80012c8:	e012      	b.n	80012f0 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	f003 0301 	and.w	r3, r3, #1
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d1e5      	bne.n	80012a4 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	2200      	movs	r2, #0
 80012dc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80012de:	2300      	movs	r3, #0
 80012e0:	e006      	b.n	80012f0 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012e6:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80012ee:	2301      	movs	r3, #1
  }
}
 80012f0:	4618      	mov	r0, r3
 80012f2:	3710      	adds	r7, #16
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}

080012f8 <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b084      	sub	sp, #16
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001306:	b2db      	uxtb	r3, r3
 8001308:	2b02      	cmp	r3, #2
 800130a:	d133      	bne.n	8001374 <HAL_CAN_Stop+0x7c>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	681a      	ldr	r2, [r3, #0]
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f042 0201 	orr.w	r2, r2, #1
 800131a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800131c:	f7ff fd9c 	bl	8000e58 <HAL_GetTick>
 8001320:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001322:	e012      	b.n	800134a <HAL_CAN_Stop+0x52>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001324:	f7ff fd98 	bl	8000e58 <HAL_GetTick>
 8001328:	4602      	mov	r2, r0
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	1ad3      	subs	r3, r2, r3
 800132e:	2b0a      	cmp	r3, #10
 8001330:	d90b      	bls.n	800134a <HAL_CAN_Stop+0x52>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001336:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	2205      	movs	r2, #5
 8001342:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001346:	2301      	movs	r3, #1
 8001348:	e01b      	b.n	8001382 <HAL_CAN_Stop+0x8a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	f003 0301 	and.w	r3, r3, #1
 8001354:	2b00      	cmp	r3, #0
 8001356:	d0e5      	beq.n	8001324 <HAL_CAN_Stop+0x2c>
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	681a      	ldr	r2, [r3, #0]
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f022 0202 	bic.w	r2, r2, #2
 8001366:	601a      	str	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	2201      	movs	r2, #1
 800136c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 8001370:	2300      	movs	r3, #0
 8001372:	e006      	b.n	8001382 <HAL_CAN_Stop+0x8a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001378:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001380:	2301      	movs	r3, #1
  }
}
 8001382:	4618      	mov	r0, r3
 8001384:	3710      	adds	r7, #16
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}

0800138a <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 800138a:	b480      	push	{r7}
 800138c:	b089      	sub	sp, #36	; 0x24
 800138e:	af00      	add	r7, sp, #0
 8001390:	60f8      	str	r0, [r7, #12]
 8001392:	60b9      	str	r1, [r7, #8]
 8001394:	607a      	str	r2, [r7, #4]
 8001396:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800139e:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	689b      	ldr	r3, [r3, #8]
 80013a6:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80013a8:	7ffb      	ldrb	r3, [r7, #31]
 80013aa:	2b01      	cmp	r3, #1
 80013ac:	d003      	beq.n	80013b6 <HAL_CAN_AddTxMessage+0x2c>
 80013ae:	7ffb      	ldrb	r3, [r7, #31]
 80013b0:	2b02      	cmp	r3, #2
 80013b2:	f040 80b8 	bne.w	8001526 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80013b6:	69bb      	ldr	r3, [r7, #24]
 80013b8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d10a      	bne.n	80013d6 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80013c0:	69bb      	ldr	r3, [r7, #24]
 80013c2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d105      	bne.n	80013d6 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80013ca:	69bb      	ldr	r3, [r7, #24]
 80013cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	f000 80a0 	beq.w	8001516 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80013d6:	69bb      	ldr	r3, [r7, #24]
 80013d8:	0e1b      	lsrs	r3, r3, #24
 80013da:	f003 0303 	and.w	r3, r3, #3
 80013de:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80013e0:	697b      	ldr	r3, [r7, #20]
 80013e2:	2b02      	cmp	r3, #2
 80013e4:	d907      	bls.n	80013f6 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013ea:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80013f2:	2301      	movs	r3, #1
 80013f4:	e09e      	b.n	8001534 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80013f6:	2201      	movs	r2, #1
 80013f8:	697b      	ldr	r3, [r7, #20]
 80013fa:	409a      	lsls	r2, r3
 80013fc:	683b      	ldr	r3, [r7, #0]
 80013fe:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001400:	68bb      	ldr	r3, [r7, #8]
 8001402:	689b      	ldr	r3, [r3, #8]
 8001404:	2b00      	cmp	r3, #0
 8001406:	d10d      	bne.n	8001424 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001408:	68bb      	ldr	r3, [r7, #8]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800140e:	68bb      	ldr	r3, [r7, #8]
 8001410:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001412:	68f9      	ldr	r1, [r7, #12]
 8001414:	6809      	ldr	r1, [r1, #0]
 8001416:	431a      	orrs	r2, r3
 8001418:	697b      	ldr	r3, [r7, #20]
 800141a:	3318      	adds	r3, #24
 800141c:	011b      	lsls	r3, r3, #4
 800141e:	440b      	add	r3, r1
 8001420:	601a      	str	r2, [r3, #0]
 8001422:	e00f      	b.n	8001444 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001424:	68bb      	ldr	r3, [r7, #8]
 8001426:	685b      	ldr	r3, [r3, #4]
 8001428:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800142a:	68bb      	ldr	r3, [r7, #8]
 800142c:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800142e:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001430:	68bb      	ldr	r3, [r7, #8]
 8001432:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001434:	68f9      	ldr	r1, [r7, #12]
 8001436:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001438:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800143a:	697b      	ldr	r3, [r7, #20]
 800143c:	3318      	adds	r3, #24
 800143e:	011b      	lsls	r3, r3, #4
 8001440:	440b      	add	r3, r1
 8001442:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	6819      	ldr	r1, [r3, #0]
 8001448:	68bb      	ldr	r3, [r7, #8]
 800144a:	691a      	ldr	r2, [r3, #16]
 800144c:	697b      	ldr	r3, [r7, #20]
 800144e:	3318      	adds	r3, #24
 8001450:	011b      	lsls	r3, r3, #4
 8001452:	440b      	add	r3, r1
 8001454:	3304      	adds	r3, #4
 8001456:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001458:	68bb      	ldr	r3, [r7, #8]
 800145a:	7d1b      	ldrb	r3, [r3, #20]
 800145c:	2b01      	cmp	r3, #1
 800145e:	d111      	bne.n	8001484 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	681a      	ldr	r2, [r3, #0]
 8001464:	697b      	ldr	r3, [r7, #20]
 8001466:	3318      	adds	r3, #24
 8001468:	011b      	lsls	r3, r3, #4
 800146a:	4413      	add	r3, r2
 800146c:	3304      	adds	r3, #4
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	68fa      	ldr	r2, [r7, #12]
 8001472:	6811      	ldr	r1, [r2, #0]
 8001474:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001478:	697b      	ldr	r3, [r7, #20]
 800147a:	3318      	adds	r3, #24
 800147c:	011b      	lsls	r3, r3, #4
 800147e:	440b      	add	r3, r1
 8001480:	3304      	adds	r3, #4
 8001482:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	3307      	adds	r3, #7
 8001488:	781b      	ldrb	r3, [r3, #0]
 800148a:	061a      	lsls	r2, r3, #24
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	3306      	adds	r3, #6
 8001490:	781b      	ldrb	r3, [r3, #0]
 8001492:	041b      	lsls	r3, r3, #16
 8001494:	431a      	orrs	r2, r3
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	3305      	adds	r3, #5
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	021b      	lsls	r3, r3, #8
 800149e:	4313      	orrs	r3, r2
 80014a0:	687a      	ldr	r2, [r7, #4]
 80014a2:	3204      	adds	r2, #4
 80014a4:	7812      	ldrb	r2, [r2, #0]
 80014a6:	4610      	mov	r0, r2
 80014a8:	68fa      	ldr	r2, [r7, #12]
 80014aa:	6811      	ldr	r1, [r2, #0]
 80014ac:	ea43 0200 	orr.w	r2, r3, r0
 80014b0:	697b      	ldr	r3, [r7, #20]
 80014b2:	011b      	lsls	r3, r3, #4
 80014b4:	440b      	add	r3, r1
 80014b6:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80014ba:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	3303      	adds	r3, #3
 80014c0:	781b      	ldrb	r3, [r3, #0]
 80014c2:	061a      	lsls	r2, r3, #24
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	3302      	adds	r3, #2
 80014c8:	781b      	ldrb	r3, [r3, #0]
 80014ca:	041b      	lsls	r3, r3, #16
 80014cc:	431a      	orrs	r2, r3
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	3301      	adds	r3, #1
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	021b      	lsls	r3, r3, #8
 80014d6:	4313      	orrs	r3, r2
 80014d8:	687a      	ldr	r2, [r7, #4]
 80014da:	7812      	ldrb	r2, [r2, #0]
 80014dc:	4610      	mov	r0, r2
 80014de:	68fa      	ldr	r2, [r7, #12]
 80014e0:	6811      	ldr	r1, [r2, #0]
 80014e2:	ea43 0200 	orr.w	r2, r3, r0
 80014e6:	697b      	ldr	r3, [r7, #20]
 80014e8:	011b      	lsls	r3, r3, #4
 80014ea:	440b      	add	r3, r1
 80014ec:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80014f0:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	681a      	ldr	r2, [r3, #0]
 80014f6:	697b      	ldr	r3, [r7, #20]
 80014f8:	3318      	adds	r3, #24
 80014fa:	011b      	lsls	r3, r3, #4
 80014fc:	4413      	add	r3, r2
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	68fa      	ldr	r2, [r7, #12]
 8001502:	6811      	ldr	r1, [r2, #0]
 8001504:	f043 0201 	orr.w	r2, r3, #1
 8001508:	697b      	ldr	r3, [r7, #20]
 800150a:	3318      	adds	r3, #24
 800150c:	011b      	lsls	r3, r3, #4
 800150e:	440b      	add	r3, r1
 8001510:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001512:	2300      	movs	r3, #0
 8001514:	e00e      	b.n	8001534 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800151a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8001522:	2301      	movs	r3, #1
 8001524:	e006      	b.n	8001534 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800152a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001532:	2301      	movs	r3, #1
  }
}
 8001534:	4618      	mov	r0, r3
 8001536:	3724      	adds	r7, #36	; 0x24
 8001538:	46bd      	mov	sp, r7
 800153a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153e:	4770      	bx	lr

08001540 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001540:	b480      	push	{r7}
 8001542:	b087      	sub	sp, #28
 8001544:	af00      	add	r7, sp, #0
 8001546:	60f8      	str	r0, [r7, #12]
 8001548:	60b9      	str	r1, [r7, #8]
 800154a:	607a      	str	r2, [r7, #4]
 800154c:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001554:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001556:	7dfb      	ldrb	r3, [r7, #23]
 8001558:	2b01      	cmp	r3, #1
 800155a:	d003      	beq.n	8001564 <HAL_CAN_GetRxMessage+0x24>
 800155c:	7dfb      	ldrb	r3, [r7, #23]
 800155e:	2b02      	cmp	r3, #2
 8001560:	f040 80f3 	bne.w	800174a <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001564:	68bb      	ldr	r3, [r7, #8]
 8001566:	2b00      	cmp	r3, #0
 8001568:	d10e      	bne.n	8001588 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	68db      	ldr	r3, [r3, #12]
 8001570:	f003 0303 	and.w	r3, r3, #3
 8001574:	2b00      	cmp	r3, #0
 8001576:	d116      	bne.n	80015a6 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800157c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001584:	2301      	movs	r3, #1
 8001586:	e0e7      	b.n	8001758 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	691b      	ldr	r3, [r3, #16]
 800158e:	f003 0303 	and.w	r3, r3, #3
 8001592:	2b00      	cmp	r3, #0
 8001594:	d107      	bne.n	80015a6 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800159a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80015a2:	2301      	movs	r3, #1
 80015a4:	e0d8      	b.n	8001758 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	681a      	ldr	r2, [r3, #0]
 80015aa:	68bb      	ldr	r3, [r7, #8]
 80015ac:	331b      	adds	r3, #27
 80015ae:	011b      	lsls	r3, r3, #4
 80015b0:	4413      	add	r3, r2
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f003 0204 	and.w	r2, r3, #4
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	689b      	ldr	r3, [r3, #8]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d10c      	bne.n	80015de <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	681a      	ldr	r2, [r3, #0]
 80015c8:	68bb      	ldr	r3, [r7, #8]
 80015ca:	331b      	adds	r3, #27
 80015cc:	011b      	lsls	r3, r3, #4
 80015ce:	4413      	add	r3, r2
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	0d5b      	lsrs	r3, r3, #21
 80015d4:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	601a      	str	r2, [r3, #0]
 80015dc:	e00b      	b.n	80015f6 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	681a      	ldr	r2, [r3, #0]
 80015e2:	68bb      	ldr	r3, [r7, #8]
 80015e4:	331b      	adds	r3, #27
 80015e6:	011b      	lsls	r3, r3, #4
 80015e8:	4413      	add	r3, r2
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	08db      	lsrs	r3, r3, #3
 80015ee:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	681a      	ldr	r2, [r3, #0]
 80015fa:	68bb      	ldr	r3, [r7, #8]
 80015fc:	331b      	adds	r3, #27
 80015fe:	011b      	lsls	r3, r3, #4
 8001600:	4413      	add	r3, r2
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f003 0202 	and.w	r2, r3, #2
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	681a      	ldr	r2, [r3, #0]
 8001610:	68bb      	ldr	r3, [r7, #8]
 8001612:	331b      	adds	r3, #27
 8001614:	011b      	lsls	r3, r3, #4
 8001616:	4413      	add	r3, r2
 8001618:	3304      	adds	r3, #4
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f003 020f 	and.w	r2, r3, #15
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	681a      	ldr	r2, [r3, #0]
 8001628:	68bb      	ldr	r3, [r7, #8]
 800162a:	331b      	adds	r3, #27
 800162c:	011b      	lsls	r3, r3, #4
 800162e:	4413      	add	r3, r2
 8001630:	3304      	adds	r3, #4
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	0a1b      	lsrs	r3, r3, #8
 8001636:	b2da      	uxtb	r2, r3
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	681a      	ldr	r2, [r3, #0]
 8001640:	68bb      	ldr	r3, [r7, #8]
 8001642:	331b      	adds	r3, #27
 8001644:	011b      	lsls	r3, r3, #4
 8001646:	4413      	add	r3, r2
 8001648:	3304      	adds	r3, #4
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	0c1b      	lsrs	r3, r3, #16
 800164e:	b29a      	uxth	r2, r3
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	681a      	ldr	r2, [r3, #0]
 8001658:	68bb      	ldr	r3, [r7, #8]
 800165a:	011b      	lsls	r3, r3, #4
 800165c:	4413      	add	r3, r2
 800165e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	b2da      	uxtb	r2, r3
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	681a      	ldr	r2, [r3, #0]
 800166e:	68bb      	ldr	r3, [r7, #8]
 8001670:	011b      	lsls	r3, r3, #4
 8001672:	4413      	add	r3, r2
 8001674:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	0a1a      	lsrs	r2, r3, #8
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	3301      	adds	r3, #1
 8001680:	b2d2      	uxtb	r2, r2
 8001682:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	681a      	ldr	r2, [r3, #0]
 8001688:	68bb      	ldr	r3, [r7, #8]
 800168a:	011b      	lsls	r3, r3, #4
 800168c:	4413      	add	r3, r2
 800168e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	0c1a      	lsrs	r2, r3, #16
 8001696:	683b      	ldr	r3, [r7, #0]
 8001698:	3302      	adds	r3, #2
 800169a:	b2d2      	uxtb	r2, r2
 800169c:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	681a      	ldr	r2, [r3, #0]
 80016a2:	68bb      	ldr	r3, [r7, #8]
 80016a4:	011b      	lsls	r3, r3, #4
 80016a6:	4413      	add	r3, r2
 80016a8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	0e1a      	lsrs	r2, r3, #24
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	3303      	adds	r3, #3
 80016b4:	b2d2      	uxtb	r2, r2
 80016b6:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	681a      	ldr	r2, [r3, #0]
 80016bc:	68bb      	ldr	r3, [r7, #8]
 80016be:	011b      	lsls	r3, r3, #4
 80016c0:	4413      	add	r3, r2
 80016c2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80016c6:	681a      	ldr	r2, [r3, #0]
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	3304      	adds	r3, #4
 80016cc:	b2d2      	uxtb	r2, r2
 80016ce:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	681a      	ldr	r2, [r3, #0]
 80016d4:	68bb      	ldr	r3, [r7, #8]
 80016d6:	011b      	lsls	r3, r3, #4
 80016d8:	4413      	add	r3, r2
 80016da:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	0a1a      	lsrs	r2, r3, #8
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	3305      	adds	r3, #5
 80016e6:	b2d2      	uxtb	r2, r2
 80016e8:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	681a      	ldr	r2, [r3, #0]
 80016ee:	68bb      	ldr	r3, [r7, #8]
 80016f0:	011b      	lsls	r3, r3, #4
 80016f2:	4413      	add	r3, r2
 80016f4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	0c1a      	lsrs	r2, r3, #16
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	3306      	adds	r3, #6
 8001700:	b2d2      	uxtb	r2, r2
 8001702:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	681a      	ldr	r2, [r3, #0]
 8001708:	68bb      	ldr	r3, [r7, #8]
 800170a:	011b      	lsls	r3, r3, #4
 800170c:	4413      	add	r3, r2
 800170e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	0e1a      	lsrs	r2, r3, #24
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	3307      	adds	r3, #7
 800171a:	b2d2      	uxtb	r2, r2
 800171c:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800171e:	68bb      	ldr	r3, [r7, #8]
 8001720:	2b00      	cmp	r3, #0
 8001722:	d108      	bne.n	8001736 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	68da      	ldr	r2, [r3, #12]
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f042 0220 	orr.w	r2, r2, #32
 8001732:	60da      	str	r2, [r3, #12]
 8001734:	e007      	b.n	8001746 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	691a      	ldr	r2, [r3, #16]
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f042 0220 	orr.w	r2, r2, #32
 8001744:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001746:	2300      	movs	r3, #0
 8001748:	e006      	b.n	8001758 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800174e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001756:	2301      	movs	r3, #1
  }
}
 8001758:	4618      	mov	r0, r3
 800175a:	371c      	adds	r7, #28
 800175c:	46bd      	mov	sp, r7
 800175e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001762:	4770      	bx	lr

08001764 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001764:	b480      	push	{r7}
 8001766:	b085      	sub	sp, #20
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
 800176c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001774:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001776:	7bfb      	ldrb	r3, [r7, #15]
 8001778:	2b01      	cmp	r3, #1
 800177a:	d002      	beq.n	8001782 <HAL_CAN_ActivateNotification+0x1e>
 800177c:	7bfb      	ldrb	r3, [r7, #15]
 800177e:	2b02      	cmp	r3, #2
 8001780:	d109      	bne.n	8001796 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	6959      	ldr	r1, [r3, #20]
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	683a      	ldr	r2, [r7, #0]
 800178e:	430a      	orrs	r2, r1
 8001790:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001792:	2300      	movs	r3, #0
 8001794:	e006      	b.n	80017a4 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800179a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80017a2:	2301      	movs	r3, #1
  }
}
 80017a4:	4618      	mov	r0, r3
 80017a6:	3714      	adds	r7, #20
 80017a8:	46bd      	mov	sp, r7
 80017aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ae:	4770      	bx	lr

080017b0 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b08a      	sub	sp, #40	; 0x28
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80017b8:	2300      	movs	r3, #0
 80017ba:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	695b      	ldr	r3, [r3, #20]
 80017c2:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	685b      	ldr	r3, [r3, #4]
 80017ca:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	689b      	ldr	r3, [r3, #8]
 80017d2:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	68db      	ldr	r3, [r3, #12]
 80017da:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	691b      	ldr	r3, [r3, #16]
 80017e2:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	699b      	ldr	r3, [r3, #24]
 80017ea:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80017ec:	6a3b      	ldr	r3, [r7, #32]
 80017ee:	f003 0301 	and.w	r3, r3, #1
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d07c      	beq.n	80018f0 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80017f6:	69bb      	ldr	r3, [r7, #24]
 80017f8:	f003 0301 	and.w	r3, r3, #1
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d023      	beq.n	8001848 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	2201      	movs	r2, #1
 8001806:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001808:	69bb      	ldr	r3, [r7, #24]
 800180a:	f003 0302 	and.w	r3, r3, #2
 800180e:	2b00      	cmp	r3, #0
 8001810:	d003      	beq.n	800181a <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001812:	6878      	ldr	r0, [r7, #4]
 8001814:	f000 f983 	bl	8001b1e <HAL_CAN_TxMailbox0CompleteCallback>
 8001818:	e016      	b.n	8001848 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800181a:	69bb      	ldr	r3, [r7, #24]
 800181c:	f003 0304 	and.w	r3, r3, #4
 8001820:	2b00      	cmp	r3, #0
 8001822:	d004      	beq.n	800182e <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001826:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800182a:	627b      	str	r3, [r7, #36]	; 0x24
 800182c:	e00c      	b.n	8001848 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800182e:	69bb      	ldr	r3, [r7, #24]
 8001830:	f003 0308 	and.w	r3, r3, #8
 8001834:	2b00      	cmp	r3, #0
 8001836:	d004      	beq.n	8001842 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800183a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800183e:	627b      	str	r3, [r7, #36]	; 0x24
 8001840:	e002      	b.n	8001848 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001842:	6878      	ldr	r0, [r7, #4]
 8001844:	f000 f989 	bl	8001b5a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001848:	69bb      	ldr	r3, [r7, #24]
 800184a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800184e:	2b00      	cmp	r3, #0
 8001850:	d024      	beq.n	800189c <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f44f 7280 	mov.w	r2, #256	; 0x100
 800185a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800185c:	69bb      	ldr	r3, [r7, #24]
 800185e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001862:	2b00      	cmp	r3, #0
 8001864:	d003      	beq.n	800186e <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001866:	6878      	ldr	r0, [r7, #4]
 8001868:	f000 f963 	bl	8001b32 <HAL_CAN_TxMailbox1CompleteCallback>
 800186c:	e016      	b.n	800189c <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800186e:	69bb      	ldr	r3, [r7, #24]
 8001870:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001874:	2b00      	cmp	r3, #0
 8001876:	d004      	beq.n	8001882 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800187a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800187e:	627b      	str	r3, [r7, #36]	; 0x24
 8001880:	e00c      	b.n	800189c <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001882:	69bb      	ldr	r3, [r7, #24]
 8001884:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001888:	2b00      	cmp	r3, #0
 800188a:	d004      	beq.n	8001896 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800188c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800188e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001892:	627b      	str	r3, [r7, #36]	; 0x24
 8001894:	e002      	b.n	800189c <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001896:	6878      	ldr	r0, [r7, #4]
 8001898:	f000 f969 	bl	8001b6e <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800189c:	69bb      	ldr	r3, [r7, #24]
 800189e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d024      	beq.n	80018f0 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80018ae:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80018b0:	69bb      	ldr	r3, [r7, #24]
 80018b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d003      	beq.n	80018c2 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80018ba:	6878      	ldr	r0, [r7, #4]
 80018bc:	f000 f943 	bl	8001b46 <HAL_CAN_TxMailbox2CompleteCallback>
 80018c0:	e016      	b.n	80018f0 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80018c2:	69bb      	ldr	r3, [r7, #24]
 80018c4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d004      	beq.n	80018d6 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80018cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80018d2:	627b      	str	r3, [r7, #36]	; 0x24
 80018d4:	e00c      	b.n	80018f0 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80018d6:	69bb      	ldr	r3, [r7, #24]
 80018d8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d004      	beq.n	80018ea <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80018e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018e6:	627b      	str	r3, [r7, #36]	; 0x24
 80018e8:	e002      	b.n	80018f0 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80018ea:	6878      	ldr	r0, [r7, #4]
 80018ec:	f000 f949 	bl	8001b82 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80018f0:	6a3b      	ldr	r3, [r7, #32]
 80018f2:	f003 0308 	and.w	r3, r3, #8
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d00c      	beq.n	8001914 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80018fa:	697b      	ldr	r3, [r7, #20]
 80018fc:	f003 0310 	and.w	r3, r3, #16
 8001900:	2b00      	cmp	r3, #0
 8001902:	d007      	beq.n	8001914 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001906:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800190a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	2210      	movs	r2, #16
 8001912:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001914:	6a3b      	ldr	r3, [r7, #32]
 8001916:	f003 0304 	and.w	r3, r3, #4
 800191a:	2b00      	cmp	r3, #0
 800191c:	d00b      	beq.n	8001936 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800191e:	697b      	ldr	r3, [r7, #20]
 8001920:	f003 0308 	and.w	r3, r3, #8
 8001924:	2b00      	cmp	r3, #0
 8001926:	d006      	beq.n	8001936 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	2208      	movs	r2, #8
 800192e:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001930:	6878      	ldr	r0, [r7, #4]
 8001932:	f000 f930 	bl	8001b96 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001936:	6a3b      	ldr	r3, [r7, #32]
 8001938:	f003 0302 	and.w	r3, r3, #2
 800193c:	2b00      	cmp	r3, #0
 800193e:	d009      	beq.n	8001954 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	68db      	ldr	r3, [r3, #12]
 8001946:	f003 0303 	and.w	r3, r3, #3
 800194a:	2b00      	cmp	r3, #0
 800194c:	d002      	beq.n	8001954 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800194e:	6878      	ldr	r0, [r7, #4]
 8001950:	f7fe fe14 	bl	800057c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001954:	6a3b      	ldr	r3, [r7, #32]
 8001956:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800195a:	2b00      	cmp	r3, #0
 800195c:	d00c      	beq.n	8001978 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800195e:	693b      	ldr	r3, [r7, #16]
 8001960:	f003 0310 	and.w	r3, r3, #16
 8001964:	2b00      	cmp	r3, #0
 8001966:	d007      	beq.n	8001978 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800196a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800196e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	2210      	movs	r2, #16
 8001976:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001978:	6a3b      	ldr	r3, [r7, #32]
 800197a:	f003 0320 	and.w	r3, r3, #32
 800197e:	2b00      	cmp	r3, #0
 8001980:	d00b      	beq.n	800199a <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001982:	693b      	ldr	r3, [r7, #16]
 8001984:	f003 0308 	and.w	r3, r3, #8
 8001988:	2b00      	cmp	r3, #0
 800198a:	d006      	beq.n	800199a <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	2208      	movs	r2, #8
 8001992:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001994:	6878      	ldr	r0, [r7, #4]
 8001996:	f000 f912 	bl	8001bbe <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800199a:	6a3b      	ldr	r3, [r7, #32]
 800199c:	f003 0310 	and.w	r3, r3, #16
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d009      	beq.n	80019b8 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	691b      	ldr	r3, [r3, #16]
 80019aa:	f003 0303 	and.w	r3, r3, #3
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d002      	beq.n	80019b8 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80019b2:	6878      	ldr	r0, [r7, #4]
 80019b4:	f000 f8f9 	bl	8001baa <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80019b8:	6a3b      	ldr	r3, [r7, #32]
 80019ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d00b      	beq.n	80019da <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80019c2:	69fb      	ldr	r3, [r7, #28]
 80019c4:	f003 0310 	and.w	r3, r3, #16
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d006      	beq.n	80019da <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	2210      	movs	r2, #16
 80019d2:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80019d4:	6878      	ldr	r0, [r7, #4]
 80019d6:	f000 f8fc 	bl	8001bd2 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80019da:	6a3b      	ldr	r3, [r7, #32]
 80019dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d00b      	beq.n	80019fc <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80019e4:	69fb      	ldr	r3, [r7, #28]
 80019e6:	f003 0308 	and.w	r3, r3, #8
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d006      	beq.n	80019fc <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	2208      	movs	r2, #8
 80019f4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80019f6:	6878      	ldr	r0, [r7, #4]
 80019f8:	f000 f8f5 	bl	8001be6 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80019fc:	6a3b      	ldr	r3, [r7, #32]
 80019fe:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d07b      	beq.n	8001afe <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001a06:	69fb      	ldr	r3, [r7, #28]
 8001a08:	f003 0304 	and.w	r3, r3, #4
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d072      	beq.n	8001af6 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001a10:	6a3b      	ldr	r3, [r7, #32]
 8001a12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d008      	beq.n	8001a2c <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d003      	beq.n	8001a2c <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a26:	f043 0301 	orr.w	r3, r3, #1
 8001a2a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001a2c:	6a3b      	ldr	r3, [r7, #32]
 8001a2e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d008      	beq.n	8001a48 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d003      	beq.n	8001a48 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a42:	f043 0302 	orr.w	r3, r3, #2
 8001a46:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001a48:	6a3b      	ldr	r3, [r7, #32]
 8001a4a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d008      	beq.n	8001a64 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d003      	beq.n	8001a64 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001a5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a5e:	f043 0304 	orr.w	r3, r3, #4
 8001a62:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001a64:	6a3b      	ldr	r3, [r7, #32]
 8001a66:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d043      	beq.n	8001af6 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d03e      	beq.n	8001af6 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001a7e:	2b60      	cmp	r3, #96	; 0x60
 8001a80:	d02b      	beq.n	8001ada <HAL_CAN_IRQHandler+0x32a>
 8001a82:	2b60      	cmp	r3, #96	; 0x60
 8001a84:	d82e      	bhi.n	8001ae4 <HAL_CAN_IRQHandler+0x334>
 8001a86:	2b50      	cmp	r3, #80	; 0x50
 8001a88:	d022      	beq.n	8001ad0 <HAL_CAN_IRQHandler+0x320>
 8001a8a:	2b50      	cmp	r3, #80	; 0x50
 8001a8c:	d82a      	bhi.n	8001ae4 <HAL_CAN_IRQHandler+0x334>
 8001a8e:	2b40      	cmp	r3, #64	; 0x40
 8001a90:	d019      	beq.n	8001ac6 <HAL_CAN_IRQHandler+0x316>
 8001a92:	2b40      	cmp	r3, #64	; 0x40
 8001a94:	d826      	bhi.n	8001ae4 <HAL_CAN_IRQHandler+0x334>
 8001a96:	2b30      	cmp	r3, #48	; 0x30
 8001a98:	d010      	beq.n	8001abc <HAL_CAN_IRQHandler+0x30c>
 8001a9a:	2b30      	cmp	r3, #48	; 0x30
 8001a9c:	d822      	bhi.n	8001ae4 <HAL_CAN_IRQHandler+0x334>
 8001a9e:	2b10      	cmp	r3, #16
 8001aa0:	d002      	beq.n	8001aa8 <HAL_CAN_IRQHandler+0x2f8>
 8001aa2:	2b20      	cmp	r3, #32
 8001aa4:	d005      	beq.n	8001ab2 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001aa6:	e01d      	b.n	8001ae4 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8001aa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aaa:	f043 0308 	orr.w	r3, r3, #8
 8001aae:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001ab0:	e019      	b.n	8001ae6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ab4:	f043 0310 	orr.w	r3, r3, #16
 8001ab8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001aba:	e014      	b.n	8001ae6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001abe:	f043 0320 	orr.w	r3, r3, #32
 8001ac2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001ac4:	e00f      	b.n	8001ae6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8001ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ac8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001acc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001ace:	e00a      	b.n	8001ae6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8001ad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ad2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ad6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001ad8:	e005      	b.n	8001ae6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001adc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ae0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001ae2:	e000      	b.n	8001ae6 <HAL_CAN_IRQHandler+0x336>
            break;
 8001ae4:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	699a      	ldr	r2, [r3, #24]
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001af4:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	2204      	movs	r2, #4
 8001afc:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d008      	beq.n	8001b16 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b0a:	431a      	orrs	r2, r3
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001b10:	6878      	ldr	r0, [r7, #4]
 8001b12:	f000 f872 	bl	8001bfa <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001b16:	bf00      	nop
 8001b18:	3728      	adds	r7, #40	; 0x28
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}

08001b1e <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001b1e:	b480      	push	{r7}
 8001b20:	b083      	sub	sp, #12
 8001b22:	af00      	add	r7, sp, #0
 8001b24:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001b26:	bf00      	nop
 8001b28:	370c      	adds	r7, #12
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr

08001b32 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001b32:	b480      	push	{r7}
 8001b34:	b083      	sub	sp, #12
 8001b36:	af00      	add	r7, sp, #0
 8001b38:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001b3a:	bf00      	nop
 8001b3c:	370c      	adds	r7, #12
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b44:	4770      	bx	lr

08001b46 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001b46:	b480      	push	{r7}
 8001b48:	b083      	sub	sp, #12
 8001b4a:	af00      	add	r7, sp, #0
 8001b4c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001b4e:	bf00      	nop
 8001b50:	370c      	adds	r7, #12
 8001b52:	46bd      	mov	sp, r7
 8001b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b58:	4770      	bx	lr

08001b5a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001b5a:	b480      	push	{r7}
 8001b5c:	b083      	sub	sp, #12
 8001b5e:	af00      	add	r7, sp, #0
 8001b60:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001b62:	bf00      	nop
 8001b64:	370c      	adds	r7, #12
 8001b66:	46bd      	mov	sp, r7
 8001b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6c:	4770      	bx	lr

08001b6e <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001b6e:	b480      	push	{r7}
 8001b70:	b083      	sub	sp, #12
 8001b72:	af00      	add	r7, sp, #0
 8001b74:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001b76:	bf00      	nop
 8001b78:	370c      	adds	r7, #12
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b80:	4770      	bx	lr

08001b82 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001b82:	b480      	push	{r7}
 8001b84:	b083      	sub	sp, #12
 8001b86:	af00      	add	r7, sp, #0
 8001b88:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001b8a:	bf00      	nop
 8001b8c:	370c      	adds	r7, #12
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr

08001b96 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001b96:	b480      	push	{r7}
 8001b98:	b083      	sub	sp, #12
 8001b9a:	af00      	add	r7, sp, #0
 8001b9c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001b9e:	bf00      	nop
 8001ba0:	370c      	adds	r7, #12
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr

08001baa <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001baa:	b480      	push	{r7}
 8001bac:	b083      	sub	sp, #12
 8001bae:	af00      	add	r7, sp, #0
 8001bb0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001bb2:	bf00      	nop
 8001bb4:	370c      	adds	r7, #12
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbc:	4770      	bx	lr

08001bbe <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001bbe:	b480      	push	{r7}
 8001bc0:	b083      	sub	sp, #12
 8001bc2:	af00      	add	r7, sp, #0
 8001bc4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001bc6:	bf00      	nop
 8001bc8:	370c      	adds	r7, #12
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd0:	4770      	bx	lr

08001bd2 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001bd2:	b480      	push	{r7}
 8001bd4:	b083      	sub	sp, #12
 8001bd6:	af00      	add	r7, sp, #0
 8001bd8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001bda:	bf00      	nop
 8001bdc:	370c      	adds	r7, #12
 8001bde:	46bd      	mov	sp, r7
 8001be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be4:	4770      	bx	lr

08001be6 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001be6:	b480      	push	{r7}
 8001be8:	b083      	sub	sp, #12
 8001bea:	af00      	add	r7, sp, #0
 8001bec:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001bee:	bf00      	nop
 8001bf0:	370c      	adds	r7, #12
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr

08001bfa <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001bfa:	b480      	push	{r7}
 8001bfc:	b083      	sub	sp, #12
 8001bfe:	af00      	add	r7, sp, #0
 8001c00:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001c02:	bf00      	nop
 8001c04:	370c      	adds	r7, #12
 8001c06:	46bd      	mov	sp, r7
 8001c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0c:	4770      	bx	lr
	...

08001c10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c10:	b480      	push	{r7}
 8001c12:	b085      	sub	sp, #20
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	f003 0307 	and.w	r3, r3, #7
 8001c1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c20:	4b0c      	ldr	r3, [pc, #48]	; (8001c54 <__NVIC_SetPriorityGrouping+0x44>)
 8001c22:	68db      	ldr	r3, [r3, #12]
 8001c24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c26:	68ba      	ldr	r2, [r7, #8]
 8001c28:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c2c:	4013      	ands	r3, r2
 8001c2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c34:	68bb      	ldr	r3, [r7, #8]
 8001c36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c38:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c42:	4a04      	ldr	r2, [pc, #16]	; (8001c54 <__NVIC_SetPriorityGrouping+0x44>)
 8001c44:	68bb      	ldr	r3, [r7, #8]
 8001c46:	60d3      	str	r3, [r2, #12]
}
 8001c48:	bf00      	nop
 8001c4a:	3714      	adds	r7, #20
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c52:	4770      	bx	lr
 8001c54:	e000ed00 	.word	0xe000ed00

08001c58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c5c:	4b04      	ldr	r3, [pc, #16]	; (8001c70 <__NVIC_GetPriorityGrouping+0x18>)
 8001c5e:	68db      	ldr	r3, [r3, #12]
 8001c60:	0a1b      	lsrs	r3, r3, #8
 8001c62:	f003 0307 	and.w	r3, r3, #7
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6e:	4770      	bx	lr
 8001c70:	e000ed00 	.word	0xe000ed00

08001c74 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b083      	sub	sp, #12
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	db0b      	blt.n	8001c9e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c86:	79fb      	ldrb	r3, [r7, #7]
 8001c88:	f003 021f 	and.w	r2, r3, #31
 8001c8c:	4907      	ldr	r1, [pc, #28]	; (8001cac <__NVIC_EnableIRQ+0x38>)
 8001c8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c92:	095b      	lsrs	r3, r3, #5
 8001c94:	2001      	movs	r0, #1
 8001c96:	fa00 f202 	lsl.w	r2, r0, r2
 8001c9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c9e:	bf00      	nop
 8001ca0:	370c      	adds	r7, #12
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	e000e100 	.word	0xe000e100

08001cb0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b083      	sub	sp, #12
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	6039      	str	r1, [r7, #0]
 8001cba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	db0a      	blt.n	8001cda <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	b2da      	uxtb	r2, r3
 8001cc8:	490c      	ldr	r1, [pc, #48]	; (8001cfc <__NVIC_SetPriority+0x4c>)
 8001cca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cce:	0112      	lsls	r2, r2, #4
 8001cd0:	b2d2      	uxtb	r2, r2
 8001cd2:	440b      	add	r3, r1
 8001cd4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001cd8:	e00a      	b.n	8001cf0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	b2da      	uxtb	r2, r3
 8001cde:	4908      	ldr	r1, [pc, #32]	; (8001d00 <__NVIC_SetPriority+0x50>)
 8001ce0:	79fb      	ldrb	r3, [r7, #7]
 8001ce2:	f003 030f 	and.w	r3, r3, #15
 8001ce6:	3b04      	subs	r3, #4
 8001ce8:	0112      	lsls	r2, r2, #4
 8001cea:	b2d2      	uxtb	r2, r2
 8001cec:	440b      	add	r3, r1
 8001cee:	761a      	strb	r2, [r3, #24]
}
 8001cf0:	bf00      	nop
 8001cf2:	370c      	adds	r7, #12
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfa:	4770      	bx	lr
 8001cfc:	e000e100 	.word	0xe000e100
 8001d00:	e000ed00 	.word	0xe000ed00

08001d04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b089      	sub	sp, #36	; 0x24
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	60f8      	str	r0, [r7, #12]
 8001d0c:	60b9      	str	r1, [r7, #8]
 8001d0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	f003 0307 	and.w	r3, r3, #7
 8001d16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d18:	69fb      	ldr	r3, [r7, #28]
 8001d1a:	f1c3 0307 	rsb	r3, r3, #7
 8001d1e:	2b04      	cmp	r3, #4
 8001d20:	bf28      	it	cs
 8001d22:	2304      	movcs	r3, #4
 8001d24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d26:	69fb      	ldr	r3, [r7, #28]
 8001d28:	3304      	adds	r3, #4
 8001d2a:	2b06      	cmp	r3, #6
 8001d2c:	d902      	bls.n	8001d34 <NVIC_EncodePriority+0x30>
 8001d2e:	69fb      	ldr	r3, [r7, #28]
 8001d30:	3b03      	subs	r3, #3
 8001d32:	e000      	b.n	8001d36 <NVIC_EncodePriority+0x32>
 8001d34:	2300      	movs	r3, #0
 8001d36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d38:	f04f 32ff 	mov.w	r2, #4294967295
 8001d3c:	69bb      	ldr	r3, [r7, #24]
 8001d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d42:	43da      	mvns	r2, r3
 8001d44:	68bb      	ldr	r3, [r7, #8]
 8001d46:	401a      	ands	r2, r3
 8001d48:	697b      	ldr	r3, [r7, #20]
 8001d4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d4c:	f04f 31ff 	mov.w	r1, #4294967295
 8001d50:	697b      	ldr	r3, [r7, #20]
 8001d52:	fa01 f303 	lsl.w	r3, r1, r3
 8001d56:	43d9      	mvns	r1, r3
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d5c:	4313      	orrs	r3, r2
         );
}
 8001d5e:	4618      	mov	r0, r3
 8001d60:	3724      	adds	r7, #36	; 0x24
 8001d62:	46bd      	mov	sp, r7
 8001d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d68:	4770      	bx	lr
	...

08001d6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b082      	sub	sp, #8
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	3b01      	subs	r3, #1
 8001d78:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d7c:	d301      	bcc.n	8001d82 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d7e:	2301      	movs	r3, #1
 8001d80:	e00f      	b.n	8001da2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d82:	4a0a      	ldr	r2, [pc, #40]	; (8001dac <SysTick_Config+0x40>)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	3b01      	subs	r3, #1
 8001d88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d8a:	210f      	movs	r1, #15
 8001d8c:	f04f 30ff 	mov.w	r0, #4294967295
 8001d90:	f7ff ff8e 	bl	8001cb0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d94:	4b05      	ldr	r3, [pc, #20]	; (8001dac <SysTick_Config+0x40>)
 8001d96:	2200      	movs	r2, #0
 8001d98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d9a:	4b04      	ldr	r3, [pc, #16]	; (8001dac <SysTick_Config+0x40>)
 8001d9c:	2207      	movs	r2, #7
 8001d9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001da0:	2300      	movs	r3, #0
}
 8001da2:	4618      	mov	r0, r3
 8001da4:	3708      	adds	r7, #8
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	e000e010 	.word	0xe000e010

08001db0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b082      	sub	sp, #8
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001db8:	6878      	ldr	r0, [r7, #4]
 8001dba:	f7ff ff29 	bl	8001c10 <__NVIC_SetPriorityGrouping>
}
 8001dbe:	bf00      	nop
 8001dc0:	3708      	adds	r7, #8
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd80      	pop	{r7, pc}

08001dc6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001dc6:	b580      	push	{r7, lr}
 8001dc8:	b086      	sub	sp, #24
 8001dca:	af00      	add	r7, sp, #0
 8001dcc:	4603      	mov	r3, r0
 8001dce:	60b9      	str	r1, [r7, #8]
 8001dd0:	607a      	str	r2, [r7, #4]
 8001dd2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001dd8:	f7ff ff3e 	bl	8001c58 <__NVIC_GetPriorityGrouping>
 8001ddc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001dde:	687a      	ldr	r2, [r7, #4]
 8001de0:	68b9      	ldr	r1, [r7, #8]
 8001de2:	6978      	ldr	r0, [r7, #20]
 8001de4:	f7ff ff8e 	bl	8001d04 <NVIC_EncodePriority>
 8001de8:	4602      	mov	r2, r0
 8001dea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001dee:	4611      	mov	r1, r2
 8001df0:	4618      	mov	r0, r3
 8001df2:	f7ff ff5d 	bl	8001cb0 <__NVIC_SetPriority>
}
 8001df6:	bf00      	nop
 8001df8:	3718      	adds	r7, #24
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}

08001dfe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dfe:	b580      	push	{r7, lr}
 8001e00:	b082      	sub	sp, #8
 8001e02:	af00      	add	r7, sp, #0
 8001e04:	4603      	mov	r3, r0
 8001e06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f7ff ff31 	bl	8001c74 <__NVIC_EnableIRQ>
}
 8001e12:	bf00      	nop
 8001e14:	3708      	adds	r7, #8
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}

08001e1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e1a:	b580      	push	{r7, lr}
 8001e1c:	b082      	sub	sp, #8
 8001e1e:	af00      	add	r7, sp, #0
 8001e20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e22:	6878      	ldr	r0, [r7, #4]
 8001e24:	f7ff ffa2 	bl	8001d6c <SysTick_Config>
 8001e28:	4603      	mov	r3, r0
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	3708      	adds	r7, #8
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}
	...

08001e34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b089      	sub	sp, #36	; 0x24
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
 8001e3c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001e42:	2300      	movs	r3, #0
 8001e44:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001e46:	2300      	movs	r3, #0
 8001e48:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	61fb      	str	r3, [r7, #28]
 8001e4e:	e16b      	b.n	8002128 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001e50:	2201      	movs	r2, #1
 8001e52:	69fb      	ldr	r3, [r7, #28]
 8001e54:	fa02 f303 	lsl.w	r3, r2, r3
 8001e58:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	697a      	ldr	r2, [r7, #20]
 8001e60:	4013      	ands	r3, r2
 8001e62:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001e64:	693a      	ldr	r2, [r7, #16]
 8001e66:	697b      	ldr	r3, [r7, #20]
 8001e68:	429a      	cmp	r2, r3
 8001e6a:	f040 815a 	bne.w	8002122 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	f003 0303 	and.w	r3, r3, #3
 8001e76:	2b01      	cmp	r3, #1
 8001e78:	d005      	beq.n	8001e86 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e82:	2b02      	cmp	r3, #2
 8001e84:	d130      	bne.n	8001ee8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	689b      	ldr	r3, [r3, #8]
 8001e8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001e8c:	69fb      	ldr	r3, [r7, #28]
 8001e8e:	005b      	lsls	r3, r3, #1
 8001e90:	2203      	movs	r2, #3
 8001e92:	fa02 f303 	lsl.w	r3, r2, r3
 8001e96:	43db      	mvns	r3, r3
 8001e98:	69ba      	ldr	r2, [r7, #24]
 8001e9a:	4013      	ands	r3, r2
 8001e9c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	68da      	ldr	r2, [r3, #12]
 8001ea2:	69fb      	ldr	r3, [r7, #28]
 8001ea4:	005b      	lsls	r3, r3, #1
 8001ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eaa:	69ba      	ldr	r2, [r7, #24]
 8001eac:	4313      	orrs	r3, r2
 8001eae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	69ba      	ldr	r2, [r7, #24]
 8001eb4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	685b      	ldr	r3, [r3, #4]
 8001eba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	69fb      	ldr	r3, [r7, #28]
 8001ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec4:	43db      	mvns	r3, r3
 8001ec6:	69ba      	ldr	r2, [r7, #24]
 8001ec8:	4013      	ands	r3, r2
 8001eca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	091b      	lsrs	r3, r3, #4
 8001ed2:	f003 0201 	and.w	r2, r3, #1
 8001ed6:	69fb      	ldr	r3, [r7, #28]
 8001ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8001edc:	69ba      	ldr	r2, [r7, #24]
 8001ede:	4313      	orrs	r3, r2
 8001ee0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	69ba      	ldr	r2, [r7, #24]
 8001ee6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	f003 0303 	and.w	r3, r3, #3
 8001ef0:	2b03      	cmp	r3, #3
 8001ef2:	d017      	beq.n	8001f24 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	68db      	ldr	r3, [r3, #12]
 8001ef8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001efa:	69fb      	ldr	r3, [r7, #28]
 8001efc:	005b      	lsls	r3, r3, #1
 8001efe:	2203      	movs	r2, #3
 8001f00:	fa02 f303 	lsl.w	r3, r2, r3
 8001f04:	43db      	mvns	r3, r3
 8001f06:	69ba      	ldr	r2, [r7, #24]
 8001f08:	4013      	ands	r3, r2
 8001f0a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	689a      	ldr	r2, [r3, #8]
 8001f10:	69fb      	ldr	r3, [r7, #28]
 8001f12:	005b      	lsls	r3, r3, #1
 8001f14:	fa02 f303 	lsl.w	r3, r2, r3
 8001f18:	69ba      	ldr	r2, [r7, #24]
 8001f1a:	4313      	orrs	r3, r2
 8001f1c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	69ba      	ldr	r2, [r7, #24]
 8001f22:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	f003 0303 	and.w	r3, r3, #3
 8001f2c:	2b02      	cmp	r3, #2
 8001f2e:	d123      	bne.n	8001f78 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001f30:	69fb      	ldr	r3, [r7, #28]
 8001f32:	08da      	lsrs	r2, r3, #3
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	3208      	adds	r2, #8
 8001f38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001f3e:	69fb      	ldr	r3, [r7, #28]
 8001f40:	f003 0307 	and.w	r3, r3, #7
 8001f44:	009b      	lsls	r3, r3, #2
 8001f46:	220f      	movs	r2, #15
 8001f48:	fa02 f303 	lsl.w	r3, r2, r3
 8001f4c:	43db      	mvns	r3, r3
 8001f4e:	69ba      	ldr	r2, [r7, #24]
 8001f50:	4013      	ands	r3, r2
 8001f52:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	691a      	ldr	r2, [r3, #16]
 8001f58:	69fb      	ldr	r3, [r7, #28]
 8001f5a:	f003 0307 	and.w	r3, r3, #7
 8001f5e:	009b      	lsls	r3, r3, #2
 8001f60:	fa02 f303 	lsl.w	r3, r2, r3
 8001f64:	69ba      	ldr	r2, [r7, #24]
 8001f66:	4313      	orrs	r3, r2
 8001f68:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001f6a:	69fb      	ldr	r3, [r7, #28]
 8001f6c:	08da      	lsrs	r2, r3, #3
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	3208      	adds	r2, #8
 8001f72:	69b9      	ldr	r1, [r7, #24]
 8001f74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001f7e:	69fb      	ldr	r3, [r7, #28]
 8001f80:	005b      	lsls	r3, r3, #1
 8001f82:	2203      	movs	r2, #3
 8001f84:	fa02 f303 	lsl.w	r3, r2, r3
 8001f88:	43db      	mvns	r3, r3
 8001f8a:	69ba      	ldr	r2, [r7, #24]
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	f003 0203 	and.w	r2, r3, #3
 8001f98:	69fb      	ldr	r3, [r7, #28]
 8001f9a:	005b      	lsls	r3, r3, #1
 8001f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa0:	69ba      	ldr	r2, [r7, #24]
 8001fa2:	4313      	orrs	r3, r2
 8001fa4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	69ba      	ldr	r2, [r7, #24]
 8001faa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	f000 80b4 	beq.w	8002122 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fba:	2300      	movs	r3, #0
 8001fbc:	60fb      	str	r3, [r7, #12]
 8001fbe:	4b60      	ldr	r3, [pc, #384]	; (8002140 <HAL_GPIO_Init+0x30c>)
 8001fc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fc2:	4a5f      	ldr	r2, [pc, #380]	; (8002140 <HAL_GPIO_Init+0x30c>)
 8001fc4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fc8:	6453      	str	r3, [r2, #68]	; 0x44
 8001fca:	4b5d      	ldr	r3, [pc, #372]	; (8002140 <HAL_GPIO_Init+0x30c>)
 8001fcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fd2:	60fb      	str	r3, [r7, #12]
 8001fd4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001fd6:	4a5b      	ldr	r2, [pc, #364]	; (8002144 <HAL_GPIO_Init+0x310>)
 8001fd8:	69fb      	ldr	r3, [r7, #28]
 8001fda:	089b      	lsrs	r3, r3, #2
 8001fdc:	3302      	adds	r3, #2
 8001fde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fe2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001fe4:	69fb      	ldr	r3, [r7, #28]
 8001fe6:	f003 0303 	and.w	r3, r3, #3
 8001fea:	009b      	lsls	r3, r3, #2
 8001fec:	220f      	movs	r2, #15
 8001fee:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff2:	43db      	mvns	r3, r3
 8001ff4:	69ba      	ldr	r2, [r7, #24]
 8001ff6:	4013      	ands	r3, r2
 8001ff8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	4a52      	ldr	r2, [pc, #328]	; (8002148 <HAL_GPIO_Init+0x314>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d02b      	beq.n	800205a <HAL_GPIO_Init+0x226>
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	4a51      	ldr	r2, [pc, #324]	; (800214c <HAL_GPIO_Init+0x318>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d025      	beq.n	8002056 <HAL_GPIO_Init+0x222>
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	4a50      	ldr	r2, [pc, #320]	; (8002150 <HAL_GPIO_Init+0x31c>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d01f      	beq.n	8002052 <HAL_GPIO_Init+0x21e>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	4a4f      	ldr	r2, [pc, #316]	; (8002154 <HAL_GPIO_Init+0x320>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d019      	beq.n	800204e <HAL_GPIO_Init+0x21a>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	4a4e      	ldr	r2, [pc, #312]	; (8002158 <HAL_GPIO_Init+0x324>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d013      	beq.n	800204a <HAL_GPIO_Init+0x216>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	4a4d      	ldr	r2, [pc, #308]	; (800215c <HAL_GPIO_Init+0x328>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d00d      	beq.n	8002046 <HAL_GPIO_Init+0x212>
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	4a4c      	ldr	r2, [pc, #304]	; (8002160 <HAL_GPIO_Init+0x32c>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d007      	beq.n	8002042 <HAL_GPIO_Init+0x20e>
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	4a4b      	ldr	r2, [pc, #300]	; (8002164 <HAL_GPIO_Init+0x330>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d101      	bne.n	800203e <HAL_GPIO_Init+0x20a>
 800203a:	2307      	movs	r3, #7
 800203c:	e00e      	b.n	800205c <HAL_GPIO_Init+0x228>
 800203e:	2308      	movs	r3, #8
 8002040:	e00c      	b.n	800205c <HAL_GPIO_Init+0x228>
 8002042:	2306      	movs	r3, #6
 8002044:	e00a      	b.n	800205c <HAL_GPIO_Init+0x228>
 8002046:	2305      	movs	r3, #5
 8002048:	e008      	b.n	800205c <HAL_GPIO_Init+0x228>
 800204a:	2304      	movs	r3, #4
 800204c:	e006      	b.n	800205c <HAL_GPIO_Init+0x228>
 800204e:	2303      	movs	r3, #3
 8002050:	e004      	b.n	800205c <HAL_GPIO_Init+0x228>
 8002052:	2302      	movs	r3, #2
 8002054:	e002      	b.n	800205c <HAL_GPIO_Init+0x228>
 8002056:	2301      	movs	r3, #1
 8002058:	e000      	b.n	800205c <HAL_GPIO_Init+0x228>
 800205a:	2300      	movs	r3, #0
 800205c:	69fa      	ldr	r2, [r7, #28]
 800205e:	f002 0203 	and.w	r2, r2, #3
 8002062:	0092      	lsls	r2, r2, #2
 8002064:	4093      	lsls	r3, r2
 8002066:	69ba      	ldr	r2, [r7, #24]
 8002068:	4313      	orrs	r3, r2
 800206a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800206c:	4935      	ldr	r1, [pc, #212]	; (8002144 <HAL_GPIO_Init+0x310>)
 800206e:	69fb      	ldr	r3, [r7, #28]
 8002070:	089b      	lsrs	r3, r3, #2
 8002072:	3302      	adds	r3, #2
 8002074:	69ba      	ldr	r2, [r7, #24]
 8002076:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800207a:	4b3b      	ldr	r3, [pc, #236]	; (8002168 <HAL_GPIO_Init+0x334>)
 800207c:	689b      	ldr	r3, [r3, #8]
 800207e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002080:	693b      	ldr	r3, [r7, #16]
 8002082:	43db      	mvns	r3, r3
 8002084:	69ba      	ldr	r2, [r7, #24]
 8002086:	4013      	ands	r3, r2
 8002088:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002092:	2b00      	cmp	r3, #0
 8002094:	d003      	beq.n	800209e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002096:	69ba      	ldr	r2, [r7, #24]
 8002098:	693b      	ldr	r3, [r7, #16]
 800209a:	4313      	orrs	r3, r2
 800209c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800209e:	4a32      	ldr	r2, [pc, #200]	; (8002168 <HAL_GPIO_Init+0x334>)
 80020a0:	69bb      	ldr	r3, [r7, #24]
 80020a2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80020a4:	4b30      	ldr	r3, [pc, #192]	; (8002168 <HAL_GPIO_Init+0x334>)
 80020a6:	68db      	ldr	r3, [r3, #12]
 80020a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020aa:	693b      	ldr	r3, [r7, #16]
 80020ac:	43db      	mvns	r3, r3
 80020ae:	69ba      	ldr	r2, [r7, #24]
 80020b0:	4013      	ands	r3, r2
 80020b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d003      	beq.n	80020c8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80020c0:	69ba      	ldr	r2, [r7, #24]
 80020c2:	693b      	ldr	r3, [r7, #16]
 80020c4:	4313      	orrs	r3, r2
 80020c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80020c8:	4a27      	ldr	r2, [pc, #156]	; (8002168 <HAL_GPIO_Init+0x334>)
 80020ca:	69bb      	ldr	r3, [r7, #24]
 80020cc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80020ce:	4b26      	ldr	r3, [pc, #152]	; (8002168 <HAL_GPIO_Init+0x334>)
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020d4:	693b      	ldr	r3, [r7, #16]
 80020d6:	43db      	mvns	r3, r3
 80020d8:	69ba      	ldr	r2, [r7, #24]
 80020da:	4013      	ands	r3, r2
 80020dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	685b      	ldr	r3, [r3, #4]
 80020e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d003      	beq.n	80020f2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80020ea:	69ba      	ldr	r2, [r7, #24]
 80020ec:	693b      	ldr	r3, [r7, #16]
 80020ee:	4313      	orrs	r3, r2
 80020f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80020f2:	4a1d      	ldr	r2, [pc, #116]	; (8002168 <HAL_GPIO_Init+0x334>)
 80020f4:	69bb      	ldr	r3, [r7, #24]
 80020f6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80020f8:	4b1b      	ldr	r3, [pc, #108]	; (8002168 <HAL_GPIO_Init+0x334>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020fe:	693b      	ldr	r3, [r7, #16]
 8002100:	43db      	mvns	r3, r3
 8002102:	69ba      	ldr	r2, [r7, #24]
 8002104:	4013      	ands	r3, r2
 8002106:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002110:	2b00      	cmp	r3, #0
 8002112:	d003      	beq.n	800211c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002114:	69ba      	ldr	r2, [r7, #24]
 8002116:	693b      	ldr	r3, [r7, #16]
 8002118:	4313      	orrs	r3, r2
 800211a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800211c:	4a12      	ldr	r2, [pc, #72]	; (8002168 <HAL_GPIO_Init+0x334>)
 800211e:	69bb      	ldr	r3, [r7, #24]
 8002120:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002122:	69fb      	ldr	r3, [r7, #28]
 8002124:	3301      	adds	r3, #1
 8002126:	61fb      	str	r3, [r7, #28]
 8002128:	69fb      	ldr	r3, [r7, #28]
 800212a:	2b0f      	cmp	r3, #15
 800212c:	f67f ae90 	bls.w	8001e50 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002130:	bf00      	nop
 8002132:	bf00      	nop
 8002134:	3724      	adds	r7, #36	; 0x24
 8002136:	46bd      	mov	sp, r7
 8002138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213c:	4770      	bx	lr
 800213e:	bf00      	nop
 8002140:	40023800 	.word	0x40023800
 8002144:	40013800 	.word	0x40013800
 8002148:	40020000 	.word	0x40020000
 800214c:	40020400 	.word	0x40020400
 8002150:	40020800 	.word	0x40020800
 8002154:	40020c00 	.word	0x40020c00
 8002158:	40021000 	.word	0x40021000
 800215c:	40021400 	.word	0x40021400
 8002160:	40021800 	.word	0x40021800
 8002164:	40021c00 	.word	0x40021c00
 8002168:	40013c00 	.word	0x40013c00

0800216c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800216c:	b480      	push	{r7}
 800216e:	b085      	sub	sp, #20
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
 8002174:	460b      	mov	r3, r1
 8002176:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	691a      	ldr	r2, [r3, #16]
 800217c:	887b      	ldrh	r3, [r7, #2]
 800217e:	4013      	ands	r3, r2
 8002180:	2b00      	cmp	r3, #0
 8002182:	d002      	beq.n	800218a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002184:	2301      	movs	r3, #1
 8002186:	73fb      	strb	r3, [r7, #15]
 8002188:	e001      	b.n	800218e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800218a:	2300      	movs	r3, #0
 800218c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800218e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002190:	4618      	mov	r0, r3
 8002192:	3714      	adds	r7, #20
 8002194:	46bd      	mov	sp, r7
 8002196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219a:	4770      	bx	lr

0800219c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800219c:	b480      	push	{r7}
 800219e:	b083      	sub	sp, #12
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
 80021a4:	460b      	mov	r3, r1
 80021a6:	807b      	strh	r3, [r7, #2]
 80021a8:	4613      	mov	r3, r2
 80021aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80021ac:	787b      	ldrb	r3, [r7, #1]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d003      	beq.n	80021ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021b2:	887a      	ldrh	r2, [r7, #2]
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80021b8:	e003      	b.n	80021c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80021ba:	887b      	ldrh	r3, [r7, #2]
 80021bc:	041a      	lsls	r2, r3, #16
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	619a      	str	r2, [r3, #24]
}
 80021c2:	bf00      	nop
 80021c4:	370c      	adds	r7, #12
 80021c6:	46bd      	mov	sp, r7
 80021c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021cc:	4770      	bx	lr

080021ce <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80021ce:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021d0:	b08f      	sub	sp, #60	; 0x3c
 80021d2:	af0a      	add	r7, sp, #40	; 0x28
 80021d4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d101      	bne.n	80021e0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80021dc:	2301      	movs	r3, #1
 80021de:	e10f      	b.n	8002400 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80021ec:	b2db      	uxtb	r3, r3
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d106      	bne.n	8002200 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2200      	movs	r2, #0
 80021f6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80021fa:	6878      	ldr	r0, [r7, #4]
 80021fc:	f005 fd0e 	bl	8007c1c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2203      	movs	r2, #3
 8002204:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002208:	68bb      	ldr	r3, [r7, #8]
 800220a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800220c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002210:	2b00      	cmp	r3, #0
 8002212:	d102      	bne.n	800221a <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2200      	movs	r2, #0
 8002218:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4618      	mov	r0, r3
 8002220:	f001 ffd7 	bl	80041d2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	603b      	str	r3, [r7, #0]
 800222a:	687e      	ldr	r6, [r7, #4]
 800222c:	466d      	mov	r5, sp
 800222e:	f106 0410 	add.w	r4, r6, #16
 8002232:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002234:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002236:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002238:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800223a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800223e:	e885 0003 	stmia.w	r5, {r0, r1}
 8002242:	1d33      	adds	r3, r6, #4
 8002244:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002246:	6838      	ldr	r0, [r7, #0]
 8002248:	f001 feae 	bl	8003fa8 <USB_CoreInit>
 800224c:	4603      	mov	r3, r0
 800224e:	2b00      	cmp	r3, #0
 8002250:	d005      	beq.n	800225e <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2202      	movs	r2, #2
 8002256:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800225a:	2301      	movs	r3, #1
 800225c:	e0d0      	b.n	8002400 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	2100      	movs	r1, #0
 8002264:	4618      	mov	r0, r3
 8002266:	f001 ffc5 	bl	80041f4 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800226a:	2300      	movs	r3, #0
 800226c:	73fb      	strb	r3, [r7, #15]
 800226e:	e04a      	b.n	8002306 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002270:	7bfa      	ldrb	r2, [r7, #15]
 8002272:	6879      	ldr	r1, [r7, #4]
 8002274:	4613      	mov	r3, r2
 8002276:	00db      	lsls	r3, r3, #3
 8002278:	4413      	add	r3, r2
 800227a:	009b      	lsls	r3, r3, #2
 800227c:	440b      	add	r3, r1
 800227e:	333d      	adds	r3, #61	; 0x3d
 8002280:	2201      	movs	r2, #1
 8002282:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002284:	7bfa      	ldrb	r2, [r7, #15]
 8002286:	6879      	ldr	r1, [r7, #4]
 8002288:	4613      	mov	r3, r2
 800228a:	00db      	lsls	r3, r3, #3
 800228c:	4413      	add	r3, r2
 800228e:	009b      	lsls	r3, r3, #2
 8002290:	440b      	add	r3, r1
 8002292:	333c      	adds	r3, #60	; 0x3c
 8002294:	7bfa      	ldrb	r2, [r7, #15]
 8002296:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002298:	7bfa      	ldrb	r2, [r7, #15]
 800229a:	7bfb      	ldrb	r3, [r7, #15]
 800229c:	b298      	uxth	r0, r3
 800229e:	6879      	ldr	r1, [r7, #4]
 80022a0:	4613      	mov	r3, r2
 80022a2:	00db      	lsls	r3, r3, #3
 80022a4:	4413      	add	r3, r2
 80022a6:	009b      	lsls	r3, r3, #2
 80022a8:	440b      	add	r3, r1
 80022aa:	3344      	adds	r3, #68	; 0x44
 80022ac:	4602      	mov	r2, r0
 80022ae:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80022b0:	7bfa      	ldrb	r2, [r7, #15]
 80022b2:	6879      	ldr	r1, [r7, #4]
 80022b4:	4613      	mov	r3, r2
 80022b6:	00db      	lsls	r3, r3, #3
 80022b8:	4413      	add	r3, r2
 80022ba:	009b      	lsls	r3, r3, #2
 80022bc:	440b      	add	r3, r1
 80022be:	3340      	adds	r3, #64	; 0x40
 80022c0:	2200      	movs	r2, #0
 80022c2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80022c4:	7bfa      	ldrb	r2, [r7, #15]
 80022c6:	6879      	ldr	r1, [r7, #4]
 80022c8:	4613      	mov	r3, r2
 80022ca:	00db      	lsls	r3, r3, #3
 80022cc:	4413      	add	r3, r2
 80022ce:	009b      	lsls	r3, r3, #2
 80022d0:	440b      	add	r3, r1
 80022d2:	3348      	adds	r3, #72	; 0x48
 80022d4:	2200      	movs	r2, #0
 80022d6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80022d8:	7bfa      	ldrb	r2, [r7, #15]
 80022da:	6879      	ldr	r1, [r7, #4]
 80022dc:	4613      	mov	r3, r2
 80022de:	00db      	lsls	r3, r3, #3
 80022e0:	4413      	add	r3, r2
 80022e2:	009b      	lsls	r3, r3, #2
 80022e4:	440b      	add	r3, r1
 80022e6:	334c      	adds	r3, #76	; 0x4c
 80022e8:	2200      	movs	r2, #0
 80022ea:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80022ec:	7bfa      	ldrb	r2, [r7, #15]
 80022ee:	6879      	ldr	r1, [r7, #4]
 80022f0:	4613      	mov	r3, r2
 80022f2:	00db      	lsls	r3, r3, #3
 80022f4:	4413      	add	r3, r2
 80022f6:	009b      	lsls	r3, r3, #2
 80022f8:	440b      	add	r3, r1
 80022fa:	3354      	adds	r3, #84	; 0x54
 80022fc:	2200      	movs	r2, #0
 80022fe:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002300:	7bfb      	ldrb	r3, [r7, #15]
 8002302:	3301      	adds	r3, #1
 8002304:	73fb      	strb	r3, [r7, #15]
 8002306:	7bfa      	ldrb	r2, [r7, #15]
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	429a      	cmp	r2, r3
 800230e:	d3af      	bcc.n	8002270 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002310:	2300      	movs	r3, #0
 8002312:	73fb      	strb	r3, [r7, #15]
 8002314:	e044      	b.n	80023a0 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002316:	7bfa      	ldrb	r2, [r7, #15]
 8002318:	6879      	ldr	r1, [r7, #4]
 800231a:	4613      	mov	r3, r2
 800231c:	00db      	lsls	r3, r3, #3
 800231e:	4413      	add	r3, r2
 8002320:	009b      	lsls	r3, r3, #2
 8002322:	440b      	add	r3, r1
 8002324:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8002328:	2200      	movs	r2, #0
 800232a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800232c:	7bfa      	ldrb	r2, [r7, #15]
 800232e:	6879      	ldr	r1, [r7, #4]
 8002330:	4613      	mov	r3, r2
 8002332:	00db      	lsls	r3, r3, #3
 8002334:	4413      	add	r3, r2
 8002336:	009b      	lsls	r3, r3, #2
 8002338:	440b      	add	r3, r1
 800233a:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 800233e:	7bfa      	ldrb	r2, [r7, #15]
 8002340:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002342:	7bfa      	ldrb	r2, [r7, #15]
 8002344:	6879      	ldr	r1, [r7, #4]
 8002346:	4613      	mov	r3, r2
 8002348:	00db      	lsls	r3, r3, #3
 800234a:	4413      	add	r3, r2
 800234c:	009b      	lsls	r3, r3, #2
 800234e:	440b      	add	r3, r1
 8002350:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8002354:	2200      	movs	r2, #0
 8002356:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002358:	7bfa      	ldrb	r2, [r7, #15]
 800235a:	6879      	ldr	r1, [r7, #4]
 800235c:	4613      	mov	r3, r2
 800235e:	00db      	lsls	r3, r3, #3
 8002360:	4413      	add	r3, r2
 8002362:	009b      	lsls	r3, r3, #2
 8002364:	440b      	add	r3, r1
 8002366:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800236a:	2200      	movs	r2, #0
 800236c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800236e:	7bfa      	ldrb	r2, [r7, #15]
 8002370:	6879      	ldr	r1, [r7, #4]
 8002372:	4613      	mov	r3, r2
 8002374:	00db      	lsls	r3, r3, #3
 8002376:	4413      	add	r3, r2
 8002378:	009b      	lsls	r3, r3, #2
 800237a:	440b      	add	r3, r1
 800237c:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8002380:	2200      	movs	r2, #0
 8002382:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002384:	7bfa      	ldrb	r2, [r7, #15]
 8002386:	6879      	ldr	r1, [r7, #4]
 8002388:	4613      	mov	r3, r2
 800238a:	00db      	lsls	r3, r3, #3
 800238c:	4413      	add	r3, r2
 800238e:	009b      	lsls	r3, r3, #2
 8002390:	440b      	add	r3, r1
 8002392:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8002396:	2200      	movs	r2, #0
 8002398:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800239a:	7bfb      	ldrb	r3, [r7, #15]
 800239c:	3301      	adds	r3, #1
 800239e:	73fb      	strb	r3, [r7, #15]
 80023a0:	7bfa      	ldrb	r2, [r7, #15]
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	429a      	cmp	r2, r3
 80023a8:	d3b5      	bcc.n	8002316 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	603b      	str	r3, [r7, #0]
 80023b0:	687e      	ldr	r6, [r7, #4]
 80023b2:	466d      	mov	r5, sp
 80023b4:	f106 0410 	add.w	r4, r6, #16
 80023b8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80023ba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80023bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80023be:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80023c0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80023c4:	e885 0003 	stmia.w	r5, {r0, r1}
 80023c8:	1d33      	adds	r3, r6, #4
 80023ca:	cb0e      	ldmia	r3, {r1, r2, r3}
 80023cc:	6838      	ldr	r0, [r7, #0]
 80023ce:	f001 ff5d 	bl	800428c <USB_DevInit>
 80023d2:	4603      	mov	r3, r0
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d005      	beq.n	80023e4 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2202      	movs	r2, #2
 80023dc:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80023e0:	2301      	movs	r3, #1
 80023e2:	e00d      	b.n	8002400 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2200      	movs	r2, #0
 80023e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2201      	movs	r2, #1
 80023f0:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4618      	mov	r0, r3
 80023fa:	f003 f8ac 	bl	8005556 <USB_DevDisconnect>

  return HAL_OK;
 80023fe:	2300      	movs	r3, #0
}
 8002400:	4618      	mov	r0, r3
 8002402:	3714      	adds	r7, #20
 8002404:	46bd      	mov	sp, r7
 8002406:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002408 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b084      	sub	sp, #16
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800241c:	2b01      	cmp	r3, #1
 800241e:	d101      	bne.n	8002424 <HAL_PCD_Start+0x1c>
 8002420:	2302      	movs	r3, #2
 8002422:	e020      	b.n	8002466 <HAL_PCD_Start+0x5e>
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2201      	movs	r2, #1
 8002428:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002430:	2b01      	cmp	r3, #1
 8002432:	d109      	bne.n	8002448 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002438:	2b01      	cmp	r3, #1
 800243a:	d005      	beq.n	8002448 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002440:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4618      	mov	r0, r3
 800244e:	f001 feaf 	bl	80041b0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	4618      	mov	r0, r3
 8002458:	f003 f85c 	bl	8005514 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2200      	movs	r2, #0
 8002460:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8002464:	2300      	movs	r3, #0
}
 8002466:	4618      	mov	r0, r3
 8002468:	3710      	adds	r7, #16
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}

0800246e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800246e:	b590      	push	{r4, r7, lr}
 8002470:	b08d      	sub	sp, #52	; 0x34
 8002472:	af00      	add	r7, sp, #0
 8002474:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800247c:	6a3b      	ldr	r3, [r7, #32]
 800247e:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4618      	mov	r0, r3
 8002486:	f003 f91a 	bl	80056be <USB_GetMode>
 800248a:	4603      	mov	r3, r0
 800248c:	2b00      	cmp	r3, #0
 800248e:	f040 848a 	bne.w	8002da6 <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4618      	mov	r0, r3
 8002498:	f003 f87e 	bl	8005598 <USB_ReadInterrupts>
 800249c:	4603      	mov	r3, r0
 800249e:	2b00      	cmp	r3, #0
 80024a0:	f000 8480 	beq.w	8002da4 <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80024a4:	69fb      	ldr	r3, [r7, #28]
 80024a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80024aa:	689b      	ldr	r3, [r3, #8]
 80024ac:	0a1b      	lsrs	r3, r3, #8
 80024ae:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4618      	mov	r0, r3
 80024be:	f003 f86b 	bl	8005598 <USB_ReadInterrupts>
 80024c2:	4603      	mov	r3, r0
 80024c4:	f003 0302 	and.w	r3, r3, #2
 80024c8:	2b02      	cmp	r3, #2
 80024ca:	d107      	bne.n	80024dc <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	695a      	ldr	r2, [r3, #20]
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f002 0202 	and.w	r2, r2, #2
 80024da:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4618      	mov	r0, r3
 80024e2:	f003 f859 	bl	8005598 <USB_ReadInterrupts>
 80024e6:	4603      	mov	r3, r0
 80024e8:	f003 0310 	and.w	r3, r3, #16
 80024ec:	2b10      	cmp	r3, #16
 80024ee:	d161      	bne.n	80025b4 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	699a      	ldr	r2, [r3, #24]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f022 0210 	bic.w	r2, r2, #16
 80024fe:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8002500:	6a3b      	ldr	r3, [r7, #32]
 8002502:	6a1b      	ldr	r3, [r3, #32]
 8002504:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8002506:	69bb      	ldr	r3, [r7, #24]
 8002508:	f003 020f 	and.w	r2, r3, #15
 800250c:	4613      	mov	r3, r2
 800250e:	00db      	lsls	r3, r3, #3
 8002510:	4413      	add	r3, r2
 8002512:	009b      	lsls	r3, r3, #2
 8002514:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002518:	687a      	ldr	r2, [r7, #4]
 800251a:	4413      	add	r3, r2
 800251c:	3304      	adds	r3, #4
 800251e:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002520:	69bb      	ldr	r3, [r7, #24]
 8002522:	0c5b      	lsrs	r3, r3, #17
 8002524:	f003 030f 	and.w	r3, r3, #15
 8002528:	2b02      	cmp	r3, #2
 800252a:	d124      	bne.n	8002576 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800252c:	69ba      	ldr	r2, [r7, #24]
 800252e:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8002532:	4013      	ands	r3, r2
 8002534:	2b00      	cmp	r3, #0
 8002536:	d035      	beq.n	80025a4 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002538:	697b      	ldr	r3, [r7, #20]
 800253a:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800253c:	69bb      	ldr	r3, [r7, #24]
 800253e:	091b      	lsrs	r3, r3, #4
 8002540:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002542:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002546:	b29b      	uxth	r3, r3
 8002548:	461a      	mov	r2, r3
 800254a:	6a38      	ldr	r0, [r7, #32]
 800254c:	f002 fe90 	bl	8005270 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	691a      	ldr	r2, [r3, #16]
 8002554:	69bb      	ldr	r3, [r7, #24]
 8002556:	091b      	lsrs	r3, r3, #4
 8002558:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800255c:	441a      	add	r2, r3
 800255e:	697b      	ldr	r3, [r7, #20]
 8002560:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002562:	697b      	ldr	r3, [r7, #20]
 8002564:	6a1a      	ldr	r2, [r3, #32]
 8002566:	69bb      	ldr	r3, [r7, #24]
 8002568:	091b      	lsrs	r3, r3, #4
 800256a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800256e:	441a      	add	r2, r3
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	621a      	str	r2, [r3, #32]
 8002574:	e016      	b.n	80025a4 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8002576:	69bb      	ldr	r3, [r7, #24]
 8002578:	0c5b      	lsrs	r3, r3, #17
 800257a:	f003 030f 	and.w	r3, r3, #15
 800257e:	2b06      	cmp	r3, #6
 8002580:	d110      	bne.n	80025a4 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8002588:	2208      	movs	r2, #8
 800258a:	4619      	mov	r1, r3
 800258c:	6a38      	ldr	r0, [r7, #32]
 800258e:	f002 fe6f 	bl	8005270 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002592:	697b      	ldr	r3, [r7, #20]
 8002594:	6a1a      	ldr	r2, [r3, #32]
 8002596:	69bb      	ldr	r3, [r7, #24]
 8002598:	091b      	lsrs	r3, r3, #4
 800259a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800259e:	441a      	add	r2, r3
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	699a      	ldr	r2, [r3, #24]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f042 0210 	orr.w	r2, r2, #16
 80025b2:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4618      	mov	r0, r3
 80025ba:	f002 ffed 	bl	8005598 <USB_ReadInterrupts>
 80025be:	4603      	mov	r3, r0
 80025c0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80025c4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80025c8:	f040 80a7 	bne.w	800271a <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80025cc:	2300      	movs	r3, #0
 80025ce:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4618      	mov	r0, r3
 80025d6:	f002 fff2 	bl	80055be <USB_ReadDevAllOutEpInterrupt>
 80025da:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80025dc:	e099      	b.n	8002712 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80025de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025e0:	f003 0301 	and.w	r3, r3, #1
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	f000 808e 	beq.w	8002706 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80025f0:	b2d2      	uxtb	r2, r2
 80025f2:	4611      	mov	r1, r2
 80025f4:	4618      	mov	r0, r3
 80025f6:	f003 f816 	bl	8005626 <USB_ReadDevOutEPInterrupt>
 80025fa:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80025fc:	693b      	ldr	r3, [r7, #16]
 80025fe:	f003 0301 	and.w	r3, r3, #1
 8002602:	2b00      	cmp	r3, #0
 8002604:	d00c      	beq.n	8002620 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002608:	015a      	lsls	r2, r3, #5
 800260a:	69fb      	ldr	r3, [r7, #28]
 800260c:	4413      	add	r3, r2
 800260e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002612:	461a      	mov	r2, r3
 8002614:	2301      	movs	r3, #1
 8002616:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002618:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f000 fec2 	bl	80033a4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002620:	693b      	ldr	r3, [r7, #16]
 8002622:	f003 0308 	and.w	r3, r3, #8
 8002626:	2b00      	cmp	r3, #0
 8002628:	d00c      	beq.n	8002644 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800262a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800262c:	015a      	lsls	r2, r3, #5
 800262e:	69fb      	ldr	r3, [r7, #28]
 8002630:	4413      	add	r3, r2
 8002632:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002636:	461a      	mov	r2, r3
 8002638:	2308      	movs	r3, #8
 800263a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800263c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800263e:	6878      	ldr	r0, [r7, #4]
 8002640:	f000 ff98 	bl	8003574 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002644:	693b      	ldr	r3, [r7, #16]
 8002646:	f003 0310 	and.w	r3, r3, #16
 800264a:	2b00      	cmp	r3, #0
 800264c:	d008      	beq.n	8002660 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800264e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002650:	015a      	lsls	r2, r3, #5
 8002652:	69fb      	ldr	r3, [r7, #28]
 8002654:	4413      	add	r3, r2
 8002656:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800265a:	461a      	mov	r2, r3
 800265c:	2310      	movs	r3, #16
 800265e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002660:	693b      	ldr	r3, [r7, #16]
 8002662:	f003 0302 	and.w	r3, r3, #2
 8002666:	2b00      	cmp	r3, #0
 8002668:	d030      	beq.n	80026cc <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800266a:	6a3b      	ldr	r3, [r7, #32]
 800266c:	695b      	ldr	r3, [r3, #20]
 800266e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002672:	2b80      	cmp	r3, #128	; 0x80
 8002674:	d109      	bne.n	800268a <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002676:	69fb      	ldr	r3, [r7, #28]
 8002678:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	69fa      	ldr	r2, [r7, #28]
 8002680:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002684:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002688:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800268a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800268c:	4613      	mov	r3, r2
 800268e:	00db      	lsls	r3, r3, #3
 8002690:	4413      	add	r3, r2
 8002692:	009b      	lsls	r3, r3, #2
 8002694:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002698:	687a      	ldr	r2, [r7, #4]
 800269a:	4413      	add	r3, r2
 800269c:	3304      	adds	r3, #4
 800269e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80026a0:	697b      	ldr	r3, [r7, #20]
 80026a2:	78db      	ldrb	r3, [r3, #3]
 80026a4:	2b01      	cmp	r3, #1
 80026a6:	d108      	bne.n	80026ba <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80026a8:	697b      	ldr	r3, [r7, #20]
 80026aa:	2200      	movs	r2, #0
 80026ac:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80026ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026b0:	b2db      	uxtb	r3, r3
 80026b2:	4619      	mov	r1, r3
 80026b4:	6878      	ldr	r0, [r7, #4]
 80026b6:	f005 fbc9 	bl	8007e4c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80026ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026bc:	015a      	lsls	r2, r3, #5
 80026be:	69fb      	ldr	r3, [r7, #28]
 80026c0:	4413      	add	r3, r2
 80026c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80026c6:	461a      	mov	r2, r3
 80026c8:	2302      	movs	r3, #2
 80026ca:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80026cc:	693b      	ldr	r3, [r7, #16]
 80026ce:	f003 0320 	and.w	r3, r3, #32
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d008      	beq.n	80026e8 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80026d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026d8:	015a      	lsls	r2, r3, #5
 80026da:	69fb      	ldr	r3, [r7, #28]
 80026dc:	4413      	add	r3, r2
 80026de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80026e2:	461a      	mov	r2, r3
 80026e4:	2320      	movs	r3, #32
 80026e6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80026e8:	693b      	ldr	r3, [r7, #16]
 80026ea:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d009      	beq.n	8002706 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80026f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026f4:	015a      	lsls	r2, r3, #5
 80026f6:	69fb      	ldr	r3, [r7, #28]
 80026f8:	4413      	add	r3, r2
 80026fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80026fe:	461a      	mov	r2, r3
 8002700:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002704:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002708:	3301      	adds	r3, #1
 800270a:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800270c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800270e:	085b      	lsrs	r3, r3, #1
 8002710:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8002712:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002714:	2b00      	cmp	r3, #0
 8002716:	f47f af62 	bne.w	80025de <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4618      	mov	r0, r3
 8002720:	f002 ff3a 	bl	8005598 <USB_ReadInterrupts>
 8002724:	4603      	mov	r3, r0
 8002726:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800272a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800272e:	f040 80db 	bne.w	80028e8 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4618      	mov	r0, r3
 8002738:	f002 ff5b 	bl	80055f2 <USB_ReadDevAllInEpInterrupt>
 800273c:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800273e:	2300      	movs	r3, #0
 8002740:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8002742:	e0cd      	b.n	80028e0 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002744:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002746:	f003 0301 	and.w	r3, r3, #1
 800274a:	2b00      	cmp	r3, #0
 800274c:	f000 80c2 	beq.w	80028d4 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002756:	b2d2      	uxtb	r2, r2
 8002758:	4611      	mov	r1, r2
 800275a:	4618      	mov	r0, r3
 800275c:	f002 ff81 	bl	8005662 <USB_ReadDevInEPInterrupt>
 8002760:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002762:	693b      	ldr	r3, [r7, #16]
 8002764:	f003 0301 	and.w	r3, r3, #1
 8002768:	2b00      	cmp	r3, #0
 800276a:	d057      	beq.n	800281c <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800276c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800276e:	f003 030f 	and.w	r3, r3, #15
 8002772:	2201      	movs	r2, #1
 8002774:	fa02 f303 	lsl.w	r3, r2, r3
 8002778:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800277a:	69fb      	ldr	r3, [r7, #28]
 800277c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002780:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	43db      	mvns	r3, r3
 8002786:	69f9      	ldr	r1, [r7, #28]
 8002788:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800278c:	4013      	ands	r3, r2
 800278e:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002792:	015a      	lsls	r2, r3, #5
 8002794:	69fb      	ldr	r3, [r7, #28]
 8002796:	4413      	add	r3, r2
 8002798:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800279c:	461a      	mov	r2, r3
 800279e:	2301      	movs	r3, #1
 80027a0:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	691b      	ldr	r3, [r3, #16]
 80027a6:	2b01      	cmp	r3, #1
 80027a8:	d132      	bne.n	8002810 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80027aa:	6879      	ldr	r1, [r7, #4]
 80027ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027ae:	4613      	mov	r3, r2
 80027b0:	00db      	lsls	r3, r3, #3
 80027b2:	4413      	add	r3, r2
 80027b4:	009b      	lsls	r3, r3, #2
 80027b6:	440b      	add	r3, r1
 80027b8:	334c      	adds	r3, #76	; 0x4c
 80027ba:	6819      	ldr	r1, [r3, #0]
 80027bc:	6878      	ldr	r0, [r7, #4]
 80027be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027c0:	4613      	mov	r3, r2
 80027c2:	00db      	lsls	r3, r3, #3
 80027c4:	4413      	add	r3, r2
 80027c6:	009b      	lsls	r3, r3, #2
 80027c8:	4403      	add	r3, r0
 80027ca:	3348      	adds	r3, #72	; 0x48
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	4419      	add	r1, r3
 80027d0:	6878      	ldr	r0, [r7, #4]
 80027d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027d4:	4613      	mov	r3, r2
 80027d6:	00db      	lsls	r3, r3, #3
 80027d8:	4413      	add	r3, r2
 80027da:	009b      	lsls	r3, r3, #2
 80027dc:	4403      	add	r3, r0
 80027de:	334c      	adds	r3, #76	; 0x4c
 80027e0:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80027e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d113      	bne.n	8002810 <HAL_PCD_IRQHandler+0x3a2>
 80027e8:	6879      	ldr	r1, [r7, #4]
 80027ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027ec:	4613      	mov	r3, r2
 80027ee:	00db      	lsls	r3, r3, #3
 80027f0:	4413      	add	r3, r2
 80027f2:	009b      	lsls	r3, r3, #2
 80027f4:	440b      	add	r3, r1
 80027f6:	3354      	adds	r3, #84	; 0x54
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d108      	bne.n	8002810 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6818      	ldr	r0, [r3, #0]
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8002808:	461a      	mov	r2, r3
 800280a:	2101      	movs	r1, #1
 800280c:	f002 ff88 	bl	8005720 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002812:	b2db      	uxtb	r3, r3
 8002814:	4619      	mov	r1, r3
 8002816:	6878      	ldr	r0, [r7, #4]
 8002818:	f005 fa93 	bl	8007d42 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800281c:	693b      	ldr	r3, [r7, #16]
 800281e:	f003 0308 	and.w	r3, r3, #8
 8002822:	2b00      	cmp	r3, #0
 8002824:	d008      	beq.n	8002838 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002828:	015a      	lsls	r2, r3, #5
 800282a:	69fb      	ldr	r3, [r7, #28]
 800282c:	4413      	add	r3, r2
 800282e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002832:	461a      	mov	r2, r3
 8002834:	2308      	movs	r3, #8
 8002836:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002838:	693b      	ldr	r3, [r7, #16]
 800283a:	f003 0310 	and.w	r3, r3, #16
 800283e:	2b00      	cmp	r3, #0
 8002840:	d008      	beq.n	8002854 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002844:	015a      	lsls	r2, r3, #5
 8002846:	69fb      	ldr	r3, [r7, #28]
 8002848:	4413      	add	r3, r2
 800284a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800284e:	461a      	mov	r2, r3
 8002850:	2310      	movs	r3, #16
 8002852:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002854:	693b      	ldr	r3, [r7, #16]
 8002856:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800285a:	2b00      	cmp	r3, #0
 800285c:	d008      	beq.n	8002870 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800285e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002860:	015a      	lsls	r2, r3, #5
 8002862:	69fb      	ldr	r3, [r7, #28]
 8002864:	4413      	add	r3, r2
 8002866:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800286a:	461a      	mov	r2, r3
 800286c:	2340      	movs	r3, #64	; 0x40
 800286e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002870:	693b      	ldr	r3, [r7, #16]
 8002872:	f003 0302 	and.w	r3, r3, #2
 8002876:	2b00      	cmp	r3, #0
 8002878:	d023      	beq.n	80028c2 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800287a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800287c:	6a38      	ldr	r0, [r7, #32]
 800287e:	f001 fe69 	bl	8004554 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002882:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002884:	4613      	mov	r3, r2
 8002886:	00db      	lsls	r3, r3, #3
 8002888:	4413      	add	r3, r2
 800288a:	009b      	lsls	r3, r3, #2
 800288c:	3338      	adds	r3, #56	; 0x38
 800288e:	687a      	ldr	r2, [r7, #4]
 8002890:	4413      	add	r3, r2
 8002892:	3304      	adds	r3, #4
 8002894:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002896:	697b      	ldr	r3, [r7, #20]
 8002898:	78db      	ldrb	r3, [r3, #3]
 800289a:	2b01      	cmp	r3, #1
 800289c:	d108      	bne.n	80028b0 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800289e:	697b      	ldr	r3, [r7, #20]
 80028a0:	2200      	movs	r2, #0
 80028a2:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80028a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028a6:	b2db      	uxtb	r3, r3
 80028a8:	4619      	mov	r1, r3
 80028aa:	6878      	ldr	r0, [r7, #4]
 80028ac:	f005 fae0 	bl	8007e70 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80028b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028b2:	015a      	lsls	r2, r3, #5
 80028b4:	69fb      	ldr	r3, [r7, #28]
 80028b6:	4413      	add	r3, r2
 80028b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80028bc:	461a      	mov	r2, r3
 80028be:	2302      	movs	r3, #2
 80028c0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d003      	beq.n	80028d4 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80028cc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80028ce:	6878      	ldr	r0, [r7, #4]
 80028d0:	f000 fcdb 	bl	800328a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80028d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028d6:	3301      	adds	r3, #1
 80028d8:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80028da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028dc:	085b      	lsrs	r3, r3, #1
 80028de:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80028e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	f47f af2e 	bne.w	8002744 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4618      	mov	r0, r3
 80028ee:	f002 fe53 	bl	8005598 <USB_ReadInterrupts>
 80028f2:	4603      	mov	r3, r0
 80028f4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80028f8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80028fc:	d122      	bne.n	8002944 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80028fe:	69fb      	ldr	r3, [r7, #28]
 8002900:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	69fa      	ldr	r2, [r7, #28]
 8002908:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800290c:	f023 0301 	bic.w	r3, r3, #1
 8002910:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8002918:	2b01      	cmp	r3, #1
 800291a:	d108      	bne.n	800292e <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2200      	movs	r2, #0
 8002920:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002924:	2100      	movs	r1, #0
 8002926:	6878      	ldr	r0, [r7, #4]
 8002928:	f000 fec2 	bl	80036b0 <HAL_PCDEx_LPM_Callback>
 800292c:	e002      	b.n	8002934 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800292e:	6878      	ldr	r0, [r7, #4]
 8002930:	f005 fa7e 	bl	8007e30 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	695a      	ldr	r2, [r3, #20]
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8002942:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4618      	mov	r0, r3
 800294a:	f002 fe25 	bl	8005598 <USB_ReadInterrupts>
 800294e:	4603      	mov	r3, r0
 8002950:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002954:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002958:	d112      	bne.n	8002980 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800295a:	69fb      	ldr	r3, [r7, #28]
 800295c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002960:	689b      	ldr	r3, [r3, #8]
 8002962:	f003 0301 	and.w	r3, r3, #1
 8002966:	2b01      	cmp	r3, #1
 8002968:	d102      	bne.n	8002970 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800296a:	6878      	ldr	r0, [r7, #4]
 800296c:	f005 fa3a 	bl	8007de4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	695a      	ldr	r2, [r3, #20]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800297e:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4618      	mov	r0, r3
 8002986:	f002 fe07 	bl	8005598 <USB_ReadInterrupts>
 800298a:	4603      	mov	r3, r0
 800298c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002990:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002994:	f040 80b7 	bne.w	8002b06 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002998:	69fb      	ldr	r3, [r7, #28]
 800299a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	69fa      	ldr	r2, [r7, #28]
 80029a2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80029a6:	f023 0301 	bic.w	r3, r3, #1
 80029aa:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	2110      	movs	r1, #16
 80029b2:	4618      	mov	r0, r3
 80029b4:	f001 fdce 	bl	8004554 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80029b8:	2300      	movs	r3, #0
 80029ba:	62fb      	str	r3, [r7, #44]	; 0x2c
 80029bc:	e046      	b.n	8002a4c <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80029be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029c0:	015a      	lsls	r2, r3, #5
 80029c2:	69fb      	ldr	r3, [r7, #28]
 80029c4:	4413      	add	r3, r2
 80029c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80029ca:	461a      	mov	r2, r3
 80029cc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80029d0:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80029d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029d4:	015a      	lsls	r2, r3, #5
 80029d6:	69fb      	ldr	r3, [r7, #28]
 80029d8:	4413      	add	r3, r2
 80029da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80029e2:	0151      	lsls	r1, r2, #5
 80029e4:	69fa      	ldr	r2, [r7, #28]
 80029e6:	440a      	add	r2, r1
 80029e8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80029ec:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80029f0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80029f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029f4:	015a      	lsls	r2, r3, #5
 80029f6:	69fb      	ldr	r3, [r7, #28]
 80029f8:	4413      	add	r3, r2
 80029fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80029fe:	461a      	mov	r2, r3
 8002a00:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8002a04:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002a06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a08:	015a      	lsls	r2, r3, #5
 8002a0a:	69fb      	ldr	r3, [r7, #28]
 8002a0c:	4413      	add	r3, r2
 8002a0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002a16:	0151      	lsls	r1, r2, #5
 8002a18:	69fa      	ldr	r2, [r7, #28]
 8002a1a:	440a      	add	r2, r1
 8002a1c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8002a20:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002a24:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002a26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a28:	015a      	lsls	r2, r3, #5
 8002a2a:	69fb      	ldr	r3, [r7, #28]
 8002a2c:	4413      	add	r3, r2
 8002a2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002a36:	0151      	lsls	r1, r2, #5
 8002a38:	69fa      	ldr	r2, [r7, #28]
 8002a3a:	440a      	add	r2, r1
 8002a3c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8002a40:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002a44:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002a46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a48:	3301      	adds	r3, #1
 8002a4a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002a52:	429a      	cmp	r2, r3
 8002a54:	d3b3      	bcc.n	80029be <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002a56:	69fb      	ldr	r3, [r7, #28]
 8002a58:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002a5c:	69db      	ldr	r3, [r3, #28]
 8002a5e:	69fa      	ldr	r2, [r7, #28]
 8002a60:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002a64:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8002a68:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d016      	beq.n	8002aa0 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002a72:	69fb      	ldr	r3, [r7, #28]
 8002a74:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002a78:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002a7c:	69fa      	ldr	r2, [r7, #28]
 8002a7e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002a82:	f043 030b 	orr.w	r3, r3, #11
 8002a86:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002a8a:	69fb      	ldr	r3, [r7, #28]
 8002a8c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002a90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a92:	69fa      	ldr	r2, [r7, #28]
 8002a94:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002a98:	f043 030b 	orr.w	r3, r3, #11
 8002a9c:	6453      	str	r3, [r2, #68]	; 0x44
 8002a9e:	e015      	b.n	8002acc <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002aa0:	69fb      	ldr	r3, [r7, #28]
 8002aa2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002aa6:	695b      	ldr	r3, [r3, #20]
 8002aa8:	69fa      	ldr	r2, [r7, #28]
 8002aaa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002aae:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002ab2:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8002ab6:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002ab8:	69fb      	ldr	r3, [r7, #28]
 8002aba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002abe:	691b      	ldr	r3, [r3, #16]
 8002ac0:	69fa      	ldr	r2, [r7, #28]
 8002ac2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002ac6:	f043 030b 	orr.w	r3, r3, #11
 8002aca:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002acc:	69fb      	ldr	r3, [r7, #28]
 8002ace:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	69fa      	ldr	r2, [r7, #28]
 8002ad6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002ada:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8002ade:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6818      	ldr	r0, [r3, #0]
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	691b      	ldr	r3, [r3, #16]
 8002ae8:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002af0:	461a      	mov	r2, r3
 8002af2:	f002 fe15 	bl	8005720 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	695a      	ldr	r2, [r3, #20]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8002b04:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f002 fd44 	bl	8005598 <USB_ReadInterrupts>
 8002b10:	4603      	mov	r3, r0
 8002b12:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002b16:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b1a:	d124      	bne.n	8002b66 <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4618      	mov	r0, r3
 8002b22:	f002 fdda 	bl	80056da <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	f001 fd8f 	bl	800464e <USB_GetDevSpeed>
 8002b30:	4603      	mov	r3, r0
 8002b32:	461a      	mov	r2, r3
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681c      	ldr	r4, [r3, #0]
 8002b3c:	f001 fa28 	bl	8003f90 <HAL_RCC_GetHCLKFreq>
 8002b40:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002b46:	b2db      	uxtb	r3, r3
 8002b48:	461a      	mov	r2, r3
 8002b4a:	4620      	mov	r0, r4
 8002b4c:	f001 fa8e 	bl	800406c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002b50:	6878      	ldr	r0, [r7, #4]
 8002b52:	f005 f91e 	bl	8007d92 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	695a      	ldr	r2, [r3, #20]
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8002b64:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	f002 fd14 	bl	8005598 <USB_ReadInterrupts>
 8002b70:	4603      	mov	r3, r0
 8002b72:	f003 0308 	and.w	r3, r3, #8
 8002b76:	2b08      	cmp	r3, #8
 8002b78:	d10a      	bne.n	8002b90 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002b7a:	6878      	ldr	r0, [r7, #4]
 8002b7c:	f005 f8fb 	bl	8007d76 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	695a      	ldr	r2, [r3, #20]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f002 0208 	and.w	r2, r2, #8
 8002b8e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4618      	mov	r0, r3
 8002b96:	f002 fcff 	bl	8005598 <USB_ReadInterrupts>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ba0:	2b80      	cmp	r3, #128	; 0x80
 8002ba2:	d122      	bne.n	8002bea <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002ba4:	6a3b      	ldr	r3, [r7, #32]
 8002ba6:	699b      	ldr	r3, [r3, #24]
 8002ba8:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002bac:	6a3b      	ldr	r3, [r7, #32]
 8002bae:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	627b      	str	r3, [r7, #36]	; 0x24
 8002bb4:	e014      	b.n	8002be0 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002bb6:	6879      	ldr	r1, [r7, #4]
 8002bb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002bba:	4613      	mov	r3, r2
 8002bbc:	00db      	lsls	r3, r3, #3
 8002bbe:	4413      	add	r3, r2
 8002bc0:	009b      	lsls	r3, r3, #2
 8002bc2:	440b      	add	r3, r1
 8002bc4:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8002bc8:	781b      	ldrb	r3, [r3, #0]
 8002bca:	2b01      	cmp	r3, #1
 8002bcc:	d105      	bne.n	8002bda <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bd0:	b2db      	uxtb	r3, r3
 8002bd2:	4619      	mov	r1, r3
 8002bd4:	6878      	ldr	r0, [r7, #4]
 8002bd6:	f000 fb27 	bl	8003228 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bdc:	3301      	adds	r3, #1
 8002bde:	627b      	str	r3, [r7, #36]	; 0x24
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002be6:	429a      	cmp	r2, r3
 8002be8:	d3e5      	bcc.n	8002bb6 <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f002 fcd2 	bl	8005598 <USB_ReadInterrupts>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002bfa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002bfe:	d13b      	bne.n	8002c78 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002c00:	2301      	movs	r3, #1
 8002c02:	627b      	str	r3, [r7, #36]	; 0x24
 8002c04:	e02b      	b.n	8002c5e <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c08:	015a      	lsls	r2, r3, #5
 8002c0a:	69fb      	ldr	r3, [r7, #28]
 8002c0c:	4413      	add	r3, r2
 8002c0e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002c16:	6879      	ldr	r1, [r7, #4]
 8002c18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c1a:	4613      	mov	r3, r2
 8002c1c:	00db      	lsls	r3, r3, #3
 8002c1e:	4413      	add	r3, r2
 8002c20:	009b      	lsls	r3, r3, #2
 8002c22:	440b      	add	r3, r1
 8002c24:	3340      	adds	r3, #64	; 0x40
 8002c26:	781b      	ldrb	r3, [r3, #0]
 8002c28:	2b01      	cmp	r3, #1
 8002c2a:	d115      	bne.n	8002c58 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002c2c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	da12      	bge.n	8002c58 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002c32:	6879      	ldr	r1, [r7, #4]
 8002c34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c36:	4613      	mov	r3, r2
 8002c38:	00db      	lsls	r3, r3, #3
 8002c3a:	4413      	add	r3, r2
 8002c3c:	009b      	lsls	r3, r3, #2
 8002c3e:	440b      	add	r3, r1
 8002c40:	333f      	adds	r3, #63	; 0x3f
 8002c42:	2201      	movs	r2, #1
 8002c44:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c48:	b2db      	uxtb	r3, r3
 8002c4a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002c4e:	b2db      	uxtb	r3, r3
 8002c50:	4619      	mov	r1, r3
 8002c52:	6878      	ldr	r0, [r7, #4]
 8002c54:	f000 fae8 	bl	8003228 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002c58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c5a:	3301      	adds	r3, #1
 8002c5c:	627b      	str	r3, [r7, #36]	; 0x24
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c64:	429a      	cmp	r2, r3
 8002c66:	d3ce      	bcc.n	8002c06 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	695a      	ldr	r2, [r3, #20]
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8002c76:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	f002 fc8b 	bl	8005598 <USB_ReadInterrupts>
 8002c82:	4603      	mov	r3, r0
 8002c84:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c88:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002c8c:	d155      	bne.n	8002d3a <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002c8e:	2301      	movs	r3, #1
 8002c90:	627b      	str	r3, [r7, #36]	; 0x24
 8002c92:	e045      	b.n	8002d20 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002c94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c96:	015a      	lsls	r2, r3, #5
 8002c98:	69fb      	ldr	r3, [r7, #28]
 8002c9a:	4413      	add	r3, r2
 8002c9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002ca4:	6879      	ldr	r1, [r7, #4]
 8002ca6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ca8:	4613      	mov	r3, r2
 8002caa:	00db      	lsls	r3, r3, #3
 8002cac:	4413      	add	r3, r2
 8002cae:	009b      	lsls	r3, r3, #2
 8002cb0:	440b      	add	r3, r1
 8002cb2:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8002cb6:	781b      	ldrb	r3, [r3, #0]
 8002cb8:	2b01      	cmp	r3, #1
 8002cba:	d12e      	bne.n	8002d1a <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002cbc:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	da2b      	bge.n	8002d1a <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8002cc2:	69bb      	ldr	r3, [r7, #24]
 8002cc4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8002cce:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002cd2:	429a      	cmp	r2, r3
 8002cd4:	d121      	bne.n	8002d1a <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002cd6:	6879      	ldr	r1, [r7, #4]
 8002cd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002cda:	4613      	mov	r3, r2
 8002cdc:	00db      	lsls	r3, r3, #3
 8002cde:	4413      	add	r3, r2
 8002ce0:	009b      	lsls	r3, r3, #2
 8002ce2:	440b      	add	r3, r1
 8002ce4:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8002ce8:	2201      	movs	r2, #1
 8002cea:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002cec:	6a3b      	ldr	r3, [r7, #32]
 8002cee:	699b      	ldr	r3, [r3, #24]
 8002cf0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8002cf4:	6a3b      	ldr	r3, [r7, #32]
 8002cf6:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002cf8:	6a3b      	ldr	r3, [r7, #32]
 8002cfa:	695b      	ldr	r3, [r3, #20]
 8002cfc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d10a      	bne.n	8002d1a <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002d04:	69fb      	ldr	r3, [r7, #28]
 8002d06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	69fa      	ldr	r2, [r7, #28]
 8002d0e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002d12:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d16:	6053      	str	r3, [r2, #4]
            break;
 8002d18:	e007      	b.n	8002d2a <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d1c:	3301      	adds	r3, #1
 8002d1e:	627b      	str	r3, [r7, #36]	; 0x24
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d26:	429a      	cmp	r2, r3
 8002d28:	d3b4      	bcc.n	8002c94 <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	695a      	ldr	r2, [r3, #20]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8002d38:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4618      	mov	r0, r3
 8002d40:	f002 fc2a 	bl	8005598 <USB_ReadInterrupts>
 8002d44:	4603      	mov	r3, r0
 8002d46:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002d4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d4e:	d10a      	bne.n	8002d66 <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002d50:	6878      	ldr	r0, [r7, #4]
 8002d52:	f005 f89f 	bl	8007e94 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	695a      	ldr	r2, [r3, #20]
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8002d64:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f002 fc14 	bl	8005598 <USB_ReadInterrupts>
 8002d70:	4603      	mov	r3, r0
 8002d72:	f003 0304 	and.w	r3, r3, #4
 8002d76:	2b04      	cmp	r3, #4
 8002d78:	d115      	bne.n	8002da6 <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002d82:	69bb      	ldr	r3, [r7, #24]
 8002d84:	f003 0304 	and.w	r3, r3, #4
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d002      	beq.n	8002d92 <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002d8c:	6878      	ldr	r0, [r7, #4]
 8002d8e:	f005 f88f 	bl	8007eb0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	6859      	ldr	r1, [r3, #4]
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	69ba      	ldr	r2, [r7, #24]
 8002d9e:	430a      	orrs	r2, r1
 8002da0:	605a      	str	r2, [r3, #4]
 8002da2:	e000      	b.n	8002da6 <HAL_PCD_IRQHandler+0x938>
      return;
 8002da4:	bf00      	nop
    }
  }
}
 8002da6:	3734      	adds	r7, #52	; 0x34
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd90      	pop	{r4, r7, pc}

08002dac <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b082      	sub	sp, #8
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
 8002db4:	460b      	mov	r3, r1
 8002db6:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002dbe:	2b01      	cmp	r3, #1
 8002dc0:	d101      	bne.n	8002dc6 <HAL_PCD_SetAddress+0x1a>
 8002dc2:	2302      	movs	r3, #2
 8002dc4:	e013      	b.n	8002dee <HAL_PCD_SetAddress+0x42>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2201      	movs	r2, #1
 8002dca:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	78fa      	ldrb	r2, [r7, #3]
 8002dd2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	78fa      	ldrb	r2, [r7, #3]
 8002ddc:	4611      	mov	r1, r2
 8002dde:	4618      	mov	r0, r3
 8002de0:	f002 fb72 	bl	80054c8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2200      	movs	r2, #0
 8002de8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8002dec:	2300      	movs	r3, #0
}
 8002dee:	4618      	mov	r0, r3
 8002df0:	3708      	adds	r7, #8
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bd80      	pop	{r7, pc}

08002df6 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002df6:	b580      	push	{r7, lr}
 8002df8:	b084      	sub	sp, #16
 8002dfa:	af00      	add	r7, sp, #0
 8002dfc:	6078      	str	r0, [r7, #4]
 8002dfe:	4608      	mov	r0, r1
 8002e00:	4611      	mov	r1, r2
 8002e02:	461a      	mov	r2, r3
 8002e04:	4603      	mov	r3, r0
 8002e06:	70fb      	strb	r3, [r7, #3]
 8002e08:	460b      	mov	r3, r1
 8002e0a:	803b      	strh	r3, [r7, #0]
 8002e0c:	4613      	mov	r3, r2
 8002e0e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002e10:	2300      	movs	r3, #0
 8002e12:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002e14:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	da0f      	bge.n	8002e3c <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002e1c:	78fb      	ldrb	r3, [r7, #3]
 8002e1e:	f003 020f 	and.w	r2, r3, #15
 8002e22:	4613      	mov	r3, r2
 8002e24:	00db      	lsls	r3, r3, #3
 8002e26:	4413      	add	r3, r2
 8002e28:	009b      	lsls	r3, r3, #2
 8002e2a:	3338      	adds	r3, #56	; 0x38
 8002e2c:	687a      	ldr	r2, [r7, #4]
 8002e2e:	4413      	add	r3, r2
 8002e30:	3304      	adds	r3, #4
 8002e32:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	2201      	movs	r2, #1
 8002e38:	705a      	strb	r2, [r3, #1]
 8002e3a:	e00f      	b.n	8002e5c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002e3c:	78fb      	ldrb	r3, [r7, #3]
 8002e3e:	f003 020f 	and.w	r2, r3, #15
 8002e42:	4613      	mov	r3, r2
 8002e44:	00db      	lsls	r3, r3, #3
 8002e46:	4413      	add	r3, r2
 8002e48:	009b      	lsls	r3, r3, #2
 8002e4a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002e4e:	687a      	ldr	r2, [r7, #4]
 8002e50:	4413      	add	r3, r2
 8002e52:	3304      	adds	r3, #4
 8002e54:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	2200      	movs	r2, #0
 8002e5a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002e5c:	78fb      	ldrb	r3, [r7, #3]
 8002e5e:	f003 030f 	and.w	r3, r3, #15
 8002e62:	b2da      	uxtb	r2, r3
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002e68:	883a      	ldrh	r2, [r7, #0]
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	78ba      	ldrb	r2, [r7, #2]
 8002e72:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	785b      	ldrb	r3, [r3, #1]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d004      	beq.n	8002e86 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	781b      	ldrb	r3, [r3, #0]
 8002e80:	b29a      	uxth	r2, r3
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002e86:	78bb      	ldrb	r3, [r7, #2]
 8002e88:	2b02      	cmp	r3, #2
 8002e8a:	d102      	bne.n	8002e92 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	2200      	movs	r2, #0
 8002e90:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002e98:	2b01      	cmp	r3, #1
 8002e9a:	d101      	bne.n	8002ea0 <HAL_PCD_EP_Open+0xaa>
 8002e9c:	2302      	movs	r3, #2
 8002e9e:	e00e      	b.n	8002ebe <HAL_PCD_EP_Open+0xc8>
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2201      	movs	r2, #1
 8002ea4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	68f9      	ldr	r1, [r7, #12]
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f001 fbf2 	bl	8004698 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8002ebc:	7afb      	ldrb	r3, [r7, #11]
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	3710      	adds	r7, #16
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}

08002ec6 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002ec6:	b580      	push	{r7, lr}
 8002ec8:	b084      	sub	sp, #16
 8002eca:	af00      	add	r7, sp, #0
 8002ecc:	6078      	str	r0, [r7, #4]
 8002ece:	460b      	mov	r3, r1
 8002ed0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002ed2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	da0f      	bge.n	8002efa <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002eda:	78fb      	ldrb	r3, [r7, #3]
 8002edc:	f003 020f 	and.w	r2, r3, #15
 8002ee0:	4613      	mov	r3, r2
 8002ee2:	00db      	lsls	r3, r3, #3
 8002ee4:	4413      	add	r3, r2
 8002ee6:	009b      	lsls	r3, r3, #2
 8002ee8:	3338      	adds	r3, #56	; 0x38
 8002eea:	687a      	ldr	r2, [r7, #4]
 8002eec:	4413      	add	r3, r2
 8002eee:	3304      	adds	r3, #4
 8002ef0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	2201      	movs	r2, #1
 8002ef6:	705a      	strb	r2, [r3, #1]
 8002ef8:	e00f      	b.n	8002f1a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002efa:	78fb      	ldrb	r3, [r7, #3]
 8002efc:	f003 020f 	and.w	r2, r3, #15
 8002f00:	4613      	mov	r3, r2
 8002f02:	00db      	lsls	r3, r3, #3
 8002f04:	4413      	add	r3, r2
 8002f06:	009b      	lsls	r3, r3, #2
 8002f08:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002f0c:	687a      	ldr	r2, [r7, #4]
 8002f0e:	4413      	add	r3, r2
 8002f10:	3304      	adds	r3, #4
 8002f12:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	2200      	movs	r2, #0
 8002f18:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8002f1a:	78fb      	ldrb	r3, [r7, #3]
 8002f1c:	f003 030f 	and.w	r3, r3, #15
 8002f20:	b2da      	uxtb	r2, r3
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002f2c:	2b01      	cmp	r3, #1
 8002f2e:	d101      	bne.n	8002f34 <HAL_PCD_EP_Close+0x6e>
 8002f30:	2302      	movs	r3, #2
 8002f32:	e00e      	b.n	8002f52 <HAL_PCD_EP_Close+0x8c>
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2201      	movs	r2, #1
 8002f38:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	68f9      	ldr	r1, [r7, #12]
 8002f42:	4618      	mov	r0, r3
 8002f44:	f001 fc30 	bl	80047a8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8002f50:	2300      	movs	r3, #0
}
 8002f52:	4618      	mov	r0, r3
 8002f54:	3710      	adds	r7, #16
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}

08002f5a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002f5a:	b580      	push	{r7, lr}
 8002f5c:	b086      	sub	sp, #24
 8002f5e:	af00      	add	r7, sp, #0
 8002f60:	60f8      	str	r0, [r7, #12]
 8002f62:	607a      	str	r2, [r7, #4]
 8002f64:	603b      	str	r3, [r7, #0]
 8002f66:	460b      	mov	r3, r1
 8002f68:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002f6a:	7afb      	ldrb	r3, [r7, #11]
 8002f6c:	f003 020f 	and.w	r2, r3, #15
 8002f70:	4613      	mov	r3, r2
 8002f72:	00db      	lsls	r3, r3, #3
 8002f74:	4413      	add	r3, r2
 8002f76:	009b      	lsls	r3, r3, #2
 8002f78:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002f7c:	68fa      	ldr	r2, [r7, #12]
 8002f7e:	4413      	add	r3, r2
 8002f80:	3304      	adds	r3, #4
 8002f82:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002f84:	697b      	ldr	r3, [r7, #20]
 8002f86:	687a      	ldr	r2, [r7, #4]
 8002f88:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	683a      	ldr	r2, [r7, #0]
 8002f8e:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002f90:	697b      	ldr	r3, [r7, #20]
 8002f92:	2200      	movs	r2, #0
 8002f94:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	2200      	movs	r2, #0
 8002f9a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002f9c:	7afb      	ldrb	r3, [r7, #11]
 8002f9e:	f003 030f 	and.w	r3, r3, #15
 8002fa2:	b2da      	uxtb	r2, r3
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	691b      	ldr	r3, [r3, #16]
 8002fac:	2b01      	cmp	r3, #1
 8002fae:	d102      	bne.n	8002fb6 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002fb0:	687a      	ldr	r2, [r7, #4]
 8002fb2:	697b      	ldr	r3, [r7, #20]
 8002fb4:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002fb6:	7afb      	ldrb	r3, [r7, #11]
 8002fb8:	f003 030f 	and.w	r3, r3, #15
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d109      	bne.n	8002fd4 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	6818      	ldr	r0, [r3, #0]
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	691b      	ldr	r3, [r3, #16]
 8002fc8:	b2db      	uxtb	r3, r3
 8002fca:	461a      	mov	r2, r3
 8002fcc:	6979      	ldr	r1, [r7, #20]
 8002fce:	f001 ff0f 	bl	8004df0 <USB_EP0StartXfer>
 8002fd2:	e008      	b.n	8002fe6 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	6818      	ldr	r0, [r3, #0]
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	691b      	ldr	r3, [r3, #16]
 8002fdc:	b2db      	uxtb	r3, r3
 8002fde:	461a      	mov	r2, r3
 8002fe0:	6979      	ldr	r1, [r7, #20]
 8002fe2:	f001 fcbd 	bl	8004960 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002fe6:	2300      	movs	r3, #0
}
 8002fe8:	4618      	mov	r0, r3
 8002fea:	3718      	adds	r7, #24
 8002fec:	46bd      	mov	sp, r7
 8002fee:	bd80      	pop	{r7, pc}

08002ff0 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	b083      	sub	sp, #12
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
 8002ff8:	460b      	mov	r3, r1
 8002ffa:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002ffc:	78fb      	ldrb	r3, [r7, #3]
 8002ffe:	f003 020f 	and.w	r2, r3, #15
 8003002:	6879      	ldr	r1, [r7, #4]
 8003004:	4613      	mov	r3, r2
 8003006:	00db      	lsls	r3, r3, #3
 8003008:	4413      	add	r3, r2
 800300a:	009b      	lsls	r3, r3, #2
 800300c:	440b      	add	r3, r1
 800300e:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8003012:	681b      	ldr	r3, [r3, #0]
}
 8003014:	4618      	mov	r0, r3
 8003016:	370c      	adds	r7, #12
 8003018:	46bd      	mov	sp, r7
 800301a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301e:	4770      	bx	lr

08003020 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b086      	sub	sp, #24
 8003024:	af00      	add	r7, sp, #0
 8003026:	60f8      	str	r0, [r7, #12]
 8003028:	607a      	str	r2, [r7, #4]
 800302a:	603b      	str	r3, [r7, #0]
 800302c:	460b      	mov	r3, r1
 800302e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003030:	7afb      	ldrb	r3, [r7, #11]
 8003032:	f003 020f 	and.w	r2, r3, #15
 8003036:	4613      	mov	r3, r2
 8003038:	00db      	lsls	r3, r3, #3
 800303a:	4413      	add	r3, r2
 800303c:	009b      	lsls	r3, r3, #2
 800303e:	3338      	adds	r3, #56	; 0x38
 8003040:	68fa      	ldr	r2, [r7, #12]
 8003042:	4413      	add	r3, r2
 8003044:	3304      	adds	r3, #4
 8003046:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003048:	697b      	ldr	r3, [r7, #20]
 800304a:	687a      	ldr	r2, [r7, #4]
 800304c:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 800304e:	697b      	ldr	r3, [r7, #20]
 8003050:	683a      	ldr	r2, [r7, #0]
 8003052:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003054:	697b      	ldr	r3, [r7, #20]
 8003056:	2200      	movs	r2, #0
 8003058:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 800305a:	697b      	ldr	r3, [r7, #20]
 800305c:	2201      	movs	r2, #1
 800305e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003060:	7afb      	ldrb	r3, [r7, #11]
 8003062:	f003 030f 	and.w	r3, r3, #15
 8003066:	b2da      	uxtb	r2, r3
 8003068:	697b      	ldr	r3, [r7, #20]
 800306a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	691b      	ldr	r3, [r3, #16]
 8003070:	2b01      	cmp	r3, #1
 8003072:	d102      	bne.n	800307a <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003074:	687a      	ldr	r2, [r7, #4]
 8003076:	697b      	ldr	r3, [r7, #20]
 8003078:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800307a:	7afb      	ldrb	r3, [r7, #11]
 800307c:	f003 030f 	and.w	r3, r3, #15
 8003080:	2b00      	cmp	r3, #0
 8003082:	d109      	bne.n	8003098 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	6818      	ldr	r0, [r3, #0]
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	691b      	ldr	r3, [r3, #16]
 800308c:	b2db      	uxtb	r3, r3
 800308e:	461a      	mov	r2, r3
 8003090:	6979      	ldr	r1, [r7, #20]
 8003092:	f001 fead 	bl	8004df0 <USB_EP0StartXfer>
 8003096:	e008      	b.n	80030aa <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	6818      	ldr	r0, [r3, #0]
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	691b      	ldr	r3, [r3, #16]
 80030a0:	b2db      	uxtb	r3, r3
 80030a2:	461a      	mov	r2, r3
 80030a4:	6979      	ldr	r1, [r7, #20]
 80030a6:	f001 fc5b 	bl	8004960 <USB_EPStartXfer>
  }

  return HAL_OK;
 80030aa:	2300      	movs	r3, #0
}
 80030ac:	4618      	mov	r0, r3
 80030ae:	3718      	adds	r7, #24
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bd80      	pop	{r7, pc}

080030b4 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b084      	sub	sp, #16
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
 80030bc:	460b      	mov	r3, r1
 80030be:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80030c0:	78fb      	ldrb	r3, [r7, #3]
 80030c2:	f003 020f 	and.w	r2, r3, #15
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	429a      	cmp	r2, r3
 80030cc:	d901      	bls.n	80030d2 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80030ce:	2301      	movs	r3, #1
 80030d0:	e050      	b.n	8003174 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80030d2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	da0f      	bge.n	80030fa <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80030da:	78fb      	ldrb	r3, [r7, #3]
 80030dc:	f003 020f 	and.w	r2, r3, #15
 80030e0:	4613      	mov	r3, r2
 80030e2:	00db      	lsls	r3, r3, #3
 80030e4:	4413      	add	r3, r2
 80030e6:	009b      	lsls	r3, r3, #2
 80030e8:	3338      	adds	r3, #56	; 0x38
 80030ea:	687a      	ldr	r2, [r7, #4]
 80030ec:	4413      	add	r3, r2
 80030ee:	3304      	adds	r3, #4
 80030f0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	2201      	movs	r2, #1
 80030f6:	705a      	strb	r2, [r3, #1]
 80030f8:	e00d      	b.n	8003116 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80030fa:	78fa      	ldrb	r2, [r7, #3]
 80030fc:	4613      	mov	r3, r2
 80030fe:	00db      	lsls	r3, r3, #3
 8003100:	4413      	add	r3, r2
 8003102:	009b      	lsls	r3, r3, #2
 8003104:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003108:	687a      	ldr	r2, [r7, #4]
 800310a:	4413      	add	r3, r2
 800310c:	3304      	adds	r3, #4
 800310e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	2200      	movs	r2, #0
 8003114:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	2201      	movs	r2, #1
 800311a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800311c:	78fb      	ldrb	r3, [r7, #3]
 800311e:	f003 030f 	and.w	r3, r3, #15
 8003122:	b2da      	uxtb	r2, r3
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800312e:	2b01      	cmp	r3, #1
 8003130:	d101      	bne.n	8003136 <HAL_PCD_EP_SetStall+0x82>
 8003132:	2302      	movs	r3, #2
 8003134:	e01e      	b.n	8003174 <HAL_PCD_EP_SetStall+0xc0>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2201      	movs	r2, #1
 800313a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	68f9      	ldr	r1, [r7, #12]
 8003144:	4618      	mov	r0, r3
 8003146:	f002 f8eb 	bl	8005320 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800314a:	78fb      	ldrb	r3, [r7, #3]
 800314c:	f003 030f 	and.w	r3, r3, #15
 8003150:	2b00      	cmp	r3, #0
 8003152:	d10a      	bne.n	800316a <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6818      	ldr	r0, [r3, #0]
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	691b      	ldr	r3, [r3, #16]
 800315c:	b2d9      	uxtb	r1, r3
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003164:	461a      	mov	r2, r3
 8003166:	f002 fadb 	bl	8005720 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2200      	movs	r2, #0
 800316e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003172:	2300      	movs	r3, #0
}
 8003174:	4618      	mov	r0, r3
 8003176:	3710      	adds	r7, #16
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}

0800317c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b084      	sub	sp, #16
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
 8003184:	460b      	mov	r3, r1
 8003186:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003188:	78fb      	ldrb	r3, [r7, #3]
 800318a:	f003 020f 	and.w	r2, r3, #15
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	429a      	cmp	r2, r3
 8003194:	d901      	bls.n	800319a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003196:	2301      	movs	r3, #1
 8003198:	e042      	b.n	8003220 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800319a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	da0f      	bge.n	80031c2 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80031a2:	78fb      	ldrb	r3, [r7, #3]
 80031a4:	f003 020f 	and.w	r2, r3, #15
 80031a8:	4613      	mov	r3, r2
 80031aa:	00db      	lsls	r3, r3, #3
 80031ac:	4413      	add	r3, r2
 80031ae:	009b      	lsls	r3, r3, #2
 80031b0:	3338      	adds	r3, #56	; 0x38
 80031b2:	687a      	ldr	r2, [r7, #4]
 80031b4:	4413      	add	r3, r2
 80031b6:	3304      	adds	r3, #4
 80031b8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	2201      	movs	r2, #1
 80031be:	705a      	strb	r2, [r3, #1]
 80031c0:	e00f      	b.n	80031e2 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80031c2:	78fb      	ldrb	r3, [r7, #3]
 80031c4:	f003 020f 	and.w	r2, r3, #15
 80031c8:	4613      	mov	r3, r2
 80031ca:	00db      	lsls	r3, r3, #3
 80031cc:	4413      	add	r3, r2
 80031ce:	009b      	lsls	r3, r3, #2
 80031d0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80031d4:	687a      	ldr	r2, [r7, #4]
 80031d6:	4413      	add	r3, r2
 80031d8:	3304      	adds	r3, #4
 80031da:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	2200      	movs	r2, #0
 80031e0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	2200      	movs	r2, #0
 80031e6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80031e8:	78fb      	ldrb	r3, [r7, #3]
 80031ea:	f003 030f 	and.w	r3, r3, #15
 80031ee:	b2da      	uxtb	r2, r3
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80031fa:	2b01      	cmp	r3, #1
 80031fc:	d101      	bne.n	8003202 <HAL_PCD_EP_ClrStall+0x86>
 80031fe:	2302      	movs	r3, #2
 8003200:	e00e      	b.n	8003220 <HAL_PCD_EP_ClrStall+0xa4>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2201      	movs	r2, #1
 8003206:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	68f9      	ldr	r1, [r7, #12]
 8003210:	4618      	mov	r0, r3
 8003212:	f002 f8f3 	bl	80053fc <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2200      	movs	r2, #0
 800321a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800321e:	2300      	movs	r3, #0
}
 8003220:	4618      	mov	r0, r3
 8003222:	3710      	adds	r7, #16
 8003224:	46bd      	mov	sp, r7
 8003226:	bd80      	pop	{r7, pc}

08003228 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b084      	sub	sp, #16
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
 8003230:	460b      	mov	r3, r1
 8003232:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8003234:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003238:	2b00      	cmp	r3, #0
 800323a:	da0c      	bge.n	8003256 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800323c:	78fb      	ldrb	r3, [r7, #3]
 800323e:	f003 020f 	and.w	r2, r3, #15
 8003242:	4613      	mov	r3, r2
 8003244:	00db      	lsls	r3, r3, #3
 8003246:	4413      	add	r3, r2
 8003248:	009b      	lsls	r3, r3, #2
 800324a:	3338      	adds	r3, #56	; 0x38
 800324c:	687a      	ldr	r2, [r7, #4]
 800324e:	4413      	add	r3, r2
 8003250:	3304      	adds	r3, #4
 8003252:	60fb      	str	r3, [r7, #12]
 8003254:	e00c      	b.n	8003270 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003256:	78fb      	ldrb	r3, [r7, #3]
 8003258:	f003 020f 	and.w	r2, r3, #15
 800325c:	4613      	mov	r3, r2
 800325e:	00db      	lsls	r3, r3, #3
 8003260:	4413      	add	r3, r2
 8003262:	009b      	lsls	r3, r3, #2
 8003264:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003268:	687a      	ldr	r2, [r7, #4]
 800326a:	4413      	add	r3, r2
 800326c:	3304      	adds	r3, #4
 800326e:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	68f9      	ldr	r1, [r7, #12]
 8003276:	4618      	mov	r0, r3
 8003278:	f001 ff12 	bl	80050a0 <USB_EPStopXfer>
 800327c:	4603      	mov	r3, r0
 800327e:	72fb      	strb	r3, [r7, #11]

  return ret;
 8003280:	7afb      	ldrb	r3, [r7, #11]
}
 8003282:	4618      	mov	r0, r3
 8003284:	3710      	adds	r7, #16
 8003286:	46bd      	mov	sp, r7
 8003288:	bd80      	pop	{r7, pc}

0800328a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800328a:	b580      	push	{r7, lr}
 800328c:	b08a      	sub	sp, #40	; 0x28
 800328e:	af02      	add	r7, sp, #8
 8003290:	6078      	str	r0, [r7, #4]
 8003292:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800329e:	683a      	ldr	r2, [r7, #0]
 80032a0:	4613      	mov	r3, r2
 80032a2:	00db      	lsls	r3, r3, #3
 80032a4:	4413      	add	r3, r2
 80032a6:	009b      	lsls	r3, r3, #2
 80032a8:	3338      	adds	r3, #56	; 0x38
 80032aa:	687a      	ldr	r2, [r7, #4]
 80032ac:	4413      	add	r3, r2
 80032ae:	3304      	adds	r3, #4
 80032b0:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	6a1a      	ldr	r2, [r3, #32]
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	699b      	ldr	r3, [r3, #24]
 80032ba:	429a      	cmp	r2, r3
 80032bc:	d901      	bls.n	80032c2 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	e06c      	b.n	800339c <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	699a      	ldr	r2, [r3, #24]
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	6a1b      	ldr	r3, [r3, #32]
 80032ca:	1ad3      	subs	r3, r2, r3
 80032cc:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	68db      	ldr	r3, [r3, #12]
 80032d2:	69fa      	ldr	r2, [r7, #28]
 80032d4:	429a      	cmp	r2, r3
 80032d6:	d902      	bls.n	80032de <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	68db      	ldr	r3, [r3, #12]
 80032dc:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80032de:	69fb      	ldr	r3, [r7, #28]
 80032e0:	3303      	adds	r3, #3
 80032e2:	089b      	lsrs	r3, r3, #2
 80032e4:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80032e6:	e02b      	b.n	8003340 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	699a      	ldr	r2, [r3, #24]
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	6a1b      	ldr	r3, [r3, #32]
 80032f0:	1ad3      	subs	r3, r2, r3
 80032f2:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	68db      	ldr	r3, [r3, #12]
 80032f8:	69fa      	ldr	r2, [r7, #28]
 80032fa:	429a      	cmp	r2, r3
 80032fc:	d902      	bls.n	8003304 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	68db      	ldr	r3, [r3, #12]
 8003302:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003304:	69fb      	ldr	r3, [r7, #28]
 8003306:	3303      	adds	r3, #3
 8003308:	089b      	lsrs	r3, r3, #2
 800330a:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	6919      	ldr	r1, [r3, #16]
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	b2da      	uxtb	r2, r3
 8003314:	69fb      	ldr	r3, [r7, #28]
 8003316:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800331c:	b2db      	uxtb	r3, r3
 800331e:	9300      	str	r3, [sp, #0]
 8003320:	4603      	mov	r3, r0
 8003322:	6978      	ldr	r0, [r7, #20]
 8003324:	f001 ff66 	bl	80051f4 <USB_WritePacket>

    ep->xfer_buff  += len;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	691a      	ldr	r2, [r3, #16]
 800332c:	69fb      	ldr	r3, [r7, #28]
 800332e:	441a      	add	r2, r3
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	6a1a      	ldr	r2, [r3, #32]
 8003338:	69fb      	ldr	r3, [r7, #28]
 800333a:	441a      	add	r2, r3
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	015a      	lsls	r2, r3, #5
 8003344:	693b      	ldr	r3, [r7, #16]
 8003346:	4413      	add	r3, r2
 8003348:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800334c:	699b      	ldr	r3, [r3, #24]
 800334e:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003350:	69ba      	ldr	r2, [r7, #24]
 8003352:	429a      	cmp	r2, r3
 8003354:	d809      	bhi.n	800336a <PCD_WriteEmptyTxFifo+0xe0>
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	6a1a      	ldr	r2, [r3, #32]
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800335e:	429a      	cmp	r2, r3
 8003360:	d203      	bcs.n	800336a <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	699b      	ldr	r3, [r3, #24]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d1be      	bne.n	80032e8 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	699a      	ldr	r2, [r3, #24]
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	6a1b      	ldr	r3, [r3, #32]
 8003372:	429a      	cmp	r2, r3
 8003374:	d811      	bhi.n	800339a <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	f003 030f 	and.w	r3, r3, #15
 800337c:	2201      	movs	r2, #1
 800337e:	fa02 f303 	lsl.w	r3, r2, r3
 8003382:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003384:	693b      	ldr	r3, [r7, #16]
 8003386:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800338a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800338c:	68bb      	ldr	r3, [r7, #8]
 800338e:	43db      	mvns	r3, r3
 8003390:	6939      	ldr	r1, [r7, #16]
 8003392:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003396:	4013      	ands	r3, r2
 8003398:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800339a:	2300      	movs	r3, #0
}
 800339c:	4618      	mov	r0, r3
 800339e:	3720      	adds	r7, #32
 80033a0:	46bd      	mov	sp, r7
 80033a2:	bd80      	pop	{r7, pc}

080033a4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b088      	sub	sp, #32
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
 80033ac:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80033b4:	69fb      	ldr	r3, [r7, #28]
 80033b6:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80033b8:	69fb      	ldr	r3, [r7, #28]
 80033ba:	333c      	adds	r3, #60	; 0x3c
 80033bc:	3304      	adds	r3, #4
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	015a      	lsls	r2, r3, #5
 80033c6:	69bb      	ldr	r3, [r7, #24]
 80033c8:	4413      	add	r3, r2
 80033ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80033ce:	689b      	ldr	r3, [r3, #8]
 80033d0:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	691b      	ldr	r3, [r3, #16]
 80033d6:	2b01      	cmp	r3, #1
 80033d8:	d17b      	bne.n	80034d2 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80033da:	693b      	ldr	r3, [r7, #16]
 80033dc:	f003 0308 	and.w	r3, r3, #8
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d015      	beq.n	8003410 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80033e4:	697b      	ldr	r3, [r7, #20]
 80033e6:	4a61      	ldr	r2, [pc, #388]	; (800356c <PCD_EP_OutXfrComplete_int+0x1c8>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	f240 80b9 	bls.w	8003560 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80033ee:	693b      	ldr	r3, [r7, #16]
 80033f0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	f000 80b3 	beq.w	8003560 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	015a      	lsls	r2, r3, #5
 80033fe:	69bb      	ldr	r3, [r7, #24]
 8003400:	4413      	add	r3, r2
 8003402:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003406:	461a      	mov	r2, r3
 8003408:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800340c:	6093      	str	r3, [r2, #8]
 800340e:	e0a7      	b.n	8003560 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003410:	693b      	ldr	r3, [r7, #16]
 8003412:	f003 0320 	and.w	r3, r3, #32
 8003416:	2b00      	cmp	r3, #0
 8003418:	d009      	beq.n	800342e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	015a      	lsls	r2, r3, #5
 800341e:	69bb      	ldr	r3, [r7, #24]
 8003420:	4413      	add	r3, r2
 8003422:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003426:	461a      	mov	r2, r3
 8003428:	2320      	movs	r3, #32
 800342a:	6093      	str	r3, [r2, #8]
 800342c:	e098      	b.n	8003560 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800342e:	693b      	ldr	r3, [r7, #16]
 8003430:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003434:	2b00      	cmp	r3, #0
 8003436:	f040 8093 	bne.w	8003560 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800343a:	697b      	ldr	r3, [r7, #20]
 800343c:	4a4b      	ldr	r2, [pc, #300]	; (800356c <PCD_EP_OutXfrComplete_int+0x1c8>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d90f      	bls.n	8003462 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003442:	693b      	ldr	r3, [r7, #16]
 8003444:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003448:	2b00      	cmp	r3, #0
 800344a:	d00a      	beq.n	8003462 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	015a      	lsls	r2, r3, #5
 8003450:	69bb      	ldr	r3, [r7, #24]
 8003452:	4413      	add	r3, r2
 8003454:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003458:	461a      	mov	r2, r3
 800345a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800345e:	6093      	str	r3, [r2, #8]
 8003460:	e07e      	b.n	8003560 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8003462:	683a      	ldr	r2, [r7, #0]
 8003464:	4613      	mov	r3, r2
 8003466:	00db      	lsls	r3, r3, #3
 8003468:	4413      	add	r3, r2
 800346a:	009b      	lsls	r3, r3, #2
 800346c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003470:	687a      	ldr	r2, [r7, #4]
 8003472:	4413      	add	r3, r2
 8003474:	3304      	adds	r3, #4
 8003476:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	69da      	ldr	r2, [r3, #28]
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	0159      	lsls	r1, r3, #5
 8003480:	69bb      	ldr	r3, [r7, #24]
 8003482:	440b      	add	r3, r1
 8003484:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003488:	691b      	ldr	r3, [r3, #16]
 800348a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800348e:	1ad2      	subs	r2, r2, r3
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d114      	bne.n	80034c4 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	699b      	ldr	r3, [r3, #24]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d109      	bne.n	80034b6 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6818      	ldr	r0, [r3, #0]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80034ac:	461a      	mov	r2, r3
 80034ae:	2101      	movs	r1, #1
 80034b0:	f002 f936 	bl	8005720 <USB_EP0_OutStart>
 80034b4:	e006      	b.n	80034c4 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	691a      	ldr	r2, [r3, #16]
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	6a1b      	ldr	r3, [r3, #32]
 80034be:	441a      	add	r2, r3
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	b2db      	uxtb	r3, r3
 80034c8:	4619      	mov	r1, r3
 80034ca:	6878      	ldr	r0, [r7, #4]
 80034cc:	f004 fc1e 	bl	8007d0c <HAL_PCD_DataOutStageCallback>
 80034d0:	e046      	b.n	8003560 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80034d2:	697b      	ldr	r3, [r7, #20]
 80034d4:	4a26      	ldr	r2, [pc, #152]	; (8003570 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d124      	bne.n	8003524 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80034da:	693b      	ldr	r3, [r7, #16]
 80034dc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d00a      	beq.n	80034fa <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	015a      	lsls	r2, r3, #5
 80034e8:	69bb      	ldr	r3, [r7, #24]
 80034ea:	4413      	add	r3, r2
 80034ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80034f0:	461a      	mov	r2, r3
 80034f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80034f6:	6093      	str	r3, [r2, #8]
 80034f8:	e032      	b.n	8003560 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80034fa:	693b      	ldr	r3, [r7, #16]
 80034fc:	f003 0320 	and.w	r3, r3, #32
 8003500:	2b00      	cmp	r3, #0
 8003502:	d008      	beq.n	8003516 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	015a      	lsls	r2, r3, #5
 8003508:	69bb      	ldr	r3, [r7, #24]
 800350a:	4413      	add	r3, r2
 800350c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003510:	461a      	mov	r2, r3
 8003512:	2320      	movs	r3, #32
 8003514:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	b2db      	uxtb	r3, r3
 800351a:	4619      	mov	r1, r3
 800351c:	6878      	ldr	r0, [r7, #4]
 800351e:	f004 fbf5 	bl	8007d0c <HAL_PCD_DataOutStageCallback>
 8003522:	e01d      	b.n	8003560 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d114      	bne.n	8003554 <PCD_EP_OutXfrComplete_int+0x1b0>
 800352a:	6879      	ldr	r1, [r7, #4]
 800352c:	683a      	ldr	r2, [r7, #0]
 800352e:	4613      	mov	r3, r2
 8003530:	00db      	lsls	r3, r3, #3
 8003532:	4413      	add	r3, r2
 8003534:	009b      	lsls	r3, r3, #2
 8003536:	440b      	add	r3, r1
 8003538:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d108      	bne.n	8003554 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6818      	ldr	r0, [r3, #0]
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800354c:	461a      	mov	r2, r3
 800354e:	2100      	movs	r1, #0
 8003550:	f002 f8e6 	bl	8005720 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	b2db      	uxtb	r3, r3
 8003558:	4619      	mov	r1, r3
 800355a:	6878      	ldr	r0, [r7, #4]
 800355c:	f004 fbd6 	bl	8007d0c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003560:	2300      	movs	r3, #0
}
 8003562:	4618      	mov	r0, r3
 8003564:	3720      	adds	r7, #32
 8003566:	46bd      	mov	sp, r7
 8003568:	bd80      	pop	{r7, pc}
 800356a:	bf00      	nop
 800356c:	4f54300a 	.word	0x4f54300a
 8003570:	4f54310a 	.word	0x4f54310a

08003574 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b086      	sub	sp, #24
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
 800357c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003584:	697b      	ldr	r3, [r7, #20]
 8003586:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003588:	697b      	ldr	r3, [r7, #20]
 800358a:	333c      	adds	r3, #60	; 0x3c
 800358c:	3304      	adds	r3, #4
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	015a      	lsls	r2, r3, #5
 8003596:	693b      	ldr	r3, [r7, #16]
 8003598:	4413      	add	r3, r2
 800359a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800359e:	689b      	ldr	r3, [r3, #8]
 80035a0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	4a15      	ldr	r2, [pc, #84]	; (80035fc <PCD_EP_OutSetupPacket_int+0x88>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d90e      	bls.n	80035c8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80035aa:	68bb      	ldr	r3, [r7, #8]
 80035ac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d009      	beq.n	80035c8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	015a      	lsls	r2, r3, #5
 80035b8:	693b      	ldr	r3, [r7, #16]
 80035ba:	4413      	add	r3, r2
 80035bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80035c0:	461a      	mov	r2, r3
 80035c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80035c6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80035c8:	6878      	ldr	r0, [r7, #4]
 80035ca:	f004 fb8d 	bl	8007ce8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	4a0a      	ldr	r2, [pc, #40]	; (80035fc <PCD_EP_OutSetupPacket_int+0x88>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d90c      	bls.n	80035f0 <PCD_EP_OutSetupPacket_int+0x7c>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	691b      	ldr	r3, [r3, #16]
 80035da:	2b01      	cmp	r3, #1
 80035dc:	d108      	bne.n	80035f0 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6818      	ldr	r0, [r3, #0]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80035e8:	461a      	mov	r2, r3
 80035ea:	2101      	movs	r1, #1
 80035ec:	f002 f898 	bl	8005720 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80035f0:	2300      	movs	r3, #0
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	3718      	adds	r7, #24
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}
 80035fa:	bf00      	nop
 80035fc:	4f54300a 	.word	0x4f54300a

08003600 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003600:	b480      	push	{r7}
 8003602:	b085      	sub	sp, #20
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
 8003608:	460b      	mov	r3, r1
 800360a:	70fb      	strb	r3, [r7, #3]
 800360c:	4613      	mov	r3, r2
 800360e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003616:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003618:	78fb      	ldrb	r3, [r7, #3]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d107      	bne.n	800362e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800361e:	883b      	ldrh	r3, [r7, #0]
 8003620:	0419      	lsls	r1, r3, #16
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	68ba      	ldr	r2, [r7, #8]
 8003628:	430a      	orrs	r2, r1
 800362a:	629a      	str	r2, [r3, #40]	; 0x28
 800362c:	e028      	b.n	8003680 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003634:	0c1b      	lsrs	r3, r3, #16
 8003636:	68ba      	ldr	r2, [r7, #8]
 8003638:	4413      	add	r3, r2
 800363a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800363c:	2300      	movs	r3, #0
 800363e:	73fb      	strb	r3, [r7, #15]
 8003640:	e00d      	b.n	800365e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681a      	ldr	r2, [r3, #0]
 8003646:	7bfb      	ldrb	r3, [r7, #15]
 8003648:	3340      	adds	r3, #64	; 0x40
 800364a:	009b      	lsls	r3, r3, #2
 800364c:	4413      	add	r3, r2
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	0c1b      	lsrs	r3, r3, #16
 8003652:	68ba      	ldr	r2, [r7, #8]
 8003654:	4413      	add	r3, r2
 8003656:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003658:	7bfb      	ldrb	r3, [r7, #15]
 800365a:	3301      	adds	r3, #1
 800365c:	73fb      	strb	r3, [r7, #15]
 800365e:	7bfa      	ldrb	r2, [r7, #15]
 8003660:	78fb      	ldrb	r3, [r7, #3]
 8003662:	3b01      	subs	r3, #1
 8003664:	429a      	cmp	r2, r3
 8003666:	d3ec      	bcc.n	8003642 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003668:	883b      	ldrh	r3, [r7, #0]
 800366a:	0418      	lsls	r0, r3, #16
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6819      	ldr	r1, [r3, #0]
 8003670:	78fb      	ldrb	r3, [r7, #3]
 8003672:	3b01      	subs	r3, #1
 8003674:	68ba      	ldr	r2, [r7, #8]
 8003676:	4302      	orrs	r2, r0
 8003678:	3340      	adds	r3, #64	; 0x40
 800367a:	009b      	lsls	r3, r3, #2
 800367c:	440b      	add	r3, r1
 800367e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8003680:	2300      	movs	r3, #0
}
 8003682:	4618      	mov	r0, r3
 8003684:	3714      	adds	r7, #20
 8003686:	46bd      	mov	sp, r7
 8003688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368c:	4770      	bx	lr

0800368e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800368e:	b480      	push	{r7}
 8003690:	b083      	sub	sp, #12
 8003692:	af00      	add	r7, sp, #0
 8003694:	6078      	str	r0, [r7, #4]
 8003696:	460b      	mov	r3, r1
 8003698:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	887a      	ldrh	r2, [r7, #2]
 80036a0:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80036a2:	2300      	movs	r3, #0
}
 80036a4:	4618      	mov	r0, r3
 80036a6:	370c      	adds	r7, #12
 80036a8:	46bd      	mov	sp, r7
 80036aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ae:	4770      	bx	lr

080036b0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80036b0:	b480      	push	{r7}
 80036b2:	b083      	sub	sp, #12
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
 80036b8:	460b      	mov	r3, r1
 80036ba:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80036bc:	bf00      	nop
 80036be:	370c      	adds	r7, #12
 80036c0:	46bd      	mov	sp, r7
 80036c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c6:	4770      	bx	lr

080036c8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b086      	sub	sp, #24
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d101      	bne.n	80036da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80036d6:	2301      	movs	r3, #1
 80036d8:	e267      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 0301 	and.w	r3, r3, #1
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d075      	beq.n	80037d2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80036e6:	4b88      	ldr	r3, [pc, #544]	; (8003908 <HAL_RCC_OscConfig+0x240>)
 80036e8:	689b      	ldr	r3, [r3, #8]
 80036ea:	f003 030c 	and.w	r3, r3, #12
 80036ee:	2b04      	cmp	r3, #4
 80036f0:	d00c      	beq.n	800370c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80036f2:	4b85      	ldr	r3, [pc, #532]	; (8003908 <HAL_RCC_OscConfig+0x240>)
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80036fa:	2b08      	cmp	r3, #8
 80036fc:	d112      	bne.n	8003724 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80036fe:	4b82      	ldr	r3, [pc, #520]	; (8003908 <HAL_RCC_OscConfig+0x240>)
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003706:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800370a:	d10b      	bne.n	8003724 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800370c:	4b7e      	ldr	r3, [pc, #504]	; (8003908 <HAL_RCC_OscConfig+0x240>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003714:	2b00      	cmp	r3, #0
 8003716:	d05b      	beq.n	80037d0 <HAL_RCC_OscConfig+0x108>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d157      	bne.n	80037d0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003720:	2301      	movs	r3, #1
 8003722:	e242      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800372c:	d106      	bne.n	800373c <HAL_RCC_OscConfig+0x74>
 800372e:	4b76      	ldr	r3, [pc, #472]	; (8003908 <HAL_RCC_OscConfig+0x240>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4a75      	ldr	r2, [pc, #468]	; (8003908 <HAL_RCC_OscConfig+0x240>)
 8003734:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003738:	6013      	str	r3, [r2, #0]
 800373a:	e01d      	b.n	8003778 <HAL_RCC_OscConfig+0xb0>
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003744:	d10c      	bne.n	8003760 <HAL_RCC_OscConfig+0x98>
 8003746:	4b70      	ldr	r3, [pc, #448]	; (8003908 <HAL_RCC_OscConfig+0x240>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4a6f      	ldr	r2, [pc, #444]	; (8003908 <HAL_RCC_OscConfig+0x240>)
 800374c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003750:	6013      	str	r3, [r2, #0]
 8003752:	4b6d      	ldr	r3, [pc, #436]	; (8003908 <HAL_RCC_OscConfig+0x240>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a6c      	ldr	r2, [pc, #432]	; (8003908 <HAL_RCC_OscConfig+0x240>)
 8003758:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800375c:	6013      	str	r3, [r2, #0]
 800375e:	e00b      	b.n	8003778 <HAL_RCC_OscConfig+0xb0>
 8003760:	4b69      	ldr	r3, [pc, #420]	; (8003908 <HAL_RCC_OscConfig+0x240>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	4a68      	ldr	r2, [pc, #416]	; (8003908 <HAL_RCC_OscConfig+0x240>)
 8003766:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800376a:	6013      	str	r3, [r2, #0]
 800376c:	4b66      	ldr	r3, [pc, #408]	; (8003908 <HAL_RCC_OscConfig+0x240>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a65      	ldr	r2, [pc, #404]	; (8003908 <HAL_RCC_OscConfig+0x240>)
 8003772:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003776:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d013      	beq.n	80037a8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003780:	f7fd fb6a 	bl	8000e58 <HAL_GetTick>
 8003784:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003786:	e008      	b.n	800379a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003788:	f7fd fb66 	bl	8000e58 <HAL_GetTick>
 800378c:	4602      	mov	r2, r0
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	1ad3      	subs	r3, r2, r3
 8003792:	2b64      	cmp	r3, #100	; 0x64
 8003794:	d901      	bls.n	800379a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003796:	2303      	movs	r3, #3
 8003798:	e207      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800379a:	4b5b      	ldr	r3, [pc, #364]	; (8003908 <HAL_RCC_OscConfig+0x240>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d0f0      	beq.n	8003788 <HAL_RCC_OscConfig+0xc0>
 80037a6:	e014      	b.n	80037d2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037a8:	f7fd fb56 	bl	8000e58 <HAL_GetTick>
 80037ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037ae:	e008      	b.n	80037c2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80037b0:	f7fd fb52 	bl	8000e58 <HAL_GetTick>
 80037b4:	4602      	mov	r2, r0
 80037b6:	693b      	ldr	r3, [r7, #16]
 80037b8:	1ad3      	subs	r3, r2, r3
 80037ba:	2b64      	cmp	r3, #100	; 0x64
 80037bc:	d901      	bls.n	80037c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80037be:	2303      	movs	r3, #3
 80037c0:	e1f3      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037c2:	4b51      	ldr	r3, [pc, #324]	; (8003908 <HAL_RCC_OscConfig+0x240>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d1f0      	bne.n	80037b0 <HAL_RCC_OscConfig+0xe8>
 80037ce:	e000      	b.n	80037d2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f003 0302 	and.w	r3, r3, #2
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d063      	beq.n	80038a6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80037de:	4b4a      	ldr	r3, [pc, #296]	; (8003908 <HAL_RCC_OscConfig+0x240>)
 80037e0:	689b      	ldr	r3, [r3, #8]
 80037e2:	f003 030c 	and.w	r3, r3, #12
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d00b      	beq.n	8003802 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80037ea:	4b47      	ldr	r3, [pc, #284]	; (8003908 <HAL_RCC_OscConfig+0x240>)
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80037f2:	2b08      	cmp	r3, #8
 80037f4:	d11c      	bne.n	8003830 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80037f6:	4b44      	ldr	r3, [pc, #272]	; (8003908 <HAL_RCC_OscConfig+0x240>)
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d116      	bne.n	8003830 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003802:	4b41      	ldr	r3, [pc, #260]	; (8003908 <HAL_RCC_OscConfig+0x240>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f003 0302 	and.w	r3, r3, #2
 800380a:	2b00      	cmp	r3, #0
 800380c:	d005      	beq.n	800381a <HAL_RCC_OscConfig+0x152>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	68db      	ldr	r3, [r3, #12]
 8003812:	2b01      	cmp	r3, #1
 8003814:	d001      	beq.n	800381a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	e1c7      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800381a:	4b3b      	ldr	r3, [pc, #236]	; (8003908 <HAL_RCC_OscConfig+0x240>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	691b      	ldr	r3, [r3, #16]
 8003826:	00db      	lsls	r3, r3, #3
 8003828:	4937      	ldr	r1, [pc, #220]	; (8003908 <HAL_RCC_OscConfig+0x240>)
 800382a:	4313      	orrs	r3, r2
 800382c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800382e:	e03a      	b.n	80038a6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	68db      	ldr	r3, [r3, #12]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d020      	beq.n	800387a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003838:	4b34      	ldr	r3, [pc, #208]	; (800390c <HAL_RCC_OscConfig+0x244>)
 800383a:	2201      	movs	r2, #1
 800383c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800383e:	f7fd fb0b 	bl	8000e58 <HAL_GetTick>
 8003842:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003844:	e008      	b.n	8003858 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003846:	f7fd fb07 	bl	8000e58 <HAL_GetTick>
 800384a:	4602      	mov	r2, r0
 800384c:	693b      	ldr	r3, [r7, #16]
 800384e:	1ad3      	subs	r3, r2, r3
 8003850:	2b02      	cmp	r3, #2
 8003852:	d901      	bls.n	8003858 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003854:	2303      	movs	r3, #3
 8003856:	e1a8      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003858:	4b2b      	ldr	r3, [pc, #172]	; (8003908 <HAL_RCC_OscConfig+0x240>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f003 0302 	and.w	r3, r3, #2
 8003860:	2b00      	cmp	r3, #0
 8003862:	d0f0      	beq.n	8003846 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003864:	4b28      	ldr	r3, [pc, #160]	; (8003908 <HAL_RCC_OscConfig+0x240>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	691b      	ldr	r3, [r3, #16]
 8003870:	00db      	lsls	r3, r3, #3
 8003872:	4925      	ldr	r1, [pc, #148]	; (8003908 <HAL_RCC_OscConfig+0x240>)
 8003874:	4313      	orrs	r3, r2
 8003876:	600b      	str	r3, [r1, #0]
 8003878:	e015      	b.n	80038a6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800387a:	4b24      	ldr	r3, [pc, #144]	; (800390c <HAL_RCC_OscConfig+0x244>)
 800387c:	2200      	movs	r2, #0
 800387e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003880:	f7fd faea 	bl	8000e58 <HAL_GetTick>
 8003884:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003886:	e008      	b.n	800389a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003888:	f7fd fae6 	bl	8000e58 <HAL_GetTick>
 800388c:	4602      	mov	r2, r0
 800388e:	693b      	ldr	r3, [r7, #16]
 8003890:	1ad3      	subs	r3, r2, r3
 8003892:	2b02      	cmp	r3, #2
 8003894:	d901      	bls.n	800389a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003896:	2303      	movs	r3, #3
 8003898:	e187      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800389a:	4b1b      	ldr	r3, [pc, #108]	; (8003908 <HAL_RCC_OscConfig+0x240>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f003 0302 	and.w	r3, r3, #2
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d1f0      	bne.n	8003888 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f003 0308 	and.w	r3, r3, #8
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d036      	beq.n	8003920 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	695b      	ldr	r3, [r3, #20]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d016      	beq.n	80038e8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038ba:	4b15      	ldr	r3, [pc, #84]	; (8003910 <HAL_RCC_OscConfig+0x248>)
 80038bc:	2201      	movs	r2, #1
 80038be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038c0:	f7fd faca 	bl	8000e58 <HAL_GetTick>
 80038c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038c6:	e008      	b.n	80038da <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80038c8:	f7fd fac6 	bl	8000e58 <HAL_GetTick>
 80038cc:	4602      	mov	r2, r0
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	1ad3      	subs	r3, r2, r3
 80038d2:	2b02      	cmp	r3, #2
 80038d4:	d901      	bls.n	80038da <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80038d6:	2303      	movs	r3, #3
 80038d8:	e167      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038da:	4b0b      	ldr	r3, [pc, #44]	; (8003908 <HAL_RCC_OscConfig+0x240>)
 80038dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80038de:	f003 0302 	and.w	r3, r3, #2
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d0f0      	beq.n	80038c8 <HAL_RCC_OscConfig+0x200>
 80038e6:	e01b      	b.n	8003920 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80038e8:	4b09      	ldr	r3, [pc, #36]	; (8003910 <HAL_RCC_OscConfig+0x248>)
 80038ea:	2200      	movs	r2, #0
 80038ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038ee:	f7fd fab3 	bl	8000e58 <HAL_GetTick>
 80038f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038f4:	e00e      	b.n	8003914 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80038f6:	f7fd faaf 	bl	8000e58 <HAL_GetTick>
 80038fa:	4602      	mov	r2, r0
 80038fc:	693b      	ldr	r3, [r7, #16]
 80038fe:	1ad3      	subs	r3, r2, r3
 8003900:	2b02      	cmp	r3, #2
 8003902:	d907      	bls.n	8003914 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003904:	2303      	movs	r3, #3
 8003906:	e150      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
 8003908:	40023800 	.word	0x40023800
 800390c:	42470000 	.word	0x42470000
 8003910:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003914:	4b88      	ldr	r3, [pc, #544]	; (8003b38 <HAL_RCC_OscConfig+0x470>)
 8003916:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003918:	f003 0302 	and.w	r3, r3, #2
 800391c:	2b00      	cmp	r3, #0
 800391e:	d1ea      	bne.n	80038f6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f003 0304 	and.w	r3, r3, #4
 8003928:	2b00      	cmp	r3, #0
 800392a:	f000 8097 	beq.w	8003a5c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800392e:	2300      	movs	r3, #0
 8003930:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003932:	4b81      	ldr	r3, [pc, #516]	; (8003b38 <HAL_RCC_OscConfig+0x470>)
 8003934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003936:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800393a:	2b00      	cmp	r3, #0
 800393c:	d10f      	bne.n	800395e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800393e:	2300      	movs	r3, #0
 8003940:	60bb      	str	r3, [r7, #8]
 8003942:	4b7d      	ldr	r3, [pc, #500]	; (8003b38 <HAL_RCC_OscConfig+0x470>)
 8003944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003946:	4a7c      	ldr	r2, [pc, #496]	; (8003b38 <HAL_RCC_OscConfig+0x470>)
 8003948:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800394c:	6413      	str	r3, [r2, #64]	; 0x40
 800394e:	4b7a      	ldr	r3, [pc, #488]	; (8003b38 <HAL_RCC_OscConfig+0x470>)
 8003950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003952:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003956:	60bb      	str	r3, [r7, #8]
 8003958:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800395a:	2301      	movs	r3, #1
 800395c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800395e:	4b77      	ldr	r3, [pc, #476]	; (8003b3c <HAL_RCC_OscConfig+0x474>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003966:	2b00      	cmp	r3, #0
 8003968:	d118      	bne.n	800399c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800396a:	4b74      	ldr	r3, [pc, #464]	; (8003b3c <HAL_RCC_OscConfig+0x474>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a73      	ldr	r2, [pc, #460]	; (8003b3c <HAL_RCC_OscConfig+0x474>)
 8003970:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003974:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003976:	f7fd fa6f 	bl	8000e58 <HAL_GetTick>
 800397a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800397c:	e008      	b.n	8003990 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800397e:	f7fd fa6b 	bl	8000e58 <HAL_GetTick>
 8003982:	4602      	mov	r2, r0
 8003984:	693b      	ldr	r3, [r7, #16]
 8003986:	1ad3      	subs	r3, r2, r3
 8003988:	2b02      	cmp	r3, #2
 800398a:	d901      	bls.n	8003990 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800398c:	2303      	movs	r3, #3
 800398e:	e10c      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003990:	4b6a      	ldr	r3, [pc, #424]	; (8003b3c <HAL_RCC_OscConfig+0x474>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003998:	2b00      	cmp	r3, #0
 800399a:	d0f0      	beq.n	800397e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	689b      	ldr	r3, [r3, #8]
 80039a0:	2b01      	cmp	r3, #1
 80039a2:	d106      	bne.n	80039b2 <HAL_RCC_OscConfig+0x2ea>
 80039a4:	4b64      	ldr	r3, [pc, #400]	; (8003b38 <HAL_RCC_OscConfig+0x470>)
 80039a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039a8:	4a63      	ldr	r2, [pc, #396]	; (8003b38 <HAL_RCC_OscConfig+0x470>)
 80039aa:	f043 0301 	orr.w	r3, r3, #1
 80039ae:	6713      	str	r3, [r2, #112]	; 0x70
 80039b0:	e01c      	b.n	80039ec <HAL_RCC_OscConfig+0x324>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	2b05      	cmp	r3, #5
 80039b8:	d10c      	bne.n	80039d4 <HAL_RCC_OscConfig+0x30c>
 80039ba:	4b5f      	ldr	r3, [pc, #380]	; (8003b38 <HAL_RCC_OscConfig+0x470>)
 80039bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039be:	4a5e      	ldr	r2, [pc, #376]	; (8003b38 <HAL_RCC_OscConfig+0x470>)
 80039c0:	f043 0304 	orr.w	r3, r3, #4
 80039c4:	6713      	str	r3, [r2, #112]	; 0x70
 80039c6:	4b5c      	ldr	r3, [pc, #368]	; (8003b38 <HAL_RCC_OscConfig+0x470>)
 80039c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039ca:	4a5b      	ldr	r2, [pc, #364]	; (8003b38 <HAL_RCC_OscConfig+0x470>)
 80039cc:	f043 0301 	orr.w	r3, r3, #1
 80039d0:	6713      	str	r3, [r2, #112]	; 0x70
 80039d2:	e00b      	b.n	80039ec <HAL_RCC_OscConfig+0x324>
 80039d4:	4b58      	ldr	r3, [pc, #352]	; (8003b38 <HAL_RCC_OscConfig+0x470>)
 80039d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039d8:	4a57      	ldr	r2, [pc, #348]	; (8003b38 <HAL_RCC_OscConfig+0x470>)
 80039da:	f023 0301 	bic.w	r3, r3, #1
 80039de:	6713      	str	r3, [r2, #112]	; 0x70
 80039e0:	4b55      	ldr	r3, [pc, #340]	; (8003b38 <HAL_RCC_OscConfig+0x470>)
 80039e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039e4:	4a54      	ldr	r2, [pc, #336]	; (8003b38 <HAL_RCC_OscConfig+0x470>)
 80039e6:	f023 0304 	bic.w	r3, r3, #4
 80039ea:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	689b      	ldr	r3, [r3, #8]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d015      	beq.n	8003a20 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039f4:	f7fd fa30 	bl	8000e58 <HAL_GetTick>
 80039f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039fa:	e00a      	b.n	8003a12 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80039fc:	f7fd fa2c 	bl	8000e58 <HAL_GetTick>
 8003a00:	4602      	mov	r2, r0
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	1ad3      	subs	r3, r2, r3
 8003a06:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d901      	bls.n	8003a12 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003a0e:	2303      	movs	r3, #3
 8003a10:	e0cb      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a12:	4b49      	ldr	r3, [pc, #292]	; (8003b38 <HAL_RCC_OscConfig+0x470>)
 8003a14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a16:	f003 0302 	and.w	r3, r3, #2
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d0ee      	beq.n	80039fc <HAL_RCC_OscConfig+0x334>
 8003a1e:	e014      	b.n	8003a4a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a20:	f7fd fa1a 	bl	8000e58 <HAL_GetTick>
 8003a24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a26:	e00a      	b.n	8003a3e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a28:	f7fd fa16 	bl	8000e58 <HAL_GetTick>
 8003a2c:	4602      	mov	r2, r0
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	1ad3      	subs	r3, r2, r3
 8003a32:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d901      	bls.n	8003a3e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003a3a:	2303      	movs	r3, #3
 8003a3c:	e0b5      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a3e:	4b3e      	ldr	r3, [pc, #248]	; (8003b38 <HAL_RCC_OscConfig+0x470>)
 8003a40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a42:	f003 0302 	and.w	r3, r3, #2
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d1ee      	bne.n	8003a28 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003a4a:	7dfb      	ldrb	r3, [r7, #23]
 8003a4c:	2b01      	cmp	r3, #1
 8003a4e:	d105      	bne.n	8003a5c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a50:	4b39      	ldr	r3, [pc, #228]	; (8003b38 <HAL_RCC_OscConfig+0x470>)
 8003a52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a54:	4a38      	ldr	r2, [pc, #224]	; (8003b38 <HAL_RCC_OscConfig+0x470>)
 8003a56:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a5a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	699b      	ldr	r3, [r3, #24]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	f000 80a1 	beq.w	8003ba8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003a66:	4b34      	ldr	r3, [pc, #208]	; (8003b38 <HAL_RCC_OscConfig+0x470>)
 8003a68:	689b      	ldr	r3, [r3, #8]
 8003a6a:	f003 030c 	and.w	r3, r3, #12
 8003a6e:	2b08      	cmp	r3, #8
 8003a70:	d05c      	beq.n	8003b2c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	699b      	ldr	r3, [r3, #24]
 8003a76:	2b02      	cmp	r3, #2
 8003a78:	d141      	bne.n	8003afe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a7a:	4b31      	ldr	r3, [pc, #196]	; (8003b40 <HAL_RCC_OscConfig+0x478>)
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a80:	f7fd f9ea 	bl	8000e58 <HAL_GetTick>
 8003a84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a86:	e008      	b.n	8003a9a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a88:	f7fd f9e6 	bl	8000e58 <HAL_GetTick>
 8003a8c:	4602      	mov	r2, r0
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	1ad3      	subs	r3, r2, r3
 8003a92:	2b02      	cmp	r3, #2
 8003a94:	d901      	bls.n	8003a9a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003a96:	2303      	movs	r3, #3
 8003a98:	e087      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a9a:	4b27      	ldr	r3, [pc, #156]	; (8003b38 <HAL_RCC_OscConfig+0x470>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d1f0      	bne.n	8003a88 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	69da      	ldr	r2, [r3, #28]
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6a1b      	ldr	r3, [r3, #32]
 8003aae:	431a      	orrs	r2, r3
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ab4:	019b      	lsls	r3, r3, #6
 8003ab6:	431a      	orrs	r2, r3
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003abc:	085b      	lsrs	r3, r3, #1
 8003abe:	3b01      	subs	r3, #1
 8003ac0:	041b      	lsls	r3, r3, #16
 8003ac2:	431a      	orrs	r2, r3
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ac8:	061b      	lsls	r3, r3, #24
 8003aca:	491b      	ldr	r1, [pc, #108]	; (8003b38 <HAL_RCC_OscConfig+0x470>)
 8003acc:	4313      	orrs	r3, r2
 8003ace:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ad0:	4b1b      	ldr	r3, [pc, #108]	; (8003b40 <HAL_RCC_OscConfig+0x478>)
 8003ad2:	2201      	movs	r2, #1
 8003ad4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ad6:	f7fd f9bf 	bl	8000e58 <HAL_GetTick>
 8003ada:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003adc:	e008      	b.n	8003af0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ade:	f7fd f9bb 	bl	8000e58 <HAL_GetTick>
 8003ae2:	4602      	mov	r2, r0
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	1ad3      	subs	r3, r2, r3
 8003ae8:	2b02      	cmp	r3, #2
 8003aea:	d901      	bls.n	8003af0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003aec:	2303      	movs	r3, #3
 8003aee:	e05c      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003af0:	4b11      	ldr	r3, [pc, #68]	; (8003b38 <HAL_RCC_OscConfig+0x470>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d0f0      	beq.n	8003ade <HAL_RCC_OscConfig+0x416>
 8003afc:	e054      	b.n	8003ba8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003afe:	4b10      	ldr	r3, [pc, #64]	; (8003b40 <HAL_RCC_OscConfig+0x478>)
 8003b00:	2200      	movs	r2, #0
 8003b02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b04:	f7fd f9a8 	bl	8000e58 <HAL_GetTick>
 8003b08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b0a:	e008      	b.n	8003b1e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b0c:	f7fd f9a4 	bl	8000e58 <HAL_GetTick>
 8003b10:	4602      	mov	r2, r0
 8003b12:	693b      	ldr	r3, [r7, #16]
 8003b14:	1ad3      	subs	r3, r2, r3
 8003b16:	2b02      	cmp	r3, #2
 8003b18:	d901      	bls.n	8003b1e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003b1a:	2303      	movs	r3, #3
 8003b1c:	e045      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b1e:	4b06      	ldr	r3, [pc, #24]	; (8003b38 <HAL_RCC_OscConfig+0x470>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d1f0      	bne.n	8003b0c <HAL_RCC_OscConfig+0x444>
 8003b2a:	e03d      	b.n	8003ba8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	699b      	ldr	r3, [r3, #24]
 8003b30:	2b01      	cmp	r3, #1
 8003b32:	d107      	bne.n	8003b44 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003b34:	2301      	movs	r3, #1
 8003b36:	e038      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
 8003b38:	40023800 	.word	0x40023800
 8003b3c:	40007000 	.word	0x40007000
 8003b40:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003b44:	4b1b      	ldr	r3, [pc, #108]	; (8003bb4 <HAL_RCC_OscConfig+0x4ec>)
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	699b      	ldr	r3, [r3, #24]
 8003b4e:	2b01      	cmp	r3, #1
 8003b50:	d028      	beq.n	8003ba4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d121      	bne.n	8003ba4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b6a:	429a      	cmp	r2, r3
 8003b6c:	d11a      	bne.n	8003ba4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b6e:	68fa      	ldr	r2, [r7, #12]
 8003b70:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003b74:	4013      	ands	r3, r2
 8003b76:	687a      	ldr	r2, [r7, #4]
 8003b78:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003b7a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d111      	bne.n	8003ba4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b8a:	085b      	lsrs	r3, r3, #1
 8003b8c:	3b01      	subs	r3, #1
 8003b8e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b90:	429a      	cmp	r2, r3
 8003b92:	d107      	bne.n	8003ba4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b9e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ba0:	429a      	cmp	r2, r3
 8003ba2:	d001      	beq.n	8003ba8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	e000      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003ba8:	2300      	movs	r3, #0
}
 8003baa:	4618      	mov	r0, r3
 8003bac:	3718      	adds	r7, #24
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	bd80      	pop	{r7, pc}
 8003bb2:	bf00      	nop
 8003bb4:	40023800 	.word	0x40023800

08003bb8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b084      	sub	sp, #16
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
 8003bc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d101      	bne.n	8003bcc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	e0cc      	b.n	8003d66 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003bcc:	4b68      	ldr	r3, [pc, #416]	; (8003d70 <HAL_RCC_ClockConfig+0x1b8>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f003 0307 	and.w	r3, r3, #7
 8003bd4:	683a      	ldr	r2, [r7, #0]
 8003bd6:	429a      	cmp	r2, r3
 8003bd8:	d90c      	bls.n	8003bf4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bda:	4b65      	ldr	r3, [pc, #404]	; (8003d70 <HAL_RCC_ClockConfig+0x1b8>)
 8003bdc:	683a      	ldr	r2, [r7, #0]
 8003bde:	b2d2      	uxtb	r2, r2
 8003be0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003be2:	4b63      	ldr	r3, [pc, #396]	; (8003d70 <HAL_RCC_ClockConfig+0x1b8>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f003 0307 	and.w	r3, r3, #7
 8003bea:	683a      	ldr	r2, [r7, #0]
 8003bec:	429a      	cmp	r2, r3
 8003bee:	d001      	beq.n	8003bf4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	e0b8      	b.n	8003d66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f003 0302 	and.w	r3, r3, #2
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d020      	beq.n	8003c42 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f003 0304 	and.w	r3, r3, #4
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d005      	beq.n	8003c18 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c0c:	4b59      	ldr	r3, [pc, #356]	; (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	4a58      	ldr	r2, [pc, #352]	; (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003c12:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003c16:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f003 0308 	and.w	r3, r3, #8
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d005      	beq.n	8003c30 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003c24:	4b53      	ldr	r3, [pc, #332]	; (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003c26:	689b      	ldr	r3, [r3, #8]
 8003c28:	4a52      	ldr	r2, [pc, #328]	; (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003c2a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003c2e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c30:	4b50      	ldr	r3, [pc, #320]	; (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	689b      	ldr	r3, [r3, #8]
 8003c3c:	494d      	ldr	r1, [pc, #308]	; (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f003 0301 	and.w	r3, r3, #1
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d044      	beq.n	8003cd8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	685b      	ldr	r3, [r3, #4]
 8003c52:	2b01      	cmp	r3, #1
 8003c54:	d107      	bne.n	8003c66 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c56:	4b47      	ldr	r3, [pc, #284]	; (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d119      	bne.n	8003c96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c62:	2301      	movs	r3, #1
 8003c64:	e07f      	b.n	8003d66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	685b      	ldr	r3, [r3, #4]
 8003c6a:	2b02      	cmp	r3, #2
 8003c6c:	d003      	beq.n	8003c76 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c72:	2b03      	cmp	r3, #3
 8003c74:	d107      	bne.n	8003c86 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c76:	4b3f      	ldr	r3, [pc, #252]	; (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d109      	bne.n	8003c96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c82:	2301      	movs	r3, #1
 8003c84:	e06f      	b.n	8003d66 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c86:	4b3b      	ldr	r3, [pc, #236]	; (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f003 0302 	and.w	r3, r3, #2
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d101      	bne.n	8003c96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c92:	2301      	movs	r3, #1
 8003c94:	e067      	b.n	8003d66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c96:	4b37      	ldr	r3, [pc, #220]	; (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003c98:	689b      	ldr	r3, [r3, #8]
 8003c9a:	f023 0203 	bic.w	r2, r3, #3
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	4934      	ldr	r1, [pc, #208]	; (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ca8:	f7fd f8d6 	bl	8000e58 <HAL_GetTick>
 8003cac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cae:	e00a      	b.n	8003cc6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cb0:	f7fd f8d2 	bl	8000e58 <HAL_GetTick>
 8003cb4:	4602      	mov	r2, r0
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	1ad3      	subs	r3, r2, r3
 8003cba:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d901      	bls.n	8003cc6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003cc2:	2303      	movs	r3, #3
 8003cc4:	e04f      	b.n	8003d66 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cc6:	4b2b      	ldr	r3, [pc, #172]	; (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003cc8:	689b      	ldr	r3, [r3, #8]
 8003cca:	f003 020c 	and.w	r2, r3, #12
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	009b      	lsls	r3, r3, #2
 8003cd4:	429a      	cmp	r2, r3
 8003cd6:	d1eb      	bne.n	8003cb0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003cd8:	4b25      	ldr	r3, [pc, #148]	; (8003d70 <HAL_RCC_ClockConfig+0x1b8>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f003 0307 	and.w	r3, r3, #7
 8003ce0:	683a      	ldr	r2, [r7, #0]
 8003ce2:	429a      	cmp	r2, r3
 8003ce4:	d20c      	bcs.n	8003d00 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ce6:	4b22      	ldr	r3, [pc, #136]	; (8003d70 <HAL_RCC_ClockConfig+0x1b8>)
 8003ce8:	683a      	ldr	r2, [r7, #0]
 8003cea:	b2d2      	uxtb	r2, r2
 8003cec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cee:	4b20      	ldr	r3, [pc, #128]	; (8003d70 <HAL_RCC_ClockConfig+0x1b8>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f003 0307 	and.w	r3, r3, #7
 8003cf6:	683a      	ldr	r2, [r7, #0]
 8003cf8:	429a      	cmp	r2, r3
 8003cfa:	d001      	beq.n	8003d00 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	e032      	b.n	8003d66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f003 0304 	and.w	r3, r3, #4
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d008      	beq.n	8003d1e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d0c:	4b19      	ldr	r3, [pc, #100]	; (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003d0e:	689b      	ldr	r3, [r3, #8]
 8003d10:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	68db      	ldr	r3, [r3, #12]
 8003d18:	4916      	ldr	r1, [pc, #88]	; (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003d1a:	4313      	orrs	r3, r2
 8003d1c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f003 0308 	and.w	r3, r3, #8
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d009      	beq.n	8003d3e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003d2a:	4b12      	ldr	r3, [pc, #72]	; (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003d2c:	689b      	ldr	r3, [r3, #8]
 8003d2e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	691b      	ldr	r3, [r3, #16]
 8003d36:	00db      	lsls	r3, r3, #3
 8003d38:	490e      	ldr	r1, [pc, #56]	; (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003d3a:	4313      	orrs	r3, r2
 8003d3c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003d3e:	f000 f821 	bl	8003d84 <HAL_RCC_GetSysClockFreq>
 8003d42:	4602      	mov	r2, r0
 8003d44:	4b0b      	ldr	r3, [pc, #44]	; (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	091b      	lsrs	r3, r3, #4
 8003d4a:	f003 030f 	and.w	r3, r3, #15
 8003d4e:	490a      	ldr	r1, [pc, #40]	; (8003d78 <HAL_RCC_ClockConfig+0x1c0>)
 8003d50:	5ccb      	ldrb	r3, [r1, r3]
 8003d52:	fa22 f303 	lsr.w	r3, r2, r3
 8003d56:	4a09      	ldr	r2, [pc, #36]	; (8003d7c <HAL_RCC_ClockConfig+0x1c4>)
 8003d58:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003d5a:	4b09      	ldr	r3, [pc, #36]	; (8003d80 <HAL_RCC_ClockConfig+0x1c8>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f7fd f836 	bl	8000dd0 <HAL_InitTick>

  return HAL_OK;
 8003d64:	2300      	movs	r3, #0
}
 8003d66:	4618      	mov	r0, r3
 8003d68:	3710      	adds	r7, #16
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}
 8003d6e:	bf00      	nop
 8003d70:	40023c00 	.word	0x40023c00
 8003d74:	40023800 	.word	0x40023800
 8003d78:	08008d18 	.word	0x08008d18
 8003d7c:	20000000 	.word	0x20000000
 8003d80:	20000004 	.word	0x20000004

08003d84 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d88:	b094      	sub	sp, #80	; 0x50
 8003d8a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	647b      	str	r3, [r7, #68]	; 0x44
 8003d90:	2300      	movs	r3, #0
 8003d92:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003d94:	2300      	movs	r3, #0
 8003d96:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003d98:	2300      	movs	r3, #0
 8003d9a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003d9c:	4b79      	ldr	r3, [pc, #484]	; (8003f84 <HAL_RCC_GetSysClockFreq+0x200>)
 8003d9e:	689b      	ldr	r3, [r3, #8]
 8003da0:	f003 030c 	and.w	r3, r3, #12
 8003da4:	2b08      	cmp	r3, #8
 8003da6:	d00d      	beq.n	8003dc4 <HAL_RCC_GetSysClockFreq+0x40>
 8003da8:	2b08      	cmp	r3, #8
 8003daa:	f200 80e1 	bhi.w	8003f70 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d002      	beq.n	8003db8 <HAL_RCC_GetSysClockFreq+0x34>
 8003db2:	2b04      	cmp	r3, #4
 8003db4:	d003      	beq.n	8003dbe <HAL_RCC_GetSysClockFreq+0x3a>
 8003db6:	e0db      	b.n	8003f70 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003db8:	4b73      	ldr	r3, [pc, #460]	; (8003f88 <HAL_RCC_GetSysClockFreq+0x204>)
 8003dba:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003dbc:	e0db      	b.n	8003f76 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003dbe:	4b73      	ldr	r3, [pc, #460]	; (8003f8c <HAL_RCC_GetSysClockFreq+0x208>)
 8003dc0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003dc2:	e0d8      	b.n	8003f76 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003dc4:	4b6f      	ldr	r3, [pc, #444]	; (8003f84 <HAL_RCC_GetSysClockFreq+0x200>)
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003dcc:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003dce:	4b6d      	ldr	r3, [pc, #436]	; (8003f84 <HAL_RCC_GetSysClockFreq+0x200>)
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d063      	beq.n	8003ea2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003dda:	4b6a      	ldr	r3, [pc, #424]	; (8003f84 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	099b      	lsrs	r3, r3, #6
 8003de0:	2200      	movs	r2, #0
 8003de2:	63bb      	str	r3, [r7, #56]	; 0x38
 8003de4:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003de6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003de8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003dec:	633b      	str	r3, [r7, #48]	; 0x30
 8003dee:	2300      	movs	r3, #0
 8003df0:	637b      	str	r3, [r7, #52]	; 0x34
 8003df2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003df6:	4622      	mov	r2, r4
 8003df8:	462b      	mov	r3, r5
 8003dfa:	f04f 0000 	mov.w	r0, #0
 8003dfe:	f04f 0100 	mov.w	r1, #0
 8003e02:	0159      	lsls	r1, r3, #5
 8003e04:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003e08:	0150      	lsls	r0, r2, #5
 8003e0a:	4602      	mov	r2, r0
 8003e0c:	460b      	mov	r3, r1
 8003e0e:	4621      	mov	r1, r4
 8003e10:	1a51      	subs	r1, r2, r1
 8003e12:	6139      	str	r1, [r7, #16]
 8003e14:	4629      	mov	r1, r5
 8003e16:	eb63 0301 	sbc.w	r3, r3, r1
 8003e1a:	617b      	str	r3, [r7, #20]
 8003e1c:	f04f 0200 	mov.w	r2, #0
 8003e20:	f04f 0300 	mov.w	r3, #0
 8003e24:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003e28:	4659      	mov	r1, fp
 8003e2a:	018b      	lsls	r3, r1, #6
 8003e2c:	4651      	mov	r1, sl
 8003e2e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003e32:	4651      	mov	r1, sl
 8003e34:	018a      	lsls	r2, r1, #6
 8003e36:	4651      	mov	r1, sl
 8003e38:	ebb2 0801 	subs.w	r8, r2, r1
 8003e3c:	4659      	mov	r1, fp
 8003e3e:	eb63 0901 	sbc.w	r9, r3, r1
 8003e42:	f04f 0200 	mov.w	r2, #0
 8003e46:	f04f 0300 	mov.w	r3, #0
 8003e4a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003e4e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003e52:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003e56:	4690      	mov	r8, r2
 8003e58:	4699      	mov	r9, r3
 8003e5a:	4623      	mov	r3, r4
 8003e5c:	eb18 0303 	adds.w	r3, r8, r3
 8003e60:	60bb      	str	r3, [r7, #8]
 8003e62:	462b      	mov	r3, r5
 8003e64:	eb49 0303 	adc.w	r3, r9, r3
 8003e68:	60fb      	str	r3, [r7, #12]
 8003e6a:	f04f 0200 	mov.w	r2, #0
 8003e6e:	f04f 0300 	mov.w	r3, #0
 8003e72:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003e76:	4629      	mov	r1, r5
 8003e78:	024b      	lsls	r3, r1, #9
 8003e7a:	4621      	mov	r1, r4
 8003e7c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003e80:	4621      	mov	r1, r4
 8003e82:	024a      	lsls	r2, r1, #9
 8003e84:	4610      	mov	r0, r2
 8003e86:	4619      	mov	r1, r3
 8003e88:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	62bb      	str	r3, [r7, #40]	; 0x28
 8003e8e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003e90:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003e94:	f7fc f9f4 	bl	8000280 <__aeabi_uldivmod>
 8003e98:	4602      	mov	r2, r0
 8003e9a:	460b      	mov	r3, r1
 8003e9c:	4613      	mov	r3, r2
 8003e9e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003ea0:	e058      	b.n	8003f54 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ea2:	4b38      	ldr	r3, [pc, #224]	; (8003f84 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	099b      	lsrs	r3, r3, #6
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	4618      	mov	r0, r3
 8003eac:	4611      	mov	r1, r2
 8003eae:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003eb2:	623b      	str	r3, [r7, #32]
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	627b      	str	r3, [r7, #36]	; 0x24
 8003eb8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003ebc:	4642      	mov	r2, r8
 8003ebe:	464b      	mov	r3, r9
 8003ec0:	f04f 0000 	mov.w	r0, #0
 8003ec4:	f04f 0100 	mov.w	r1, #0
 8003ec8:	0159      	lsls	r1, r3, #5
 8003eca:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ece:	0150      	lsls	r0, r2, #5
 8003ed0:	4602      	mov	r2, r0
 8003ed2:	460b      	mov	r3, r1
 8003ed4:	4641      	mov	r1, r8
 8003ed6:	ebb2 0a01 	subs.w	sl, r2, r1
 8003eda:	4649      	mov	r1, r9
 8003edc:	eb63 0b01 	sbc.w	fp, r3, r1
 8003ee0:	f04f 0200 	mov.w	r2, #0
 8003ee4:	f04f 0300 	mov.w	r3, #0
 8003ee8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003eec:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003ef0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003ef4:	ebb2 040a 	subs.w	r4, r2, sl
 8003ef8:	eb63 050b 	sbc.w	r5, r3, fp
 8003efc:	f04f 0200 	mov.w	r2, #0
 8003f00:	f04f 0300 	mov.w	r3, #0
 8003f04:	00eb      	lsls	r3, r5, #3
 8003f06:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003f0a:	00e2      	lsls	r2, r4, #3
 8003f0c:	4614      	mov	r4, r2
 8003f0e:	461d      	mov	r5, r3
 8003f10:	4643      	mov	r3, r8
 8003f12:	18e3      	adds	r3, r4, r3
 8003f14:	603b      	str	r3, [r7, #0]
 8003f16:	464b      	mov	r3, r9
 8003f18:	eb45 0303 	adc.w	r3, r5, r3
 8003f1c:	607b      	str	r3, [r7, #4]
 8003f1e:	f04f 0200 	mov.w	r2, #0
 8003f22:	f04f 0300 	mov.w	r3, #0
 8003f26:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003f2a:	4629      	mov	r1, r5
 8003f2c:	028b      	lsls	r3, r1, #10
 8003f2e:	4621      	mov	r1, r4
 8003f30:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003f34:	4621      	mov	r1, r4
 8003f36:	028a      	lsls	r2, r1, #10
 8003f38:	4610      	mov	r0, r2
 8003f3a:	4619      	mov	r1, r3
 8003f3c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003f3e:	2200      	movs	r2, #0
 8003f40:	61bb      	str	r3, [r7, #24]
 8003f42:	61fa      	str	r2, [r7, #28]
 8003f44:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003f48:	f7fc f99a 	bl	8000280 <__aeabi_uldivmod>
 8003f4c:	4602      	mov	r2, r0
 8003f4e:	460b      	mov	r3, r1
 8003f50:	4613      	mov	r3, r2
 8003f52:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003f54:	4b0b      	ldr	r3, [pc, #44]	; (8003f84 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	0c1b      	lsrs	r3, r3, #16
 8003f5a:	f003 0303 	and.w	r3, r3, #3
 8003f5e:	3301      	adds	r3, #1
 8003f60:	005b      	lsls	r3, r3, #1
 8003f62:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003f64:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003f66:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f68:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f6c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003f6e:	e002      	b.n	8003f76 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003f70:	4b05      	ldr	r3, [pc, #20]	; (8003f88 <HAL_RCC_GetSysClockFreq+0x204>)
 8003f72:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003f74:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003f76:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003f78:	4618      	mov	r0, r3
 8003f7a:	3750      	adds	r7, #80	; 0x50
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f82:	bf00      	nop
 8003f84:	40023800 	.word	0x40023800
 8003f88:	00f42400 	.word	0x00f42400
 8003f8c:	007a1200 	.word	0x007a1200

08003f90 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f90:	b480      	push	{r7}
 8003f92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f94:	4b03      	ldr	r3, [pc, #12]	; (8003fa4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003f96:	681b      	ldr	r3, [r3, #0]
}
 8003f98:	4618      	mov	r0, r3
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa0:	4770      	bx	lr
 8003fa2:	bf00      	nop
 8003fa4:	20000000 	.word	0x20000000

08003fa8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003fa8:	b084      	sub	sp, #16
 8003faa:	b580      	push	{r7, lr}
 8003fac:	b084      	sub	sp, #16
 8003fae:	af00      	add	r7, sp, #0
 8003fb0:	6078      	str	r0, [r7, #4]
 8003fb2:	f107 001c 	add.w	r0, r7, #28
 8003fb6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003fba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fbc:	2b01      	cmp	r3, #1
 8003fbe:	d122      	bne.n	8004006 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fc4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	68db      	ldr	r3, [r3, #12]
 8003fd0:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8003fd4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003fd8:	687a      	ldr	r2, [r7, #4]
 8003fda:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	68db      	ldr	r3, [r3, #12]
 8003fe0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8003fe8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003fea:	2b01      	cmp	r3, #1
 8003fec:	d105      	bne.n	8003ffa <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	68db      	ldr	r3, [r3, #12]
 8003ff2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003ffa:	6878      	ldr	r0, [r7, #4]
 8003ffc:	f001 fbee 	bl	80057dc <USB_CoreReset>
 8004000:	4603      	mov	r3, r0
 8004002:	73fb      	strb	r3, [r7, #15]
 8004004:	e01a      	b.n	800403c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	68db      	ldr	r3, [r3, #12]
 800400a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	f001 fbe2 	bl	80057dc <USB_CoreReset>
 8004018:	4603      	mov	r3, r0
 800401a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800401c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800401e:	2b00      	cmp	r3, #0
 8004020:	d106      	bne.n	8004030 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004026:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	639a      	str	r2, [r3, #56]	; 0x38
 800402e:	e005      	b.n	800403c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004034:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800403c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800403e:	2b01      	cmp	r3, #1
 8004040:	d10b      	bne.n	800405a <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	f043 0206 	orr.w	r2, r3, #6
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	689b      	ldr	r3, [r3, #8]
 8004052:	f043 0220 	orr.w	r2, r3, #32
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800405a:	7bfb      	ldrb	r3, [r7, #15]
}
 800405c:	4618      	mov	r0, r3
 800405e:	3710      	adds	r7, #16
 8004060:	46bd      	mov	sp, r7
 8004062:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004066:	b004      	add	sp, #16
 8004068:	4770      	bx	lr
	...

0800406c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800406c:	b480      	push	{r7}
 800406e:	b087      	sub	sp, #28
 8004070:	af00      	add	r7, sp, #0
 8004072:	60f8      	str	r0, [r7, #12]
 8004074:	60b9      	str	r1, [r7, #8]
 8004076:	4613      	mov	r3, r2
 8004078:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800407a:	79fb      	ldrb	r3, [r7, #7]
 800407c:	2b02      	cmp	r3, #2
 800407e:	d165      	bne.n	800414c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	4a41      	ldr	r2, [pc, #260]	; (8004188 <USB_SetTurnaroundTime+0x11c>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d906      	bls.n	8004096 <USB_SetTurnaroundTime+0x2a>
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	4a40      	ldr	r2, [pc, #256]	; (800418c <USB_SetTurnaroundTime+0x120>)
 800408c:	4293      	cmp	r3, r2
 800408e:	d202      	bcs.n	8004096 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8004090:	230f      	movs	r3, #15
 8004092:	617b      	str	r3, [r7, #20]
 8004094:	e062      	b.n	800415c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8004096:	68bb      	ldr	r3, [r7, #8]
 8004098:	4a3c      	ldr	r2, [pc, #240]	; (800418c <USB_SetTurnaroundTime+0x120>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d306      	bcc.n	80040ac <USB_SetTurnaroundTime+0x40>
 800409e:	68bb      	ldr	r3, [r7, #8]
 80040a0:	4a3b      	ldr	r2, [pc, #236]	; (8004190 <USB_SetTurnaroundTime+0x124>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d202      	bcs.n	80040ac <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80040a6:	230e      	movs	r3, #14
 80040a8:	617b      	str	r3, [r7, #20]
 80040aa:	e057      	b.n	800415c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80040ac:	68bb      	ldr	r3, [r7, #8]
 80040ae:	4a38      	ldr	r2, [pc, #224]	; (8004190 <USB_SetTurnaroundTime+0x124>)
 80040b0:	4293      	cmp	r3, r2
 80040b2:	d306      	bcc.n	80040c2 <USB_SetTurnaroundTime+0x56>
 80040b4:	68bb      	ldr	r3, [r7, #8]
 80040b6:	4a37      	ldr	r2, [pc, #220]	; (8004194 <USB_SetTurnaroundTime+0x128>)
 80040b8:	4293      	cmp	r3, r2
 80040ba:	d202      	bcs.n	80040c2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80040bc:	230d      	movs	r3, #13
 80040be:	617b      	str	r3, [r7, #20]
 80040c0:	e04c      	b.n	800415c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80040c2:	68bb      	ldr	r3, [r7, #8]
 80040c4:	4a33      	ldr	r2, [pc, #204]	; (8004194 <USB_SetTurnaroundTime+0x128>)
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d306      	bcc.n	80040d8 <USB_SetTurnaroundTime+0x6c>
 80040ca:	68bb      	ldr	r3, [r7, #8]
 80040cc:	4a32      	ldr	r2, [pc, #200]	; (8004198 <USB_SetTurnaroundTime+0x12c>)
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d802      	bhi.n	80040d8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80040d2:	230c      	movs	r3, #12
 80040d4:	617b      	str	r3, [r7, #20]
 80040d6:	e041      	b.n	800415c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	4a2f      	ldr	r2, [pc, #188]	; (8004198 <USB_SetTurnaroundTime+0x12c>)
 80040dc:	4293      	cmp	r3, r2
 80040de:	d906      	bls.n	80040ee <USB_SetTurnaroundTime+0x82>
 80040e0:	68bb      	ldr	r3, [r7, #8]
 80040e2:	4a2e      	ldr	r2, [pc, #184]	; (800419c <USB_SetTurnaroundTime+0x130>)
 80040e4:	4293      	cmp	r3, r2
 80040e6:	d802      	bhi.n	80040ee <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80040e8:	230b      	movs	r3, #11
 80040ea:	617b      	str	r3, [r7, #20]
 80040ec:	e036      	b.n	800415c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80040ee:	68bb      	ldr	r3, [r7, #8]
 80040f0:	4a2a      	ldr	r2, [pc, #168]	; (800419c <USB_SetTurnaroundTime+0x130>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d906      	bls.n	8004104 <USB_SetTurnaroundTime+0x98>
 80040f6:	68bb      	ldr	r3, [r7, #8]
 80040f8:	4a29      	ldr	r2, [pc, #164]	; (80041a0 <USB_SetTurnaroundTime+0x134>)
 80040fa:	4293      	cmp	r3, r2
 80040fc:	d802      	bhi.n	8004104 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80040fe:	230a      	movs	r3, #10
 8004100:	617b      	str	r3, [r7, #20]
 8004102:	e02b      	b.n	800415c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8004104:	68bb      	ldr	r3, [r7, #8]
 8004106:	4a26      	ldr	r2, [pc, #152]	; (80041a0 <USB_SetTurnaroundTime+0x134>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d906      	bls.n	800411a <USB_SetTurnaroundTime+0xae>
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	4a25      	ldr	r2, [pc, #148]	; (80041a4 <USB_SetTurnaroundTime+0x138>)
 8004110:	4293      	cmp	r3, r2
 8004112:	d202      	bcs.n	800411a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8004114:	2309      	movs	r3, #9
 8004116:	617b      	str	r3, [r7, #20]
 8004118:	e020      	b.n	800415c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800411a:	68bb      	ldr	r3, [r7, #8]
 800411c:	4a21      	ldr	r2, [pc, #132]	; (80041a4 <USB_SetTurnaroundTime+0x138>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d306      	bcc.n	8004130 <USB_SetTurnaroundTime+0xc4>
 8004122:	68bb      	ldr	r3, [r7, #8]
 8004124:	4a20      	ldr	r2, [pc, #128]	; (80041a8 <USB_SetTurnaroundTime+0x13c>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d802      	bhi.n	8004130 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800412a:	2308      	movs	r3, #8
 800412c:	617b      	str	r3, [r7, #20]
 800412e:	e015      	b.n	800415c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8004130:	68bb      	ldr	r3, [r7, #8]
 8004132:	4a1d      	ldr	r2, [pc, #116]	; (80041a8 <USB_SetTurnaroundTime+0x13c>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d906      	bls.n	8004146 <USB_SetTurnaroundTime+0xda>
 8004138:	68bb      	ldr	r3, [r7, #8]
 800413a:	4a1c      	ldr	r2, [pc, #112]	; (80041ac <USB_SetTurnaroundTime+0x140>)
 800413c:	4293      	cmp	r3, r2
 800413e:	d202      	bcs.n	8004146 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8004140:	2307      	movs	r3, #7
 8004142:	617b      	str	r3, [r7, #20]
 8004144:	e00a      	b.n	800415c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8004146:	2306      	movs	r3, #6
 8004148:	617b      	str	r3, [r7, #20]
 800414a:	e007      	b.n	800415c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800414c:	79fb      	ldrb	r3, [r7, #7]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d102      	bne.n	8004158 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8004152:	2309      	movs	r3, #9
 8004154:	617b      	str	r3, [r7, #20]
 8004156:	e001      	b.n	800415c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8004158:	2309      	movs	r3, #9
 800415a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	68db      	ldr	r3, [r3, #12]
 8004160:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	68da      	ldr	r2, [r3, #12]
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	029b      	lsls	r3, r3, #10
 8004170:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8004174:	431a      	orrs	r2, r3
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800417a:	2300      	movs	r3, #0
}
 800417c:	4618      	mov	r0, r3
 800417e:	371c      	adds	r7, #28
 8004180:	46bd      	mov	sp, r7
 8004182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004186:	4770      	bx	lr
 8004188:	00d8acbf 	.word	0x00d8acbf
 800418c:	00e4e1c0 	.word	0x00e4e1c0
 8004190:	00f42400 	.word	0x00f42400
 8004194:	01067380 	.word	0x01067380
 8004198:	011a499f 	.word	0x011a499f
 800419c:	01312cff 	.word	0x01312cff
 80041a0:	014ca43f 	.word	0x014ca43f
 80041a4:	016e3600 	.word	0x016e3600
 80041a8:	01a6ab1f 	.word	0x01a6ab1f
 80041ac:	01e84800 	.word	0x01e84800

080041b0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80041b0:	b480      	push	{r7}
 80041b2:	b083      	sub	sp, #12
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	689b      	ldr	r3, [r3, #8]
 80041bc:	f043 0201 	orr.w	r2, r3, #1
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80041c4:	2300      	movs	r3, #0
}
 80041c6:	4618      	mov	r0, r3
 80041c8:	370c      	adds	r7, #12
 80041ca:	46bd      	mov	sp, r7
 80041cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d0:	4770      	bx	lr

080041d2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80041d2:	b480      	push	{r7}
 80041d4:	b083      	sub	sp, #12
 80041d6:	af00      	add	r7, sp, #0
 80041d8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	689b      	ldr	r3, [r3, #8]
 80041de:	f023 0201 	bic.w	r2, r3, #1
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80041e6:	2300      	movs	r3, #0
}
 80041e8:	4618      	mov	r0, r3
 80041ea:	370c      	adds	r7, #12
 80041ec:	46bd      	mov	sp, r7
 80041ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f2:	4770      	bx	lr

080041f4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b084      	sub	sp, #16
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
 80041fc:	460b      	mov	r3, r1
 80041fe:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004200:	2300      	movs	r3, #0
 8004202:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	68db      	ldr	r3, [r3, #12]
 8004208:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004210:	78fb      	ldrb	r3, [r7, #3]
 8004212:	2b01      	cmp	r3, #1
 8004214:	d115      	bne.n	8004242 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	68db      	ldr	r3, [r3, #12]
 800421a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004222:	2001      	movs	r0, #1
 8004224:	f7fc fe24 	bl	8000e70 <HAL_Delay>
      ms++;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	3301      	adds	r3, #1
 800422c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800422e:	6878      	ldr	r0, [r7, #4]
 8004230:	f001 fa45 	bl	80056be <USB_GetMode>
 8004234:	4603      	mov	r3, r0
 8004236:	2b01      	cmp	r3, #1
 8004238:	d01e      	beq.n	8004278 <USB_SetCurrentMode+0x84>
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	2b31      	cmp	r3, #49	; 0x31
 800423e:	d9f0      	bls.n	8004222 <USB_SetCurrentMode+0x2e>
 8004240:	e01a      	b.n	8004278 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004242:	78fb      	ldrb	r3, [r7, #3]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d115      	bne.n	8004274 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	68db      	ldr	r3, [r3, #12]
 800424c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004254:	2001      	movs	r0, #1
 8004256:	f7fc fe0b 	bl	8000e70 <HAL_Delay>
      ms++;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	3301      	adds	r3, #1
 800425e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8004260:	6878      	ldr	r0, [r7, #4]
 8004262:	f001 fa2c 	bl	80056be <USB_GetMode>
 8004266:	4603      	mov	r3, r0
 8004268:	2b00      	cmp	r3, #0
 800426a:	d005      	beq.n	8004278 <USB_SetCurrentMode+0x84>
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	2b31      	cmp	r3, #49	; 0x31
 8004270:	d9f0      	bls.n	8004254 <USB_SetCurrentMode+0x60>
 8004272:	e001      	b.n	8004278 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004274:	2301      	movs	r3, #1
 8004276:	e005      	b.n	8004284 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	2b32      	cmp	r3, #50	; 0x32
 800427c:	d101      	bne.n	8004282 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800427e:	2301      	movs	r3, #1
 8004280:	e000      	b.n	8004284 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004282:	2300      	movs	r3, #0
}
 8004284:	4618      	mov	r0, r3
 8004286:	3710      	adds	r7, #16
 8004288:	46bd      	mov	sp, r7
 800428a:	bd80      	pop	{r7, pc}

0800428c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800428c:	b084      	sub	sp, #16
 800428e:	b580      	push	{r7, lr}
 8004290:	b086      	sub	sp, #24
 8004292:	af00      	add	r7, sp, #0
 8004294:	6078      	str	r0, [r7, #4]
 8004296:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800429a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800429e:	2300      	movs	r3, #0
 80042a0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80042a6:	2300      	movs	r3, #0
 80042a8:	613b      	str	r3, [r7, #16]
 80042aa:	e009      	b.n	80042c0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80042ac:	687a      	ldr	r2, [r7, #4]
 80042ae:	693b      	ldr	r3, [r7, #16]
 80042b0:	3340      	adds	r3, #64	; 0x40
 80042b2:	009b      	lsls	r3, r3, #2
 80042b4:	4413      	add	r3, r2
 80042b6:	2200      	movs	r2, #0
 80042b8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80042ba:	693b      	ldr	r3, [r7, #16]
 80042bc:	3301      	adds	r3, #1
 80042be:	613b      	str	r3, [r7, #16]
 80042c0:	693b      	ldr	r3, [r7, #16]
 80042c2:	2b0e      	cmp	r3, #14
 80042c4:	d9f2      	bls.n	80042ac <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80042c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d11c      	bne.n	8004306 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	68fa      	ldr	r2, [r7, #12]
 80042d6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80042da:	f043 0302 	orr.w	r3, r3, #2
 80042de:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042e4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042f0:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042fc:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	639a      	str	r2, [r3, #56]	; 0x38
 8004304:	e00b      	b.n	800431e <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800430a:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004316:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004324:	461a      	mov	r2, r3
 8004326:	2300      	movs	r3, #0
 8004328:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004330:	4619      	mov	r1, r3
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004338:	461a      	mov	r2, r3
 800433a:	680b      	ldr	r3, [r1, #0]
 800433c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800433e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004340:	2b01      	cmp	r3, #1
 8004342:	d10c      	bne.n	800435e <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004344:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004346:	2b00      	cmp	r3, #0
 8004348:	d104      	bne.n	8004354 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800434a:	2100      	movs	r1, #0
 800434c:	6878      	ldr	r0, [r7, #4]
 800434e:	f000 f965 	bl	800461c <USB_SetDevSpeed>
 8004352:	e008      	b.n	8004366 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004354:	2101      	movs	r1, #1
 8004356:	6878      	ldr	r0, [r7, #4]
 8004358:	f000 f960 	bl	800461c <USB_SetDevSpeed>
 800435c:	e003      	b.n	8004366 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800435e:	2103      	movs	r1, #3
 8004360:	6878      	ldr	r0, [r7, #4]
 8004362:	f000 f95b 	bl	800461c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004366:	2110      	movs	r1, #16
 8004368:	6878      	ldr	r0, [r7, #4]
 800436a:	f000 f8f3 	bl	8004554 <USB_FlushTxFifo>
 800436e:	4603      	mov	r3, r0
 8004370:	2b00      	cmp	r3, #0
 8004372:	d001      	beq.n	8004378 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8004374:	2301      	movs	r3, #1
 8004376:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004378:	6878      	ldr	r0, [r7, #4]
 800437a:	f000 f91f 	bl	80045bc <USB_FlushRxFifo>
 800437e:	4603      	mov	r3, r0
 8004380:	2b00      	cmp	r3, #0
 8004382:	d001      	beq.n	8004388 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8004384:	2301      	movs	r3, #1
 8004386:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800438e:	461a      	mov	r2, r3
 8004390:	2300      	movs	r3, #0
 8004392:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800439a:	461a      	mov	r2, r3
 800439c:	2300      	movs	r3, #0
 800439e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80043a6:	461a      	mov	r2, r3
 80043a8:	2300      	movs	r3, #0
 80043aa:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80043ac:	2300      	movs	r3, #0
 80043ae:	613b      	str	r3, [r7, #16]
 80043b0:	e043      	b.n	800443a <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80043b2:	693b      	ldr	r3, [r7, #16]
 80043b4:	015a      	lsls	r2, r3, #5
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	4413      	add	r3, r2
 80043ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80043c4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80043c8:	d118      	bne.n	80043fc <USB_DevInit+0x170>
    {
      if (i == 0U)
 80043ca:	693b      	ldr	r3, [r7, #16]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d10a      	bne.n	80043e6 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80043d0:	693b      	ldr	r3, [r7, #16]
 80043d2:	015a      	lsls	r2, r3, #5
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	4413      	add	r3, r2
 80043d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80043dc:	461a      	mov	r2, r3
 80043de:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80043e2:	6013      	str	r3, [r2, #0]
 80043e4:	e013      	b.n	800440e <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	015a      	lsls	r2, r3, #5
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	4413      	add	r3, r2
 80043ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80043f2:	461a      	mov	r2, r3
 80043f4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80043f8:	6013      	str	r3, [r2, #0]
 80043fa:	e008      	b.n	800440e <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80043fc:	693b      	ldr	r3, [r7, #16]
 80043fe:	015a      	lsls	r2, r3, #5
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	4413      	add	r3, r2
 8004404:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004408:	461a      	mov	r2, r3
 800440a:	2300      	movs	r3, #0
 800440c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800440e:	693b      	ldr	r3, [r7, #16]
 8004410:	015a      	lsls	r2, r3, #5
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	4413      	add	r3, r2
 8004416:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800441a:	461a      	mov	r2, r3
 800441c:	2300      	movs	r3, #0
 800441e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004420:	693b      	ldr	r3, [r7, #16]
 8004422:	015a      	lsls	r2, r3, #5
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	4413      	add	r3, r2
 8004428:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800442c:	461a      	mov	r2, r3
 800442e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004432:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004434:	693b      	ldr	r3, [r7, #16]
 8004436:	3301      	adds	r3, #1
 8004438:	613b      	str	r3, [r7, #16]
 800443a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800443c:	693a      	ldr	r2, [r7, #16]
 800443e:	429a      	cmp	r2, r3
 8004440:	d3b7      	bcc.n	80043b2 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004442:	2300      	movs	r3, #0
 8004444:	613b      	str	r3, [r7, #16]
 8004446:	e043      	b.n	80044d0 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004448:	693b      	ldr	r3, [r7, #16]
 800444a:	015a      	lsls	r2, r3, #5
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	4413      	add	r3, r2
 8004450:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800445a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800445e:	d118      	bne.n	8004492 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8004460:	693b      	ldr	r3, [r7, #16]
 8004462:	2b00      	cmp	r3, #0
 8004464:	d10a      	bne.n	800447c <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	015a      	lsls	r2, r3, #5
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	4413      	add	r3, r2
 800446e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004472:	461a      	mov	r2, r3
 8004474:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004478:	6013      	str	r3, [r2, #0]
 800447a:	e013      	b.n	80044a4 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800447c:	693b      	ldr	r3, [r7, #16]
 800447e:	015a      	lsls	r2, r3, #5
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	4413      	add	r3, r2
 8004484:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004488:	461a      	mov	r2, r3
 800448a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800448e:	6013      	str	r3, [r2, #0]
 8004490:	e008      	b.n	80044a4 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004492:	693b      	ldr	r3, [r7, #16]
 8004494:	015a      	lsls	r2, r3, #5
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	4413      	add	r3, r2
 800449a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800449e:	461a      	mov	r2, r3
 80044a0:	2300      	movs	r3, #0
 80044a2:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80044a4:	693b      	ldr	r3, [r7, #16]
 80044a6:	015a      	lsls	r2, r3, #5
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	4413      	add	r3, r2
 80044ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80044b0:	461a      	mov	r2, r3
 80044b2:	2300      	movs	r3, #0
 80044b4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80044b6:	693b      	ldr	r3, [r7, #16]
 80044b8:	015a      	lsls	r2, r3, #5
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	4413      	add	r3, r2
 80044be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80044c2:	461a      	mov	r2, r3
 80044c4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80044c8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80044ca:	693b      	ldr	r3, [r7, #16]
 80044cc:	3301      	adds	r3, #1
 80044ce:	613b      	str	r3, [r7, #16]
 80044d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044d2:	693a      	ldr	r2, [r7, #16]
 80044d4:	429a      	cmp	r2, r3
 80044d6:	d3b7      	bcc.n	8004448 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80044de:	691b      	ldr	r3, [r3, #16]
 80044e0:	68fa      	ldr	r2, [r7, #12]
 80044e2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80044e6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80044ea:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2200      	movs	r2, #0
 80044f0:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80044f8:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80044fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d105      	bne.n	800450c <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	699b      	ldr	r3, [r3, #24]
 8004504:	f043 0210 	orr.w	r2, r3, #16
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	699a      	ldr	r2, [r3, #24]
 8004510:	4b0f      	ldr	r3, [pc, #60]	; (8004550 <USB_DevInit+0x2c4>)
 8004512:	4313      	orrs	r3, r2
 8004514:	687a      	ldr	r2, [r7, #4]
 8004516:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004518:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800451a:	2b00      	cmp	r3, #0
 800451c:	d005      	beq.n	800452a <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	699b      	ldr	r3, [r3, #24]
 8004522:	f043 0208 	orr.w	r2, r3, #8
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800452a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800452c:	2b01      	cmp	r3, #1
 800452e:	d107      	bne.n	8004540 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	699b      	ldr	r3, [r3, #24]
 8004534:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004538:	f043 0304 	orr.w	r3, r3, #4
 800453c:	687a      	ldr	r2, [r7, #4]
 800453e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004540:	7dfb      	ldrb	r3, [r7, #23]
}
 8004542:	4618      	mov	r0, r3
 8004544:	3718      	adds	r7, #24
 8004546:	46bd      	mov	sp, r7
 8004548:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800454c:	b004      	add	sp, #16
 800454e:	4770      	bx	lr
 8004550:	803c3800 	.word	0x803c3800

08004554 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004554:	b480      	push	{r7}
 8004556:	b085      	sub	sp, #20
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
 800455c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800455e:	2300      	movs	r3, #0
 8004560:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	3301      	adds	r3, #1
 8004566:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	4a13      	ldr	r2, [pc, #76]	; (80045b8 <USB_FlushTxFifo+0x64>)
 800456c:	4293      	cmp	r3, r2
 800456e:	d901      	bls.n	8004574 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004570:	2303      	movs	r3, #3
 8004572:	e01b      	b.n	80045ac <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	691b      	ldr	r3, [r3, #16]
 8004578:	2b00      	cmp	r3, #0
 800457a:	daf2      	bge.n	8004562 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800457c:	2300      	movs	r3, #0
 800457e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	019b      	lsls	r3, r3, #6
 8004584:	f043 0220 	orr.w	r2, r3, #32
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	3301      	adds	r3, #1
 8004590:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	4a08      	ldr	r2, [pc, #32]	; (80045b8 <USB_FlushTxFifo+0x64>)
 8004596:	4293      	cmp	r3, r2
 8004598:	d901      	bls.n	800459e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800459a:	2303      	movs	r3, #3
 800459c:	e006      	b.n	80045ac <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	691b      	ldr	r3, [r3, #16]
 80045a2:	f003 0320 	and.w	r3, r3, #32
 80045a6:	2b20      	cmp	r3, #32
 80045a8:	d0f0      	beq.n	800458c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80045aa:	2300      	movs	r3, #0
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	3714      	adds	r7, #20
 80045b0:	46bd      	mov	sp, r7
 80045b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b6:	4770      	bx	lr
 80045b8:	00030d40 	.word	0x00030d40

080045bc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80045bc:	b480      	push	{r7}
 80045be:	b085      	sub	sp, #20
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80045c4:	2300      	movs	r3, #0
 80045c6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	3301      	adds	r3, #1
 80045cc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	4a11      	ldr	r2, [pc, #68]	; (8004618 <USB_FlushRxFifo+0x5c>)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d901      	bls.n	80045da <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80045d6:	2303      	movs	r3, #3
 80045d8:	e018      	b.n	800460c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	691b      	ldr	r3, [r3, #16]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	daf2      	bge.n	80045c8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80045e2:	2300      	movs	r3, #0
 80045e4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2210      	movs	r2, #16
 80045ea:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	3301      	adds	r3, #1
 80045f0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	4a08      	ldr	r2, [pc, #32]	; (8004618 <USB_FlushRxFifo+0x5c>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d901      	bls.n	80045fe <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80045fa:	2303      	movs	r3, #3
 80045fc:	e006      	b.n	800460c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	691b      	ldr	r3, [r3, #16]
 8004602:	f003 0310 	and.w	r3, r3, #16
 8004606:	2b10      	cmp	r3, #16
 8004608:	d0f0      	beq.n	80045ec <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800460a:	2300      	movs	r3, #0
}
 800460c:	4618      	mov	r0, r3
 800460e:	3714      	adds	r7, #20
 8004610:	46bd      	mov	sp, r7
 8004612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004616:	4770      	bx	lr
 8004618:	00030d40 	.word	0x00030d40

0800461c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800461c:	b480      	push	{r7}
 800461e:	b085      	sub	sp, #20
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
 8004624:	460b      	mov	r3, r1
 8004626:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004632:	681a      	ldr	r2, [r3, #0]
 8004634:	78fb      	ldrb	r3, [r7, #3]
 8004636:	68f9      	ldr	r1, [r7, #12]
 8004638:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800463c:	4313      	orrs	r3, r2
 800463e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004640:	2300      	movs	r3, #0
}
 8004642:	4618      	mov	r0, r3
 8004644:	3714      	adds	r7, #20
 8004646:	46bd      	mov	sp, r7
 8004648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464c:	4770      	bx	lr

0800464e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800464e:	b480      	push	{r7}
 8004650:	b087      	sub	sp, #28
 8004652:	af00      	add	r7, sp, #0
 8004654:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800465a:	693b      	ldr	r3, [r7, #16]
 800465c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004660:	689b      	ldr	r3, [r3, #8]
 8004662:	f003 0306 	and.w	r3, r3, #6
 8004666:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d102      	bne.n	8004674 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800466e:	2300      	movs	r3, #0
 8004670:	75fb      	strb	r3, [r7, #23]
 8004672:	e00a      	b.n	800468a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	2b02      	cmp	r3, #2
 8004678:	d002      	beq.n	8004680 <USB_GetDevSpeed+0x32>
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	2b06      	cmp	r3, #6
 800467e:	d102      	bne.n	8004686 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8004680:	2302      	movs	r3, #2
 8004682:	75fb      	strb	r3, [r7, #23]
 8004684:	e001      	b.n	800468a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8004686:	230f      	movs	r3, #15
 8004688:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800468a:	7dfb      	ldrb	r3, [r7, #23]
}
 800468c:	4618      	mov	r0, r3
 800468e:	371c      	adds	r7, #28
 8004690:	46bd      	mov	sp, r7
 8004692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004696:	4770      	bx	lr

08004698 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004698:	b480      	push	{r7}
 800469a:	b085      	sub	sp, #20
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
 80046a0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	781b      	ldrb	r3, [r3, #0]
 80046aa:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	785b      	ldrb	r3, [r3, #1]
 80046b0:	2b01      	cmp	r3, #1
 80046b2:	d13a      	bne.n	800472a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80046ba:	69da      	ldr	r2, [r3, #28]
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	781b      	ldrb	r3, [r3, #0]
 80046c0:	f003 030f 	and.w	r3, r3, #15
 80046c4:	2101      	movs	r1, #1
 80046c6:	fa01 f303 	lsl.w	r3, r1, r3
 80046ca:	b29b      	uxth	r3, r3
 80046cc:	68f9      	ldr	r1, [r7, #12]
 80046ce:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80046d2:	4313      	orrs	r3, r2
 80046d4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80046d6:	68bb      	ldr	r3, [r7, #8]
 80046d8:	015a      	lsls	r2, r3, #5
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	4413      	add	r3, r2
 80046de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d155      	bne.n	8004798 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80046ec:	68bb      	ldr	r3, [r7, #8]
 80046ee:	015a      	lsls	r2, r3, #5
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	4413      	add	r3, r2
 80046f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80046f8:	681a      	ldr	r2, [r3, #0]
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	68db      	ldr	r3, [r3, #12]
 80046fe:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004702:	683b      	ldr	r3, [r7, #0]
 8004704:	791b      	ldrb	r3, [r3, #4]
 8004706:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004708:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800470a:	68bb      	ldr	r3, [r7, #8]
 800470c:	059b      	lsls	r3, r3, #22
 800470e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004710:	4313      	orrs	r3, r2
 8004712:	68ba      	ldr	r2, [r7, #8]
 8004714:	0151      	lsls	r1, r2, #5
 8004716:	68fa      	ldr	r2, [r7, #12]
 8004718:	440a      	add	r2, r1
 800471a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800471e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004722:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004726:	6013      	str	r3, [r2, #0]
 8004728:	e036      	b.n	8004798 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004730:	69da      	ldr	r2, [r3, #28]
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	781b      	ldrb	r3, [r3, #0]
 8004736:	f003 030f 	and.w	r3, r3, #15
 800473a:	2101      	movs	r1, #1
 800473c:	fa01 f303 	lsl.w	r3, r1, r3
 8004740:	041b      	lsls	r3, r3, #16
 8004742:	68f9      	ldr	r1, [r7, #12]
 8004744:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004748:	4313      	orrs	r3, r2
 800474a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800474c:	68bb      	ldr	r3, [r7, #8]
 800474e:	015a      	lsls	r2, r3, #5
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	4413      	add	r3, r2
 8004754:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800475e:	2b00      	cmp	r3, #0
 8004760:	d11a      	bne.n	8004798 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004762:	68bb      	ldr	r3, [r7, #8]
 8004764:	015a      	lsls	r2, r3, #5
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	4413      	add	r3, r2
 800476a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800476e:	681a      	ldr	r2, [r3, #0]
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	68db      	ldr	r3, [r3, #12]
 8004774:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	791b      	ldrb	r3, [r3, #4]
 800477c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800477e:	430b      	orrs	r3, r1
 8004780:	4313      	orrs	r3, r2
 8004782:	68ba      	ldr	r2, [r7, #8]
 8004784:	0151      	lsls	r1, r2, #5
 8004786:	68fa      	ldr	r2, [r7, #12]
 8004788:	440a      	add	r2, r1
 800478a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800478e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004792:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004796:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8004798:	2300      	movs	r3, #0
}
 800479a:	4618      	mov	r0, r3
 800479c:	3714      	adds	r7, #20
 800479e:	46bd      	mov	sp, r7
 80047a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a4:	4770      	bx	lr
	...

080047a8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80047a8:	b480      	push	{r7}
 80047aa:	b085      	sub	sp, #20
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
 80047b0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80047b6:	683b      	ldr	r3, [r7, #0]
 80047b8:	781b      	ldrb	r3, [r3, #0]
 80047ba:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	785b      	ldrb	r3, [r3, #1]
 80047c0:	2b01      	cmp	r3, #1
 80047c2:	d161      	bne.n	8004888 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80047c4:	68bb      	ldr	r3, [r7, #8]
 80047c6:	015a      	lsls	r2, r3, #5
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	4413      	add	r3, r2
 80047cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80047d6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80047da:	d11f      	bne.n	800481c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	015a      	lsls	r2, r3, #5
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	4413      	add	r3, r2
 80047e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	68ba      	ldr	r2, [r7, #8]
 80047ec:	0151      	lsls	r1, r2, #5
 80047ee:	68fa      	ldr	r2, [r7, #12]
 80047f0:	440a      	add	r2, r1
 80047f2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80047f6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80047fa:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	015a      	lsls	r2, r3, #5
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	4413      	add	r3, r2
 8004804:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	68ba      	ldr	r2, [r7, #8]
 800480c:	0151      	lsls	r1, r2, #5
 800480e:	68fa      	ldr	r2, [r7, #12]
 8004810:	440a      	add	r2, r1
 8004812:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004816:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800481a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004822:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	781b      	ldrb	r3, [r3, #0]
 8004828:	f003 030f 	and.w	r3, r3, #15
 800482c:	2101      	movs	r1, #1
 800482e:	fa01 f303 	lsl.w	r3, r1, r3
 8004832:	b29b      	uxth	r3, r3
 8004834:	43db      	mvns	r3, r3
 8004836:	68f9      	ldr	r1, [r7, #12]
 8004838:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800483c:	4013      	ands	r3, r2
 800483e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004846:	69da      	ldr	r2, [r3, #28]
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	781b      	ldrb	r3, [r3, #0]
 800484c:	f003 030f 	and.w	r3, r3, #15
 8004850:	2101      	movs	r1, #1
 8004852:	fa01 f303 	lsl.w	r3, r1, r3
 8004856:	b29b      	uxth	r3, r3
 8004858:	43db      	mvns	r3, r3
 800485a:	68f9      	ldr	r1, [r7, #12]
 800485c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004860:	4013      	ands	r3, r2
 8004862:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8004864:	68bb      	ldr	r3, [r7, #8]
 8004866:	015a      	lsls	r2, r3, #5
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	4413      	add	r3, r2
 800486c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004870:	681a      	ldr	r2, [r3, #0]
 8004872:	68bb      	ldr	r3, [r7, #8]
 8004874:	0159      	lsls	r1, r3, #5
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	440b      	add	r3, r1
 800487a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800487e:	4619      	mov	r1, r3
 8004880:	4b35      	ldr	r3, [pc, #212]	; (8004958 <USB_DeactivateEndpoint+0x1b0>)
 8004882:	4013      	ands	r3, r2
 8004884:	600b      	str	r3, [r1, #0]
 8004886:	e060      	b.n	800494a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	015a      	lsls	r2, r3, #5
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	4413      	add	r3, r2
 8004890:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800489a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800489e:	d11f      	bne.n	80048e0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80048a0:	68bb      	ldr	r3, [r7, #8]
 80048a2:	015a      	lsls	r2, r3, #5
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	4413      	add	r3, r2
 80048a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	68ba      	ldr	r2, [r7, #8]
 80048b0:	0151      	lsls	r1, r2, #5
 80048b2:	68fa      	ldr	r2, [r7, #12]
 80048b4:	440a      	add	r2, r1
 80048b6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80048ba:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80048be:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80048c0:	68bb      	ldr	r3, [r7, #8]
 80048c2:	015a      	lsls	r2, r3, #5
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	4413      	add	r3, r2
 80048c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	68ba      	ldr	r2, [r7, #8]
 80048d0:	0151      	lsls	r1, r2, #5
 80048d2:	68fa      	ldr	r2, [r7, #12]
 80048d4:	440a      	add	r2, r1
 80048d6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80048da:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80048de:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80048e6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	781b      	ldrb	r3, [r3, #0]
 80048ec:	f003 030f 	and.w	r3, r3, #15
 80048f0:	2101      	movs	r1, #1
 80048f2:	fa01 f303 	lsl.w	r3, r1, r3
 80048f6:	041b      	lsls	r3, r3, #16
 80048f8:	43db      	mvns	r3, r3
 80048fa:	68f9      	ldr	r1, [r7, #12]
 80048fc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004900:	4013      	ands	r3, r2
 8004902:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800490a:	69da      	ldr	r2, [r3, #28]
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	781b      	ldrb	r3, [r3, #0]
 8004910:	f003 030f 	and.w	r3, r3, #15
 8004914:	2101      	movs	r1, #1
 8004916:	fa01 f303 	lsl.w	r3, r1, r3
 800491a:	041b      	lsls	r3, r3, #16
 800491c:	43db      	mvns	r3, r3
 800491e:	68f9      	ldr	r1, [r7, #12]
 8004920:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004924:	4013      	ands	r3, r2
 8004926:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	015a      	lsls	r2, r3, #5
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	4413      	add	r3, r2
 8004930:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004934:	681a      	ldr	r2, [r3, #0]
 8004936:	68bb      	ldr	r3, [r7, #8]
 8004938:	0159      	lsls	r1, r3, #5
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	440b      	add	r3, r1
 800493e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004942:	4619      	mov	r1, r3
 8004944:	4b05      	ldr	r3, [pc, #20]	; (800495c <USB_DeactivateEndpoint+0x1b4>)
 8004946:	4013      	ands	r3, r2
 8004948:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800494a:	2300      	movs	r3, #0
}
 800494c:	4618      	mov	r0, r3
 800494e:	3714      	adds	r7, #20
 8004950:	46bd      	mov	sp, r7
 8004952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004956:	4770      	bx	lr
 8004958:	ec337800 	.word	0xec337800
 800495c:	eff37800 	.word	0xeff37800

08004960 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8004960:	b580      	push	{r7, lr}
 8004962:	b08a      	sub	sp, #40	; 0x28
 8004964:	af02      	add	r7, sp, #8
 8004966:	60f8      	str	r0, [r7, #12]
 8004968:	60b9      	str	r1, [r7, #8]
 800496a:	4613      	mov	r3, r2
 800496c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8004972:	68bb      	ldr	r3, [r7, #8]
 8004974:	781b      	ldrb	r3, [r3, #0]
 8004976:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004978:	68bb      	ldr	r3, [r7, #8]
 800497a:	785b      	ldrb	r3, [r3, #1]
 800497c:	2b01      	cmp	r3, #1
 800497e:	f040 815c 	bne.w	8004c3a <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8004982:	68bb      	ldr	r3, [r7, #8]
 8004984:	699b      	ldr	r3, [r3, #24]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d132      	bne.n	80049f0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800498a:	69bb      	ldr	r3, [r7, #24]
 800498c:	015a      	lsls	r2, r3, #5
 800498e:	69fb      	ldr	r3, [r7, #28]
 8004990:	4413      	add	r3, r2
 8004992:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004996:	691b      	ldr	r3, [r3, #16]
 8004998:	69ba      	ldr	r2, [r7, #24]
 800499a:	0151      	lsls	r1, r2, #5
 800499c:	69fa      	ldr	r2, [r7, #28]
 800499e:	440a      	add	r2, r1
 80049a0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80049a4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80049a8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80049ac:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80049ae:	69bb      	ldr	r3, [r7, #24]
 80049b0:	015a      	lsls	r2, r3, #5
 80049b2:	69fb      	ldr	r3, [r7, #28]
 80049b4:	4413      	add	r3, r2
 80049b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80049ba:	691b      	ldr	r3, [r3, #16]
 80049bc:	69ba      	ldr	r2, [r7, #24]
 80049be:	0151      	lsls	r1, r2, #5
 80049c0:	69fa      	ldr	r2, [r7, #28]
 80049c2:	440a      	add	r2, r1
 80049c4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80049c8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80049cc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80049ce:	69bb      	ldr	r3, [r7, #24]
 80049d0:	015a      	lsls	r2, r3, #5
 80049d2:	69fb      	ldr	r3, [r7, #28]
 80049d4:	4413      	add	r3, r2
 80049d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80049da:	691b      	ldr	r3, [r3, #16]
 80049dc:	69ba      	ldr	r2, [r7, #24]
 80049de:	0151      	lsls	r1, r2, #5
 80049e0:	69fa      	ldr	r2, [r7, #28]
 80049e2:	440a      	add	r2, r1
 80049e4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80049e8:	0cdb      	lsrs	r3, r3, #19
 80049ea:	04db      	lsls	r3, r3, #19
 80049ec:	6113      	str	r3, [r2, #16]
 80049ee:	e074      	b.n	8004ada <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80049f0:	69bb      	ldr	r3, [r7, #24]
 80049f2:	015a      	lsls	r2, r3, #5
 80049f4:	69fb      	ldr	r3, [r7, #28]
 80049f6:	4413      	add	r3, r2
 80049f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80049fc:	691b      	ldr	r3, [r3, #16]
 80049fe:	69ba      	ldr	r2, [r7, #24]
 8004a00:	0151      	lsls	r1, r2, #5
 8004a02:	69fa      	ldr	r2, [r7, #28]
 8004a04:	440a      	add	r2, r1
 8004a06:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004a0a:	0cdb      	lsrs	r3, r3, #19
 8004a0c:	04db      	lsls	r3, r3, #19
 8004a0e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004a10:	69bb      	ldr	r3, [r7, #24]
 8004a12:	015a      	lsls	r2, r3, #5
 8004a14:	69fb      	ldr	r3, [r7, #28]
 8004a16:	4413      	add	r3, r2
 8004a18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a1c:	691b      	ldr	r3, [r3, #16]
 8004a1e:	69ba      	ldr	r2, [r7, #24]
 8004a20:	0151      	lsls	r1, r2, #5
 8004a22:	69fa      	ldr	r2, [r7, #28]
 8004a24:	440a      	add	r2, r1
 8004a26:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004a2a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004a2e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004a32:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8004a34:	69bb      	ldr	r3, [r7, #24]
 8004a36:	015a      	lsls	r2, r3, #5
 8004a38:	69fb      	ldr	r3, [r7, #28]
 8004a3a:	4413      	add	r3, r2
 8004a3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a40:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8004a42:	68bb      	ldr	r3, [r7, #8]
 8004a44:	6999      	ldr	r1, [r3, #24]
 8004a46:	68bb      	ldr	r3, [r7, #8]
 8004a48:	68db      	ldr	r3, [r3, #12]
 8004a4a:	440b      	add	r3, r1
 8004a4c:	1e59      	subs	r1, r3, #1
 8004a4e:	68bb      	ldr	r3, [r7, #8]
 8004a50:	68db      	ldr	r3, [r3, #12]
 8004a52:	fbb1 f3f3 	udiv	r3, r1, r3
 8004a56:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8004a58:	4b9d      	ldr	r3, [pc, #628]	; (8004cd0 <USB_EPStartXfer+0x370>)
 8004a5a:	400b      	ands	r3, r1
 8004a5c:	69b9      	ldr	r1, [r7, #24]
 8004a5e:	0148      	lsls	r0, r1, #5
 8004a60:	69f9      	ldr	r1, [r7, #28]
 8004a62:	4401      	add	r1, r0
 8004a64:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8004a68:	4313      	orrs	r3, r2
 8004a6a:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8004a6c:	69bb      	ldr	r3, [r7, #24]
 8004a6e:	015a      	lsls	r2, r3, #5
 8004a70:	69fb      	ldr	r3, [r7, #28]
 8004a72:	4413      	add	r3, r2
 8004a74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a78:	691a      	ldr	r2, [r3, #16]
 8004a7a:	68bb      	ldr	r3, [r7, #8]
 8004a7c:	699b      	ldr	r3, [r3, #24]
 8004a7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a82:	69b9      	ldr	r1, [r7, #24]
 8004a84:	0148      	lsls	r0, r1, #5
 8004a86:	69f9      	ldr	r1, [r7, #28]
 8004a88:	4401      	add	r1, r0
 8004a8a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8004a92:	68bb      	ldr	r3, [r7, #8]
 8004a94:	791b      	ldrb	r3, [r3, #4]
 8004a96:	2b01      	cmp	r3, #1
 8004a98:	d11f      	bne.n	8004ada <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8004a9a:	69bb      	ldr	r3, [r7, #24]
 8004a9c:	015a      	lsls	r2, r3, #5
 8004a9e:	69fb      	ldr	r3, [r7, #28]
 8004aa0:	4413      	add	r3, r2
 8004aa2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004aa6:	691b      	ldr	r3, [r3, #16]
 8004aa8:	69ba      	ldr	r2, [r7, #24]
 8004aaa:	0151      	lsls	r1, r2, #5
 8004aac:	69fa      	ldr	r2, [r7, #28]
 8004aae:	440a      	add	r2, r1
 8004ab0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004ab4:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8004ab8:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8004aba:	69bb      	ldr	r3, [r7, #24]
 8004abc:	015a      	lsls	r2, r3, #5
 8004abe:	69fb      	ldr	r3, [r7, #28]
 8004ac0:	4413      	add	r3, r2
 8004ac2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ac6:	691b      	ldr	r3, [r3, #16]
 8004ac8:	69ba      	ldr	r2, [r7, #24]
 8004aca:	0151      	lsls	r1, r2, #5
 8004acc:	69fa      	ldr	r2, [r7, #28]
 8004ace:	440a      	add	r2, r1
 8004ad0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004ad4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004ad8:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8004ada:	79fb      	ldrb	r3, [r7, #7]
 8004adc:	2b01      	cmp	r3, #1
 8004ade:	d14b      	bne.n	8004b78 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8004ae0:	68bb      	ldr	r3, [r7, #8]
 8004ae2:	695b      	ldr	r3, [r3, #20]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d009      	beq.n	8004afc <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8004ae8:	69bb      	ldr	r3, [r7, #24]
 8004aea:	015a      	lsls	r2, r3, #5
 8004aec:	69fb      	ldr	r3, [r7, #28]
 8004aee:	4413      	add	r3, r2
 8004af0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004af4:	461a      	mov	r2, r3
 8004af6:	68bb      	ldr	r3, [r7, #8]
 8004af8:	695b      	ldr	r3, [r3, #20]
 8004afa:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8004afc:	68bb      	ldr	r3, [r7, #8]
 8004afe:	791b      	ldrb	r3, [r3, #4]
 8004b00:	2b01      	cmp	r3, #1
 8004b02:	d128      	bne.n	8004b56 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004b04:	69fb      	ldr	r3, [r7, #28]
 8004b06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004b0a:	689b      	ldr	r3, [r3, #8]
 8004b0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d110      	bne.n	8004b36 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004b14:	69bb      	ldr	r3, [r7, #24]
 8004b16:	015a      	lsls	r2, r3, #5
 8004b18:	69fb      	ldr	r3, [r7, #28]
 8004b1a:	4413      	add	r3, r2
 8004b1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	69ba      	ldr	r2, [r7, #24]
 8004b24:	0151      	lsls	r1, r2, #5
 8004b26:	69fa      	ldr	r2, [r7, #28]
 8004b28:	440a      	add	r2, r1
 8004b2a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004b2e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004b32:	6013      	str	r3, [r2, #0]
 8004b34:	e00f      	b.n	8004b56 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004b36:	69bb      	ldr	r3, [r7, #24]
 8004b38:	015a      	lsls	r2, r3, #5
 8004b3a:	69fb      	ldr	r3, [r7, #28]
 8004b3c:	4413      	add	r3, r2
 8004b3e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	69ba      	ldr	r2, [r7, #24]
 8004b46:	0151      	lsls	r1, r2, #5
 8004b48:	69fa      	ldr	r2, [r7, #28]
 8004b4a:	440a      	add	r2, r1
 8004b4c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004b50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b54:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004b56:	69bb      	ldr	r3, [r7, #24]
 8004b58:	015a      	lsls	r2, r3, #5
 8004b5a:	69fb      	ldr	r3, [r7, #28]
 8004b5c:	4413      	add	r3, r2
 8004b5e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	69ba      	ldr	r2, [r7, #24]
 8004b66:	0151      	lsls	r1, r2, #5
 8004b68:	69fa      	ldr	r2, [r7, #28]
 8004b6a:	440a      	add	r2, r1
 8004b6c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004b70:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004b74:	6013      	str	r3, [r2, #0]
 8004b76:	e133      	b.n	8004de0 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004b78:	69bb      	ldr	r3, [r7, #24]
 8004b7a:	015a      	lsls	r2, r3, #5
 8004b7c:	69fb      	ldr	r3, [r7, #28]
 8004b7e:	4413      	add	r3, r2
 8004b80:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	69ba      	ldr	r2, [r7, #24]
 8004b88:	0151      	lsls	r1, r2, #5
 8004b8a:	69fa      	ldr	r2, [r7, #28]
 8004b8c:	440a      	add	r2, r1
 8004b8e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004b92:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004b96:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004b98:	68bb      	ldr	r3, [r7, #8]
 8004b9a:	791b      	ldrb	r3, [r3, #4]
 8004b9c:	2b01      	cmp	r3, #1
 8004b9e:	d015      	beq.n	8004bcc <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8004ba0:	68bb      	ldr	r3, [r7, #8]
 8004ba2:	699b      	ldr	r3, [r3, #24]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	f000 811b 	beq.w	8004de0 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8004baa:	69fb      	ldr	r3, [r7, #28]
 8004bac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004bb0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004bb2:	68bb      	ldr	r3, [r7, #8]
 8004bb4:	781b      	ldrb	r3, [r3, #0]
 8004bb6:	f003 030f 	and.w	r3, r3, #15
 8004bba:	2101      	movs	r1, #1
 8004bbc:	fa01 f303 	lsl.w	r3, r1, r3
 8004bc0:	69f9      	ldr	r1, [r7, #28]
 8004bc2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	634b      	str	r3, [r1, #52]	; 0x34
 8004bca:	e109      	b.n	8004de0 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004bcc:	69fb      	ldr	r3, [r7, #28]
 8004bce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004bd2:	689b      	ldr	r3, [r3, #8]
 8004bd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d110      	bne.n	8004bfe <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004bdc:	69bb      	ldr	r3, [r7, #24]
 8004bde:	015a      	lsls	r2, r3, #5
 8004be0:	69fb      	ldr	r3, [r7, #28]
 8004be2:	4413      	add	r3, r2
 8004be4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	69ba      	ldr	r2, [r7, #24]
 8004bec:	0151      	lsls	r1, r2, #5
 8004bee:	69fa      	ldr	r2, [r7, #28]
 8004bf0:	440a      	add	r2, r1
 8004bf2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004bf6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004bfa:	6013      	str	r3, [r2, #0]
 8004bfc:	e00f      	b.n	8004c1e <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004bfe:	69bb      	ldr	r3, [r7, #24]
 8004c00:	015a      	lsls	r2, r3, #5
 8004c02:	69fb      	ldr	r3, [r7, #28]
 8004c04:	4413      	add	r3, r2
 8004c06:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	69ba      	ldr	r2, [r7, #24]
 8004c0e:	0151      	lsls	r1, r2, #5
 8004c10:	69fa      	ldr	r2, [r7, #28]
 8004c12:	440a      	add	r2, r1
 8004c14:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004c18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c1c:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8004c1e:	68bb      	ldr	r3, [r7, #8]
 8004c20:	6919      	ldr	r1, [r3, #16]
 8004c22:	68bb      	ldr	r3, [r7, #8]
 8004c24:	781a      	ldrb	r2, [r3, #0]
 8004c26:	68bb      	ldr	r3, [r7, #8]
 8004c28:	699b      	ldr	r3, [r3, #24]
 8004c2a:	b298      	uxth	r0, r3
 8004c2c:	79fb      	ldrb	r3, [r7, #7]
 8004c2e:	9300      	str	r3, [sp, #0]
 8004c30:	4603      	mov	r3, r0
 8004c32:	68f8      	ldr	r0, [r7, #12]
 8004c34:	f000 fade 	bl	80051f4 <USB_WritePacket>
 8004c38:	e0d2      	b.n	8004de0 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8004c3a:	69bb      	ldr	r3, [r7, #24]
 8004c3c:	015a      	lsls	r2, r3, #5
 8004c3e:	69fb      	ldr	r3, [r7, #28]
 8004c40:	4413      	add	r3, r2
 8004c42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c46:	691b      	ldr	r3, [r3, #16]
 8004c48:	69ba      	ldr	r2, [r7, #24]
 8004c4a:	0151      	lsls	r1, r2, #5
 8004c4c:	69fa      	ldr	r2, [r7, #28]
 8004c4e:	440a      	add	r2, r1
 8004c50:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004c54:	0cdb      	lsrs	r3, r3, #19
 8004c56:	04db      	lsls	r3, r3, #19
 8004c58:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8004c5a:	69bb      	ldr	r3, [r7, #24]
 8004c5c:	015a      	lsls	r2, r3, #5
 8004c5e:	69fb      	ldr	r3, [r7, #28]
 8004c60:	4413      	add	r3, r2
 8004c62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c66:	691b      	ldr	r3, [r3, #16]
 8004c68:	69ba      	ldr	r2, [r7, #24]
 8004c6a:	0151      	lsls	r1, r2, #5
 8004c6c:	69fa      	ldr	r2, [r7, #28]
 8004c6e:	440a      	add	r2, r1
 8004c70:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004c74:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004c78:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004c7c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8004c7e:	68bb      	ldr	r3, [r7, #8]
 8004c80:	699b      	ldr	r3, [r3, #24]
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d126      	bne.n	8004cd4 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8004c86:	69bb      	ldr	r3, [r7, #24]
 8004c88:	015a      	lsls	r2, r3, #5
 8004c8a:	69fb      	ldr	r3, [r7, #28]
 8004c8c:	4413      	add	r3, r2
 8004c8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c92:	691a      	ldr	r2, [r3, #16]
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	68db      	ldr	r3, [r3, #12]
 8004c98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c9c:	69b9      	ldr	r1, [r7, #24]
 8004c9e:	0148      	lsls	r0, r1, #5
 8004ca0:	69f9      	ldr	r1, [r7, #28]
 8004ca2:	4401      	add	r1, r0
 8004ca4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004ca8:	4313      	orrs	r3, r2
 8004caa:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004cac:	69bb      	ldr	r3, [r7, #24]
 8004cae:	015a      	lsls	r2, r3, #5
 8004cb0:	69fb      	ldr	r3, [r7, #28]
 8004cb2:	4413      	add	r3, r2
 8004cb4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004cb8:	691b      	ldr	r3, [r3, #16]
 8004cba:	69ba      	ldr	r2, [r7, #24]
 8004cbc:	0151      	lsls	r1, r2, #5
 8004cbe:	69fa      	ldr	r2, [r7, #28]
 8004cc0:	440a      	add	r2, r1
 8004cc2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004cc6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004cca:	6113      	str	r3, [r2, #16]
 8004ccc:	e03a      	b.n	8004d44 <USB_EPStartXfer+0x3e4>
 8004cce:	bf00      	nop
 8004cd0:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8004cd4:	68bb      	ldr	r3, [r7, #8]
 8004cd6:	699a      	ldr	r2, [r3, #24]
 8004cd8:	68bb      	ldr	r3, [r7, #8]
 8004cda:	68db      	ldr	r3, [r3, #12]
 8004cdc:	4413      	add	r3, r2
 8004cde:	1e5a      	subs	r2, r3, #1
 8004ce0:	68bb      	ldr	r3, [r7, #8]
 8004ce2:	68db      	ldr	r3, [r3, #12]
 8004ce4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ce8:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8004cea:	68bb      	ldr	r3, [r7, #8]
 8004cec:	68db      	ldr	r3, [r3, #12]
 8004cee:	8afa      	ldrh	r2, [r7, #22]
 8004cf0:	fb03 f202 	mul.w	r2, r3, r2
 8004cf4:	68bb      	ldr	r3, [r7, #8]
 8004cf6:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8004cf8:	69bb      	ldr	r3, [r7, #24]
 8004cfa:	015a      	lsls	r2, r3, #5
 8004cfc:	69fb      	ldr	r3, [r7, #28]
 8004cfe:	4413      	add	r3, r2
 8004d00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d04:	691a      	ldr	r2, [r3, #16]
 8004d06:	8afb      	ldrh	r3, [r7, #22]
 8004d08:	04d9      	lsls	r1, r3, #19
 8004d0a:	4b38      	ldr	r3, [pc, #224]	; (8004dec <USB_EPStartXfer+0x48c>)
 8004d0c:	400b      	ands	r3, r1
 8004d0e:	69b9      	ldr	r1, [r7, #24]
 8004d10:	0148      	lsls	r0, r1, #5
 8004d12:	69f9      	ldr	r1, [r7, #28]
 8004d14:	4401      	add	r1, r0
 8004d16:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8004d1e:	69bb      	ldr	r3, [r7, #24]
 8004d20:	015a      	lsls	r2, r3, #5
 8004d22:	69fb      	ldr	r3, [r7, #28]
 8004d24:	4413      	add	r3, r2
 8004d26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d2a:	691a      	ldr	r2, [r3, #16]
 8004d2c:	68bb      	ldr	r3, [r7, #8]
 8004d2e:	69db      	ldr	r3, [r3, #28]
 8004d30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d34:	69b9      	ldr	r1, [r7, #24]
 8004d36:	0148      	lsls	r0, r1, #5
 8004d38:	69f9      	ldr	r1, [r7, #28]
 8004d3a:	4401      	add	r1, r0
 8004d3c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004d40:	4313      	orrs	r3, r2
 8004d42:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8004d44:	79fb      	ldrb	r3, [r7, #7]
 8004d46:	2b01      	cmp	r3, #1
 8004d48:	d10d      	bne.n	8004d66 <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8004d4a:	68bb      	ldr	r3, [r7, #8]
 8004d4c:	691b      	ldr	r3, [r3, #16]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d009      	beq.n	8004d66 <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8004d52:	68bb      	ldr	r3, [r7, #8]
 8004d54:	6919      	ldr	r1, [r3, #16]
 8004d56:	69bb      	ldr	r3, [r7, #24]
 8004d58:	015a      	lsls	r2, r3, #5
 8004d5a:	69fb      	ldr	r3, [r7, #28]
 8004d5c:	4413      	add	r3, r2
 8004d5e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d62:	460a      	mov	r2, r1
 8004d64:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8004d66:	68bb      	ldr	r3, [r7, #8]
 8004d68:	791b      	ldrb	r3, [r3, #4]
 8004d6a:	2b01      	cmp	r3, #1
 8004d6c:	d128      	bne.n	8004dc0 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004d6e:	69fb      	ldr	r3, [r7, #28]
 8004d70:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d74:	689b      	ldr	r3, [r3, #8]
 8004d76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d110      	bne.n	8004da0 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8004d7e:	69bb      	ldr	r3, [r7, #24]
 8004d80:	015a      	lsls	r2, r3, #5
 8004d82:	69fb      	ldr	r3, [r7, #28]
 8004d84:	4413      	add	r3, r2
 8004d86:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	69ba      	ldr	r2, [r7, #24]
 8004d8e:	0151      	lsls	r1, r2, #5
 8004d90:	69fa      	ldr	r2, [r7, #28]
 8004d92:	440a      	add	r2, r1
 8004d94:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004d98:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004d9c:	6013      	str	r3, [r2, #0]
 8004d9e:	e00f      	b.n	8004dc0 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8004da0:	69bb      	ldr	r3, [r7, #24]
 8004da2:	015a      	lsls	r2, r3, #5
 8004da4:	69fb      	ldr	r3, [r7, #28]
 8004da6:	4413      	add	r3, r2
 8004da8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	69ba      	ldr	r2, [r7, #24]
 8004db0:	0151      	lsls	r1, r2, #5
 8004db2:	69fa      	ldr	r2, [r7, #28]
 8004db4:	440a      	add	r2, r1
 8004db6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004dba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004dbe:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8004dc0:	69bb      	ldr	r3, [r7, #24]
 8004dc2:	015a      	lsls	r2, r3, #5
 8004dc4:	69fb      	ldr	r3, [r7, #28]
 8004dc6:	4413      	add	r3, r2
 8004dc8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	69ba      	ldr	r2, [r7, #24]
 8004dd0:	0151      	lsls	r1, r2, #5
 8004dd2:	69fa      	ldr	r2, [r7, #28]
 8004dd4:	440a      	add	r2, r1
 8004dd6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004dda:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004dde:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004de0:	2300      	movs	r3, #0
}
 8004de2:	4618      	mov	r0, r3
 8004de4:	3720      	adds	r7, #32
 8004de6:	46bd      	mov	sp, r7
 8004de8:	bd80      	pop	{r7, pc}
 8004dea:	bf00      	nop
 8004dec:	1ff80000 	.word	0x1ff80000

08004df0 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8004df0:	b480      	push	{r7}
 8004df2:	b087      	sub	sp, #28
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	60f8      	str	r0, [r7, #12]
 8004df8:	60b9      	str	r1, [r7, #8]
 8004dfa:	4613      	mov	r3, r2
 8004dfc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8004e02:	68bb      	ldr	r3, [r7, #8]
 8004e04:	781b      	ldrb	r3, [r3, #0]
 8004e06:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004e08:	68bb      	ldr	r3, [r7, #8]
 8004e0a:	785b      	ldrb	r3, [r3, #1]
 8004e0c:	2b01      	cmp	r3, #1
 8004e0e:	f040 80ce 	bne.w	8004fae <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8004e12:	68bb      	ldr	r3, [r7, #8]
 8004e14:	699b      	ldr	r3, [r3, #24]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d132      	bne.n	8004e80 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004e1a:	693b      	ldr	r3, [r7, #16]
 8004e1c:	015a      	lsls	r2, r3, #5
 8004e1e:	697b      	ldr	r3, [r7, #20]
 8004e20:	4413      	add	r3, r2
 8004e22:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e26:	691b      	ldr	r3, [r3, #16]
 8004e28:	693a      	ldr	r2, [r7, #16]
 8004e2a:	0151      	lsls	r1, r2, #5
 8004e2c:	697a      	ldr	r2, [r7, #20]
 8004e2e:	440a      	add	r2, r1
 8004e30:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004e34:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004e38:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004e3c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004e3e:	693b      	ldr	r3, [r7, #16]
 8004e40:	015a      	lsls	r2, r3, #5
 8004e42:	697b      	ldr	r3, [r7, #20]
 8004e44:	4413      	add	r3, r2
 8004e46:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e4a:	691b      	ldr	r3, [r3, #16]
 8004e4c:	693a      	ldr	r2, [r7, #16]
 8004e4e:	0151      	lsls	r1, r2, #5
 8004e50:	697a      	ldr	r2, [r7, #20]
 8004e52:	440a      	add	r2, r1
 8004e54:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004e58:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004e5c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004e5e:	693b      	ldr	r3, [r7, #16]
 8004e60:	015a      	lsls	r2, r3, #5
 8004e62:	697b      	ldr	r3, [r7, #20]
 8004e64:	4413      	add	r3, r2
 8004e66:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e6a:	691b      	ldr	r3, [r3, #16]
 8004e6c:	693a      	ldr	r2, [r7, #16]
 8004e6e:	0151      	lsls	r1, r2, #5
 8004e70:	697a      	ldr	r2, [r7, #20]
 8004e72:	440a      	add	r2, r1
 8004e74:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004e78:	0cdb      	lsrs	r3, r3, #19
 8004e7a:	04db      	lsls	r3, r3, #19
 8004e7c:	6113      	str	r3, [r2, #16]
 8004e7e:	e04e      	b.n	8004f1e <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004e80:	693b      	ldr	r3, [r7, #16]
 8004e82:	015a      	lsls	r2, r3, #5
 8004e84:	697b      	ldr	r3, [r7, #20]
 8004e86:	4413      	add	r3, r2
 8004e88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e8c:	691b      	ldr	r3, [r3, #16]
 8004e8e:	693a      	ldr	r2, [r7, #16]
 8004e90:	0151      	lsls	r1, r2, #5
 8004e92:	697a      	ldr	r2, [r7, #20]
 8004e94:	440a      	add	r2, r1
 8004e96:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004e9a:	0cdb      	lsrs	r3, r3, #19
 8004e9c:	04db      	lsls	r3, r3, #19
 8004e9e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004ea0:	693b      	ldr	r3, [r7, #16]
 8004ea2:	015a      	lsls	r2, r3, #5
 8004ea4:	697b      	ldr	r3, [r7, #20]
 8004ea6:	4413      	add	r3, r2
 8004ea8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004eac:	691b      	ldr	r3, [r3, #16]
 8004eae:	693a      	ldr	r2, [r7, #16]
 8004eb0:	0151      	lsls	r1, r2, #5
 8004eb2:	697a      	ldr	r2, [r7, #20]
 8004eb4:	440a      	add	r2, r1
 8004eb6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004eba:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004ebe:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004ec2:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8004ec4:	68bb      	ldr	r3, [r7, #8]
 8004ec6:	699a      	ldr	r2, [r3, #24]
 8004ec8:	68bb      	ldr	r3, [r7, #8]
 8004eca:	68db      	ldr	r3, [r3, #12]
 8004ecc:	429a      	cmp	r2, r3
 8004ece:	d903      	bls.n	8004ed8 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8004ed0:	68bb      	ldr	r3, [r7, #8]
 8004ed2:	68da      	ldr	r2, [r3, #12]
 8004ed4:	68bb      	ldr	r3, [r7, #8]
 8004ed6:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004ed8:	693b      	ldr	r3, [r7, #16]
 8004eda:	015a      	lsls	r2, r3, #5
 8004edc:	697b      	ldr	r3, [r7, #20]
 8004ede:	4413      	add	r3, r2
 8004ee0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ee4:	691b      	ldr	r3, [r3, #16]
 8004ee6:	693a      	ldr	r2, [r7, #16]
 8004ee8:	0151      	lsls	r1, r2, #5
 8004eea:	697a      	ldr	r2, [r7, #20]
 8004eec:	440a      	add	r2, r1
 8004eee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004ef2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004ef6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8004ef8:	693b      	ldr	r3, [r7, #16]
 8004efa:	015a      	lsls	r2, r3, #5
 8004efc:	697b      	ldr	r3, [r7, #20]
 8004efe:	4413      	add	r3, r2
 8004f00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f04:	691a      	ldr	r2, [r3, #16]
 8004f06:	68bb      	ldr	r3, [r7, #8]
 8004f08:	699b      	ldr	r3, [r3, #24]
 8004f0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f0e:	6939      	ldr	r1, [r7, #16]
 8004f10:	0148      	lsls	r0, r1, #5
 8004f12:	6979      	ldr	r1, [r7, #20]
 8004f14:	4401      	add	r1, r0
 8004f16:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8004f1e:	79fb      	ldrb	r3, [r7, #7]
 8004f20:	2b01      	cmp	r3, #1
 8004f22:	d11e      	bne.n	8004f62 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8004f24:	68bb      	ldr	r3, [r7, #8]
 8004f26:	695b      	ldr	r3, [r3, #20]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d009      	beq.n	8004f40 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8004f2c:	693b      	ldr	r3, [r7, #16]
 8004f2e:	015a      	lsls	r2, r3, #5
 8004f30:	697b      	ldr	r3, [r7, #20]
 8004f32:	4413      	add	r3, r2
 8004f34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f38:	461a      	mov	r2, r3
 8004f3a:	68bb      	ldr	r3, [r7, #8]
 8004f3c:	695b      	ldr	r3, [r3, #20]
 8004f3e:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004f40:	693b      	ldr	r3, [r7, #16]
 8004f42:	015a      	lsls	r2, r3, #5
 8004f44:	697b      	ldr	r3, [r7, #20]
 8004f46:	4413      	add	r3, r2
 8004f48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	693a      	ldr	r2, [r7, #16]
 8004f50:	0151      	lsls	r1, r2, #5
 8004f52:	697a      	ldr	r2, [r7, #20]
 8004f54:	440a      	add	r2, r1
 8004f56:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004f5a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004f5e:	6013      	str	r3, [r2, #0]
 8004f60:	e097      	b.n	8005092 <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004f62:	693b      	ldr	r3, [r7, #16]
 8004f64:	015a      	lsls	r2, r3, #5
 8004f66:	697b      	ldr	r3, [r7, #20]
 8004f68:	4413      	add	r3, r2
 8004f6a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	693a      	ldr	r2, [r7, #16]
 8004f72:	0151      	lsls	r1, r2, #5
 8004f74:	697a      	ldr	r2, [r7, #20]
 8004f76:	440a      	add	r2, r1
 8004f78:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004f7c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004f80:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8004f82:	68bb      	ldr	r3, [r7, #8]
 8004f84:	699b      	ldr	r3, [r3, #24]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	f000 8083 	beq.w	8005092 <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8004f8c:	697b      	ldr	r3, [r7, #20]
 8004f8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004f92:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	781b      	ldrb	r3, [r3, #0]
 8004f98:	f003 030f 	and.w	r3, r3, #15
 8004f9c:	2101      	movs	r1, #1
 8004f9e:	fa01 f303 	lsl.w	r3, r1, r3
 8004fa2:	6979      	ldr	r1, [r7, #20]
 8004fa4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	634b      	str	r3, [r1, #52]	; 0x34
 8004fac:	e071      	b.n	8005092 <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8004fae:	693b      	ldr	r3, [r7, #16]
 8004fb0:	015a      	lsls	r2, r3, #5
 8004fb2:	697b      	ldr	r3, [r7, #20]
 8004fb4:	4413      	add	r3, r2
 8004fb6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004fba:	691b      	ldr	r3, [r3, #16]
 8004fbc:	693a      	ldr	r2, [r7, #16]
 8004fbe:	0151      	lsls	r1, r2, #5
 8004fc0:	697a      	ldr	r2, [r7, #20]
 8004fc2:	440a      	add	r2, r1
 8004fc4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004fc8:	0cdb      	lsrs	r3, r3, #19
 8004fca:	04db      	lsls	r3, r3, #19
 8004fcc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8004fce:	693b      	ldr	r3, [r7, #16]
 8004fd0:	015a      	lsls	r2, r3, #5
 8004fd2:	697b      	ldr	r3, [r7, #20]
 8004fd4:	4413      	add	r3, r2
 8004fd6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004fda:	691b      	ldr	r3, [r3, #16]
 8004fdc:	693a      	ldr	r2, [r7, #16]
 8004fde:	0151      	lsls	r1, r2, #5
 8004fe0:	697a      	ldr	r2, [r7, #20]
 8004fe2:	440a      	add	r2, r1
 8004fe4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004fe8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004fec:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004ff0:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8004ff2:	68bb      	ldr	r3, [r7, #8]
 8004ff4:	699b      	ldr	r3, [r3, #24]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d003      	beq.n	8005002 <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8004ffa:	68bb      	ldr	r3, [r7, #8]
 8004ffc:	68da      	ldr	r2, [r3, #12]
 8004ffe:	68bb      	ldr	r3, [r7, #8]
 8005000:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8005002:	68bb      	ldr	r3, [r7, #8]
 8005004:	68da      	ldr	r2, [r3, #12]
 8005006:	68bb      	ldr	r3, [r7, #8]
 8005008:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800500a:	693b      	ldr	r3, [r7, #16]
 800500c:	015a      	lsls	r2, r3, #5
 800500e:	697b      	ldr	r3, [r7, #20]
 8005010:	4413      	add	r3, r2
 8005012:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005016:	691b      	ldr	r3, [r3, #16]
 8005018:	693a      	ldr	r2, [r7, #16]
 800501a:	0151      	lsls	r1, r2, #5
 800501c:	697a      	ldr	r2, [r7, #20]
 800501e:	440a      	add	r2, r1
 8005020:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005024:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005028:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800502a:	693b      	ldr	r3, [r7, #16]
 800502c:	015a      	lsls	r2, r3, #5
 800502e:	697b      	ldr	r3, [r7, #20]
 8005030:	4413      	add	r3, r2
 8005032:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005036:	691a      	ldr	r2, [r3, #16]
 8005038:	68bb      	ldr	r3, [r7, #8]
 800503a:	69db      	ldr	r3, [r3, #28]
 800503c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005040:	6939      	ldr	r1, [r7, #16]
 8005042:	0148      	lsls	r0, r1, #5
 8005044:	6979      	ldr	r1, [r7, #20]
 8005046:	4401      	add	r1, r0
 8005048:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800504c:	4313      	orrs	r3, r2
 800504e:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8005050:	79fb      	ldrb	r3, [r7, #7]
 8005052:	2b01      	cmp	r3, #1
 8005054:	d10d      	bne.n	8005072 <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	691b      	ldr	r3, [r3, #16]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d009      	beq.n	8005072 <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800505e:	68bb      	ldr	r3, [r7, #8]
 8005060:	6919      	ldr	r1, [r3, #16]
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	015a      	lsls	r2, r3, #5
 8005066:	697b      	ldr	r3, [r7, #20]
 8005068:	4413      	add	r3, r2
 800506a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800506e:	460a      	mov	r2, r1
 8005070:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005072:	693b      	ldr	r3, [r7, #16]
 8005074:	015a      	lsls	r2, r3, #5
 8005076:	697b      	ldr	r3, [r7, #20]
 8005078:	4413      	add	r3, r2
 800507a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	693a      	ldr	r2, [r7, #16]
 8005082:	0151      	lsls	r1, r2, #5
 8005084:	697a      	ldr	r2, [r7, #20]
 8005086:	440a      	add	r2, r1
 8005088:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800508c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005090:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005092:	2300      	movs	r3, #0
}
 8005094:	4618      	mov	r0, r3
 8005096:	371c      	adds	r7, #28
 8005098:	46bd      	mov	sp, r7
 800509a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509e:	4770      	bx	lr

080050a0 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80050a0:	b480      	push	{r7}
 80050a2:	b087      	sub	sp, #28
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
 80050a8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80050aa:	2300      	movs	r3, #0
 80050ac:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80050ae:	2300      	movs	r3, #0
 80050b0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	785b      	ldrb	r3, [r3, #1]
 80050ba:	2b01      	cmp	r3, #1
 80050bc:	d14a      	bne.n	8005154 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	781b      	ldrb	r3, [r3, #0]
 80050c2:	015a      	lsls	r2, r3, #5
 80050c4:	693b      	ldr	r3, [r7, #16]
 80050c6:	4413      	add	r3, r2
 80050c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80050d2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80050d6:	f040 8086 	bne.w	80051e6 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	781b      	ldrb	r3, [r3, #0]
 80050de:	015a      	lsls	r2, r3, #5
 80050e0:	693b      	ldr	r3, [r7, #16]
 80050e2:	4413      	add	r3, r2
 80050e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	683a      	ldr	r2, [r7, #0]
 80050ec:	7812      	ldrb	r2, [r2, #0]
 80050ee:	0151      	lsls	r1, r2, #5
 80050f0:	693a      	ldr	r2, [r7, #16]
 80050f2:	440a      	add	r2, r1
 80050f4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80050f8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80050fc:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	781b      	ldrb	r3, [r3, #0]
 8005102:	015a      	lsls	r2, r3, #5
 8005104:	693b      	ldr	r3, [r7, #16]
 8005106:	4413      	add	r3, r2
 8005108:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	683a      	ldr	r2, [r7, #0]
 8005110:	7812      	ldrb	r2, [r2, #0]
 8005112:	0151      	lsls	r1, r2, #5
 8005114:	693a      	ldr	r2, [r7, #16]
 8005116:	440a      	add	r2, r1
 8005118:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800511c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005120:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	3301      	adds	r3, #1
 8005126:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	f242 7210 	movw	r2, #10000	; 0x2710
 800512e:	4293      	cmp	r3, r2
 8005130:	d902      	bls.n	8005138 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8005132:	2301      	movs	r3, #1
 8005134:	75fb      	strb	r3, [r7, #23]
          break;
 8005136:	e056      	b.n	80051e6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	781b      	ldrb	r3, [r3, #0]
 800513c:	015a      	lsls	r2, r3, #5
 800513e:	693b      	ldr	r3, [r7, #16]
 8005140:	4413      	add	r3, r2
 8005142:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800514c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005150:	d0e7      	beq.n	8005122 <USB_EPStopXfer+0x82>
 8005152:	e048      	b.n	80051e6 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	781b      	ldrb	r3, [r3, #0]
 8005158:	015a      	lsls	r2, r3, #5
 800515a:	693b      	ldr	r3, [r7, #16]
 800515c:	4413      	add	r3, r2
 800515e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005168:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800516c:	d13b      	bne.n	80051e6 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	781b      	ldrb	r3, [r3, #0]
 8005172:	015a      	lsls	r2, r3, #5
 8005174:	693b      	ldr	r3, [r7, #16]
 8005176:	4413      	add	r3, r2
 8005178:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	683a      	ldr	r2, [r7, #0]
 8005180:	7812      	ldrb	r2, [r2, #0]
 8005182:	0151      	lsls	r1, r2, #5
 8005184:	693a      	ldr	r2, [r7, #16]
 8005186:	440a      	add	r2, r1
 8005188:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800518c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005190:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	781b      	ldrb	r3, [r3, #0]
 8005196:	015a      	lsls	r2, r3, #5
 8005198:	693b      	ldr	r3, [r7, #16]
 800519a:	4413      	add	r3, r2
 800519c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	683a      	ldr	r2, [r7, #0]
 80051a4:	7812      	ldrb	r2, [r2, #0]
 80051a6:	0151      	lsls	r1, r2, #5
 80051a8:	693a      	ldr	r2, [r7, #16]
 80051aa:	440a      	add	r2, r1
 80051ac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80051b0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80051b4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	3301      	adds	r3, #1
 80051ba:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	f242 7210 	movw	r2, #10000	; 0x2710
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d902      	bls.n	80051cc <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80051c6:	2301      	movs	r3, #1
 80051c8:	75fb      	strb	r3, [r7, #23]
          break;
 80051ca:	e00c      	b.n	80051e6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	781b      	ldrb	r3, [r3, #0]
 80051d0:	015a      	lsls	r2, r3, #5
 80051d2:	693b      	ldr	r3, [r7, #16]
 80051d4:	4413      	add	r3, r2
 80051d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80051e0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80051e4:	d0e7      	beq.n	80051b6 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80051e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80051e8:	4618      	mov	r0, r3
 80051ea:	371c      	adds	r7, #28
 80051ec:	46bd      	mov	sp, r7
 80051ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f2:	4770      	bx	lr

080051f4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80051f4:	b480      	push	{r7}
 80051f6:	b089      	sub	sp, #36	; 0x24
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	60f8      	str	r0, [r7, #12]
 80051fc:	60b9      	str	r1, [r7, #8]
 80051fe:	4611      	mov	r1, r2
 8005200:	461a      	mov	r2, r3
 8005202:	460b      	mov	r3, r1
 8005204:	71fb      	strb	r3, [r7, #7]
 8005206:	4613      	mov	r3, r2
 8005208:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800520e:	68bb      	ldr	r3, [r7, #8]
 8005210:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8005212:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005216:	2b00      	cmp	r3, #0
 8005218:	d123      	bne.n	8005262 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800521a:	88bb      	ldrh	r3, [r7, #4]
 800521c:	3303      	adds	r3, #3
 800521e:	089b      	lsrs	r3, r3, #2
 8005220:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8005222:	2300      	movs	r3, #0
 8005224:	61bb      	str	r3, [r7, #24]
 8005226:	e018      	b.n	800525a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005228:	79fb      	ldrb	r3, [r7, #7]
 800522a:	031a      	lsls	r2, r3, #12
 800522c:	697b      	ldr	r3, [r7, #20]
 800522e:	4413      	add	r3, r2
 8005230:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005234:	461a      	mov	r2, r3
 8005236:	69fb      	ldr	r3, [r7, #28]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800523c:	69fb      	ldr	r3, [r7, #28]
 800523e:	3301      	adds	r3, #1
 8005240:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005242:	69fb      	ldr	r3, [r7, #28]
 8005244:	3301      	adds	r3, #1
 8005246:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005248:	69fb      	ldr	r3, [r7, #28]
 800524a:	3301      	adds	r3, #1
 800524c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800524e:	69fb      	ldr	r3, [r7, #28]
 8005250:	3301      	adds	r3, #1
 8005252:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005254:	69bb      	ldr	r3, [r7, #24]
 8005256:	3301      	adds	r3, #1
 8005258:	61bb      	str	r3, [r7, #24]
 800525a:	69ba      	ldr	r2, [r7, #24]
 800525c:	693b      	ldr	r3, [r7, #16]
 800525e:	429a      	cmp	r2, r3
 8005260:	d3e2      	bcc.n	8005228 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005262:	2300      	movs	r3, #0
}
 8005264:	4618      	mov	r0, r3
 8005266:	3724      	adds	r7, #36	; 0x24
 8005268:	46bd      	mov	sp, r7
 800526a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526e:	4770      	bx	lr

08005270 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005270:	b480      	push	{r7}
 8005272:	b08b      	sub	sp, #44	; 0x2c
 8005274:	af00      	add	r7, sp, #0
 8005276:	60f8      	str	r0, [r7, #12]
 8005278:	60b9      	str	r1, [r7, #8]
 800527a:	4613      	mov	r3, r2
 800527c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8005282:	68bb      	ldr	r3, [r7, #8]
 8005284:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8005286:	88fb      	ldrh	r3, [r7, #6]
 8005288:	089b      	lsrs	r3, r3, #2
 800528a:	b29b      	uxth	r3, r3
 800528c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800528e:	88fb      	ldrh	r3, [r7, #6]
 8005290:	f003 0303 	and.w	r3, r3, #3
 8005294:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8005296:	2300      	movs	r3, #0
 8005298:	623b      	str	r3, [r7, #32]
 800529a:	e014      	b.n	80052c6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800529c:	69bb      	ldr	r3, [r7, #24]
 800529e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80052a2:	681a      	ldr	r2, [r3, #0]
 80052a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052a6:	601a      	str	r2, [r3, #0]
    pDest++;
 80052a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052aa:	3301      	adds	r3, #1
 80052ac:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80052ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052b0:	3301      	adds	r3, #1
 80052b2:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80052b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052b6:	3301      	adds	r3, #1
 80052b8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80052ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052bc:	3301      	adds	r3, #1
 80052be:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80052c0:	6a3b      	ldr	r3, [r7, #32]
 80052c2:	3301      	adds	r3, #1
 80052c4:	623b      	str	r3, [r7, #32]
 80052c6:	6a3a      	ldr	r2, [r7, #32]
 80052c8:	697b      	ldr	r3, [r7, #20]
 80052ca:	429a      	cmp	r2, r3
 80052cc:	d3e6      	bcc.n	800529c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80052ce:	8bfb      	ldrh	r3, [r7, #30]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d01e      	beq.n	8005312 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80052d4:	2300      	movs	r3, #0
 80052d6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80052d8:	69bb      	ldr	r3, [r7, #24]
 80052da:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80052de:	461a      	mov	r2, r3
 80052e0:	f107 0310 	add.w	r3, r7, #16
 80052e4:	6812      	ldr	r2, [r2, #0]
 80052e6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80052e8:	693a      	ldr	r2, [r7, #16]
 80052ea:	6a3b      	ldr	r3, [r7, #32]
 80052ec:	b2db      	uxtb	r3, r3
 80052ee:	00db      	lsls	r3, r3, #3
 80052f0:	fa22 f303 	lsr.w	r3, r2, r3
 80052f4:	b2da      	uxtb	r2, r3
 80052f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052f8:	701a      	strb	r2, [r3, #0]
      i++;
 80052fa:	6a3b      	ldr	r3, [r7, #32]
 80052fc:	3301      	adds	r3, #1
 80052fe:	623b      	str	r3, [r7, #32]
      pDest++;
 8005300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005302:	3301      	adds	r3, #1
 8005304:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8005306:	8bfb      	ldrh	r3, [r7, #30]
 8005308:	3b01      	subs	r3, #1
 800530a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800530c:	8bfb      	ldrh	r3, [r7, #30]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d1ea      	bne.n	80052e8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8005312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005314:	4618      	mov	r0, r3
 8005316:	372c      	adds	r7, #44	; 0x2c
 8005318:	46bd      	mov	sp, r7
 800531a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531e:	4770      	bx	lr

08005320 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005320:	b480      	push	{r7}
 8005322:	b085      	sub	sp, #20
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
 8005328:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	781b      	ldrb	r3, [r3, #0]
 8005332:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	785b      	ldrb	r3, [r3, #1]
 8005338:	2b01      	cmp	r3, #1
 800533a:	d12c      	bne.n	8005396 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800533c:	68bb      	ldr	r3, [r7, #8]
 800533e:	015a      	lsls	r2, r3, #5
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	4413      	add	r3, r2
 8005344:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	2b00      	cmp	r3, #0
 800534c:	db12      	blt.n	8005374 <USB_EPSetStall+0x54>
 800534e:	68bb      	ldr	r3, [r7, #8]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d00f      	beq.n	8005374 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8005354:	68bb      	ldr	r3, [r7, #8]
 8005356:	015a      	lsls	r2, r3, #5
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	4413      	add	r3, r2
 800535c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	68ba      	ldr	r2, [r7, #8]
 8005364:	0151      	lsls	r1, r2, #5
 8005366:	68fa      	ldr	r2, [r7, #12]
 8005368:	440a      	add	r2, r1
 800536a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800536e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005372:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	015a      	lsls	r2, r3, #5
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	4413      	add	r3, r2
 800537c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	68ba      	ldr	r2, [r7, #8]
 8005384:	0151      	lsls	r1, r2, #5
 8005386:	68fa      	ldr	r2, [r7, #12]
 8005388:	440a      	add	r2, r1
 800538a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800538e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005392:	6013      	str	r3, [r2, #0]
 8005394:	e02b      	b.n	80053ee <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005396:	68bb      	ldr	r3, [r7, #8]
 8005398:	015a      	lsls	r2, r3, #5
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	4413      	add	r3, r2
 800539e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	db12      	blt.n	80053ce <USB_EPSetStall+0xae>
 80053a8:	68bb      	ldr	r3, [r7, #8]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d00f      	beq.n	80053ce <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80053ae:	68bb      	ldr	r3, [r7, #8]
 80053b0:	015a      	lsls	r2, r3, #5
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	4413      	add	r3, r2
 80053b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	68ba      	ldr	r2, [r7, #8]
 80053be:	0151      	lsls	r1, r2, #5
 80053c0:	68fa      	ldr	r2, [r7, #12]
 80053c2:	440a      	add	r2, r1
 80053c4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80053c8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80053cc:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80053ce:	68bb      	ldr	r3, [r7, #8]
 80053d0:	015a      	lsls	r2, r3, #5
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	4413      	add	r3, r2
 80053d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	68ba      	ldr	r2, [r7, #8]
 80053de:	0151      	lsls	r1, r2, #5
 80053e0:	68fa      	ldr	r2, [r7, #12]
 80053e2:	440a      	add	r2, r1
 80053e4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80053e8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80053ec:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80053ee:	2300      	movs	r3, #0
}
 80053f0:	4618      	mov	r0, r3
 80053f2:	3714      	adds	r7, #20
 80053f4:	46bd      	mov	sp, r7
 80053f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fa:	4770      	bx	lr

080053fc <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80053fc:	b480      	push	{r7}
 80053fe:	b085      	sub	sp, #20
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
 8005404:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	781b      	ldrb	r3, [r3, #0]
 800540e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	785b      	ldrb	r3, [r3, #1]
 8005414:	2b01      	cmp	r3, #1
 8005416:	d128      	bne.n	800546a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005418:	68bb      	ldr	r3, [r7, #8]
 800541a:	015a      	lsls	r2, r3, #5
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	4413      	add	r3, r2
 8005420:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	68ba      	ldr	r2, [r7, #8]
 8005428:	0151      	lsls	r1, r2, #5
 800542a:	68fa      	ldr	r2, [r7, #12]
 800542c:	440a      	add	r2, r1
 800542e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005432:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005436:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	791b      	ldrb	r3, [r3, #4]
 800543c:	2b03      	cmp	r3, #3
 800543e:	d003      	beq.n	8005448 <USB_EPClearStall+0x4c>
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	791b      	ldrb	r3, [r3, #4]
 8005444:	2b02      	cmp	r3, #2
 8005446:	d138      	bne.n	80054ba <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005448:	68bb      	ldr	r3, [r7, #8]
 800544a:	015a      	lsls	r2, r3, #5
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	4413      	add	r3, r2
 8005450:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	68ba      	ldr	r2, [r7, #8]
 8005458:	0151      	lsls	r1, r2, #5
 800545a:	68fa      	ldr	r2, [r7, #12]
 800545c:	440a      	add	r2, r1
 800545e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005462:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005466:	6013      	str	r3, [r2, #0]
 8005468:	e027      	b.n	80054ba <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800546a:	68bb      	ldr	r3, [r7, #8]
 800546c:	015a      	lsls	r2, r3, #5
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	4413      	add	r3, r2
 8005472:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	68ba      	ldr	r2, [r7, #8]
 800547a:	0151      	lsls	r1, r2, #5
 800547c:	68fa      	ldr	r2, [r7, #12]
 800547e:	440a      	add	r2, r1
 8005480:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005484:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005488:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	791b      	ldrb	r3, [r3, #4]
 800548e:	2b03      	cmp	r3, #3
 8005490:	d003      	beq.n	800549a <USB_EPClearStall+0x9e>
 8005492:	683b      	ldr	r3, [r7, #0]
 8005494:	791b      	ldrb	r3, [r3, #4]
 8005496:	2b02      	cmp	r3, #2
 8005498:	d10f      	bne.n	80054ba <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800549a:	68bb      	ldr	r3, [r7, #8]
 800549c:	015a      	lsls	r2, r3, #5
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	4413      	add	r3, r2
 80054a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	68ba      	ldr	r2, [r7, #8]
 80054aa:	0151      	lsls	r1, r2, #5
 80054ac:	68fa      	ldr	r2, [r7, #12]
 80054ae:	440a      	add	r2, r1
 80054b0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80054b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80054b8:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80054ba:	2300      	movs	r3, #0
}
 80054bc:	4618      	mov	r0, r3
 80054be:	3714      	adds	r7, #20
 80054c0:	46bd      	mov	sp, r7
 80054c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c6:	4770      	bx	lr

080054c8 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80054c8:	b480      	push	{r7}
 80054ca:	b085      	sub	sp, #20
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
 80054d0:	460b      	mov	r3, r1
 80054d2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	68fa      	ldr	r2, [r7, #12]
 80054e2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80054e6:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80054ea:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80054f2:	681a      	ldr	r2, [r3, #0]
 80054f4:	78fb      	ldrb	r3, [r7, #3]
 80054f6:	011b      	lsls	r3, r3, #4
 80054f8:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 80054fc:	68f9      	ldr	r1, [r7, #12]
 80054fe:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005502:	4313      	orrs	r3, r2
 8005504:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8005506:	2300      	movs	r3, #0
}
 8005508:	4618      	mov	r0, r3
 800550a:	3714      	adds	r7, #20
 800550c:	46bd      	mov	sp, r7
 800550e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005512:	4770      	bx	lr

08005514 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8005514:	b480      	push	{r7}
 8005516:	b085      	sub	sp, #20
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	68fa      	ldr	r2, [r7, #12]
 800552a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800552e:	f023 0303 	bic.w	r3, r3, #3
 8005532:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800553a:	685b      	ldr	r3, [r3, #4]
 800553c:	68fa      	ldr	r2, [r7, #12]
 800553e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005542:	f023 0302 	bic.w	r3, r3, #2
 8005546:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005548:	2300      	movs	r3, #0
}
 800554a:	4618      	mov	r0, r3
 800554c:	3714      	adds	r7, #20
 800554e:	46bd      	mov	sp, r7
 8005550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005554:	4770      	bx	lr

08005556 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8005556:	b480      	push	{r7}
 8005558:	b085      	sub	sp, #20
 800555a:	af00      	add	r7, sp, #0
 800555c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	68fa      	ldr	r2, [r7, #12]
 800556c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8005570:	f023 0303 	bic.w	r3, r3, #3
 8005574:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800557c:	685b      	ldr	r3, [r3, #4]
 800557e:	68fa      	ldr	r2, [r7, #12]
 8005580:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005584:	f043 0302 	orr.w	r3, r3, #2
 8005588:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800558a:	2300      	movs	r3, #0
}
 800558c:	4618      	mov	r0, r3
 800558e:	3714      	adds	r7, #20
 8005590:	46bd      	mov	sp, r7
 8005592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005596:	4770      	bx	lr

08005598 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8005598:	b480      	push	{r7}
 800559a:	b085      	sub	sp, #20
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	695b      	ldr	r3, [r3, #20]
 80055a4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	699b      	ldr	r3, [r3, #24]
 80055aa:	68fa      	ldr	r2, [r7, #12]
 80055ac:	4013      	ands	r3, r2
 80055ae:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80055b0:	68fb      	ldr	r3, [r7, #12]
}
 80055b2:	4618      	mov	r0, r3
 80055b4:	3714      	adds	r7, #20
 80055b6:	46bd      	mov	sp, r7
 80055b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055bc:	4770      	bx	lr

080055be <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80055be:	b480      	push	{r7}
 80055c0:	b085      	sub	sp, #20
 80055c2:	af00      	add	r7, sp, #0
 80055c4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80055d0:	699b      	ldr	r3, [r3, #24]
 80055d2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80055da:	69db      	ldr	r3, [r3, #28]
 80055dc:	68ba      	ldr	r2, [r7, #8]
 80055de:	4013      	ands	r3, r2
 80055e0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80055e2:	68bb      	ldr	r3, [r7, #8]
 80055e4:	0c1b      	lsrs	r3, r3, #16
}
 80055e6:	4618      	mov	r0, r3
 80055e8:	3714      	adds	r7, #20
 80055ea:	46bd      	mov	sp, r7
 80055ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f0:	4770      	bx	lr

080055f2 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80055f2:	b480      	push	{r7}
 80055f4:	b085      	sub	sp, #20
 80055f6:	af00      	add	r7, sp, #0
 80055f8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005604:	699b      	ldr	r3, [r3, #24]
 8005606:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800560e:	69db      	ldr	r3, [r3, #28]
 8005610:	68ba      	ldr	r2, [r7, #8]
 8005612:	4013      	ands	r3, r2
 8005614:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8005616:	68bb      	ldr	r3, [r7, #8]
 8005618:	b29b      	uxth	r3, r3
}
 800561a:	4618      	mov	r0, r3
 800561c:	3714      	adds	r7, #20
 800561e:	46bd      	mov	sp, r7
 8005620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005624:	4770      	bx	lr

08005626 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005626:	b480      	push	{r7}
 8005628:	b085      	sub	sp, #20
 800562a:	af00      	add	r7, sp, #0
 800562c:	6078      	str	r0, [r7, #4]
 800562e:	460b      	mov	r3, r1
 8005630:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8005636:	78fb      	ldrb	r3, [r7, #3]
 8005638:	015a      	lsls	r2, r3, #5
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	4413      	add	r3, r2
 800563e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005642:	689b      	ldr	r3, [r3, #8]
 8005644:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800564c:	695b      	ldr	r3, [r3, #20]
 800564e:	68ba      	ldr	r2, [r7, #8]
 8005650:	4013      	ands	r3, r2
 8005652:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005654:	68bb      	ldr	r3, [r7, #8]
}
 8005656:	4618      	mov	r0, r3
 8005658:	3714      	adds	r7, #20
 800565a:	46bd      	mov	sp, r7
 800565c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005660:	4770      	bx	lr

08005662 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005662:	b480      	push	{r7}
 8005664:	b087      	sub	sp, #28
 8005666:	af00      	add	r7, sp, #0
 8005668:	6078      	str	r0, [r7, #4]
 800566a:	460b      	mov	r3, r1
 800566c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8005672:	697b      	ldr	r3, [r7, #20]
 8005674:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005678:	691b      	ldr	r3, [r3, #16]
 800567a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800567c:	697b      	ldr	r3, [r7, #20]
 800567e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005682:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005684:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8005686:	78fb      	ldrb	r3, [r7, #3]
 8005688:	f003 030f 	and.w	r3, r3, #15
 800568c:	68fa      	ldr	r2, [r7, #12]
 800568e:	fa22 f303 	lsr.w	r3, r2, r3
 8005692:	01db      	lsls	r3, r3, #7
 8005694:	b2db      	uxtb	r3, r3
 8005696:	693a      	ldr	r2, [r7, #16]
 8005698:	4313      	orrs	r3, r2
 800569a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800569c:	78fb      	ldrb	r3, [r7, #3]
 800569e:	015a      	lsls	r2, r3, #5
 80056a0:	697b      	ldr	r3, [r7, #20]
 80056a2:	4413      	add	r3, r2
 80056a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80056a8:	689b      	ldr	r3, [r3, #8]
 80056aa:	693a      	ldr	r2, [r7, #16]
 80056ac:	4013      	ands	r3, r2
 80056ae:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80056b0:	68bb      	ldr	r3, [r7, #8]
}
 80056b2:	4618      	mov	r0, r3
 80056b4:	371c      	adds	r7, #28
 80056b6:	46bd      	mov	sp, r7
 80056b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056bc:	4770      	bx	lr

080056be <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80056be:	b480      	push	{r7}
 80056c0:	b083      	sub	sp, #12
 80056c2:	af00      	add	r7, sp, #0
 80056c4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	695b      	ldr	r3, [r3, #20]
 80056ca:	f003 0301 	and.w	r3, r3, #1
}
 80056ce:	4618      	mov	r0, r3
 80056d0:	370c      	adds	r7, #12
 80056d2:	46bd      	mov	sp, r7
 80056d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d8:	4770      	bx	lr

080056da <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 80056da:	b480      	push	{r7}
 80056dc:	b085      	sub	sp, #20
 80056de:	af00      	add	r7, sp, #0
 80056e0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	68fa      	ldr	r2, [r7, #12]
 80056f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80056f4:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80056f8:	f023 0307 	bic.w	r3, r3, #7
 80056fc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005704:	685b      	ldr	r3, [r3, #4]
 8005706:	68fa      	ldr	r2, [r7, #12]
 8005708:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800570c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005710:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005712:	2300      	movs	r3, #0
}
 8005714:	4618      	mov	r0, r3
 8005716:	3714      	adds	r7, #20
 8005718:	46bd      	mov	sp, r7
 800571a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571e:	4770      	bx	lr

08005720 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8005720:	b480      	push	{r7}
 8005722:	b087      	sub	sp, #28
 8005724:	af00      	add	r7, sp, #0
 8005726:	60f8      	str	r0, [r7, #12]
 8005728:	460b      	mov	r3, r1
 800572a:	607a      	str	r2, [r7, #4]
 800572c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	333c      	adds	r3, #60	; 0x3c
 8005736:	3304      	adds	r3, #4
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800573c:	693b      	ldr	r3, [r7, #16]
 800573e:	4a26      	ldr	r2, [pc, #152]	; (80057d8 <USB_EP0_OutStart+0xb8>)
 8005740:	4293      	cmp	r3, r2
 8005742:	d90a      	bls.n	800575a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005744:	697b      	ldr	r3, [r7, #20]
 8005746:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005750:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005754:	d101      	bne.n	800575a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8005756:	2300      	movs	r3, #0
 8005758:	e037      	b.n	80057ca <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800575a:	697b      	ldr	r3, [r7, #20]
 800575c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005760:	461a      	mov	r2, r3
 8005762:	2300      	movs	r3, #0
 8005764:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005766:	697b      	ldr	r3, [r7, #20]
 8005768:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800576c:	691b      	ldr	r3, [r3, #16]
 800576e:	697a      	ldr	r2, [r7, #20]
 8005770:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005774:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005778:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800577a:	697b      	ldr	r3, [r7, #20]
 800577c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005780:	691b      	ldr	r3, [r3, #16]
 8005782:	697a      	ldr	r2, [r7, #20]
 8005784:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005788:	f043 0318 	orr.w	r3, r3, #24
 800578c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800578e:	697b      	ldr	r3, [r7, #20]
 8005790:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005794:	691b      	ldr	r3, [r3, #16]
 8005796:	697a      	ldr	r2, [r7, #20]
 8005798:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800579c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80057a0:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80057a2:	7afb      	ldrb	r3, [r7, #11]
 80057a4:	2b01      	cmp	r3, #1
 80057a6:	d10f      	bne.n	80057c8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80057a8:	697b      	ldr	r3, [r7, #20]
 80057aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80057ae:	461a      	mov	r2, r3
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80057b4:	697b      	ldr	r3, [r7, #20]
 80057b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	697a      	ldr	r2, [r7, #20]
 80057be:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80057c2:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 80057c6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80057c8:	2300      	movs	r3, #0
}
 80057ca:	4618      	mov	r0, r3
 80057cc:	371c      	adds	r7, #28
 80057ce:	46bd      	mov	sp, r7
 80057d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d4:	4770      	bx	lr
 80057d6:	bf00      	nop
 80057d8:	4f54300a 	.word	0x4f54300a

080057dc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80057dc:	b480      	push	{r7}
 80057de:	b085      	sub	sp, #20
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80057e4:	2300      	movs	r3, #0
 80057e6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	3301      	adds	r3, #1
 80057ec:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	4a13      	ldr	r2, [pc, #76]	; (8005840 <USB_CoreReset+0x64>)
 80057f2:	4293      	cmp	r3, r2
 80057f4:	d901      	bls.n	80057fa <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80057f6:	2303      	movs	r3, #3
 80057f8:	e01b      	b.n	8005832 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	691b      	ldr	r3, [r3, #16]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	daf2      	bge.n	80057e8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005802:	2300      	movs	r3, #0
 8005804:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	691b      	ldr	r3, [r3, #16]
 800580a:	f043 0201 	orr.w	r2, r3, #1
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	3301      	adds	r3, #1
 8005816:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	4a09      	ldr	r2, [pc, #36]	; (8005840 <USB_CoreReset+0x64>)
 800581c:	4293      	cmp	r3, r2
 800581e:	d901      	bls.n	8005824 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005820:	2303      	movs	r3, #3
 8005822:	e006      	b.n	8005832 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	691b      	ldr	r3, [r3, #16]
 8005828:	f003 0301 	and.w	r3, r3, #1
 800582c:	2b01      	cmp	r3, #1
 800582e:	d0f0      	beq.n	8005812 <USB_CoreReset+0x36>

  return HAL_OK;
 8005830:	2300      	movs	r3, #0
}
 8005832:	4618      	mov	r0, r3
 8005834:	3714      	adds	r7, #20
 8005836:	46bd      	mov	sp, r7
 8005838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583c:	4770      	bx	lr
 800583e:	bf00      	nop
 8005840:	00030d40 	.word	0x00030d40

08005844 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b084      	sub	sp, #16
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
 800584c:	460b      	mov	r3, r1
 800584e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8005850:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8005854:	f002 fcc4 	bl	80081e0 <USBD_static_malloc>
 8005858:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	2b00      	cmp	r3, #0
 800585e:	d109      	bne.n	8005874 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	32b0      	adds	r2, #176	; 0xb0
 800586a:	2100      	movs	r1, #0
 800586c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8005870:	2302      	movs	r3, #2
 8005872:	e0d4      	b.n	8005a1e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8005874:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8005878:	2100      	movs	r1, #0
 800587a:	68f8      	ldr	r0, [r7, #12]
 800587c:	f002 fd14 	bl	80082a8 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	32b0      	adds	r2, #176	; 0xb0
 800588a:	68f9      	ldr	r1, [r7, #12]
 800588c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	32b0      	adds	r2, #176	; 0xb0
 800589a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	7c1b      	ldrb	r3, [r3, #16]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d138      	bne.n	800591e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80058ac:	4b5e      	ldr	r3, [pc, #376]	; (8005a28 <USBD_CDC_Init+0x1e4>)
 80058ae:	7819      	ldrb	r1, [r3, #0]
 80058b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80058b4:	2202      	movs	r2, #2
 80058b6:	6878      	ldr	r0, [r7, #4]
 80058b8:	f002 fb6f 	bl	8007f9a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80058bc:	4b5a      	ldr	r3, [pc, #360]	; (8005a28 <USBD_CDC_Init+0x1e4>)
 80058be:	781b      	ldrb	r3, [r3, #0]
 80058c0:	f003 020f 	and.w	r2, r3, #15
 80058c4:	6879      	ldr	r1, [r7, #4]
 80058c6:	4613      	mov	r3, r2
 80058c8:	009b      	lsls	r3, r3, #2
 80058ca:	4413      	add	r3, r2
 80058cc:	009b      	lsls	r3, r3, #2
 80058ce:	440b      	add	r3, r1
 80058d0:	3324      	adds	r3, #36	; 0x24
 80058d2:	2201      	movs	r2, #1
 80058d4:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80058d6:	4b55      	ldr	r3, [pc, #340]	; (8005a2c <USBD_CDC_Init+0x1e8>)
 80058d8:	7819      	ldrb	r1, [r3, #0]
 80058da:	f44f 7300 	mov.w	r3, #512	; 0x200
 80058de:	2202      	movs	r2, #2
 80058e0:	6878      	ldr	r0, [r7, #4]
 80058e2:	f002 fb5a 	bl	8007f9a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80058e6:	4b51      	ldr	r3, [pc, #324]	; (8005a2c <USBD_CDC_Init+0x1e8>)
 80058e8:	781b      	ldrb	r3, [r3, #0]
 80058ea:	f003 020f 	and.w	r2, r3, #15
 80058ee:	6879      	ldr	r1, [r7, #4]
 80058f0:	4613      	mov	r3, r2
 80058f2:	009b      	lsls	r3, r3, #2
 80058f4:	4413      	add	r3, r2
 80058f6:	009b      	lsls	r3, r3, #2
 80058f8:	440b      	add	r3, r1
 80058fa:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80058fe:	2201      	movs	r2, #1
 8005900:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8005902:	4b4b      	ldr	r3, [pc, #300]	; (8005a30 <USBD_CDC_Init+0x1ec>)
 8005904:	781b      	ldrb	r3, [r3, #0]
 8005906:	f003 020f 	and.w	r2, r3, #15
 800590a:	6879      	ldr	r1, [r7, #4]
 800590c:	4613      	mov	r3, r2
 800590e:	009b      	lsls	r3, r3, #2
 8005910:	4413      	add	r3, r2
 8005912:	009b      	lsls	r3, r3, #2
 8005914:	440b      	add	r3, r1
 8005916:	3326      	adds	r3, #38	; 0x26
 8005918:	2210      	movs	r2, #16
 800591a:	801a      	strh	r2, [r3, #0]
 800591c:	e035      	b.n	800598a <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800591e:	4b42      	ldr	r3, [pc, #264]	; (8005a28 <USBD_CDC_Init+0x1e4>)
 8005920:	7819      	ldrb	r1, [r3, #0]
 8005922:	2340      	movs	r3, #64	; 0x40
 8005924:	2202      	movs	r2, #2
 8005926:	6878      	ldr	r0, [r7, #4]
 8005928:	f002 fb37 	bl	8007f9a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800592c:	4b3e      	ldr	r3, [pc, #248]	; (8005a28 <USBD_CDC_Init+0x1e4>)
 800592e:	781b      	ldrb	r3, [r3, #0]
 8005930:	f003 020f 	and.w	r2, r3, #15
 8005934:	6879      	ldr	r1, [r7, #4]
 8005936:	4613      	mov	r3, r2
 8005938:	009b      	lsls	r3, r3, #2
 800593a:	4413      	add	r3, r2
 800593c:	009b      	lsls	r3, r3, #2
 800593e:	440b      	add	r3, r1
 8005940:	3324      	adds	r3, #36	; 0x24
 8005942:	2201      	movs	r2, #1
 8005944:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8005946:	4b39      	ldr	r3, [pc, #228]	; (8005a2c <USBD_CDC_Init+0x1e8>)
 8005948:	7819      	ldrb	r1, [r3, #0]
 800594a:	2340      	movs	r3, #64	; 0x40
 800594c:	2202      	movs	r2, #2
 800594e:	6878      	ldr	r0, [r7, #4]
 8005950:	f002 fb23 	bl	8007f9a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8005954:	4b35      	ldr	r3, [pc, #212]	; (8005a2c <USBD_CDC_Init+0x1e8>)
 8005956:	781b      	ldrb	r3, [r3, #0]
 8005958:	f003 020f 	and.w	r2, r3, #15
 800595c:	6879      	ldr	r1, [r7, #4]
 800595e:	4613      	mov	r3, r2
 8005960:	009b      	lsls	r3, r3, #2
 8005962:	4413      	add	r3, r2
 8005964:	009b      	lsls	r3, r3, #2
 8005966:	440b      	add	r3, r1
 8005968:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800596c:	2201      	movs	r2, #1
 800596e:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8005970:	4b2f      	ldr	r3, [pc, #188]	; (8005a30 <USBD_CDC_Init+0x1ec>)
 8005972:	781b      	ldrb	r3, [r3, #0]
 8005974:	f003 020f 	and.w	r2, r3, #15
 8005978:	6879      	ldr	r1, [r7, #4]
 800597a:	4613      	mov	r3, r2
 800597c:	009b      	lsls	r3, r3, #2
 800597e:	4413      	add	r3, r2
 8005980:	009b      	lsls	r3, r3, #2
 8005982:	440b      	add	r3, r1
 8005984:	3326      	adds	r3, #38	; 0x26
 8005986:	2210      	movs	r2, #16
 8005988:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800598a:	4b29      	ldr	r3, [pc, #164]	; (8005a30 <USBD_CDC_Init+0x1ec>)
 800598c:	7819      	ldrb	r1, [r3, #0]
 800598e:	2308      	movs	r3, #8
 8005990:	2203      	movs	r2, #3
 8005992:	6878      	ldr	r0, [r7, #4]
 8005994:	f002 fb01 	bl	8007f9a <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8005998:	4b25      	ldr	r3, [pc, #148]	; (8005a30 <USBD_CDC_Init+0x1ec>)
 800599a:	781b      	ldrb	r3, [r3, #0]
 800599c:	f003 020f 	and.w	r2, r3, #15
 80059a0:	6879      	ldr	r1, [r7, #4]
 80059a2:	4613      	mov	r3, r2
 80059a4:	009b      	lsls	r3, r3, #2
 80059a6:	4413      	add	r3, r2
 80059a8:	009b      	lsls	r3, r3, #2
 80059aa:	440b      	add	r3, r1
 80059ac:	3324      	adds	r3, #36	; 0x24
 80059ae:	2201      	movs	r2, #1
 80059b0:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	2200      	movs	r2, #0
 80059b6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80059c0:	687a      	ldr	r2, [r7, #4]
 80059c2:	33b0      	adds	r3, #176	; 0xb0
 80059c4:	009b      	lsls	r3, r3, #2
 80059c6:	4413      	add	r3, r2
 80059c8:	685b      	ldr	r3, [r3, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	2200      	movs	r2, #0
 80059d2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	2200      	movs	r2, #0
 80059da:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d101      	bne.n	80059ec <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80059e8:	2302      	movs	r3, #2
 80059ea:	e018      	b.n	8005a1e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	7c1b      	ldrb	r3, [r3, #16]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d10a      	bne.n	8005a0a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80059f4:	4b0d      	ldr	r3, [pc, #52]	; (8005a2c <USBD_CDC_Init+0x1e8>)
 80059f6:	7819      	ldrb	r1, [r3, #0]
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80059fe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005a02:	6878      	ldr	r0, [r7, #4]
 8005a04:	f002 fbb8 	bl	8008178 <USBD_LL_PrepareReceive>
 8005a08:	e008      	b.n	8005a1c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8005a0a:	4b08      	ldr	r3, [pc, #32]	; (8005a2c <USBD_CDC_Init+0x1e8>)
 8005a0c:	7819      	ldrb	r1, [r3, #0]
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005a14:	2340      	movs	r3, #64	; 0x40
 8005a16:	6878      	ldr	r0, [r7, #4]
 8005a18:	f002 fbae 	bl	8008178 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8005a1c:	2300      	movs	r3, #0
}
 8005a1e:	4618      	mov	r0, r3
 8005a20:	3710      	adds	r7, #16
 8005a22:	46bd      	mov	sp, r7
 8005a24:	bd80      	pop	{r7, pc}
 8005a26:	bf00      	nop
 8005a28:	20000093 	.word	0x20000093
 8005a2c:	20000094 	.word	0x20000094
 8005a30:	20000095 	.word	0x20000095

08005a34 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b082      	sub	sp, #8
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
 8005a3c:	460b      	mov	r3, r1
 8005a3e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8005a40:	4b3a      	ldr	r3, [pc, #232]	; (8005b2c <USBD_CDC_DeInit+0xf8>)
 8005a42:	781b      	ldrb	r3, [r3, #0]
 8005a44:	4619      	mov	r1, r3
 8005a46:	6878      	ldr	r0, [r7, #4]
 8005a48:	f002 facd 	bl	8007fe6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8005a4c:	4b37      	ldr	r3, [pc, #220]	; (8005b2c <USBD_CDC_DeInit+0xf8>)
 8005a4e:	781b      	ldrb	r3, [r3, #0]
 8005a50:	f003 020f 	and.w	r2, r3, #15
 8005a54:	6879      	ldr	r1, [r7, #4]
 8005a56:	4613      	mov	r3, r2
 8005a58:	009b      	lsls	r3, r3, #2
 8005a5a:	4413      	add	r3, r2
 8005a5c:	009b      	lsls	r3, r3, #2
 8005a5e:	440b      	add	r3, r1
 8005a60:	3324      	adds	r3, #36	; 0x24
 8005a62:	2200      	movs	r2, #0
 8005a64:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8005a66:	4b32      	ldr	r3, [pc, #200]	; (8005b30 <USBD_CDC_DeInit+0xfc>)
 8005a68:	781b      	ldrb	r3, [r3, #0]
 8005a6a:	4619      	mov	r1, r3
 8005a6c:	6878      	ldr	r0, [r7, #4]
 8005a6e:	f002 faba 	bl	8007fe6 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8005a72:	4b2f      	ldr	r3, [pc, #188]	; (8005b30 <USBD_CDC_DeInit+0xfc>)
 8005a74:	781b      	ldrb	r3, [r3, #0]
 8005a76:	f003 020f 	and.w	r2, r3, #15
 8005a7a:	6879      	ldr	r1, [r7, #4]
 8005a7c:	4613      	mov	r3, r2
 8005a7e:	009b      	lsls	r3, r3, #2
 8005a80:	4413      	add	r3, r2
 8005a82:	009b      	lsls	r3, r3, #2
 8005a84:	440b      	add	r3, r1
 8005a86:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8005a8e:	4b29      	ldr	r3, [pc, #164]	; (8005b34 <USBD_CDC_DeInit+0x100>)
 8005a90:	781b      	ldrb	r3, [r3, #0]
 8005a92:	4619      	mov	r1, r3
 8005a94:	6878      	ldr	r0, [r7, #4]
 8005a96:	f002 faa6 	bl	8007fe6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8005a9a:	4b26      	ldr	r3, [pc, #152]	; (8005b34 <USBD_CDC_DeInit+0x100>)
 8005a9c:	781b      	ldrb	r3, [r3, #0]
 8005a9e:	f003 020f 	and.w	r2, r3, #15
 8005aa2:	6879      	ldr	r1, [r7, #4]
 8005aa4:	4613      	mov	r3, r2
 8005aa6:	009b      	lsls	r3, r3, #2
 8005aa8:	4413      	add	r3, r2
 8005aaa:	009b      	lsls	r3, r3, #2
 8005aac:	440b      	add	r3, r1
 8005aae:	3324      	adds	r3, #36	; 0x24
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8005ab4:	4b1f      	ldr	r3, [pc, #124]	; (8005b34 <USBD_CDC_DeInit+0x100>)
 8005ab6:	781b      	ldrb	r3, [r3, #0]
 8005ab8:	f003 020f 	and.w	r2, r3, #15
 8005abc:	6879      	ldr	r1, [r7, #4]
 8005abe:	4613      	mov	r3, r2
 8005ac0:	009b      	lsls	r3, r3, #2
 8005ac2:	4413      	add	r3, r2
 8005ac4:	009b      	lsls	r3, r3, #2
 8005ac6:	440b      	add	r3, r1
 8005ac8:	3326      	adds	r3, #38	; 0x26
 8005aca:	2200      	movs	r2, #0
 8005acc:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	32b0      	adds	r2, #176	; 0xb0
 8005ad8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d01f      	beq.n	8005b20 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005ae6:	687a      	ldr	r2, [r7, #4]
 8005ae8:	33b0      	adds	r3, #176	; 0xb0
 8005aea:	009b      	lsls	r3, r3, #2
 8005aec:	4413      	add	r3, r2
 8005aee:	685b      	ldr	r3, [r3, #4]
 8005af0:	685b      	ldr	r3, [r3, #4]
 8005af2:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	32b0      	adds	r2, #176	; 0xb0
 8005afe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b02:	4618      	mov	r0, r3
 8005b04:	f002 fb7a 	bl	80081fc <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	32b0      	adds	r2, #176	; 0xb0
 8005b12:	2100      	movs	r1, #0
 8005b14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8005b20:	2300      	movs	r3, #0
}
 8005b22:	4618      	mov	r0, r3
 8005b24:	3708      	adds	r7, #8
 8005b26:	46bd      	mov	sp, r7
 8005b28:	bd80      	pop	{r7, pc}
 8005b2a:	bf00      	nop
 8005b2c:	20000093 	.word	0x20000093
 8005b30:	20000094 	.word	0x20000094
 8005b34:	20000095 	.word	0x20000095

08005b38 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8005b38:	b580      	push	{r7, lr}
 8005b3a:	b086      	sub	sp, #24
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	6078      	str	r0, [r7, #4]
 8005b40:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	32b0      	adds	r2, #176	; 0xb0
 8005b4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b50:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8005b52:	2300      	movs	r3, #0
 8005b54:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8005b56:	2300      	movs	r3, #0
 8005b58:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8005b5e:	693b      	ldr	r3, [r7, #16]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d101      	bne.n	8005b68 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8005b64:	2303      	movs	r3, #3
 8005b66:	e0bf      	b.n	8005ce8 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	781b      	ldrb	r3, [r3, #0]
 8005b6c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d050      	beq.n	8005c16 <USBD_CDC_Setup+0xde>
 8005b74:	2b20      	cmp	r3, #32
 8005b76:	f040 80af 	bne.w	8005cd8 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	88db      	ldrh	r3, [r3, #6]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d03a      	beq.n	8005bf8 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8005b82:	683b      	ldr	r3, [r7, #0]
 8005b84:	781b      	ldrb	r3, [r3, #0]
 8005b86:	b25b      	sxtb	r3, r3
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	da1b      	bge.n	8005bc4 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005b92:	687a      	ldr	r2, [r7, #4]
 8005b94:	33b0      	adds	r3, #176	; 0xb0
 8005b96:	009b      	lsls	r3, r3, #2
 8005b98:	4413      	add	r3, r2
 8005b9a:	685b      	ldr	r3, [r3, #4]
 8005b9c:	689b      	ldr	r3, [r3, #8]
 8005b9e:	683a      	ldr	r2, [r7, #0]
 8005ba0:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8005ba2:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005ba4:	683a      	ldr	r2, [r7, #0]
 8005ba6:	88d2      	ldrh	r2, [r2, #6]
 8005ba8:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	88db      	ldrh	r3, [r3, #6]
 8005bae:	2b07      	cmp	r3, #7
 8005bb0:	bf28      	it	cs
 8005bb2:	2307      	movcs	r3, #7
 8005bb4:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	89fa      	ldrh	r2, [r7, #14]
 8005bba:	4619      	mov	r1, r3
 8005bbc:	6878      	ldr	r0, [r7, #4]
 8005bbe:	f001 fd89 	bl	80076d4 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8005bc2:	e090      	b.n	8005ce6 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	785a      	ldrb	r2, [r3, #1]
 8005bc8:	693b      	ldr	r3, [r7, #16]
 8005bca:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	88db      	ldrh	r3, [r3, #6]
 8005bd2:	2b3f      	cmp	r3, #63	; 0x3f
 8005bd4:	d803      	bhi.n	8005bde <USBD_CDC_Setup+0xa6>
 8005bd6:	683b      	ldr	r3, [r7, #0]
 8005bd8:	88db      	ldrh	r3, [r3, #6]
 8005bda:	b2da      	uxtb	r2, r3
 8005bdc:	e000      	b.n	8005be0 <USBD_CDC_Setup+0xa8>
 8005bde:	2240      	movs	r2, #64	; 0x40
 8005be0:	693b      	ldr	r3, [r7, #16]
 8005be2:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8005be6:	6939      	ldr	r1, [r7, #16]
 8005be8:	693b      	ldr	r3, [r7, #16]
 8005bea:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8005bee:	461a      	mov	r2, r3
 8005bf0:	6878      	ldr	r0, [r7, #4]
 8005bf2:	f001 fd9b 	bl	800772c <USBD_CtlPrepareRx>
      break;
 8005bf6:	e076      	b.n	8005ce6 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005bfe:	687a      	ldr	r2, [r7, #4]
 8005c00:	33b0      	adds	r3, #176	; 0xb0
 8005c02:	009b      	lsls	r3, r3, #2
 8005c04:	4413      	add	r3, r2
 8005c06:	685b      	ldr	r3, [r3, #4]
 8005c08:	689b      	ldr	r3, [r3, #8]
 8005c0a:	683a      	ldr	r2, [r7, #0]
 8005c0c:	7850      	ldrb	r0, [r2, #1]
 8005c0e:	2200      	movs	r2, #0
 8005c10:	6839      	ldr	r1, [r7, #0]
 8005c12:	4798      	blx	r3
      break;
 8005c14:	e067      	b.n	8005ce6 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005c16:	683b      	ldr	r3, [r7, #0]
 8005c18:	785b      	ldrb	r3, [r3, #1]
 8005c1a:	2b0b      	cmp	r3, #11
 8005c1c:	d851      	bhi.n	8005cc2 <USBD_CDC_Setup+0x18a>
 8005c1e:	a201      	add	r2, pc, #4	; (adr r2, 8005c24 <USBD_CDC_Setup+0xec>)
 8005c20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c24:	08005c55 	.word	0x08005c55
 8005c28:	08005cd1 	.word	0x08005cd1
 8005c2c:	08005cc3 	.word	0x08005cc3
 8005c30:	08005cc3 	.word	0x08005cc3
 8005c34:	08005cc3 	.word	0x08005cc3
 8005c38:	08005cc3 	.word	0x08005cc3
 8005c3c:	08005cc3 	.word	0x08005cc3
 8005c40:	08005cc3 	.word	0x08005cc3
 8005c44:	08005cc3 	.word	0x08005cc3
 8005c48:	08005cc3 	.word	0x08005cc3
 8005c4c:	08005c7f 	.word	0x08005c7f
 8005c50:	08005ca9 	.word	0x08005ca9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005c5a:	b2db      	uxtb	r3, r3
 8005c5c:	2b03      	cmp	r3, #3
 8005c5e:	d107      	bne.n	8005c70 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8005c60:	f107 030a 	add.w	r3, r7, #10
 8005c64:	2202      	movs	r2, #2
 8005c66:	4619      	mov	r1, r3
 8005c68:	6878      	ldr	r0, [r7, #4]
 8005c6a:	f001 fd33 	bl	80076d4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005c6e:	e032      	b.n	8005cd6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8005c70:	6839      	ldr	r1, [r7, #0]
 8005c72:	6878      	ldr	r0, [r7, #4]
 8005c74:	f001 fcbd 	bl	80075f2 <USBD_CtlError>
            ret = USBD_FAIL;
 8005c78:	2303      	movs	r3, #3
 8005c7a:	75fb      	strb	r3, [r7, #23]
          break;
 8005c7c:	e02b      	b.n	8005cd6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005c84:	b2db      	uxtb	r3, r3
 8005c86:	2b03      	cmp	r3, #3
 8005c88:	d107      	bne.n	8005c9a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8005c8a:	f107 030d 	add.w	r3, r7, #13
 8005c8e:	2201      	movs	r2, #1
 8005c90:	4619      	mov	r1, r3
 8005c92:	6878      	ldr	r0, [r7, #4]
 8005c94:	f001 fd1e 	bl	80076d4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005c98:	e01d      	b.n	8005cd6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8005c9a:	6839      	ldr	r1, [r7, #0]
 8005c9c:	6878      	ldr	r0, [r7, #4]
 8005c9e:	f001 fca8 	bl	80075f2 <USBD_CtlError>
            ret = USBD_FAIL;
 8005ca2:	2303      	movs	r3, #3
 8005ca4:	75fb      	strb	r3, [r7, #23]
          break;
 8005ca6:	e016      	b.n	8005cd6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005cae:	b2db      	uxtb	r3, r3
 8005cb0:	2b03      	cmp	r3, #3
 8005cb2:	d00f      	beq.n	8005cd4 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8005cb4:	6839      	ldr	r1, [r7, #0]
 8005cb6:	6878      	ldr	r0, [r7, #4]
 8005cb8:	f001 fc9b 	bl	80075f2 <USBD_CtlError>
            ret = USBD_FAIL;
 8005cbc:	2303      	movs	r3, #3
 8005cbe:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8005cc0:	e008      	b.n	8005cd4 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8005cc2:	6839      	ldr	r1, [r7, #0]
 8005cc4:	6878      	ldr	r0, [r7, #4]
 8005cc6:	f001 fc94 	bl	80075f2 <USBD_CtlError>
          ret = USBD_FAIL;
 8005cca:	2303      	movs	r3, #3
 8005ccc:	75fb      	strb	r3, [r7, #23]
          break;
 8005cce:	e002      	b.n	8005cd6 <USBD_CDC_Setup+0x19e>
          break;
 8005cd0:	bf00      	nop
 8005cd2:	e008      	b.n	8005ce6 <USBD_CDC_Setup+0x1ae>
          break;
 8005cd4:	bf00      	nop
      }
      break;
 8005cd6:	e006      	b.n	8005ce6 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8005cd8:	6839      	ldr	r1, [r7, #0]
 8005cda:	6878      	ldr	r0, [r7, #4]
 8005cdc:	f001 fc89 	bl	80075f2 <USBD_CtlError>
      ret = USBD_FAIL;
 8005ce0:	2303      	movs	r3, #3
 8005ce2:	75fb      	strb	r3, [r7, #23]
      break;
 8005ce4:	bf00      	nop
  }

  return (uint8_t)ret;
 8005ce6:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ce8:	4618      	mov	r0, r3
 8005cea:	3718      	adds	r7, #24
 8005cec:	46bd      	mov	sp, r7
 8005cee:	bd80      	pop	{r7, pc}

08005cf0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	b084      	sub	sp, #16
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
 8005cf8:	460b      	mov	r3, r1
 8005cfa:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8005d02:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	32b0      	adds	r2, #176	; 0xb0
 8005d0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d101      	bne.n	8005d1a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8005d16:	2303      	movs	r3, #3
 8005d18:	e065      	b.n	8005de6 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	32b0      	adds	r2, #176	; 0xb0
 8005d24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d28:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8005d2a:	78fb      	ldrb	r3, [r7, #3]
 8005d2c:	f003 020f 	and.w	r2, r3, #15
 8005d30:	6879      	ldr	r1, [r7, #4]
 8005d32:	4613      	mov	r3, r2
 8005d34:	009b      	lsls	r3, r3, #2
 8005d36:	4413      	add	r3, r2
 8005d38:	009b      	lsls	r3, r3, #2
 8005d3a:	440b      	add	r3, r1
 8005d3c:	3318      	adds	r3, #24
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d02f      	beq.n	8005da4 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8005d44:	78fb      	ldrb	r3, [r7, #3]
 8005d46:	f003 020f 	and.w	r2, r3, #15
 8005d4a:	6879      	ldr	r1, [r7, #4]
 8005d4c:	4613      	mov	r3, r2
 8005d4e:	009b      	lsls	r3, r3, #2
 8005d50:	4413      	add	r3, r2
 8005d52:	009b      	lsls	r3, r3, #2
 8005d54:	440b      	add	r3, r1
 8005d56:	3318      	adds	r3, #24
 8005d58:	681a      	ldr	r2, [r3, #0]
 8005d5a:	78fb      	ldrb	r3, [r7, #3]
 8005d5c:	f003 010f 	and.w	r1, r3, #15
 8005d60:	68f8      	ldr	r0, [r7, #12]
 8005d62:	460b      	mov	r3, r1
 8005d64:	00db      	lsls	r3, r3, #3
 8005d66:	440b      	add	r3, r1
 8005d68:	009b      	lsls	r3, r3, #2
 8005d6a:	4403      	add	r3, r0
 8005d6c:	3348      	adds	r3, #72	; 0x48
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	fbb2 f1f3 	udiv	r1, r2, r3
 8005d74:	fb01 f303 	mul.w	r3, r1, r3
 8005d78:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d112      	bne.n	8005da4 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8005d7e:	78fb      	ldrb	r3, [r7, #3]
 8005d80:	f003 020f 	and.w	r2, r3, #15
 8005d84:	6879      	ldr	r1, [r7, #4]
 8005d86:	4613      	mov	r3, r2
 8005d88:	009b      	lsls	r3, r3, #2
 8005d8a:	4413      	add	r3, r2
 8005d8c:	009b      	lsls	r3, r3, #2
 8005d8e:	440b      	add	r3, r1
 8005d90:	3318      	adds	r3, #24
 8005d92:	2200      	movs	r2, #0
 8005d94:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8005d96:	78f9      	ldrb	r1, [r7, #3]
 8005d98:	2300      	movs	r3, #0
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	6878      	ldr	r0, [r7, #4]
 8005d9e:	f002 f9ca 	bl	8008136 <USBD_LL_Transmit>
 8005da2:	e01f      	b.n	8005de4 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	2200      	movs	r2, #0
 8005da8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005db2:	687a      	ldr	r2, [r7, #4]
 8005db4:	33b0      	adds	r3, #176	; 0xb0
 8005db6:	009b      	lsls	r3, r3, #2
 8005db8:	4413      	add	r3, r2
 8005dba:	685b      	ldr	r3, [r3, #4]
 8005dbc:	691b      	ldr	r3, [r3, #16]
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d010      	beq.n	8005de4 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005dc8:	687a      	ldr	r2, [r7, #4]
 8005dca:	33b0      	adds	r3, #176	; 0xb0
 8005dcc:	009b      	lsls	r3, r3, #2
 8005dce:	4413      	add	r3, r2
 8005dd0:	685b      	ldr	r3, [r3, #4]
 8005dd2:	691b      	ldr	r3, [r3, #16]
 8005dd4:	68ba      	ldr	r2, [r7, #8]
 8005dd6:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8005dda:	68ba      	ldr	r2, [r7, #8]
 8005ddc:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8005de0:	78fa      	ldrb	r2, [r7, #3]
 8005de2:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8005de4:	2300      	movs	r3, #0
}
 8005de6:	4618      	mov	r0, r3
 8005de8:	3710      	adds	r7, #16
 8005dea:	46bd      	mov	sp, r7
 8005dec:	bd80      	pop	{r7, pc}

08005dee <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005dee:	b580      	push	{r7, lr}
 8005df0:	b084      	sub	sp, #16
 8005df2:	af00      	add	r7, sp, #0
 8005df4:	6078      	str	r0, [r7, #4]
 8005df6:	460b      	mov	r3, r1
 8005df8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	32b0      	adds	r2, #176	; 0xb0
 8005e04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e08:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	32b0      	adds	r2, #176	; 0xb0
 8005e14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d101      	bne.n	8005e20 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8005e1c:	2303      	movs	r3, #3
 8005e1e:	e01a      	b.n	8005e56 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8005e20:	78fb      	ldrb	r3, [r7, #3]
 8005e22:	4619      	mov	r1, r3
 8005e24:	6878      	ldr	r0, [r7, #4]
 8005e26:	f002 f9c8 	bl	80081ba <USBD_LL_GetRxDataSize>
 8005e2a:	4602      	mov	r2, r0
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005e38:	687a      	ldr	r2, [r7, #4]
 8005e3a:	33b0      	adds	r3, #176	; 0xb0
 8005e3c:	009b      	lsls	r3, r3, #2
 8005e3e:	4413      	add	r3, r2
 8005e40:	685b      	ldr	r3, [r3, #4]
 8005e42:	68db      	ldr	r3, [r3, #12]
 8005e44:	68fa      	ldr	r2, [r7, #12]
 8005e46:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8005e4a:	68fa      	ldr	r2, [r7, #12]
 8005e4c:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8005e50:	4611      	mov	r1, r2
 8005e52:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8005e54:	2300      	movs	r3, #0
}
 8005e56:	4618      	mov	r0, r3
 8005e58:	3710      	adds	r7, #16
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	bd80      	pop	{r7, pc}

08005e5e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8005e5e:	b580      	push	{r7, lr}
 8005e60:	b084      	sub	sp, #16
 8005e62:	af00      	add	r7, sp, #0
 8005e64:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	32b0      	adds	r2, #176	; 0xb0
 8005e70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e74:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d101      	bne.n	8005e80 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8005e7c:	2303      	movs	r3, #3
 8005e7e:	e025      	b.n	8005ecc <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005e86:	687a      	ldr	r2, [r7, #4]
 8005e88:	33b0      	adds	r3, #176	; 0xb0
 8005e8a:	009b      	lsls	r3, r3, #2
 8005e8c:	4413      	add	r3, r2
 8005e8e:	685b      	ldr	r3, [r3, #4]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d01a      	beq.n	8005eca <USBD_CDC_EP0_RxReady+0x6c>
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8005e9a:	2bff      	cmp	r3, #255	; 0xff
 8005e9c:	d015      	beq.n	8005eca <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005ea4:	687a      	ldr	r2, [r7, #4]
 8005ea6:	33b0      	adds	r3, #176	; 0xb0
 8005ea8:	009b      	lsls	r3, r3, #2
 8005eaa:	4413      	add	r3, r2
 8005eac:	685b      	ldr	r3, [r3, #4]
 8005eae:	689b      	ldr	r3, [r3, #8]
 8005eb0:	68fa      	ldr	r2, [r7, #12]
 8005eb2:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8005eb6:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8005eb8:	68fa      	ldr	r2, [r7, #12]
 8005eba:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8005ebe:	b292      	uxth	r2, r2
 8005ec0:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	22ff      	movs	r2, #255	; 0xff
 8005ec6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8005eca:	2300      	movs	r3, #0
}
 8005ecc:	4618      	mov	r0, r3
 8005ece:	3710      	adds	r7, #16
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	bd80      	pop	{r7, pc}

08005ed4 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b086      	sub	sp, #24
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005edc:	2182      	movs	r1, #130	; 0x82
 8005ede:	4818      	ldr	r0, [pc, #96]	; (8005f40 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005ee0:	f000 fd4f 	bl	8006982 <USBD_GetEpDesc>
 8005ee4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005ee6:	2101      	movs	r1, #1
 8005ee8:	4815      	ldr	r0, [pc, #84]	; (8005f40 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005eea:	f000 fd4a 	bl	8006982 <USBD_GetEpDesc>
 8005eee:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005ef0:	2181      	movs	r1, #129	; 0x81
 8005ef2:	4813      	ldr	r0, [pc, #76]	; (8005f40 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005ef4:	f000 fd45 	bl	8006982 <USBD_GetEpDesc>
 8005ef8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005efa:	697b      	ldr	r3, [r7, #20]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d002      	beq.n	8005f06 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8005f00:	697b      	ldr	r3, [r7, #20]
 8005f02:	2210      	movs	r2, #16
 8005f04:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005f06:	693b      	ldr	r3, [r7, #16]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d006      	beq.n	8005f1a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005f0c:	693b      	ldr	r3, [r7, #16]
 8005f0e:	2200      	movs	r2, #0
 8005f10:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005f14:	711a      	strb	r2, [r3, #4]
 8005f16:	2200      	movs	r2, #0
 8005f18:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d006      	beq.n	8005f2e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	2200      	movs	r2, #0
 8005f24:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005f28:	711a      	strb	r2, [r3, #4]
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2243      	movs	r2, #67	; 0x43
 8005f32:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005f34:	4b02      	ldr	r3, [pc, #8]	; (8005f40 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8005f36:	4618      	mov	r0, r3
 8005f38:	3718      	adds	r7, #24
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	bd80      	pop	{r7, pc}
 8005f3e:	bf00      	nop
 8005f40:	20000050 	.word	0x20000050

08005f44 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b086      	sub	sp, #24
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005f4c:	2182      	movs	r1, #130	; 0x82
 8005f4e:	4818      	ldr	r0, [pc, #96]	; (8005fb0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005f50:	f000 fd17 	bl	8006982 <USBD_GetEpDesc>
 8005f54:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005f56:	2101      	movs	r1, #1
 8005f58:	4815      	ldr	r0, [pc, #84]	; (8005fb0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005f5a:	f000 fd12 	bl	8006982 <USBD_GetEpDesc>
 8005f5e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005f60:	2181      	movs	r1, #129	; 0x81
 8005f62:	4813      	ldr	r0, [pc, #76]	; (8005fb0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005f64:	f000 fd0d 	bl	8006982 <USBD_GetEpDesc>
 8005f68:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005f6a:	697b      	ldr	r3, [r7, #20]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d002      	beq.n	8005f76 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8005f70:	697b      	ldr	r3, [r7, #20]
 8005f72:	2210      	movs	r2, #16
 8005f74:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005f76:	693b      	ldr	r3, [r7, #16]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d006      	beq.n	8005f8a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8005f7c:	693b      	ldr	r3, [r7, #16]
 8005f7e:	2200      	movs	r2, #0
 8005f80:	711a      	strb	r2, [r3, #4]
 8005f82:	2200      	movs	r2, #0
 8005f84:	f042 0202 	orr.w	r2, r2, #2
 8005f88:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d006      	beq.n	8005f9e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	2200      	movs	r2, #0
 8005f94:	711a      	strb	r2, [r3, #4]
 8005f96:	2200      	movs	r2, #0
 8005f98:	f042 0202 	orr.w	r2, r2, #2
 8005f9c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	2243      	movs	r2, #67	; 0x43
 8005fa2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005fa4:	4b02      	ldr	r3, [pc, #8]	; (8005fb0 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	3718      	adds	r7, #24
 8005faa:	46bd      	mov	sp, r7
 8005fac:	bd80      	pop	{r7, pc}
 8005fae:	bf00      	nop
 8005fb0:	20000050 	.word	0x20000050

08005fb4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b086      	sub	sp, #24
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005fbc:	2182      	movs	r1, #130	; 0x82
 8005fbe:	4818      	ldr	r0, [pc, #96]	; (8006020 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8005fc0:	f000 fcdf 	bl	8006982 <USBD_GetEpDesc>
 8005fc4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005fc6:	2101      	movs	r1, #1
 8005fc8:	4815      	ldr	r0, [pc, #84]	; (8006020 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8005fca:	f000 fcda 	bl	8006982 <USBD_GetEpDesc>
 8005fce:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005fd0:	2181      	movs	r1, #129	; 0x81
 8005fd2:	4813      	ldr	r0, [pc, #76]	; (8006020 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8005fd4:	f000 fcd5 	bl	8006982 <USBD_GetEpDesc>
 8005fd8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005fda:	697b      	ldr	r3, [r7, #20]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d002      	beq.n	8005fe6 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8005fe0:	697b      	ldr	r3, [r7, #20]
 8005fe2:	2210      	movs	r2, #16
 8005fe4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005fe6:	693b      	ldr	r3, [r7, #16]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d006      	beq.n	8005ffa <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005fec:	693b      	ldr	r3, [r7, #16]
 8005fee:	2200      	movs	r2, #0
 8005ff0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005ff4:	711a      	strb	r2, [r3, #4]
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d006      	beq.n	800600e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	2200      	movs	r2, #0
 8006004:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006008:	711a      	strb	r2, [r3, #4]
 800600a:	2200      	movs	r2, #0
 800600c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	2243      	movs	r2, #67	; 0x43
 8006012:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006014:	4b02      	ldr	r3, [pc, #8]	; (8006020 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8006016:	4618      	mov	r0, r3
 8006018:	3718      	adds	r7, #24
 800601a:	46bd      	mov	sp, r7
 800601c:	bd80      	pop	{r7, pc}
 800601e:	bf00      	nop
 8006020:	20000050 	.word	0x20000050

08006024 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8006024:	b480      	push	{r7}
 8006026:	b083      	sub	sp, #12
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	220a      	movs	r2, #10
 8006030:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8006032:	4b03      	ldr	r3, [pc, #12]	; (8006040 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8006034:	4618      	mov	r0, r3
 8006036:	370c      	adds	r7, #12
 8006038:	46bd      	mov	sp, r7
 800603a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603e:	4770      	bx	lr
 8006040:	2000000c 	.word	0x2000000c

08006044 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8006044:	b480      	push	{r7}
 8006046:	b083      	sub	sp, #12
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
 800604c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800604e:	683b      	ldr	r3, [r7, #0]
 8006050:	2b00      	cmp	r3, #0
 8006052:	d101      	bne.n	8006058 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8006054:	2303      	movs	r3, #3
 8006056:	e009      	b.n	800606c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800605e:	687a      	ldr	r2, [r7, #4]
 8006060:	33b0      	adds	r3, #176	; 0xb0
 8006062:	009b      	lsls	r3, r3, #2
 8006064:	4413      	add	r3, r2
 8006066:	683a      	ldr	r2, [r7, #0]
 8006068:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800606a:	2300      	movs	r3, #0
}
 800606c:	4618      	mov	r0, r3
 800606e:	370c      	adds	r7, #12
 8006070:	46bd      	mov	sp, r7
 8006072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006076:	4770      	bx	lr

08006078 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8006078:	b480      	push	{r7}
 800607a:	b087      	sub	sp, #28
 800607c:	af00      	add	r7, sp, #0
 800607e:	60f8      	str	r0, [r7, #12]
 8006080:	60b9      	str	r1, [r7, #8]
 8006082:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	32b0      	adds	r2, #176	; 0xb0
 800608e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006092:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8006094:	697b      	ldr	r3, [r7, #20]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d101      	bne.n	800609e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800609a:	2303      	movs	r3, #3
 800609c:	e008      	b.n	80060b0 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800609e:	697b      	ldr	r3, [r7, #20]
 80060a0:	68ba      	ldr	r2, [r7, #8]
 80060a2:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80060a6:	697b      	ldr	r3, [r7, #20]
 80060a8:	687a      	ldr	r2, [r7, #4]
 80060aa:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 80060ae:	2300      	movs	r3, #0
}
 80060b0:	4618      	mov	r0, r3
 80060b2:	371c      	adds	r7, #28
 80060b4:	46bd      	mov	sp, r7
 80060b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ba:	4770      	bx	lr

080060bc <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80060bc:	b480      	push	{r7}
 80060be:	b085      	sub	sp, #20
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
 80060c4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	32b0      	adds	r2, #176	; 0xb0
 80060d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80060d4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d101      	bne.n	80060e0 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80060dc:	2303      	movs	r3, #3
 80060de:	e004      	b.n	80060ea <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	683a      	ldr	r2, [r7, #0]
 80060e4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 80060e8:	2300      	movs	r3, #0
}
 80060ea:	4618      	mov	r0, r3
 80060ec:	3714      	adds	r7, #20
 80060ee:	46bd      	mov	sp, r7
 80060f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f4:	4770      	bx	lr
	...

080060f8 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b084      	sub	sp, #16
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	32b0      	adds	r2, #176	; 0xb0
 800610a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800610e:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8006110:	2301      	movs	r3, #1
 8006112:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	32b0      	adds	r2, #176	; 0xb0
 800611e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d101      	bne.n	800612a <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8006126:	2303      	movs	r3, #3
 8006128:	e025      	b.n	8006176 <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 800612a:	68bb      	ldr	r3, [r7, #8]
 800612c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006130:	2b00      	cmp	r3, #0
 8006132:	d11f      	bne.n	8006174 <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	2201      	movs	r2, #1
 8006138:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800613c:	4b10      	ldr	r3, [pc, #64]	; (8006180 <USBD_CDC_TransmitPacket+0x88>)
 800613e:	781b      	ldrb	r3, [r3, #0]
 8006140:	f003 020f 	and.w	r2, r3, #15
 8006144:	68bb      	ldr	r3, [r7, #8]
 8006146:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 800614a:	6878      	ldr	r0, [r7, #4]
 800614c:	4613      	mov	r3, r2
 800614e:	009b      	lsls	r3, r3, #2
 8006150:	4413      	add	r3, r2
 8006152:	009b      	lsls	r3, r3, #2
 8006154:	4403      	add	r3, r0
 8006156:	3318      	adds	r3, #24
 8006158:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800615a:	4b09      	ldr	r3, [pc, #36]	; (8006180 <USBD_CDC_TransmitPacket+0x88>)
 800615c:	7819      	ldrb	r1, [r3, #0]
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8006164:	68bb      	ldr	r3, [r7, #8]
 8006166:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800616a:	6878      	ldr	r0, [r7, #4]
 800616c:	f001 ffe3 	bl	8008136 <USBD_LL_Transmit>

    ret = USBD_OK;
 8006170:	2300      	movs	r3, #0
 8006172:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8006174:	7bfb      	ldrb	r3, [r7, #15]
}
 8006176:	4618      	mov	r0, r3
 8006178:	3710      	adds	r7, #16
 800617a:	46bd      	mov	sp, r7
 800617c:	bd80      	pop	{r7, pc}
 800617e:	bf00      	nop
 8006180:	20000093 	.word	0x20000093

08006184 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b084      	sub	sp, #16
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	32b0      	adds	r2, #176	; 0xb0
 8006196:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800619a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	32b0      	adds	r2, #176	; 0xb0
 80061a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d101      	bne.n	80061b2 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80061ae:	2303      	movs	r3, #3
 80061b0:	e018      	b.n	80061e4 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	7c1b      	ldrb	r3, [r3, #16]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d10a      	bne.n	80061d0 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80061ba:	4b0c      	ldr	r3, [pc, #48]	; (80061ec <USBD_CDC_ReceivePacket+0x68>)
 80061bc:	7819      	ldrb	r1, [r3, #0]
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80061c4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80061c8:	6878      	ldr	r0, [r7, #4]
 80061ca:	f001 ffd5 	bl	8008178 <USBD_LL_PrepareReceive>
 80061ce:	e008      	b.n	80061e2 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80061d0:	4b06      	ldr	r3, [pc, #24]	; (80061ec <USBD_CDC_ReceivePacket+0x68>)
 80061d2:	7819      	ldrb	r1, [r3, #0]
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80061da:	2340      	movs	r3, #64	; 0x40
 80061dc:	6878      	ldr	r0, [r7, #4]
 80061de:	f001 ffcb 	bl	8008178 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80061e2:	2300      	movs	r3, #0
}
 80061e4:	4618      	mov	r0, r3
 80061e6:	3710      	adds	r7, #16
 80061e8:	46bd      	mov	sp, r7
 80061ea:	bd80      	pop	{r7, pc}
 80061ec:	20000094 	.word	0x20000094

080061f0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80061f0:	b580      	push	{r7, lr}
 80061f2:	b086      	sub	sp, #24
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	60f8      	str	r0, [r7, #12]
 80061f8:	60b9      	str	r1, [r7, #8]
 80061fa:	4613      	mov	r3, r2
 80061fc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	2b00      	cmp	r3, #0
 8006202:	d101      	bne.n	8006208 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006204:	2303      	movs	r3, #3
 8006206:	e01f      	b.n	8006248 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	2200      	movs	r2, #0
 800620c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	2200      	movs	r2, #0
 8006214:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	2200      	movs	r2, #0
 800621c:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	2b00      	cmp	r3, #0
 8006224:	d003      	beq.n	800622e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	68ba      	ldr	r2, [r7, #8]
 800622a:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	2201      	movs	r2, #1
 8006232:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	79fa      	ldrb	r2, [r7, #7]
 800623a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800623c:	68f8      	ldr	r0, [r7, #12]
 800623e:	f001 fe45 	bl	8007ecc <USBD_LL_Init>
 8006242:	4603      	mov	r3, r0
 8006244:	75fb      	strb	r3, [r7, #23]

  return ret;
 8006246:	7dfb      	ldrb	r3, [r7, #23]
}
 8006248:	4618      	mov	r0, r3
 800624a:	3718      	adds	r7, #24
 800624c:	46bd      	mov	sp, r7
 800624e:	bd80      	pop	{r7, pc}

08006250 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006250:	b580      	push	{r7, lr}
 8006252:	b084      	sub	sp, #16
 8006254:	af00      	add	r7, sp, #0
 8006256:	6078      	str	r0, [r7, #4]
 8006258:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800625a:	2300      	movs	r3, #0
 800625c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d101      	bne.n	8006268 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006264:	2303      	movs	r3, #3
 8006266:	e025      	b.n	80062b4 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	683a      	ldr	r2, [r7, #0]
 800626c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	32ae      	adds	r2, #174	; 0xae
 800627a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800627e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006280:	2b00      	cmp	r3, #0
 8006282:	d00f      	beq.n	80062a4 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	32ae      	adds	r2, #174	; 0xae
 800628e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006292:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006294:	f107 020e 	add.w	r2, r7, #14
 8006298:	4610      	mov	r0, r2
 800629a:	4798      	blx	r3
 800629c:	4602      	mov	r2, r0
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 80062aa:	1c5a      	adds	r2, r3, #1
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 80062b2:	2300      	movs	r3, #0
}
 80062b4:	4618      	mov	r0, r3
 80062b6:	3710      	adds	r7, #16
 80062b8:	46bd      	mov	sp, r7
 80062ba:	bd80      	pop	{r7, pc}

080062bc <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80062bc:	b580      	push	{r7, lr}
 80062be:	b082      	sub	sp, #8
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80062c4:	6878      	ldr	r0, [r7, #4]
 80062c6:	f001 fe4d 	bl	8007f64 <USBD_LL_Start>
 80062ca:	4603      	mov	r3, r0
}
 80062cc:	4618      	mov	r0, r3
 80062ce:	3708      	adds	r7, #8
 80062d0:	46bd      	mov	sp, r7
 80062d2:	bd80      	pop	{r7, pc}

080062d4 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80062d4:	b480      	push	{r7}
 80062d6:	b083      	sub	sp, #12
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80062dc:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80062de:	4618      	mov	r0, r3
 80062e0:	370c      	adds	r7, #12
 80062e2:	46bd      	mov	sp, r7
 80062e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e8:	4770      	bx	lr

080062ea <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80062ea:	b580      	push	{r7, lr}
 80062ec:	b084      	sub	sp, #16
 80062ee:	af00      	add	r7, sp, #0
 80062f0:	6078      	str	r0, [r7, #4]
 80062f2:	460b      	mov	r3, r1
 80062f4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80062f6:	2300      	movs	r3, #0
 80062f8:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006300:	2b00      	cmp	r3, #0
 8006302:	d009      	beq.n	8006318 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	78fa      	ldrb	r2, [r7, #3]
 800630e:	4611      	mov	r1, r2
 8006310:	6878      	ldr	r0, [r7, #4]
 8006312:	4798      	blx	r3
 8006314:	4603      	mov	r3, r0
 8006316:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006318:	7bfb      	ldrb	r3, [r7, #15]
}
 800631a:	4618      	mov	r0, r3
 800631c:	3710      	adds	r7, #16
 800631e:	46bd      	mov	sp, r7
 8006320:	bd80      	pop	{r7, pc}

08006322 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006322:	b580      	push	{r7, lr}
 8006324:	b084      	sub	sp, #16
 8006326:	af00      	add	r7, sp, #0
 8006328:	6078      	str	r0, [r7, #4]
 800632a:	460b      	mov	r3, r1
 800632c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800632e:	2300      	movs	r3, #0
 8006330:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006338:	685b      	ldr	r3, [r3, #4]
 800633a:	78fa      	ldrb	r2, [r7, #3]
 800633c:	4611      	mov	r1, r2
 800633e:	6878      	ldr	r0, [r7, #4]
 8006340:	4798      	blx	r3
 8006342:	4603      	mov	r3, r0
 8006344:	2b00      	cmp	r3, #0
 8006346:	d001      	beq.n	800634c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8006348:	2303      	movs	r3, #3
 800634a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800634c:	7bfb      	ldrb	r3, [r7, #15]
}
 800634e:	4618      	mov	r0, r3
 8006350:	3710      	adds	r7, #16
 8006352:	46bd      	mov	sp, r7
 8006354:	bd80      	pop	{r7, pc}

08006356 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8006356:	b580      	push	{r7, lr}
 8006358:	b084      	sub	sp, #16
 800635a:	af00      	add	r7, sp, #0
 800635c:	6078      	str	r0, [r7, #4]
 800635e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8006366:	6839      	ldr	r1, [r7, #0]
 8006368:	4618      	mov	r0, r3
 800636a:	f001 f908 	bl	800757e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	2201      	movs	r2, #1
 8006372:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800637c:	461a      	mov	r2, r3
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800638a:	f003 031f 	and.w	r3, r3, #31
 800638e:	2b02      	cmp	r3, #2
 8006390:	d01a      	beq.n	80063c8 <USBD_LL_SetupStage+0x72>
 8006392:	2b02      	cmp	r3, #2
 8006394:	d822      	bhi.n	80063dc <USBD_LL_SetupStage+0x86>
 8006396:	2b00      	cmp	r3, #0
 8006398:	d002      	beq.n	80063a0 <USBD_LL_SetupStage+0x4a>
 800639a:	2b01      	cmp	r3, #1
 800639c:	d00a      	beq.n	80063b4 <USBD_LL_SetupStage+0x5e>
 800639e:	e01d      	b.n	80063dc <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80063a6:	4619      	mov	r1, r3
 80063a8:	6878      	ldr	r0, [r7, #4]
 80063aa:	f000 fb5f 	bl	8006a6c <USBD_StdDevReq>
 80063ae:	4603      	mov	r3, r0
 80063b0:	73fb      	strb	r3, [r7, #15]
      break;
 80063b2:	e020      	b.n	80063f6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80063ba:	4619      	mov	r1, r3
 80063bc:	6878      	ldr	r0, [r7, #4]
 80063be:	f000 fbc7 	bl	8006b50 <USBD_StdItfReq>
 80063c2:	4603      	mov	r3, r0
 80063c4:	73fb      	strb	r3, [r7, #15]
      break;
 80063c6:	e016      	b.n	80063f6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80063ce:	4619      	mov	r1, r3
 80063d0:	6878      	ldr	r0, [r7, #4]
 80063d2:	f000 fc29 	bl	8006c28 <USBD_StdEPReq>
 80063d6:	4603      	mov	r3, r0
 80063d8:	73fb      	strb	r3, [r7, #15]
      break;
 80063da:	e00c      	b.n	80063f6 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80063e2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80063e6:	b2db      	uxtb	r3, r3
 80063e8:	4619      	mov	r1, r3
 80063ea:	6878      	ldr	r0, [r7, #4]
 80063ec:	f001 fe1a 	bl	8008024 <USBD_LL_StallEP>
 80063f0:	4603      	mov	r3, r0
 80063f2:	73fb      	strb	r3, [r7, #15]
      break;
 80063f4:	bf00      	nop
  }

  return ret;
 80063f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80063f8:	4618      	mov	r0, r3
 80063fa:	3710      	adds	r7, #16
 80063fc:	46bd      	mov	sp, r7
 80063fe:	bd80      	pop	{r7, pc}

08006400 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8006400:	b580      	push	{r7, lr}
 8006402:	b086      	sub	sp, #24
 8006404:	af00      	add	r7, sp, #0
 8006406:	60f8      	str	r0, [r7, #12]
 8006408:	460b      	mov	r3, r1
 800640a:	607a      	str	r2, [r7, #4]
 800640c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800640e:	2300      	movs	r3, #0
 8006410:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8006412:	7afb      	ldrb	r3, [r7, #11]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d16e      	bne.n	80064f6 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800641e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006426:	2b03      	cmp	r3, #3
 8006428:	f040 8098 	bne.w	800655c <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800642c:	693b      	ldr	r3, [r7, #16]
 800642e:	689a      	ldr	r2, [r3, #8]
 8006430:	693b      	ldr	r3, [r7, #16]
 8006432:	68db      	ldr	r3, [r3, #12]
 8006434:	429a      	cmp	r2, r3
 8006436:	d913      	bls.n	8006460 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8006438:	693b      	ldr	r3, [r7, #16]
 800643a:	689a      	ldr	r2, [r3, #8]
 800643c:	693b      	ldr	r3, [r7, #16]
 800643e:	68db      	ldr	r3, [r3, #12]
 8006440:	1ad2      	subs	r2, r2, r3
 8006442:	693b      	ldr	r3, [r7, #16]
 8006444:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8006446:	693b      	ldr	r3, [r7, #16]
 8006448:	68da      	ldr	r2, [r3, #12]
 800644a:	693b      	ldr	r3, [r7, #16]
 800644c:	689b      	ldr	r3, [r3, #8]
 800644e:	4293      	cmp	r3, r2
 8006450:	bf28      	it	cs
 8006452:	4613      	movcs	r3, r2
 8006454:	461a      	mov	r2, r3
 8006456:	6879      	ldr	r1, [r7, #4]
 8006458:	68f8      	ldr	r0, [r7, #12]
 800645a:	f001 f984 	bl	8007766 <USBD_CtlContinueRx>
 800645e:	e07d      	b.n	800655c <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8006466:	f003 031f 	and.w	r3, r3, #31
 800646a:	2b02      	cmp	r3, #2
 800646c:	d014      	beq.n	8006498 <USBD_LL_DataOutStage+0x98>
 800646e:	2b02      	cmp	r3, #2
 8006470:	d81d      	bhi.n	80064ae <USBD_LL_DataOutStage+0xae>
 8006472:	2b00      	cmp	r3, #0
 8006474:	d002      	beq.n	800647c <USBD_LL_DataOutStage+0x7c>
 8006476:	2b01      	cmp	r3, #1
 8006478:	d003      	beq.n	8006482 <USBD_LL_DataOutStage+0x82>
 800647a:	e018      	b.n	80064ae <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800647c:	2300      	movs	r3, #0
 800647e:	75bb      	strb	r3, [r7, #22]
            break;
 8006480:	e018      	b.n	80064b4 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8006488:	b2db      	uxtb	r3, r3
 800648a:	4619      	mov	r1, r3
 800648c:	68f8      	ldr	r0, [r7, #12]
 800648e:	f000 fa5e 	bl	800694e <USBD_CoreFindIF>
 8006492:	4603      	mov	r3, r0
 8006494:	75bb      	strb	r3, [r7, #22]
            break;
 8006496:	e00d      	b.n	80064b4 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800649e:	b2db      	uxtb	r3, r3
 80064a0:	4619      	mov	r1, r3
 80064a2:	68f8      	ldr	r0, [r7, #12]
 80064a4:	f000 fa60 	bl	8006968 <USBD_CoreFindEP>
 80064a8:	4603      	mov	r3, r0
 80064aa:	75bb      	strb	r3, [r7, #22]
            break;
 80064ac:	e002      	b.n	80064b4 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80064ae:	2300      	movs	r3, #0
 80064b0:	75bb      	strb	r3, [r7, #22]
            break;
 80064b2:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80064b4:	7dbb      	ldrb	r3, [r7, #22]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d119      	bne.n	80064ee <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80064c0:	b2db      	uxtb	r3, r3
 80064c2:	2b03      	cmp	r3, #3
 80064c4:	d113      	bne.n	80064ee <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80064c6:	7dba      	ldrb	r2, [r7, #22]
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	32ae      	adds	r2, #174	; 0xae
 80064cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80064d0:	691b      	ldr	r3, [r3, #16]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d00b      	beq.n	80064ee <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 80064d6:	7dba      	ldrb	r2, [r7, #22]
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80064de:	7dba      	ldrb	r2, [r7, #22]
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	32ae      	adds	r2, #174	; 0xae
 80064e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80064e8:	691b      	ldr	r3, [r3, #16]
 80064ea:	68f8      	ldr	r0, [r7, #12]
 80064ec:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80064ee:	68f8      	ldr	r0, [r7, #12]
 80064f0:	f001 f94a 	bl	8007788 <USBD_CtlSendStatus>
 80064f4:	e032      	b.n	800655c <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80064f6:	7afb      	ldrb	r3, [r7, #11]
 80064f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80064fc:	b2db      	uxtb	r3, r3
 80064fe:	4619      	mov	r1, r3
 8006500:	68f8      	ldr	r0, [r7, #12]
 8006502:	f000 fa31 	bl	8006968 <USBD_CoreFindEP>
 8006506:	4603      	mov	r3, r0
 8006508:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800650a:	7dbb      	ldrb	r3, [r7, #22]
 800650c:	2bff      	cmp	r3, #255	; 0xff
 800650e:	d025      	beq.n	800655c <USBD_LL_DataOutStage+0x15c>
 8006510:	7dbb      	ldrb	r3, [r7, #22]
 8006512:	2b00      	cmp	r3, #0
 8006514:	d122      	bne.n	800655c <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800651c:	b2db      	uxtb	r3, r3
 800651e:	2b03      	cmp	r3, #3
 8006520:	d117      	bne.n	8006552 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8006522:	7dba      	ldrb	r2, [r7, #22]
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	32ae      	adds	r2, #174	; 0xae
 8006528:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800652c:	699b      	ldr	r3, [r3, #24]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d00f      	beq.n	8006552 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8006532:	7dba      	ldrb	r2, [r7, #22]
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800653a:	7dba      	ldrb	r2, [r7, #22]
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	32ae      	adds	r2, #174	; 0xae
 8006540:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006544:	699b      	ldr	r3, [r3, #24]
 8006546:	7afa      	ldrb	r2, [r7, #11]
 8006548:	4611      	mov	r1, r2
 800654a:	68f8      	ldr	r0, [r7, #12]
 800654c:	4798      	blx	r3
 800654e:	4603      	mov	r3, r0
 8006550:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8006552:	7dfb      	ldrb	r3, [r7, #23]
 8006554:	2b00      	cmp	r3, #0
 8006556:	d001      	beq.n	800655c <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8006558:	7dfb      	ldrb	r3, [r7, #23]
 800655a:	e000      	b.n	800655e <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800655c:	2300      	movs	r3, #0
}
 800655e:	4618      	mov	r0, r3
 8006560:	3718      	adds	r7, #24
 8006562:	46bd      	mov	sp, r7
 8006564:	bd80      	pop	{r7, pc}

08006566 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8006566:	b580      	push	{r7, lr}
 8006568:	b086      	sub	sp, #24
 800656a:	af00      	add	r7, sp, #0
 800656c:	60f8      	str	r0, [r7, #12]
 800656e:	460b      	mov	r3, r1
 8006570:	607a      	str	r2, [r7, #4]
 8006572:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8006574:	7afb      	ldrb	r3, [r7, #11]
 8006576:	2b00      	cmp	r3, #0
 8006578:	d16f      	bne.n	800665a <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	3314      	adds	r3, #20
 800657e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006586:	2b02      	cmp	r3, #2
 8006588:	d15a      	bne.n	8006640 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800658a:	693b      	ldr	r3, [r7, #16]
 800658c:	689a      	ldr	r2, [r3, #8]
 800658e:	693b      	ldr	r3, [r7, #16]
 8006590:	68db      	ldr	r3, [r3, #12]
 8006592:	429a      	cmp	r2, r3
 8006594:	d914      	bls.n	80065c0 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8006596:	693b      	ldr	r3, [r7, #16]
 8006598:	689a      	ldr	r2, [r3, #8]
 800659a:	693b      	ldr	r3, [r7, #16]
 800659c:	68db      	ldr	r3, [r3, #12]
 800659e:	1ad2      	subs	r2, r2, r3
 80065a0:	693b      	ldr	r3, [r7, #16]
 80065a2:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80065a4:	693b      	ldr	r3, [r7, #16]
 80065a6:	689b      	ldr	r3, [r3, #8]
 80065a8:	461a      	mov	r2, r3
 80065aa:	6879      	ldr	r1, [r7, #4]
 80065ac:	68f8      	ldr	r0, [r7, #12]
 80065ae:	f001 f8ac 	bl	800770a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80065b2:	2300      	movs	r3, #0
 80065b4:	2200      	movs	r2, #0
 80065b6:	2100      	movs	r1, #0
 80065b8:	68f8      	ldr	r0, [r7, #12]
 80065ba:	f001 fddd 	bl	8008178 <USBD_LL_PrepareReceive>
 80065be:	e03f      	b.n	8006640 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80065c0:	693b      	ldr	r3, [r7, #16]
 80065c2:	68da      	ldr	r2, [r3, #12]
 80065c4:	693b      	ldr	r3, [r7, #16]
 80065c6:	689b      	ldr	r3, [r3, #8]
 80065c8:	429a      	cmp	r2, r3
 80065ca:	d11c      	bne.n	8006606 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80065cc:	693b      	ldr	r3, [r7, #16]
 80065ce:	685a      	ldr	r2, [r3, #4]
 80065d0:	693b      	ldr	r3, [r7, #16]
 80065d2:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80065d4:	429a      	cmp	r2, r3
 80065d6:	d316      	bcc.n	8006606 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80065d8:	693b      	ldr	r3, [r7, #16]
 80065da:	685a      	ldr	r2, [r3, #4]
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80065e2:	429a      	cmp	r2, r3
 80065e4:	d20f      	bcs.n	8006606 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80065e6:	2200      	movs	r2, #0
 80065e8:	2100      	movs	r1, #0
 80065ea:	68f8      	ldr	r0, [r7, #12]
 80065ec:	f001 f88d 	bl	800770a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	2200      	movs	r2, #0
 80065f4:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80065f8:	2300      	movs	r3, #0
 80065fa:	2200      	movs	r2, #0
 80065fc:	2100      	movs	r1, #0
 80065fe:	68f8      	ldr	r0, [r7, #12]
 8006600:	f001 fdba 	bl	8008178 <USBD_LL_PrepareReceive>
 8006604:	e01c      	b.n	8006640 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800660c:	b2db      	uxtb	r3, r3
 800660e:	2b03      	cmp	r3, #3
 8006610:	d10f      	bne.n	8006632 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006618:	68db      	ldr	r3, [r3, #12]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d009      	beq.n	8006632 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	2200      	movs	r2, #0
 8006622:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800662c:	68db      	ldr	r3, [r3, #12]
 800662e:	68f8      	ldr	r0, [r7, #12]
 8006630:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8006632:	2180      	movs	r1, #128	; 0x80
 8006634:	68f8      	ldr	r0, [r7, #12]
 8006636:	f001 fcf5 	bl	8008024 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800663a:	68f8      	ldr	r0, [r7, #12]
 800663c:	f001 f8b7 	bl	80077ae <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8006646:	2b00      	cmp	r3, #0
 8006648:	d03a      	beq.n	80066c0 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800664a:	68f8      	ldr	r0, [r7, #12]
 800664c:	f7ff fe42 	bl	80062d4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	2200      	movs	r2, #0
 8006654:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8006658:	e032      	b.n	80066c0 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800665a:	7afb      	ldrb	r3, [r7, #11]
 800665c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006660:	b2db      	uxtb	r3, r3
 8006662:	4619      	mov	r1, r3
 8006664:	68f8      	ldr	r0, [r7, #12]
 8006666:	f000 f97f 	bl	8006968 <USBD_CoreFindEP>
 800666a:	4603      	mov	r3, r0
 800666c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800666e:	7dfb      	ldrb	r3, [r7, #23]
 8006670:	2bff      	cmp	r3, #255	; 0xff
 8006672:	d025      	beq.n	80066c0 <USBD_LL_DataInStage+0x15a>
 8006674:	7dfb      	ldrb	r3, [r7, #23]
 8006676:	2b00      	cmp	r3, #0
 8006678:	d122      	bne.n	80066c0 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006680:	b2db      	uxtb	r3, r3
 8006682:	2b03      	cmp	r3, #3
 8006684:	d11c      	bne.n	80066c0 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8006686:	7dfa      	ldrb	r2, [r7, #23]
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	32ae      	adds	r2, #174	; 0xae
 800668c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006690:	695b      	ldr	r3, [r3, #20]
 8006692:	2b00      	cmp	r3, #0
 8006694:	d014      	beq.n	80066c0 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8006696:	7dfa      	ldrb	r2, [r7, #23]
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800669e:	7dfa      	ldrb	r2, [r7, #23]
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	32ae      	adds	r2, #174	; 0xae
 80066a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80066a8:	695b      	ldr	r3, [r3, #20]
 80066aa:	7afa      	ldrb	r2, [r7, #11]
 80066ac:	4611      	mov	r1, r2
 80066ae:	68f8      	ldr	r0, [r7, #12]
 80066b0:	4798      	blx	r3
 80066b2:	4603      	mov	r3, r0
 80066b4:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80066b6:	7dbb      	ldrb	r3, [r7, #22]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d001      	beq.n	80066c0 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 80066bc:	7dbb      	ldrb	r3, [r7, #22]
 80066be:	e000      	b.n	80066c2 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 80066c0:	2300      	movs	r3, #0
}
 80066c2:	4618      	mov	r0, r3
 80066c4:	3718      	adds	r7, #24
 80066c6:	46bd      	mov	sp, r7
 80066c8:	bd80      	pop	{r7, pc}

080066ca <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80066ca:	b580      	push	{r7, lr}
 80066cc:	b084      	sub	sp, #16
 80066ce:	af00      	add	r7, sp, #0
 80066d0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80066d2:	2300      	movs	r3, #0
 80066d4:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	2201      	movs	r2, #1
 80066da:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2200      	movs	r2, #0
 80066e2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	2200      	movs	r2, #0
 80066ea:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2200      	movs	r2, #0
 80066f0:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2200      	movs	r2, #0
 80066f8:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006702:	2b00      	cmp	r3, #0
 8006704:	d014      	beq.n	8006730 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800670c:	685b      	ldr	r3, [r3, #4]
 800670e:	2b00      	cmp	r3, #0
 8006710:	d00e      	beq.n	8006730 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006718:	685b      	ldr	r3, [r3, #4]
 800671a:	687a      	ldr	r2, [r7, #4]
 800671c:	6852      	ldr	r2, [r2, #4]
 800671e:	b2d2      	uxtb	r2, r2
 8006720:	4611      	mov	r1, r2
 8006722:	6878      	ldr	r0, [r7, #4]
 8006724:	4798      	blx	r3
 8006726:	4603      	mov	r3, r0
 8006728:	2b00      	cmp	r3, #0
 800672a:	d001      	beq.n	8006730 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800672c:	2303      	movs	r3, #3
 800672e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006730:	2340      	movs	r3, #64	; 0x40
 8006732:	2200      	movs	r2, #0
 8006734:	2100      	movs	r1, #0
 8006736:	6878      	ldr	r0, [r7, #4]
 8006738:	f001 fc2f 	bl	8007f9a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2201      	movs	r2, #1
 8006740:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2240      	movs	r2, #64	; 0x40
 8006748:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800674c:	2340      	movs	r3, #64	; 0x40
 800674e:	2200      	movs	r2, #0
 8006750:	2180      	movs	r1, #128	; 0x80
 8006752:	6878      	ldr	r0, [r7, #4]
 8006754:	f001 fc21 	bl	8007f9a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	2201      	movs	r2, #1
 800675c:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	2240      	movs	r2, #64	; 0x40
 8006762:	621a      	str	r2, [r3, #32]

  return ret;
 8006764:	7bfb      	ldrb	r3, [r7, #15]
}
 8006766:	4618      	mov	r0, r3
 8006768:	3710      	adds	r7, #16
 800676a:	46bd      	mov	sp, r7
 800676c:	bd80      	pop	{r7, pc}

0800676e <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800676e:	b480      	push	{r7}
 8006770:	b083      	sub	sp, #12
 8006772:	af00      	add	r7, sp, #0
 8006774:	6078      	str	r0, [r7, #4]
 8006776:	460b      	mov	r3, r1
 8006778:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	78fa      	ldrb	r2, [r7, #3]
 800677e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8006780:	2300      	movs	r3, #0
}
 8006782:	4618      	mov	r0, r3
 8006784:	370c      	adds	r7, #12
 8006786:	46bd      	mov	sp, r7
 8006788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800678c:	4770      	bx	lr

0800678e <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800678e:	b480      	push	{r7}
 8006790:	b083      	sub	sp, #12
 8006792:	af00      	add	r7, sp, #0
 8006794:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800679c:	b2da      	uxtb	r2, r3
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2204      	movs	r2, #4
 80067a8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80067ac:	2300      	movs	r3, #0
}
 80067ae:	4618      	mov	r0, r3
 80067b0:	370c      	adds	r7, #12
 80067b2:	46bd      	mov	sp, r7
 80067b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b8:	4770      	bx	lr

080067ba <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80067ba:	b480      	push	{r7}
 80067bc:	b083      	sub	sp, #12
 80067be:	af00      	add	r7, sp, #0
 80067c0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80067c8:	b2db      	uxtb	r3, r3
 80067ca:	2b04      	cmp	r3, #4
 80067cc:	d106      	bne.n	80067dc <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 80067d4:	b2da      	uxtb	r2, r3
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80067dc:	2300      	movs	r3, #0
}
 80067de:	4618      	mov	r0, r3
 80067e0:	370c      	adds	r7, #12
 80067e2:	46bd      	mov	sp, r7
 80067e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e8:	4770      	bx	lr

080067ea <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80067ea:	b580      	push	{r7, lr}
 80067ec:	b082      	sub	sp, #8
 80067ee:	af00      	add	r7, sp, #0
 80067f0:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80067f8:	b2db      	uxtb	r3, r3
 80067fa:	2b03      	cmp	r3, #3
 80067fc:	d110      	bne.n	8006820 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006804:	2b00      	cmp	r3, #0
 8006806:	d00b      	beq.n	8006820 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800680e:	69db      	ldr	r3, [r3, #28]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d005      	beq.n	8006820 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800681a:	69db      	ldr	r3, [r3, #28]
 800681c:	6878      	ldr	r0, [r7, #4]
 800681e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8006820:	2300      	movs	r3, #0
}
 8006822:	4618      	mov	r0, r3
 8006824:	3708      	adds	r7, #8
 8006826:	46bd      	mov	sp, r7
 8006828:	bd80      	pop	{r7, pc}

0800682a <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800682a:	b580      	push	{r7, lr}
 800682c:	b082      	sub	sp, #8
 800682e:	af00      	add	r7, sp, #0
 8006830:	6078      	str	r0, [r7, #4]
 8006832:	460b      	mov	r3, r1
 8006834:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	32ae      	adds	r2, #174	; 0xae
 8006840:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006844:	2b00      	cmp	r3, #0
 8006846:	d101      	bne.n	800684c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8006848:	2303      	movs	r3, #3
 800684a:	e01c      	b.n	8006886 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006852:	b2db      	uxtb	r3, r3
 8006854:	2b03      	cmp	r3, #3
 8006856:	d115      	bne.n	8006884 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	32ae      	adds	r2, #174	; 0xae
 8006862:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006866:	6a1b      	ldr	r3, [r3, #32]
 8006868:	2b00      	cmp	r3, #0
 800686a:	d00b      	beq.n	8006884 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	32ae      	adds	r2, #174	; 0xae
 8006876:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800687a:	6a1b      	ldr	r3, [r3, #32]
 800687c:	78fa      	ldrb	r2, [r7, #3]
 800687e:	4611      	mov	r1, r2
 8006880:	6878      	ldr	r0, [r7, #4]
 8006882:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006884:	2300      	movs	r3, #0
}
 8006886:	4618      	mov	r0, r3
 8006888:	3708      	adds	r7, #8
 800688a:	46bd      	mov	sp, r7
 800688c:	bd80      	pop	{r7, pc}

0800688e <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800688e:	b580      	push	{r7, lr}
 8006890:	b082      	sub	sp, #8
 8006892:	af00      	add	r7, sp, #0
 8006894:	6078      	str	r0, [r7, #4]
 8006896:	460b      	mov	r3, r1
 8006898:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	32ae      	adds	r2, #174	; 0xae
 80068a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d101      	bne.n	80068b0 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80068ac:	2303      	movs	r3, #3
 80068ae:	e01c      	b.n	80068ea <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80068b6:	b2db      	uxtb	r3, r3
 80068b8:	2b03      	cmp	r3, #3
 80068ba:	d115      	bne.n	80068e8 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	32ae      	adds	r2, #174	; 0xae
 80068c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80068ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d00b      	beq.n	80068e8 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	32ae      	adds	r2, #174	; 0xae
 80068da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80068de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068e0:	78fa      	ldrb	r2, [r7, #3]
 80068e2:	4611      	mov	r1, r2
 80068e4:	6878      	ldr	r0, [r7, #4]
 80068e6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80068e8:	2300      	movs	r3, #0
}
 80068ea:	4618      	mov	r0, r3
 80068ec:	3708      	adds	r7, #8
 80068ee:	46bd      	mov	sp, r7
 80068f0:	bd80      	pop	{r7, pc}

080068f2 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80068f2:	b480      	push	{r7}
 80068f4:	b083      	sub	sp, #12
 80068f6:	af00      	add	r7, sp, #0
 80068f8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80068fa:	2300      	movs	r3, #0
}
 80068fc:	4618      	mov	r0, r3
 80068fe:	370c      	adds	r7, #12
 8006900:	46bd      	mov	sp, r7
 8006902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006906:	4770      	bx	lr

08006908 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8006908:	b580      	push	{r7, lr}
 800690a:	b084      	sub	sp, #16
 800690c:	af00      	add	r7, sp, #0
 800690e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8006910:	2300      	movs	r3, #0
 8006912:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2201      	movs	r2, #1
 8006918:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006922:	2b00      	cmp	r3, #0
 8006924:	d00e      	beq.n	8006944 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800692c:	685b      	ldr	r3, [r3, #4]
 800692e:	687a      	ldr	r2, [r7, #4]
 8006930:	6852      	ldr	r2, [r2, #4]
 8006932:	b2d2      	uxtb	r2, r2
 8006934:	4611      	mov	r1, r2
 8006936:	6878      	ldr	r0, [r7, #4]
 8006938:	4798      	blx	r3
 800693a:	4603      	mov	r3, r0
 800693c:	2b00      	cmp	r3, #0
 800693e:	d001      	beq.n	8006944 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8006940:	2303      	movs	r3, #3
 8006942:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006944:	7bfb      	ldrb	r3, [r7, #15]
}
 8006946:	4618      	mov	r0, r3
 8006948:	3710      	adds	r7, #16
 800694a:	46bd      	mov	sp, r7
 800694c:	bd80      	pop	{r7, pc}

0800694e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800694e:	b480      	push	{r7}
 8006950:	b083      	sub	sp, #12
 8006952:	af00      	add	r7, sp, #0
 8006954:	6078      	str	r0, [r7, #4]
 8006956:	460b      	mov	r3, r1
 8006958:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800695a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800695c:	4618      	mov	r0, r3
 800695e:	370c      	adds	r7, #12
 8006960:	46bd      	mov	sp, r7
 8006962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006966:	4770      	bx	lr

08006968 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8006968:	b480      	push	{r7}
 800696a:	b083      	sub	sp, #12
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
 8006970:	460b      	mov	r3, r1
 8006972:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8006974:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8006976:	4618      	mov	r0, r3
 8006978:	370c      	adds	r7, #12
 800697a:	46bd      	mov	sp, r7
 800697c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006980:	4770      	bx	lr

08006982 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8006982:	b580      	push	{r7, lr}
 8006984:	b086      	sub	sp, #24
 8006986:	af00      	add	r7, sp, #0
 8006988:	6078      	str	r0, [r7, #4]
 800698a:	460b      	mov	r3, r1
 800698c:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8006996:	2300      	movs	r3, #0
 8006998:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	885b      	ldrh	r3, [r3, #2]
 800699e:	b29a      	uxth	r2, r3
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	781b      	ldrb	r3, [r3, #0]
 80069a4:	b29b      	uxth	r3, r3
 80069a6:	429a      	cmp	r2, r3
 80069a8:	d920      	bls.n	80069ec <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	781b      	ldrb	r3, [r3, #0]
 80069ae:	b29b      	uxth	r3, r3
 80069b0:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80069b2:	e013      	b.n	80069dc <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80069b4:	f107 030a 	add.w	r3, r7, #10
 80069b8:	4619      	mov	r1, r3
 80069ba:	6978      	ldr	r0, [r7, #20]
 80069bc:	f000 f81b 	bl	80069f6 <USBD_GetNextDesc>
 80069c0:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80069c2:	697b      	ldr	r3, [r7, #20]
 80069c4:	785b      	ldrb	r3, [r3, #1]
 80069c6:	2b05      	cmp	r3, #5
 80069c8:	d108      	bne.n	80069dc <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80069ca:	697b      	ldr	r3, [r7, #20]
 80069cc:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80069ce:	693b      	ldr	r3, [r7, #16]
 80069d0:	789b      	ldrb	r3, [r3, #2]
 80069d2:	78fa      	ldrb	r2, [r7, #3]
 80069d4:	429a      	cmp	r2, r3
 80069d6:	d008      	beq.n	80069ea <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80069d8:	2300      	movs	r3, #0
 80069da:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	885b      	ldrh	r3, [r3, #2]
 80069e0:	b29a      	uxth	r2, r3
 80069e2:	897b      	ldrh	r3, [r7, #10]
 80069e4:	429a      	cmp	r2, r3
 80069e6:	d8e5      	bhi.n	80069b4 <USBD_GetEpDesc+0x32>
 80069e8:	e000      	b.n	80069ec <USBD_GetEpDesc+0x6a>
          break;
 80069ea:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80069ec:	693b      	ldr	r3, [r7, #16]
}
 80069ee:	4618      	mov	r0, r3
 80069f0:	3718      	adds	r7, #24
 80069f2:	46bd      	mov	sp, r7
 80069f4:	bd80      	pop	{r7, pc}

080069f6 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80069f6:	b480      	push	{r7}
 80069f8:	b085      	sub	sp, #20
 80069fa:	af00      	add	r7, sp, #0
 80069fc:	6078      	str	r0, [r7, #4]
 80069fe:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	881a      	ldrh	r2, [r3, #0]
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	781b      	ldrb	r3, [r3, #0]
 8006a0c:	b29b      	uxth	r3, r3
 8006a0e:	4413      	add	r3, r2
 8006a10:	b29a      	uxth	r2, r3
 8006a12:	683b      	ldr	r3, [r7, #0]
 8006a14:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	781b      	ldrb	r3, [r3, #0]
 8006a1a:	461a      	mov	r2, r3
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	4413      	add	r3, r2
 8006a20:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8006a22:	68fb      	ldr	r3, [r7, #12]
}
 8006a24:	4618      	mov	r0, r3
 8006a26:	3714      	adds	r7, #20
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2e:	4770      	bx	lr

08006a30 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8006a30:	b480      	push	{r7}
 8006a32:	b087      	sub	sp, #28
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8006a3c:	697b      	ldr	r3, [r7, #20]
 8006a3e:	781b      	ldrb	r3, [r3, #0]
 8006a40:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8006a42:	697b      	ldr	r3, [r7, #20]
 8006a44:	3301      	adds	r3, #1
 8006a46:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8006a48:	697b      	ldr	r3, [r7, #20]
 8006a4a:	781b      	ldrb	r3, [r3, #0]
 8006a4c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8006a4e:	8a3b      	ldrh	r3, [r7, #16]
 8006a50:	021b      	lsls	r3, r3, #8
 8006a52:	b21a      	sxth	r2, r3
 8006a54:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006a58:	4313      	orrs	r3, r2
 8006a5a:	b21b      	sxth	r3, r3
 8006a5c:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8006a5e:	89fb      	ldrh	r3, [r7, #14]
}
 8006a60:	4618      	mov	r0, r3
 8006a62:	371c      	adds	r7, #28
 8006a64:	46bd      	mov	sp, r7
 8006a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6a:	4770      	bx	lr

08006a6c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b084      	sub	sp, #16
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
 8006a74:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006a76:	2300      	movs	r3, #0
 8006a78:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006a7a:	683b      	ldr	r3, [r7, #0]
 8006a7c:	781b      	ldrb	r3, [r3, #0]
 8006a7e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006a82:	2b40      	cmp	r3, #64	; 0x40
 8006a84:	d005      	beq.n	8006a92 <USBD_StdDevReq+0x26>
 8006a86:	2b40      	cmp	r3, #64	; 0x40
 8006a88:	d857      	bhi.n	8006b3a <USBD_StdDevReq+0xce>
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d00f      	beq.n	8006aae <USBD_StdDevReq+0x42>
 8006a8e:	2b20      	cmp	r3, #32
 8006a90:	d153      	bne.n	8006b3a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	32ae      	adds	r2, #174	; 0xae
 8006a9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006aa0:	689b      	ldr	r3, [r3, #8]
 8006aa2:	6839      	ldr	r1, [r7, #0]
 8006aa4:	6878      	ldr	r0, [r7, #4]
 8006aa6:	4798      	blx	r3
 8006aa8:	4603      	mov	r3, r0
 8006aaa:	73fb      	strb	r3, [r7, #15]
      break;
 8006aac:	e04a      	b.n	8006b44 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	785b      	ldrb	r3, [r3, #1]
 8006ab2:	2b09      	cmp	r3, #9
 8006ab4:	d83b      	bhi.n	8006b2e <USBD_StdDevReq+0xc2>
 8006ab6:	a201      	add	r2, pc, #4	; (adr r2, 8006abc <USBD_StdDevReq+0x50>)
 8006ab8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006abc:	08006b11 	.word	0x08006b11
 8006ac0:	08006b25 	.word	0x08006b25
 8006ac4:	08006b2f 	.word	0x08006b2f
 8006ac8:	08006b1b 	.word	0x08006b1b
 8006acc:	08006b2f 	.word	0x08006b2f
 8006ad0:	08006aef 	.word	0x08006aef
 8006ad4:	08006ae5 	.word	0x08006ae5
 8006ad8:	08006b2f 	.word	0x08006b2f
 8006adc:	08006b07 	.word	0x08006b07
 8006ae0:	08006af9 	.word	0x08006af9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8006ae4:	6839      	ldr	r1, [r7, #0]
 8006ae6:	6878      	ldr	r0, [r7, #4]
 8006ae8:	f000 fa3c 	bl	8006f64 <USBD_GetDescriptor>
          break;
 8006aec:	e024      	b.n	8006b38 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8006aee:	6839      	ldr	r1, [r7, #0]
 8006af0:	6878      	ldr	r0, [r7, #4]
 8006af2:	f000 fba1 	bl	8007238 <USBD_SetAddress>
          break;
 8006af6:	e01f      	b.n	8006b38 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8006af8:	6839      	ldr	r1, [r7, #0]
 8006afa:	6878      	ldr	r0, [r7, #4]
 8006afc:	f000 fbe0 	bl	80072c0 <USBD_SetConfig>
 8006b00:	4603      	mov	r3, r0
 8006b02:	73fb      	strb	r3, [r7, #15]
          break;
 8006b04:	e018      	b.n	8006b38 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8006b06:	6839      	ldr	r1, [r7, #0]
 8006b08:	6878      	ldr	r0, [r7, #4]
 8006b0a:	f000 fc83 	bl	8007414 <USBD_GetConfig>
          break;
 8006b0e:	e013      	b.n	8006b38 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8006b10:	6839      	ldr	r1, [r7, #0]
 8006b12:	6878      	ldr	r0, [r7, #4]
 8006b14:	f000 fcb4 	bl	8007480 <USBD_GetStatus>
          break;
 8006b18:	e00e      	b.n	8006b38 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8006b1a:	6839      	ldr	r1, [r7, #0]
 8006b1c:	6878      	ldr	r0, [r7, #4]
 8006b1e:	f000 fce3 	bl	80074e8 <USBD_SetFeature>
          break;
 8006b22:	e009      	b.n	8006b38 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8006b24:	6839      	ldr	r1, [r7, #0]
 8006b26:	6878      	ldr	r0, [r7, #4]
 8006b28:	f000 fd07 	bl	800753a <USBD_ClrFeature>
          break;
 8006b2c:	e004      	b.n	8006b38 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8006b2e:	6839      	ldr	r1, [r7, #0]
 8006b30:	6878      	ldr	r0, [r7, #4]
 8006b32:	f000 fd5e 	bl	80075f2 <USBD_CtlError>
          break;
 8006b36:	bf00      	nop
      }
      break;
 8006b38:	e004      	b.n	8006b44 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8006b3a:	6839      	ldr	r1, [r7, #0]
 8006b3c:	6878      	ldr	r0, [r7, #4]
 8006b3e:	f000 fd58 	bl	80075f2 <USBD_CtlError>
      break;
 8006b42:	bf00      	nop
  }

  return ret;
 8006b44:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b46:	4618      	mov	r0, r3
 8006b48:	3710      	adds	r7, #16
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	bd80      	pop	{r7, pc}
 8006b4e:	bf00      	nop

08006b50 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006b50:	b580      	push	{r7, lr}
 8006b52:	b084      	sub	sp, #16
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
 8006b58:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006b5a:	2300      	movs	r3, #0
 8006b5c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	781b      	ldrb	r3, [r3, #0]
 8006b62:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006b66:	2b40      	cmp	r3, #64	; 0x40
 8006b68:	d005      	beq.n	8006b76 <USBD_StdItfReq+0x26>
 8006b6a:	2b40      	cmp	r3, #64	; 0x40
 8006b6c:	d852      	bhi.n	8006c14 <USBD_StdItfReq+0xc4>
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d001      	beq.n	8006b76 <USBD_StdItfReq+0x26>
 8006b72:	2b20      	cmp	r3, #32
 8006b74:	d14e      	bne.n	8006c14 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006b7c:	b2db      	uxtb	r3, r3
 8006b7e:	3b01      	subs	r3, #1
 8006b80:	2b02      	cmp	r3, #2
 8006b82:	d840      	bhi.n	8006c06 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	889b      	ldrh	r3, [r3, #4]
 8006b88:	b2db      	uxtb	r3, r3
 8006b8a:	2b01      	cmp	r3, #1
 8006b8c:	d836      	bhi.n	8006bfc <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8006b8e:	683b      	ldr	r3, [r7, #0]
 8006b90:	889b      	ldrh	r3, [r3, #4]
 8006b92:	b2db      	uxtb	r3, r3
 8006b94:	4619      	mov	r1, r3
 8006b96:	6878      	ldr	r0, [r7, #4]
 8006b98:	f7ff fed9 	bl	800694e <USBD_CoreFindIF>
 8006b9c:	4603      	mov	r3, r0
 8006b9e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006ba0:	7bbb      	ldrb	r3, [r7, #14]
 8006ba2:	2bff      	cmp	r3, #255	; 0xff
 8006ba4:	d01d      	beq.n	8006be2 <USBD_StdItfReq+0x92>
 8006ba6:	7bbb      	ldrb	r3, [r7, #14]
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d11a      	bne.n	8006be2 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8006bac:	7bba      	ldrb	r2, [r7, #14]
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	32ae      	adds	r2, #174	; 0xae
 8006bb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006bb6:	689b      	ldr	r3, [r3, #8]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d00f      	beq.n	8006bdc <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8006bbc:	7bba      	ldrb	r2, [r7, #14]
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8006bc4:	7bba      	ldrb	r2, [r7, #14]
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	32ae      	adds	r2, #174	; 0xae
 8006bca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006bce:	689b      	ldr	r3, [r3, #8]
 8006bd0:	6839      	ldr	r1, [r7, #0]
 8006bd2:	6878      	ldr	r0, [r7, #4]
 8006bd4:	4798      	blx	r3
 8006bd6:	4603      	mov	r3, r0
 8006bd8:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8006bda:	e004      	b.n	8006be6 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8006bdc:	2303      	movs	r3, #3
 8006bde:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8006be0:	e001      	b.n	8006be6 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8006be2:	2303      	movs	r3, #3
 8006be4:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	88db      	ldrh	r3, [r3, #6]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d110      	bne.n	8006c10 <USBD_StdItfReq+0xc0>
 8006bee:	7bfb      	ldrb	r3, [r7, #15]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d10d      	bne.n	8006c10 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8006bf4:	6878      	ldr	r0, [r7, #4]
 8006bf6:	f000 fdc7 	bl	8007788 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8006bfa:	e009      	b.n	8006c10 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8006bfc:	6839      	ldr	r1, [r7, #0]
 8006bfe:	6878      	ldr	r0, [r7, #4]
 8006c00:	f000 fcf7 	bl	80075f2 <USBD_CtlError>
          break;
 8006c04:	e004      	b.n	8006c10 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8006c06:	6839      	ldr	r1, [r7, #0]
 8006c08:	6878      	ldr	r0, [r7, #4]
 8006c0a:	f000 fcf2 	bl	80075f2 <USBD_CtlError>
          break;
 8006c0e:	e000      	b.n	8006c12 <USBD_StdItfReq+0xc2>
          break;
 8006c10:	bf00      	nop
      }
      break;
 8006c12:	e004      	b.n	8006c1e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8006c14:	6839      	ldr	r1, [r7, #0]
 8006c16:	6878      	ldr	r0, [r7, #4]
 8006c18:	f000 fceb 	bl	80075f2 <USBD_CtlError>
      break;
 8006c1c:	bf00      	nop
  }

  return ret;
 8006c1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c20:	4618      	mov	r0, r3
 8006c22:	3710      	adds	r7, #16
 8006c24:	46bd      	mov	sp, r7
 8006c26:	bd80      	pop	{r7, pc}

08006c28 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006c28:	b580      	push	{r7, lr}
 8006c2a:	b084      	sub	sp, #16
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	6078      	str	r0, [r7, #4]
 8006c30:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8006c32:	2300      	movs	r3, #0
 8006c34:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8006c36:	683b      	ldr	r3, [r7, #0]
 8006c38:	889b      	ldrh	r3, [r3, #4]
 8006c3a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006c3c:	683b      	ldr	r3, [r7, #0]
 8006c3e:	781b      	ldrb	r3, [r3, #0]
 8006c40:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006c44:	2b40      	cmp	r3, #64	; 0x40
 8006c46:	d007      	beq.n	8006c58 <USBD_StdEPReq+0x30>
 8006c48:	2b40      	cmp	r3, #64	; 0x40
 8006c4a:	f200 817f 	bhi.w	8006f4c <USBD_StdEPReq+0x324>
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d02a      	beq.n	8006ca8 <USBD_StdEPReq+0x80>
 8006c52:	2b20      	cmp	r3, #32
 8006c54:	f040 817a 	bne.w	8006f4c <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8006c58:	7bbb      	ldrb	r3, [r7, #14]
 8006c5a:	4619      	mov	r1, r3
 8006c5c:	6878      	ldr	r0, [r7, #4]
 8006c5e:	f7ff fe83 	bl	8006968 <USBD_CoreFindEP>
 8006c62:	4603      	mov	r3, r0
 8006c64:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006c66:	7b7b      	ldrb	r3, [r7, #13]
 8006c68:	2bff      	cmp	r3, #255	; 0xff
 8006c6a:	f000 8174 	beq.w	8006f56 <USBD_StdEPReq+0x32e>
 8006c6e:	7b7b      	ldrb	r3, [r7, #13]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	f040 8170 	bne.w	8006f56 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8006c76:	7b7a      	ldrb	r2, [r7, #13]
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8006c7e:	7b7a      	ldrb	r2, [r7, #13]
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	32ae      	adds	r2, #174	; 0xae
 8006c84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c88:	689b      	ldr	r3, [r3, #8]
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	f000 8163 	beq.w	8006f56 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8006c90:	7b7a      	ldrb	r2, [r7, #13]
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	32ae      	adds	r2, #174	; 0xae
 8006c96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c9a:	689b      	ldr	r3, [r3, #8]
 8006c9c:	6839      	ldr	r1, [r7, #0]
 8006c9e:	6878      	ldr	r0, [r7, #4]
 8006ca0:	4798      	blx	r3
 8006ca2:	4603      	mov	r3, r0
 8006ca4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006ca6:	e156      	b.n	8006f56 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	785b      	ldrb	r3, [r3, #1]
 8006cac:	2b03      	cmp	r3, #3
 8006cae:	d008      	beq.n	8006cc2 <USBD_StdEPReq+0x9a>
 8006cb0:	2b03      	cmp	r3, #3
 8006cb2:	f300 8145 	bgt.w	8006f40 <USBD_StdEPReq+0x318>
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	f000 809b 	beq.w	8006df2 <USBD_StdEPReq+0x1ca>
 8006cbc:	2b01      	cmp	r3, #1
 8006cbe:	d03c      	beq.n	8006d3a <USBD_StdEPReq+0x112>
 8006cc0:	e13e      	b.n	8006f40 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006cc8:	b2db      	uxtb	r3, r3
 8006cca:	2b02      	cmp	r3, #2
 8006ccc:	d002      	beq.n	8006cd4 <USBD_StdEPReq+0xac>
 8006cce:	2b03      	cmp	r3, #3
 8006cd0:	d016      	beq.n	8006d00 <USBD_StdEPReq+0xd8>
 8006cd2:	e02c      	b.n	8006d2e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006cd4:	7bbb      	ldrb	r3, [r7, #14]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d00d      	beq.n	8006cf6 <USBD_StdEPReq+0xce>
 8006cda:	7bbb      	ldrb	r3, [r7, #14]
 8006cdc:	2b80      	cmp	r3, #128	; 0x80
 8006cde:	d00a      	beq.n	8006cf6 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006ce0:	7bbb      	ldrb	r3, [r7, #14]
 8006ce2:	4619      	mov	r1, r3
 8006ce4:	6878      	ldr	r0, [r7, #4]
 8006ce6:	f001 f99d 	bl	8008024 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006cea:	2180      	movs	r1, #128	; 0x80
 8006cec:	6878      	ldr	r0, [r7, #4]
 8006cee:	f001 f999 	bl	8008024 <USBD_LL_StallEP>
 8006cf2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006cf4:	e020      	b.n	8006d38 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8006cf6:	6839      	ldr	r1, [r7, #0]
 8006cf8:	6878      	ldr	r0, [r7, #4]
 8006cfa:	f000 fc7a 	bl	80075f2 <USBD_CtlError>
              break;
 8006cfe:	e01b      	b.n	8006d38 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	885b      	ldrh	r3, [r3, #2]
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d10e      	bne.n	8006d26 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8006d08:	7bbb      	ldrb	r3, [r7, #14]
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d00b      	beq.n	8006d26 <USBD_StdEPReq+0xfe>
 8006d0e:	7bbb      	ldrb	r3, [r7, #14]
 8006d10:	2b80      	cmp	r3, #128	; 0x80
 8006d12:	d008      	beq.n	8006d26 <USBD_StdEPReq+0xfe>
 8006d14:	683b      	ldr	r3, [r7, #0]
 8006d16:	88db      	ldrh	r3, [r3, #6]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d104      	bne.n	8006d26 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8006d1c:	7bbb      	ldrb	r3, [r7, #14]
 8006d1e:	4619      	mov	r1, r3
 8006d20:	6878      	ldr	r0, [r7, #4]
 8006d22:	f001 f97f 	bl	8008024 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8006d26:	6878      	ldr	r0, [r7, #4]
 8006d28:	f000 fd2e 	bl	8007788 <USBD_CtlSendStatus>

              break;
 8006d2c:	e004      	b.n	8006d38 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8006d2e:	6839      	ldr	r1, [r7, #0]
 8006d30:	6878      	ldr	r0, [r7, #4]
 8006d32:	f000 fc5e 	bl	80075f2 <USBD_CtlError>
              break;
 8006d36:	bf00      	nop
          }
          break;
 8006d38:	e107      	b.n	8006f4a <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006d40:	b2db      	uxtb	r3, r3
 8006d42:	2b02      	cmp	r3, #2
 8006d44:	d002      	beq.n	8006d4c <USBD_StdEPReq+0x124>
 8006d46:	2b03      	cmp	r3, #3
 8006d48:	d016      	beq.n	8006d78 <USBD_StdEPReq+0x150>
 8006d4a:	e04b      	b.n	8006de4 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006d4c:	7bbb      	ldrb	r3, [r7, #14]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d00d      	beq.n	8006d6e <USBD_StdEPReq+0x146>
 8006d52:	7bbb      	ldrb	r3, [r7, #14]
 8006d54:	2b80      	cmp	r3, #128	; 0x80
 8006d56:	d00a      	beq.n	8006d6e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006d58:	7bbb      	ldrb	r3, [r7, #14]
 8006d5a:	4619      	mov	r1, r3
 8006d5c:	6878      	ldr	r0, [r7, #4]
 8006d5e:	f001 f961 	bl	8008024 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006d62:	2180      	movs	r1, #128	; 0x80
 8006d64:	6878      	ldr	r0, [r7, #4]
 8006d66:	f001 f95d 	bl	8008024 <USBD_LL_StallEP>
 8006d6a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006d6c:	e040      	b.n	8006df0 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8006d6e:	6839      	ldr	r1, [r7, #0]
 8006d70:	6878      	ldr	r0, [r7, #4]
 8006d72:	f000 fc3e 	bl	80075f2 <USBD_CtlError>
              break;
 8006d76:	e03b      	b.n	8006df0 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	885b      	ldrh	r3, [r3, #2]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d136      	bne.n	8006dee <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8006d80:	7bbb      	ldrb	r3, [r7, #14]
 8006d82:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d004      	beq.n	8006d94 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8006d8a:	7bbb      	ldrb	r3, [r7, #14]
 8006d8c:	4619      	mov	r1, r3
 8006d8e:	6878      	ldr	r0, [r7, #4]
 8006d90:	f001 f967 	bl	8008062 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8006d94:	6878      	ldr	r0, [r7, #4]
 8006d96:	f000 fcf7 	bl	8007788 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8006d9a:	7bbb      	ldrb	r3, [r7, #14]
 8006d9c:	4619      	mov	r1, r3
 8006d9e:	6878      	ldr	r0, [r7, #4]
 8006da0:	f7ff fde2 	bl	8006968 <USBD_CoreFindEP>
 8006da4:	4603      	mov	r3, r0
 8006da6:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006da8:	7b7b      	ldrb	r3, [r7, #13]
 8006daa:	2bff      	cmp	r3, #255	; 0xff
 8006dac:	d01f      	beq.n	8006dee <USBD_StdEPReq+0x1c6>
 8006dae:	7b7b      	ldrb	r3, [r7, #13]
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d11c      	bne.n	8006dee <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8006db4:	7b7a      	ldrb	r2, [r7, #13]
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8006dbc:	7b7a      	ldrb	r2, [r7, #13]
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	32ae      	adds	r2, #174	; 0xae
 8006dc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006dc6:	689b      	ldr	r3, [r3, #8]
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d010      	beq.n	8006dee <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8006dcc:	7b7a      	ldrb	r2, [r7, #13]
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	32ae      	adds	r2, #174	; 0xae
 8006dd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006dd6:	689b      	ldr	r3, [r3, #8]
 8006dd8:	6839      	ldr	r1, [r7, #0]
 8006dda:	6878      	ldr	r0, [r7, #4]
 8006ddc:	4798      	blx	r3
 8006dde:	4603      	mov	r3, r0
 8006de0:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8006de2:	e004      	b.n	8006dee <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8006de4:	6839      	ldr	r1, [r7, #0]
 8006de6:	6878      	ldr	r0, [r7, #4]
 8006de8:	f000 fc03 	bl	80075f2 <USBD_CtlError>
              break;
 8006dec:	e000      	b.n	8006df0 <USBD_StdEPReq+0x1c8>
              break;
 8006dee:	bf00      	nop
          }
          break;
 8006df0:	e0ab      	b.n	8006f4a <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006df8:	b2db      	uxtb	r3, r3
 8006dfa:	2b02      	cmp	r3, #2
 8006dfc:	d002      	beq.n	8006e04 <USBD_StdEPReq+0x1dc>
 8006dfe:	2b03      	cmp	r3, #3
 8006e00:	d032      	beq.n	8006e68 <USBD_StdEPReq+0x240>
 8006e02:	e097      	b.n	8006f34 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006e04:	7bbb      	ldrb	r3, [r7, #14]
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d007      	beq.n	8006e1a <USBD_StdEPReq+0x1f2>
 8006e0a:	7bbb      	ldrb	r3, [r7, #14]
 8006e0c:	2b80      	cmp	r3, #128	; 0x80
 8006e0e:	d004      	beq.n	8006e1a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8006e10:	6839      	ldr	r1, [r7, #0]
 8006e12:	6878      	ldr	r0, [r7, #4]
 8006e14:	f000 fbed 	bl	80075f2 <USBD_CtlError>
                break;
 8006e18:	e091      	b.n	8006f3e <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006e1a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	da0b      	bge.n	8006e3a <USBD_StdEPReq+0x212>
 8006e22:	7bbb      	ldrb	r3, [r7, #14]
 8006e24:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006e28:	4613      	mov	r3, r2
 8006e2a:	009b      	lsls	r3, r3, #2
 8006e2c:	4413      	add	r3, r2
 8006e2e:	009b      	lsls	r3, r3, #2
 8006e30:	3310      	adds	r3, #16
 8006e32:	687a      	ldr	r2, [r7, #4]
 8006e34:	4413      	add	r3, r2
 8006e36:	3304      	adds	r3, #4
 8006e38:	e00b      	b.n	8006e52 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006e3a:	7bbb      	ldrb	r3, [r7, #14]
 8006e3c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006e40:	4613      	mov	r3, r2
 8006e42:	009b      	lsls	r3, r3, #2
 8006e44:	4413      	add	r3, r2
 8006e46:	009b      	lsls	r3, r3, #2
 8006e48:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006e4c:	687a      	ldr	r2, [r7, #4]
 8006e4e:	4413      	add	r3, r2
 8006e50:	3304      	adds	r3, #4
 8006e52:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8006e54:	68bb      	ldr	r3, [r7, #8]
 8006e56:	2200      	movs	r2, #0
 8006e58:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006e5a:	68bb      	ldr	r3, [r7, #8]
 8006e5c:	2202      	movs	r2, #2
 8006e5e:	4619      	mov	r1, r3
 8006e60:	6878      	ldr	r0, [r7, #4]
 8006e62:	f000 fc37 	bl	80076d4 <USBD_CtlSendData>
              break;
 8006e66:	e06a      	b.n	8006f3e <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8006e68:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	da11      	bge.n	8006e94 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8006e70:	7bbb      	ldrb	r3, [r7, #14]
 8006e72:	f003 020f 	and.w	r2, r3, #15
 8006e76:	6879      	ldr	r1, [r7, #4]
 8006e78:	4613      	mov	r3, r2
 8006e7a:	009b      	lsls	r3, r3, #2
 8006e7c:	4413      	add	r3, r2
 8006e7e:	009b      	lsls	r3, r3, #2
 8006e80:	440b      	add	r3, r1
 8006e82:	3324      	adds	r3, #36	; 0x24
 8006e84:	881b      	ldrh	r3, [r3, #0]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d117      	bne.n	8006eba <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8006e8a:	6839      	ldr	r1, [r7, #0]
 8006e8c:	6878      	ldr	r0, [r7, #4]
 8006e8e:	f000 fbb0 	bl	80075f2 <USBD_CtlError>
                  break;
 8006e92:	e054      	b.n	8006f3e <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8006e94:	7bbb      	ldrb	r3, [r7, #14]
 8006e96:	f003 020f 	and.w	r2, r3, #15
 8006e9a:	6879      	ldr	r1, [r7, #4]
 8006e9c:	4613      	mov	r3, r2
 8006e9e:	009b      	lsls	r3, r3, #2
 8006ea0:	4413      	add	r3, r2
 8006ea2:	009b      	lsls	r3, r3, #2
 8006ea4:	440b      	add	r3, r1
 8006ea6:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8006eaa:	881b      	ldrh	r3, [r3, #0]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d104      	bne.n	8006eba <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8006eb0:	6839      	ldr	r1, [r7, #0]
 8006eb2:	6878      	ldr	r0, [r7, #4]
 8006eb4:	f000 fb9d 	bl	80075f2 <USBD_CtlError>
                  break;
 8006eb8:	e041      	b.n	8006f3e <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006eba:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	da0b      	bge.n	8006eda <USBD_StdEPReq+0x2b2>
 8006ec2:	7bbb      	ldrb	r3, [r7, #14]
 8006ec4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006ec8:	4613      	mov	r3, r2
 8006eca:	009b      	lsls	r3, r3, #2
 8006ecc:	4413      	add	r3, r2
 8006ece:	009b      	lsls	r3, r3, #2
 8006ed0:	3310      	adds	r3, #16
 8006ed2:	687a      	ldr	r2, [r7, #4]
 8006ed4:	4413      	add	r3, r2
 8006ed6:	3304      	adds	r3, #4
 8006ed8:	e00b      	b.n	8006ef2 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006eda:	7bbb      	ldrb	r3, [r7, #14]
 8006edc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006ee0:	4613      	mov	r3, r2
 8006ee2:	009b      	lsls	r3, r3, #2
 8006ee4:	4413      	add	r3, r2
 8006ee6:	009b      	lsls	r3, r3, #2
 8006ee8:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006eec:	687a      	ldr	r2, [r7, #4]
 8006eee:	4413      	add	r3, r2
 8006ef0:	3304      	adds	r3, #4
 8006ef2:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8006ef4:	7bbb      	ldrb	r3, [r7, #14]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d002      	beq.n	8006f00 <USBD_StdEPReq+0x2d8>
 8006efa:	7bbb      	ldrb	r3, [r7, #14]
 8006efc:	2b80      	cmp	r3, #128	; 0x80
 8006efe:	d103      	bne.n	8006f08 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8006f00:	68bb      	ldr	r3, [r7, #8]
 8006f02:	2200      	movs	r2, #0
 8006f04:	601a      	str	r2, [r3, #0]
 8006f06:	e00e      	b.n	8006f26 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8006f08:	7bbb      	ldrb	r3, [r7, #14]
 8006f0a:	4619      	mov	r1, r3
 8006f0c:	6878      	ldr	r0, [r7, #4]
 8006f0e:	f001 f8c7 	bl	80080a0 <USBD_LL_IsStallEP>
 8006f12:	4603      	mov	r3, r0
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d003      	beq.n	8006f20 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8006f18:	68bb      	ldr	r3, [r7, #8]
 8006f1a:	2201      	movs	r2, #1
 8006f1c:	601a      	str	r2, [r3, #0]
 8006f1e:	e002      	b.n	8006f26 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8006f20:	68bb      	ldr	r3, [r7, #8]
 8006f22:	2200      	movs	r2, #0
 8006f24:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006f26:	68bb      	ldr	r3, [r7, #8]
 8006f28:	2202      	movs	r2, #2
 8006f2a:	4619      	mov	r1, r3
 8006f2c:	6878      	ldr	r0, [r7, #4]
 8006f2e:	f000 fbd1 	bl	80076d4 <USBD_CtlSendData>
              break;
 8006f32:	e004      	b.n	8006f3e <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8006f34:	6839      	ldr	r1, [r7, #0]
 8006f36:	6878      	ldr	r0, [r7, #4]
 8006f38:	f000 fb5b 	bl	80075f2 <USBD_CtlError>
              break;
 8006f3c:	bf00      	nop
          }
          break;
 8006f3e:	e004      	b.n	8006f4a <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8006f40:	6839      	ldr	r1, [r7, #0]
 8006f42:	6878      	ldr	r0, [r7, #4]
 8006f44:	f000 fb55 	bl	80075f2 <USBD_CtlError>
          break;
 8006f48:	bf00      	nop
      }
      break;
 8006f4a:	e005      	b.n	8006f58 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8006f4c:	6839      	ldr	r1, [r7, #0]
 8006f4e:	6878      	ldr	r0, [r7, #4]
 8006f50:	f000 fb4f 	bl	80075f2 <USBD_CtlError>
      break;
 8006f54:	e000      	b.n	8006f58 <USBD_StdEPReq+0x330>
      break;
 8006f56:	bf00      	nop
  }

  return ret;
 8006f58:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	3710      	adds	r7, #16
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	bd80      	pop	{r7, pc}
	...

08006f64 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006f64:	b580      	push	{r7, lr}
 8006f66:	b084      	sub	sp, #16
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	6078      	str	r0, [r7, #4]
 8006f6c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006f6e:	2300      	movs	r3, #0
 8006f70:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8006f72:	2300      	movs	r3, #0
 8006f74:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8006f76:	2300      	movs	r3, #0
 8006f78:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8006f7a:	683b      	ldr	r3, [r7, #0]
 8006f7c:	885b      	ldrh	r3, [r3, #2]
 8006f7e:	0a1b      	lsrs	r3, r3, #8
 8006f80:	b29b      	uxth	r3, r3
 8006f82:	3b01      	subs	r3, #1
 8006f84:	2b06      	cmp	r3, #6
 8006f86:	f200 8128 	bhi.w	80071da <USBD_GetDescriptor+0x276>
 8006f8a:	a201      	add	r2, pc, #4	; (adr r2, 8006f90 <USBD_GetDescriptor+0x2c>)
 8006f8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f90:	08006fad 	.word	0x08006fad
 8006f94:	08006fc5 	.word	0x08006fc5
 8006f98:	08007005 	.word	0x08007005
 8006f9c:	080071db 	.word	0x080071db
 8006fa0:	080071db 	.word	0x080071db
 8006fa4:	0800717b 	.word	0x0800717b
 8006fa8:	080071a7 	.word	0x080071a7
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	687a      	ldr	r2, [r7, #4]
 8006fb6:	7c12      	ldrb	r2, [r2, #16]
 8006fb8:	f107 0108 	add.w	r1, r7, #8
 8006fbc:	4610      	mov	r0, r2
 8006fbe:	4798      	blx	r3
 8006fc0:	60f8      	str	r0, [r7, #12]
      break;
 8006fc2:	e112      	b.n	80071ea <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	7c1b      	ldrb	r3, [r3, #16]
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d10d      	bne.n	8006fe8 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006fd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fd4:	f107 0208 	add.w	r2, r7, #8
 8006fd8:	4610      	mov	r0, r2
 8006fda:	4798      	blx	r3
 8006fdc:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	3301      	adds	r3, #1
 8006fe2:	2202      	movs	r2, #2
 8006fe4:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8006fe6:	e100      	b.n	80071ea <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006fee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ff0:	f107 0208 	add.w	r2, r7, #8
 8006ff4:	4610      	mov	r0, r2
 8006ff6:	4798      	blx	r3
 8006ff8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	3301      	adds	r3, #1
 8006ffe:	2202      	movs	r2, #2
 8007000:	701a      	strb	r2, [r3, #0]
      break;
 8007002:	e0f2      	b.n	80071ea <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007004:	683b      	ldr	r3, [r7, #0]
 8007006:	885b      	ldrh	r3, [r3, #2]
 8007008:	b2db      	uxtb	r3, r3
 800700a:	2b05      	cmp	r3, #5
 800700c:	f200 80ac 	bhi.w	8007168 <USBD_GetDescriptor+0x204>
 8007010:	a201      	add	r2, pc, #4	; (adr r2, 8007018 <USBD_GetDescriptor+0xb4>)
 8007012:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007016:	bf00      	nop
 8007018:	08007031 	.word	0x08007031
 800701c:	08007065 	.word	0x08007065
 8007020:	08007099 	.word	0x08007099
 8007024:	080070cd 	.word	0x080070cd
 8007028:	08007101 	.word	0x08007101
 800702c:	08007135 	.word	0x08007135
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007036:	685b      	ldr	r3, [r3, #4]
 8007038:	2b00      	cmp	r3, #0
 800703a:	d00b      	beq.n	8007054 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007042:	685b      	ldr	r3, [r3, #4]
 8007044:	687a      	ldr	r2, [r7, #4]
 8007046:	7c12      	ldrb	r2, [r2, #16]
 8007048:	f107 0108 	add.w	r1, r7, #8
 800704c:	4610      	mov	r0, r2
 800704e:	4798      	blx	r3
 8007050:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007052:	e091      	b.n	8007178 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007054:	6839      	ldr	r1, [r7, #0]
 8007056:	6878      	ldr	r0, [r7, #4]
 8007058:	f000 facb 	bl	80075f2 <USBD_CtlError>
            err++;
 800705c:	7afb      	ldrb	r3, [r7, #11]
 800705e:	3301      	adds	r3, #1
 8007060:	72fb      	strb	r3, [r7, #11]
          break;
 8007062:	e089      	b.n	8007178 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800706a:	689b      	ldr	r3, [r3, #8]
 800706c:	2b00      	cmp	r3, #0
 800706e:	d00b      	beq.n	8007088 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007076:	689b      	ldr	r3, [r3, #8]
 8007078:	687a      	ldr	r2, [r7, #4]
 800707a:	7c12      	ldrb	r2, [r2, #16]
 800707c:	f107 0108 	add.w	r1, r7, #8
 8007080:	4610      	mov	r0, r2
 8007082:	4798      	blx	r3
 8007084:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007086:	e077      	b.n	8007178 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007088:	6839      	ldr	r1, [r7, #0]
 800708a:	6878      	ldr	r0, [r7, #4]
 800708c:	f000 fab1 	bl	80075f2 <USBD_CtlError>
            err++;
 8007090:	7afb      	ldrb	r3, [r7, #11]
 8007092:	3301      	adds	r3, #1
 8007094:	72fb      	strb	r3, [r7, #11]
          break;
 8007096:	e06f      	b.n	8007178 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800709e:	68db      	ldr	r3, [r3, #12]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d00b      	beq.n	80070bc <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80070aa:	68db      	ldr	r3, [r3, #12]
 80070ac:	687a      	ldr	r2, [r7, #4]
 80070ae:	7c12      	ldrb	r2, [r2, #16]
 80070b0:	f107 0108 	add.w	r1, r7, #8
 80070b4:	4610      	mov	r0, r2
 80070b6:	4798      	blx	r3
 80070b8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80070ba:	e05d      	b.n	8007178 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80070bc:	6839      	ldr	r1, [r7, #0]
 80070be:	6878      	ldr	r0, [r7, #4]
 80070c0:	f000 fa97 	bl	80075f2 <USBD_CtlError>
            err++;
 80070c4:	7afb      	ldrb	r3, [r7, #11]
 80070c6:	3301      	adds	r3, #1
 80070c8:	72fb      	strb	r3, [r7, #11]
          break;
 80070ca:	e055      	b.n	8007178 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80070d2:	691b      	ldr	r3, [r3, #16]
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d00b      	beq.n	80070f0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80070de:	691b      	ldr	r3, [r3, #16]
 80070e0:	687a      	ldr	r2, [r7, #4]
 80070e2:	7c12      	ldrb	r2, [r2, #16]
 80070e4:	f107 0108 	add.w	r1, r7, #8
 80070e8:	4610      	mov	r0, r2
 80070ea:	4798      	blx	r3
 80070ec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80070ee:	e043      	b.n	8007178 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80070f0:	6839      	ldr	r1, [r7, #0]
 80070f2:	6878      	ldr	r0, [r7, #4]
 80070f4:	f000 fa7d 	bl	80075f2 <USBD_CtlError>
            err++;
 80070f8:	7afb      	ldrb	r3, [r7, #11]
 80070fa:	3301      	adds	r3, #1
 80070fc:	72fb      	strb	r3, [r7, #11]
          break;
 80070fe:	e03b      	b.n	8007178 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007106:	695b      	ldr	r3, [r3, #20]
 8007108:	2b00      	cmp	r3, #0
 800710a:	d00b      	beq.n	8007124 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007112:	695b      	ldr	r3, [r3, #20]
 8007114:	687a      	ldr	r2, [r7, #4]
 8007116:	7c12      	ldrb	r2, [r2, #16]
 8007118:	f107 0108 	add.w	r1, r7, #8
 800711c:	4610      	mov	r0, r2
 800711e:	4798      	blx	r3
 8007120:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007122:	e029      	b.n	8007178 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007124:	6839      	ldr	r1, [r7, #0]
 8007126:	6878      	ldr	r0, [r7, #4]
 8007128:	f000 fa63 	bl	80075f2 <USBD_CtlError>
            err++;
 800712c:	7afb      	ldrb	r3, [r7, #11]
 800712e:	3301      	adds	r3, #1
 8007130:	72fb      	strb	r3, [r7, #11]
          break;
 8007132:	e021      	b.n	8007178 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800713a:	699b      	ldr	r3, [r3, #24]
 800713c:	2b00      	cmp	r3, #0
 800713e:	d00b      	beq.n	8007158 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007146:	699b      	ldr	r3, [r3, #24]
 8007148:	687a      	ldr	r2, [r7, #4]
 800714a:	7c12      	ldrb	r2, [r2, #16]
 800714c:	f107 0108 	add.w	r1, r7, #8
 8007150:	4610      	mov	r0, r2
 8007152:	4798      	blx	r3
 8007154:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007156:	e00f      	b.n	8007178 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007158:	6839      	ldr	r1, [r7, #0]
 800715a:	6878      	ldr	r0, [r7, #4]
 800715c:	f000 fa49 	bl	80075f2 <USBD_CtlError>
            err++;
 8007160:	7afb      	ldrb	r3, [r7, #11]
 8007162:	3301      	adds	r3, #1
 8007164:	72fb      	strb	r3, [r7, #11]
          break;
 8007166:	e007      	b.n	8007178 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8007168:	6839      	ldr	r1, [r7, #0]
 800716a:	6878      	ldr	r0, [r7, #4]
 800716c:	f000 fa41 	bl	80075f2 <USBD_CtlError>
          err++;
 8007170:	7afb      	ldrb	r3, [r7, #11]
 8007172:	3301      	adds	r3, #1
 8007174:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8007176:	bf00      	nop
      }
      break;
 8007178:	e037      	b.n	80071ea <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	7c1b      	ldrb	r3, [r3, #16]
 800717e:	2b00      	cmp	r3, #0
 8007180:	d109      	bne.n	8007196 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007188:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800718a:	f107 0208 	add.w	r2, r7, #8
 800718e:	4610      	mov	r0, r2
 8007190:	4798      	blx	r3
 8007192:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007194:	e029      	b.n	80071ea <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007196:	6839      	ldr	r1, [r7, #0]
 8007198:	6878      	ldr	r0, [r7, #4]
 800719a:	f000 fa2a 	bl	80075f2 <USBD_CtlError>
        err++;
 800719e:	7afb      	ldrb	r3, [r7, #11]
 80071a0:	3301      	adds	r3, #1
 80071a2:	72fb      	strb	r3, [r7, #11]
      break;
 80071a4:	e021      	b.n	80071ea <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	7c1b      	ldrb	r3, [r3, #16]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d10d      	bne.n	80071ca <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80071b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071b6:	f107 0208 	add.w	r2, r7, #8
 80071ba:	4610      	mov	r0, r2
 80071bc:	4798      	blx	r3
 80071be:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	3301      	adds	r3, #1
 80071c4:	2207      	movs	r2, #7
 80071c6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80071c8:	e00f      	b.n	80071ea <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80071ca:	6839      	ldr	r1, [r7, #0]
 80071cc:	6878      	ldr	r0, [r7, #4]
 80071ce:	f000 fa10 	bl	80075f2 <USBD_CtlError>
        err++;
 80071d2:	7afb      	ldrb	r3, [r7, #11]
 80071d4:	3301      	adds	r3, #1
 80071d6:	72fb      	strb	r3, [r7, #11]
      break;
 80071d8:	e007      	b.n	80071ea <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80071da:	6839      	ldr	r1, [r7, #0]
 80071dc:	6878      	ldr	r0, [r7, #4]
 80071de:	f000 fa08 	bl	80075f2 <USBD_CtlError>
      err++;
 80071e2:	7afb      	ldrb	r3, [r7, #11]
 80071e4:	3301      	adds	r3, #1
 80071e6:	72fb      	strb	r3, [r7, #11]
      break;
 80071e8:	bf00      	nop
  }

  if (err != 0U)
 80071ea:	7afb      	ldrb	r3, [r7, #11]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d11e      	bne.n	800722e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 80071f0:	683b      	ldr	r3, [r7, #0]
 80071f2:	88db      	ldrh	r3, [r3, #6]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d016      	beq.n	8007226 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 80071f8:	893b      	ldrh	r3, [r7, #8]
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d00e      	beq.n	800721c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 80071fe:	683b      	ldr	r3, [r7, #0]
 8007200:	88da      	ldrh	r2, [r3, #6]
 8007202:	893b      	ldrh	r3, [r7, #8]
 8007204:	4293      	cmp	r3, r2
 8007206:	bf28      	it	cs
 8007208:	4613      	movcs	r3, r2
 800720a:	b29b      	uxth	r3, r3
 800720c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800720e:	893b      	ldrh	r3, [r7, #8]
 8007210:	461a      	mov	r2, r3
 8007212:	68f9      	ldr	r1, [r7, #12]
 8007214:	6878      	ldr	r0, [r7, #4]
 8007216:	f000 fa5d 	bl	80076d4 <USBD_CtlSendData>
 800721a:	e009      	b.n	8007230 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800721c:	6839      	ldr	r1, [r7, #0]
 800721e:	6878      	ldr	r0, [r7, #4]
 8007220:	f000 f9e7 	bl	80075f2 <USBD_CtlError>
 8007224:	e004      	b.n	8007230 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8007226:	6878      	ldr	r0, [r7, #4]
 8007228:	f000 faae 	bl	8007788 <USBD_CtlSendStatus>
 800722c:	e000      	b.n	8007230 <USBD_GetDescriptor+0x2cc>
    return;
 800722e:	bf00      	nop
  }
}
 8007230:	3710      	adds	r7, #16
 8007232:	46bd      	mov	sp, r7
 8007234:	bd80      	pop	{r7, pc}
 8007236:	bf00      	nop

08007238 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007238:	b580      	push	{r7, lr}
 800723a:	b084      	sub	sp, #16
 800723c:	af00      	add	r7, sp, #0
 800723e:	6078      	str	r0, [r7, #4]
 8007240:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8007242:	683b      	ldr	r3, [r7, #0]
 8007244:	889b      	ldrh	r3, [r3, #4]
 8007246:	2b00      	cmp	r3, #0
 8007248:	d131      	bne.n	80072ae <USBD_SetAddress+0x76>
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	88db      	ldrh	r3, [r3, #6]
 800724e:	2b00      	cmp	r3, #0
 8007250:	d12d      	bne.n	80072ae <USBD_SetAddress+0x76>
 8007252:	683b      	ldr	r3, [r7, #0]
 8007254:	885b      	ldrh	r3, [r3, #2]
 8007256:	2b7f      	cmp	r3, #127	; 0x7f
 8007258:	d829      	bhi.n	80072ae <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	885b      	ldrh	r3, [r3, #2]
 800725e:	b2db      	uxtb	r3, r3
 8007260:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007264:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800726c:	b2db      	uxtb	r3, r3
 800726e:	2b03      	cmp	r3, #3
 8007270:	d104      	bne.n	800727c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8007272:	6839      	ldr	r1, [r7, #0]
 8007274:	6878      	ldr	r0, [r7, #4]
 8007276:	f000 f9bc 	bl	80075f2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800727a:	e01d      	b.n	80072b8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	7bfa      	ldrb	r2, [r7, #15]
 8007280:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007284:	7bfb      	ldrb	r3, [r7, #15]
 8007286:	4619      	mov	r1, r3
 8007288:	6878      	ldr	r0, [r7, #4]
 800728a:	f000 ff35 	bl	80080f8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800728e:	6878      	ldr	r0, [r7, #4]
 8007290:	f000 fa7a 	bl	8007788 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007294:	7bfb      	ldrb	r3, [r7, #15]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d004      	beq.n	80072a4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	2202      	movs	r2, #2
 800729e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80072a2:	e009      	b.n	80072b8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2201      	movs	r2, #1
 80072a8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80072ac:	e004      	b.n	80072b8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80072ae:	6839      	ldr	r1, [r7, #0]
 80072b0:	6878      	ldr	r0, [r7, #4]
 80072b2:	f000 f99e 	bl	80075f2 <USBD_CtlError>
  }
}
 80072b6:	bf00      	nop
 80072b8:	bf00      	nop
 80072ba:	3710      	adds	r7, #16
 80072bc:	46bd      	mov	sp, r7
 80072be:	bd80      	pop	{r7, pc}

080072c0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80072c0:	b580      	push	{r7, lr}
 80072c2:	b084      	sub	sp, #16
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]
 80072c8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80072ca:	2300      	movs	r3, #0
 80072cc:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80072ce:	683b      	ldr	r3, [r7, #0]
 80072d0:	885b      	ldrh	r3, [r3, #2]
 80072d2:	b2da      	uxtb	r2, r3
 80072d4:	4b4e      	ldr	r3, [pc, #312]	; (8007410 <USBD_SetConfig+0x150>)
 80072d6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80072d8:	4b4d      	ldr	r3, [pc, #308]	; (8007410 <USBD_SetConfig+0x150>)
 80072da:	781b      	ldrb	r3, [r3, #0]
 80072dc:	2b01      	cmp	r3, #1
 80072de:	d905      	bls.n	80072ec <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80072e0:	6839      	ldr	r1, [r7, #0]
 80072e2:	6878      	ldr	r0, [r7, #4]
 80072e4:	f000 f985 	bl	80075f2 <USBD_CtlError>
    return USBD_FAIL;
 80072e8:	2303      	movs	r3, #3
 80072ea:	e08c      	b.n	8007406 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80072f2:	b2db      	uxtb	r3, r3
 80072f4:	2b02      	cmp	r3, #2
 80072f6:	d002      	beq.n	80072fe <USBD_SetConfig+0x3e>
 80072f8:	2b03      	cmp	r3, #3
 80072fa:	d029      	beq.n	8007350 <USBD_SetConfig+0x90>
 80072fc:	e075      	b.n	80073ea <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80072fe:	4b44      	ldr	r3, [pc, #272]	; (8007410 <USBD_SetConfig+0x150>)
 8007300:	781b      	ldrb	r3, [r3, #0]
 8007302:	2b00      	cmp	r3, #0
 8007304:	d020      	beq.n	8007348 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8007306:	4b42      	ldr	r3, [pc, #264]	; (8007410 <USBD_SetConfig+0x150>)
 8007308:	781b      	ldrb	r3, [r3, #0]
 800730a:	461a      	mov	r2, r3
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007310:	4b3f      	ldr	r3, [pc, #252]	; (8007410 <USBD_SetConfig+0x150>)
 8007312:	781b      	ldrb	r3, [r3, #0]
 8007314:	4619      	mov	r1, r3
 8007316:	6878      	ldr	r0, [r7, #4]
 8007318:	f7fe ffe7 	bl	80062ea <USBD_SetClassConfig>
 800731c:	4603      	mov	r3, r0
 800731e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8007320:	7bfb      	ldrb	r3, [r7, #15]
 8007322:	2b00      	cmp	r3, #0
 8007324:	d008      	beq.n	8007338 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8007326:	6839      	ldr	r1, [r7, #0]
 8007328:	6878      	ldr	r0, [r7, #4]
 800732a:	f000 f962 	bl	80075f2 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	2202      	movs	r2, #2
 8007332:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007336:	e065      	b.n	8007404 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8007338:	6878      	ldr	r0, [r7, #4]
 800733a:	f000 fa25 	bl	8007788 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	2203      	movs	r2, #3
 8007342:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8007346:	e05d      	b.n	8007404 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8007348:	6878      	ldr	r0, [r7, #4]
 800734a:	f000 fa1d 	bl	8007788 <USBD_CtlSendStatus>
      break;
 800734e:	e059      	b.n	8007404 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8007350:	4b2f      	ldr	r3, [pc, #188]	; (8007410 <USBD_SetConfig+0x150>)
 8007352:	781b      	ldrb	r3, [r3, #0]
 8007354:	2b00      	cmp	r3, #0
 8007356:	d112      	bne.n	800737e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2202      	movs	r2, #2
 800735c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8007360:	4b2b      	ldr	r3, [pc, #172]	; (8007410 <USBD_SetConfig+0x150>)
 8007362:	781b      	ldrb	r3, [r3, #0]
 8007364:	461a      	mov	r2, r3
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800736a:	4b29      	ldr	r3, [pc, #164]	; (8007410 <USBD_SetConfig+0x150>)
 800736c:	781b      	ldrb	r3, [r3, #0]
 800736e:	4619      	mov	r1, r3
 8007370:	6878      	ldr	r0, [r7, #4]
 8007372:	f7fe ffd6 	bl	8006322 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8007376:	6878      	ldr	r0, [r7, #4]
 8007378:	f000 fa06 	bl	8007788 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800737c:	e042      	b.n	8007404 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800737e:	4b24      	ldr	r3, [pc, #144]	; (8007410 <USBD_SetConfig+0x150>)
 8007380:	781b      	ldrb	r3, [r3, #0]
 8007382:	461a      	mov	r2, r3
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	685b      	ldr	r3, [r3, #4]
 8007388:	429a      	cmp	r2, r3
 800738a:	d02a      	beq.n	80073e2 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	685b      	ldr	r3, [r3, #4]
 8007390:	b2db      	uxtb	r3, r3
 8007392:	4619      	mov	r1, r3
 8007394:	6878      	ldr	r0, [r7, #4]
 8007396:	f7fe ffc4 	bl	8006322 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800739a:	4b1d      	ldr	r3, [pc, #116]	; (8007410 <USBD_SetConfig+0x150>)
 800739c:	781b      	ldrb	r3, [r3, #0]
 800739e:	461a      	mov	r2, r3
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80073a4:	4b1a      	ldr	r3, [pc, #104]	; (8007410 <USBD_SetConfig+0x150>)
 80073a6:	781b      	ldrb	r3, [r3, #0]
 80073a8:	4619      	mov	r1, r3
 80073aa:	6878      	ldr	r0, [r7, #4]
 80073ac:	f7fe ff9d 	bl	80062ea <USBD_SetClassConfig>
 80073b0:	4603      	mov	r3, r0
 80073b2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80073b4:	7bfb      	ldrb	r3, [r7, #15]
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d00f      	beq.n	80073da <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80073ba:	6839      	ldr	r1, [r7, #0]
 80073bc:	6878      	ldr	r0, [r7, #4]
 80073be:	f000 f918 	bl	80075f2 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	685b      	ldr	r3, [r3, #4]
 80073c6:	b2db      	uxtb	r3, r3
 80073c8:	4619      	mov	r1, r3
 80073ca:	6878      	ldr	r0, [r7, #4]
 80073cc:	f7fe ffa9 	bl	8006322 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2202      	movs	r2, #2
 80073d4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80073d8:	e014      	b.n	8007404 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80073da:	6878      	ldr	r0, [r7, #4]
 80073dc:	f000 f9d4 	bl	8007788 <USBD_CtlSendStatus>
      break;
 80073e0:	e010      	b.n	8007404 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80073e2:	6878      	ldr	r0, [r7, #4]
 80073e4:	f000 f9d0 	bl	8007788 <USBD_CtlSendStatus>
      break;
 80073e8:	e00c      	b.n	8007404 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80073ea:	6839      	ldr	r1, [r7, #0]
 80073ec:	6878      	ldr	r0, [r7, #4]
 80073ee:	f000 f900 	bl	80075f2 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80073f2:	4b07      	ldr	r3, [pc, #28]	; (8007410 <USBD_SetConfig+0x150>)
 80073f4:	781b      	ldrb	r3, [r3, #0]
 80073f6:	4619      	mov	r1, r3
 80073f8:	6878      	ldr	r0, [r7, #4]
 80073fa:	f7fe ff92 	bl	8006322 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80073fe:	2303      	movs	r3, #3
 8007400:	73fb      	strb	r3, [r7, #15]
      break;
 8007402:	bf00      	nop
  }

  return ret;
 8007404:	7bfb      	ldrb	r3, [r7, #15]
}
 8007406:	4618      	mov	r0, r3
 8007408:	3710      	adds	r7, #16
 800740a:	46bd      	mov	sp, r7
 800740c:	bd80      	pop	{r7, pc}
 800740e:	bf00      	nop
 8007410:	200001a4 	.word	0x200001a4

08007414 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007414:	b580      	push	{r7, lr}
 8007416:	b082      	sub	sp, #8
 8007418:	af00      	add	r7, sp, #0
 800741a:	6078      	str	r0, [r7, #4]
 800741c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800741e:	683b      	ldr	r3, [r7, #0]
 8007420:	88db      	ldrh	r3, [r3, #6]
 8007422:	2b01      	cmp	r3, #1
 8007424:	d004      	beq.n	8007430 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8007426:	6839      	ldr	r1, [r7, #0]
 8007428:	6878      	ldr	r0, [r7, #4]
 800742a:	f000 f8e2 	bl	80075f2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800742e:	e023      	b.n	8007478 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007436:	b2db      	uxtb	r3, r3
 8007438:	2b02      	cmp	r3, #2
 800743a:	dc02      	bgt.n	8007442 <USBD_GetConfig+0x2e>
 800743c:	2b00      	cmp	r3, #0
 800743e:	dc03      	bgt.n	8007448 <USBD_GetConfig+0x34>
 8007440:	e015      	b.n	800746e <USBD_GetConfig+0x5a>
 8007442:	2b03      	cmp	r3, #3
 8007444:	d00b      	beq.n	800745e <USBD_GetConfig+0x4a>
 8007446:	e012      	b.n	800746e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2200      	movs	r2, #0
 800744c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	3308      	adds	r3, #8
 8007452:	2201      	movs	r2, #1
 8007454:	4619      	mov	r1, r3
 8007456:	6878      	ldr	r0, [r7, #4]
 8007458:	f000 f93c 	bl	80076d4 <USBD_CtlSendData>
        break;
 800745c:	e00c      	b.n	8007478 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	3304      	adds	r3, #4
 8007462:	2201      	movs	r2, #1
 8007464:	4619      	mov	r1, r3
 8007466:	6878      	ldr	r0, [r7, #4]
 8007468:	f000 f934 	bl	80076d4 <USBD_CtlSendData>
        break;
 800746c:	e004      	b.n	8007478 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800746e:	6839      	ldr	r1, [r7, #0]
 8007470:	6878      	ldr	r0, [r7, #4]
 8007472:	f000 f8be 	bl	80075f2 <USBD_CtlError>
        break;
 8007476:	bf00      	nop
}
 8007478:	bf00      	nop
 800747a:	3708      	adds	r7, #8
 800747c:	46bd      	mov	sp, r7
 800747e:	bd80      	pop	{r7, pc}

08007480 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007480:	b580      	push	{r7, lr}
 8007482:	b082      	sub	sp, #8
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
 8007488:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007490:	b2db      	uxtb	r3, r3
 8007492:	3b01      	subs	r3, #1
 8007494:	2b02      	cmp	r3, #2
 8007496:	d81e      	bhi.n	80074d6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8007498:	683b      	ldr	r3, [r7, #0]
 800749a:	88db      	ldrh	r3, [r3, #6]
 800749c:	2b02      	cmp	r3, #2
 800749e:	d004      	beq.n	80074aa <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80074a0:	6839      	ldr	r1, [r7, #0]
 80074a2:	6878      	ldr	r0, [r7, #4]
 80074a4:	f000 f8a5 	bl	80075f2 <USBD_CtlError>
        break;
 80074a8:	e01a      	b.n	80074e0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	2201      	movs	r2, #1
 80074ae:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d005      	beq.n	80074c6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	68db      	ldr	r3, [r3, #12]
 80074be:	f043 0202 	orr.w	r2, r3, #2
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	330c      	adds	r3, #12
 80074ca:	2202      	movs	r2, #2
 80074cc:	4619      	mov	r1, r3
 80074ce:	6878      	ldr	r0, [r7, #4]
 80074d0:	f000 f900 	bl	80076d4 <USBD_CtlSendData>
      break;
 80074d4:	e004      	b.n	80074e0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80074d6:	6839      	ldr	r1, [r7, #0]
 80074d8:	6878      	ldr	r0, [r7, #4]
 80074da:	f000 f88a 	bl	80075f2 <USBD_CtlError>
      break;
 80074de:	bf00      	nop
  }
}
 80074e0:	bf00      	nop
 80074e2:	3708      	adds	r7, #8
 80074e4:	46bd      	mov	sp, r7
 80074e6:	bd80      	pop	{r7, pc}

080074e8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80074e8:	b580      	push	{r7, lr}
 80074ea:	b082      	sub	sp, #8
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
 80074f0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80074f2:	683b      	ldr	r3, [r7, #0]
 80074f4:	885b      	ldrh	r3, [r3, #2]
 80074f6:	2b01      	cmp	r3, #1
 80074f8:	d107      	bne.n	800750a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	2201      	movs	r2, #1
 80074fe:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8007502:	6878      	ldr	r0, [r7, #4]
 8007504:	f000 f940 	bl	8007788 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8007508:	e013      	b.n	8007532 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800750a:	683b      	ldr	r3, [r7, #0]
 800750c:	885b      	ldrh	r3, [r3, #2]
 800750e:	2b02      	cmp	r3, #2
 8007510:	d10b      	bne.n	800752a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 8007512:	683b      	ldr	r3, [r7, #0]
 8007514:	889b      	ldrh	r3, [r3, #4]
 8007516:	0a1b      	lsrs	r3, r3, #8
 8007518:	b29b      	uxth	r3, r3
 800751a:	b2da      	uxtb	r2, r3
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8007522:	6878      	ldr	r0, [r7, #4]
 8007524:	f000 f930 	bl	8007788 <USBD_CtlSendStatus>
}
 8007528:	e003      	b.n	8007532 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800752a:	6839      	ldr	r1, [r7, #0]
 800752c:	6878      	ldr	r0, [r7, #4]
 800752e:	f000 f860 	bl	80075f2 <USBD_CtlError>
}
 8007532:	bf00      	nop
 8007534:	3708      	adds	r7, #8
 8007536:	46bd      	mov	sp, r7
 8007538:	bd80      	pop	{r7, pc}

0800753a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800753a:	b580      	push	{r7, lr}
 800753c:	b082      	sub	sp, #8
 800753e:	af00      	add	r7, sp, #0
 8007540:	6078      	str	r0, [r7, #4]
 8007542:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800754a:	b2db      	uxtb	r3, r3
 800754c:	3b01      	subs	r3, #1
 800754e:	2b02      	cmp	r3, #2
 8007550:	d80b      	bhi.n	800756a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007552:	683b      	ldr	r3, [r7, #0]
 8007554:	885b      	ldrh	r3, [r3, #2]
 8007556:	2b01      	cmp	r3, #1
 8007558:	d10c      	bne.n	8007574 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2200      	movs	r2, #0
 800755e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8007562:	6878      	ldr	r0, [r7, #4]
 8007564:	f000 f910 	bl	8007788 <USBD_CtlSendStatus>
      }
      break;
 8007568:	e004      	b.n	8007574 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800756a:	6839      	ldr	r1, [r7, #0]
 800756c:	6878      	ldr	r0, [r7, #4]
 800756e:	f000 f840 	bl	80075f2 <USBD_CtlError>
      break;
 8007572:	e000      	b.n	8007576 <USBD_ClrFeature+0x3c>
      break;
 8007574:	bf00      	nop
  }
}
 8007576:	bf00      	nop
 8007578:	3708      	adds	r7, #8
 800757a:	46bd      	mov	sp, r7
 800757c:	bd80      	pop	{r7, pc}

0800757e <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800757e:	b580      	push	{r7, lr}
 8007580:	b084      	sub	sp, #16
 8007582:	af00      	add	r7, sp, #0
 8007584:	6078      	str	r0, [r7, #4]
 8007586:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8007588:	683b      	ldr	r3, [r7, #0]
 800758a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	781a      	ldrb	r2, [r3, #0]
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	3301      	adds	r3, #1
 8007598:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	781a      	ldrb	r2, [r3, #0]
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	3301      	adds	r3, #1
 80075a6:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80075a8:	68f8      	ldr	r0, [r7, #12]
 80075aa:	f7ff fa41 	bl	8006a30 <SWAPBYTE>
 80075ae:	4603      	mov	r3, r0
 80075b0:	461a      	mov	r2, r3
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	3301      	adds	r3, #1
 80075ba:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	3301      	adds	r3, #1
 80075c0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80075c2:	68f8      	ldr	r0, [r7, #12]
 80075c4:	f7ff fa34 	bl	8006a30 <SWAPBYTE>
 80075c8:	4603      	mov	r3, r0
 80075ca:	461a      	mov	r2, r3
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	3301      	adds	r3, #1
 80075d4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	3301      	adds	r3, #1
 80075da:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80075dc:	68f8      	ldr	r0, [r7, #12]
 80075de:	f7ff fa27 	bl	8006a30 <SWAPBYTE>
 80075e2:	4603      	mov	r3, r0
 80075e4:	461a      	mov	r2, r3
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	80da      	strh	r2, [r3, #6]
}
 80075ea:	bf00      	nop
 80075ec:	3710      	adds	r7, #16
 80075ee:	46bd      	mov	sp, r7
 80075f0:	bd80      	pop	{r7, pc}

080075f2 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80075f2:	b580      	push	{r7, lr}
 80075f4:	b082      	sub	sp, #8
 80075f6:	af00      	add	r7, sp, #0
 80075f8:	6078      	str	r0, [r7, #4]
 80075fa:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80075fc:	2180      	movs	r1, #128	; 0x80
 80075fe:	6878      	ldr	r0, [r7, #4]
 8007600:	f000 fd10 	bl	8008024 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8007604:	2100      	movs	r1, #0
 8007606:	6878      	ldr	r0, [r7, #4]
 8007608:	f000 fd0c 	bl	8008024 <USBD_LL_StallEP>
}
 800760c:	bf00      	nop
 800760e:	3708      	adds	r7, #8
 8007610:	46bd      	mov	sp, r7
 8007612:	bd80      	pop	{r7, pc}

08007614 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8007614:	b580      	push	{r7, lr}
 8007616:	b086      	sub	sp, #24
 8007618:	af00      	add	r7, sp, #0
 800761a:	60f8      	str	r0, [r7, #12]
 800761c:	60b9      	str	r1, [r7, #8]
 800761e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8007620:	2300      	movs	r3, #0
 8007622:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	2b00      	cmp	r3, #0
 8007628:	d036      	beq.n	8007698 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800762e:	6938      	ldr	r0, [r7, #16]
 8007630:	f000 f836 	bl	80076a0 <USBD_GetLen>
 8007634:	4603      	mov	r3, r0
 8007636:	3301      	adds	r3, #1
 8007638:	b29b      	uxth	r3, r3
 800763a:	005b      	lsls	r3, r3, #1
 800763c:	b29a      	uxth	r2, r3
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8007642:	7dfb      	ldrb	r3, [r7, #23]
 8007644:	68ba      	ldr	r2, [r7, #8]
 8007646:	4413      	add	r3, r2
 8007648:	687a      	ldr	r2, [r7, #4]
 800764a:	7812      	ldrb	r2, [r2, #0]
 800764c:	701a      	strb	r2, [r3, #0]
  idx++;
 800764e:	7dfb      	ldrb	r3, [r7, #23]
 8007650:	3301      	adds	r3, #1
 8007652:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8007654:	7dfb      	ldrb	r3, [r7, #23]
 8007656:	68ba      	ldr	r2, [r7, #8]
 8007658:	4413      	add	r3, r2
 800765a:	2203      	movs	r2, #3
 800765c:	701a      	strb	r2, [r3, #0]
  idx++;
 800765e:	7dfb      	ldrb	r3, [r7, #23]
 8007660:	3301      	adds	r3, #1
 8007662:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8007664:	e013      	b.n	800768e <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8007666:	7dfb      	ldrb	r3, [r7, #23]
 8007668:	68ba      	ldr	r2, [r7, #8]
 800766a:	4413      	add	r3, r2
 800766c:	693a      	ldr	r2, [r7, #16]
 800766e:	7812      	ldrb	r2, [r2, #0]
 8007670:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8007672:	693b      	ldr	r3, [r7, #16]
 8007674:	3301      	adds	r3, #1
 8007676:	613b      	str	r3, [r7, #16]
    idx++;
 8007678:	7dfb      	ldrb	r3, [r7, #23]
 800767a:	3301      	adds	r3, #1
 800767c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800767e:	7dfb      	ldrb	r3, [r7, #23]
 8007680:	68ba      	ldr	r2, [r7, #8]
 8007682:	4413      	add	r3, r2
 8007684:	2200      	movs	r2, #0
 8007686:	701a      	strb	r2, [r3, #0]
    idx++;
 8007688:	7dfb      	ldrb	r3, [r7, #23]
 800768a:	3301      	adds	r3, #1
 800768c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800768e:	693b      	ldr	r3, [r7, #16]
 8007690:	781b      	ldrb	r3, [r3, #0]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d1e7      	bne.n	8007666 <USBD_GetString+0x52>
 8007696:	e000      	b.n	800769a <USBD_GetString+0x86>
    return;
 8007698:	bf00      	nop
  }
}
 800769a:	3718      	adds	r7, #24
 800769c:	46bd      	mov	sp, r7
 800769e:	bd80      	pop	{r7, pc}

080076a0 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80076a0:	b480      	push	{r7}
 80076a2:	b085      	sub	sp, #20
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80076a8:	2300      	movs	r3, #0
 80076aa:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80076b0:	e005      	b.n	80076be <USBD_GetLen+0x1e>
  {
    len++;
 80076b2:	7bfb      	ldrb	r3, [r7, #15]
 80076b4:	3301      	adds	r3, #1
 80076b6:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80076b8:	68bb      	ldr	r3, [r7, #8]
 80076ba:	3301      	adds	r3, #1
 80076bc:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80076be:	68bb      	ldr	r3, [r7, #8]
 80076c0:	781b      	ldrb	r3, [r3, #0]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d1f5      	bne.n	80076b2 <USBD_GetLen+0x12>
  }

  return len;
 80076c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80076c8:	4618      	mov	r0, r3
 80076ca:	3714      	adds	r7, #20
 80076cc:	46bd      	mov	sp, r7
 80076ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d2:	4770      	bx	lr

080076d4 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80076d4:	b580      	push	{r7, lr}
 80076d6:	b084      	sub	sp, #16
 80076d8:	af00      	add	r7, sp, #0
 80076da:	60f8      	str	r0, [r7, #12]
 80076dc:	60b9      	str	r1, [r7, #8]
 80076de:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	2202      	movs	r2, #2
 80076e4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	687a      	ldr	r2, [r7, #4]
 80076ec:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	687a      	ldr	r2, [r7, #4]
 80076f2:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	68ba      	ldr	r2, [r7, #8]
 80076f8:	2100      	movs	r1, #0
 80076fa:	68f8      	ldr	r0, [r7, #12]
 80076fc:	f000 fd1b 	bl	8008136 <USBD_LL_Transmit>

  return USBD_OK;
 8007700:	2300      	movs	r3, #0
}
 8007702:	4618      	mov	r0, r3
 8007704:	3710      	adds	r7, #16
 8007706:	46bd      	mov	sp, r7
 8007708:	bd80      	pop	{r7, pc}

0800770a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800770a:	b580      	push	{r7, lr}
 800770c:	b084      	sub	sp, #16
 800770e:	af00      	add	r7, sp, #0
 8007710:	60f8      	str	r0, [r7, #12]
 8007712:	60b9      	str	r1, [r7, #8]
 8007714:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	68ba      	ldr	r2, [r7, #8]
 800771a:	2100      	movs	r1, #0
 800771c:	68f8      	ldr	r0, [r7, #12]
 800771e:	f000 fd0a 	bl	8008136 <USBD_LL_Transmit>

  return USBD_OK;
 8007722:	2300      	movs	r3, #0
}
 8007724:	4618      	mov	r0, r3
 8007726:	3710      	adds	r7, #16
 8007728:	46bd      	mov	sp, r7
 800772a:	bd80      	pop	{r7, pc}

0800772c <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800772c:	b580      	push	{r7, lr}
 800772e:	b084      	sub	sp, #16
 8007730:	af00      	add	r7, sp, #0
 8007732:	60f8      	str	r0, [r7, #12]
 8007734:	60b9      	str	r1, [r7, #8]
 8007736:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	2203      	movs	r2, #3
 800773c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	687a      	ldr	r2, [r7, #4]
 8007744:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	687a      	ldr	r2, [r7, #4]
 800774c:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	68ba      	ldr	r2, [r7, #8]
 8007754:	2100      	movs	r1, #0
 8007756:	68f8      	ldr	r0, [r7, #12]
 8007758:	f000 fd0e 	bl	8008178 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800775c:	2300      	movs	r3, #0
}
 800775e:	4618      	mov	r0, r3
 8007760:	3710      	adds	r7, #16
 8007762:	46bd      	mov	sp, r7
 8007764:	bd80      	pop	{r7, pc}

08007766 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8007766:	b580      	push	{r7, lr}
 8007768:	b084      	sub	sp, #16
 800776a:	af00      	add	r7, sp, #0
 800776c:	60f8      	str	r0, [r7, #12]
 800776e:	60b9      	str	r1, [r7, #8]
 8007770:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	68ba      	ldr	r2, [r7, #8]
 8007776:	2100      	movs	r1, #0
 8007778:	68f8      	ldr	r0, [r7, #12]
 800777a:	f000 fcfd 	bl	8008178 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800777e:	2300      	movs	r3, #0
}
 8007780:	4618      	mov	r0, r3
 8007782:	3710      	adds	r7, #16
 8007784:	46bd      	mov	sp, r7
 8007786:	bd80      	pop	{r7, pc}

08007788 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8007788:	b580      	push	{r7, lr}
 800778a:	b082      	sub	sp, #8
 800778c:	af00      	add	r7, sp, #0
 800778e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	2204      	movs	r2, #4
 8007794:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007798:	2300      	movs	r3, #0
 800779a:	2200      	movs	r2, #0
 800779c:	2100      	movs	r1, #0
 800779e:	6878      	ldr	r0, [r7, #4]
 80077a0:	f000 fcc9 	bl	8008136 <USBD_LL_Transmit>

  return USBD_OK;
 80077a4:	2300      	movs	r3, #0
}
 80077a6:	4618      	mov	r0, r3
 80077a8:	3708      	adds	r7, #8
 80077aa:	46bd      	mov	sp, r7
 80077ac:	bd80      	pop	{r7, pc}

080077ae <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80077ae:	b580      	push	{r7, lr}
 80077b0:	b082      	sub	sp, #8
 80077b2:	af00      	add	r7, sp, #0
 80077b4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	2205      	movs	r2, #5
 80077ba:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80077be:	2300      	movs	r3, #0
 80077c0:	2200      	movs	r2, #0
 80077c2:	2100      	movs	r1, #0
 80077c4:	6878      	ldr	r0, [r7, #4]
 80077c6:	f000 fcd7 	bl	8008178 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80077ca:	2300      	movs	r3, #0
}
 80077cc:	4618      	mov	r0, r3
 80077ce:	3708      	adds	r7, #8
 80077d0:	46bd      	mov	sp, r7
 80077d2:	bd80      	pop	{r7, pc}

080077d4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80077d4:	b580      	push	{r7, lr}
 80077d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80077d8:	2200      	movs	r2, #0
 80077da:	4912      	ldr	r1, [pc, #72]	; (8007824 <MX_USB_DEVICE_Init+0x50>)
 80077dc:	4812      	ldr	r0, [pc, #72]	; (8007828 <MX_USB_DEVICE_Init+0x54>)
 80077de:	f7fe fd07 	bl	80061f0 <USBD_Init>
 80077e2:	4603      	mov	r3, r0
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d001      	beq.n	80077ec <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80077e8:	f7f9 f976 	bl	8000ad8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80077ec:	490f      	ldr	r1, [pc, #60]	; (800782c <MX_USB_DEVICE_Init+0x58>)
 80077ee:	480e      	ldr	r0, [pc, #56]	; (8007828 <MX_USB_DEVICE_Init+0x54>)
 80077f0:	f7fe fd2e 	bl	8006250 <USBD_RegisterClass>
 80077f4:	4603      	mov	r3, r0
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d001      	beq.n	80077fe <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80077fa:	f7f9 f96d 	bl	8000ad8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80077fe:	490c      	ldr	r1, [pc, #48]	; (8007830 <MX_USB_DEVICE_Init+0x5c>)
 8007800:	4809      	ldr	r0, [pc, #36]	; (8007828 <MX_USB_DEVICE_Init+0x54>)
 8007802:	f7fe fc1f 	bl	8006044 <USBD_CDC_RegisterInterface>
 8007806:	4603      	mov	r3, r0
 8007808:	2b00      	cmp	r3, #0
 800780a:	d001      	beq.n	8007810 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800780c:	f7f9 f964 	bl	8000ad8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8007810:	4805      	ldr	r0, [pc, #20]	; (8007828 <MX_USB_DEVICE_Init+0x54>)
 8007812:	f7fe fd53 	bl	80062bc <USBD_Start>
 8007816:	4603      	mov	r3, r0
 8007818:	2b00      	cmp	r3, #0
 800781a:	d001      	beq.n	8007820 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800781c:	f7f9 f95c 	bl	8000ad8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8007820:	bf00      	nop
 8007822:	bd80      	pop	{r7, pc}
 8007824:	200000ac 	.word	0x200000ac
 8007828:	200001a8 	.word	0x200001a8
 800782c:	20000018 	.word	0x20000018
 8007830:	20000098 	.word	0x20000098

08007834 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8007834:	b580      	push	{r7, lr}
 8007836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8007838:	2200      	movs	r2, #0
 800783a:	4905      	ldr	r1, [pc, #20]	; (8007850 <CDC_Init_FS+0x1c>)
 800783c:	4805      	ldr	r0, [pc, #20]	; (8007854 <CDC_Init_FS+0x20>)
 800783e:	f7fe fc1b 	bl	8006078 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8007842:	4905      	ldr	r1, [pc, #20]	; (8007858 <CDC_Init_FS+0x24>)
 8007844:	4803      	ldr	r0, [pc, #12]	; (8007854 <CDC_Init_FS+0x20>)
 8007846:	f7fe fc39 	bl	80060bc <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800784a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800784c:	4618      	mov	r0, r3
 800784e:	bd80      	pop	{r7, pc}
 8007850:	20000c84 	.word	0x20000c84
 8007854:	200001a8 	.word	0x200001a8
 8007858:	20000484 	.word	0x20000484

0800785c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800785c:	b480      	push	{r7}
 800785e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8007860:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8007862:	4618      	mov	r0, r3
 8007864:	46bd      	mov	sp, r7
 8007866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786a:	4770      	bx	lr

0800786c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800786c:	b480      	push	{r7}
 800786e:	b083      	sub	sp, #12
 8007870:	af00      	add	r7, sp, #0
 8007872:	4603      	mov	r3, r0
 8007874:	6039      	str	r1, [r7, #0]
 8007876:	71fb      	strb	r3, [r7, #7]
 8007878:	4613      	mov	r3, r2
 800787a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800787c:	79fb      	ldrb	r3, [r7, #7]
 800787e:	2b23      	cmp	r3, #35	; 0x23
 8007880:	d84a      	bhi.n	8007918 <CDC_Control_FS+0xac>
 8007882:	a201      	add	r2, pc, #4	; (adr r2, 8007888 <CDC_Control_FS+0x1c>)
 8007884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007888:	08007919 	.word	0x08007919
 800788c:	08007919 	.word	0x08007919
 8007890:	08007919 	.word	0x08007919
 8007894:	08007919 	.word	0x08007919
 8007898:	08007919 	.word	0x08007919
 800789c:	08007919 	.word	0x08007919
 80078a0:	08007919 	.word	0x08007919
 80078a4:	08007919 	.word	0x08007919
 80078a8:	08007919 	.word	0x08007919
 80078ac:	08007919 	.word	0x08007919
 80078b0:	08007919 	.word	0x08007919
 80078b4:	08007919 	.word	0x08007919
 80078b8:	08007919 	.word	0x08007919
 80078bc:	08007919 	.word	0x08007919
 80078c0:	08007919 	.word	0x08007919
 80078c4:	08007919 	.word	0x08007919
 80078c8:	08007919 	.word	0x08007919
 80078cc:	08007919 	.word	0x08007919
 80078d0:	08007919 	.word	0x08007919
 80078d4:	08007919 	.word	0x08007919
 80078d8:	08007919 	.word	0x08007919
 80078dc:	08007919 	.word	0x08007919
 80078e0:	08007919 	.word	0x08007919
 80078e4:	08007919 	.word	0x08007919
 80078e8:	08007919 	.word	0x08007919
 80078ec:	08007919 	.word	0x08007919
 80078f0:	08007919 	.word	0x08007919
 80078f4:	08007919 	.word	0x08007919
 80078f8:	08007919 	.word	0x08007919
 80078fc:	08007919 	.word	0x08007919
 8007900:	08007919 	.word	0x08007919
 8007904:	08007919 	.word	0x08007919
 8007908:	08007919 	.word	0x08007919
 800790c:	08007919 	.word	0x08007919
 8007910:	08007919 	.word	0x08007919
 8007914:	08007919 	.word	0x08007919
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8007918:	bf00      	nop
  }

  return (USBD_OK);
 800791a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800791c:	4618      	mov	r0, r3
 800791e:	370c      	adds	r7, #12
 8007920:	46bd      	mov	sp, r7
 8007922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007926:	4770      	bx	lr

08007928 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8007928:	b580      	push	{r7, lr}
 800792a:	b082      	sub	sp, #8
 800792c:	af00      	add	r7, sp, #0
 800792e:	6078      	str	r0, [r7, #4]
 8007930:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8007932:	6879      	ldr	r1, [r7, #4]
 8007934:	4813      	ldr	r0, [pc, #76]	; (8007984 <CDC_Receive_FS+0x5c>)
 8007936:	f7fe fbc1 	bl	80060bc <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800793a:	4812      	ldr	r0, [pc, #72]	; (8007984 <CDC_Receive_FS+0x5c>)
 800793c:	f7fe fc22 	bl	8006184 <USBD_CDC_ReceivePacket>
  CDC_Transmit_FS(Buf,*Len);
 8007940:	683b      	ldr	r3, [r7, #0]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	b29b      	uxth	r3, r3
 8007946:	4619      	mov	r1, r3
 8007948:	6878      	ldr	r0, [r7, #4]
 800794a:	f000 f81f 	bl	800798c <CDC_Transmit_FS>
  if(Buf[0] == '1'){
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	781b      	ldrb	r3, [r3, #0]
 8007952:	2b31      	cmp	r3, #49	; 0x31
 8007954:	d106      	bne.n	8007964 <CDC_Receive_FS+0x3c>
	 HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 8007956:	2201      	movs	r2, #1
 8007958:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800795c:	480a      	ldr	r0, [pc, #40]	; (8007988 <CDC_Receive_FS+0x60>)
 800795e:	f7fa fc1d 	bl	800219c <HAL_GPIO_WritePin>
 8007962:	e009      	b.n	8007978 <CDC_Receive_FS+0x50>
  }
  else if(Buf[0] == '0'){
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	781b      	ldrb	r3, [r3, #0]
 8007968:	2b30      	cmp	r3, #48	; 0x30
 800796a:	d105      	bne.n	8007978 <CDC_Receive_FS+0x50>
	  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 800796c:	2200      	movs	r2, #0
 800796e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8007972:	4805      	ldr	r0, [pc, #20]	; (8007988 <CDC_Receive_FS+0x60>)
 8007974:	f7fa fc12 	bl	800219c <HAL_GPIO_WritePin>
  }
  return (USBD_OK);
 8007978:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800797a:	4618      	mov	r0, r3
 800797c:	3708      	adds	r7, #8
 800797e:	46bd      	mov	sp, r7
 8007980:	bd80      	pop	{r7, pc}
 8007982:	bf00      	nop
 8007984:	200001a8 	.word	0x200001a8
 8007988:	40020c00 	.word	0x40020c00

0800798c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800798c:	b580      	push	{r7, lr}
 800798e:	b084      	sub	sp, #16
 8007990:	af00      	add	r7, sp, #0
 8007992:	6078      	str	r0, [r7, #4]
 8007994:	460b      	mov	r3, r1
 8007996:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8007998:	2300      	movs	r3, #0
 800799a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800799c:	4b0d      	ldr	r3, [pc, #52]	; (80079d4 <CDC_Transmit_FS+0x48>)
 800799e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80079a2:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80079a4:	68bb      	ldr	r3, [r7, #8]
 80079a6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d001      	beq.n	80079b2 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80079ae:	2301      	movs	r3, #1
 80079b0:	e00b      	b.n	80079ca <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80079b2:	887b      	ldrh	r3, [r7, #2]
 80079b4:	461a      	mov	r2, r3
 80079b6:	6879      	ldr	r1, [r7, #4]
 80079b8:	4806      	ldr	r0, [pc, #24]	; (80079d4 <CDC_Transmit_FS+0x48>)
 80079ba:	f7fe fb5d 	bl	8006078 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80079be:	4805      	ldr	r0, [pc, #20]	; (80079d4 <CDC_Transmit_FS+0x48>)
 80079c0:	f7fe fb9a 	bl	80060f8 <USBD_CDC_TransmitPacket>
 80079c4:	4603      	mov	r3, r0
 80079c6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80079c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80079ca:	4618      	mov	r0, r3
 80079cc:	3710      	adds	r7, #16
 80079ce:	46bd      	mov	sp, r7
 80079d0:	bd80      	pop	{r7, pc}
 80079d2:	bf00      	nop
 80079d4:	200001a8 	.word	0x200001a8

080079d8 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80079d8:	b480      	push	{r7}
 80079da:	b087      	sub	sp, #28
 80079dc:	af00      	add	r7, sp, #0
 80079de:	60f8      	str	r0, [r7, #12]
 80079e0:	60b9      	str	r1, [r7, #8]
 80079e2:	4613      	mov	r3, r2
 80079e4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80079e6:	2300      	movs	r3, #0
 80079e8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80079ea:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80079ee:	4618      	mov	r0, r3
 80079f0:	371c      	adds	r7, #28
 80079f2:	46bd      	mov	sp, r7
 80079f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f8:	4770      	bx	lr
	...

080079fc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80079fc:	b480      	push	{r7}
 80079fe:	b083      	sub	sp, #12
 8007a00:	af00      	add	r7, sp, #0
 8007a02:	4603      	mov	r3, r0
 8007a04:	6039      	str	r1, [r7, #0]
 8007a06:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8007a08:	683b      	ldr	r3, [r7, #0]
 8007a0a:	2212      	movs	r2, #18
 8007a0c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8007a0e:	4b03      	ldr	r3, [pc, #12]	; (8007a1c <USBD_FS_DeviceDescriptor+0x20>)
}
 8007a10:	4618      	mov	r0, r3
 8007a12:	370c      	adds	r7, #12
 8007a14:	46bd      	mov	sp, r7
 8007a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1a:	4770      	bx	lr
 8007a1c:	200000c8 	.word	0x200000c8

08007a20 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007a20:	b480      	push	{r7}
 8007a22:	b083      	sub	sp, #12
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	4603      	mov	r3, r0
 8007a28:	6039      	str	r1, [r7, #0]
 8007a2a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8007a2c:	683b      	ldr	r3, [r7, #0]
 8007a2e:	2204      	movs	r2, #4
 8007a30:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8007a32:	4b03      	ldr	r3, [pc, #12]	; (8007a40 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8007a34:	4618      	mov	r0, r3
 8007a36:	370c      	adds	r7, #12
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3e:	4770      	bx	lr
 8007a40:	200000dc 	.word	0x200000dc

08007a44 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007a44:	b580      	push	{r7, lr}
 8007a46:	b082      	sub	sp, #8
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	4603      	mov	r3, r0
 8007a4c:	6039      	str	r1, [r7, #0]
 8007a4e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007a50:	79fb      	ldrb	r3, [r7, #7]
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d105      	bne.n	8007a62 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007a56:	683a      	ldr	r2, [r7, #0]
 8007a58:	4907      	ldr	r1, [pc, #28]	; (8007a78 <USBD_FS_ProductStrDescriptor+0x34>)
 8007a5a:	4808      	ldr	r0, [pc, #32]	; (8007a7c <USBD_FS_ProductStrDescriptor+0x38>)
 8007a5c:	f7ff fdda 	bl	8007614 <USBD_GetString>
 8007a60:	e004      	b.n	8007a6c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007a62:	683a      	ldr	r2, [r7, #0]
 8007a64:	4904      	ldr	r1, [pc, #16]	; (8007a78 <USBD_FS_ProductStrDescriptor+0x34>)
 8007a66:	4805      	ldr	r0, [pc, #20]	; (8007a7c <USBD_FS_ProductStrDescriptor+0x38>)
 8007a68:	f7ff fdd4 	bl	8007614 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007a6c:	4b02      	ldr	r3, [pc, #8]	; (8007a78 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8007a6e:	4618      	mov	r0, r3
 8007a70:	3708      	adds	r7, #8
 8007a72:	46bd      	mov	sp, r7
 8007a74:	bd80      	pop	{r7, pc}
 8007a76:	bf00      	nop
 8007a78:	20001484 	.word	0x20001484
 8007a7c:	08008cd0 	.word	0x08008cd0

08007a80 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007a80:	b580      	push	{r7, lr}
 8007a82:	b082      	sub	sp, #8
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	4603      	mov	r3, r0
 8007a88:	6039      	str	r1, [r7, #0]
 8007a8a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8007a8c:	683a      	ldr	r2, [r7, #0]
 8007a8e:	4904      	ldr	r1, [pc, #16]	; (8007aa0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8007a90:	4804      	ldr	r0, [pc, #16]	; (8007aa4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8007a92:	f7ff fdbf 	bl	8007614 <USBD_GetString>
  return USBD_StrDesc;
 8007a96:	4b02      	ldr	r3, [pc, #8]	; (8007aa0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8007a98:	4618      	mov	r0, r3
 8007a9a:	3708      	adds	r7, #8
 8007a9c:	46bd      	mov	sp, r7
 8007a9e:	bd80      	pop	{r7, pc}
 8007aa0:	20001484 	.word	0x20001484
 8007aa4:	08008ce8 	.word	0x08008ce8

08007aa8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007aa8:	b580      	push	{r7, lr}
 8007aaa:	b082      	sub	sp, #8
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	4603      	mov	r3, r0
 8007ab0:	6039      	str	r1, [r7, #0]
 8007ab2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8007ab4:	683b      	ldr	r3, [r7, #0]
 8007ab6:	221a      	movs	r2, #26
 8007ab8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8007aba:	f000 f843 	bl	8007b44 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8007abe:	4b02      	ldr	r3, [pc, #8]	; (8007ac8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8007ac0:	4618      	mov	r0, r3
 8007ac2:	3708      	adds	r7, #8
 8007ac4:	46bd      	mov	sp, r7
 8007ac6:	bd80      	pop	{r7, pc}
 8007ac8:	200000e0 	.word	0x200000e0

08007acc <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b082      	sub	sp, #8
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	4603      	mov	r3, r0
 8007ad4:	6039      	str	r1, [r7, #0]
 8007ad6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8007ad8:	79fb      	ldrb	r3, [r7, #7]
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d105      	bne.n	8007aea <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007ade:	683a      	ldr	r2, [r7, #0]
 8007ae0:	4907      	ldr	r1, [pc, #28]	; (8007b00 <USBD_FS_ConfigStrDescriptor+0x34>)
 8007ae2:	4808      	ldr	r0, [pc, #32]	; (8007b04 <USBD_FS_ConfigStrDescriptor+0x38>)
 8007ae4:	f7ff fd96 	bl	8007614 <USBD_GetString>
 8007ae8:	e004      	b.n	8007af4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007aea:	683a      	ldr	r2, [r7, #0]
 8007aec:	4904      	ldr	r1, [pc, #16]	; (8007b00 <USBD_FS_ConfigStrDescriptor+0x34>)
 8007aee:	4805      	ldr	r0, [pc, #20]	; (8007b04 <USBD_FS_ConfigStrDescriptor+0x38>)
 8007af0:	f7ff fd90 	bl	8007614 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007af4:	4b02      	ldr	r3, [pc, #8]	; (8007b00 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8007af6:	4618      	mov	r0, r3
 8007af8:	3708      	adds	r7, #8
 8007afa:	46bd      	mov	sp, r7
 8007afc:	bd80      	pop	{r7, pc}
 8007afe:	bf00      	nop
 8007b00:	20001484 	.word	0x20001484
 8007b04:	08008cfc 	.word	0x08008cfc

08007b08 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007b08:	b580      	push	{r7, lr}
 8007b0a:	b082      	sub	sp, #8
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	4603      	mov	r3, r0
 8007b10:	6039      	str	r1, [r7, #0]
 8007b12:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007b14:	79fb      	ldrb	r3, [r7, #7]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d105      	bne.n	8007b26 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007b1a:	683a      	ldr	r2, [r7, #0]
 8007b1c:	4907      	ldr	r1, [pc, #28]	; (8007b3c <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007b1e:	4808      	ldr	r0, [pc, #32]	; (8007b40 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007b20:	f7ff fd78 	bl	8007614 <USBD_GetString>
 8007b24:	e004      	b.n	8007b30 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007b26:	683a      	ldr	r2, [r7, #0]
 8007b28:	4904      	ldr	r1, [pc, #16]	; (8007b3c <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007b2a:	4805      	ldr	r0, [pc, #20]	; (8007b40 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007b2c:	f7ff fd72 	bl	8007614 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007b30:	4b02      	ldr	r3, [pc, #8]	; (8007b3c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8007b32:	4618      	mov	r0, r3
 8007b34:	3708      	adds	r7, #8
 8007b36:	46bd      	mov	sp, r7
 8007b38:	bd80      	pop	{r7, pc}
 8007b3a:	bf00      	nop
 8007b3c:	20001484 	.word	0x20001484
 8007b40:	08008d08 	.word	0x08008d08

08007b44 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8007b44:	b580      	push	{r7, lr}
 8007b46:	b084      	sub	sp, #16
 8007b48:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8007b4a:	4b0f      	ldr	r3, [pc, #60]	; (8007b88 <Get_SerialNum+0x44>)
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8007b50:	4b0e      	ldr	r3, [pc, #56]	; (8007b8c <Get_SerialNum+0x48>)
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8007b56:	4b0e      	ldr	r3, [pc, #56]	; (8007b90 <Get_SerialNum+0x4c>)
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8007b5c:	68fa      	ldr	r2, [r7, #12]
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	4413      	add	r3, r2
 8007b62:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d009      	beq.n	8007b7e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8007b6a:	2208      	movs	r2, #8
 8007b6c:	4909      	ldr	r1, [pc, #36]	; (8007b94 <Get_SerialNum+0x50>)
 8007b6e:	68f8      	ldr	r0, [r7, #12]
 8007b70:	f000 f814 	bl	8007b9c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8007b74:	2204      	movs	r2, #4
 8007b76:	4908      	ldr	r1, [pc, #32]	; (8007b98 <Get_SerialNum+0x54>)
 8007b78:	68b8      	ldr	r0, [r7, #8]
 8007b7a:	f000 f80f 	bl	8007b9c <IntToUnicode>
  }
}
 8007b7e:	bf00      	nop
 8007b80:	3710      	adds	r7, #16
 8007b82:	46bd      	mov	sp, r7
 8007b84:	bd80      	pop	{r7, pc}
 8007b86:	bf00      	nop
 8007b88:	1fff7a10 	.word	0x1fff7a10
 8007b8c:	1fff7a14 	.word	0x1fff7a14
 8007b90:	1fff7a18 	.word	0x1fff7a18
 8007b94:	200000e2 	.word	0x200000e2
 8007b98:	200000f2 	.word	0x200000f2

08007b9c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8007b9c:	b480      	push	{r7}
 8007b9e:	b087      	sub	sp, #28
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	60f8      	str	r0, [r7, #12]
 8007ba4:	60b9      	str	r1, [r7, #8]
 8007ba6:	4613      	mov	r3, r2
 8007ba8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8007baa:	2300      	movs	r3, #0
 8007bac:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8007bae:	2300      	movs	r3, #0
 8007bb0:	75fb      	strb	r3, [r7, #23]
 8007bb2:	e027      	b.n	8007c04 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	0f1b      	lsrs	r3, r3, #28
 8007bb8:	2b09      	cmp	r3, #9
 8007bba:	d80b      	bhi.n	8007bd4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	0f1b      	lsrs	r3, r3, #28
 8007bc0:	b2da      	uxtb	r2, r3
 8007bc2:	7dfb      	ldrb	r3, [r7, #23]
 8007bc4:	005b      	lsls	r3, r3, #1
 8007bc6:	4619      	mov	r1, r3
 8007bc8:	68bb      	ldr	r3, [r7, #8]
 8007bca:	440b      	add	r3, r1
 8007bcc:	3230      	adds	r2, #48	; 0x30
 8007bce:	b2d2      	uxtb	r2, r2
 8007bd0:	701a      	strb	r2, [r3, #0]
 8007bd2:	e00a      	b.n	8007bea <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	0f1b      	lsrs	r3, r3, #28
 8007bd8:	b2da      	uxtb	r2, r3
 8007bda:	7dfb      	ldrb	r3, [r7, #23]
 8007bdc:	005b      	lsls	r3, r3, #1
 8007bde:	4619      	mov	r1, r3
 8007be0:	68bb      	ldr	r3, [r7, #8]
 8007be2:	440b      	add	r3, r1
 8007be4:	3237      	adds	r2, #55	; 0x37
 8007be6:	b2d2      	uxtb	r2, r2
 8007be8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	011b      	lsls	r3, r3, #4
 8007bee:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8007bf0:	7dfb      	ldrb	r3, [r7, #23]
 8007bf2:	005b      	lsls	r3, r3, #1
 8007bf4:	3301      	adds	r3, #1
 8007bf6:	68ba      	ldr	r2, [r7, #8]
 8007bf8:	4413      	add	r3, r2
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8007bfe:	7dfb      	ldrb	r3, [r7, #23]
 8007c00:	3301      	adds	r3, #1
 8007c02:	75fb      	strb	r3, [r7, #23]
 8007c04:	7dfa      	ldrb	r2, [r7, #23]
 8007c06:	79fb      	ldrb	r3, [r7, #7]
 8007c08:	429a      	cmp	r2, r3
 8007c0a:	d3d3      	bcc.n	8007bb4 <IntToUnicode+0x18>
  }
}
 8007c0c:	bf00      	nop
 8007c0e:	bf00      	nop
 8007c10:	371c      	adds	r7, #28
 8007c12:	46bd      	mov	sp, r7
 8007c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c18:	4770      	bx	lr
	...

08007c1c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8007c1c:	b580      	push	{r7, lr}
 8007c1e:	b08a      	sub	sp, #40	; 0x28
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007c24:	f107 0314 	add.w	r3, r7, #20
 8007c28:	2200      	movs	r2, #0
 8007c2a:	601a      	str	r2, [r3, #0]
 8007c2c:	605a      	str	r2, [r3, #4]
 8007c2e:	609a      	str	r2, [r3, #8]
 8007c30:	60da      	str	r2, [r3, #12]
 8007c32:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007c3c:	d14b      	bne.n	8007cd6 <HAL_PCD_MspInit+0xba>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007c3e:	2300      	movs	r3, #0
 8007c40:	613b      	str	r3, [r7, #16]
 8007c42:	4b27      	ldr	r3, [pc, #156]	; (8007ce0 <HAL_PCD_MspInit+0xc4>)
 8007c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c46:	4a26      	ldr	r2, [pc, #152]	; (8007ce0 <HAL_PCD_MspInit+0xc4>)
 8007c48:	f043 0301 	orr.w	r3, r3, #1
 8007c4c:	6313      	str	r3, [r2, #48]	; 0x30
 8007c4e:	4b24      	ldr	r3, [pc, #144]	; (8007ce0 <HAL_PCD_MspInit+0xc4>)
 8007c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c52:	f003 0301 	and.w	r3, r3, #1
 8007c56:	613b      	str	r3, [r7, #16]
 8007c58:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8007c5a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007c5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007c60:	2302      	movs	r3, #2
 8007c62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007c64:	2300      	movs	r3, #0
 8007c66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007c68:	2300      	movs	r3, #0
 8007c6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8007c6c:	230a      	movs	r3, #10
 8007c6e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007c70:	f107 0314 	add.w	r3, r7, #20
 8007c74:	4619      	mov	r1, r3
 8007c76:	481b      	ldr	r0, [pc, #108]	; (8007ce4 <HAL_PCD_MspInit+0xc8>)
 8007c78:	f7fa f8dc 	bl	8001e34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8007c7c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007c80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007c82:	2302      	movs	r3, #2
 8007c84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007c86:	2301      	movs	r3, #1
 8007c88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007c8a:	2300      	movs	r3, #0
 8007c8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8007c8e:	230a      	movs	r3, #10
 8007c90:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007c92:	f107 0314 	add.w	r3, r7, #20
 8007c96:	4619      	mov	r1, r3
 8007c98:	4812      	ldr	r0, [pc, #72]	; (8007ce4 <HAL_PCD_MspInit+0xc8>)
 8007c9a:	f7fa f8cb 	bl	8001e34 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8007c9e:	4b10      	ldr	r3, [pc, #64]	; (8007ce0 <HAL_PCD_MspInit+0xc4>)
 8007ca0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ca2:	4a0f      	ldr	r2, [pc, #60]	; (8007ce0 <HAL_PCD_MspInit+0xc4>)
 8007ca4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007ca8:	6353      	str	r3, [r2, #52]	; 0x34
 8007caa:	2300      	movs	r3, #0
 8007cac:	60fb      	str	r3, [r7, #12]
 8007cae:	4b0c      	ldr	r3, [pc, #48]	; (8007ce0 <HAL_PCD_MspInit+0xc4>)
 8007cb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007cb2:	4a0b      	ldr	r2, [pc, #44]	; (8007ce0 <HAL_PCD_MspInit+0xc4>)
 8007cb4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007cb8:	6453      	str	r3, [r2, #68]	; 0x44
 8007cba:	4b09      	ldr	r3, [pc, #36]	; (8007ce0 <HAL_PCD_MspInit+0xc4>)
 8007cbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007cbe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007cc2:	60fb      	str	r3, [r7, #12]
 8007cc4:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	2100      	movs	r1, #0
 8007cca:	2043      	movs	r0, #67	; 0x43
 8007ccc:	f7fa f87b 	bl	8001dc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8007cd0:	2043      	movs	r0, #67	; 0x43
 8007cd2:	f7fa f894 	bl	8001dfe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8007cd6:	bf00      	nop
 8007cd8:	3728      	adds	r7, #40	; 0x28
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	bd80      	pop	{r7, pc}
 8007cde:	bf00      	nop
 8007ce0:	40023800 	.word	0x40023800
 8007ce4:	40020000 	.word	0x40020000

08007ce8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	b082      	sub	sp, #8
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8007cfc:	4619      	mov	r1, r3
 8007cfe:	4610      	mov	r0, r2
 8007d00:	f7fe fb29 	bl	8006356 <USBD_LL_SetupStage>
}
 8007d04:	bf00      	nop
 8007d06:	3708      	adds	r7, #8
 8007d08:	46bd      	mov	sp, r7
 8007d0a:	bd80      	pop	{r7, pc}

08007d0c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007d0c:	b580      	push	{r7, lr}
 8007d0e:	b082      	sub	sp, #8
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
 8007d14:	460b      	mov	r3, r1
 8007d16:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8007d1e:	78fa      	ldrb	r2, [r7, #3]
 8007d20:	6879      	ldr	r1, [r7, #4]
 8007d22:	4613      	mov	r3, r2
 8007d24:	00db      	lsls	r3, r3, #3
 8007d26:	4413      	add	r3, r2
 8007d28:	009b      	lsls	r3, r3, #2
 8007d2a:	440b      	add	r3, r1
 8007d2c:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8007d30:	681a      	ldr	r2, [r3, #0]
 8007d32:	78fb      	ldrb	r3, [r7, #3]
 8007d34:	4619      	mov	r1, r3
 8007d36:	f7fe fb63 	bl	8006400 <USBD_LL_DataOutStage>
}
 8007d3a:	bf00      	nop
 8007d3c:	3708      	adds	r7, #8
 8007d3e:	46bd      	mov	sp, r7
 8007d40:	bd80      	pop	{r7, pc}

08007d42 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007d42:	b580      	push	{r7, lr}
 8007d44:	b082      	sub	sp, #8
 8007d46:	af00      	add	r7, sp, #0
 8007d48:	6078      	str	r0, [r7, #4]
 8007d4a:	460b      	mov	r3, r1
 8007d4c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8007d54:	78fa      	ldrb	r2, [r7, #3]
 8007d56:	6879      	ldr	r1, [r7, #4]
 8007d58:	4613      	mov	r3, r2
 8007d5a:	00db      	lsls	r3, r3, #3
 8007d5c:	4413      	add	r3, r2
 8007d5e:	009b      	lsls	r3, r3, #2
 8007d60:	440b      	add	r3, r1
 8007d62:	334c      	adds	r3, #76	; 0x4c
 8007d64:	681a      	ldr	r2, [r3, #0]
 8007d66:	78fb      	ldrb	r3, [r7, #3]
 8007d68:	4619      	mov	r1, r3
 8007d6a:	f7fe fbfc 	bl	8006566 <USBD_LL_DataInStage>
}
 8007d6e:	bf00      	nop
 8007d70:	3708      	adds	r7, #8
 8007d72:	46bd      	mov	sp, r7
 8007d74:	bd80      	pop	{r7, pc}

08007d76 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007d76:	b580      	push	{r7, lr}
 8007d78:	b082      	sub	sp, #8
 8007d7a:	af00      	add	r7, sp, #0
 8007d7c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007d84:	4618      	mov	r0, r3
 8007d86:	f7fe fd30 	bl	80067ea <USBD_LL_SOF>
}
 8007d8a:	bf00      	nop
 8007d8c:	3708      	adds	r7, #8
 8007d8e:	46bd      	mov	sp, r7
 8007d90:	bd80      	pop	{r7, pc}

08007d92 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007d92:	b580      	push	{r7, lr}
 8007d94:	b084      	sub	sp, #16
 8007d96:	af00      	add	r7, sp, #0
 8007d98:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8007d9a:	2301      	movs	r3, #1
 8007d9c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	68db      	ldr	r3, [r3, #12]
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d102      	bne.n	8007dac <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8007da6:	2300      	movs	r3, #0
 8007da8:	73fb      	strb	r3, [r7, #15]
 8007daa:	e008      	b.n	8007dbe <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	68db      	ldr	r3, [r3, #12]
 8007db0:	2b02      	cmp	r3, #2
 8007db2:	d102      	bne.n	8007dba <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8007db4:	2301      	movs	r3, #1
 8007db6:	73fb      	strb	r3, [r7, #15]
 8007db8:	e001      	b.n	8007dbe <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8007dba:	f7f8 fe8d 	bl	8000ad8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007dc4:	7bfa      	ldrb	r2, [r7, #15]
 8007dc6:	4611      	mov	r1, r2
 8007dc8:	4618      	mov	r0, r3
 8007dca:	f7fe fcd0 	bl	800676e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007dd4:	4618      	mov	r0, r3
 8007dd6:	f7fe fc78 	bl	80066ca <USBD_LL_Reset>
}
 8007dda:	bf00      	nop
 8007ddc:	3710      	adds	r7, #16
 8007dde:	46bd      	mov	sp, r7
 8007de0:	bd80      	pop	{r7, pc}
	...

08007de4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007de4:	b580      	push	{r7, lr}
 8007de6:	b082      	sub	sp, #8
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007df2:	4618      	mov	r0, r3
 8007df4:	f7fe fccb 	bl	800678e <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	687a      	ldr	r2, [r7, #4]
 8007e04:	6812      	ldr	r2, [r2, #0]
 8007e06:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007e0a:	f043 0301 	orr.w	r3, r3, #1
 8007e0e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	6a1b      	ldr	r3, [r3, #32]
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d005      	beq.n	8007e24 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007e18:	4b04      	ldr	r3, [pc, #16]	; (8007e2c <HAL_PCD_SuspendCallback+0x48>)
 8007e1a:	691b      	ldr	r3, [r3, #16]
 8007e1c:	4a03      	ldr	r2, [pc, #12]	; (8007e2c <HAL_PCD_SuspendCallback+0x48>)
 8007e1e:	f043 0306 	orr.w	r3, r3, #6
 8007e22:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8007e24:	bf00      	nop
 8007e26:	3708      	adds	r7, #8
 8007e28:	46bd      	mov	sp, r7
 8007e2a:	bd80      	pop	{r7, pc}
 8007e2c:	e000ed00 	.word	0xe000ed00

08007e30 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007e30:	b580      	push	{r7, lr}
 8007e32:	b082      	sub	sp, #8
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007e3e:	4618      	mov	r0, r3
 8007e40:	f7fe fcbb 	bl	80067ba <USBD_LL_Resume>
}
 8007e44:	bf00      	nop
 8007e46:	3708      	adds	r7, #8
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	bd80      	pop	{r7, pc}

08007e4c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007e4c:	b580      	push	{r7, lr}
 8007e4e:	b082      	sub	sp, #8
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	6078      	str	r0, [r7, #4]
 8007e54:	460b      	mov	r3, r1
 8007e56:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007e5e:	78fa      	ldrb	r2, [r7, #3]
 8007e60:	4611      	mov	r1, r2
 8007e62:	4618      	mov	r0, r3
 8007e64:	f7fe fd13 	bl	800688e <USBD_LL_IsoOUTIncomplete>
}
 8007e68:	bf00      	nop
 8007e6a:	3708      	adds	r7, #8
 8007e6c:	46bd      	mov	sp, r7
 8007e6e:	bd80      	pop	{r7, pc}

08007e70 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b082      	sub	sp, #8
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
 8007e78:	460b      	mov	r3, r1
 8007e7a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007e82:	78fa      	ldrb	r2, [r7, #3]
 8007e84:	4611      	mov	r1, r2
 8007e86:	4618      	mov	r0, r3
 8007e88:	f7fe fccf 	bl	800682a <USBD_LL_IsoINIncomplete>
}
 8007e8c:	bf00      	nop
 8007e8e:	3708      	adds	r7, #8
 8007e90:	46bd      	mov	sp, r7
 8007e92:	bd80      	pop	{r7, pc}

08007e94 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007e94:	b580      	push	{r7, lr}
 8007e96:	b082      	sub	sp, #8
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	f7fe fd25 	bl	80068f2 <USBD_LL_DevConnected>
}
 8007ea8:	bf00      	nop
 8007eaa:	3708      	adds	r7, #8
 8007eac:	46bd      	mov	sp, r7
 8007eae:	bd80      	pop	{r7, pc}

08007eb0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007eb0:	b580      	push	{r7, lr}
 8007eb2:	b082      	sub	sp, #8
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	f7fe fd22 	bl	8006908 <USBD_LL_DevDisconnected>
}
 8007ec4:	bf00      	nop
 8007ec6:	3708      	adds	r7, #8
 8007ec8:	46bd      	mov	sp, r7
 8007eca:	bd80      	pop	{r7, pc}

08007ecc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8007ecc:	b580      	push	{r7, lr}
 8007ece:	b082      	sub	sp, #8
 8007ed0:	af00      	add	r7, sp, #0
 8007ed2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	781b      	ldrb	r3, [r3, #0]
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d13c      	bne.n	8007f56 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8007edc:	4a20      	ldr	r2, [pc, #128]	; (8007f60 <USBD_LL_Init+0x94>)
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	4a1e      	ldr	r2, [pc, #120]	; (8007f60 <USBD_LL_Init+0x94>)
 8007ee8:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8007eec:	4b1c      	ldr	r3, [pc, #112]	; (8007f60 <USBD_LL_Init+0x94>)
 8007eee:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8007ef2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8007ef4:	4b1a      	ldr	r3, [pc, #104]	; (8007f60 <USBD_LL_Init+0x94>)
 8007ef6:	2204      	movs	r2, #4
 8007ef8:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8007efa:	4b19      	ldr	r3, [pc, #100]	; (8007f60 <USBD_LL_Init+0x94>)
 8007efc:	2202      	movs	r2, #2
 8007efe:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8007f00:	4b17      	ldr	r3, [pc, #92]	; (8007f60 <USBD_LL_Init+0x94>)
 8007f02:	2200      	movs	r2, #0
 8007f04:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8007f06:	4b16      	ldr	r3, [pc, #88]	; (8007f60 <USBD_LL_Init+0x94>)
 8007f08:	2202      	movs	r2, #2
 8007f0a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8007f0c:	4b14      	ldr	r3, [pc, #80]	; (8007f60 <USBD_LL_Init+0x94>)
 8007f0e:	2200      	movs	r2, #0
 8007f10:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8007f12:	4b13      	ldr	r3, [pc, #76]	; (8007f60 <USBD_LL_Init+0x94>)
 8007f14:	2200      	movs	r2, #0
 8007f16:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8007f18:	4b11      	ldr	r3, [pc, #68]	; (8007f60 <USBD_LL_Init+0x94>)
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8007f1e:	4b10      	ldr	r3, [pc, #64]	; (8007f60 <USBD_LL_Init+0x94>)
 8007f20:	2200      	movs	r2, #0
 8007f22:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8007f24:	4b0e      	ldr	r3, [pc, #56]	; (8007f60 <USBD_LL_Init+0x94>)
 8007f26:	2200      	movs	r2, #0
 8007f28:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8007f2a:	480d      	ldr	r0, [pc, #52]	; (8007f60 <USBD_LL_Init+0x94>)
 8007f2c:	f7fa f94f 	bl	80021ce <HAL_PCD_Init>
 8007f30:	4603      	mov	r3, r0
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d001      	beq.n	8007f3a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8007f36:	f7f8 fdcf 	bl	8000ad8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8007f3a:	2180      	movs	r1, #128	; 0x80
 8007f3c:	4808      	ldr	r0, [pc, #32]	; (8007f60 <USBD_LL_Init+0x94>)
 8007f3e:	f7fb fba6 	bl	800368e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8007f42:	2240      	movs	r2, #64	; 0x40
 8007f44:	2100      	movs	r1, #0
 8007f46:	4806      	ldr	r0, [pc, #24]	; (8007f60 <USBD_LL_Init+0x94>)
 8007f48:	f7fb fb5a 	bl	8003600 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8007f4c:	2280      	movs	r2, #128	; 0x80
 8007f4e:	2101      	movs	r1, #1
 8007f50:	4803      	ldr	r0, [pc, #12]	; (8007f60 <USBD_LL_Init+0x94>)
 8007f52:	f7fb fb55 	bl	8003600 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8007f56:	2300      	movs	r3, #0
}
 8007f58:	4618      	mov	r0, r3
 8007f5a:	3708      	adds	r7, #8
 8007f5c:	46bd      	mov	sp, r7
 8007f5e:	bd80      	pop	{r7, pc}
 8007f60:	20001684 	.word	0x20001684

08007f64 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8007f64:	b580      	push	{r7, lr}
 8007f66:	b084      	sub	sp, #16
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007f70:	2300      	movs	r3, #0
 8007f72:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	f7fa fa44 	bl	8002408 <HAL_PCD_Start>
 8007f80:	4603      	mov	r3, r0
 8007f82:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007f84:	7bfb      	ldrb	r3, [r7, #15]
 8007f86:	4618      	mov	r0, r3
 8007f88:	f000 f942 	bl	8008210 <USBD_Get_USB_Status>
 8007f8c:	4603      	mov	r3, r0
 8007f8e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007f90:	7bbb      	ldrb	r3, [r7, #14]
}
 8007f92:	4618      	mov	r0, r3
 8007f94:	3710      	adds	r7, #16
 8007f96:	46bd      	mov	sp, r7
 8007f98:	bd80      	pop	{r7, pc}

08007f9a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8007f9a:	b580      	push	{r7, lr}
 8007f9c:	b084      	sub	sp, #16
 8007f9e:	af00      	add	r7, sp, #0
 8007fa0:	6078      	str	r0, [r7, #4]
 8007fa2:	4608      	mov	r0, r1
 8007fa4:	4611      	mov	r1, r2
 8007fa6:	461a      	mov	r2, r3
 8007fa8:	4603      	mov	r3, r0
 8007faa:	70fb      	strb	r3, [r7, #3]
 8007fac:	460b      	mov	r3, r1
 8007fae:	70bb      	strb	r3, [r7, #2]
 8007fb0:	4613      	mov	r3, r2
 8007fb2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007fb8:	2300      	movs	r3, #0
 8007fba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8007fc2:	78bb      	ldrb	r3, [r7, #2]
 8007fc4:	883a      	ldrh	r2, [r7, #0]
 8007fc6:	78f9      	ldrb	r1, [r7, #3]
 8007fc8:	f7fa ff15 	bl	8002df6 <HAL_PCD_EP_Open>
 8007fcc:	4603      	mov	r3, r0
 8007fce:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007fd0:	7bfb      	ldrb	r3, [r7, #15]
 8007fd2:	4618      	mov	r0, r3
 8007fd4:	f000 f91c 	bl	8008210 <USBD_Get_USB_Status>
 8007fd8:	4603      	mov	r3, r0
 8007fda:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007fdc:	7bbb      	ldrb	r3, [r7, #14]
}
 8007fde:	4618      	mov	r0, r3
 8007fe0:	3710      	adds	r7, #16
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	bd80      	pop	{r7, pc}

08007fe6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007fe6:	b580      	push	{r7, lr}
 8007fe8:	b084      	sub	sp, #16
 8007fea:	af00      	add	r7, sp, #0
 8007fec:	6078      	str	r0, [r7, #4]
 8007fee:	460b      	mov	r3, r1
 8007ff0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007ff2:	2300      	movs	r3, #0
 8007ff4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007ff6:	2300      	movs	r3, #0
 8007ff8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8008000:	78fa      	ldrb	r2, [r7, #3]
 8008002:	4611      	mov	r1, r2
 8008004:	4618      	mov	r0, r3
 8008006:	f7fa ff5e 	bl	8002ec6 <HAL_PCD_EP_Close>
 800800a:	4603      	mov	r3, r0
 800800c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800800e:	7bfb      	ldrb	r3, [r7, #15]
 8008010:	4618      	mov	r0, r3
 8008012:	f000 f8fd 	bl	8008210 <USBD_Get_USB_Status>
 8008016:	4603      	mov	r3, r0
 8008018:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800801a:	7bbb      	ldrb	r3, [r7, #14]
}
 800801c:	4618      	mov	r0, r3
 800801e:	3710      	adds	r7, #16
 8008020:	46bd      	mov	sp, r7
 8008022:	bd80      	pop	{r7, pc}

08008024 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008024:	b580      	push	{r7, lr}
 8008026:	b084      	sub	sp, #16
 8008028:	af00      	add	r7, sp, #0
 800802a:	6078      	str	r0, [r7, #4]
 800802c:	460b      	mov	r3, r1
 800802e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008030:	2300      	movs	r3, #0
 8008032:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008034:	2300      	movs	r3, #0
 8008036:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800803e:	78fa      	ldrb	r2, [r7, #3]
 8008040:	4611      	mov	r1, r2
 8008042:	4618      	mov	r0, r3
 8008044:	f7fb f836 	bl	80030b4 <HAL_PCD_EP_SetStall>
 8008048:	4603      	mov	r3, r0
 800804a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800804c:	7bfb      	ldrb	r3, [r7, #15]
 800804e:	4618      	mov	r0, r3
 8008050:	f000 f8de 	bl	8008210 <USBD_Get_USB_Status>
 8008054:	4603      	mov	r3, r0
 8008056:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008058:	7bbb      	ldrb	r3, [r7, #14]
}
 800805a:	4618      	mov	r0, r3
 800805c:	3710      	adds	r7, #16
 800805e:	46bd      	mov	sp, r7
 8008060:	bd80      	pop	{r7, pc}

08008062 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008062:	b580      	push	{r7, lr}
 8008064:	b084      	sub	sp, #16
 8008066:	af00      	add	r7, sp, #0
 8008068:	6078      	str	r0, [r7, #4]
 800806a:	460b      	mov	r3, r1
 800806c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800806e:	2300      	movs	r3, #0
 8008070:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008072:	2300      	movs	r3, #0
 8008074:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800807c:	78fa      	ldrb	r2, [r7, #3]
 800807e:	4611      	mov	r1, r2
 8008080:	4618      	mov	r0, r3
 8008082:	f7fb f87b 	bl	800317c <HAL_PCD_EP_ClrStall>
 8008086:	4603      	mov	r3, r0
 8008088:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800808a:	7bfb      	ldrb	r3, [r7, #15]
 800808c:	4618      	mov	r0, r3
 800808e:	f000 f8bf 	bl	8008210 <USBD_Get_USB_Status>
 8008092:	4603      	mov	r3, r0
 8008094:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008096:	7bbb      	ldrb	r3, [r7, #14]
}
 8008098:	4618      	mov	r0, r3
 800809a:	3710      	adds	r7, #16
 800809c:	46bd      	mov	sp, r7
 800809e:	bd80      	pop	{r7, pc}

080080a0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80080a0:	b480      	push	{r7}
 80080a2:	b085      	sub	sp, #20
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]
 80080a8:	460b      	mov	r3, r1
 80080aa:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80080b2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80080b4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	da0b      	bge.n	80080d4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80080bc:	78fb      	ldrb	r3, [r7, #3]
 80080be:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80080c2:	68f9      	ldr	r1, [r7, #12]
 80080c4:	4613      	mov	r3, r2
 80080c6:	00db      	lsls	r3, r3, #3
 80080c8:	4413      	add	r3, r2
 80080ca:	009b      	lsls	r3, r3, #2
 80080cc:	440b      	add	r3, r1
 80080ce:	333e      	adds	r3, #62	; 0x3e
 80080d0:	781b      	ldrb	r3, [r3, #0]
 80080d2:	e00b      	b.n	80080ec <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80080d4:	78fb      	ldrb	r3, [r7, #3]
 80080d6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80080da:	68f9      	ldr	r1, [r7, #12]
 80080dc:	4613      	mov	r3, r2
 80080de:	00db      	lsls	r3, r3, #3
 80080e0:	4413      	add	r3, r2
 80080e2:	009b      	lsls	r3, r3, #2
 80080e4:	440b      	add	r3, r1
 80080e6:	f203 237e 	addw	r3, r3, #638	; 0x27e
 80080ea:	781b      	ldrb	r3, [r3, #0]
  }
}
 80080ec:	4618      	mov	r0, r3
 80080ee:	3714      	adds	r7, #20
 80080f0:	46bd      	mov	sp, r7
 80080f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f6:	4770      	bx	lr

080080f8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80080f8:	b580      	push	{r7, lr}
 80080fa:	b084      	sub	sp, #16
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	6078      	str	r0, [r7, #4]
 8008100:	460b      	mov	r3, r1
 8008102:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008104:	2300      	movs	r3, #0
 8008106:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008108:	2300      	movs	r3, #0
 800810a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8008112:	78fa      	ldrb	r2, [r7, #3]
 8008114:	4611      	mov	r1, r2
 8008116:	4618      	mov	r0, r3
 8008118:	f7fa fe48 	bl	8002dac <HAL_PCD_SetAddress>
 800811c:	4603      	mov	r3, r0
 800811e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008120:	7bfb      	ldrb	r3, [r7, #15]
 8008122:	4618      	mov	r0, r3
 8008124:	f000 f874 	bl	8008210 <USBD_Get_USB_Status>
 8008128:	4603      	mov	r3, r0
 800812a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800812c:	7bbb      	ldrb	r3, [r7, #14]
}
 800812e:	4618      	mov	r0, r3
 8008130:	3710      	adds	r7, #16
 8008132:	46bd      	mov	sp, r7
 8008134:	bd80      	pop	{r7, pc}

08008136 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008136:	b580      	push	{r7, lr}
 8008138:	b086      	sub	sp, #24
 800813a:	af00      	add	r7, sp, #0
 800813c:	60f8      	str	r0, [r7, #12]
 800813e:	607a      	str	r2, [r7, #4]
 8008140:	603b      	str	r3, [r7, #0]
 8008142:	460b      	mov	r3, r1
 8008144:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008146:	2300      	movs	r3, #0
 8008148:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800814a:	2300      	movs	r3, #0
 800814c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8008154:	7af9      	ldrb	r1, [r7, #11]
 8008156:	683b      	ldr	r3, [r7, #0]
 8008158:	687a      	ldr	r2, [r7, #4]
 800815a:	f7fa ff61 	bl	8003020 <HAL_PCD_EP_Transmit>
 800815e:	4603      	mov	r3, r0
 8008160:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008162:	7dfb      	ldrb	r3, [r7, #23]
 8008164:	4618      	mov	r0, r3
 8008166:	f000 f853 	bl	8008210 <USBD_Get_USB_Status>
 800816a:	4603      	mov	r3, r0
 800816c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800816e:	7dbb      	ldrb	r3, [r7, #22]
}
 8008170:	4618      	mov	r0, r3
 8008172:	3718      	adds	r7, #24
 8008174:	46bd      	mov	sp, r7
 8008176:	bd80      	pop	{r7, pc}

08008178 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008178:	b580      	push	{r7, lr}
 800817a:	b086      	sub	sp, #24
 800817c:	af00      	add	r7, sp, #0
 800817e:	60f8      	str	r0, [r7, #12]
 8008180:	607a      	str	r2, [r7, #4]
 8008182:	603b      	str	r3, [r7, #0]
 8008184:	460b      	mov	r3, r1
 8008186:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008188:	2300      	movs	r3, #0
 800818a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800818c:	2300      	movs	r3, #0
 800818e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8008196:	7af9      	ldrb	r1, [r7, #11]
 8008198:	683b      	ldr	r3, [r7, #0]
 800819a:	687a      	ldr	r2, [r7, #4]
 800819c:	f7fa fedd 	bl	8002f5a <HAL_PCD_EP_Receive>
 80081a0:	4603      	mov	r3, r0
 80081a2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80081a4:	7dfb      	ldrb	r3, [r7, #23]
 80081a6:	4618      	mov	r0, r3
 80081a8:	f000 f832 	bl	8008210 <USBD_Get_USB_Status>
 80081ac:	4603      	mov	r3, r0
 80081ae:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80081b0:	7dbb      	ldrb	r3, [r7, #22]
}
 80081b2:	4618      	mov	r0, r3
 80081b4:	3718      	adds	r7, #24
 80081b6:	46bd      	mov	sp, r7
 80081b8:	bd80      	pop	{r7, pc}

080081ba <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80081ba:	b580      	push	{r7, lr}
 80081bc:	b082      	sub	sp, #8
 80081be:	af00      	add	r7, sp, #0
 80081c0:	6078      	str	r0, [r7, #4]
 80081c2:	460b      	mov	r3, r1
 80081c4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80081cc:	78fa      	ldrb	r2, [r7, #3]
 80081ce:	4611      	mov	r1, r2
 80081d0:	4618      	mov	r0, r3
 80081d2:	f7fa ff0d 	bl	8002ff0 <HAL_PCD_EP_GetRxCount>
 80081d6:	4603      	mov	r3, r0
}
 80081d8:	4618      	mov	r0, r3
 80081da:	3708      	adds	r7, #8
 80081dc:	46bd      	mov	sp, r7
 80081de:	bd80      	pop	{r7, pc}

080081e0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80081e0:	b480      	push	{r7}
 80081e2:	b083      	sub	sp, #12
 80081e4:	af00      	add	r7, sp, #0
 80081e6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80081e8:	4b03      	ldr	r3, [pc, #12]	; (80081f8 <USBD_static_malloc+0x18>)
}
 80081ea:	4618      	mov	r0, r3
 80081ec:	370c      	adds	r7, #12
 80081ee:	46bd      	mov	sp, r7
 80081f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f4:	4770      	bx	lr
 80081f6:	bf00      	nop
 80081f8:	20001b90 	.word	0x20001b90

080081fc <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80081fc:	b480      	push	{r7}
 80081fe:	b083      	sub	sp, #12
 8008200:	af00      	add	r7, sp, #0
 8008202:	6078      	str	r0, [r7, #4]

}
 8008204:	bf00      	nop
 8008206:	370c      	adds	r7, #12
 8008208:	46bd      	mov	sp, r7
 800820a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800820e:	4770      	bx	lr

08008210 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008210:	b480      	push	{r7}
 8008212:	b085      	sub	sp, #20
 8008214:	af00      	add	r7, sp, #0
 8008216:	4603      	mov	r3, r0
 8008218:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800821a:	2300      	movs	r3, #0
 800821c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800821e:	79fb      	ldrb	r3, [r7, #7]
 8008220:	2b03      	cmp	r3, #3
 8008222:	d817      	bhi.n	8008254 <USBD_Get_USB_Status+0x44>
 8008224:	a201      	add	r2, pc, #4	; (adr r2, 800822c <USBD_Get_USB_Status+0x1c>)
 8008226:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800822a:	bf00      	nop
 800822c:	0800823d 	.word	0x0800823d
 8008230:	08008243 	.word	0x08008243
 8008234:	08008249 	.word	0x08008249
 8008238:	0800824f 	.word	0x0800824f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800823c:	2300      	movs	r3, #0
 800823e:	73fb      	strb	r3, [r7, #15]
    break;
 8008240:	e00b      	b.n	800825a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008242:	2303      	movs	r3, #3
 8008244:	73fb      	strb	r3, [r7, #15]
    break;
 8008246:	e008      	b.n	800825a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008248:	2301      	movs	r3, #1
 800824a:	73fb      	strb	r3, [r7, #15]
    break;
 800824c:	e005      	b.n	800825a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800824e:	2303      	movs	r3, #3
 8008250:	73fb      	strb	r3, [r7, #15]
    break;
 8008252:	e002      	b.n	800825a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8008254:	2303      	movs	r3, #3
 8008256:	73fb      	strb	r3, [r7, #15]
    break;
 8008258:	bf00      	nop
  }
  return usb_status;
 800825a:	7bfb      	ldrb	r3, [r7, #15]
}
 800825c:	4618      	mov	r0, r3
 800825e:	3714      	adds	r7, #20
 8008260:	46bd      	mov	sp, r7
 8008262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008266:	4770      	bx	lr

08008268 <siprintf>:
 8008268:	b40e      	push	{r1, r2, r3}
 800826a:	b500      	push	{lr}
 800826c:	b09c      	sub	sp, #112	; 0x70
 800826e:	ab1d      	add	r3, sp, #116	; 0x74
 8008270:	9002      	str	r0, [sp, #8]
 8008272:	9006      	str	r0, [sp, #24]
 8008274:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008278:	4809      	ldr	r0, [pc, #36]	; (80082a0 <siprintf+0x38>)
 800827a:	9107      	str	r1, [sp, #28]
 800827c:	9104      	str	r1, [sp, #16]
 800827e:	4909      	ldr	r1, [pc, #36]	; (80082a4 <siprintf+0x3c>)
 8008280:	f853 2b04 	ldr.w	r2, [r3], #4
 8008284:	9105      	str	r1, [sp, #20]
 8008286:	6800      	ldr	r0, [r0, #0]
 8008288:	9301      	str	r3, [sp, #4]
 800828a:	a902      	add	r1, sp, #8
 800828c:	f000 f992 	bl	80085b4 <_svfiprintf_r>
 8008290:	9b02      	ldr	r3, [sp, #8]
 8008292:	2200      	movs	r2, #0
 8008294:	701a      	strb	r2, [r3, #0]
 8008296:	b01c      	add	sp, #112	; 0x70
 8008298:	f85d eb04 	ldr.w	lr, [sp], #4
 800829c:	b003      	add	sp, #12
 800829e:	4770      	bx	lr
 80082a0:	20000148 	.word	0x20000148
 80082a4:	ffff0208 	.word	0xffff0208

080082a8 <memset>:
 80082a8:	4402      	add	r2, r0
 80082aa:	4603      	mov	r3, r0
 80082ac:	4293      	cmp	r3, r2
 80082ae:	d100      	bne.n	80082b2 <memset+0xa>
 80082b0:	4770      	bx	lr
 80082b2:	f803 1b01 	strb.w	r1, [r3], #1
 80082b6:	e7f9      	b.n	80082ac <memset+0x4>

080082b8 <__errno>:
 80082b8:	4b01      	ldr	r3, [pc, #4]	; (80082c0 <__errno+0x8>)
 80082ba:	6818      	ldr	r0, [r3, #0]
 80082bc:	4770      	bx	lr
 80082be:	bf00      	nop
 80082c0:	20000148 	.word	0x20000148

080082c4 <__libc_init_array>:
 80082c4:	b570      	push	{r4, r5, r6, lr}
 80082c6:	4d0d      	ldr	r5, [pc, #52]	; (80082fc <__libc_init_array+0x38>)
 80082c8:	4c0d      	ldr	r4, [pc, #52]	; (8008300 <__libc_init_array+0x3c>)
 80082ca:	1b64      	subs	r4, r4, r5
 80082cc:	10a4      	asrs	r4, r4, #2
 80082ce:	2600      	movs	r6, #0
 80082d0:	42a6      	cmp	r6, r4
 80082d2:	d109      	bne.n	80082e8 <__libc_init_array+0x24>
 80082d4:	4d0b      	ldr	r5, [pc, #44]	; (8008304 <__libc_init_array+0x40>)
 80082d6:	4c0c      	ldr	r4, [pc, #48]	; (8008308 <__libc_init_array+0x44>)
 80082d8:	f000 fc6a 	bl	8008bb0 <_init>
 80082dc:	1b64      	subs	r4, r4, r5
 80082de:	10a4      	asrs	r4, r4, #2
 80082e0:	2600      	movs	r6, #0
 80082e2:	42a6      	cmp	r6, r4
 80082e4:	d105      	bne.n	80082f2 <__libc_init_array+0x2e>
 80082e6:	bd70      	pop	{r4, r5, r6, pc}
 80082e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80082ec:	4798      	blx	r3
 80082ee:	3601      	adds	r6, #1
 80082f0:	e7ee      	b.n	80082d0 <__libc_init_array+0xc>
 80082f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80082f6:	4798      	blx	r3
 80082f8:	3601      	adds	r6, #1
 80082fa:	e7f2      	b.n	80082e2 <__libc_init_array+0x1e>
 80082fc:	08008d64 	.word	0x08008d64
 8008300:	08008d64 	.word	0x08008d64
 8008304:	08008d64 	.word	0x08008d64
 8008308:	08008d68 	.word	0x08008d68

0800830c <__retarget_lock_acquire_recursive>:
 800830c:	4770      	bx	lr

0800830e <__retarget_lock_release_recursive>:
 800830e:	4770      	bx	lr

08008310 <_free_r>:
 8008310:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008312:	2900      	cmp	r1, #0
 8008314:	d044      	beq.n	80083a0 <_free_r+0x90>
 8008316:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800831a:	9001      	str	r0, [sp, #4]
 800831c:	2b00      	cmp	r3, #0
 800831e:	f1a1 0404 	sub.w	r4, r1, #4
 8008322:	bfb8      	it	lt
 8008324:	18e4      	addlt	r4, r4, r3
 8008326:	f000 f8df 	bl	80084e8 <__malloc_lock>
 800832a:	4a1e      	ldr	r2, [pc, #120]	; (80083a4 <_free_r+0x94>)
 800832c:	9801      	ldr	r0, [sp, #4]
 800832e:	6813      	ldr	r3, [r2, #0]
 8008330:	b933      	cbnz	r3, 8008340 <_free_r+0x30>
 8008332:	6063      	str	r3, [r4, #4]
 8008334:	6014      	str	r4, [r2, #0]
 8008336:	b003      	add	sp, #12
 8008338:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800833c:	f000 b8da 	b.w	80084f4 <__malloc_unlock>
 8008340:	42a3      	cmp	r3, r4
 8008342:	d908      	bls.n	8008356 <_free_r+0x46>
 8008344:	6825      	ldr	r5, [r4, #0]
 8008346:	1961      	adds	r1, r4, r5
 8008348:	428b      	cmp	r3, r1
 800834a:	bf01      	itttt	eq
 800834c:	6819      	ldreq	r1, [r3, #0]
 800834e:	685b      	ldreq	r3, [r3, #4]
 8008350:	1949      	addeq	r1, r1, r5
 8008352:	6021      	streq	r1, [r4, #0]
 8008354:	e7ed      	b.n	8008332 <_free_r+0x22>
 8008356:	461a      	mov	r2, r3
 8008358:	685b      	ldr	r3, [r3, #4]
 800835a:	b10b      	cbz	r3, 8008360 <_free_r+0x50>
 800835c:	42a3      	cmp	r3, r4
 800835e:	d9fa      	bls.n	8008356 <_free_r+0x46>
 8008360:	6811      	ldr	r1, [r2, #0]
 8008362:	1855      	adds	r5, r2, r1
 8008364:	42a5      	cmp	r5, r4
 8008366:	d10b      	bne.n	8008380 <_free_r+0x70>
 8008368:	6824      	ldr	r4, [r4, #0]
 800836a:	4421      	add	r1, r4
 800836c:	1854      	adds	r4, r2, r1
 800836e:	42a3      	cmp	r3, r4
 8008370:	6011      	str	r1, [r2, #0]
 8008372:	d1e0      	bne.n	8008336 <_free_r+0x26>
 8008374:	681c      	ldr	r4, [r3, #0]
 8008376:	685b      	ldr	r3, [r3, #4]
 8008378:	6053      	str	r3, [r2, #4]
 800837a:	440c      	add	r4, r1
 800837c:	6014      	str	r4, [r2, #0]
 800837e:	e7da      	b.n	8008336 <_free_r+0x26>
 8008380:	d902      	bls.n	8008388 <_free_r+0x78>
 8008382:	230c      	movs	r3, #12
 8008384:	6003      	str	r3, [r0, #0]
 8008386:	e7d6      	b.n	8008336 <_free_r+0x26>
 8008388:	6825      	ldr	r5, [r4, #0]
 800838a:	1961      	adds	r1, r4, r5
 800838c:	428b      	cmp	r3, r1
 800838e:	bf04      	itt	eq
 8008390:	6819      	ldreq	r1, [r3, #0]
 8008392:	685b      	ldreq	r3, [r3, #4]
 8008394:	6063      	str	r3, [r4, #4]
 8008396:	bf04      	itt	eq
 8008398:	1949      	addeq	r1, r1, r5
 800839a:	6021      	streq	r1, [r4, #0]
 800839c:	6054      	str	r4, [r2, #4]
 800839e:	e7ca      	b.n	8008336 <_free_r+0x26>
 80083a0:	b003      	add	sp, #12
 80083a2:	bd30      	pop	{r4, r5, pc}
 80083a4:	20001ef0 	.word	0x20001ef0

080083a8 <sbrk_aligned>:
 80083a8:	b570      	push	{r4, r5, r6, lr}
 80083aa:	4e0e      	ldr	r6, [pc, #56]	; (80083e4 <sbrk_aligned+0x3c>)
 80083ac:	460c      	mov	r4, r1
 80083ae:	6831      	ldr	r1, [r6, #0]
 80083b0:	4605      	mov	r5, r0
 80083b2:	b911      	cbnz	r1, 80083ba <sbrk_aligned+0x12>
 80083b4:	f000 fba6 	bl	8008b04 <_sbrk_r>
 80083b8:	6030      	str	r0, [r6, #0]
 80083ba:	4621      	mov	r1, r4
 80083bc:	4628      	mov	r0, r5
 80083be:	f000 fba1 	bl	8008b04 <_sbrk_r>
 80083c2:	1c43      	adds	r3, r0, #1
 80083c4:	d00a      	beq.n	80083dc <sbrk_aligned+0x34>
 80083c6:	1cc4      	adds	r4, r0, #3
 80083c8:	f024 0403 	bic.w	r4, r4, #3
 80083cc:	42a0      	cmp	r0, r4
 80083ce:	d007      	beq.n	80083e0 <sbrk_aligned+0x38>
 80083d0:	1a21      	subs	r1, r4, r0
 80083d2:	4628      	mov	r0, r5
 80083d4:	f000 fb96 	bl	8008b04 <_sbrk_r>
 80083d8:	3001      	adds	r0, #1
 80083da:	d101      	bne.n	80083e0 <sbrk_aligned+0x38>
 80083dc:	f04f 34ff 	mov.w	r4, #4294967295
 80083e0:	4620      	mov	r0, r4
 80083e2:	bd70      	pop	{r4, r5, r6, pc}
 80083e4:	20001ef4 	.word	0x20001ef4

080083e8 <_malloc_r>:
 80083e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80083ec:	1ccd      	adds	r5, r1, #3
 80083ee:	f025 0503 	bic.w	r5, r5, #3
 80083f2:	3508      	adds	r5, #8
 80083f4:	2d0c      	cmp	r5, #12
 80083f6:	bf38      	it	cc
 80083f8:	250c      	movcc	r5, #12
 80083fa:	2d00      	cmp	r5, #0
 80083fc:	4607      	mov	r7, r0
 80083fe:	db01      	blt.n	8008404 <_malloc_r+0x1c>
 8008400:	42a9      	cmp	r1, r5
 8008402:	d905      	bls.n	8008410 <_malloc_r+0x28>
 8008404:	230c      	movs	r3, #12
 8008406:	603b      	str	r3, [r7, #0]
 8008408:	2600      	movs	r6, #0
 800840a:	4630      	mov	r0, r6
 800840c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008410:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80084e4 <_malloc_r+0xfc>
 8008414:	f000 f868 	bl	80084e8 <__malloc_lock>
 8008418:	f8d8 3000 	ldr.w	r3, [r8]
 800841c:	461c      	mov	r4, r3
 800841e:	bb5c      	cbnz	r4, 8008478 <_malloc_r+0x90>
 8008420:	4629      	mov	r1, r5
 8008422:	4638      	mov	r0, r7
 8008424:	f7ff ffc0 	bl	80083a8 <sbrk_aligned>
 8008428:	1c43      	adds	r3, r0, #1
 800842a:	4604      	mov	r4, r0
 800842c:	d155      	bne.n	80084da <_malloc_r+0xf2>
 800842e:	f8d8 4000 	ldr.w	r4, [r8]
 8008432:	4626      	mov	r6, r4
 8008434:	2e00      	cmp	r6, #0
 8008436:	d145      	bne.n	80084c4 <_malloc_r+0xdc>
 8008438:	2c00      	cmp	r4, #0
 800843a:	d048      	beq.n	80084ce <_malloc_r+0xe6>
 800843c:	6823      	ldr	r3, [r4, #0]
 800843e:	4631      	mov	r1, r6
 8008440:	4638      	mov	r0, r7
 8008442:	eb04 0903 	add.w	r9, r4, r3
 8008446:	f000 fb5d 	bl	8008b04 <_sbrk_r>
 800844a:	4581      	cmp	r9, r0
 800844c:	d13f      	bne.n	80084ce <_malloc_r+0xe6>
 800844e:	6821      	ldr	r1, [r4, #0]
 8008450:	1a6d      	subs	r5, r5, r1
 8008452:	4629      	mov	r1, r5
 8008454:	4638      	mov	r0, r7
 8008456:	f7ff ffa7 	bl	80083a8 <sbrk_aligned>
 800845a:	3001      	adds	r0, #1
 800845c:	d037      	beq.n	80084ce <_malloc_r+0xe6>
 800845e:	6823      	ldr	r3, [r4, #0]
 8008460:	442b      	add	r3, r5
 8008462:	6023      	str	r3, [r4, #0]
 8008464:	f8d8 3000 	ldr.w	r3, [r8]
 8008468:	2b00      	cmp	r3, #0
 800846a:	d038      	beq.n	80084de <_malloc_r+0xf6>
 800846c:	685a      	ldr	r2, [r3, #4]
 800846e:	42a2      	cmp	r2, r4
 8008470:	d12b      	bne.n	80084ca <_malloc_r+0xe2>
 8008472:	2200      	movs	r2, #0
 8008474:	605a      	str	r2, [r3, #4]
 8008476:	e00f      	b.n	8008498 <_malloc_r+0xb0>
 8008478:	6822      	ldr	r2, [r4, #0]
 800847a:	1b52      	subs	r2, r2, r5
 800847c:	d41f      	bmi.n	80084be <_malloc_r+0xd6>
 800847e:	2a0b      	cmp	r2, #11
 8008480:	d917      	bls.n	80084b2 <_malloc_r+0xca>
 8008482:	1961      	adds	r1, r4, r5
 8008484:	42a3      	cmp	r3, r4
 8008486:	6025      	str	r5, [r4, #0]
 8008488:	bf18      	it	ne
 800848a:	6059      	strne	r1, [r3, #4]
 800848c:	6863      	ldr	r3, [r4, #4]
 800848e:	bf08      	it	eq
 8008490:	f8c8 1000 	streq.w	r1, [r8]
 8008494:	5162      	str	r2, [r4, r5]
 8008496:	604b      	str	r3, [r1, #4]
 8008498:	4638      	mov	r0, r7
 800849a:	f104 060b 	add.w	r6, r4, #11
 800849e:	f000 f829 	bl	80084f4 <__malloc_unlock>
 80084a2:	f026 0607 	bic.w	r6, r6, #7
 80084a6:	1d23      	adds	r3, r4, #4
 80084a8:	1af2      	subs	r2, r6, r3
 80084aa:	d0ae      	beq.n	800840a <_malloc_r+0x22>
 80084ac:	1b9b      	subs	r3, r3, r6
 80084ae:	50a3      	str	r3, [r4, r2]
 80084b0:	e7ab      	b.n	800840a <_malloc_r+0x22>
 80084b2:	42a3      	cmp	r3, r4
 80084b4:	6862      	ldr	r2, [r4, #4]
 80084b6:	d1dd      	bne.n	8008474 <_malloc_r+0x8c>
 80084b8:	f8c8 2000 	str.w	r2, [r8]
 80084bc:	e7ec      	b.n	8008498 <_malloc_r+0xb0>
 80084be:	4623      	mov	r3, r4
 80084c0:	6864      	ldr	r4, [r4, #4]
 80084c2:	e7ac      	b.n	800841e <_malloc_r+0x36>
 80084c4:	4634      	mov	r4, r6
 80084c6:	6876      	ldr	r6, [r6, #4]
 80084c8:	e7b4      	b.n	8008434 <_malloc_r+0x4c>
 80084ca:	4613      	mov	r3, r2
 80084cc:	e7cc      	b.n	8008468 <_malloc_r+0x80>
 80084ce:	230c      	movs	r3, #12
 80084d0:	603b      	str	r3, [r7, #0]
 80084d2:	4638      	mov	r0, r7
 80084d4:	f000 f80e 	bl	80084f4 <__malloc_unlock>
 80084d8:	e797      	b.n	800840a <_malloc_r+0x22>
 80084da:	6025      	str	r5, [r4, #0]
 80084dc:	e7dc      	b.n	8008498 <_malloc_r+0xb0>
 80084de:	605b      	str	r3, [r3, #4]
 80084e0:	deff      	udf	#255	; 0xff
 80084e2:	bf00      	nop
 80084e4:	20001ef0 	.word	0x20001ef0

080084e8 <__malloc_lock>:
 80084e8:	4801      	ldr	r0, [pc, #4]	; (80084f0 <__malloc_lock+0x8>)
 80084ea:	f7ff bf0f 	b.w	800830c <__retarget_lock_acquire_recursive>
 80084ee:	bf00      	nop
 80084f0:	20001eec 	.word	0x20001eec

080084f4 <__malloc_unlock>:
 80084f4:	4801      	ldr	r0, [pc, #4]	; (80084fc <__malloc_unlock+0x8>)
 80084f6:	f7ff bf0a 	b.w	800830e <__retarget_lock_release_recursive>
 80084fa:	bf00      	nop
 80084fc:	20001eec 	.word	0x20001eec

08008500 <__ssputs_r>:
 8008500:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008504:	688e      	ldr	r6, [r1, #8]
 8008506:	461f      	mov	r7, r3
 8008508:	42be      	cmp	r6, r7
 800850a:	680b      	ldr	r3, [r1, #0]
 800850c:	4682      	mov	sl, r0
 800850e:	460c      	mov	r4, r1
 8008510:	4690      	mov	r8, r2
 8008512:	d82c      	bhi.n	800856e <__ssputs_r+0x6e>
 8008514:	898a      	ldrh	r2, [r1, #12]
 8008516:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800851a:	d026      	beq.n	800856a <__ssputs_r+0x6a>
 800851c:	6965      	ldr	r5, [r4, #20]
 800851e:	6909      	ldr	r1, [r1, #16]
 8008520:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008524:	eba3 0901 	sub.w	r9, r3, r1
 8008528:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800852c:	1c7b      	adds	r3, r7, #1
 800852e:	444b      	add	r3, r9
 8008530:	106d      	asrs	r5, r5, #1
 8008532:	429d      	cmp	r5, r3
 8008534:	bf38      	it	cc
 8008536:	461d      	movcc	r5, r3
 8008538:	0553      	lsls	r3, r2, #21
 800853a:	d527      	bpl.n	800858c <__ssputs_r+0x8c>
 800853c:	4629      	mov	r1, r5
 800853e:	f7ff ff53 	bl	80083e8 <_malloc_r>
 8008542:	4606      	mov	r6, r0
 8008544:	b360      	cbz	r0, 80085a0 <__ssputs_r+0xa0>
 8008546:	6921      	ldr	r1, [r4, #16]
 8008548:	464a      	mov	r2, r9
 800854a:	f000 faeb 	bl	8008b24 <memcpy>
 800854e:	89a3      	ldrh	r3, [r4, #12]
 8008550:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008554:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008558:	81a3      	strh	r3, [r4, #12]
 800855a:	6126      	str	r6, [r4, #16]
 800855c:	6165      	str	r5, [r4, #20]
 800855e:	444e      	add	r6, r9
 8008560:	eba5 0509 	sub.w	r5, r5, r9
 8008564:	6026      	str	r6, [r4, #0]
 8008566:	60a5      	str	r5, [r4, #8]
 8008568:	463e      	mov	r6, r7
 800856a:	42be      	cmp	r6, r7
 800856c:	d900      	bls.n	8008570 <__ssputs_r+0x70>
 800856e:	463e      	mov	r6, r7
 8008570:	6820      	ldr	r0, [r4, #0]
 8008572:	4632      	mov	r2, r6
 8008574:	4641      	mov	r1, r8
 8008576:	f000 faab 	bl	8008ad0 <memmove>
 800857a:	68a3      	ldr	r3, [r4, #8]
 800857c:	1b9b      	subs	r3, r3, r6
 800857e:	60a3      	str	r3, [r4, #8]
 8008580:	6823      	ldr	r3, [r4, #0]
 8008582:	4433      	add	r3, r6
 8008584:	6023      	str	r3, [r4, #0]
 8008586:	2000      	movs	r0, #0
 8008588:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800858c:	462a      	mov	r2, r5
 800858e:	f000 fad7 	bl	8008b40 <_realloc_r>
 8008592:	4606      	mov	r6, r0
 8008594:	2800      	cmp	r0, #0
 8008596:	d1e0      	bne.n	800855a <__ssputs_r+0x5a>
 8008598:	6921      	ldr	r1, [r4, #16]
 800859a:	4650      	mov	r0, sl
 800859c:	f7ff feb8 	bl	8008310 <_free_r>
 80085a0:	230c      	movs	r3, #12
 80085a2:	f8ca 3000 	str.w	r3, [sl]
 80085a6:	89a3      	ldrh	r3, [r4, #12]
 80085a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80085ac:	81a3      	strh	r3, [r4, #12]
 80085ae:	f04f 30ff 	mov.w	r0, #4294967295
 80085b2:	e7e9      	b.n	8008588 <__ssputs_r+0x88>

080085b4 <_svfiprintf_r>:
 80085b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085b8:	4698      	mov	r8, r3
 80085ba:	898b      	ldrh	r3, [r1, #12]
 80085bc:	061b      	lsls	r3, r3, #24
 80085be:	b09d      	sub	sp, #116	; 0x74
 80085c0:	4607      	mov	r7, r0
 80085c2:	460d      	mov	r5, r1
 80085c4:	4614      	mov	r4, r2
 80085c6:	d50e      	bpl.n	80085e6 <_svfiprintf_r+0x32>
 80085c8:	690b      	ldr	r3, [r1, #16]
 80085ca:	b963      	cbnz	r3, 80085e6 <_svfiprintf_r+0x32>
 80085cc:	2140      	movs	r1, #64	; 0x40
 80085ce:	f7ff ff0b 	bl	80083e8 <_malloc_r>
 80085d2:	6028      	str	r0, [r5, #0]
 80085d4:	6128      	str	r0, [r5, #16]
 80085d6:	b920      	cbnz	r0, 80085e2 <_svfiprintf_r+0x2e>
 80085d8:	230c      	movs	r3, #12
 80085da:	603b      	str	r3, [r7, #0]
 80085dc:	f04f 30ff 	mov.w	r0, #4294967295
 80085e0:	e0d0      	b.n	8008784 <_svfiprintf_r+0x1d0>
 80085e2:	2340      	movs	r3, #64	; 0x40
 80085e4:	616b      	str	r3, [r5, #20]
 80085e6:	2300      	movs	r3, #0
 80085e8:	9309      	str	r3, [sp, #36]	; 0x24
 80085ea:	2320      	movs	r3, #32
 80085ec:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80085f0:	f8cd 800c 	str.w	r8, [sp, #12]
 80085f4:	2330      	movs	r3, #48	; 0x30
 80085f6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800879c <_svfiprintf_r+0x1e8>
 80085fa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80085fe:	f04f 0901 	mov.w	r9, #1
 8008602:	4623      	mov	r3, r4
 8008604:	469a      	mov	sl, r3
 8008606:	f813 2b01 	ldrb.w	r2, [r3], #1
 800860a:	b10a      	cbz	r2, 8008610 <_svfiprintf_r+0x5c>
 800860c:	2a25      	cmp	r2, #37	; 0x25
 800860e:	d1f9      	bne.n	8008604 <_svfiprintf_r+0x50>
 8008610:	ebba 0b04 	subs.w	fp, sl, r4
 8008614:	d00b      	beq.n	800862e <_svfiprintf_r+0x7a>
 8008616:	465b      	mov	r3, fp
 8008618:	4622      	mov	r2, r4
 800861a:	4629      	mov	r1, r5
 800861c:	4638      	mov	r0, r7
 800861e:	f7ff ff6f 	bl	8008500 <__ssputs_r>
 8008622:	3001      	adds	r0, #1
 8008624:	f000 80a9 	beq.w	800877a <_svfiprintf_r+0x1c6>
 8008628:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800862a:	445a      	add	r2, fp
 800862c:	9209      	str	r2, [sp, #36]	; 0x24
 800862e:	f89a 3000 	ldrb.w	r3, [sl]
 8008632:	2b00      	cmp	r3, #0
 8008634:	f000 80a1 	beq.w	800877a <_svfiprintf_r+0x1c6>
 8008638:	2300      	movs	r3, #0
 800863a:	f04f 32ff 	mov.w	r2, #4294967295
 800863e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008642:	f10a 0a01 	add.w	sl, sl, #1
 8008646:	9304      	str	r3, [sp, #16]
 8008648:	9307      	str	r3, [sp, #28]
 800864a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800864e:	931a      	str	r3, [sp, #104]	; 0x68
 8008650:	4654      	mov	r4, sl
 8008652:	2205      	movs	r2, #5
 8008654:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008658:	4850      	ldr	r0, [pc, #320]	; (800879c <_svfiprintf_r+0x1e8>)
 800865a:	f7f7 fdc1 	bl	80001e0 <memchr>
 800865e:	9a04      	ldr	r2, [sp, #16]
 8008660:	b9d8      	cbnz	r0, 800869a <_svfiprintf_r+0xe6>
 8008662:	06d0      	lsls	r0, r2, #27
 8008664:	bf44      	itt	mi
 8008666:	2320      	movmi	r3, #32
 8008668:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800866c:	0711      	lsls	r1, r2, #28
 800866e:	bf44      	itt	mi
 8008670:	232b      	movmi	r3, #43	; 0x2b
 8008672:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008676:	f89a 3000 	ldrb.w	r3, [sl]
 800867a:	2b2a      	cmp	r3, #42	; 0x2a
 800867c:	d015      	beq.n	80086aa <_svfiprintf_r+0xf6>
 800867e:	9a07      	ldr	r2, [sp, #28]
 8008680:	4654      	mov	r4, sl
 8008682:	2000      	movs	r0, #0
 8008684:	f04f 0c0a 	mov.w	ip, #10
 8008688:	4621      	mov	r1, r4
 800868a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800868e:	3b30      	subs	r3, #48	; 0x30
 8008690:	2b09      	cmp	r3, #9
 8008692:	d94d      	bls.n	8008730 <_svfiprintf_r+0x17c>
 8008694:	b1b0      	cbz	r0, 80086c4 <_svfiprintf_r+0x110>
 8008696:	9207      	str	r2, [sp, #28]
 8008698:	e014      	b.n	80086c4 <_svfiprintf_r+0x110>
 800869a:	eba0 0308 	sub.w	r3, r0, r8
 800869e:	fa09 f303 	lsl.w	r3, r9, r3
 80086a2:	4313      	orrs	r3, r2
 80086a4:	9304      	str	r3, [sp, #16]
 80086a6:	46a2      	mov	sl, r4
 80086a8:	e7d2      	b.n	8008650 <_svfiprintf_r+0x9c>
 80086aa:	9b03      	ldr	r3, [sp, #12]
 80086ac:	1d19      	adds	r1, r3, #4
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	9103      	str	r1, [sp, #12]
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	bfbb      	ittet	lt
 80086b6:	425b      	neglt	r3, r3
 80086b8:	f042 0202 	orrlt.w	r2, r2, #2
 80086bc:	9307      	strge	r3, [sp, #28]
 80086be:	9307      	strlt	r3, [sp, #28]
 80086c0:	bfb8      	it	lt
 80086c2:	9204      	strlt	r2, [sp, #16]
 80086c4:	7823      	ldrb	r3, [r4, #0]
 80086c6:	2b2e      	cmp	r3, #46	; 0x2e
 80086c8:	d10c      	bne.n	80086e4 <_svfiprintf_r+0x130>
 80086ca:	7863      	ldrb	r3, [r4, #1]
 80086cc:	2b2a      	cmp	r3, #42	; 0x2a
 80086ce:	d134      	bne.n	800873a <_svfiprintf_r+0x186>
 80086d0:	9b03      	ldr	r3, [sp, #12]
 80086d2:	1d1a      	adds	r2, r3, #4
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	9203      	str	r2, [sp, #12]
 80086d8:	2b00      	cmp	r3, #0
 80086da:	bfb8      	it	lt
 80086dc:	f04f 33ff 	movlt.w	r3, #4294967295
 80086e0:	3402      	adds	r4, #2
 80086e2:	9305      	str	r3, [sp, #20]
 80086e4:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80087ac <_svfiprintf_r+0x1f8>
 80086e8:	7821      	ldrb	r1, [r4, #0]
 80086ea:	2203      	movs	r2, #3
 80086ec:	4650      	mov	r0, sl
 80086ee:	f7f7 fd77 	bl	80001e0 <memchr>
 80086f2:	b138      	cbz	r0, 8008704 <_svfiprintf_r+0x150>
 80086f4:	9b04      	ldr	r3, [sp, #16]
 80086f6:	eba0 000a 	sub.w	r0, r0, sl
 80086fa:	2240      	movs	r2, #64	; 0x40
 80086fc:	4082      	lsls	r2, r0
 80086fe:	4313      	orrs	r3, r2
 8008700:	3401      	adds	r4, #1
 8008702:	9304      	str	r3, [sp, #16]
 8008704:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008708:	4825      	ldr	r0, [pc, #148]	; (80087a0 <_svfiprintf_r+0x1ec>)
 800870a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800870e:	2206      	movs	r2, #6
 8008710:	f7f7 fd66 	bl	80001e0 <memchr>
 8008714:	2800      	cmp	r0, #0
 8008716:	d038      	beq.n	800878a <_svfiprintf_r+0x1d6>
 8008718:	4b22      	ldr	r3, [pc, #136]	; (80087a4 <_svfiprintf_r+0x1f0>)
 800871a:	bb1b      	cbnz	r3, 8008764 <_svfiprintf_r+0x1b0>
 800871c:	9b03      	ldr	r3, [sp, #12]
 800871e:	3307      	adds	r3, #7
 8008720:	f023 0307 	bic.w	r3, r3, #7
 8008724:	3308      	adds	r3, #8
 8008726:	9303      	str	r3, [sp, #12]
 8008728:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800872a:	4433      	add	r3, r6
 800872c:	9309      	str	r3, [sp, #36]	; 0x24
 800872e:	e768      	b.n	8008602 <_svfiprintf_r+0x4e>
 8008730:	fb0c 3202 	mla	r2, ip, r2, r3
 8008734:	460c      	mov	r4, r1
 8008736:	2001      	movs	r0, #1
 8008738:	e7a6      	b.n	8008688 <_svfiprintf_r+0xd4>
 800873a:	2300      	movs	r3, #0
 800873c:	3401      	adds	r4, #1
 800873e:	9305      	str	r3, [sp, #20]
 8008740:	4619      	mov	r1, r3
 8008742:	f04f 0c0a 	mov.w	ip, #10
 8008746:	4620      	mov	r0, r4
 8008748:	f810 2b01 	ldrb.w	r2, [r0], #1
 800874c:	3a30      	subs	r2, #48	; 0x30
 800874e:	2a09      	cmp	r2, #9
 8008750:	d903      	bls.n	800875a <_svfiprintf_r+0x1a6>
 8008752:	2b00      	cmp	r3, #0
 8008754:	d0c6      	beq.n	80086e4 <_svfiprintf_r+0x130>
 8008756:	9105      	str	r1, [sp, #20]
 8008758:	e7c4      	b.n	80086e4 <_svfiprintf_r+0x130>
 800875a:	fb0c 2101 	mla	r1, ip, r1, r2
 800875e:	4604      	mov	r4, r0
 8008760:	2301      	movs	r3, #1
 8008762:	e7f0      	b.n	8008746 <_svfiprintf_r+0x192>
 8008764:	ab03      	add	r3, sp, #12
 8008766:	9300      	str	r3, [sp, #0]
 8008768:	462a      	mov	r2, r5
 800876a:	4b0f      	ldr	r3, [pc, #60]	; (80087a8 <_svfiprintf_r+0x1f4>)
 800876c:	a904      	add	r1, sp, #16
 800876e:	4638      	mov	r0, r7
 8008770:	f3af 8000 	nop.w
 8008774:	1c42      	adds	r2, r0, #1
 8008776:	4606      	mov	r6, r0
 8008778:	d1d6      	bne.n	8008728 <_svfiprintf_r+0x174>
 800877a:	89ab      	ldrh	r3, [r5, #12]
 800877c:	065b      	lsls	r3, r3, #25
 800877e:	f53f af2d 	bmi.w	80085dc <_svfiprintf_r+0x28>
 8008782:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008784:	b01d      	add	sp, #116	; 0x74
 8008786:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800878a:	ab03      	add	r3, sp, #12
 800878c:	9300      	str	r3, [sp, #0]
 800878e:	462a      	mov	r2, r5
 8008790:	4b05      	ldr	r3, [pc, #20]	; (80087a8 <_svfiprintf_r+0x1f4>)
 8008792:	a904      	add	r1, sp, #16
 8008794:	4638      	mov	r0, r7
 8008796:	f000 f879 	bl	800888c <_printf_i>
 800879a:	e7eb      	b.n	8008774 <_svfiprintf_r+0x1c0>
 800879c:	08008d28 	.word	0x08008d28
 80087a0:	08008d32 	.word	0x08008d32
 80087a4:	00000000 	.word	0x00000000
 80087a8:	08008501 	.word	0x08008501
 80087ac:	08008d2e 	.word	0x08008d2e

080087b0 <_printf_common>:
 80087b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087b4:	4616      	mov	r6, r2
 80087b6:	4699      	mov	r9, r3
 80087b8:	688a      	ldr	r2, [r1, #8]
 80087ba:	690b      	ldr	r3, [r1, #16]
 80087bc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80087c0:	4293      	cmp	r3, r2
 80087c2:	bfb8      	it	lt
 80087c4:	4613      	movlt	r3, r2
 80087c6:	6033      	str	r3, [r6, #0]
 80087c8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80087cc:	4607      	mov	r7, r0
 80087ce:	460c      	mov	r4, r1
 80087d0:	b10a      	cbz	r2, 80087d6 <_printf_common+0x26>
 80087d2:	3301      	adds	r3, #1
 80087d4:	6033      	str	r3, [r6, #0]
 80087d6:	6823      	ldr	r3, [r4, #0]
 80087d8:	0699      	lsls	r1, r3, #26
 80087da:	bf42      	ittt	mi
 80087dc:	6833      	ldrmi	r3, [r6, #0]
 80087de:	3302      	addmi	r3, #2
 80087e0:	6033      	strmi	r3, [r6, #0]
 80087e2:	6825      	ldr	r5, [r4, #0]
 80087e4:	f015 0506 	ands.w	r5, r5, #6
 80087e8:	d106      	bne.n	80087f8 <_printf_common+0x48>
 80087ea:	f104 0a19 	add.w	sl, r4, #25
 80087ee:	68e3      	ldr	r3, [r4, #12]
 80087f0:	6832      	ldr	r2, [r6, #0]
 80087f2:	1a9b      	subs	r3, r3, r2
 80087f4:	42ab      	cmp	r3, r5
 80087f6:	dc26      	bgt.n	8008846 <_printf_common+0x96>
 80087f8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80087fc:	1e13      	subs	r3, r2, #0
 80087fe:	6822      	ldr	r2, [r4, #0]
 8008800:	bf18      	it	ne
 8008802:	2301      	movne	r3, #1
 8008804:	0692      	lsls	r2, r2, #26
 8008806:	d42b      	bmi.n	8008860 <_printf_common+0xb0>
 8008808:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800880c:	4649      	mov	r1, r9
 800880e:	4638      	mov	r0, r7
 8008810:	47c0      	blx	r8
 8008812:	3001      	adds	r0, #1
 8008814:	d01e      	beq.n	8008854 <_printf_common+0xa4>
 8008816:	6823      	ldr	r3, [r4, #0]
 8008818:	6922      	ldr	r2, [r4, #16]
 800881a:	f003 0306 	and.w	r3, r3, #6
 800881e:	2b04      	cmp	r3, #4
 8008820:	bf02      	ittt	eq
 8008822:	68e5      	ldreq	r5, [r4, #12]
 8008824:	6833      	ldreq	r3, [r6, #0]
 8008826:	1aed      	subeq	r5, r5, r3
 8008828:	68a3      	ldr	r3, [r4, #8]
 800882a:	bf0c      	ite	eq
 800882c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008830:	2500      	movne	r5, #0
 8008832:	4293      	cmp	r3, r2
 8008834:	bfc4      	itt	gt
 8008836:	1a9b      	subgt	r3, r3, r2
 8008838:	18ed      	addgt	r5, r5, r3
 800883a:	2600      	movs	r6, #0
 800883c:	341a      	adds	r4, #26
 800883e:	42b5      	cmp	r5, r6
 8008840:	d11a      	bne.n	8008878 <_printf_common+0xc8>
 8008842:	2000      	movs	r0, #0
 8008844:	e008      	b.n	8008858 <_printf_common+0xa8>
 8008846:	2301      	movs	r3, #1
 8008848:	4652      	mov	r2, sl
 800884a:	4649      	mov	r1, r9
 800884c:	4638      	mov	r0, r7
 800884e:	47c0      	blx	r8
 8008850:	3001      	adds	r0, #1
 8008852:	d103      	bne.n	800885c <_printf_common+0xac>
 8008854:	f04f 30ff 	mov.w	r0, #4294967295
 8008858:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800885c:	3501      	adds	r5, #1
 800885e:	e7c6      	b.n	80087ee <_printf_common+0x3e>
 8008860:	18e1      	adds	r1, r4, r3
 8008862:	1c5a      	adds	r2, r3, #1
 8008864:	2030      	movs	r0, #48	; 0x30
 8008866:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800886a:	4422      	add	r2, r4
 800886c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008870:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008874:	3302      	adds	r3, #2
 8008876:	e7c7      	b.n	8008808 <_printf_common+0x58>
 8008878:	2301      	movs	r3, #1
 800887a:	4622      	mov	r2, r4
 800887c:	4649      	mov	r1, r9
 800887e:	4638      	mov	r0, r7
 8008880:	47c0      	blx	r8
 8008882:	3001      	adds	r0, #1
 8008884:	d0e6      	beq.n	8008854 <_printf_common+0xa4>
 8008886:	3601      	adds	r6, #1
 8008888:	e7d9      	b.n	800883e <_printf_common+0x8e>
	...

0800888c <_printf_i>:
 800888c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008890:	7e0f      	ldrb	r7, [r1, #24]
 8008892:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008894:	2f78      	cmp	r7, #120	; 0x78
 8008896:	4691      	mov	r9, r2
 8008898:	4680      	mov	r8, r0
 800889a:	460c      	mov	r4, r1
 800889c:	469a      	mov	sl, r3
 800889e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80088a2:	d807      	bhi.n	80088b4 <_printf_i+0x28>
 80088a4:	2f62      	cmp	r7, #98	; 0x62
 80088a6:	d80a      	bhi.n	80088be <_printf_i+0x32>
 80088a8:	2f00      	cmp	r7, #0
 80088aa:	f000 80d4 	beq.w	8008a56 <_printf_i+0x1ca>
 80088ae:	2f58      	cmp	r7, #88	; 0x58
 80088b0:	f000 80c0 	beq.w	8008a34 <_printf_i+0x1a8>
 80088b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80088b8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80088bc:	e03a      	b.n	8008934 <_printf_i+0xa8>
 80088be:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80088c2:	2b15      	cmp	r3, #21
 80088c4:	d8f6      	bhi.n	80088b4 <_printf_i+0x28>
 80088c6:	a101      	add	r1, pc, #4	; (adr r1, 80088cc <_printf_i+0x40>)
 80088c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80088cc:	08008925 	.word	0x08008925
 80088d0:	08008939 	.word	0x08008939
 80088d4:	080088b5 	.word	0x080088b5
 80088d8:	080088b5 	.word	0x080088b5
 80088dc:	080088b5 	.word	0x080088b5
 80088e0:	080088b5 	.word	0x080088b5
 80088e4:	08008939 	.word	0x08008939
 80088e8:	080088b5 	.word	0x080088b5
 80088ec:	080088b5 	.word	0x080088b5
 80088f0:	080088b5 	.word	0x080088b5
 80088f4:	080088b5 	.word	0x080088b5
 80088f8:	08008a3d 	.word	0x08008a3d
 80088fc:	08008965 	.word	0x08008965
 8008900:	080089f7 	.word	0x080089f7
 8008904:	080088b5 	.word	0x080088b5
 8008908:	080088b5 	.word	0x080088b5
 800890c:	08008a5f 	.word	0x08008a5f
 8008910:	080088b5 	.word	0x080088b5
 8008914:	08008965 	.word	0x08008965
 8008918:	080088b5 	.word	0x080088b5
 800891c:	080088b5 	.word	0x080088b5
 8008920:	080089ff 	.word	0x080089ff
 8008924:	682b      	ldr	r3, [r5, #0]
 8008926:	1d1a      	adds	r2, r3, #4
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	602a      	str	r2, [r5, #0]
 800892c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008930:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008934:	2301      	movs	r3, #1
 8008936:	e09f      	b.n	8008a78 <_printf_i+0x1ec>
 8008938:	6820      	ldr	r0, [r4, #0]
 800893a:	682b      	ldr	r3, [r5, #0]
 800893c:	0607      	lsls	r7, r0, #24
 800893e:	f103 0104 	add.w	r1, r3, #4
 8008942:	6029      	str	r1, [r5, #0]
 8008944:	d501      	bpl.n	800894a <_printf_i+0xbe>
 8008946:	681e      	ldr	r6, [r3, #0]
 8008948:	e003      	b.n	8008952 <_printf_i+0xc6>
 800894a:	0646      	lsls	r6, r0, #25
 800894c:	d5fb      	bpl.n	8008946 <_printf_i+0xba>
 800894e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8008952:	2e00      	cmp	r6, #0
 8008954:	da03      	bge.n	800895e <_printf_i+0xd2>
 8008956:	232d      	movs	r3, #45	; 0x2d
 8008958:	4276      	negs	r6, r6
 800895a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800895e:	485a      	ldr	r0, [pc, #360]	; (8008ac8 <_printf_i+0x23c>)
 8008960:	230a      	movs	r3, #10
 8008962:	e012      	b.n	800898a <_printf_i+0xfe>
 8008964:	682b      	ldr	r3, [r5, #0]
 8008966:	6820      	ldr	r0, [r4, #0]
 8008968:	1d19      	adds	r1, r3, #4
 800896a:	6029      	str	r1, [r5, #0]
 800896c:	0605      	lsls	r5, r0, #24
 800896e:	d501      	bpl.n	8008974 <_printf_i+0xe8>
 8008970:	681e      	ldr	r6, [r3, #0]
 8008972:	e002      	b.n	800897a <_printf_i+0xee>
 8008974:	0641      	lsls	r1, r0, #25
 8008976:	d5fb      	bpl.n	8008970 <_printf_i+0xe4>
 8008978:	881e      	ldrh	r6, [r3, #0]
 800897a:	4853      	ldr	r0, [pc, #332]	; (8008ac8 <_printf_i+0x23c>)
 800897c:	2f6f      	cmp	r7, #111	; 0x6f
 800897e:	bf0c      	ite	eq
 8008980:	2308      	moveq	r3, #8
 8008982:	230a      	movne	r3, #10
 8008984:	2100      	movs	r1, #0
 8008986:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800898a:	6865      	ldr	r5, [r4, #4]
 800898c:	60a5      	str	r5, [r4, #8]
 800898e:	2d00      	cmp	r5, #0
 8008990:	bfa2      	ittt	ge
 8008992:	6821      	ldrge	r1, [r4, #0]
 8008994:	f021 0104 	bicge.w	r1, r1, #4
 8008998:	6021      	strge	r1, [r4, #0]
 800899a:	b90e      	cbnz	r6, 80089a0 <_printf_i+0x114>
 800899c:	2d00      	cmp	r5, #0
 800899e:	d04b      	beq.n	8008a38 <_printf_i+0x1ac>
 80089a0:	4615      	mov	r5, r2
 80089a2:	fbb6 f1f3 	udiv	r1, r6, r3
 80089a6:	fb03 6711 	mls	r7, r3, r1, r6
 80089aa:	5dc7      	ldrb	r7, [r0, r7]
 80089ac:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80089b0:	4637      	mov	r7, r6
 80089b2:	42bb      	cmp	r3, r7
 80089b4:	460e      	mov	r6, r1
 80089b6:	d9f4      	bls.n	80089a2 <_printf_i+0x116>
 80089b8:	2b08      	cmp	r3, #8
 80089ba:	d10b      	bne.n	80089d4 <_printf_i+0x148>
 80089bc:	6823      	ldr	r3, [r4, #0]
 80089be:	07de      	lsls	r6, r3, #31
 80089c0:	d508      	bpl.n	80089d4 <_printf_i+0x148>
 80089c2:	6923      	ldr	r3, [r4, #16]
 80089c4:	6861      	ldr	r1, [r4, #4]
 80089c6:	4299      	cmp	r1, r3
 80089c8:	bfde      	ittt	le
 80089ca:	2330      	movle	r3, #48	; 0x30
 80089cc:	f805 3c01 	strble.w	r3, [r5, #-1]
 80089d0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80089d4:	1b52      	subs	r2, r2, r5
 80089d6:	6122      	str	r2, [r4, #16]
 80089d8:	f8cd a000 	str.w	sl, [sp]
 80089dc:	464b      	mov	r3, r9
 80089de:	aa03      	add	r2, sp, #12
 80089e0:	4621      	mov	r1, r4
 80089e2:	4640      	mov	r0, r8
 80089e4:	f7ff fee4 	bl	80087b0 <_printf_common>
 80089e8:	3001      	adds	r0, #1
 80089ea:	d14a      	bne.n	8008a82 <_printf_i+0x1f6>
 80089ec:	f04f 30ff 	mov.w	r0, #4294967295
 80089f0:	b004      	add	sp, #16
 80089f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089f6:	6823      	ldr	r3, [r4, #0]
 80089f8:	f043 0320 	orr.w	r3, r3, #32
 80089fc:	6023      	str	r3, [r4, #0]
 80089fe:	4833      	ldr	r0, [pc, #204]	; (8008acc <_printf_i+0x240>)
 8008a00:	2778      	movs	r7, #120	; 0x78
 8008a02:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008a06:	6823      	ldr	r3, [r4, #0]
 8008a08:	6829      	ldr	r1, [r5, #0]
 8008a0a:	061f      	lsls	r7, r3, #24
 8008a0c:	f851 6b04 	ldr.w	r6, [r1], #4
 8008a10:	d402      	bmi.n	8008a18 <_printf_i+0x18c>
 8008a12:	065f      	lsls	r7, r3, #25
 8008a14:	bf48      	it	mi
 8008a16:	b2b6      	uxthmi	r6, r6
 8008a18:	07df      	lsls	r7, r3, #31
 8008a1a:	bf48      	it	mi
 8008a1c:	f043 0320 	orrmi.w	r3, r3, #32
 8008a20:	6029      	str	r1, [r5, #0]
 8008a22:	bf48      	it	mi
 8008a24:	6023      	strmi	r3, [r4, #0]
 8008a26:	b91e      	cbnz	r6, 8008a30 <_printf_i+0x1a4>
 8008a28:	6823      	ldr	r3, [r4, #0]
 8008a2a:	f023 0320 	bic.w	r3, r3, #32
 8008a2e:	6023      	str	r3, [r4, #0]
 8008a30:	2310      	movs	r3, #16
 8008a32:	e7a7      	b.n	8008984 <_printf_i+0xf8>
 8008a34:	4824      	ldr	r0, [pc, #144]	; (8008ac8 <_printf_i+0x23c>)
 8008a36:	e7e4      	b.n	8008a02 <_printf_i+0x176>
 8008a38:	4615      	mov	r5, r2
 8008a3a:	e7bd      	b.n	80089b8 <_printf_i+0x12c>
 8008a3c:	682b      	ldr	r3, [r5, #0]
 8008a3e:	6826      	ldr	r6, [r4, #0]
 8008a40:	6961      	ldr	r1, [r4, #20]
 8008a42:	1d18      	adds	r0, r3, #4
 8008a44:	6028      	str	r0, [r5, #0]
 8008a46:	0635      	lsls	r5, r6, #24
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	d501      	bpl.n	8008a50 <_printf_i+0x1c4>
 8008a4c:	6019      	str	r1, [r3, #0]
 8008a4e:	e002      	b.n	8008a56 <_printf_i+0x1ca>
 8008a50:	0670      	lsls	r0, r6, #25
 8008a52:	d5fb      	bpl.n	8008a4c <_printf_i+0x1c0>
 8008a54:	8019      	strh	r1, [r3, #0]
 8008a56:	2300      	movs	r3, #0
 8008a58:	6123      	str	r3, [r4, #16]
 8008a5a:	4615      	mov	r5, r2
 8008a5c:	e7bc      	b.n	80089d8 <_printf_i+0x14c>
 8008a5e:	682b      	ldr	r3, [r5, #0]
 8008a60:	1d1a      	adds	r2, r3, #4
 8008a62:	602a      	str	r2, [r5, #0]
 8008a64:	681d      	ldr	r5, [r3, #0]
 8008a66:	6862      	ldr	r2, [r4, #4]
 8008a68:	2100      	movs	r1, #0
 8008a6a:	4628      	mov	r0, r5
 8008a6c:	f7f7 fbb8 	bl	80001e0 <memchr>
 8008a70:	b108      	cbz	r0, 8008a76 <_printf_i+0x1ea>
 8008a72:	1b40      	subs	r0, r0, r5
 8008a74:	6060      	str	r0, [r4, #4]
 8008a76:	6863      	ldr	r3, [r4, #4]
 8008a78:	6123      	str	r3, [r4, #16]
 8008a7a:	2300      	movs	r3, #0
 8008a7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008a80:	e7aa      	b.n	80089d8 <_printf_i+0x14c>
 8008a82:	6923      	ldr	r3, [r4, #16]
 8008a84:	462a      	mov	r2, r5
 8008a86:	4649      	mov	r1, r9
 8008a88:	4640      	mov	r0, r8
 8008a8a:	47d0      	blx	sl
 8008a8c:	3001      	adds	r0, #1
 8008a8e:	d0ad      	beq.n	80089ec <_printf_i+0x160>
 8008a90:	6823      	ldr	r3, [r4, #0]
 8008a92:	079b      	lsls	r3, r3, #30
 8008a94:	d413      	bmi.n	8008abe <_printf_i+0x232>
 8008a96:	68e0      	ldr	r0, [r4, #12]
 8008a98:	9b03      	ldr	r3, [sp, #12]
 8008a9a:	4298      	cmp	r0, r3
 8008a9c:	bfb8      	it	lt
 8008a9e:	4618      	movlt	r0, r3
 8008aa0:	e7a6      	b.n	80089f0 <_printf_i+0x164>
 8008aa2:	2301      	movs	r3, #1
 8008aa4:	4632      	mov	r2, r6
 8008aa6:	4649      	mov	r1, r9
 8008aa8:	4640      	mov	r0, r8
 8008aaa:	47d0      	blx	sl
 8008aac:	3001      	adds	r0, #1
 8008aae:	d09d      	beq.n	80089ec <_printf_i+0x160>
 8008ab0:	3501      	adds	r5, #1
 8008ab2:	68e3      	ldr	r3, [r4, #12]
 8008ab4:	9903      	ldr	r1, [sp, #12]
 8008ab6:	1a5b      	subs	r3, r3, r1
 8008ab8:	42ab      	cmp	r3, r5
 8008aba:	dcf2      	bgt.n	8008aa2 <_printf_i+0x216>
 8008abc:	e7eb      	b.n	8008a96 <_printf_i+0x20a>
 8008abe:	2500      	movs	r5, #0
 8008ac0:	f104 0619 	add.w	r6, r4, #25
 8008ac4:	e7f5      	b.n	8008ab2 <_printf_i+0x226>
 8008ac6:	bf00      	nop
 8008ac8:	08008d39 	.word	0x08008d39
 8008acc:	08008d4a 	.word	0x08008d4a

08008ad0 <memmove>:
 8008ad0:	4288      	cmp	r0, r1
 8008ad2:	b510      	push	{r4, lr}
 8008ad4:	eb01 0402 	add.w	r4, r1, r2
 8008ad8:	d902      	bls.n	8008ae0 <memmove+0x10>
 8008ada:	4284      	cmp	r4, r0
 8008adc:	4623      	mov	r3, r4
 8008ade:	d807      	bhi.n	8008af0 <memmove+0x20>
 8008ae0:	1e43      	subs	r3, r0, #1
 8008ae2:	42a1      	cmp	r1, r4
 8008ae4:	d008      	beq.n	8008af8 <memmove+0x28>
 8008ae6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008aea:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008aee:	e7f8      	b.n	8008ae2 <memmove+0x12>
 8008af0:	4402      	add	r2, r0
 8008af2:	4601      	mov	r1, r0
 8008af4:	428a      	cmp	r2, r1
 8008af6:	d100      	bne.n	8008afa <memmove+0x2a>
 8008af8:	bd10      	pop	{r4, pc}
 8008afa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008afe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008b02:	e7f7      	b.n	8008af4 <memmove+0x24>

08008b04 <_sbrk_r>:
 8008b04:	b538      	push	{r3, r4, r5, lr}
 8008b06:	4d06      	ldr	r5, [pc, #24]	; (8008b20 <_sbrk_r+0x1c>)
 8008b08:	2300      	movs	r3, #0
 8008b0a:	4604      	mov	r4, r0
 8008b0c:	4608      	mov	r0, r1
 8008b0e:	602b      	str	r3, [r5, #0]
 8008b10:	f7f8 f8ca 	bl	8000ca8 <_sbrk>
 8008b14:	1c43      	adds	r3, r0, #1
 8008b16:	d102      	bne.n	8008b1e <_sbrk_r+0x1a>
 8008b18:	682b      	ldr	r3, [r5, #0]
 8008b1a:	b103      	cbz	r3, 8008b1e <_sbrk_r+0x1a>
 8008b1c:	6023      	str	r3, [r4, #0]
 8008b1e:	bd38      	pop	{r3, r4, r5, pc}
 8008b20:	20001ee8 	.word	0x20001ee8

08008b24 <memcpy>:
 8008b24:	440a      	add	r2, r1
 8008b26:	4291      	cmp	r1, r2
 8008b28:	f100 33ff 	add.w	r3, r0, #4294967295
 8008b2c:	d100      	bne.n	8008b30 <memcpy+0xc>
 8008b2e:	4770      	bx	lr
 8008b30:	b510      	push	{r4, lr}
 8008b32:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b36:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008b3a:	4291      	cmp	r1, r2
 8008b3c:	d1f9      	bne.n	8008b32 <memcpy+0xe>
 8008b3e:	bd10      	pop	{r4, pc}

08008b40 <_realloc_r>:
 8008b40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b44:	4680      	mov	r8, r0
 8008b46:	4614      	mov	r4, r2
 8008b48:	460e      	mov	r6, r1
 8008b4a:	b921      	cbnz	r1, 8008b56 <_realloc_r+0x16>
 8008b4c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008b50:	4611      	mov	r1, r2
 8008b52:	f7ff bc49 	b.w	80083e8 <_malloc_r>
 8008b56:	b92a      	cbnz	r2, 8008b64 <_realloc_r+0x24>
 8008b58:	f7ff fbda 	bl	8008310 <_free_r>
 8008b5c:	4625      	mov	r5, r4
 8008b5e:	4628      	mov	r0, r5
 8008b60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b64:	f000 f81b 	bl	8008b9e <_malloc_usable_size_r>
 8008b68:	4284      	cmp	r4, r0
 8008b6a:	4607      	mov	r7, r0
 8008b6c:	d802      	bhi.n	8008b74 <_realloc_r+0x34>
 8008b6e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008b72:	d812      	bhi.n	8008b9a <_realloc_r+0x5a>
 8008b74:	4621      	mov	r1, r4
 8008b76:	4640      	mov	r0, r8
 8008b78:	f7ff fc36 	bl	80083e8 <_malloc_r>
 8008b7c:	4605      	mov	r5, r0
 8008b7e:	2800      	cmp	r0, #0
 8008b80:	d0ed      	beq.n	8008b5e <_realloc_r+0x1e>
 8008b82:	42bc      	cmp	r4, r7
 8008b84:	4622      	mov	r2, r4
 8008b86:	4631      	mov	r1, r6
 8008b88:	bf28      	it	cs
 8008b8a:	463a      	movcs	r2, r7
 8008b8c:	f7ff ffca 	bl	8008b24 <memcpy>
 8008b90:	4631      	mov	r1, r6
 8008b92:	4640      	mov	r0, r8
 8008b94:	f7ff fbbc 	bl	8008310 <_free_r>
 8008b98:	e7e1      	b.n	8008b5e <_realloc_r+0x1e>
 8008b9a:	4635      	mov	r5, r6
 8008b9c:	e7df      	b.n	8008b5e <_realloc_r+0x1e>

08008b9e <_malloc_usable_size_r>:
 8008b9e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ba2:	1f18      	subs	r0, r3, #4
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	bfbc      	itt	lt
 8008ba8:	580b      	ldrlt	r3, [r1, r0]
 8008baa:	18c0      	addlt	r0, r0, r3
 8008bac:	4770      	bx	lr
	...

08008bb0 <_init>:
 8008bb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bb2:	bf00      	nop
 8008bb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008bb6:	bc08      	pop	{r3}
 8008bb8:	469e      	mov	lr, r3
 8008bba:	4770      	bx	lr

08008bbc <_fini>:
 8008bbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bbe:	bf00      	nop
 8008bc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008bc2:	bc08      	pop	{r3}
 8008bc4:	469e      	mov	lr, r3
 8008bc6:	4770      	bx	lr
