Info: Importing module top_module
Info: Rule checker, verifying imported design
Info: Checksum: 0x48ecda5a

Info: constrained 'PIN_1' to bel 'X4/Y33/io0'
Info: constrained 'PIN_2' to bel 'X2/Y33/io1'
Info: constrained 'PIN_3' to bel 'X0/Y28/io1'
Info: constrained 'PIN_4' to bel 'X0/Y30/io1'
Info: constrained 'PIN_5' to bel 'X0/Y28/io0'
Info: constrained 'PIN_6' to bel 'X0/Y23/io1'
Info: constrained 'PIN_7' to bel 'X0/Y20/io1'
Info: constrained 'PIN_8' to bel 'X0/Y17/io1'
Info: constrained 'PIN_9' to bel 'X0/Y20/io0'
Info: constrained 'PIN_10' to bel 'X0/Y3/io1'
Info: constrained 'PIN_11' to bel 'X3/Y0/io0'
Info: constrained 'PIN_12' to bel 'X3/Y0/io1'
Info: constrained 'PIN_13' to bel 'X0/Y3/io0'
Info: constrained 'PIN_14' to bel 'X33/Y2/io0'
Info: constrained 'PIN_15' to bel 'X33/Y6/io0'
Info: constrained 'PIN_16' to bel 'X33/Y17/io0'
Info: constrained 'PIN_17' to bel 'X33/Y21/io1'
Info: constrained 'PIN_18' to bel 'X33/Y4/io1'
Info: constrained 'PIN_19' to bel 'X30/Y33/io1'
Info: constrained 'PIN_20' to bel 'X28/Y33/io1'
Info: constrained 'PIN_21' to bel 'X25/Y33/io1'
Info: constrained 'PIN_22' to bel 'X27/Y33/io0'
Info: constrained 'PIN_23' to bel 'X24/Y33/io0'
Info: constrained 'PIN_24' to bel 'X23/Y33/io0'
Info: constrained 'SPI_SS' to bel 'X31/Y0/io1'
Info: constrained 'SPI_SCK' to bel 'X31/Y0/io0'
Info: constrained 'SPI_IO0' to bel 'X30/Y0/io0'
Info: constrained 'SPI_IO1' to bel 'X30/Y0/io1'
Info: constrained 'SPI_IO2' to bel 'X17/Y0/io0'
Info: constrained 'SPI_IO3' to bel 'X33/Y1/io0'
Info: constrained 'PIN_25' to bel 'X0/Y5/io0'
Info: constrained 'PIN_26' to bel 'X4/Y0/io1'
Info: constrained 'PIN_27' to bel 'X11/Y0/io0'
Info: constrained 'PIN_28' to bel 'X33/Y2/io1'
Info: constrained 'PIN_29' to bel 'X33/Y1/io1'
Info: constrained 'PIN_30' to bel 'X33/Y16/io1'
Info: constrained 'PIN_31' to bel 'X4/Y0/io0'
Info: constrained 'LED' to bel 'X5/Y33/io1'
Info: constrained 'USBP' to bel 'X9/Y33/io0'
Info: constrained 'USBN' to bel 'X10/Y33/io1'
Info: constrained 'USBPU' to bel 'X6/Y33/io0'
Info: constrained 'CLK' to bel 'X0/Y30/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      963 LCs used as LUT4 only
Info:      408 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      137 LCs used as DFF only
Info: Packing carries..
Info:      203 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'pll.uut' to X16/Y0/pll_3
Info: Packing special functions..
Info:   PLL 'pll.uut' has LOCK output, need to pass all outputs via LUT
Info:   constrained '$abc$43051$auto$blifparse.cc:492:parse_blif$43054_LC' to X1/Y1/lc0
Info: Promoting globals..
Info: promoting pll_clk_out (fanout 549)
Info: promoting $abc$43051$auto$rtlil.cc:1970:NotGate$42437 [reset] (fanout 139)
Info: promoting $abc$43051$auto$rtlil.cc:1970:NotGate$42435 [reset] (fanout 74)
Info: promoting $abc$43051$auto$rtlil.cc:1970:NotGate$42941 [reset] (fanout 26)
Info: promoting $abc$43051$auto$rtlil.cc:1970:NotGate$42991 [reset] (fanout 26)
Info: promoting $abc$43051$auto$dff2dffe.cc:175:make_patterns_logic$31201 [cen] (fanout 48)
Info: promoting $abc$43051$auto$dff2dffe.cc:175:make_patterns_logic$29012 [cen] (fanout 32)
Info: promoting $abc$43051$auto$dff2dffe.cc:175:make_patterns_logic$25242 [cen] (fanout 31)
Info: Constraining chains...
Info:       42 LCs used to legalise carry chains.
Info: Checksum: 0x562b7eeb

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x54d8e14f

Info: Device utilisation:
Info: 	         ICESTORM_LC:  1757/ 7680    22%
Info: 	        ICESTORM_RAM:     2/   32     6%
Info: 	               SB_IO:    42/  256    16%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     1/    2    50%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 44 cells based on constraints.
Info: Creating initial placement for remaining 1766 cells.
Info:   initial placement placed 500/1766 cells
Info:   initial placement placed 1000/1766 cells
Info:   initial placement placed 1500/1766 cells
Info:   initial placement placed 1766/1766 cells
Info: Initial placement time 1.18s
Info: Running simulated annealing placer.
Info:   at iteration #1: temp = 1.000000, timing cost = 851, wirelen = 56838
Info:   at iteration #5: temp = 0.062500, timing cost = 822, wirelen = 56792
Info:   at iteration #10: temp = 0.041006, timing cost = 660, wirelen = 53093
Info:   at iteration #15: temp = 0.033215, timing cost = 637, wirelen = 52042
Info:   at iteration #20: temp = 0.027054, timing cost = 959, wirelen = 51029
Info:   at iteration #25: temp = 0.024416, timing cost = 815, wirelen = 48543
Info:   at iteration #30: temp = 0.019887, timing cost = 844, wirelen = 49004
Info:   at iteration #35: temp = 0.017051, timing cost = 787, wirelen = 48627
Info:   at iteration #40: temp = 0.013888, timing cost = 782, wirelen = 48007
Info:   at iteration #45: temp = 0.011312, timing cost = 806, wirelen = 46499
Info:   at iteration #50: temp = 0.008753, timing cost = 771, wirelen = 46981
Info:   at iteration #55: temp = 0.007129, timing cost = 984, wirelen = 46220
Info:   at iteration #60: temp = 0.005807, timing cost = 966, wirelen = 46755
Info:   at iteration #65: temp = 0.004493, timing cost = 793, wirelen = 46104
Info:   at iteration #70: temp = 0.003477, timing cost = 916, wirelen = 45593
Info:   at iteration #75: temp = 0.002832, timing cost = 732, wirelen = 45400
Info:   at iteration #80: temp = 0.002307, timing cost = 820, wirelen = 45245
Info:   at iteration #85: temp = 0.001785, timing cost = 614, wirelen = 45786
Info:   at iteration #90: temp = 0.001454, timing cost = 530, wirelen = 43941
Info:   at iteration #95: temp = 0.001246, timing cost = 749, wirelen = 44422
Info:   at iteration #100: temp = 0.000964, timing cost = 705, wirelen = 43229
Info:   at iteration #105: temp = 0.000870, timing cost = 665, wirelen = 41889
Info:   at iteration #110: temp = 0.000709, timing cost = 644, wirelen = 41064
Info:   at iteration #115: temp = 0.000608, timing cost = 749, wirelen = 40159
Info:   at iteration #120: temp = 0.000521, timing cost = 594, wirelen = 39066
Info:   at iteration #125: temp = 0.000424, timing cost = 567, wirelen = 38587
Info:   at iteration #130: temp = 0.000403, timing cost = 745, wirelen = 36239
Info:   at iteration #135: temp = 0.000346, timing cost = 700, wirelen = 35886
Info:   at iteration #140: temp = 0.000312, timing cost = 562, wirelen = 34632
Info:   at iteration #145: temp = 0.000296, timing cost = 627, wirelen = 32767
Info:   at iteration #150: temp = 0.000282, timing cost = 651, wirelen = 31067
Info:   at iteration #155: temp = 0.000254, timing cost = 575, wirelen = 30028
Info:   at iteration #160: temp = 0.000241, timing cost = 548, wirelen = 28246
Info:   at iteration #165: temp = 0.000229, timing cost = 545, wirelen = 27151
Info:   at iteration #170: temp = 0.000207, timing cost = 497, wirelen = 25252
Info:   at iteration #175: temp = 0.000197, timing cost = 417, wirelen = 23496
Info:   at iteration #180: temp = 0.000197, timing cost = 481, wirelen = 22506
Info:   at iteration #185: temp = 0.000187, timing cost = 431, wirelen = 21127
Info:   at iteration #190: temp = 0.000169, timing cost = 378, wirelen = 20350
Info:   at iteration #195: temp = 0.000169, timing cost = 443, wirelen = 18720
Info:   at iteration #200: temp = 0.000169, timing cost = 408, wirelen = 17322
Info: Legalising relative constraints...
Info:     moved 216 cells, 58 unplaced (after legalising chains)
Info:        average distance 1.116945
Info:        maximum distance 3.000000
Info:     moved 274 cells, 0 unplaced (after replacing ripped up cells)
Info:        average distance 1.719391
Info:        maximum distance 10.295630
Info:   at iteration #205: temp = 0.000160, timing cost = 392, wirelen = 14614
Info:   at iteration #210: temp = 0.000160, timing cost = 322, wirelen = 12861
Info:   at iteration #215: temp = 0.000160, timing cost = 329, wirelen = 12119
Info:   at iteration #220: temp = 0.000152, timing cost = 387, wirelen = 12109
Info:   at iteration #225: temp = 0.000152, timing cost = 379, wirelen = 11054
Info:   at iteration #230: temp = 0.000137, timing cost = 358, wirelen = 10685
Info:   at iteration #235: temp = 0.000137, timing cost = 357, wirelen = 9808
Info:   at iteration #240: temp = 0.000124, timing cost = 331, wirelen = 9264
Info:   at iteration #245: temp = 0.000124, timing cost = 332, wirelen = 8889
Info:   at iteration #250: temp = 0.000112, timing cost = 342, wirelen = 8399
Info:   at iteration #255: temp = 0.000106, timing cost = 335, wirelen = 8107
Info:   at iteration #260: temp = 0.000101, timing cost = 327, wirelen = 7581
Info:   at iteration #265: temp = 0.000091, timing cost = 311, wirelen = 7313
Info:   at iteration #270: temp = 0.000087, timing cost = 322, wirelen = 7074
Info:   at iteration #275: temp = 0.000078, timing cost = 307, wirelen = 6792
Info:   at iteration #280: temp = 0.000070, timing cost = 306, wirelen = 6564
Info:   at iteration #285: temp = 0.000056, timing cost = 311, wirelen = 6115
Info:   at iteration #290: temp = 0.000045, timing cost = 309, wirelen = 5852
Info:   at iteration #295: temp = 0.000036, timing cost = 311, wirelen = 5634
Info:   at iteration #300: temp = 0.000023, timing cost = 308, wirelen = 5477
Info:   at iteration #305: temp = 0.000009, timing cost = 308, wirelen = 5399
Info:   at iteration #310: temp = 0.000003, timing cost = 308, wirelen = 5381
Info:   at iteration #315: temp = 0.000001, timing cost = 308, wirelen = 5376
Info:   at iteration #320: temp = 0.000000, timing cost = 308, wirelen = 5369
Info:   at iteration #325: temp = 0.000000, timing cost = 308, wirelen = 5364
Info:   at iteration #330: temp = 0.000000, timing cost = 308, wirelen = 5359
Info:   at iteration #335: temp = 0.000000, timing cost = 308, wirelen = 5356
Info:   at iteration #340: temp = 0.000000, timing cost = 308, wirelen = 5354
Info:   at iteration #345: temp = 0.000000, timing cost = 308, wirelen = 5349
Info:   at iteration #348: temp = 0.000000, timing cost = 308, wirelen = 5350 
Info: SA placement time 44.79s

Info: Max frequency for clock 'pll_clk_out_$glb_clk': 34.96 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                      -> <async>                     : 2.20 ns
Info: Max delay <async>                      -> posedge pll_clk_out_$glb_clk: 20.93 ns
Info: Max delay posedge pll_clk_out_$glb_clk -> <async>                     : 9.59 ns

Info: Slack histogram:
Info:  legend: * represents 7 endpoint(s)
Info:          + represents [1,7) endpoint(s)
Info: [ 54728,  56071) |******+
Info: [ 56071,  57414) |*******+
Info: [ 57414,  58757) | 
Info: [ 58757,  60100) | 
Info: [ 60100,  61443) | 
Info: [ 61443,  62786) |*******+
Info: [ 62786,  64129) |*********************+
Info: [ 64129,  65472) |***********+
Info: [ 65472,  66815) |****+
Info: [ 66815,  68158) |*************************+
Info: [ 68158,  69501) |*******************************+
Info: [ 69501,  70844) |********************+
Info: [ 70844,  72187) |***********************+
Info: [ 72187,  73530) |***************************+
Info: [ 73530,  74873) |*********************************+
Info: [ 74873,  76216) |********************************+
Info: [ 76216,  77559) |**********+
Info: [ 77559,  78902) |***********************+
Info: [ 78902,  80245) |**************************************+
Info: [ 80245,  81588) |************************************************************ 
Info: Checksum: 0x4b7f3560

Info: Routing..
Info: Setting up routing queue.
Info: Routing 5624 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs
Info:       1000 |       26        973 |   26   973 |      4651
Info:       2000 |      129       1870 |  103   897 |      3766
Info:       3000 |      234       2765 |  105   895 |      2884
Info:       4000 |      361       3638 |  127   873 |      2041
Info:       5000 |      694       4305 |  333   667 |      1468
Info:       6000 |      890       5109 |  196   804 |       732
Info:       6883 |     1013       5870 |  123   761 |         0
Info: Routing complete.
Info: Route time 2.09s
Info: Checksum: 0x70407433

Info: Critical path report for clock 'pll_clk_out_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source $auto$simplemap.cc:420:simplemap_dff$17567_DFFLC.O
Info:  0.9  1.7    Net common.pb.uart_clks_per_sym[0] budget 0.000000 ns (16,18) -> (16,19)
Info:                Sink $abc$43051$auto$blifparse.cc:492:parse_blif$44115_LC.I3
Info:  0.5  2.1  Source $abc$43051$auto$blifparse.cc:492:parse_blif$44115_LC.O
Info:  0.9  3.0    Net $auto$alumacc.cc:474:replace_alu$16008.C[1] budget 0.000000 ns (16,19) -> (16,20)
Info:                Sink $nextpnr_ICESTORM_LC_3.I1
Info:  0.4  3.4  Source $nextpnr_ICESTORM_LC_3.COUT
Info:  0.0  3.4    Net $nextpnr_ICESTORM_LC_3$O budget 0.000000 ns (16,20) -> (16,20)
Info:                Sink $auto$alumacc.cc:474:replace_alu$16008.slice[1].carry$CARRY.CIN
Info:  0.2  3.6  Source $auto$alumacc.cc:474:replace_alu$16008.slice[1].carry$CARRY.COUT
Info:  0.0  3.6    Net $auto$alumacc.cc:474:replace_alu$16008.C[2] budget 0.000000 ns (16,20) -> (16,20)
Info:                Sink $auto$alumacc.cc:474:replace_alu$16008.slice[2].carry$CARRY.CIN
Info:  0.2  3.7  Source $auto$alumacc.cc:474:replace_alu$16008.slice[2].carry$CARRY.COUT
Info:  0.0  3.7    Net $auto$alumacc.cc:474:replace_alu$16008.C[3] budget 0.000000 ns (16,20) -> (16,20)
Info:                Sink $auto$alumacc.cc:474:replace_alu$16008.slice[3].carry$CARRY.CIN
Info:  0.2  3.9  Source $auto$alumacc.cc:474:replace_alu$16008.slice[3].carry$CARRY.COUT
Info:  0.0  3.9    Net $auto$alumacc.cc:474:replace_alu$16008.C[4] budget 0.000000 ns (16,20) -> (16,20)
Info:                Sink $auto$alumacc.cc:474:replace_alu$16008.slice[4].carry$CARRY.CIN
Info:  0.2  4.1  Source $auto$alumacc.cc:474:replace_alu$16008.slice[4].carry$CARRY.COUT
Info:  0.0  4.1    Net $auto$alumacc.cc:474:replace_alu$16008.C[5] budget 0.000000 ns (16,20) -> (16,20)
Info:                Sink $auto$alumacc.cc:474:replace_alu$16008.slice[5].carry$CARRY.CIN
Info:  0.2  4.3  Source $auto$alumacc.cc:474:replace_alu$16008.slice[5].carry$CARRY.COUT
Info:  0.0  4.3    Net $auto$alumacc.cc:474:replace_alu$16008.C[6] budget 0.000000 ns (16,20) -> (16,20)
Info:                Sink $auto$alumacc.cc:474:replace_alu$16008.slice[6].carry$CARRY.CIN
Info:  0.2  4.5  Source $auto$alumacc.cc:474:replace_alu$16008.slice[6].carry$CARRY.COUT
Info:  0.0  4.5    Net $auto$alumacc.cc:474:replace_alu$16008.C[7] budget 0.000000 ns (16,20) -> (16,20)
Info:                Sink $auto$alumacc.cc:474:replace_alu$16008.slice[7].carry$CARRY.CIN
Info:  0.2  4.7  Source $auto$alumacc.cc:474:replace_alu$16008.slice[7].carry$CARRY.COUT
Info:  0.3  5.0    Net $auto$alumacc.cc:474:replace_alu$16008.C[8] budget 0.290000 ns (16,20) -> (16,21)
Info:                Sink $auto$alumacc.cc:474:replace_alu$16008.slice[8].carry$CARRY.CIN
Info:  0.2  5.2  Source $auto$alumacc.cc:474:replace_alu$16008.slice[8].carry$CARRY.COUT
Info:  0.0  5.2    Net $auto$alumacc.cc:474:replace_alu$16008.C[9] budget 0.000000 ns (16,21) -> (16,21)
Info:                Sink $auto$alumacc.cc:474:replace_alu$16008.slice[9].carry$CARRY.CIN
Info:  0.2  5.3  Source $auto$alumacc.cc:474:replace_alu$16008.slice[9].carry$CARRY.COUT
Info:  0.0  5.3    Net $auto$alumacc.cc:474:replace_alu$16008.C[10] budget 0.000000 ns (16,21) -> (16,21)
Info:                Sink $auto$alumacc.cc:474:replace_alu$16008.slice[10].carry$CARRY.CIN
Info:  0.2  5.5  Source $auto$alumacc.cc:474:replace_alu$16008.slice[10].carry$CARRY.COUT
Info:  0.0  5.5    Net $auto$alumacc.cc:474:replace_alu$16008.C[11] budget 0.000000 ns (16,21) -> (16,21)
Info:                Sink $auto$alumacc.cc:474:replace_alu$16008.slice[11].carry$CARRY.CIN
Info:  0.2  5.7  Source $auto$alumacc.cc:474:replace_alu$16008.slice[11].carry$CARRY.COUT
Info:  0.0  5.7    Net $auto$alumacc.cc:474:replace_alu$16008.C[12] budget 0.000000 ns (16,21) -> (16,21)
Info:                Sink $auto$alumacc.cc:474:replace_alu$16008.slice[12].carry$CARRY.CIN
Info:  0.2  5.9  Source $auto$alumacc.cc:474:replace_alu$16008.slice[12].carry$CARRY.COUT
Info:  0.0  5.9    Net $auto$alumacc.cc:474:replace_alu$16008.C[13] budget 0.000000 ns (16,21) -> (16,21)
Info:                Sink $auto$alumacc.cc:474:replace_alu$16008.slice[13].carry$CARRY.CIN
Info:  0.2  6.1  Source $auto$alumacc.cc:474:replace_alu$16008.slice[13].carry$CARRY.COUT
Info:  0.0  6.1    Net $auto$alumacc.cc:474:replace_alu$16008.C[14] budget 0.000000 ns (16,21) -> (16,21)
Info:                Sink $auto$alumacc.cc:474:replace_alu$16008.slice[14].carry$CARRY.CIN
Info:  0.2  6.3  Source $auto$alumacc.cc:474:replace_alu$16008.slice[14].carry$CARRY.COUT
Info:  0.0  6.3    Net $auto$alumacc.cc:474:replace_alu$16008.C[15] budget 0.000000 ns (16,21) -> (16,21)
Info:                Sink $auto$alumacc.cc:474:replace_alu$16008.slice[15].carry$CARRY.CIN
Info:  0.2  6.5  Source $auto$alumacc.cc:474:replace_alu$16008.slice[15].carry$CARRY.COUT
Info:  0.3  6.7    Net $auto$alumacc.cc:474:replace_alu$16008.C[16] budget 0.290000 ns (16,21) -> (16,22)
Info:                Sink $auto$alumacc.cc:474:replace_alu$16008.slice[16].carry$CARRY.CIN
Info:  0.2  6.9  Source $auto$alumacc.cc:474:replace_alu$16008.slice[16].carry$CARRY.COUT
Info:  0.0  6.9    Net $auto$alumacc.cc:474:replace_alu$16008.C[17] budget 0.000000 ns (16,22) -> (16,22)
Info:                Sink $auto$alumacc.cc:474:replace_alu$16008.slice[17].carry$CARRY.CIN
Info:  0.2  7.1  Source $auto$alumacc.cc:474:replace_alu$16008.slice[17].carry$CARRY.COUT
Info:  0.0  7.1    Net $auto$alumacc.cc:474:replace_alu$16008.C[18] budget 0.000000 ns (16,22) -> (16,22)
Info:                Sink $auto$alumacc.cc:474:replace_alu$16008.slice[18].carry$CARRY.CIN
Info:  0.2  7.3  Source $auto$alumacc.cc:474:replace_alu$16008.slice[18].carry$CARRY.COUT
Info:  0.0  7.3    Net $auto$alumacc.cc:474:replace_alu$16008.C[19] budget 0.000000 ns (16,22) -> (16,22)
Info:                Sink $auto$alumacc.cc:474:replace_alu$16008.slice[19].carry$CARRY.CIN
Info:  0.2  7.5  Source $auto$alumacc.cc:474:replace_alu$16008.slice[19].carry$CARRY.COUT
Info:  0.0  7.5    Net $auto$alumacc.cc:474:replace_alu$16008.C[20] budget 0.000000 ns (16,22) -> (16,22)
Info:                Sink $auto$alumacc.cc:474:replace_alu$16008.slice[20].carry$CARRY.CIN
Info:  0.2  7.7  Source $auto$alumacc.cc:474:replace_alu$16008.slice[20].carry$CARRY.COUT
Info:  0.0  7.7    Net $auto$alumacc.cc:474:replace_alu$16008.C[21] budget 0.000000 ns (16,22) -> (16,22)
Info:                Sink $auto$alumacc.cc:474:replace_alu$16008.slice[21].carry$CARRY.CIN
Info:  0.2  7.9  Source $auto$alumacc.cc:474:replace_alu$16008.slice[21].carry$CARRY.COUT
Info:  0.0  7.9    Net $auto$alumacc.cc:474:replace_alu$16008.C[22] budget 0.000000 ns (16,22) -> (16,22)
Info:                Sink $auto$alumacc.cc:474:replace_alu$16008.slice[22].carry$CARRY.CIN
Info:  0.2  8.0  Source $auto$alumacc.cc:474:replace_alu$16008.slice[22].carry$CARRY.COUT
Info:  0.0  8.0    Net $auto$alumacc.cc:474:replace_alu$16008.C[23] budget 0.000000 ns (16,22) -> (16,22)
Info:                Sink $auto$alumacc.cc:474:replace_alu$16008.slice[23].carry$CARRY.CIN
Info:  0.2  8.2  Source $auto$alumacc.cc:474:replace_alu$16008.slice[23].carry$CARRY.COUT
Info:  0.7  8.9    Net $nextpnr_ICESTORM_LC_4$I3 budget 0.670000 ns (16,22) -> (16,23)
Info:                Sink $nextpnr_ICESTORM_LC_4.I3
Info:  0.5  9.4  Source $nextpnr_ICESTORM_LC_4.O
Info:  2.9 12.3    Net $abc$43051$auto$alumacc.cc:491:replace_alu$16010[23] budget 0.000000 ns (16,23) -> (20,15)
Info:                Sink $abc$43051$auto$blifparse.cc:492:parse_blif$43862_LC.I3
Info:  0.5 12.7  Source $abc$43051$auto$blifparse.cc:492:parse_blif$43862_LC.O
Info:  0.9 13.6    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited budget 0.000000 ns (20,15) -> (21,15)
Info:                Sink $nextpnr_ICESTORM_LC_24.I1
Info:  0.4 14.0  Source $nextpnr_ICESTORM_LC_24.COUT
Info:  0.0 14.0    Net $nextpnr_ICESTORM_LC_24$O budget 0.000000 ns (21,15) -> (21,15)
Info:                Sink $auto$alumacc.cc:474:replace_alu$16170.slice[1].carry$CARRY.CIN
Info:  0.2 14.2  Source $auto$alumacc.cc:474:replace_alu$16170.slice[1].carry$CARRY.COUT
Info:  0.0 14.2    Net $auto$alumacc.cc:474:replace_alu$16170.C[2] budget 0.000000 ns (21,15) -> (21,15)
Info:                Sink $auto$alumacc.cc:474:replace_alu$16170.slice[2].adder_LC.CIN
Info:  0.2 14.3  Source $auto$alumacc.cc:474:replace_alu$16170.slice[2].adder_LC.COUT
Info:  0.0 14.3    Net $auto$alumacc.cc:474:replace_alu$16170.C[3] budget 0.000000 ns (21,15) -> (21,15)
Info:                Sink $auto$alumacc.cc:474:replace_alu$16170.slice[3].adder_LC.CIN
Info:  0.2 14.5  Source $auto$alumacc.cc:474:replace_alu$16170.slice[3].adder_LC.COUT
Info:  0.0 14.5    Net $auto$alumacc.cc:474:replace_alu$16170.C[4] budget 0.000000 ns (21,15) -> (21,15)
Info:                Sink $auto$alumacc.cc:474:replace_alu$16170.slice[4].adder_LC.CIN
Info:  0.2 14.7  Source $auto$alumacc.cc:474:replace_alu$16170.slice[4].adder_LC.COUT
Info:  0.0 14.7    Net $auto$alumacc.cc:474:replace_alu$16170.C[5] budget 0.000000 ns (21,15) -> (21,15)
Info:                Sink $auto$alumacc.cc:474:replace_alu$16170.slice[5].adder_LC.CIN
Info:  0.2 14.9  Source $auto$alumacc.cc:474:replace_alu$16170.slice[5].adder_LC.COUT
Info:  0.0 14.9    Net $auto$alumacc.cc:474:replace_alu$16170.C[6] budget 0.000000 ns (21,15) -> (21,15)
Info:                Sink $auto$alumacc.cc:474:replace_alu$16170.slice[6].adder_LC.CIN
Info:  0.2 15.1  Source $auto$alumacc.cc:474:replace_alu$16170.slice[6].adder_LC.COUT
Info:  0.0 15.1    Net $auto$alumacc.cc:474:replace_alu$16170.C[7] budget 0.000000 ns (21,15) -> (21,15)
Info:                Sink $auto$alumacc.cc:474:replace_alu$16170.slice[7].adder_LC.CIN
Info:  0.2 15.3  Source $auto$alumacc.cc:474:replace_alu$16170.slice[7].adder_LC.COUT
Info:  0.3 15.6    Net $auto$alumacc.cc:474:replace_alu$16170.C[8] budget 0.290000 ns (21,15) -> (21,16)
Info:                Sink $auto$alumacc.cc:474:replace_alu$16170.slice[8].adder_LC.CIN
Info:  0.2 15.8  Source $auto$alumacc.cc:474:replace_alu$16170.slice[8].adder_LC.COUT
Info:  0.0 15.8    Net $auto$alumacc.cc:474:replace_alu$16170.C[9] budget 0.000000 ns (21,16) -> (21,16)
Info:                Sink $auto$alumacc.cc:474:replace_alu$16170.slice[9].adder_LC.CIN
Info:  0.2 15.9  Source $auto$alumacc.cc:474:replace_alu$16170.slice[9].adder_LC.COUT
Info:  0.0 15.9    Net $auto$alumacc.cc:474:replace_alu$16170.C[10] budget 0.000000 ns (21,16) -> (21,16)
Info:                Sink $auto$alumacc.cc:474:replace_alu$16170.slice[10].adder_LC.CIN
Info:  0.2 16.1  Source $auto$alumacc.cc:474:replace_alu$16170.slice[10].adder_LC.COUT
Info:  0.0 16.1    Net $auto$alumacc.cc:474:replace_alu$16170.C[11] budget 0.000000 ns (21,16) -> (21,16)
Info:                Sink $auto$alumacc.cc:474:replace_alu$16170.slice[11].adder_LC.CIN
Info:  0.2 16.3  Source $auto$alumacc.cc:474:replace_alu$16170.slice[11].adder_LC.COUT
Info:  0.0 16.3    Net $auto$alumacc.cc:474:replace_alu$16170.C[12] budget 0.000000 ns (21,16) -> (21,16)
Info:                Sink $auto$alumacc.cc:474:replace_alu$16170.slice[12].adder_LC.CIN
Info:  0.2 16.5  Source $auto$alumacc.cc:474:replace_alu$16170.slice[12].adder_LC.COUT
Info:  0.0 16.5    Net $auto$alumacc.cc:474:replace_alu$16170.C[13] budget 0.000000 ns (21,16) -> (21,16)
Info:                Sink $auto$alumacc.cc:474:replace_alu$16170.slice[13].adder_LC.CIN
Info:  0.2 16.7  Source $auto$alumacc.cc:474:replace_alu$16170.slice[13].adder_LC.COUT
Info:  0.0 16.7    Net $auto$alumacc.cc:474:replace_alu$16170.C[14] budget 0.000000 ns (21,16) -> (21,16)
Info:                Sink $auto$alumacc.cc:474:replace_alu$16170.slice[14].adder_LC.CIN
Info:  0.2 16.9  Source $auto$alumacc.cc:474:replace_alu$16170.slice[14].adder_LC.COUT
Info:  0.0 16.9    Net $auto$alumacc.cc:474:replace_alu$16170.C[15] budget 0.000000 ns (21,16) -> (21,16)
Info:                Sink $auto$alumacc.cc:474:replace_alu$16170.slice[15].adder_LC.CIN
Info:  0.2 17.1  Source $auto$alumacc.cc:474:replace_alu$16170.slice[15].adder_LC.COUT
Info:  0.3 17.3    Net $auto$alumacc.cc:474:replace_alu$16170.C[16] budget 0.290000 ns (21,16) -> (21,17)
Info:                Sink $auto$alumacc.cc:474:replace_alu$16170.slice[16].adder_LC.CIN
Info:  0.2 17.5  Source $auto$alumacc.cc:474:replace_alu$16170.slice[16].adder_LC.COUT
Info:  0.0 17.5    Net $auto$alumacc.cc:474:replace_alu$16170.C[17] budget 0.000000 ns (21,17) -> (21,17)
Info:                Sink $auto$alumacc.cc:474:replace_alu$16170.slice[17].adder_LC.CIN
Info:  0.2 17.7  Source $auto$alumacc.cc:474:replace_alu$16170.slice[17].adder_LC.COUT
Info:  0.4 18.1    Net $auto$alumacc.cc:474:replace_alu$16170.C[18] budget 0.380000 ns (21,17) -> (21,17)
Info:                Sink $auto$alumacc.cc:474:replace_alu$16170.slice[18].adder_LC.I3
Info:  0.5 18.6  Source $auto$alumacc.cc:474:replace_alu$16170.slice[18].adder_LC.O
Info:  0.9 19.4    Net $abc$43051$auto$alumacc.cc:474:replace_alu$15982.B_buf[18] budget 0.000000 ns (21,17) -> (20,17)
Info:                Sink $abc$43051$auto$blifparse.cc:492:parse_blif$44162_LC.I3
Info:  0.5 19.9  Source $abc$43051$auto$blifparse.cc:492:parse_blif$44162_LC.O
Info:  2.3 22.2    Net $abc$43051$auto$alumacc.cc:474:replace_alu$15982.BB[18] budget 0.000000 ns (20,17) -> (17,16)
Info:                Sink $auto$alumacc.cc:474:replace_alu$15982.slice[18].carry$CARRY.I2
Info:  0.3 22.6  Source $auto$alumacc.cc:474:replace_alu$15982.slice[18].carry$CARRY.COUT
Info:  0.0 22.6    Net $auto$alumacc.cc:474:replace_alu$15982.C[19] budget 0.000000 ns (17,16) -> (17,16)
Info:                Sink $auto$alumacc.cc:474:replace_alu$15982.slice[19].carry$CARRY.CIN
Info:  0.2 22.8  Source $auto$alumacc.cc:474:replace_alu$15982.slice[19].carry$CARRY.COUT
Info:  0.0 22.8    Net $auto$alumacc.cc:474:replace_alu$15982.C[20] budget 0.000000 ns (17,16) -> (17,16)
Info:                Sink $auto$alumacc.cc:474:replace_alu$15982.slice[20].carry$CARRY.CIN
Info:  0.2 22.9  Source $auto$alumacc.cc:474:replace_alu$15982.slice[20].carry$CARRY.COUT
Info:  0.0 22.9    Net $auto$alumacc.cc:474:replace_alu$15982.C[21] budget 0.000000 ns (17,16) -> (17,16)
Info:                Sink $auto$alumacc.cc:474:replace_alu$15982.slice[21].carry$CARRY.CIN
Info:  0.2 23.1  Source $auto$alumacc.cc:474:replace_alu$15982.slice[21].carry$CARRY.COUT
Info:  0.0 23.1    Net $auto$alumacc.cc:474:replace_alu$15982.C[22] budget 0.000000 ns (17,16) -> (17,16)
Info:                Sink $auto$alumacc.cc:474:replace_alu$15982.slice[22].carry$CARRY.CIN
Info:  0.2 23.3  Source $auto$alumacc.cc:474:replace_alu$15982.slice[22].carry$CARRY.COUT
Info:  0.0 23.3    Net $auto$alumacc.cc:474:replace_alu$15982.C[23] budget 0.000000 ns (17,16) -> (17,16)
Info:                Sink $auto$alumacc.cc:474:replace_alu$15982.slice[23].carry$CARRY.CIN
Info:  0.2 23.5  Source $auto$alumacc.cc:474:replace_alu$15982.slice[23].carry$CARRY.COUT
Info:  0.3 23.8    Net $auto$alumacc.cc:474:replace_alu$15982.C[24] budget 0.290000 ns (17,16) -> (17,17)
Info:                Sink $auto$alumacc.cc:474:replace_alu$15982.slice[24].carry$CARRY.CIN
Info:  0.2 24.0  Source $auto$alumacc.cc:474:replace_alu$15982.slice[24].carry$CARRY.COUT
Info:  0.0 24.0    Net $auto$alumacc.cc:474:replace_alu$15982.C[25] budget 0.000000 ns (17,17) -> (17,17)
Info:                Sink $auto$alumacc.cc:474:replace_alu$15982.slice[25].carry$CARRY.CIN
Info:  0.2 24.2  Source $auto$alumacc.cc:474:replace_alu$15982.slice[25].carry$CARRY.COUT
Info:  0.0 24.2    Net $auto$alumacc.cc:474:replace_alu$15982.C[26] budget 0.000000 ns (17,17) -> (17,17)
Info:                Sink $auto$alumacc.cc:474:replace_alu$15982.slice[26].carry$CARRY.CIN
Info:  0.2 24.4  Source $auto$alumacc.cc:474:replace_alu$15982.slice[26].carry$CARRY.COUT
Info:  0.0 24.4    Net $auto$alumacc.cc:474:replace_alu$15982.C[27] budget 0.000000 ns (17,17) -> (17,17)
Info:                Sink $auto$alumacc.cc:474:replace_alu$15982.slice[27].carry$CARRY.CIN
Info:  0.2 24.5  Source $auto$alumacc.cc:474:replace_alu$15982.slice[27].carry$CARRY.COUT
Info:  0.0 24.5    Net $auto$alumacc.cc:474:replace_alu$15982.C[28] budget 0.000000 ns (17,17) -> (17,17)
Info:                Sink $auto$alumacc.cc:474:replace_alu$15982.slice[28].carry$CARRY.CIN
Info:  0.2 24.7  Source $auto$alumacc.cc:474:replace_alu$15982.slice[28].carry$CARRY.COUT
Info:  0.0 24.7    Net $auto$alumacc.cc:474:replace_alu$15982.C[29] budget 0.000000 ns (17,17) -> (17,17)
Info:                Sink $auto$alumacc.cc:474:replace_alu$15982.slice[29].carry$CARRY.CIN
Info:  0.2 24.9  Source $auto$alumacc.cc:474:replace_alu$15982.slice[29].carry$CARRY.COUT
Info:  0.0 24.9    Net $auto$alumacc.cc:474:replace_alu$15982.C[30] budget 0.000000 ns (17,17) -> (17,17)
Info:                Sink $auto$alumacc.cc:474:replace_alu$15982.slice[30].carry$CARRY.CIN
Info:  0.2 25.1  Source $auto$alumacc.cc:474:replace_alu$15982.slice[30].carry$CARRY.COUT
Info:  0.0 25.1    Net $auto$alumacc.cc:474:replace_alu$15982.C[31] budget 0.000000 ns (17,17) -> (17,17)
Info:                Sink $auto$alumacc.cc:474:replace_alu$15982.slice[31].carry$CARRY.CIN
Info:  0.2 25.3  Source $auto$alumacc.cc:474:replace_alu$15982.slice[31].carry$CARRY.COUT
Info:  0.7 26.0    Net $nextpnr_ICESTORM_LC_27$I3 budget 0.670000 ns (17,17) -> (17,18)
Info:                Sink $nextpnr_ICESTORM_LC_27.I3
Info:  0.5 26.4  Source $nextpnr_ICESTORM_LC_27.O
Info:  1.9 28.3    Net $abc$43051$auto$alumacc.cc:491:replace_alu$15984[31] budget 15.229000 ns (17,18) -> (19,22)
Info:                Sink $abc$43051$auto$blifparse.cc:492:parse_blif$43757_LC.I0
Info:  0.7 29.0  Source $abc$43051$auto$blifparse.cc:492:parse_blif$43757_LC.O
Info:  0.9 29.8    Net $abc$43051$auto$rtlil.cc:1837:ReduceOr$15994_new_inv_ budget 4.284000 ns (19,22) -> (19,23)
Info:                Sink $abc$43051$auto$blifparse.cc:492:parse_blif$43756_LC.I3
Info:  0.5 30.3  Setup $abc$43051$auto$blifparse.cc:492:parse_blif$43756_LC.I3
Info: 15.7 ns logic, 14.6 ns routing

Info: Critical path report for cross-domain path '<async>' -> '<async>':
Info: curr total
Info:  0.0  0.0  Source PIN_13$sb_io.D_IN_0
Info:  0.9  0.9    Net PIN_13 budget 41.433998 ns (0,3) -> (1,3)
Info:                Sink $abc$43051$auto$blifparse.cc:492:parse_blif$44143_LC.I3
Info:  0.5  1.3  Source $abc$43051$auto$blifparse.cc:492:parse_blif$44143_LC.O
Info:  0.9  2.2    Net $abc$43051$auto$rtlil.cc:1833:Not$15840 budget 41.433998 ns (1,3) -> (0,3)
Info:                Sink PIN_10$sb_io.OUTPUT_ENABLE
Info: 0.5 ns logic, 1.7 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge pll_clk_out_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source PIN_1$sb_io.D_IN_0
Info:  4.5  4.5    Net PIN_1 budget 12.538000 ns (4,33) -> (1,1)
Info:                Sink $abc$43051$auto$blifparse.cc:492:parse_blif$43054_LC.I3
Info:  0.5  4.9  Source $abc$43051$auto$blifparse.cc:492:parse_blif$43054_LC.O
Info:  5.3 10.2    Net n_reset budget 11.394000 ns (1,1) -> (21,20)
Info:                Sink $abc$43051$auto$blifparse.cc:492:parse_blif$43053_LC.I2
Info:  0.6 10.7  Source $abc$43051$auto$blifparse.cc:492:parse_blif$43053_LC.O
Info:  1.7 12.4    Net $abc$43051$auto$dff2dffe.cc:158:make_patterns_logic$27553 budget 10.485000 ns (21,20) -> (12,20)
Info:                Sink $abc$43051$auto$blifparse.cc:492:parse_blif$43461_LC.I2
Info:  0.6 13.0  Source $abc$43051$auto$blifparse.cc:492:parse_blif$43461_LC.O
Info:  0.9 13.8    Net $abc$43051$new_n1807_ budget 9.418000 ns (12,20) -> (12,20)
Info:                Sink $abc$43051$auto$blifparse.cc:492:parse_blif$43454_LC.I0
Info:  0.7 14.5  Source $abc$43051$auto$blifparse.cc:492:parse_blif$43454_LC.O
Info:  2.8 17.3    Net $abc$43051$auto$dff2dffe.cc:175:make_patterns_logic$36033 budget 8.938000 ns (12,20) -> (22,21)
Info:                Sink $abc$43051$auto$blifparse.cc:492:parse_blif$43473_LC.I3
Info:  0.5 17.8  Source $abc$43051$auto$blifparse.cc:492:parse_blif$43473_LC.O
Info:  1.9 19.7    Net $abc$43051$auto$dff2dffe.cc:175:make_patterns_logic$36192 budget 7.831000 ns (22,21) -> (22,21)
Info:                Sink $abc$43051$auto$blifparse.cc:492:parse_blif$44137_LC.CEN
Info:  0.1 19.8  Setup $abc$43051$auto$blifparse.cc:492:parse_blif$44137_LC.CEN
Info: 2.8 ns logic, 17.0 ns routing

Info: Critical path report for cross-domain path 'posedge pll_clk_out_$glb_clk' -> '<async>':
Info: curr total
Info:  0.8  0.8  Source $auto$alumacc.cc:474:replace_alu$16146.slice[0].adder_LC.O
Info:  2.5  3.3    Net common.pb.rx_buf_rd_addr[0] budget 8.075000 ns (18,16) -> (24,21)
Info:                Sink $abc$43051$auto$blifparse.cc:492:parse_blif$43451_LC.I3
Info:  0.5  3.7  Source $abc$43051$auto$blifparse.cc:492:parse_blif$43451_LC.O
Info:  0.9  4.6    Net $abc$43051$new_n1797_ budget 7.676000 ns (24,21) -> (24,21)
Info:                Sink $abc$43051$auto$blifparse.cc:492:parse_blif$43447_LC.I0
Info:  0.7  5.2  Source $abc$43051$auto$blifparse.cc:492:parse_blif$43447_LC.O
Info:  3.0  8.2    Net $abc$43051$techmap\common.pb.$eq$profibus_phy_mod.v:990$6250_Y_new_ budget 17.750999 ns (24,21) -> (27,32)
Info:                Sink $abc$43051$auto$blifparse.cc:492:parse_blif$44046_LC.I2
Info:  0.6  8.8  Source $abc$43051$auto$blifparse.cc:492:parse_blif$44046_LC.O
Info:  0.9  9.6    Net PIN_20 budget 18.417999 ns (27,32) -> (28,33)
Info:                Sink PIN_20$sb_io.D_OUT_0
Info: 2.5 ns logic, 7.2 ns routing

Info: Max frequency for clock 'pll_clk_out_$glb_clk': 32.98 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                      -> <async>                     : 2.20 ns
Info: Max delay <async>                      -> posedge pll_clk_out_$glb_clk: 19.78 ns
Info: Max delay posedge pll_clk_out_$glb_clk -> <async>                     : 9.64 ns

Info: Slack histogram:
Info:  legend: * represents 8 endpoint(s)
Info:          + represents [1,8) endpoint(s)
Info: [ 53011,  54440) |*****+
Info: [ 54440,  55869) | 
Info: [ 55869,  57298) |*****+
Info: [ 57298,  58727) | 
Info: [ 58727,  60156) | 
Info: [ 60156,  61585) | 
Info: [ 61585,  63014) | 
Info: [ 63014,  64443) |+
Info: [ 64443,  65872) |***********************+
Info: [ 65872,  67301) |**********************+
Info: [ 67301,  68730) |********************+
Info: [ 68730,  70159) |************+
Info: [ 70159,  71588) |*********************+
Info: [ 71588,  73017) |***************+
Info: [ 73017,  74446) |************************************************+
Info: [ 74446,  75875) |************************+
Info: [ 75875,  77304) |***************+
Info: [ 77304,  78733) |***********************+
Info: [ 78733,  80162) |***********************+
Info: [ 80162,  81591) |************************************************************ 
