// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vtestharness.h for the primary calling header

#include "Vtestharness__pch.h"
#include "Vtestharness__Syms.h"
#include "Vtestharness___024root.h"

extern const VlWide<16>/*511:0*/ Vtestharness__ConstPool__CONST_h93e1b771_0;
extern const VlWide<24>/*767:0*/ Vtestharness__ConstPool__CONST_hc2834e81_0;

VL_INLINE_OPT void Vtestharness___024root___act_sequent__TOP__12(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_sequent__TOP__12\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__is_first_w)
            ? (0xffffffffffffffffULL << (0x3fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_w_req 
                                                  >> 0xfU)))
            : 0xffffffffffffffffULL);
    if ((0U != (0x3fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_w_req 
                         >> 9U)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
            = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__is_last_w)
                ? (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                   & VL_SHIFTR_QQI(64,64,32, 0xffffffffffffffffULL, 
                                   ((IData)(0x40U) 
                                    - (0x3fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_w_req 
                                                >> 9U)))))
                : vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask);
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__w_num_beats_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__w_num_beats_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__w_cnt_valid_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__w_cnt_valid_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0U] 
        = Vtestharness__ConstPool__CONST_h93e1b771_0[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[1U] 
        = Vtestharness__ConstPool__CONST_h93e1b771_0[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[2U] 
        = Vtestharness__ConstPool__CONST_h93e1b771_0[2U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[3U] 
        = Vtestharness__ConstPool__CONST_h93e1b771_0[3U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[4U] 
        = Vtestharness__ConstPool__CONST_h93e1b771_0[4U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[5U] 
        = Vtestharness__ConstPool__CONST_h93e1b771_0[5U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[6U] 
        = Vtestharness__ConstPool__CONST_h93e1b771_0[6U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[7U] 
        = Vtestharness__ConstPool__CONST_h93e1b771_0[7U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[8U] 
        = Vtestharness__ConstPool__CONST_h93e1b771_0[8U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[9U] 
        = Vtestharness__ConstPool__CONST_h93e1b771_0[9U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xaU] 
        = Vtestharness__ConstPool__CONST_h93e1b771_0[0xaU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xbU] 
        = Vtestharness__ConstPool__CONST_h93e1b771_0[0xbU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xcU] 
        = Vtestharness__ConstPool__CONST_h93e1b771_0[0xcU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xdU] 
        = Vtestharness__ConstPool__CONST_h93e1b771_0[0xdU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xeU] 
        = Vtestharness__ConstPool__CONST_h93e1b771_0[0xeU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xfU] 
        = Vtestharness__ConstPool__CONST_h93e1b771_0[0xfU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_strb = 0ULL;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__ready_to_write 
        = ((((~ vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_empty) 
             & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask) 
            == vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask) 
           & (0xffffffffffffffffULL != vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_empty));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__first_possible 
        = ((((~ vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_empty) 
             & (0xffffffffffffffffULL << (0x3fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_w_req 
                                                   >> 0xfU)))) 
            == (0xffffffffffffffffULL << (0x3fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_w_req 
                                                   >> 0xfU)))) 
           & (0xffffffffffffffffULL != vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_empty));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__write_happening 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__ready_to_write) 
           & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.slv_resp_o[0x10U] 
              >> 0xdU));
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__write_happening) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__pop = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask;
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__pop = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop = 0ULL;
    }
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__ready_to_write) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_valid = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0U] 
            = ((0xffff0000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0U]) 
               | ((((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                   >> 1U))) ? (0xffU 
                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[0U] 
                                                  >> 8U))
                     : 0U) << 8U) | ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask))
                                      ? (0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[0U])
                                      : 0U)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__proc_write_control__DOT__unnamedblk1__DOT__i = 0x40U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_strb 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0U] 
            = ((0xffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0U]) 
               | (0xffff0000U & ((((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                  >> 3U)))
                                    ? (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[0U] 
                                       >> 0x18U) : 0U) 
                                  << 0x18U) | (((1U 
                                                 & (IData)(
                                                           (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                            >> 2U)))
                                                 ? 
                                                (0xffU 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[0U] 
                                                    >> 0x10U))
                                                 : 0U) 
                                               << 0x10U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[1U] 
            = ((0xffff0000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[1U]) 
               | ((((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                   >> 5U))) ? (0xffU 
                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[1U] 
                                                  >> 8U))
                     : 0U) << 8U) | ((1U & (IData)(
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                    >> 4U)))
                                      ? (0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[1U])
                                      : 0U)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[1U] 
            = ((0xffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[1U]) 
               | (0xffff0000U & ((((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                  >> 7U)))
                                    ? (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[1U] 
                                       >> 0x18U) : 0U) 
                                  << 0x18U) | (((1U 
                                                 & (IData)(
                                                           (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                            >> 6U)))
                                                 ? 
                                                (0xffU 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[1U] 
                                                    >> 0x10U))
                                                 : 0U) 
                                               << 0x10U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[2U] 
            = ((0xffff0000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[2U]) 
               | ((((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                   >> 9U))) ? (0xffU 
                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[2U] 
                                                  >> 8U))
                     : 0U) << 8U) | ((1U & (IData)(
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                    >> 8U)))
                                      ? (0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[2U])
                                      : 0U)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[2U] 
            = ((0xffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[2U]) 
               | (0xffff0000U & ((((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                  >> 0xbU)))
                                    ? (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[2U] 
                                       >> 0x18U) : 0U) 
                                  << 0x18U) | (((1U 
                                                 & (IData)(
                                                           (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                            >> 0xaU)))
                                                 ? 
                                                (0xffU 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[2U] 
                                                    >> 0x10U))
                                                 : 0U) 
                                               << 0x10U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[3U] 
            = ((0xffff0000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[3U]) 
               | ((((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                   >> 0xdU))) ? (0xffU 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[3U] 
                                                    >> 8U))
                     : 0U) << 8U) | ((1U & (IData)(
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                    >> 0xcU)))
                                      ? (0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[3U])
                                      : 0U)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[3U] 
            = ((0xffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[3U]) 
               | (0xffff0000U & ((((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                  >> 0xfU)))
                                    ? (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[3U] 
                                       >> 0x18U) : 0U) 
                                  << 0x18U) | (((1U 
                                                 & (IData)(
                                                           (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                            >> 0xeU)))
                                                 ? 
                                                (0xffU 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[3U] 
                                                    >> 0x10U))
                                                 : 0U) 
                                               << 0x10U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[4U] 
            = ((0xffff0000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[4U]) 
               | ((((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                   >> 0x11U))) ? (0xffU 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[4U] 
                                                     >> 8U))
                     : 0U) << 8U) | ((1U & (IData)(
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                    >> 0x10U)))
                                      ? (0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[4U])
                                      : 0U)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[4U] 
            = ((0xffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[4U]) 
               | (0xffff0000U & ((((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                  >> 0x13U)))
                                    ? (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[4U] 
                                       >> 0x18U) : 0U) 
                                  << 0x18U) | (((1U 
                                                 & (IData)(
                                                           (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                            >> 0x12U)))
                                                 ? 
                                                (0xffU 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[4U] 
                                                    >> 0x10U))
                                                 : 0U) 
                                               << 0x10U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[5U] 
            = ((0xffff0000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[5U]) 
               | ((((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                   >> 0x15U))) ? (0xffU 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[5U] 
                                                     >> 8U))
                     : 0U) << 8U) | ((1U & (IData)(
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                    >> 0x14U)))
                                      ? (0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[5U])
                                      : 0U)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[5U] 
            = ((0xffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[5U]) 
               | (0xffff0000U & ((((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                  >> 0x17U)))
                                    ? (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[5U] 
                                       >> 0x18U) : 0U) 
                                  << 0x18U) | (((1U 
                                                 & (IData)(
                                                           (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                            >> 0x16U)))
                                                 ? 
                                                (0xffU 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[5U] 
                                                    >> 0x10U))
                                                 : 0U) 
                                               << 0x10U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[6U] 
            = ((0xffff0000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[6U]) 
               | ((((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                   >> 0x19U))) ? (0xffU 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[6U] 
                                                     >> 8U))
                     : 0U) << 8U) | ((1U & (IData)(
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                    >> 0x18U)))
                                      ? (0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[6U])
                                      : 0U)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[6U] 
            = ((0xffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[6U]) 
               | (0xffff0000U & ((((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                  >> 0x1bU)))
                                    ? (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[6U] 
                                       >> 0x18U) : 0U) 
                                  << 0x18U) | (((1U 
                                                 & (IData)(
                                                           (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                            >> 0x1aU)))
                                                 ? 
                                                (0xffU 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[6U] 
                                                    >> 0x10U))
                                                 : 0U) 
                                               << 0x10U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[7U] 
            = ((0xffff0000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[7U]) 
               | ((((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                   >> 0x1dU))) ? (0xffU 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[7U] 
                                                     >> 8U))
                     : 0U) << 8U) | ((1U & (IData)(
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                    >> 0x1cU)))
                                      ? (0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[7U])
                                      : 0U)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[7U] 
            = ((0xffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[7U]) 
               | (0xffff0000U & ((((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                  >> 0x1fU)))
                                    ? (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[7U] 
                                       >> 0x18U) : 0U) 
                                  << 0x18U) | (((1U 
                                                 & (IData)(
                                                           (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                            >> 0x1eU)))
                                                 ? 
                                                (0xffU 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[7U] 
                                                    >> 0x10U))
                                                 : 0U) 
                                               << 0x10U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[8U] 
            = ((0xffff0000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[8U]) 
               | ((((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                   >> 0x21U))) ? (0xffU 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[8U] 
                                                     >> 8U))
                     : 0U) << 8U) | ((1U & (IData)(
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                    >> 0x20U)))
                                      ? (0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[8U])
                                      : 0U)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[8U] 
            = ((0xffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[8U]) 
               | (0xffff0000U & ((((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                  >> 0x23U)))
                                    ? (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[8U] 
                                       >> 0x18U) : 0U) 
                                  << 0x18U) | (((1U 
                                                 & (IData)(
                                                           (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                            >> 0x22U)))
                                                 ? 
                                                (0xffU 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[8U] 
                                                    >> 0x10U))
                                                 : 0U) 
                                               << 0x10U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[9U] 
            = ((0xffff0000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[9U]) 
               | ((((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                   >> 0x25U))) ? (0xffU 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[9U] 
                                                     >> 8U))
                     : 0U) << 8U) | ((1U & (IData)(
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                    >> 0x24U)))
                                      ? (0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[9U])
                                      : 0U)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[9U] 
            = ((0xffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[9U]) 
               | (0xffff0000U & ((((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                  >> 0x27U)))
                                    ? (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[9U] 
                                       >> 0x18U) : 0U) 
                                  << 0x18U) | (((1U 
                                                 & (IData)(
                                                           (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                            >> 0x26U)))
                                                 ? 
                                                (0xffU 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[9U] 
                                                    >> 0x10U))
                                                 : 0U) 
                                               << 0x10U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xaU] 
            = ((0xffff0000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xaU]) 
               | ((((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                   >> 0x29U))) ? (0xffU 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[0xaU] 
                                                     >> 8U))
                     : 0U) << 8U) | ((1U & (IData)(
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                    >> 0x28U)))
                                      ? (0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[0xaU])
                                      : 0U)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xaU] 
            = ((0xffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xaU]) 
               | (0xffff0000U & ((((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                  >> 0x2bU)))
                                    ? (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[0xaU] 
                                       >> 0x18U) : 0U) 
                                  << 0x18U) | (((1U 
                                                 & (IData)(
                                                           (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                            >> 0x2aU)))
                                                 ? 
                                                (0xffU 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[0xaU] 
                                                    >> 0x10U))
                                                 : 0U) 
                                               << 0x10U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xbU] 
            = ((0xffff0000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xbU]) 
               | ((((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                   >> 0x2dU))) ? (0xffU 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[0xbU] 
                                                     >> 8U))
                     : 0U) << 8U) | ((1U & (IData)(
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                    >> 0x2cU)))
                                      ? (0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[0xbU])
                                      : 0U)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xbU] 
            = ((0xffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xbU]) 
               | (0xffff0000U & ((((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                  >> 0x2fU)))
                                    ? (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[0xbU] 
                                       >> 0x18U) : 0U) 
                                  << 0x18U) | (((1U 
                                                 & (IData)(
                                                           (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                            >> 0x2eU)))
                                                 ? 
                                                (0xffU 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[0xbU] 
                                                    >> 0x10U))
                                                 : 0U) 
                                               << 0x10U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xcU] 
            = ((0xffff0000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xcU]) 
               | ((((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                   >> 0x31U))) ? (0xffU 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[0xcU] 
                                                     >> 8U))
                     : 0U) << 8U) | ((1U & (IData)(
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                    >> 0x30U)))
                                      ? (0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[0xcU])
                                      : 0U)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xcU] 
            = ((0xffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xcU]) 
               | (0xffff0000U & ((((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                  >> 0x33U)))
                                    ? (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[0xcU] 
                                       >> 0x18U) : 0U) 
                                  << 0x18U) | (((1U 
                                                 & (IData)(
                                                           (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                            >> 0x32U)))
                                                 ? 
                                                (0xffU 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[0xcU] 
                                                    >> 0x10U))
                                                 : 0U) 
                                               << 0x10U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xdU] 
            = ((0xffff0000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xdU]) 
               | ((((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                   >> 0x35U))) ? (0xffU 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[0xdU] 
                                                     >> 8U))
                     : 0U) << 8U) | ((1U & (IData)(
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                    >> 0x34U)))
                                      ? (0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[0xdU])
                                      : 0U)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xdU] 
            = ((0xffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xdU]) 
               | (0xffff0000U & ((((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                  >> 0x37U)))
                                    ? (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[0xdU] 
                                       >> 0x18U) : 0U) 
                                  << 0x18U) | (((1U 
                                                 & (IData)(
                                                           (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                            >> 0x36U)))
                                                 ? 
                                                (0xffU 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[0xdU] 
                                                    >> 0x10U))
                                                 : 0U) 
                                               << 0x10U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xeU] 
            = ((0xffff0000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xeU]) 
               | ((((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                   >> 0x39U))) ? (0xffU 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[0xeU] 
                                                     >> 8U))
                     : 0U) << 8U) | ((1U & (IData)(
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                    >> 0x38U)))
                                      ? (0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[0xeU])
                                      : 0U)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xeU] 
            = ((0xffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xeU]) 
               | (0xffff0000U & ((((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                  >> 0x3bU)))
                                    ? (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[0xeU] 
                                       >> 0x18U) : 0U) 
                                  << 0x18U) | (((1U 
                                                 & (IData)(
                                                           (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                            >> 0x3aU)))
                                                 ? 
                                                (0xffU 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[0xeU] 
                                                    >> 0x10U))
                                                 : 0U) 
                                               << 0x10U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xfU] 
            = ((0xffff0000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xfU]) 
               | ((((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                   >> 0x3dU))) ? (0xffU 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[0xfU] 
                                                     >> 8U))
                     : 0U) << 8U) | ((1U & (IData)(
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                    >> 0x3cU)))
                                      ? (0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[0xfU])
                                      : 0U)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xfU] 
            = ((0xffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xfU]) 
               | (0xffff0000U & ((((1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                  >> 0x3fU)))
                                    ? (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[0xfU] 
                                       >> 0x18U) : 0U) 
                                  << 0x18U) | (((1U 
                                                 & (IData)(
                                                           (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask 
                                                            >> 0x3eU)))
                                                 ? 
                                                (0xffU 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out[0xfU] 
                                                    >> 0x10U))
                                                 : 0U) 
                                               << 0x10U))));
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_valid = 0U;
    }
    if ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_w_req)) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__is_first_w = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__is_last_w = 1U;
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__is_first_w 
            = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__first_possible) 
               & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__w_cnt_valid_q)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__is_last_w 
            = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__w_cnt_valid_q) 
               & (1U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__w_num_beats_q)));
        if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__is_first_w) 
             & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__write_happening))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__w_num_beats_d 
                = (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_w_req 
                            >> 1U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__w_cnt_valid_d = 1U;
        }
        if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__is_last_w) 
             & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__write_happening))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__w_cnt_valid_d = 0U;
        }
        if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__w_cnt_valid_q) 
             & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__write_happening))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__w_num_beats_d 
                = (0xffU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__w_num_beats_q) 
                            - (IData)(1U)));
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_last 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__is_last_w) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__ready_to_write));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_emitter_pop 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__is_last_w) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__write_happening));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_w_emitter__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_w_emitter__DOT__read_pointer_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_emitter_pop) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_w_emitter__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_w_emitter__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_w_emitter__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_w_emitter__DOT__read_pointer_q))));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0U] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[1U] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[2U] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[2U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[3U] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[3U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[4U] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[4U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[5U] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[5U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[6U] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[6U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[7U] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[7U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[8U] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[8U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[9U] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[9U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0xaU] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[0xaU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0xbU] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[0xbU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0xcU] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[0xcU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0xdU] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[0xdU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0xeU] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[0xeU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0xfU] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[0xfU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x10U] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[0x10U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x11U] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[0x11U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x12U] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[0x12U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x13U] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[0x13U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x14U] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[0x14U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x15U] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[0x15U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x16U] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[0x16U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x17U] 
        = Vtestharness__ConstPool__CONST_hc2834e81_0[0x17U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0U] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0U]) 
           | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__r_ready));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[2U] 
        = ((0x3fffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[2U]) 
           | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_strb) 
               << 0x17U) | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_last) 
                            << 0x16U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[3U] 
        = (((0x3fffffU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_strb) 
                          >> 9U)) | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_last) 
                                     >> 0xaU)) | ((0x400000U 
                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_strb) 
                                                      >> 9U)) 
                                                  | ((IData)(
                                                             (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_strb 
                                                              >> 0x20U)) 
                                                     << 0x17U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[4U] 
        = ((0x3fffffU & ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_strb 
                                  >> 0x20U)) >> 9U)) 
           | ((0x400000U & ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_strb 
                                     >> 0x20U)) >> 9U)) 
              | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0U] 
                 << 0x17U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[5U] 
        = ((0x3fffffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0U] 
                         >> 9U)) | ((0x400000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0U] 
                                                  >> 9U)) 
                                    | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[1U] 
                                       << 0x17U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[6U] 
        = ((0x3fffffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[1U] 
                         >> 9U)) | ((0x400000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[1U] 
                                                  >> 9U)) 
                                    | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[2U] 
                                       << 0x17U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[7U] 
        = ((0x3fffffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[2U] 
                         >> 9U)) | ((0x400000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[2U] 
                                                  >> 9U)) 
                                    | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[3U] 
                                       << 0x17U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[8U] 
        = ((0x3fffffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[3U] 
                         >> 9U)) | ((0x400000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[3U] 
                                                  >> 9U)) 
                                    | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[4U] 
                                       << 0x17U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[9U] 
        = ((0x3fffffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[4U] 
                         >> 9U)) | ((0x400000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[4U] 
                                                  >> 9U)) 
                                    | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[5U] 
                                       << 0x17U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0xaU] 
        = ((0x3fffffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[5U] 
                         >> 9U)) | ((0x400000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[5U] 
                                                  >> 9U)) 
                                    | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[6U] 
                                       << 0x17U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0xbU] 
        = ((0x3fffffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[6U] 
                         >> 9U)) | ((0x400000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[6U] 
                                                  >> 9U)) 
                                    | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[7U] 
                                       << 0x17U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0xcU] 
        = ((0x3fffffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[7U] 
                         >> 9U)) | ((0x400000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[7U] 
                                                  >> 9U)) 
                                    | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[8U] 
                                       << 0x17U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0xdU] 
        = ((0x3fffffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[8U] 
                         >> 9U)) | ((0x400000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[8U] 
                                                  >> 9U)) 
                                    | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[9U] 
                                       << 0x17U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0xeU] 
        = ((0x3fffffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[9U] 
                         >> 9U)) | ((0x400000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[9U] 
                                                  >> 9U)) 
                                    | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xaU] 
                                       << 0x17U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0xfU] 
        = ((0x3fffffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xaU] 
                         >> 9U)) | ((0x400000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xaU] 
                                                  >> 9U)) 
                                    | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xbU] 
                                       << 0x17U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x10U] 
        = ((0x3fffffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xbU] 
                         >> 9U)) | ((0x400000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xbU] 
                                                  >> 9U)) 
                                    | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xcU] 
                                       << 0x17U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x11U] 
        = ((0x3fffffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xcU] 
                         >> 9U)) | ((0x400000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xcU] 
                                                  >> 9U)) 
                                    | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xdU] 
                                       << 0x17U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x12U] 
        = ((0x3fffffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xdU] 
                         >> 9U)) | ((0x400000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xdU] 
                                                  >> 9U)) 
                                    | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xeU] 
                                       << 0x17U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x13U] 
        = ((0x3fffffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xeU] 
                         >> 9U)) | ((0x400000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xeU] 
                                                  >> 9U)) 
                                    | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xfU] 
                                       << 0x17U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x14U] 
        = ((0xff800000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x14U]) 
           | ((0x3fffffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xfU] 
                            >> 9U)) | (0x400000U & 
                                       (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data[0xfU] 
                                        >> 9U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[2U] 
        = ((0xfff7ffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[2U]) 
           | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_valid) 
              << 0x13U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x15U] 
        = ((0xffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x15U]) 
           | ((IData)((((QData)((IData)((1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_aw_req[2U] 
                                               >> 2U)))) 
                        << 0x3dU) | (0x1fffffffffffffffULL 
                                     & (((QData)((IData)(
                                                         vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_aw_req[2U])) 
                                         << 0x3cU) 
                                        | (((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_aw_req[1U])) 
                                            << 0x1cU) 
                                           | ((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_aw_req[0U])) 
                                              >> 4U)))))) 
              << 0x10U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x16U] 
        = (((IData)((((QData)((IData)((1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_aw_req[2U] 
                                             >> 2U)))) 
                      << 0x3dU) | (0x1fffffffffffffffULL 
                                   & (((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_aw_req[2U])) 
                                       << 0x3cU) | 
                                      (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_aw_req[1U])) 
                                        << 0x1cU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_aw_req[0U])) 
                                        >> 4U)))))) 
            >> 0x10U) | ((IData)(((((QData)((IData)(
                                                    (1U 
                                                     & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_aw_req[2U] 
                                                        >> 2U)))) 
                                    << 0x3dU) | (0x1fffffffffffffffULL 
                                                 & (((QData)((IData)(
                                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_aw_req[2U])) 
                                                     << 0x3cU) 
                                                    | (((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_aw_req[1U])) 
                                                        << 0x1cU) 
                                                       | ((QData)((IData)(
                                                                          vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_aw_req[0U])) 
                                                          >> 4U))))) 
                                  >> 0x20U)) << 0x10U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x17U] 
        = (0x3fffU & ((IData)(((((QData)((IData)((1U 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_aw_req[2U] 
                                                     >> 2U)))) 
                                 << 0x3dU) | (0x1fffffffffffffffULL 
                                              & (((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_aw_req[2U])) 
                                                  << 0x3cU) 
                                                 | (((QData)((IData)(
                                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_aw_req[1U])) 
                                                     << 0x1cU) 
                                                    | ((QData)((IData)(
                                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_aw_req[0U])) 
                                                       >> 4U))))) 
                               >> 0x20U)) >> 0x10U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x15U] 
        = ((0xffff87ffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x15U]) 
           | (0x7800U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_aw_req[0U] 
                         << 0xbU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x14U] 
        = ((0xff7fffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x14U]) 
           | ((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__status_cnt_q)) 
              << 0x17U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__aw_emitter_pop 
        = (IData)(((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.slv_resp_o[0x10U] 
                    >> 0xfU) & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x14U] 
                                >> 0x17U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[1U] 
        = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[1U]) 
           | ((IData)((0x2000000000000ULL | (((QData)((IData)(
                                                              (1U 
                                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_ar_req[2U] 
                                                                  >> 2U)))) 
                                              << 0x30U) 
                                             | (0xffffffffffffULL 
                                                & (((QData)((IData)(
                                                                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_ar_req[2U])) 
                                                    << 0x2fU) 
                                                   | (((QData)((IData)(
                                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_ar_req[1U])) 
                                                       << 0xfU) 
                                                      | ((QData)((IData)(
                                                                         vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_ar_req[0U])) 
                                                         >> 0x11U))))))) 
              << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[2U] 
        = ((0xfff80000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[2U]) 
           | (((IData)((0x2000000000000ULL | (((QData)((IData)(
                                                               (1U 
                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_ar_req[2U] 
                                                                   >> 2U)))) 
                                               << 0x30U) 
                                              | (0xffffffffffffULL 
                                                 & (((QData)((IData)(
                                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_ar_req[2U])) 
                                                     << 0x2fU) 
                                                    | (((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_ar_req[1U])) 
                                                        << 0xfU) 
                                                       | ((QData)((IData)(
                                                                          vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_ar_req[0U])) 
                                                          >> 0x11U))))))) 
               >> 0x1fU) | ((IData)(((0x2000000000000ULL 
                                      | (((QData)((IData)(
                                                          (1U 
                                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_ar_req[2U] 
                                                              >> 2U)))) 
                                          << 0x30U) 
                                         | (0xffffffffffffULL 
                                            & (((QData)((IData)(
                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_ar_req[2U])) 
                                                << 0x2fU) 
                                               | (((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_ar_req[1U])) 
                                                   << 0xfU) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_ar_req[0U])) 
                                                     >> 0x11U)))))) 
                                     >> 0x20U)) << 1U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0U] 
        = ((0xfffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0U]) 
           | (0xfff00000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_ar_req[0U] 
                             << 0x10U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[1U] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[1U]) 
           | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_ar_req[0U] 
                    >> 0x10U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0U] 
        = ((0xfff87fffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0U]) 
           | (0x78000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_ar_req[0U] 
                          << 0xfU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0U] 
        = ((0xfffffffdU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0U]) 
           | ((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__status_cnt_q)) 
              << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__ar_emitter_pop 
        = (1U & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.slv_resp_o[0x10U] 
                  >> 0xeU) & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0U] 
                              >> 1U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__8__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__8__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__9__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__9__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__10__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__10__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__11__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__11__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__12__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__12__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__13__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__13__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__14__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__14__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__15__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__15__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__16__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__16__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__17__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__17__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__18__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__18__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__19__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__19__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__20__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__20__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__21__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__21__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__22__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__22__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__23__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__23__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__24__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__24__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__25__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__25__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__26__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__26__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__27__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__27__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__28__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__28__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__29__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__29__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__30__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__30__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__31__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__31__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__32__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__32__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__33__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__33__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__34__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__34__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__35__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__35__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__36__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__36__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__37__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__37__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__38__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__38__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__39__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__39__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__40__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__40__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__41__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__41__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__42__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__42__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__43__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__43__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__44__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__44__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__45__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__45__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__46__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__46__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__47__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__47__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__48__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__48__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__49__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__49__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__50__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__50__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__51__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__51__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__52__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__52__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__53__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__53__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__54__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__54__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__55__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__55__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__56__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__56__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__57__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__57__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__58__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__58__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__59__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__59__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__60__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__60__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__61__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__61__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__62__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__62__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__63__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__63__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push) 
         & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop)) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 1U)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 1U)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 1U)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                       >> 1U))) & (3U 
                                                   != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 2U)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 2U)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 2U)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                       >> 2U))) & (3U 
                                                   != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 3U)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 3U)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 3U)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                       >> 3U))) & (3U 
                                                   != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 4U)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 4U)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 4U)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                       >> 4U))) & (3U 
                                                   != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 5U)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 5U)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 5U)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                       >> 5U))) & (3U 
                                                   != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 6U)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 6U)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 6U)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                       >> 6U))) & (3U 
                                                   != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 7U)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 7U)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 7U)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                       >> 7U))) & (3U 
                                                   != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__8__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__8__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 8U)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__8__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__8__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__8__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 8U)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__8__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__8__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__8__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__8__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__8__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__8__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 8U)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                       >> 8U))) & (3U 
                                                   != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__8__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__8__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__8__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__8__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__9__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__9__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 9U)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__9__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__9__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__9__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 9U)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__9__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__9__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__9__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__9__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__9__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__9__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 9U)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                       >> 9U))) & (3U 
                                                   != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__9__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__9__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__9__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__9__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__10__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__10__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0xaU)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__10__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__10__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__10__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0xaU)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__10__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__10__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__10__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__10__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__10__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__10__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0xaU)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                         >> 0xaU))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__10__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__10__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__10__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__10__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__11__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__11__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0xbU)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__11__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__11__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__11__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0xbU)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__11__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__11__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__11__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__11__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__11__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__11__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0xbU)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                         >> 0xbU))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__11__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__11__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__11__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__11__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__12__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__12__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0xcU)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__12__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__12__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__12__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0xcU)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__12__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__12__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__12__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__12__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__12__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__12__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0xcU)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                         >> 0xcU))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__12__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__12__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__12__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__12__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__13__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__13__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0xdU)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__13__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__13__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__13__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0xdU)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__13__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__13__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__13__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__13__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__13__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__13__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0xdU)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                         >> 0xdU))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__13__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__13__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__13__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__13__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__14__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__14__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0xeU)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__14__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__14__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__14__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0xeU)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__14__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__14__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__14__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__14__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__14__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__14__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0xeU)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                         >> 0xeU))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__14__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__14__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__14__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__14__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__15__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__15__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0xfU)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__15__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__15__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__15__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0xfU)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__15__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__15__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__15__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__15__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__15__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__15__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0xfU)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                         >> 0xfU))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__15__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__15__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__15__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__15__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__16__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__16__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x10U)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__16__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__16__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__16__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x10U)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__16__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__16__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__16__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__16__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__16__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__16__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x10U)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x10U))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__16__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__16__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__16__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__16__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__17__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__17__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x11U)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__17__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__17__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__17__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x11U)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__17__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__17__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__17__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__17__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__17__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__17__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x11U)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x11U))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__17__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__17__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__17__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__17__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__18__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__18__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x12U)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__18__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__18__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__18__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x12U)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__18__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__18__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__18__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__18__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__18__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__18__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x12U)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x12U))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__18__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__18__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__18__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__18__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__19__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__19__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x13U)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__19__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__19__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__19__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x13U)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__19__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__19__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__19__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__19__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__19__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__19__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x13U)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x13U))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__19__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__19__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__19__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__19__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__20__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__20__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x14U)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__20__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__20__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__20__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x14U)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__20__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__20__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__20__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__20__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__20__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__20__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x14U)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x14U))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__20__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__20__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__20__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__20__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__21__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__21__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x15U)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__21__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__21__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__21__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x15U)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__21__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__21__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__21__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__21__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__21__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__21__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x15U)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x15U))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__21__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__21__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__21__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__21__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__22__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__22__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x16U)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__22__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__22__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__22__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x16U)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__22__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__22__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__22__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__22__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__22__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__22__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x16U)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x16U))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__22__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__22__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__22__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__22__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__23__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__23__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x17U)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__23__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__23__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__23__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x17U)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__23__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__23__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__23__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__23__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__23__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__23__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x17U)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x17U))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__23__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__23__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__23__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__23__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__24__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__24__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x18U)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__24__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__24__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__24__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x18U)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__24__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__24__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__24__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__24__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__24__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__24__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x18U)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x18U))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__24__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__24__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__24__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__24__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__25__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__25__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x19U)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__25__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__25__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__25__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x19U)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__25__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__25__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__25__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__25__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__25__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__25__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x19U)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x19U))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__25__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__25__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__25__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__25__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__26__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__26__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x1aU)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__26__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__26__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__26__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x1aU)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__26__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__26__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__26__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__26__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__26__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__26__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x1aU)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x1aU))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__26__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__26__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__26__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__26__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__27__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__27__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x1bU)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__27__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__27__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__27__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x1bU)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__27__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__27__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__27__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__27__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__27__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__27__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x1bU)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x1bU))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__27__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__27__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__27__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__27__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__28__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__28__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x1cU)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__28__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__28__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__28__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x1cU)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__28__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__28__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__28__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__28__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__28__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__28__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x1cU)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x1cU))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__28__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__28__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__28__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__28__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__29__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__29__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x1dU)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__29__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__29__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__29__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x1dU)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__29__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__29__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__29__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__29__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__29__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__29__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x1dU)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x1dU))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__29__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__29__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__29__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__29__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__30__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__30__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x1eU)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__30__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__30__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__30__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x1eU)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__30__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__30__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__30__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__30__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__30__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__30__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x1eU)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x1eU))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__30__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__30__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__30__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__30__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__31__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__31__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x1fU)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__31__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__31__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__31__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x1fU)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__31__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__31__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__31__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__31__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__31__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__31__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x1fU)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x1fU))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__31__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__31__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__31__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__31__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__32__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__32__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x20U)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__32__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__32__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__32__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x20U)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__32__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__32__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__32__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__32__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__32__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__32__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x20U)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x20U))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__32__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__32__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__32__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__32__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__33__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__33__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x21U)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__33__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__33__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__33__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x21U)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__33__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__33__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__33__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__33__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__33__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__33__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x21U)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x21U))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__33__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__33__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__33__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__33__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__34__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__34__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x22U)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__34__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__34__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__34__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x22U)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__34__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__34__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__34__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__34__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__34__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__34__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x22U)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x22U))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__34__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__34__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__34__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__34__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__35__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__35__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x23U)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__35__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__35__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__35__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x23U)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__35__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__35__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__35__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__35__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__35__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__35__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x23U)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x23U))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__35__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__35__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__35__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__35__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__36__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__36__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x24U)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__36__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__36__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__36__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x24U)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__36__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__36__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__36__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__36__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__36__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__36__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x24U)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x24U))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__36__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__36__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__36__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__36__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__37__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__37__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x25U)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__37__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__37__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__37__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x25U)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__37__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__37__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__37__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__37__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__37__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__37__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x25U)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x25U))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__37__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__37__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__37__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__37__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__38__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__38__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x26U)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__38__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__38__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__38__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x26U)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__38__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__38__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__38__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__38__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__38__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__38__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x26U)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x26U))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__38__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__38__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__38__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__38__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__39__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__39__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x27U)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__39__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__39__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__39__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x27U)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__39__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__39__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__39__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__39__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__39__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__39__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x27U)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x27U))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__39__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__39__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__39__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__39__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__40__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__40__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x28U)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__40__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__40__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__40__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x28U)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__40__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__40__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__40__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__40__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__40__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__40__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x28U)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x28U))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__40__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__40__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__40__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__40__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__41__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__41__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x29U)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__41__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__41__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__41__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x29U)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__41__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__41__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__41__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__41__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__41__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__41__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x29U)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x29U))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__41__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__41__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__41__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__41__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__42__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__42__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x2aU)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__42__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__42__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__42__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x2aU)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__42__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__42__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__42__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__42__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__42__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__42__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x2aU)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x2aU))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__42__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__42__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__42__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__42__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__43__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__43__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x2bU)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__43__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__43__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__43__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x2bU)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__43__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__43__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__43__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__43__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__43__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__43__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x2bU)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x2bU))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__43__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__43__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__43__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__43__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__44__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__44__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x2cU)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__44__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__44__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__44__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x2cU)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__44__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__44__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__44__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__44__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__44__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__44__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x2cU)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x2cU))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__44__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__44__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__44__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__44__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__45__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__45__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x2dU)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__45__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__45__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__45__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x2dU)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__45__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__45__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__45__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__45__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__45__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__45__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x2dU)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x2dU))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__45__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__45__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__45__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__45__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__46__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__46__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x2eU)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__46__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__46__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__46__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x2eU)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__46__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__46__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__46__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__46__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__46__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__46__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x2eU)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x2eU))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__46__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__46__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__46__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__46__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__47__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__47__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x2fU)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__47__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__47__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__47__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x2fU)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__47__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__47__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__47__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__47__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__47__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__47__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x2fU)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x2fU))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__47__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__47__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__47__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__47__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__48__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__48__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x30U)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__48__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__48__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__48__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x30U)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__48__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__48__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__48__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__48__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__48__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__48__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x30U)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x30U))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__48__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__48__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__48__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__48__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__49__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__49__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x31U)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__49__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__49__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__49__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x31U)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__49__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__49__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__49__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__49__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__49__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__49__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x31U)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x31U))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__49__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__49__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__49__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__49__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__50__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__50__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x32U)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__50__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__50__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__50__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x32U)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__50__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__50__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__50__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__50__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__50__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__50__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x32U)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x32U))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__50__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__50__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__50__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__50__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__51__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__51__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x33U)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__51__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__51__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__51__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x33U)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__51__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__51__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__51__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__51__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__51__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__51__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x33U)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x33U))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__51__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__51__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__51__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__51__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__52__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__52__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x34U)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__52__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__52__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__52__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x34U)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__52__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__52__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__52__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__52__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__52__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__52__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x34U)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x34U))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__52__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__52__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__52__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__52__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__53__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__53__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x35U)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__53__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__53__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__53__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x35U)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__53__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__53__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__53__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__53__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__53__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__53__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x35U)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x35U))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__53__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__53__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__53__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__53__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__54__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__54__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x36U)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__54__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__54__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__54__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x36U)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__54__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__54__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__54__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__54__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__54__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__54__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x36U)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x36U))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__54__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__54__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__54__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__54__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__55__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__55__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x37U)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__55__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__55__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__55__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x37U)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__55__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__55__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__55__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__55__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__55__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__55__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x37U)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x37U))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__55__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__55__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__55__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__55__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__56__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__56__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x38U)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__56__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__56__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__56__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x38U)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__56__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__56__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__56__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__56__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__56__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__56__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x38U)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x38U))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__56__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__56__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__56__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__56__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__57__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__57__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x39U)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__57__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__57__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__57__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x39U)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__57__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__57__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__57__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__57__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__57__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__57__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x39U)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x39U))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__57__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__57__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__57__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__57__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__58__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__58__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x3aU)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__58__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__58__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__58__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x3aU)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__58__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__58__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__58__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__58__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__58__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__58__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x3aU)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x3aU))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__58__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__58__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__58__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__58__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__59__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__59__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x3bU)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__59__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__59__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__59__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x3bU)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__59__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__59__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__59__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__59__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__59__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__59__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x3bU)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x3bU))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__59__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__59__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__59__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__59__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__60__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__60__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x3cU)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__60__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__60__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__60__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x3cU)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__60__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__60__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__60__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__60__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__60__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__60__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x3cU)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x3cU))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__60__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__60__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__60__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__60__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__61__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__61__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x3dU)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__61__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__61__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__61__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x3dU)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__61__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__61__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__61__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__61__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__61__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__61__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x3dU)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x3dU))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__61__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__61__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__61__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__61__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__62__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__62__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x3eU)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__62__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__62__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__62__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x3eU)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__62__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__62__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__62__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__62__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__62__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__62__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x3eU)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x3eU))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__62__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__62__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__62__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__62__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__63__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__63__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                  >> 0x3fU)) & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__63__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__63__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__63__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)));
    }
    if (((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                  >> 0x3fU)) & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__63__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__63__KET____DOT__i_fifo_buffer__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__63__KET____DOT__i_fifo_buffer__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__63__KET____DOT__i_fifo_buffer__DOT__read_pointer_q))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__63__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__63__KET____DOT__i_fifo_buffer__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push 
                    >> 0x3fU)) & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop 
                                          >> 0x3fU))) 
          & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__63__KET____DOT__i_fifo_buffer__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__63__KET____DOT__i_fifo_buffer__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__63__KET____DOT__i_fifo_buffer__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__63__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__read_pointer_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__aw_emitter_pop) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__read_pointer_q))));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__read_pointer_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__ar_emitter_pop) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__read_pointer_n 
            = ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__read_pointer_n))
                ? 0U : (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__read_pointer_q))));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_aw_decode__DOT__i_addr_decode_dync__DOT__matched_rules = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_aw_valid = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_aw_error = 0U;
    if (((0x10030000ULL <= (0xffffffffffffULL & (((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x17U])) 
                                                  << 0x23U) 
                                                 | (((QData)((IData)(
                                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x16U])) 
                                                     << 3U) 
                                                    | ((QData)((IData)(
                                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x15U])) 
                                                       >> 0x1dU))))) 
         & (0x10040000ULL > (0xffffffffffffULL & (((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x17U])) 
                                                   << 0x23U) 
                                                  | (((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x16U])) 
                                                      << 3U) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x15U])) 
                                                        >> 0x1dU))))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_aw_decode__DOT__i_addr_decode_dync__DOT__matched_rules 
            = (1U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_aw_decode__DOT__i_addr_decode_dync__DOT__matched_rules));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_aw_valid = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_aw_error = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_aw = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_aw = 2U;
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_aw = 1U;
    }
    if (((0x10000000ULL <= (0xffffffffffffULL & (((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x17U])) 
                                                  << 0x23U) 
                                                 | (((QData)((IData)(
                                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x16U])) 
                                                     << 3U) 
                                                    | ((QData)((IData)(
                                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x15U])) 
                                                       >> 0x1dU))))) 
         & (0x10020000ULL > (0xffffffffffffULL & (((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x17U])) 
                                                   << 0x23U) 
                                                  | (((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x16U])) 
                                                      << 3U) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x15U])) 
                                                        >> 0x1dU))))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_aw_decode__DOT__i_addr_decode_dync__DOT__matched_rules 
            = (2U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_aw_decode__DOT__i_addr_decode_dync__DOT__matched_rules));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_aw_valid = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_aw_error = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_aw = 0U;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_ar_decode__DOT__i_addr_decode_dync__DOT__matched_rules = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_ar_valid = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_ar_error = 0U;
    if (((0x10030000ULL <= (0xffffffffffffULL & (((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[2U])) 
                                                  << 0x1fU) 
                                                 | ((QData)((IData)(
                                                                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[1U])) 
                                                    >> 1U)))) 
         & (0x10040000ULL > (0xffffffffffffULL & (((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[2U])) 
                                                   << 0x1fU) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[1U])) 
                                                     >> 1U)))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_ar_decode__DOT__i_addr_decode_dync__DOT__matched_rules 
            = (1U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_ar_decode__DOT__i_addr_decode_dync__DOT__matched_rules));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_ar_valid = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_ar_error = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_ar = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_ar = 2U;
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_ar = 1U;
    }
    if (((0x10000000ULL <= (0xffffffffffffULL & (((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[2U])) 
                                                  << 0x1fU) 
                                                 | ((QData)((IData)(
                                                                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[1U])) 
                                                    >> 1U)))) 
         & (0x10020000ULL > (0xffffffffffffULL & (((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[2U])) 
                                                   << 0x1fU) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[1U])) 
                                                     >> 1U)))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_ar_decode__DOT__i_addr_decode_dync__DOT__matched_rules 
            = (2U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_ar_decode__DOT__i_addr_decode_dync__DOT__matched_rules));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_ar_valid = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_ar_error = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_ar = 0U;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[2U] 
                 >> 0x17U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[2U] 
                             >> 0x18U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[2U] 
                             >> 0x19U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[2U] 
                             >> 0x1aU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[2U] 
                             >> 0x1bU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[2U] 
                             >> 0x1cU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[2U] 
                             >> 0x1dU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[2U] 
                             >> 0x1eU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[2U] 
                       >> 0x1fU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[3U])));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[3U] 
                             >> 1U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[3U] 
                             >> 2U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[3U] 
                             >> 3U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[3U] 
                             >> 4U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[3U] 
                             >> 5U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[3U] 
                             >> 6U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[3U] 
                             >> 7U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[3U] 
                             >> 8U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[3U] 
                             >> 9U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[3U] 
                             >> 0xaU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[3U] 
                             >> 0xbU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[3U] 
                             >> 0xcU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[3U] 
                             >> 0xdU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[3U] 
                             >> 0xeU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[3U] 
                             >> 0xfU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[3U] 
                             >> 0x10U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[3U] 
                             >> 0x11U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[3U] 
                             >> 0x12U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[3U] 
                             >> 0x13U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[3U] 
                             >> 0x14U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[3U] 
                             >> 0x15U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[3U] 
                             >> 0x16U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[3U] 
                             >> 0x17U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[3U] 
                             >> 0x18U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[3U] 
                             >> 0x19U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[3U] 
                             >> 0x1aU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[3U] 
                             >> 0x1bU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[3U] 
                             >> 0x1cU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[3U] 
                             >> 0x1dU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[3U] 
                             >> 0x1eU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[3U] 
                       >> 0x1fU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[4U])));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[4U] 
                             >> 1U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[4U] 
                             >> 2U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[4U] 
                             >> 3U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[4U] 
                             >> 4U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[4U] 
                             >> 5U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[4U] 
                             >> 6U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[4U] 
                             >> 7U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[4U] 
                             >> 8U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[4U] 
                             >> 9U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[4U] 
                             >> 0xaU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[4U] 
                             >> 0xbU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[4U] 
                             >> 0xcU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[4U] 
                             >> 0xdU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[4U] 
                             >> 0xeU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[4U] 
                             >> 0xfU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[4U] 
                             >> 0x10U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[4U] 
                             >> 0x11U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[4U] 
                             >> 0x12U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[4U] 
                             >> 0x13U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[4U] 
                             >> 0x14U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[4U] 
                             >> 0x15U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written 
        = (0x7fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written) 
                    + (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[4U] 
                             >> 0x16U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events = 0ULL;
    if ((0x800000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x14U])) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events 
            = (0x1000000000000ULL | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events);
    }
    if ((0x8000U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.slv_resp_o[0x10U])) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events 
            = (0x800000000000ULL | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events);
    }
    if ((IData)(((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.slv_resp_o[0x10U] 
                  >> 0xfU) & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x14U] 
                              >> 0x17U)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events 
            = (0x400000000000ULL | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events 
            = ((0x7fffffe01fffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events) 
               | ((QData)((IData)((0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x15U] 
                                            >> 0x15U)))) 
                  << 0x15U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events 
            = ((0x7fffffffffe3ffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events) 
               | ((QData)((IData)((7U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x15U] 
                                         >> 0x12U)))) 
                  << 0xaU));
    }
    if ((1U & ((~ (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.slv_resp_o[0x10U] 
                   >> 0xfU)) & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x14U] 
                                >> 0x17U)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events 
            = (0x40000000000000ULL | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events);
    }
    if ((2U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0U])) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events 
            = (0x100000000000ULL | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events);
    }
    if ((0x4000U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.slv_resp_o[0x10U])) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events 
            = (0x80000000000ULL | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events);
    }
    if ((1U & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.slv_resp_o[0x10U] 
                >> 0xeU) & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0U] 
                            >> 1U)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events 
            = (0x40000000000ULL | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events 
            = ((0x7fffffffe01fffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events) 
               | ((QData)((IData)((0xffU & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[1U] 
                                             << 7U) 
                                            | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0U] 
                                               >> 0x19U))))) 
                  << 0xdU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events 
            = ((0x7ffffffffffc7fULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events) 
               | ((QData)((IData)((7U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0U] 
                                         >> 0x16U)))) 
                  << 7U));
    }
    if ((1U & ((~ (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.slv_resp_o[0x10U] 
                   >> 0xeU)) & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0U] 
                                >> 1U)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events 
            = (0x20000000000000ULL | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events);
    }
    if ((0x40U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.slv_resp_o[0x10U])) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events 
            = (0x10000000000ULL | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events);
    }
    if ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0U])) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events 
            = (0x8000000000ULL | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events);
    }
    if ((1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0U] 
               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.slv_resp_o[0x10U] 
                  >> 6U)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events 
            = (0x4000000000ULL | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events 
            = (0x2000000000ULL | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events);
    }
    if ((1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0U] 
               & (~ (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.slv_resp_o[0x10U] 
                     >> 6U))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events 
            = (0x10000000000000ULL | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events);
    }
    if ((0x80000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[2U])) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events 
            = (0x1000000000ULL | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events);
    }
    if ((0x2000U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.slv_resp_o[0x10U])) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events 
            = (0x800000000ULL | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events);
    }
    if ((1U & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.slv_resp_o[0x10U] 
                >> 0xdU) & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[2U] 
                            >> 0x13U)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events 
            = (0x400000000ULL | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events 
            = ((0x7fffffffffff80ULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events) 
               | (IData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written)));
    }
    if ((1U & ((~ (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.slv_resp_o[0x10U] 
                   >> 0xdU)) & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[2U] 
                                >> 0x13U)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events 
            = (0x8000000000000ULL | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events);
    }
    if ((0x1000U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.slv_resp_o[0x10U])) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events 
            = (0x100000000ULL | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events);
    }
    if ((0x40000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[2U])) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events 
            = (0x80000000ULL | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events);
    }
    if ((1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[2U] 
                >> 0x12U) & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.slv_resp_o[0x10U] 
                             >> 0xcU)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events 
            = (0x40000000ULL | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events);
    }
    if ((1U & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.slv_resp_o[0x10U] 
                >> 0xdU) & (~ (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[2U] 
                               >> 0x13U))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events 
            = (0x8000000000000ULL | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events);
    }
    if ((1U & ((~ vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0U]) 
               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.slv_resp_o[0x10U] 
                  >> 6U)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events 
            = (0x10000000000000ULL | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events);
    }
    IData/*31:0*/ __Vilp1;
    __Vilp1 = 0U;
    while ((__Vilp1 <= 0x37U)) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[__Vilp1] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[__Vilp1];
        __Vilp1 = ((IData)(1U) + __Vilp1);
    }
    if ((0x800000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x14U])) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0x2aU] 
            = (IData)((1ULL + (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x2bU])) 
                                << 0x20U) | (QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x2aU])))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0x2bU] 
            = (IData)(((1ULL + (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x2bU])) 
                                 << 0x20U) | (QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x2aU])))) 
                       >> 0x20U));
    }
    if ((0x8000U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.slv_resp_o[0x10U])) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0x28U] 
            = (IData)((1ULL + (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x29U])) 
                                << 0x20U) | (QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x28U])))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0x29U] 
            = (IData)(((1ULL + (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x29U])) 
                                 << 0x20U) | (QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x28U])))) 
                       >> 0x20U));
    }
    if ((IData)(((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.slv_resp_o[0x10U] 
                  >> 0xfU) & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x14U] 
                              >> 0x17U)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0x26U] 
            = (IData)((1ULL + (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x27U])) 
                                << 0x20U) | (QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x26U])))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0x27U] 
            = (IData)(((1ULL + (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x27U])) 
                                 << 0x20U) | (QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x26U])))) 
                       >> 0x20U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0x24U] 
            = (IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x25U])) 
                         << 0x20U) | (QData)((IData)(
                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x24U]))) 
                       + ((1ULL + (QData)((IData)((0xffU 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x15U] 
                                                      >> 0x15U))))) 
                          << (7U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x15U] 
                                    >> 0x12U)))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0x25U] 
            = (IData)((((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x25U])) 
                          << 0x20U) | (QData)((IData)(
                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x24U]))) 
                        + ((1ULL + (QData)((IData)(
                                                   (0xffU 
                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x15U] 
                                                       >> 0x15U))))) 
                           << (7U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x15U] 
                                     >> 0x12U)))) >> 0x20U));
    }
    if ((1U & ((~ (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.slv_resp_o[0x10U] 
                   >> 0xfU)) & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0x14U] 
                                >> 0x17U)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0x36U] 
            = (IData)((1ULL + (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x37U])) 
                                << 0x20U) | (QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x36U])))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0x37U] 
            = (IData)(((1ULL + (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x37U])) 
                                 << 0x20U) | (QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x36U])))) 
                       >> 0x20U));
    }
    if ((2U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0U])) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0x22U] 
            = (IData)((1ULL + (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x23U])) 
                                << 0x20U) | (QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x22U])))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0x23U] 
            = (IData)(((1ULL + (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x23U])) 
                                 << 0x20U) | (QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x22U])))) 
                       >> 0x20U));
    }
    if ((0x4000U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.slv_resp_o[0x10U])) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0x20U] 
            = (IData)((1ULL + (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x21U])) 
                                << 0x20U) | (QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x20U])))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0x21U] 
            = (IData)(((1ULL + (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x21U])) 
                                 << 0x20U) | (QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x20U])))) 
                       >> 0x20U));
    }
    if ((1U & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.slv_resp_o[0x10U] 
                >> 0xeU) & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0U] 
                            >> 1U)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0x1eU] 
            = (IData)((1ULL + (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x1fU])) 
                                << 0x20U) | (QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x1eU])))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0x1fU] 
            = (IData)(((1ULL + (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x1fU])) 
                                 << 0x20U) | (QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x1eU])))) 
                       >> 0x20U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0x1cU] 
            = (IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x1dU])) 
                         << 0x20U) | (QData)((IData)(
                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x1cU]))) 
                       + ((1ULL + (QData)((IData)((0xffU 
                                                   & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[1U] 
                                                       << 7U) 
                                                      | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0U] 
                                                         >> 0x19U)))))) 
                          << (7U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0U] 
                                    >> 0x16U)))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0x1dU] 
            = (IData)((((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x1dU])) 
                          << 0x20U) | (QData)((IData)(
                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x1cU]))) 
                        + ((1ULL + (QData)((IData)(
                                                   (0xffU 
                                                    & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[1U] 
                                                        << 7U) 
                                                       | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0U] 
                                                          >> 0x19U)))))) 
                           << (7U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0U] 
                                     >> 0x16U)))) >> 0x20U));
    }
    if ((1U & ((~ (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.slv_resp_o[0x10U] 
                   >> 0xeU)) & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0U] 
                                >> 1U)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0x34U] 
            = (IData)((1ULL + (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x35U])) 
                                << 0x20U) | (QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x34U])))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0x35U] 
            = (IData)(((1ULL + (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x35U])) 
                                 << 0x20U) | (QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x34U])))) 
                       >> 0x20U));
    }
    if ((0x40U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.slv_resp_o[0x10U])) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0x1aU] 
            = (IData)((1ULL + (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x1bU])) 
                                << 0x20U) | (QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x1aU])))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0x1bU] 
            = (IData)(((1ULL + (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x1bU])) 
                                 << 0x20U) | (QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x1aU])))) 
                       >> 0x20U));
    }
    if ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0U])) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0x18U] 
            = (IData)((1ULL + (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x19U])) 
                                << 0x20U) | (QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x18U])))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0x19U] 
            = (IData)(((1ULL + (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x19U])) 
                                 << 0x20U) | (QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x18U])))) 
                       >> 0x20U));
    }
    if ((1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0U] 
               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.slv_resp_o[0x10U] 
                  >> 6U)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0x16U] 
            = (IData)((1ULL + (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x17U])) 
                                << 0x20U) | (QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x16U])))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0x17U] 
            = (IData)(((1ULL + (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x17U])) 
                                 << 0x20U) | (QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x16U])))) 
                       >> 0x20U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0x14U] 
            = (IData)((0x40ULL + (((QData)((IData)(
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x15U])) 
                                   << 0x20U) | (QData)((IData)(
                                                               vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x14U])))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0x15U] 
            = (IData)(((0x40ULL + (((QData)((IData)(
                                                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x15U])) 
                                    << 0x20U) | (QData)((IData)(
                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x14U])))) 
                       >> 0x20U));
    }
    if ((1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0U] 
               & (~ (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.slv_resp_o[0x10U] 
                     >> 6U))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0x32U] 
            = (IData)((1ULL + (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x33U])) 
                                << 0x20U) | (QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x32U])))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0x33U] 
            = (IData)(((1ULL + (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x33U])) 
                                 << 0x20U) | (QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x32U])))) 
                       >> 0x20U));
    }
    if ((0x80000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[2U])) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0x12U] 
            = (IData)((1ULL + (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x13U])) 
                                << 0x20U) | (QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x12U])))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0x13U] 
            = (IData)(((1ULL + (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x13U])) 
                                 << 0x20U) | (QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x12U])))) 
                       >> 0x20U));
    }
    if ((0x2000U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.slv_resp_o[0x10U])) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0x10U] 
            = (IData)((1ULL + (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x11U])) 
                                << 0x20U) | (QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x10U])))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0x11U] 
            = (IData)(((1ULL + (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x11U])) 
                                 << 0x20U) | (QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x10U])))) 
                       >> 0x20U));
    }
    if ((1U & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.slv_resp_o[0x10U] 
                >> 0xdU) & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[2U] 
                            >> 0x13U)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0xeU] 
            = (IData)((1ULL + (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0xfU])) 
                                << 0x20U) | (QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0xeU])))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0xfU] 
            = (IData)(((1ULL + (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0xfU])) 
                                 << 0x20U) | (QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0xeU])))) 
                       >> 0x20U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0xcU] 
            = (IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0xdU])) 
                         << 0x20U) | (QData)((IData)(
                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0xcU]))) 
                       + (QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0xdU] 
            = (IData)((((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0xdU])) 
                          << 0x20U) | (QData)((IData)(
                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0xcU]))) 
                        + (QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written))) 
                       >> 0x20U));
    }
    if ((1U & ((~ (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.slv_resp_o[0x10U] 
                   >> 0xdU)) & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[2U] 
                                >> 0x13U)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0x30U] 
            = (IData)((1ULL + (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x31U])) 
                                << 0x20U) | (QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x30U])))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0x31U] 
            = (IData)(((1ULL + (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x31U])) 
                                 << 0x20U) | (QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x30U])))) 
                       >> 0x20U));
    }
    if ((0x1000U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.slv_resp_o[0x10U])) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0xaU] 
            = (IData)((1ULL + (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0xbU])) 
                                << 0x20U) | (QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0xaU])))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0xbU] 
            = (IData)(((1ULL + (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0xbU])) 
                                 << 0x20U) | (QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0xaU])))) 
                       >> 0x20U));
    }
    if ((0x40000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[2U])) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[8U] 
            = (IData)((1ULL + (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[9U])) 
                                << 0x20U) | (QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[8U])))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[9U] 
            = (IData)(((1ULL + (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[9U])) 
                                 << 0x20U) | (QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[8U])))) 
                       >> 0x20U));
    }
    if ((1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[2U] 
                >> 0x12U) & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.slv_resp_o[0x10U] 
                             >> 0xcU)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[6U] 
            = (IData)((1ULL + (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[7U])) 
                                << 0x20U) | (QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[6U])))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[7U] 
            = (IData)(((1ULL + (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[7U])) 
                                 << 0x20U) | (QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[6U])))) 
                       >> 0x20U));
    }
    if ((1U & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.slv_resp_o[0x10U] 
                >> 0xdU) & (~ (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[2U] 
                               >> 0x13U))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0x2eU] 
            = (IData)((1ULL + (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x2fU])) 
                                << 0x20U) | (QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x2eU])))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0x2fU] 
            = (IData)(((1ULL + (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x2fU])) 
                                 << 0x20U) | (QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x2eU])))) 
                       >> 0x20U));
    }
    if ((1U & ((~ vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req[0U]) 
               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.slv_resp_o[0x10U] 
                  >> 6U)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0x2cU] 
            = (IData)((1ULL + (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x2dU])) 
                                << 0x20U) | (QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x2cU])))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0x2dU] 
            = (IData)(((1ULL + (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x2dU])) 
                                 << 0x20U) | (QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0x2cU])))) 
                       >> 0x20U));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[2U] 
        = (IData)((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__completed_id)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[3U] 
        = (IData)(((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__completed_id)) 
                   >> 0x20U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[4U] 
        = (IData)((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__next_id)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[5U] 
        = (IData)(((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__next_id)) 
                   >> 0x20U));
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__axi_dma_busy_o) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events 
            = (0x20000000ULL | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[0U] 
            = (IData)((1ULL + (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[1U])) 
                                << 0x20U) | (QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0U])))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d[1U] 
            = (IData)(((1ULL + (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[1U])) 
                                 << 0x20U) | (QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q[0U])))) 
                       >> 0x20U));
    }
}

extern const VlWide<17>/*543:0*/ Vtestharness__ConstPool__CONST_h00a540f1_0;

VL_INLINE_OPT void Vtestharness___024root___act_sequent__TOP__15(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_sequent__TOP__15\n"); );
    // Body
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__r_cnt_dec = 0U;
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__r_state_q)))) {
        if ((0x100U & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_resp[0x10U])) {
            if (vlSymsp->TOP__testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters.cnt_gnt_o) {
                vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__r_cnt_dec = 1U;
            }
        }
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__r_last_d 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__r_last_q;
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0U] 
        = (Vtestharness__ConstPool__CONST_h00a540f1_0[0U] 
           & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_resp[0U]);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[1U] 
        = (Vtestharness__ConstPool__CONST_h00a540f1_0[1U] 
           & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_resp[1U]);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U] 
        = (Vtestharness__ConstPool__CONST_h00a540f1_0[2U] 
           & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_resp[2U]);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[3U] 
        = (Vtestharness__ConstPool__CONST_h00a540f1_0[3U] 
           & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_resp[3U]);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[4U] 
        = (Vtestharness__ConstPool__CONST_h00a540f1_0[4U] 
           & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_resp[4U]);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[5U] 
        = (Vtestharness__ConstPool__CONST_h00a540f1_0[5U] 
           & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_resp[5U]);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[6U] 
        = (Vtestharness__ConstPool__CONST_h00a540f1_0[6U] 
           & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_resp[6U]);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[7U] 
        = (Vtestharness__ConstPool__CONST_h00a540f1_0[7U] 
           & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_resp[7U]);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[8U] 
        = (Vtestharness__ConstPool__CONST_h00a540f1_0[8U] 
           & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_resp[8U]);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[9U] 
        = (Vtestharness__ConstPool__CONST_h00a540f1_0[9U] 
           & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_resp[9U]);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0xaU] 
        = (Vtestharness__ConstPool__CONST_h00a540f1_0[0xaU] 
           & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_resp[0xaU]);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0xbU] 
        = (Vtestharness__ConstPool__CONST_h00a540f1_0[0xbU] 
           & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_resp[0xbU]);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0xcU] 
        = (Vtestharness__ConstPool__CONST_h00a540f1_0[0xcU] 
           & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_resp[0xcU]);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0xdU] 
        = (Vtestharness__ConstPool__CONST_h00a540f1_0[0xdU] 
           & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_resp[0xdU]);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0xeU] 
        = (Vtestharness__ConstPool__CONST_h00a540f1_0[0xeU] 
           & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_resp[0xeU]);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0xfU] 
        = (Vtestharness__ConstPool__CONST_h00a540f1_0[0xfU] 
           & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_resp[0xfU]);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0x10U] 
        = ((0xfff00U & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0x10U]) 
           | (0xfffffU & (Vtestharness__ConstPool__CONST_h00a540f1_0[0x10U] 
                          & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_resp[0x10U])));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0U] 
        = (0xfffffffbU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0U]);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0x10U] 
        = (0xffeffU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0x10U]);
    if (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__r_state_q) {
        if (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__r_state_q) {
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0U] 
                = ((0xfffffffbU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0U]) 
                   | ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__r_last_q) 
                      << 2U));
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0x10U] 
                = ((0xffeffU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0x10U]) 
                   | (0x100U & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_resp[0x10U]));
        }
    } else if ((0x100U & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_resp[0x10U])) {
        if (vlSymsp->TOP__testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters.cnt_gnt_o) {
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__r_last_d 
                = (0U == (0xffU & (IData)(vlSymsp->TOP__testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters.__PVT__read_len)));
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0U] 
                = ((0xfffffffbU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0U]) 
                   | ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__r_last_d) 
                      << 2U));
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0x10U] 
                = (0x100U | vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0x10U]);
        }
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__w_cnt_dec = 0U;
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__b_state_q)))) {
        if ((0x10000U & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_resp[0x10U])) {
            if (vlSymsp->TOP__testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters.cnt_gnt_o) {
                vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__w_cnt_dec = 1U;
            }
        }
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0x10U] 
        = (0xe01ffU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0x10U]);
    if (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__b_state_q) {
        if (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__b_state_q) {
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0x10U] 
                = ((0xf01ffU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0x10U]) 
                   | (0xfe00U & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_resp[0x10U]));
            if (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__b_err_q) {
                vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0x10U] 
                    = (0x1000U | (0xfe7ffU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0x10U]));
            }
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0x10U] 
                = (0x10000U | vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0x10U]);
        }
    } else if ((0x10000U & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_resp[0x10U])) {
        if (vlSymsp->TOP__testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters.cnt_gnt_o) {
            if ((0U == (0xffU & (IData)(vlSymsp->TOP__testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters.__PVT__read_len)))) {
                vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0x10U] 
                    = ((0xf01ffU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0x10U]) 
                       | (0xfe00U & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_resp[0x10U]));
                if (vlSymsp->TOP__testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters.cnt_err_o) {
                    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0x10U] 
                        = (0x1000U | (0xfe7ffU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0x10U]));
                }
                vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0x10U] 
                    = (0x10000U | vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0x10U]);
            }
        }
    }
}

VL_INLINE_OPT void Vtestharness___024root___act_sequent__TOP__17(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_sequent__TOP__17\n"); );
    // Body
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__r_cnt_dec = 0U;
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__r_state_q)))) {
        if ((0x200U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_resp[2U])) {
            if (vlSymsp->TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters.cnt_gnt_o) {
                vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__r_cnt_dec = 1U;
            }
        }
    }
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__r_last_d 
        = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__r_last_q;
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0U] 
        = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_resp[0U];
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[1U] 
        = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_resp[1U];
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U] 
        = ((0x3ffe00U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U]) 
           | (0x1ffU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_resp[2U]));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0U] 
        = (0xfffffffbU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0U]);
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U] 
        = (0x3ffdffU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U]);
    if (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__r_state_q) {
        if (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__r_state_q) {
            vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0U] 
                = ((0xfffffffbU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0U]) 
                   | ((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__r_last_q) 
                      << 2U));
            vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U] 
                = ((0x3ffdffU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U]) 
                   | (0x200U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_resp[2U]));
        }
    } else if ((0x200U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_resp[2U])) {
        if (vlSymsp->TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters.cnt_gnt_o) {
            vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__r_last_d 
                = (0U == (0xffU & (IData)(vlSymsp->TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters.__PVT__read_len)));
            vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0U] 
                = ((0xfffffffbU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0U]) 
                   | ((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__r_last_d) 
                      << 2U));
            vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U] 
                = (0x200U | vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U]);
        }
    }
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__w_cnt_dec = 0U;
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__b_state_q)))) {
        if ((0x40000U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_resp[2U])) {
            if (vlSymsp->TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters.cnt_gnt_o) {
                vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__w_cnt_dec = 1U;
            }
        }
    }
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U] 
        = (0x3803ffU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U]);
    if (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__b_state_q) {
        if (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__b_state_q) {
            vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U] 
                = ((0x3c03ffU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U]) 
                   | (0x3fc00U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_resp[2U]));
            if (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__b_err_q) {
                vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U] 
                    = (0x2000U | (0x3fcfffU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U]));
            }
            vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U] 
                = (0x40000U | vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U]);
        }
    } else if ((0x40000U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_resp[2U])) {
        if (vlSymsp->TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters.cnt_gnt_o) {
            if ((0U == (0xffU & (IData)(vlSymsp->TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters.__PVT__read_len)))) {
                vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U] 
                    = ((0x3c03ffU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U]) 
                       | (0x3fc00U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_resp[2U]));
                if (vlSymsp->TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters.cnt_err_o) {
                    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U] 
                        = (0x2000U | (0x3fcfffU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U]));
                }
                vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U] 
                    = (0x40000U | vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U]);
            }
        }
    }
}

extern const VlUnpacked<CData/*0:0*/, 256> Vtestharness__ConstPool__TABLE_h524e65de_0;
extern const VlUnpacked<CData/*0:0*/, 256> Vtestharness__ConstPool__TABLE_h59fa7ce8_0;
extern const VlWide<21>/*671:0*/ Vtestharness__ConstPool__CONST_h3bb60b43_0;
extern const VlWide<21>/*671:0*/ Vtestharness__ConstPool__CONST_h1b90c464_0;

VL_INLINE_OPT void Vtestharness___024root___act_sequent__TOP__18(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_sequent__TOP__18\n"); );
    // Init
    QData/*47:0*/ __Vfunc_testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__align_addr__5__Vfuncout;
    __Vfunc_testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__align_addr__5__Vfuncout = 0;
    QData/*47:0*/ __Vfunc_testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__align_addr__5__addr;
    __Vfunc_testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__align_addr__5__addr = 0;
    CData/*7:0*/ __Vtableidx1;
    __Vtableidx1 = 0;
    VlWide<4>/*127:0*/ __Vtemp_2;
    VlWide<3>/*95:0*/ __Vtemp_5;
    VlWide<4>/*127:0*/ __Vtemp_7;
    VlWide<3>/*95:0*/ __Vtemp_8;
    VlWide<3>/*95:0*/ __Vtemp_10;
    VlWide<9>/*287:0*/ __Vtemp_12;
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_zeromem__axi_resp_o[0x10U] 
        = (0xbffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_zeromem__axi_resp_o[0x10U]);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta_d[0U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta_q[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta_d[1U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta_q[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta_d[2U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta_q[2U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta_d[3U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta_q[3U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta_d[4U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta_q[4U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta[0U] = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta[1U] = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta[2U] = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta[3U] = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta[4U] = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_valid = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__r_cnt_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__r_cnt_q;
    if ((0U < (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__r_cnt_q))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta_d[0U] 
            = ((0xffefffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta_d[0U]) 
               | ((1U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__r_cnt_q)) 
                  << 0x14U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_valid = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta[0U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta_d[0U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta[1U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta_d[1U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta[2U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta_d[2U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta[3U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta_d[3U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta[4U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta_d[4U];
        VL_ASSIGNSEL_WQ(143,48,0x5fU, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta, 
                        (0xffffffffffffULL & ((((QData)((IData)(
                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta_q[4U])) 
                                                << 0x21U) 
                                               | (((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta_q[3U])) 
                                                   << 1U) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta_q[2U])) 
                                                     >> 0x1fU))) 
                                              + VL_EXTEND_QI(48,16, 
                                                             ([&]() {
                                vlSelf->__Vfunc_num_bytes__1__size 
                                    = (7U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta_q[0U] 
                                             >> 0xdU));
                                vlSelf->__Vfunc_num_bytes__1__Vfuncout 
                                    = (0xffffU & ((IData)(1U) 
                                                  << (IData)(vlSelf->__Vfunc_num_bytes__1__size)));
                            }(), (IData)(vlSelf->__Vfunc_num_bytes__1__Vfuncout))))));
        if ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_ax_mux__inp_ready_o))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__r_cnt_d 
                = (0xffU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__r_cnt_d) 
                            - (IData)(1U)));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta_d[2U] 
                = ((0x7fffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta_d[2U]) 
                   | ((IData)((0xffffffffffffULL & 
                               (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta[4U])) 
                                 << 0x21U) | (((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta[3U])) 
                                               << 1U) 
                                              | ((QData)((IData)(
                                                                 vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta[2U])) 
                                                 >> 0x1fU))))) 
                      << 0x1fU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta_d[3U] 
                = (((IData)((0xffffffffffffULL & (((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta[4U])) 
                                                   << 0x21U) 
                                                  | (((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta[3U])) 
                                                      << 1U) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta[2U])) 
                                                        >> 0x1fU))))) 
                    >> 1U) | ((IData)(((0xffffffffffffULL 
                                        & (((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta[4U])) 
                                            << 0x21U) 
                                           | (((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta[3U])) 
                                               << 1U) 
                                              | ((QData)((IData)(
                                                                 vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta[2U])) 
                                                 >> 0x1fU)))) 
                                       >> 0x20U)) << 0x1fU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta_d[4U] 
                = (0x7fffU & ((IData)(((0xffffffffffffULL 
                                        & (((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta[4U])) 
                                            << 0x21U) 
                                           | (((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta[3U])) 
                                               << 1U) 
                                              | ((QData)((IData)(
                                                                 vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta[2U])) 
                                                 >> 0x1fU)))) 
                                       >> 0x20U)) >> 1U));
        }
    } else if ((2U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0U])) {
        __Vtemp_5[0U] = ((0xe00000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[2U] 
                                       << 4U)) | ((
                                                   (0U 
                                                    == 
                                                    (0xffU 
                                                     & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[1U] 
                                                         << 7U) 
                                                        | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0U] 
                                                           >> 0x19U)))) 
                                                   << 0x14U) 
                                                  | ((0xf0000U 
                                                      & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0U] 
                                                         << 8U)) 
                                                     | ((0xe000U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0U] 
                                                            >> 9U)) 
                                                        | ((0x800U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0U] 
                                                               << 9U)) 
                                                           | ((0x780U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0U] 
                                                                  >> 8U)) 
                                                              | ((0x70U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0U] 
                                                                     >> 8U)) 
                                                                 | (0xfU 
                                                                    & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0U] 
                                                                       >> 4U)))))))));
        __Vtemp_5[1U] = 0U;
        __Vtemp_5[2U] = (0x1000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0U] 
                                       << 5U));
        VL_CONCAT_WQW(143,48,95, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta_d, 
                      (0xffffffffffffULL & VL_SEL_QWII(128, 
                                                       ([&]() {
                            vlSelf->__Vfunc_aligned_addr__2__size 
                                = (7U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0U] 
                                         >> 0x16U));
                            vlSelf->__Vfunc_aligned_addr__2__addr[0U] 
                                = (IData)((0xffffffffffffULL 
                                           & (((QData)((IData)(
                                                               vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[2U])) 
                                               << 0x1fU) 
                                              | ((QData)((IData)(
                                                                 vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[1U])) 
                                                 >> 1U))));
                            vlSelf->__Vfunc_aligned_addr__2__addr[1U] 
                                = (IData)(((0xffffffffffffULL 
                                            & (((QData)((IData)(
                                                                vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[2U])) 
                                                << 0x1fU) 
                                               | ((QData)((IData)(
                                                                  vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[1U])) 
                                                  >> 1U))) 
                                           >> 0x20U));
                            vlSelf->__Vfunc_aligned_addr__2__addr[2U] = 0U;
                            vlSelf->__Vfunc_aligned_addr__2__addr[3U] = 0U;
                            VL_SHIFTR_WWI(128,128,3, __Vtemp_2, vlSelf->__Vfunc_aligned_addr__2__addr, (IData)(vlSelf->__Vfunc_aligned_addr__2__size));
                            VL_SHIFTL_WWI(128,128,3, vlSelf->__Vfunc_aligned_addr__2__Vfuncout, __Vtemp_2, (IData)(vlSelf->__Vfunc_aligned_addr__2__size));
                        }(), vlSelf->__Vfunc_aligned_addr__2__Vfuncout), 0U, 0x30U)), __Vtemp_5);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta[0U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta_d[0U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta[1U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta_d[1U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta[2U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta_d[2U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta[3U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta_d[3U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta[4U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta_d[4U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_valid = 1U;
        if ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_ax_mux__inp_ready_o))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__r_cnt_d 
                = (0xffU & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[1U] 
                             << 7U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0U] 
                                       >> 0x19U)));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_zeromem__axi_resp_o[0x10U] 
                = (0x40000U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_zeromem__axi_resp_o[0x10U]);
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta[2U] 
            = ((0x7fffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta[2U]) 
               | ((IData)((0xffffffffffffULL & (((QData)((IData)(
                                                                 vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[2U])) 
                                                 << 0x1fU) 
                                                | ((QData)((IData)(
                                                                   vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[1U])) 
                                                   >> 1U)))) 
                  << 0x1fU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta[3U] 
            = (((IData)((0xffffffffffffULL & (((QData)((IData)(
                                                               vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[2U])) 
                                               << 0x1fU) 
                                              | ((QData)((IData)(
                                                                 vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[1U])) 
                                                 >> 1U)))) 
                >> 1U) | ((IData)(((0xffffffffffffULL 
                                    & (((QData)((IData)(
                                                        vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[2U])) 
                                        << 0x1fU) | 
                                       ((QData)((IData)(
                                                        vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[1U])) 
                                        >> 1U))) >> 0x20U)) 
                          << 0x1fU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta[4U] 
            = (0x7fffU & ((IData)(((0xffffffffffffULL 
                                    & (((QData)((IData)(
                                                        vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[2U])) 
                                        << 0x1fU) | 
                                       ((QData)((IData)(
                                                        vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[1U])) 
                                        >> 1U))) >> 0x20U)) 
                          >> 1U));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_zeromem__axi_resp_o[0x10U] 
        = (0x7ffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_zeromem__axi_resp_o[0x10U]);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_zeromem__axi_resp_o[0x10U] 
        = (0xdffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_zeromem__axi_resp_o[0x10U]);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta_d[0U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta_q[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta_d[1U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta_q[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta_d[2U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta_q[2U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta_d[3U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta_q[3U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta_d[4U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta_q[4U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[0U] = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[1U] = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[2U] = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[3U] = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[4U] = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_valid = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__w_cnt_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__w_cnt_q;
    if ((0U < (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__w_cnt_q))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta_d[0U] 
            = ((0xffefffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta_d[0U]) 
               | ((1U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__w_cnt_q)) 
                  << 0x14U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[0U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta_d[0U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[1U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta_d[1U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[2U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta_d[2U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[3U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta_d[3U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[4U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta_d[4U];
        VL_ASSIGNSEL_WQ(143,48,0x5fU, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta, 
                        (0xffffffffffffULL & ((((QData)((IData)(
                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta_q[4U])) 
                                                << 0x21U) 
                                               | (((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta_q[3U])) 
                                                   << 1U) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta_q[2U])) 
                                                     >> 0x1fU))) 
                                              + VL_EXTEND_QI(48,16, 
                                                             ([&]() {
                                vlSelf->__Vfunc_num_bytes__3__size 
                                    = (7U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta_q[0U] 
                                             >> 0xdU));
                                vlSelf->__Vfunc_num_bytes__3__Vfuncout 
                                    = (0xffffU & ((IData)(1U) 
                                                  << (IData)(vlSelf->__Vfunc_num_bytes__3__size)));
                            }(), (IData)(vlSelf->__Vfunc_num_bytes__3__Vfuncout))))));
        if ((0x200000U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[2U])) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[0U] 
                = ((0xffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[0U]) 
                   | ((IData)((((QData)((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[4U])) 
                                << 0x27U) | (((QData)((IData)(
                                                              vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[3U])) 
                                              << 7U) 
                                             | ((QData)((IData)(
                                                                vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[2U])) 
                                                >> 0x19U)))) 
                      << 0x18U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[1U] 
                = (((IData)((((QData)((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[4U])) 
                              << 0x27U) | (((QData)((IData)(
                                                            vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[3U])) 
                                            << 7U) 
                                           | ((QData)((IData)(
                                                              vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[2U])) 
                                              >> 0x19U)))) 
                    >> 8U) | ((IData)(((((QData)((IData)(
                                                         vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[4U])) 
                                         << 0x27U) 
                                        | (((QData)((IData)(
                                                            vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[3U])) 
                                            << 7U) 
                                           | ((QData)((IData)(
                                                              vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[2U])) 
                                              >> 0x19U))) 
                                       >> 0x20U)) << 0x18U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[2U] 
                = ((0xff000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[2U]) 
                   | ((IData)(((((QData)((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[4U])) 
                                 << 0x27U) | (((QData)((IData)(
                                                               vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[3U])) 
                                               << 7U) 
                                              | ((QData)((IData)(
                                                                 vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[2U])) 
                                                 >> 0x19U))) 
                               >> 0x20U)) >> 8U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_valid = 1U;
            if ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_ax_mux__inp_ready_o))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__w_cnt_d 
                    = (0xffU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__w_cnt_d) 
                                - (IData)(1U)));
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_zeromem__axi_resp_o[0x10U] 
                    = (0x20000U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_zeromem__axi_resp_o[0x10U]);
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta_d[2U] 
                    = ((0x7fffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta_d[2U]) 
                       | ((IData)((0xffffffffffffULL 
                                   & (((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[4U])) 
                                       << 0x21U) | 
                                      (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[3U])) 
                                        << 1U) | ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[2U])) 
                                                  >> 0x1fU))))) 
                          << 0x1fU));
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta_d[3U] 
                    = (((IData)((0xffffffffffffULL 
                                 & (((QData)((IData)(
                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[4U])) 
                                     << 0x21U) | (((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[3U])) 
                                                   << 1U) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[2U])) 
                                                     >> 0x1fU))))) 
                        >> 1U) | ((IData)(((0xffffffffffffULL 
                                            & (((QData)((IData)(
                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[4U])) 
                                                << 0x21U) 
                                               | (((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[3U])) 
                                                   << 1U) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[2U])) 
                                                     >> 0x1fU)))) 
                                           >> 0x20U)) 
                                  << 0x1fU));
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta_d[4U] 
                    = (0x7fffU & ((IData)(((0xffffffffffffULL 
                                            & (((QData)((IData)(
                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[4U])) 
                                                << 0x21U) 
                                               | (((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[3U])) 
                                                   << 1U) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[2U])) 
                                                     >> 0x1fU)))) 
                                           >> 0x20U)) 
                                  >> 1U));
            }
        }
    } else if ((1U & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0x14U] 
                       >> 0x19U) & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[2U] 
                                    >> 0x15U)))) {
        __Vtemp_8[0U] = (0x1000U | (((IData)((((QData)((IData)(
                                                               vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[4U])) 
                                               << 0x27U) 
                                              | (((QData)((IData)(
                                                                  vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[3U])) 
                                                  << 7U) 
                                                 | ((QData)((IData)(
                                                                    vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[2U])) 
                                                    >> 0x19U)))) 
                                     << 0x18U) | ((0xe00000U 
                                                   & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0x17U] 
                                                      << 6U)) 
                                                  | (((0U 
                                                       == 
                                                       (0xffU 
                                                        & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0x15U] 
                                                           >> 0x17U))) 
                                                      << 0x14U) 
                                                     | ((0xf0000U 
                                                         & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0x15U] 
                                                            << 0xaU)) 
                                                        | ((0xe000U 
                                                            & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0x15U] 
                                                               >> 7U)) 
                                                           | ((0x800U 
                                                               & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0x14U] 
                                                                  >> 0xfU)) 
                                                              | ((0x780U 
                                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0x15U] 
                                                                     >> 6U)) 
                                                                 | ((0x70U 
                                                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0x15U] 
                                                                        >> 6U)) 
                                                                    | (0xfU 
                                                                       & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0x15U] 
                                                                          >> 2U)))))))))));
        __Vtemp_10[0U] = __Vtemp_8[0U];
        __Vtemp_10[1U] = (((IData)((((QData)((IData)(
                                                     vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[4U])) 
                                     << 0x27U) | (((QData)((IData)(
                                                                   vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[3U])) 
                                                   << 7U) 
                                                  | ((QData)((IData)(
                                                                     vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[2U])) 
                                                     >> 0x19U)))) 
                           >> 8U) | ((IData)(((((QData)((IData)(
                                                                vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[4U])) 
                                                << 0x27U) 
                                               | (((QData)((IData)(
                                                                   vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[3U])) 
                                                   << 7U) 
                                                  | ((QData)((IData)(
                                                                     vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[2U])) 
                                                     >> 0x19U))) 
                                              >> 0x20U)) 
                                     << 0x18U));
        __Vtemp_10[2U] = ((0x7e000000U & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0x15U] 
                                           << 0x1dU) 
                                          | (0x1e000000U 
                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0x14U] 
                                                >> 3U)))) 
                          | ((0x1000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0x15U] 
                                            << 7U)) 
                             | ((IData)(((((QData)((IData)(
                                                           vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[4U])) 
                                           << 0x27U) 
                                          | (((QData)((IData)(
                                                              vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[3U])) 
                                              << 7U) 
                                             | ((QData)((IData)(
                                                                vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[2U])) 
                                                >> 0x19U))) 
                                         >> 0x20U)) 
                                >> 8U)));
        VL_CONCAT_WQW(143,48,95, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta_d, 
                      (0xffffffffffffULL & VL_SEL_QWII(128, 
                                                       ([&]() {
                            vlSelf->__Vfunc_aligned_addr__4__size 
                                = (7U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0x15U] 
                                         >> 0x14U));
                            vlSelf->__Vfunc_aligned_addr__4__addr[0U] 
                                = (IData)((0xffffffffffffULL 
                                           & (((QData)((IData)(
                                                               vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0x17U])) 
                                               << 0x21U) 
                                              | (((QData)((IData)(
                                                                  vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0x16U])) 
                                                  << 1U) 
                                                 | ((QData)((IData)(
                                                                    vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0x15U])) 
                                                    >> 0x1fU)))));
                            vlSelf->__Vfunc_aligned_addr__4__addr[1U] 
                                = (IData)(((0xffffffffffffULL 
                                            & (((QData)((IData)(
                                                                vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0x17U])) 
                                                << 0x21U) 
                                               | (((QData)((IData)(
                                                                   vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0x16U])) 
                                                   << 1U) 
                                                  | ((QData)((IData)(
                                                                     vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0x15U])) 
                                                     >> 0x1fU)))) 
                                           >> 0x20U));
                            vlSelf->__Vfunc_aligned_addr__4__addr[2U] = 0U;
                            vlSelf->__Vfunc_aligned_addr__4__addr[3U] = 0U;
                            VL_SHIFTR_WWI(128,128,3, __Vtemp_7, vlSelf->__Vfunc_aligned_addr__4__addr, (IData)(vlSelf->__Vfunc_aligned_addr__4__size));
                            VL_SHIFTL_WWI(128,128,3, vlSelf->__Vfunc_aligned_addr__4__Vfuncout, __Vtemp_7, (IData)(vlSelf->__Vfunc_aligned_addr__4__size));
                        }(), vlSelf->__Vfunc_aligned_addr__4__Vfuncout), 0U, 0x30U)), __Vtemp_10);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[0U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta_d[0U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[1U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta_d[1U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[2U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta_d[2U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[3U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta_d[3U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[4U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta_d[4U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_valid = 1U;
        if ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_ax_mux__inp_ready_o))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__w_cnt_d 
                = (0xffU & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0x15U] 
                            >> 0x17U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_zeromem__axi_resp_o[0x10U] 
                = (0x80000U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_zeromem__axi_resp_o[0x10U]);
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_zeromem__axi_resp_o[0x10U] 
                = (0x20000U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_zeromem__axi_resp_o[0x10U]);
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[2U] 
            = ((0x7fffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[2U]) 
               | ((IData)((0xffffffffffffULL & (((QData)((IData)(
                                                                 vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0x17U])) 
                                                 << 0x21U) 
                                                | (((QData)((IData)(
                                                                    vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0x16U])) 
                                                    << 1U) 
                                                   | ((QData)((IData)(
                                                                      vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0x15U])) 
                                                      >> 0x1fU))))) 
                  << 0x1fU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[3U] 
            = (((IData)((0xffffffffffffULL & (((QData)((IData)(
                                                               vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0x17U])) 
                                               << 0x21U) 
                                              | (((QData)((IData)(
                                                                  vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0x16U])) 
                                                  << 1U) 
                                                 | ((QData)((IData)(
                                                                    vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0x15U])) 
                                                    >> 0x1fU))))) 
                >> 1U) | ((IData)(((0xffffffffffffULL 
                                    & (((QData)((IData)(
                                                        vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0x17U])) 
                                        << 0x21U) | 
                                       (((QData)((IData)(
                                                         vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0x16U])) 
                                         << 1U) | ((QData)((IData)(
                                                                   vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0x15U])) 
                                                   >> 0x1fU)))) 
                                   >> 0x20U)) << 0x1fU));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[4U] 
            = (0x7fffU & ((IData)(((0xffffffffffffULL 
                                    & (((QData)((IData)(
                                                        vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0x17U])) 
                                        << 0x21U) | 
                                       (((QData)((IData)(
                                                         vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0x16U])) 
                                         << 1U) | ((QData)((IData)(
                                                                   vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0x15U])) 
                                                   >> 0x1fU)))) 
                                   >> 0x20U)) >> 1U));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_sel_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_sel_q;
    __Vtemp_12[0U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta[0U];
    __Vtemp_12[1U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta[1U];
    __Vtemp_12[2U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta[2U];
    __Vtemp_12[3U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta[3U];
    __Vtemp_12[4U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[0U] 
                       << 0xfU) | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta[4U]);
    __Vtemp_12[5U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[0U] 
                       >> 0x11U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[1U] 
                                    << 0xfU));
    __Vtemp_12[6U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[1U] 
                       >> 0x11U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[2U] 
                                    << 0xfU));
    __Vtemp_12[7U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[2U] 
                       >> 0x11U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[3U] 
                                    << 0xfU));
    __Vtemp_12[8U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[3U] 
                       >> 0x11U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[4U] 
                                    << 0xfU));
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__sel_lock_q) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_sel_d 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_sel_q;
    } else if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_valid) 
                ^ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_valid))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_sel_d 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_valid;
    } else if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_valid) 
                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_valid))) {
        if (((0xfU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[0U] 
                      >> 0x10U)) > (0xfU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta[0U] 
                                            >> 0x10U)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_sel_d = 1U;
        } else if (((0xfU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta[0U] 
                             >> 0x10U)) > (0xfU & (
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[0U] 
                                                   >> 0x10U)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_sel_d = 0U;
        } else if (((0xfU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[0U] 
                             >> 0x10U)) == (0xfU & 
                                            (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta[0U] 
                                             >> 0x10U)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_sel_d 
                = ((1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta[0U] 
                           >> 0x14U) & (~ (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta[0U] 
                                           >> 0x14U)))) 
                   || ((0U < (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__w_cnt_q)) 
                       || ((0U >= (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__r_cnt_q)) 
                           && (1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_sel_q))))));
        }
    }
    if ((0x11dU >= (0x1ffU & ((IData)(0x8fU) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_sel_d))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta[0U] 
            = (((0U == (0x1fU & ((IData)(0x8fU) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_sel_d))))
                 ? 0U : (__Vtemp_12[((IData)(1U) + 
                                     (0xfU & (((IData)(0x8fU) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_sel_d)) 
                                              >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x8fU) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_sel_d)))))) 
               | (__Vtemp_12[(0xfU & (((IData)(0x8fU) 
                                       * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_sel_d)) 
                                      >> 5U))] >> (0x1fU 
                                                   & ((IData)(0x8fU) 
                                                      * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_sel_d)))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta[1U] 
            = (((0U == (0x1fU & ((IData)(0x8fU) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_sel_d))))
                 ? 0U : (__Vtemp_12[((IData)(2U) + 
                                     (0xfU & (((IData)(0x8fU) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_sel_d)) 
                                              >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x8fU) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_sel_d)))))) 
               | (__Vtemp_12[((IData)(1U) + (0xfU & 
                                             (((IData)(0x8fU) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_sel_d)) 
                                              >> 5U)))] 
                  >> (0x1fU & ((IData)(0x8fU) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_sel_d)))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta[2U] 
            = (((0U == (0x1fU & ((IData)(0x8fU) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_sel_d))))
                 ? 0U : (__Vtemp_12[((IData)(3U) + 
                                     (0xfU & (((IData)(0x8fU) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_sel_d)) 
                                              >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x8fU) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_sel_d)))))) 
               | (__Vtemp_12[((IData)(2U) + (0xfU & 
                                             (((IData)(0x8fU) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_sel_d)) 
                                              >> 5U)))] 
                  >> (0x1fU & ((IData)(0x8fU) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_sel_d)))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta[3U] 
            = (((0U == (0x1fU & ((IData)(0x8fU) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_sel_d))))
                 ? 0U : (__Vtemp_12[((IData)(4U) + 
                                     (0xfU & (((IData)(0x8fU) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_sel_d)) 
                                              >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x8fU) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_sel_d)))))) 
               | (__Vtemp_12[((IData)(3U) + (0xfU & 
                                             (((IData)(0x8fU) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_sel_d)) 
                                              >> 5U)))] 
                  >> (0x1fU & ((IData)(0x8fU) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_sel_d)))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta[4U] 
            = (0x7fffU & (((0U == (0x1fU & ((IData)(0x8fU) 
                                            * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_sel_d))))
                            ? 0U : (__Vtemp_12[((IData)(5U) 
                                                + (0xfU 
                                                   & (((IData)(0x8fU) 
                                                       * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_sel_d)) 
                                                      >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0x8fU) 
                                            * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_sel_d)))))) 
                          | (__Vtemp_12[((IData)(4U) 
                                         + (0xfU & 
                                            (((IData)(0x8fU) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_sel_d)) 
                                             >> 5U)))] 
                             >> (0x1fU & ((IData)(0x8fU) 
                                          * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_sel_d))))));
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta[0U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta[1U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta[2U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta[3U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta[4U] = 0U;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__arb_valid 
        = (1U & ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_valid) 
                   << 1U) | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_valid)) 
                 >> (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_sel_d)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[0U] 
        = ((0xf8000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[2U] 
                           << 2U)) | ((0x7f00000U & 
                                       (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta[2U] 
                                        >> 4U)) | (
                                                   (0xe0000U 
                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta[0U] 
                                                       >> 4U)) 
                                                   | ((0x1fe00U 
                                                       & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta[0U] 
                                                          << 5U)) 
                                                      | ((0x1e0U 
                                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta[0U] 
                                                             >> 0xbU)) 
                                                         | ((0x1eU 
                                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta[0U] 
                                                                << 1U)) 
                                                            | (1U 
                                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta[0U] 
                                                                  >> 0xcU))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[1U] 
        = (((0x7fffffcU & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[3U] 
                           << 2U)) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[2U] 
                                      >> 0x1eU)) | 
           (0xf8000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[3U] 
                           << 2U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[2U] 
        = (((0x7fffffcU & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[4U] 
                           << 2U)) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[3U] 
                                      >> 0x1eU)) | 
           (0xf8000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[4U] 
                           << 2U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[3U] 
        = (((0x7fffffcU & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[5U] 
                           << 2U)) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[4U] 
                                      >> 0x1eU)) | 
           (0xf8000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[5U] 
                           << 2U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[4U] 
        = (((0x7fffffcU & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[6U] 
                           << 2U)) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[5U] 
                                      >> 0x1eU)) | 
           (0xf8000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[6U] 
                           << 2U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[5U] 
        = (((0x7fffffcU & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[7U] 
                           << 2U)) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[6U] 
                                      >> 0x1eU)) | 
           (0xf8000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[7U] 
                           << 2U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[6U] 
        = (((0x7fffffcU & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[8U] 
                           << 2U)) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[7U] 
                                      >> 0x1eU)) | 
           (0xf8000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[8U] 
                           << 2U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[7U] 
        = (((0x7fffffcU & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[9U] 
                           << 2U)) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[8U] 
                                      >> 0x1eU)) | 
           (0xf8000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[9U] 
                           << 2U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[8U] 
        = (((0x7fffffcU & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0xaU] 
                           << 2U)) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[9U] 
                                      >> 0x1eU)) | 
           (0xf8000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0xaU] 
                           << 2U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[9U] 
        = (((0x7fffffcU & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0xbU] 
                           << 2U)) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0xaU] 
                                      >> 0x1eU)) | 
           (0xf8000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0xbU] 
                           << 2U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[0xaU] 
        = (((0x7fffffcU & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0xcU] 
                           << 2U)) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0xbU] 
                                      >> 0x1eU)) | 
           (0xf8000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0xcU] 
                           << 2U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[0xbU] 
        = (((0x7fffffcU & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0xdU] 
                           << 2U)) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0xcU] 
                                      >> 0x1eU)) | 
           (0xf8000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0xdU] 
                           << 2U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[0xcU] 
        = (((0x7fffffcU & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0xeU] 
                           << 2U)) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0xdU] 
                                      >> 0x1eU)) | 
           (0xf8000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0xeU] 
                           << 2U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[0xdU] 
        = (((0x7fffffcU & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0xfU] 
                           << 2U)) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0xeU] 
                                      >> 0x1eU)) | 
           (0xf8000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0xfU] 
                           << 2U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[0xeU] 
        = (((0x7fffffcU & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0x10U] 
                           << 2U)) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0xfU] 
                                      >> 0x1eU)) | 
           (0xf8000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0x10U] 
                           << 2U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[0xfU] 
        = (((0x7fffffcU & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0x11U] 
                           << 2U)) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0x10U] 
                                      >> 0x1eU)) | 
           (0xf8000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0x11U] 
                           << 2U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[0x10U] 
        = (((0x7fffffcU & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0x12U] 
                           << 2U)) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0x11U] 
                                      >> 0x1eU)) | 
           (0xf8000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0x12U] 
                           << 2U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[0x11U] 
        = (((0x7fffffcU & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0x13U] 
                           << 2U)) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0x12U] 
                                      >> 0x1eU)) | 
           (0xf8000000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0x13U] 
                           << 2U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[0x12U] 
        = ((0xf8000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[0x12U]) 
           | ((0x7fffffcU & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0x14U] 
                             << 2U)) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux.mst_req_o[0x13U] 
                                        >> 0x1eU)));
    __Vfunc_testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__align_addr__5__addr 
        = (0xffffffffffffULL & (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta[4U])) 
                                 << 0x21U) | (((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta[3U])) 
                                               << 1U) 
                                              | ((QData)((IData)(
                                                                 vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta[2U])) 
                                                 >> 0x1fU))));
    __Vfunc_testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__align_addr__5__Vfuncout 
        = (0xffffffffffc0ULL & __Vfunc_testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__align_addr__5__addr);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[0x12U] 
        = ((0x7ffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[0x12U]) 
           | ((IData)(__Vfunc_testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__align_addr__5__Vfuncout) 
              << 0x1bU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[0x13U] 
        = (((IData)(__Vfunc_testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__align_addr__5__Vfuncout) 
            >> 5U) | ((IData)((__Vfunc_testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__align_addr__5__Vfuncout 
                               >> 0x20U)) << 0x1bU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[0x14U] 
        = (0x7ffU & ((IData)((__Vfunc_testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__align_addr__5__Vfuncout 
                              >> 0x20U)) >> 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellinp__i_sel_buf__data_i 
        = (((IData)((0x101000U == (0x101000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta[0U]))) 
            << 1U) | (1U & ((~ (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta[0U] 
                                >> 0xcU)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta[2U] 
                                             >> 0x1eU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_fork__valid_o 
        = (6U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_fork__valid_o));
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q)))) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__arb_valid) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_fork__valid_o 
                = (1U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_fork__valid_o));
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_fork__valid_o 
        = (5U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_fork__valid_o));
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_q)))) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__arb_valid) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_fork__valid_o 
                = (2U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_fork__valid_o));
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_fork__valid_o 
        = (3U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_fork__valid_o));
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__gen_oup_state__BRA__2__KET____DOT__oup_state_q)))) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__arb_valid) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_fork__valid_o 
                = (4U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_fork__valid_o));
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__push 
        = ((2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__status_cnt_q)) 
           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_fork__valid_o) 
              >> 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__push 
        = ((2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__status_cnt_q)) 
           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_fork__valid_o) 
              >> 2U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__gate_clock = 1U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_n[0U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_n[1U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_n[2U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[2U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_n[3U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[3U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_n[4U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[4U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_n[5U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[5U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_n[6U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[6U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_n[7U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[7U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_n[8U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[8U];
    if ((0x11dU >= (0x1ffU & ((IData)(0x8fU) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_buf[0U] 
            = (((0U == (0x1fU & ((IData)(0x8fU) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q))))
                 ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[
                         ((IData)(1U) + (0xfU & (((IData)(0x8fU) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x8fU) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q)))))) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[
                  (0xfU & (((IData)(0x8fU) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                           >> 5U))] >> (0x1fU & ((IData)(0x8fU) 
                                                 * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q)))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_buf[1U] 
            = (((0U == (0x1fU & ((IData)(0x8fU) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q))))
                 ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[
                         ((IData)(2U) + (0xfU & (((IData)(0x8fU) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x8fU) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q)))))) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[
                  ((IData)(1U) + (0xfU & (((IData)(0x8fU) 
                                           * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0x8fU) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q)))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_buf[2U] 
            = (((0U == (0x1fU & ((IData)(0x8fU) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q))))
                 ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[
                         ((IData)(3U) + (0xfU & (((IData)(0x8fU) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x8fU) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q)))))) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[
                  ((IData)(2U) + (0xfU & (((IData)(0x8fU) 
                                           * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0x8fU) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q)))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_buf[3U] 
            = (((0U == (0x1fU & ((IData)(0x8fU) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q))))
                 ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[
                         ((IData)(4U) + (0xfU & (((IData)(0x8fU) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x8fU) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q)))))) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[
                  ((IData)(3U) + (0xfU & (((IData)(0x8fU) 
                                           * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0x8fU) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q)))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_buf[4U] 
            = (0x7fffU & (((0U == (0x1fU & ((IData)(0x8fU) 
                                            * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q))))
                            ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[
                                    ((IData)(5U) + 
                                     (0xfU & (((IData)(0x8fU) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                                    << ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(0x8fU) 
                                            * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q)))))) 
                          | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[
                             ((IData)(4U) + (0xfU & 
                                             (((IData)(0x8fU) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                             >> (0x1fU & ((IData)(0x8fU) 
                                          * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q))))));
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_buf[0U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_buf[1U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_buf[2U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_buf[3U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_buf[4U] = 0U;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__empty 
        = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__push)) 
           & (0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__status_cnt_q)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__gate_clock = 1U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__mem_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__mem_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_sel_buf__data_o 
        = (3U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__mem_q) 
                 >> (3U & VL_SHIFTL_III(2,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__read_pointer_q), 1U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__empty 
        = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__push)) 
           & (0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__status_cnt_q)));
    if (((0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__status_cnt_q)) 
         & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__push))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_buf[0U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta[0U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_buf[1U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta[1U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_buf[2U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta[2U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_buf[3U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta[3U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_buf[4U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta[4U];
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_buf_size_enable 
        = ((0x40ULL > (0x3fULL & VL_SHIFTR_QQI(48,48,32, 
                                               (0xffffffffffffULL 
                                                & (((QData)((IData)(
                                                                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_buf[4U])) 
                                                    << 0x21U) 
                                                   | (((QData)((IData)(
                                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_buf[3U])) 
                                                       << 1U) 
                                                      | ((QData)((IData)(
                                                                         vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_buf[2U])) 
                                                         >> 0x1fU)))), 3U))) 
           & (0ULL < (0xffffffffffffULL & ((1ULL + 
                                            (0x3fULL 
                                             & VL_SHIFTR_QQI(48,48,32, 
                                                             (0xffffffffffffULL 
                                                              & (((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_buf[4U])) 
                                                                  << 0x21U) 
                                                                 | (((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_buf[3U])) 
                                                                     << 1U) 
                                                                    | ((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_buf[2U])) 
                                                                       >> 0x1fU)))), 3U))) 
                                           << (7U & 
                                               (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_buf[0U] 
                                                >> 0xdU))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__next_collect_b_err 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__collect_b_err_q) 
           | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[0U] 
               >> 1U) & (0U != (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_buf[2U])) 
                                 << 0x28U) | (((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_buf[1U])) 
                                               << 8U) 
                                              | ((QData)((IData)(
                                                                 vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_buf[0U])) 
                                                 >> 0x18U))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__next_collect_b_exokay 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__collect_b_exokay_q) 
           & ((~ (IData)((0U != (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_buf[2U])) 
                                  << 0x28U) | (((QData)((IData)(
                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_buf[1U])) 
                                                << 8U) 
                                               | ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_buf[0U])) 
                                                  >> 0x18U)))))) 
              | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellinp__i_join__inp_valid_i 
        = ((2U & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__empty)) 
                  << 1U)) | (1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__empty))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__int_oup_ready 
        = (2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__int_oup_ready));
    if (((0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__status_cnt_q)) 
         & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__push))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_sel_buf__data_o 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellinp__i_sel_buf__data_i;
    }
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__int_oup_ready 
            = ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__int_oup_ready)) 
               | ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_sel_buf__data_o))) 
                  || (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellinp__i_fork_dynamic__ready_i))));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__int_oup_ready 
        = (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__int_oup_ready));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__int_inp_valid = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__i_fork__DOT__oup_ready 
        = (1U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__i_fork__DOT__oup_ready));
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__int_oup_ready 
            = ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__int_oup_ready)) 
               | (((1U & (~ ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_sel_buf__data_o) 
                             >> 1U))) || (1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellinp__i_fork_dynamic__ready_i) 
                                                >> 1U))) 
                  << 1U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__int_inp_valid 
            = (3U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellinp__i_join__inp_valid_i));
    }
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q)))) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__int_inp_valid) {
            if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__int_oup_ready)))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__i_fork__DOT__oup_ready 
                    = (2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__i_fork__DOT__oup_ready));
            }
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__i_fork__DOT__oup_ready 
        = (2U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__i_fork__DOT__oup_ready));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__int_oup_valid 
        = (2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__int_oup_valid));
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q)))) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__int_inp_valid) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__int_oup_valid 
                = (1U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__int_oup_valid));
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__int_oup_valid 
        = (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__int_oup_valid));
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_q)))) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__int_inp_valid) {
            if ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__int_oup_ready) 
                          >> 1U)))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__i_fork__DOT__oup_ready 
                    = (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__i_fork__DOT__oup_ready));
            }
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__int_oup_valid 
                = (2U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__int_oup_valid));
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_fork_dynamic__valid_o 
        = (2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_fork_dynamic__valid_o));
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__empty)))) {
        if ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_sel_buf__data_o))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_fork_dynamic__valid_o 
                = ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_fork_dynamic__valid_o)) 
                   | (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__int_oup_valid)));
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_fork_dynamic__valid_o 
        = (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_fork_dynamic__valid_o));
    __Vtableidx1 = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__int_oup_ready) 
                     << 6U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__int_oup_valid) 
                                << 4U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__i_fork__DOT__oup_ready) 
                                           << 2U) | 
                                          (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__int_inp_valid) 
                                            << 1U) 
                                           | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__i_fork__DOT__inp_state_q)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__i_fork__DOT__inp_state_d 
        = Vtestharness__ConstPool__TABLE_h524e65de_0
        [__Vtableidx1];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__int_inp_ready 
        = Vtestharness__ConstPool__TABLE_h59fa7ce8_0
        [__Vtableidx1];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_zeromem__axi_resp_o[0U] 
        = ((0xffffffe0U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[0U] 
                           << 3U)) | (((((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[0U] 
                                          >> 1U) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_buf_size_enable))
                                         ? 2U : ((1U 
                                                  & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_buf_size_enable)) 
                                                     | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[0U]))
                                                  ? 1U
                                                  : 0U)) 
                                       << 3U) | (4U 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_buf[0U] 
                                                    >> 0x12U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_zeromem__axi_resp_o[1U] 
        = (((0x18U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[1U] 
                      << 3U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[0U] 
                                 >> 0x1dU)) | (0xffffffe0U 
                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[1U] 
                                                  << 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_zeromem__axi_resp_o[2U] 
        = (((0x18U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[2U] 
                      << 3U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[1U] 
                                 >> 0x1dU)) | (0xffffffe0U 
                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[2U] 
                                                  << 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_zeromem__axi_resp_o[3U] 
        = (((0x18U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[3U] 
                      << 3U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[2U] 
                                 >> 0x1dU)) | (0xffffffe0U 
                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[3U] 
                                                  << 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_zeromem__axi_resp_o[4U] 
        = (((0x18U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[4U] 
                      << 3U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[3U] 
                                 >> 0x1dU)) | (0xffffffe0U 
                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[4U] 
                                                  << 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_zeromem__axi_resp_o[5U] 
        = (((0x18U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[5U] 
                      << 3U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[4U] 
                                 >> 0x1dU)) | (0xffffffe0U 
                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[5U] 
                                                  << 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_zeromem__axi_resp_o[6U] 
        = (((0x18U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[6U] 
                      << 3U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[5U] 
                                 >> 0x1dU)) | (0xffffffe0U 
                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[6U] 
                                                  << 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_zeromem__axi_resp_o[7U] 
        = (((0x18U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[7U] 
                      << 3U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[6U] 
                                 >> 0x1dU)) | (0xffffffe0U 
                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[7U] 
                                                  << 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_zeromem__axi_resp_o[8U] 
        = (((0x18U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[8U] 
                      << 3U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[7U] 
                                 >> 0x1dU)) | (0xffffffe0U 
                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[8U] 
                                                  << 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_zeromem__axi_resp_o[9U] 
        = (((0x18U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[9U] 
                      << 3U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[8U] 
                                 >> 0x1dU)) | (0xffffffe0U 
                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[9U] 
                                                  << 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_zeromem__axi_resp_o[0xaU] 
        = (((0x18U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[0xaU] 
                      << 3U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[9U] 
                                 >> 0x1dU)) | (0xffffffe0U 
                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[0xaU] 
                                                  << 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_zeromem__axi_resp_o[0xbU] 
        = (((0x18U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[0xbU] 
                      << 3U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[0xaU] 
                                 >> 0x1dU)) | (0xffffffe0U 
                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[0xbU] 
                                                  << 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_zeromem__axi_resp_o[0xcU] 
        = (((0x18U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[0xcU] 
                      << 3U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[0xbU] 
                                 >> 0x1dU)) | (0xffffffe0U 
                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[0xcU] 
                                                  << 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_zeromem__axi_resp_o[0xdU] 
        = (((0x18U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[0xdU] 
                      << 3U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[0xcU] 
                                 >> 0x1dU)) | (0xffffffe0U 
                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[0xdU] 
                                                  << 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_zeromem__axi_resp_o[0xeU] 
        = (((0x18U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[0xeU] 
                      << 3U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[0xdU] 
                                 >> 0x1dU)) | (0xffffffe0U 
                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[0xeU] 
                                                  << 3U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_zeromem__axi_resp_o[0xfU] 
        = (((0x18U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[0xfU] 
                      << 3U)) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[0xeU] 
                                 >> 0x1dU)) | (0xffffffe0U 
                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[0xfU] 
                                                  << 3U)));
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__empty)))) {
        if ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_sel_buf__data_o))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_fork_dynamic__valid_o 
                = ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_fork_dynamic__valid_o)) 
                   | (2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__int_oup_valid)));
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_zeromem__axi_resp_o[0x10U] 
        = ((0xe0000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_zeromem__axi_resp_o[0x10U]) 
           | (0xfffffU & ((0x10000U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_fork_dynamic__valid_o) 
                                       << 0xfU)) | 
                          ((0xe000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_buf[0U] 
                                       >> 8U)) | ((
                                                   ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__next_collect_b_err)
                                                     ? 2U
                                                     : 
                                                    ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__next_collect_b_exokay)
                                                      ? 1U
                                                      : 0U)) 
                                                   << 0xbU) 
                                                  | ((0x100U 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_fork_dynamic__valid_o) 
                                                         << 8U)) 
                                                     | ((0xe0U 
                                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_buf[0U] 
                                                            >> 0x10U)) 
                                                        | ((0x18U 
                                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[0x10U] 
                                                               << 3U)) 
                                                           | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp[0xfU] 
                                                              >> 0x1dU)))))))));
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d = 1U;
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q) {
            if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__int_inp_valid) 
                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__int_inp_ready))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d = 0U;
            }
        } else {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d = 0U;
        }
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d = 0U;
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__int_inp_valid) {
            if ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__int_oup_ready))) {
                if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__int_inp_ready)))) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d = 1U;
                }
            }
        }
    }
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_q) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d = 1U;
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_q) {
            if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__int_inp_valid) 
                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__int_inp_ready))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d = 0U;
            }
        } else {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d = 0U;
        }
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d = 0U;
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__int_inp_valid) {
            if ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__int_oup_ready))) {
                if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__int_inp_ready)))) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d = 1U;
                }
            }
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__sel_buf_ready = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_join_ready = 0U;
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__sel_buf_ready 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__int_inp_ready;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_join_ready 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__int_inp_ready;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__collect_b_err_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__collect_b_err_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__collect_b_exokay_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__collect_b_exokay_q;
    if (((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__empty)) 
         & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__sel_buf_ready))) {
        if ((IData)((0x101000U == (0x101000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_buf[0U])))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__collect_b_err_d = 0U;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__collect_b_exokay_d = 1U;
        } else if ((0x1000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_buf[0U])) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__collect_b_err_d 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__next_collect_b_err;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__collect_b_exokay_d 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__next_collect_b_exokay;
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__pop = 1U;
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__pop = 0U;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_buf_ready 
        = ((3U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellinp__i_join__inp_valid_i)) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_join_ready));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__write_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__write_pointer_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__push) 
         & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__gate_clock = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__mem_n 
            = (((~ ((IData)(3U) << (3U & VL_SHIFTL_III(2,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__write_pointer_q), 1U)))) 
                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__mem_n)) 
               | (0xfU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellinp__i_sel_buf__data_i) 
                          << (3U & VL_SHIFTL_III(2,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__write_pointer_q), 1U)))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__write_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__write_pointer_q)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__status_cnt_q;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__status_cnt_q)));
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__status_cnt_q;
    }
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__pop) 
         & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__status_cnt_n 
            = (3U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__push) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__pop)) 
          & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__status_cnt_q))) 
         & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__read_pointer_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__pop) 
         & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__read_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__read_pointer_q)));
    }
    if (((0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__status_cnt_q)) 
         & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__push))) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__pop) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__write_pointer_n 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__write_pointer_q;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__status_cnt_n 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__status_cnt_q;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__read_pointer_n 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__read_pointer_q;
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__pop 
        = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__empty)) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_buf_ready));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__pop 
        = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__empty)) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_buf_ready));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__write_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__write_pointer_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__push) 
         & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__gate_clock = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT____Vlvbound_hf50640a9__0[0U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta[0U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT____Vlvbound_hf50640a9__0[1U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta[1U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT____Vlvbound_hf50640a9__0[2U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta[2U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT____Vlvbound_hf50640a9__0[3U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta[3U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT____Vlvbound_hf50640a9__0[4U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta[4U];
        if ((0x11dU >= (0x1ffU & ((IData)(0x8fU) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__write_pointer_q))))) {
            VL_ASSIGNSEL_WW(286,143,(0x1ffU & ((IData)(0x8fU) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__write_pointer_q))), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_n, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT____Vlvbound_hf50640a9__0);
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__write_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__write_pointer_q)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__status_cnt_q;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__status_cnt_q)));
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__status_cnt_q;
    }
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__pop) 
         & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__status_cnt_n 
            = (3U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__push) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__pop)) 
          & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__status_cnt_q))) 
         & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__pop) 
         & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q)));
    }
    if (((0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__status_cnt_q)) 
         & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__push))) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__pop) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__write_pointer_n 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__write_pointer_q;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__status_cnt_n 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__status_cnt_q;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_n 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q;
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__push) 
         & (1U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_n 
            = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_q) 
               & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_q)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q)));
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q;
    }
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__pop) 
         & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_n 
            = (3U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__push) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__pop)) 
          & (1U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q))) 
         & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__pop) 
         & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_n 
            = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_n) 
               & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)));
    }
    if (((0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q)) 
         & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__push))) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__pop) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_n 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_q;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_n 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_n 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q;
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__req_ready 
        = ((1U > (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__cnt_q)) 
           | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__pop));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__push 
        = ((1U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__status_cnt_q)) 
           & (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_fork__valid_o) 
               & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__req_ready)) 
              & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_req_ready)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_req_ready 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_req_ready) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__req_ready));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__gate_clock = 1U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_reqs__BRA__0__KET____DOT__i_ft_reg__data_o[0U] 
        = (Vtestharness__ConstPool__CONST_h3bb60b43_0[0U] 
           & ((0x28aU >= (0x3ffU & ((IData)(0x28bU) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x28bU) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                            ((IData)(1U) + (0x1fU & 
                                            (((IData)(0x28bU) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x28bU) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                     (0x1fU & (((IData)(0x28bU) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                               >> 5U))] >> (0x1fU & 
                                            ((IData)(0x28bU) 
                                             * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h1b90c464_0[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_reqs__BRA__0__KET____DOT__i_ft_reg__data_o[1U] 
        = (Vtestharness__ConstPool__CONST_h3bb60b43_0[1U] 
           & ((0x28aU >= (0x3ffU & ((IData)(0x28bU) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x28bU) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                            ((IData)(2U) + (0x1fU & 
                                            (((IData)(0x28bU) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x28bU) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                     ((IData)(1U) + (0x1fU & (((IData)(0x28bU) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x28bU) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h1b90c464_0[1U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_reqs__BRA__0__KET____DOT__i_ft_reg__data_o[2U] 
        = (Vtestharness__ConstPool__CONST_h3bb60b43_0[2U] 
           & ((0x28aU >= (0x3ffU & ((IData)(0x28bU) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x28bU) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                            ((IData)(3U) + (0x1fU & 
                                            (((IData)(0x28bU) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x28bU) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                     ((IData)(2U) + (0x1fU & (((IData)(0x28bU) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x28bU) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h1b90c464_0[2U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_reqs__BRA__0__KET____DOT__i_ft_reg__data_o[3U] 
        = (Vtestharness__ConstPool__CONST_h3bb60b43_0[3U] 
           & ((0x28aU >= (0x3ffU & ((IData)(0x28bU) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x28bU) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                            ((IData)(4U) + (0x1fU & 
                                            (((IData)(0x28bU) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x28bU) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                     ((IData)(3U) + (0x1fU & (((IData)(0x28bU) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x28bU) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h1b90c464_0[3U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_reqs__BRA__0__KET____DOT__i_ft_reg__data_o[4U] 
        = (Vtestharness__ConstPool__CONST_h3bb60b43_0[4U] 
           & ((0x28aU >= (0x3ffU & ((IData)(0x28bU) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x28bU) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                            ((IData)(5U) + (0x1fU & 
                                            (((IData)(0x28bU) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x28bU) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                     ((IData)(4U) + (0x1fU & (((IData)(0x28bU) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x28bU) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h1b90c464_0[4U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_reqs__BRA__0__KET____DOT__i_ft_reg__data_o[5U] 
        = (Vtestharness__ConstPool__CONST_h3bb60b43_0[5U] 
           & ((0x28aU >= (0x3ffU & ((IData)(0x28bU) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x28bU) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                            ((IData)(6U) + (0x1fU & 
                                            (((IData)(0x28bU) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x28bU) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                     ((IData)(5U) + (0x1fU & (((IData)(0x28bU) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x28bU) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h1b90c464_0[5U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_reqs__BRA__0__KET____DOT__i_ft_reg__data_o[6U] 
        = (Vtestharness__ConstPool__CONST_h3bb60b43_0[6U] 
           & ((0x28aU >= (0x3ffU & ((IData)(0x28bU) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x28bU) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                            ((IData)(7U) + (0x1fU & 
                                            (((IData)(0x28bU) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x28bU) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                     ((IData)(6U) + (0x1fU & (((IData)(0x28bU) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x28bU) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h1b90c464_0[6U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_reqs__BRA__0__KET____DOT__i_ft_reg__data_o[7U] 
        = (Vtestharness__ConstPool__CONST_h3bb60b43_0[7U] 
           & ((0x28aU >= (0x3ffU & ((IData)(0x28bU) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x28bU) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                            ((IData)(8U) + (0x1fU & 
                                            (((IData)(0x28bU) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x28bU) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                     ((IData)(7U) + (0x1fU & (((IData)(0x28bU) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x28bU) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h1b90c464_0[7U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_reqs__BRA__0__KET____DOT__i_ft_reg__data_o[8U] 
        = (Vtestharness__ConstPool__CONST_h3bb60b43_0[8U] 
           & ((0x28aU >= (0x3ffU & ((IData)(0x28bU) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x28bU) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                            ((IData)(9U) + (0x1fU & 
                                            (((IData)(0x28bU) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                             >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x28bU) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                     ((IData)(8U) + (0x1fU & (((IData)(0x28bU) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x28bU) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h1b90c464_0[8U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_reqs__BRA__0__KET____DOT__i_ft_reg__data_o[9U] 
        = (Vtestharness__ConstPool__CONST_h3bb60b43_0[9U] 
           & ((0x28aU >= (0x3ffU & ((IData)(0x28bU) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x28bU) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                            ((IData)(0xaU) + (0x1fU 
                                              & (((IData)(0x28bU) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x28bU) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                     ((IData)(9U) + (0x1fU & (((IData)(0x28bU) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                     >> (0x1fU & ((IData)(0x28bU) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h1b90c464_0[9U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_reqs__BRA__0__KET____DOT__i_ft_reg__data_o[0xaU] 
        = (Vtestharness__ConstPool__CONST_h3bb60b43_0[0xaU] 
           & ((0x28aU >= (0x3ffU & ((IData)(0x28bU) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x28bU) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                            ((IData)(0xbU) + (0x1fU 
                                              & (((IData)(0x28bU) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x28bU) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                     ((IData)(0xaU) + (0x1fU & (((IData)(0x28bU) 
                                                 * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x28bU) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h1b90c464_0[0xaU]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_reqs__BRA__0__KET____DOT__i_ft_reg__data_o[0xbU] 
        = (Vtestharness__ConstPool__CONST_h3bb60b43_0[0xbU] 
           & ((0x28aU >= (0x3ffU & ((IData)(0x28bU) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x28bU) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                            ((IData)(0xcU) + (0x1fU 
                                              & (((IData)(0x28bU) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x28bU) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                     ((IData)(0xbU) + (0x1fU & (((IData)(0x28bU) 
                                                 * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x28bU) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h1b90c464_0[0xbU]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_reqs__BRA__0__KET____DOT__i_ft_reg__data_o[0xcU] 
        = (Vtestharness__ConstPool__CONST_h3bb60b43_0[0xcU] 
           & ((0x28aU >= (0x3ffU & ((IData)(0x28bU) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x28bU) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                            ((IData)(0xdU) + (0x1fU 
                                              & (((IData)(0x28bU) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x28bU) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                     ((IData)(0xcU) + (0x1fU & (((IData)(0x28bU) 
                                                 * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x28bU) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h1b90c464_0[0xcU]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_reqs__BRA__0__KET____DOT__i_ft_reg__data_o[0xdU] 
        = (Vtestharness__ConstPool__CONST_h3bb60b43_0[0xdU] 
           & ((0x28aU >= (0x3ffU & ((IData)(0x28bU) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x28bU) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                            ((IData)(0xeU) + (0x1fU 
                                              & (((IData)(0x28bU) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x28bU) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                     ((IData)(0xdU) + (0x1fU & (((IData)(0x28bU) 
                                                 * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x28bU) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h1b90c464_0[0xdU]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_reqs__BRA__0__KET____DOT__i_ft_reg__data_o[0xeU] 
        = (Vtestharness__ConstPool__CONST_h3bb60b43_0[0xeU] 
           & ((0x28aU >= (0x3ffU & ((IData)(0x28bU) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x28bU) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                            ((IData)(0xfU) + (0x1fU 
                                              & (((IData)(0x28bU) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x28bU) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                     ((IData)(0xeU) + (0x1fU & (((IData)(0x28bU) 
                                                 * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x28bU) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h1b90c464_0[0xeU]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_reqs__BRA__0__KET____DOT__i_ft_reg__data_o[0xfU] 
        = (Vtestharness__ConstPool__CONST_h3bb60b43_0[0xfU] 
           & ((0x28aU >= (0x3ffU & ((IData)(0x28bU) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x28bU) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                            ((IData)(0x10U) + (0x1fU 
                                               & (((IData)(0x28bU) 
                                                   * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                                  >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x28bU) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                     ((IData)(0xfU) + (0x1fU & (((IData)(0x28bU) 
                                                 * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                                >> 5U)))] 
                     >> (0x1fU & ((IData)(0x28bU) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h1b90c464_0[0xfU]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_reqs__BRA__0__KET____DOT__i_ft_reg__data_o[0x10U] 
        = (Vtestharness__ConstPool__CONST_h3bb60b43_0[0x10U] 
           & ((0x28aU >= (0x3ffU & ((IData)(0x28bU) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x28bU) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                            ((IData)(0x11U) + (0x1fU 
                                               & (((IData)(0x28bU) 
                                                   * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                                  >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x28bU) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                     ((IData)(0x10U) + (0x1fU & (((IData)(0x28bU) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                     >> (0x1fU & ((IData)(0x28bU) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h1b90c464_0[0x10U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_reqs__BRA__0__KET____DOT__i_ft_reg__data_o[0x11U] 
        = (Vtestharness__ConstPool__CONST_h3bb60b43_0[0x11U] 
           & ((0x28aU >= (0x3ffU & ((IData)(0x28bU) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x28bU) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                            ((IData)(0x12U) + (0x1fU 
                                               & (((IData)(0x28bU) 
                                                   * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                                  >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x28bU) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                     ((IData)(0x11U) + (0x1fU & (((IData)(0x28bU) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                     >> (0x1fU & ((IData)(0x28bU) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h1b90c464_0[0x11U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_reqs__BRA__0__KET____DOT__i_ft_reg__data_o[0x12U] 
        = (Vtestharness__ConstPool__CONST_h3bb60b43_0[0x12U] 
           & ((0x28aU >= (0x3ffU & ((IData)(0x28bU) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x28bU) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                            ((IData)(0x13U) + (0x1fU 
                                               & (((IData)(0x28bU) 
                                                   * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                                  >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x28bU) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                     ((IData)(0x12U) + (0x1fU & (((IData)(0x28bU) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                     >> (0x1fU & ((IData)(0x28bU) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h1b90c464_0[0x12U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_reqs__BRA__0__KET____DOT__i_ft_reg__data_o[0x13U] 
        = (Vtestharness__ConstPool__CONST_h3bb60b43_0[0x13U] 
           & ((0x28aU >= (0x3ffU & ((IData)(0x28bU) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
               ? (((0U == (0x1fU & ((IData)(0x28bU) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
                    ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                            ((IData)(0x14U) + (0x1fU 
                                               & (((IData)(0x28bU) 
                                                   * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                                  >> 5U)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(0x28bU) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))) 
                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                     ((IData)(0x13U) + (0x1fU & (((IData)(0x28bU) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                     >> (0x1fU & ((IData)(0x28bU) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)))))
               : Vtestharness__ConstPool__CONST_h1b90c464_0[0x13U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_reqs__BRA__0__KET____DOT__i_ft_reg__data_o[0x14U] 
        = (Vtestharness__ConstPool__CONST_h3bb60b43_0[0x14U] 
           & ((0x28aU >= (0x3ffU & ((IData)(0x28bU) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
               ? (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[
                  ((IData)(0x14U) + (0x1fU & (((IData)(0x28bU) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                  >> (0x1fU & ((IData)(0x28bU) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q))))
               : Vtestharness__ConstPool__CONST_h1b90c464_0[0x14U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[0U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[1U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[2U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[2U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[3U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[3U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[4U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[4U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[5U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[5U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[6U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[6U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[7U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[7U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[8U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[8U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[9U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[9U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[0xaU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0xaU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[0xbU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0xbU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[0xcU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0xcU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[0xdU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0xdU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[0xeU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0xeU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[0xfU] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0xfU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[0x10U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0x10U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[0x11U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0x11U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[0x12U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0x12U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[0x13U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0x13U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[0x14U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0x14U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__empty 
        = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__push)) 
           & (0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__status_cnt_q)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__cnt_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__cnt_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_fork__valid_o) 
         & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_req_ready))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__cnt_d 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__cnt_d)));
    }
    if (((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__empty)) 
         & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_buf_ready))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__cnt_d 
            = (3U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__cnt_d) 
                     - (IData)(1U)));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellinp__i_fork__ready_i 
        = (((2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__status_cnt_q)) 
            << 2U) | (((2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__status_cnt_q)) 
                       << 1U) | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_req_ready)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__status_cnt_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__push) 
         & (1U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__gate_clock = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT____Vlvbound_ha249014b__0[0U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[0U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT____Vlvbound_ha249014b__0[1U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[1U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT____Vlvbound_ha249014b__0[2U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[2U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT____Vlvbound_ha249014b__0[3U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[3U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT____Vlvbound_ha249014b__0[4U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[4U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT____Vlvbound_ha249014b__0[5U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[5U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT____Vlvbound_ha249014b__0[6U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[6U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT____Vlvbound_ha249014b__0[7U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[7U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT____Vlvbound_ha249014b__0[8U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[8U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT____Vlvbound_ha249014b__0[9U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[9U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT____Vlvbound_ha249014b__0[0xaU] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[0xaU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT____Vlvbound_ha249014b__0[0xbU] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[0xbU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT____Vlvbound_ha249014b__0[0xcU] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[0xcU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT____Vlvbound_ha249014b__0[0xdU] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[0xdU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT____Vlvbound_ha249014b__0[0xeU] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[0xeU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT____Vlvbound_ha249014b__0[0xfU] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[0xfU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT____Vlvbound_ha249014b__0[0x10U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[0x10U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT____Vlvbound_ha249014b__0[0x11U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[0x11U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT____Vlvbound_ha249014b__0[0x12U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[0x12U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT____Vlvbound_ha249014b__0[0x13U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[0x13U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT____Vlvbound_ha249014b__0[0x14U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[0x14U];
        if ((0x28aU >= (0x3ffU & ((IData)(0x28bU) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__write_pointer_q))))) {
            VL_ASSIGNSEL_WW(651,651,(0x3ffU & ((IData)(0x28bU) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__write_pointer_q))), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT____Vlvbound_ha249014b__0);
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__status_cnt_q)));
    }
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__status_cnt_n 
            = (3U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__push) 
          & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__empty))) 
         & (1U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q;
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_n 
            = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_n) 
               & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q)));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__write_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__write_pointer_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__push) 
         & (1U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__write_pointer_n 
            = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__write_pointer_q) 
               & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__write_pointer_q)));
    }
    if (((0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__status_cnt_q)) 
         & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__push))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_reqs__BRA__0__KET____DOT__i_ft_reg__data_o[0U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[0U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_reqs__BRA__0__KET____DOT__i_ft_reg__data_o[1U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[1U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_reqs__BRA__0__KET____DOT__i_ft_reg__data_o[2U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[2U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_reqs__BRA__0__KET____DOT__i_ft_reg__data_o[3U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[3U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_reqs__BRA__0__KET____DOT__i_ft_reg__data_o[4U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[4U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_reqs__BRA__0__KET____DOT__i_ft_reg__data_o[5U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[5U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_reqs__BRA__0__KET____DOT__i_ft_reg__data_o[6U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[6U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_reqs__BRA__0__KET____DOT__i_ft_reg__data_o[7U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[7U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_reqs__BRA__0__KET____DOT__i_ft_reg__data_o[8U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[8U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_reqs__BRA__0__KET____DOT__i_ft_reg__data_o[9U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[9U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_reqs__BRA__0__KET____DOT__i_ft_reg__data_o[0xaU] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[0xaU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_reqs__BRA__0__KET____DOT__i_ft_reg__data_o[0xbU] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[0xbU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_reqs__BRA__0__KET____DOT__i_ft_reg__data_o[0xcU] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[0xcU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_reqs__BRA__0__KET____DOT__i_ft_reg__data_o[0xdU] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[0xdU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_reqs__BRA__0__KET____DOT__i_ft_reg__data_o[0xeU] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[0xeU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_reqs__BRA__0__KET____DOT__i_ft_reg__data_o[0xfU] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[0xfU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_reqs__BRA__0__KET____DOT__i_ft_reg__data_o[0x10U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[0x10U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_reqs__BRA__0__KET____DOT__i_ft_reg__data_o[0x11U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[0x11U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_reqs__BRA__0__KET____DOT__i_ft_reg__data_o[0x12U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[0x12U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_reqs__BRA__0__KET____DOT__i_ft_reg__data_o[0x13U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[0x13U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_reqs__BRA__0__KET____DOT__i_ft_reg__data_o[0x14U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req[0x14U];
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__empty)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__status_cnt_n 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__status_cnt_q;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_n 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__write_pointer_n 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__write_pointer_q;
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__oup_ready 
        = (1U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__oup_ready));
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q)))) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__arb_valid) {
            if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellinp__i_fork__ready_i)))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__oup_ready 
                    = (6U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__oup_ready));
            }
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__oup_ready 
        = (2U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__oup_ready));
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_q)))) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__arb_valid) {
            if ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellinp__i_fork__ready_i) 
                          >> 1U)))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__oup_ready 
                    = (5U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__oup_ready));
            }
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__oup_ready 
        = (4U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__oup_ready));
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__gen_oup_state__BRA__2__KET____DOT__oup_state_q)))) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__arb_valid) {
            if ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellinp__i_fork__ready_i) 
                          >> 2U)))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__oup_ready 
                    = (3U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__oup_ready));
            }
        }
    }
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__inp_state_q) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__inp_state_d = 1U;
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__inp_state_q) {
            if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__arb_valid) 
                 & (7U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__oup_ready)))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__inp_state_d = 0U;
            }
        } else {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__inp_state_d = 0U;
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__arb_ready 
            = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__inp_state_q) 
               && ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__arb_valid) 
                   & (7U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__oup_ready))));
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__inp_state_d = 0U;
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__arb_valid) {
            if ((1U & (~ ((7U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_fork__valid_o)) 
                          & (7U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellinp__i_fork__ready_i)))))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__inp_state_d = 1U;
            }
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__arb_ready 
            = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__arb_valid) 
               && ((7U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_fork__valid_o)) 
                   & (7U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellinp__i_fork__ready_i))));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_ax_mux__inp_ready_o = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_ax_mux__inp_ready_o 
        = (((~ ((IData)(1U) << (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_sel_d))) 
            & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_ax_mux__inp_ready_o)) 
           | (3U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__arb_ready) 
                    << (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_sel_d))));
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__sel_lock_q) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__sel_lock_d = 1U;
        if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__arb_valid) 
             & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__arb_ready))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__sel_lock_d = 0U;
        }
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__sel_lock_d = 0U;
        if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__arb_valid) 
             & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__arb_ready)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__sel_lock_d = 1U;
        }
    }
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d = 1U;
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q) {
            if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__arb_valid) 
                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__arb_ready))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d = 0U;
            }
        } else {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d = 0U;
        }
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d = 0U;
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__arb_valid) {
            if ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellinp__i_fork__ready_i))) {
                if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__arb_ready)))) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d = 1U;
                }
            }
        }
    }
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_q) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d = 1U;
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_q) {
            if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__arb_valid) 
                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__arb_ready))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d = 0U;
            }
        } else {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d = 0U;
        }
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d = 0U;
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__arb_valid) {
            if ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellinp__i_fork__ready_i))) {
                if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__arb_ready)))) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d = 1U;
                }
            }
        }
    }
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__gen_oup_state__BRA__2__KET____DOT__oup_state_q) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__gen_oup_state__BRA__2__KET____DOT__oup_state_d = 1U;
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__gen_oup_state__BRA__2__KET____DOT__oup_state_q) {
            if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__arb_valid) 
                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__arb_ready))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__gen_oup_state__BRA__2__KET____DOT__oup_state_d = 0U;
            }
        } else {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__gen_oup_state__BRA__2__KET____DOT__oup_state_d = 0U;
        }
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__gen_oup_state__BRA__2__KET____DOT__oup_state_d = 0U;
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__arb_valid) {
            if ((4U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellinp__i_fork__ready_i))) {
                if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__arb_ready)))) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__gen_oup_state__BRA__2__KET____DOT__oup_state_d = 1U;
                }
            }
        }
    }
}

VL_INLINE_OPT void Vtestharness___024root___act_sequent__TOP__19(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_sequent__TOP__19\n"); );
    // Init
    CData/*3:0*/ __Vfunc_from_axi_amo__14__Vfuncout;
    __Vfunc_from_axi_amo__14__Vfuncout = 0;
    CData/*5:0*/ __Vfunc_from_axi_amo__14__amo;
    __Vfunc_from_axi_amo__14__amo = 0;
    CData/*3:0*/ __Vfunc_from_axi_amo__14__result;
    __Vfunc_from_axi_amo__14__result = 0;
    VlWide<4>/*127:0*/ __Vtemp_2;
    VlWide<4>/*127:0*/ __Vtemp_4;
    VlWide<5>/*159:0*/ __Vtemp_6;
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_tcdm__axi_rsp_o[2U] 
        = (0x2fffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_tcdm__axi_rsp_o[2U]);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta_d[0U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta_q[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta_d[1U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta_q[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta_d[2U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta_q[2U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta[0U] = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta[1U] = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta[2U] = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_valid = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__r_cnt_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__r_cnt_q;
    if ((0U < (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__r_cnt_q))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta_d[0U] 
            = ((0xfffffdffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta_d[0U]) 
               | ((1U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__r_cnt_q)) 
                  << 9U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_valid = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta[0U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta_d[0U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta[1U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta_d[1U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta[2U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta_d[2U];
        VL_ASSIGNSEL_WQ(68,48,0x14U, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta, 
                        (0xffffffffffffULL & ((((QData)((IData)(
                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta_q[2U])) 
                                                << 0x2cU) 
                                               | (((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta_q[1U])) 
                                                   << 0xcU) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta_q[0U])) 
                                                     >> 0x14U))) 
                                              + VL_EXTEND_QI(48,16, 
                                                             ([&]() {
                                vlSelf->__Vfunc_num_bytes__10__size 
                                    = (7U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta_q[0U] 
                                             >> 2U));
                                vlSelf->__Vfunc_num_bytes__10__Vfuncout 
                                    = (0xffffU & ((IData)(1U) 
                                                  << (IData)(vlSelf->__Vfunc_num_bytes__10__size)));
                            }(), (IData)(vlSelf->__Vfunc_num_bytes__10__Vfuncout))))));
        if ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_ax_mux__inp_ready_o))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__r_cnt_d 
                = (0xffU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__r_cnt_d) 
                            - (IData)(1U)));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta_d[0U] 
                = ((0xfffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta_d[0U]) 
                   | ((IData)((0xffffffffffffULL & 
                               (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta[2U])) 
                                 << 0x2cU) | (((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta[1U])) 
                                               << 0xcU) 
                                              | ((QData)((IData)(
                                                                 vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta[0U])) 
                                                 >> 0x14U))))) 
                      << 0x14U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta_d[1U] 
                = (((IData)((0xffffffffffffULL & (((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta[2U])) 
                                                   << 0x2cU) 
                                                  | (((QData)((IData)(
                                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta[1U])) 
                                                      << 0xcU) 
                                                     | ((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta[0U])) 
                                                        >> 0x14U))))) 
                    >> 0xcU) | ((IData)(((0xffffffffffffULL 
                                          & (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta[2U])) 
                                              << 0x2cU) 
                                             | (((QData)((IData)(
                                                                 vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta[1U])) 
                                                 << 0xcU) 
                                                | ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta[0U])) 
                                                   >> 0x14U)))) 
                                         >> 0x20U)) 
                                << 0x14U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta_d[2U] 
                = (0xfU & ((IData)(((0xffffffffffffULL 
                                     & (((QData)((IData)(
                                                         vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta[2U])) 
                                         << 0x2cU) 
                                        | (((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta[1U])) 
                                            << 0xcU) 
                                           | ((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta[0U])) 
                                              >> 0x14U)))) 
                                    >> 0x20U)) >> 0xcU));
        }
    } else if ((2U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0U])) {
        VL_CONCAT_WQI(68,48,20, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta_d, 
                      (0xffffffffffffULL & VL_SEL_QWII(128, 
                                                       ([&]() {
                            vlSelf->__Vfunc_aligned_addr__11__size 
                                = (7U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0U] 
                                         >> 0x16U));
                            vlSelf->__Vfunc_aligned_addr__11__addr[0U] 
                                = (IData)((0xffffffffffffULL 
                                           & (((QData)((IData)(
                                                               vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[2U])) 
                                               << 0x1fU) 
                                              | ((QData)((IData)(
                                                                 vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[1U])) 
                                                 >> 1U))));
                            vlSelf->__Vfunc_aligned_addr__11__addr[1U] 
                                = (IData)(((0xffffffffffffULL 
                                            & (((QData)((IData)(
                                                                vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[2U])) 
                                                << 0x1fU) 
                                               | ((QData)((IData)(
                                                                  vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[1U])) 
                                                  >> 1U))) 
                                           >> 0x20U));
                            vlSelf->__Vfunc_aligned_addr__11__addr[2U] = 0U;
                            vlSelf->__Vfunc_aligned_addr__11__addr[3U] = 0U;
                            VL_SHIFTR_WWI(128,128,3, __Vtemp_2, vlSelf->__Vfunc_aligned_addr__11__addr, (IData)(vlSelf->__Vfunc_aligned_addr__11__size));
                            VL_SHIFTL_WWI(128,128,3, vlSelf->__Vfunc_aligned_addr__11__Vfuncout, __Vtemp_2, (IData)(vlSelf->__Vfunc_aligned_addr__11__size));
                        }(), vlSelf->__Vfunc_aligned_addr__11__Vfuncout), 0U, 0x30U)), 
                      ((0x3c00U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[2U] 
                                   >> 7U)) | (((0U 
                                                == 
                                                (0xffU 
                                                 & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[1U] 
                                                     << 7U) 
                                                    | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0U] 
                                                       >> 0x19U)))) 
                                               << 9U) 
                                              | ((0x1e0U 
                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0U] 
                                                     >> 3U)) 
                                                 | ((0x1cU 
                                                     & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0U] 
                                                        >> 0x14U)) 
                                                    | (1U 
                                                       & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0U] 
                                                          >> 0x13U)))))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta[0U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta_d[0U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta[1U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta_d[1U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta[2U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta_d[2U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_valid = 1U;
        if ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_ax_mux__inp_ready_o))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__r_cnt_d 
                = (0xffU & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[1U] 
                             << 7U) | (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[0U] 
                                       >> 0x19U)));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_tcdm__axi_rsp_o[2U] 
                = (0x100000U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_tcdm__axi_rsp_o[2U]);
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta[0U] 
            = ((0xfffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta[0U]) 
               | ((IData)((0xffffffffffffULL & (((QData)((IData)(
                                                                 vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[2U])) 
                                                 << 0x1fU) 
                                                | ((QData)((IData)(
                                                                   vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[1U])) 
                                                   >> 1U)))) 
                  << 0x14U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta[1U] 
            = (((IData)((0xffffffffffffULL & (((QData)((IData)(
                                                               vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[2U])) 
                                               << 0x1fU) 
                                              | ((QData)((IData)(
                                                                 vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[1U])) 
                                                 >> 1U)))) 
                >> 0xcU) | ((IData)(((0xffffffffffffULL 
                                      & (((QData)((IData)(
                                                          vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[2U])) 
                                          << 0x1fU) 
                                         | ((QData)((IData)(
                                                            vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[1U])) 
                                            >> 1U))) 
                                     >> 0x20U)) << 0x14U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta[2U] 
            = (0xfU & ((IData)(((0xffffffffffffULL 
                                 & (((QData)((IData)(
                                                     vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[2U])) 
                                     << 0x1fU) | ((QData)((IData)(
                                                                  vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[1U])) 
                                                  >> 1U))) 
                                >> 0x20U)) >> 0xcU));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_tcdm__axi_rsp_o[2U] 
        = (0x1fffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_tcdm__axi_rsp_o[2U]);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_tcdm__axi_rsp_o[2U] 
        = (0x37ffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_tcdm__axi_rsp_o[2U]);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta_d[0U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta_q[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta_d[1U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta_q[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta_d[2U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta_q[2U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta[0U] = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta[1U] = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta[2U] = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_valid = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__w_cnt_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__w_cnt_q;
    if ((0U < (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__w_cnt_q))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta_d[0U] 
            = ((0xfffffdffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta_d[0U]) 
               | ((1U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__w_cnt_q)) 
                  << 9U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta[0U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta_d[0U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta[1U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta_d[1U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta[2U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta_d[2U];
        VL_ASSIGNSEL_WQ(68,48,0x14U, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta, 
                        (0xffffffffffffULL & ((((QData)((IData)(
                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta_q[2U])) 
                                                << 0x2cU) 
                                               | (((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta_q[1U])) 
                                                   << 0xcU) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta_q[0U])) 
                                                     >> 0x14U))) 
                                              + VL_EXTEND_QI(48,16, 
                                                             ([&]() {
                                vlSelf->__Vfunc_num_bytes__12__size 
                                    = (7U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta_q[0U] 
                                             >> 2U));
                                vlSelf->__Vfunc_num_bytes__12__Vfuncout 
                                    = (0xffffU & ((IData)(1U) 
                                                  << (IData)(vlSelf->__Vfunc_num_bytes__12__size)));
                            }(), (IData)(vlSelf->__Vfunc_num_bytes__12__Vfuncout))))));
        if ((0x400000U & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[2U])) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_valid = 1U;
            if ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_ax_mux__inp_ready_o))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__w_cnt_d 
                    = (0xffU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__w_cnt_d) 
                                - (IData)(1U)));
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_tcdm__axi_rsp_o[2U] 
                    = (0x80000U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_tcdm__axi_rsp_o[2U]);
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta_d[0U] 
                    = ((0xfffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta_d[0U]) 
                       | ((IData)((0xffffffffffffULL 
                                   & (((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta[2U])) 
                                       << 0x2cU) | 
                                      (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta[1U])) 
                                        << 0xcU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta[0U])) 
                                        >> 0x14U))))) 
                          << 0x14U));
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta_d[1U] 
                    = (((IData)((0xffffffffffffULL 
                                 & (((QData)((IData)(
                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta[2U])) 
                                     << 0x2cU) | (((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta[1U])) 
                                                   << 0xcU) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta[0U])) 
                                                     >> 0x14U))))) 
                        >> 0xcU) | ((IData)(((0xffffffffffffULL 
                                              & (((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta[2U])) 
                                                  << 0x2cU) 
                                                 | (((QData)((IData)(
                                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta[1U])) 
                                                     << 0xcU) 
                                                    | ((QData)((IData)(
                                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta[0U])) 
                                                       >> 0x14U)))) 
                                             >> 0x20U)) 
                                    << 0x14U));
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta_d[2U] 
                    = (0xfU & ((IData)(((0xffffffffffffULL 
                                         & (((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta[2U])) 
                                             << 0x2cU) 
                                            | (((QData)((IData)(
                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta[1U])) 
                                                << 0xcU) 
                                               | ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta[0U])) 
                                                  >> 0x14U)))) 
                                        >> 0x20U)) 
                               >> 0xcU));
            }
        }
    } else if ((1U & ((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[5U] 
                       >> 2U) & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[2U] 
                                 >> 0x16U)))) {
        VL_CONCAT_WQI(68,48,20, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta_d, 
                      (0xffffffffffffULL & VL_SEL_QWII(128, 
                                                       ([&]() {
                            vlSelf->__Vfunc_aligned_addr__13__size 
                                = (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[5U] 
                                   >> 0x1dU);
                            vlSelf->__Vfunc_aligned_addr__13__addr[0U] 
                                = (IData)((0xffffffffffffULL 
                                           & (((QData)((IData)(
                                                               vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[7U])) 
                                               << 0x18U) 
                                              | ((QData)((IData)(
                                                                 vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[6U])) 
                                                 >> 8U))));
                            vlSelf->__Vfunc_aligned_addr__13__addr[1U] 
                                = (IData)(((0xffffffffffffULL 
                                            & (((QData)((IData)(
                                                                vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[7U])) 
                                                << 0x18U) 
                                               | ((QData)((IData)(
                                                                  vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[6U])) 
                                                  >> 8U))) 
                                           >> 0x20U));
                            vlSelf->__Vfunc_aligned_addr__13__addr[2U] = 0U;
                            vlSelf->__Vfunc_aligned_addr__13__addr[3U] = 0U;
                            VL_SHIFTR_WWI(128,128,3, __Vtemp_4, vlSelf->__Vfunc_aligned_addr__13__addr, (IData)(vlSelf->__Vfunc_aligned_addr__13__size));
                            VL_SHIFTL_WWI(128,128,3, vlSelf->__Vfunc_aligned_addr__13__Vfuncout, __Vtemp_4, (IData)(vlSelf->__Vfunc_aligned_addr__13__size));
                        }(), vlSelf->__Vfunc_aligned_addr__13__Vfuncout), 0U, 0x30U)), 
                      (2U | ((0xfc000U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[5U] 
                                          << 9U)) | 
                             ((0x3c00U & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[7U] 
                                          >> 0xeU)) 
                              | (((0U == (0xffU & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[6U])) 
                                  << 9U) | ((0x1e0U 
                                             & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[5U] 
                                                >> 0xaU)) 
                                            | ((0x1cU 
                                                & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[5U] 
                                                   >> 0x1bU)) 
                                               | (1U 
                                                  & (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[5U] 
                                                     >> 0x1aU)))))))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta[0U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta_d[0U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta[1U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta_d[1U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta[2U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta_d[2U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_valid = 1U;
        if ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_ax_mux__inp_ready_o))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__w_cnt_d 
                = (0xffU & vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[6U]);
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_tcdm__axi_rsp_o[2U] 
                = (0x200000U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_tcdm__axi_rsp_o[2U]);
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_tcdm__axi_rsp_o[2U] 
                = (0x80000U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_tcdm__axi_rsp_o[2U]);
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta[0U] 
            = ((0xfffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta[0U]) 
               | ((IData)((0xffffffffffffULL & (((QData)((IData)(
                                                                 vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[7U])) 
                                                 << 0x18U) 
                                                | ((QData)((IData)(
                                                                   vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[6U])) 
                                                   >> 8U)))) 
                  << 0x14U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta[1U] 
            = (((IData)((0xffffffffffffULL & (((QData)((IData)(
                                                               vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[7U])) 
                                               << 0x18U) 
                                              | ((QData)((IData)(
                                                                 vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[6U])) 
                                                 >> 8U)))) 
                >> 0xcU) | ((IData)(((0xffffffffffffULL 
                                      & (((QData)((IData)(
                                                          vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[7U])) 
                                          << 0x18U) 
                                         | ((QData)((IData)(
                                                            vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[6U])) 
                                            >> 8U))) 
                                     >> 0x20U)) << 0x14U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta[2U] 
            = (0xfU & ((IData)(((0xffffffffffffULL 
                                 & (((QData)((IData)(
                                                     vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[7U])) 
                                     << 0x18U) | ((QData)((IData)(
                                                                  vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[6U])) 
                                                  >> 8U))) 
                                >> 0x20U)) >> 0xcU));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta_sel_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta_sel_q;
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__sel_lock_q) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta_sel_d 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta_sel_q;
    } else if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_valid) 
                ^ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_valid))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta_sel_d 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_valid;
    } else if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_valid) 
                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_valid))) {
        if (((0xfU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta[0U] 
                      >> 5U)) > (0xfU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta[0U] 
                                         >> 5U)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta_sel_d = 1U;
        } else if (((0xfU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta[0U] 
                             >> 5U)) > (0xfU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta[0U] 
                                                >> 5U)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta_sel_d = 0U;
        } else if (((0xfU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta[0U] 
                             >> 5U)) == (0xfU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta[0U] 
                                                 >> 5U)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta_sel_d 
                = ((1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta[0U] 
                           >> 9U) & (~ (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta[0U] 
                                        >> 9U)))) || 
                   ((0U < (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__w_cnt_q)) 
                    || ((0U >= (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__r_cnt_q)) 
                        && (1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta_sel_q))))));
        }
    }
    __Vtemp_6[0U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta[0U];
    __Vtemp_6[1U] = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta[1U];
    __Vtemp_6[2U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta[0U] 
                      << 4U) | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta[2U]);
    __Vtemp_6[3U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta[0U] 
                      >> 0x1cU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta[1U] 
                                   << 4U));
    __Vtemp_6[4U] = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta[1U] 
                      >> 0x1cU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta[2U] 
                                   << 4U));
    if ((0x87U >= (0xffU & ((IData)(0x44U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta_sel_d))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta[0U] 
            = (((0U == (0x1fU & ((IData)(0x44U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta_sel_d))))
                 ? 0U : (__Vtemp_6[((IData)(1U) + (7U 
                                                   & (((IData)(0x44U) 
                                                       * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta_sel_d)) 
                                                      >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x44U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta_sel_d)))))) 
               | (__Vtemp_6[(7U & (((IData)(0x44U) 
                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta_sel_d)) 
                                   >> 5U))] >> (0x1fU 
                                                & ((IData)(0x44U) 
                                                   * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta_sel_d)))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta[1U] 
            = (((0U == (0x1fU & ((IData)(0x44U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta_sel_d))))
                 ? 0U : (__Vtemp_6[((IData)(2U) + (7U 
                                                   & (((IData)(0x44U) 
                                                       * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta_sel_d)) 
                                                      >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x44U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta_sel_d)))))) 
               | (__Vtemp_6[((IData)(1U) + (7U & (((IData)(0x44U) 
                                                   * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta_sel_d)) 
                                                  >> 5U)))] 
                  >> (0x1fU & ((IData)(0x44U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta_sel_d)))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta[2U] 
            = (0xfU & (((0U == (0x1fU & ((IData)(0x44U) 
                                         * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta_sel_d))))
                         ? 0U : (__Vtemp_6[((IData)(3U) 
                                            + (7U & 
                                               (((IData)(0x44U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta_sel_d)) 
                                                >> 5U)))] 
                                 << ((IData)(0x20U) 
                                     - (0x1fU & ((IData)(0x44U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta_sel_d)))))) 
                       | (__Vtemp_6[((IData)(2U) + 
                                     (7U & (((IData)(0x44U) 
                                             * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta_sel_d)) 
                                            >> 5U)))] 
                          >> (0x1fU & ((IData)(0x44U) 
                                       * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta_sel_d))))));
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta[0U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta[1U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta[2U] = 0U;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__arb_valid 
        = (1U & ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_valid) 
                   << 1U) | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_valid)) 
                 >> (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta_sel_d)));
    __Vfunc_from_axi_amo__14__amo = (0x3fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta[0U] 
                                              >> 0xeU));
    __Vfunc_from_axi_amo__14__result = ((0x20U & (IData)(__Vfunc_from_axi_amo__14__amo))
                                         ? ((0x10U 
                                             & (IData)(__Vfunc_from_axi_amo__14__amo))
                                             ? ((8U 
                                                 & (IData)(__Vfunc_from_axi_amo__14__amo))
                                                 ? 0U
                                                 : 
                                                ((4U 
                                                  & (IData)(__Vfunc_from_axi_amo__14__amo))
                                                  ? 0U
                                                  : 
                                                 ((2U 
                                                   & (IData)(__Vfunc_from_axi_amo__14__amo))
                                                   ? 0U
                                                   : 
                                                  ((1U 
                                                    & (IData)(__Vfunc_from_axi_amo__14__amo))
                                                    ? 0U
                                                    : 1U))))
                                             : ((8U 
                                                 & (IData)(__Vfunc_from_axi_amo__14__amo))
                                                 ? 0U
                                                 : 
                                                ((4U 
                                                  & (IData)(__Vfunc_from_axi_amo__14__amo))
                                                  ? 
                                                 ((2U 
                                                   & (IData)(__Vfunc_from_axi_amo__14__amo))
                                                   ? 
                                                  ((1U 
                                                    & (IData)(__Vfunc_from_axi_amo__14__amo))
                                                    ? 9U
                                                    : 7U)
                                                   : 
                                                  ((1U 
                                                    & (IData)(__Vfunc_from_axi_amo__14__amo))
                                                    ? 8U
                                                    : 6U))
                                                  : 
                                                 ((2U 
                                                   & (IData)(__Vfunc_from_axi_amo__14__amo))
                                                   ? 
                                                  ((1U 
                                                    & (IData)(__Vfunc_from_axi_amo__14__amo))
                                                    ? 4U
                                                    : 5U)
                                                   : 
                                                  ((1U 
                                                    & (IData)(__Vfunc_from_axi_amo__14__amo))
                                                    ? 3U
                                                    : 2U)))))
                                         : 0U);
    __Vfunc_from_axi_amo__14__Vfuncout = __Vfunc_from_axi_amo__14__result;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__amo 
        = __Vfunc_from_axi_amo__14__Vfuncout;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__data 
        = (((QData)((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[5U])) 
            << 0x3eU) | (((QData)((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[4U])) 
                          << 0x1eU) | ((QData)((IData)(
                                                       vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[3U])) 
                                       >> 2U)));
    if ((3U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__amo))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__data 
            = (~ (((QData)((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[5U])) 
                   << 0x3eU) | (((QData)((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[4U])) 
                                 << 0x1eU) | ((QData)((IData)(
                                                              vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.mst_req_o[3U])) 
                                              >> 2U))));
    }
    if ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta[0U])) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__amo 
            = ((2U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta[0U])
                ? 0xbU : 0xaU);
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellinp__i_sel_buf__data_i 
        = (((IData)((0x202U == (0x202U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta[0U]))) 
            << 1U) | (IData)((2U != (0x80002U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta[0U]))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_fork__valid_o 
        = (6U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_fork__valid_o));
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q)))) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__arb_valid) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_fork__valid_o 
                = (1U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_fork__valid_o));
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_fork__valid_o 
        = (5U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_fork__valid_o));
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_q)))) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__arb_valid) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_fork__valid_o 
                = (2U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_fork__valid_o));
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_fork__valid_o 
        = (3U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_fork__valid_o));
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__gen_oup_state__BRA__2__KET____DOT__oup_state_q)))) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__arb_valid) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_fork__valid_o 
                = (4U | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_fork__valid_o));
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__push 
        = ((3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__status_cnt_q)) 
           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_fork__valid_o) 
              >> 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__push 
        = ((3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__status_cnt_q)) 
           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_fork__valid_o) 
              >> 2U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__gate_clock = 1U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_n[0U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_n[1U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_n[2U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[2U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_n[3U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[3U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_n[4U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[4U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_n[5U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[5U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_n[6U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[6U];
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__push) 
         & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__gate_clock = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT____Vlvbound_h3b3dc2ac__0[0U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta[0U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT____Vlvbound_h3b3dc2ac__0[1U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta[1U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT____Vlvbound_h3b3dc2ac__0[2U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta[2U];
        if ((0xcbU >= (0xffU & ((IData)(0x44U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__write_pointer_q))))) {
            VL_ASSIGNSEL_WW(204,68,(0xffU & ((IData)(0x44U) 
                                             * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__write_pointer_q))), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_n, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT____Vlvbound_h3b3dc2ac__0);
        }
    }
    if ((0xcbU >= (0xffU & ((IData)(0x44U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta_buf[0U] 
            = (((0U == (0x1fU & ((IData)(0x44U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q))))
                 ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[
                         ((IData)(1U) + (7U & (((IData)(0x44U) 
                                                * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                               >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x44U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q)))))) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[
                  (7U & (((IData)(0x44U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                         >> 5U))] >> (0x1fU & ((IData)(0x44U) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q)))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta_buf[1U] 
            = (((0U == (0x1fU & ((IData)(0x44U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q))))
                 ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[
                         ((IData)(2U) + (7U & (((IData)(0x44U) 
                                                * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                               >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x44U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q)))))) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[
                  ((IData)(1U) + (7U & (((IData)(0x44U) 
                                         * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                        >> 5U)))] >> 
                  (0x1fU & ((IData)(0x44U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q)))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta_buf[2U] 
            = (0xfU & (((0U == (0x1fU & ((IData)(0x44U) 
                                         * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q))))
                         ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[
                                 ((IData)(3U) + (7U 
                                                 & (((IData)(0x44U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                                    >> 5U)))] 
                                 << ((IData)(0x20U) 
                                     - (0x1fU & ((IData)(0x44U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q)))))) 
                       | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[
                          ((IData)(2U) + (7U & (((IData)(0x44U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                                >> 5U)))] 
                          >> (0x1fU & ((IData)(0x44U) 
                                       * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q))))));
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta_buf[0U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta_buf[1U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta_buf[2U] = 0U;
    }
    if (((0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__status_cnt_q)) 
         & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__push))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta_buf[0U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta[0U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta_buf[1U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta[1U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta_buf[2U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta[2U];
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__empty 
        = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__push)) 
           & (0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__status_cnt_q)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__gate_clock = 1U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__mem_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__mem_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__push) 
         & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__gate_clock = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT____Vlvbound_haaa6db43__0 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellinp__i_sel_buf__data_i;
        if ((5U >= (7U & VL_SHIFTL_III(3,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__write_pointer_q), 1U)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__mem_n 
                = (((~ ((IData)(3U) << (7U & VL_SHIFTL_III(3,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__write_pointer_q), 1U)))) 
                    & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__mem_n)) 
                   | (0x3fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT____Vlvbound_haaa6db43__0) 
                               << (7U & VL_SHIFTL_III(3,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__write_pointer_q), 1U)))));
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_sel_buf__data_o 
        = ((5U >= (7U & VL_SHIFTL_III(3,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__read_pointer_q), 1U)))
            ? (3U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__mem_q) 
                     >> (7U & VL_SHIFTL_III(3,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__read_pointer_q), 1U))))
            : 0U);
    if (((0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__status_cnt_q)) 
         & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__push))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_sel_buf__data_o 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellinp__i_sel_buf__data_i;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__empty 
        = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__push)) 
           & (0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__status_cnt_q)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__int_oup_ready 
        = (2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__int_oup_ready));
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__int_oup_ready 
            = ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__int_oup_ready)) 
               | ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_sel_buf__data_o))) 
                  || (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellinp__i_fork_dynamic__ready_i))));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__int_oup_ready 
        = (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__int_oup_ready));
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__int_oup_ready 
            = ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__int_oup_ready)) 
               | (((1U & (~ ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_sel_buf__data_o) 
                             >> 1U))) || (1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellinp__i_fork_dynamic__ready_i) 
                                                >> 1U))) 
                  << 1U));
    }
}
