@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N: CG364 :"C:\embedded\FPGA projects\spi_slave\spi_slave.sv":1:7:1:15|Synthesizing module SPI_Slave in library work.
@N: CG364 :"C:\embedded\FPGA projects\spi_slave\top.sv":1:7:1:9|Synthesizing module top in library work.
@N|Running in 64-bit mode
@N: NF107 :"C:\embedded\FPGA projects\spi_slave\top.sv":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\embedded\FPGA projects\spi_slave\top.sv":1:7:1:9|Selected library: work cell: top view verilog as top level

