// Seed: 4164847942
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    input tri id_2,
    input tri id_3,
    input supply1 id_4,
    input wire id_5,
    input wire id_6,
    input uwire id_7
);
  initial
    if ({id_3, id_0(1, id_7, id_5, 1)}) begin
      id_9 <= 1;
    end
  always_latch deassign id_10;
  assign id_10 = 1;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input tri id_2,
    input wand id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply1 id_6
    , id_15,
    input wor id_7,
    output tri1 id_8,
    input tri id_9,
    input wand id_10,
    input supply1 id_11,
    output wand id_12,
    input wire id_13
);
  wire id_16;
  assign id_15[1'b0] = 1;
  module_0(
      id_6, id_10, id_2, id_5, id_1, id_3, id_11, id_4
  );
endmodule
