

================================================================
== Vivado HLS Report for 'Upper_inv'
================================================================
* Date:           Sat Aug 15 11:40:47 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Inversion_LUP1
* Solution:       No_directive
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.397|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  159|  363|  159|  363|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+-------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+-------+----------+
        |- uinv_label10     |   15|   15|         5|          -|          -|      3|    no    |
        | + uinv_label11    |    3|    3|         1|          -|          -|      3|    no    |
        |- uinv_label20     |   51|   51|        17|          -|          -|      3|    no    |
        |- univ_label30     |   90|  294|  30 ~ 98 |          -|          -|      3|    no    |
        | + univ_label31    |   28|   96|  28 ~ 48 |          -|          -| 1 ~ 2 |    no    |
        |  ++ univ_label32  |   10|   30|        10|          -|          -| 1 ~ 3 |    no    |
        +-------------------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    271|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|    1109|   1705|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    354|    -|
|Register         |        -|      -|     216|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|    1325|   2330|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|       1|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |inverse_top_fadd_hbi_U25  |inverse_top_fadd_hbi  |        0|      2|  205|  390|    0|
    |inverse_top_fdiv_dEe_U27  |inverse_top_fdiv_dEe  |        0|      0|  761|  994|    0|
    |inverse_top_fmul_cud_U26  |inverse_top_fmul_cud  |        0|      3|  143|  321|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5| 1109| 1705|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln178_fu_272_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln196_1_fu_425_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln196_fu_415_p2    |     +    |      0|  0|   8|           5|           5|
    |add_ln198_fu_378_p2    |     +    |      0|  0|  15|           5|           5|
    |i_4_fu_228_p2          |     +    |      0|  0|  10|           2|           1|
    |i_5_fu_317_p2          |     +    |      0|  0|  10|           2|           1|
    |i_fu_288_p2            |     +    |      0|  0|  10|           2|           1|
    |j_5_fu_350_p2          |     +    |      0|  0|  10|           2|           1|
    |j_fu_262_p2            |     +    |      0|  0|  10|           2|           1|
    |k_4_fu_435_p2          |     +    |      0|  0|  39|           1|          32|
    |sub_ln178_fu_250_p2    |     -    |      0|  0|  15|           5|           5|
    |sub_ln196_1_fu_409_p2  |     -    |      0|  0|   8|           5|           5|
    |sub_ln196_fu_372_p2    |     -    |      0|  0|  15|           5|           5|
    |icmp_ln174_fu_222_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln176_fu_256_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln182_fu_282_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln187_fu_311_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln189_fu_344_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln193_fu_388_p2   |   icmp   |      0|  0|  18|          32|          32|
    |xor_ln198_fu_445_p2    |    xor   |      0|  0|  33|          32|          33|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 271|         120|         147|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |U_address0          |   21|          4|    4|         16|
    |U_inv_address0      |   27|          5|    4|         20|
    |U_inv_d0            |   15|          3|   32|         96|
    |ap_NS_fsm           |  213|         49|    1|         49|
    |grp_fu_209_p0       |   15|          3|   32|         96|
    |i1_0_reg_143        |    9|          2|    2|          4|
    |i_0_reg_121         |    9|          2|    2|          4|
    |indvars_iv_reg_154  |    9|          2|    2|          4|
    |j_0_reg_132         |    9|          2|    2|          4|
    |k_0_reg_189         |    9|          2|   32|         64|
    |k_reg_166           |    9|          2|    2|          4|
    |sum_0_reg_177       |    9|          2|   32|         64|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  354|         78|  147|        425|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |U_addr_1_reg_514      |   2|   0|    4|          2|
    |U_inv_addr_3_reg_537  |   4|   0|    4|          0|
    |ap_CS_fsm             |  48|   0|   48|          0|
    |i1_0_reg_143          |   2|   0|    2|          0|
    |i_0_reg_121           |   2|   0|    2|          0|
    |i_4_reg_459           |   2|   0|    2|          0|
    |i_5_reg_503           |   2|   0|    2|          0|
    |i_reg_480             |   2|   0|    2|          0|
    |indvars_iv_reg_154    |   2|   0|    2|          0|
    |j_0_reg_132           |   2|   0|    2|          0|
    |j_5_reg_527           |   2|   0|    2|          0|
    |k_0_reg_189           |  32|   0|   32|          0|
    |k_4_reg_555           |  32|   0|   32|          0|
    |k_reg_166             |   2|   0|    2|          0|
    |sub_ln178_reg_464     |   5|   0|    5|          0|
    |sub_ln196_reg_532     |   5|   0|    5|          0|
    |sum_0_reg_177         |  32|   0|   32|          0|
    |tmp_s_reg_565         |  32|   0|   32|          0|
    |zext_ln184_reg_485    |   2|   0|   64|         62|
    |zext_ln187_reg_495    |   2|   0|   32|         30|
    |zext_ln198_1_reg_508  |   2|   0|    5|          3|
    +----------------------+----+----+-----+-----------+
    |Total                 | 216|   0|  313|         97|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |   Upper_inv  | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |   Upper_inv  | return value |
|ap_start        |  in |    1| ap_ctrl_hs |   Upper_inv  | return value |
|ap_done         | out |    1| ap_ctrl_hs |   Upper_inv  | return value |
|ap_idle         | out |    1| ap_ctrl_hs |   Upper_inv  | return value |
|ap_ready        | out |    1| ap_ctrl_hs |   Upper_inv  | return value |
|U_address0      | out |    4|  ap_memory |       U      |     array    |
|U_ce0           | out |    1|  ap_memory |       U      |     array    |
|U_q0            |  in |   32|  ap_memory |       U      |     array    |
|U_inv_address0  | out |    4|  ap_memory |     U_inv    |     array    |
|U_inv_ce0       | out |    1|  ap_memory |     U_inv    |     array    |
|U_inv_we0       | out |    1|  ap_memory |     U_inv    |     array    |
|U_inv_d0        | out |   32|  ap_memory |     U_inv    |     array    |
|U_inv_q0        |  in |   32|  ap_memory |     U_inv    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 48
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 5 21 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 4 
21 --> 22 
22 --> 23 21 
23 --> 24 33 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 23 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 22 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 49 [1/1] (1.76ns)   --->   "br label %1" [Inversion_LUP1/inverse.cpp:174]   --->   Operation 49 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %0 ], [ %i_4, %uinv_label10_end ]"   --->   Operation 50 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.95ns)   --->   "%icmp_ln174 = icmp eq i2 %i_0, -1" [Inversion_LUP1/inverse.cpp:174]   --->   Operation 51 'icmp' 'icmp_ln174' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 52 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.56ns)   --->   "%i_4 = add i2 %i_0, 1" [Inversion_LUP1/inverse.cpp:174]   --->   Operation 53 'add' 'i_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln174, label %.preheader2.preheader, label %uinv_label10_begin" [Inversion_LUP1/inverse.cpp:174]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str14) nounwind" [Inversion_LUP1/inverse.cpp:175]   --->   Operation 55 'specloopname' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str14)" [Inversion_LUP1/inverse.cpp:175]   --->   Operation 56 'specregionbegin' 'tmp_21' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i2 %i_0 to i5" [Inversion_LUP1/inverse.cpp:178]   --->   Operation 57 'zext' 'zext_ln178' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_33 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_0, i2 0)" [Inversion_LUP1/inverse.cpp:178]   --->   Operation 58 'bitconcatenate' 'tmp_33' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln178_1 = zext i4 %tmp_33 to i5" [Inversion_LUP1/inverse.cpp:178]   --->   Operation 59 'zext' 'zext_ln178_1' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.73ns)   --->   "%sub_ln178 = sub i5 %zext_ln178_1, %zext_ln178" [Inversion_LUP1/inverse.cpp:178]   --->   Operation 60 'sub' 'sub_ln178' <Predicate = (!icmp_ln174)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.76ns)   --->   "br label %2" [Inversion_LUP1/inverse.cpp:176]   --->   Operation 61 'br' <Predicate = (!icmp_ln174)> <Delay = 1.76>
ST_2 : Operation 62 [1/1] (1.76ns)   --->   "br label %.preheader2" [Inversion_LUP1/inverse.cpp:182]   --->   Operation 62 'br' <Predicate = (icmp_ln174)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 4.10>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ 0, %uinv_label10_begin ], [ %j, %3 ]"   --->   Operation 63 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.95ns)   --->   "%icmp_ln176 = icmp eq i2 %j_0, -1" [Inversion_LUP1/inverse.cpp:176]   --->   Operation 64 'icmp' 'icmp_ln176' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 65 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.56ns)   --->   "%j = add i2 %j_0, 1" [Inversion_LUP1/inverse.cpp:176]   --->   Operation 66 'add' 'j' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %icmp_ln176, label %uinv_label10_end, label %3" [Inversion_LUP1/inverse.cpp:176]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str15) nounwind" [Inversion_LUP1/inverse.cpp:177]   --->   Operation 68 'specloopname' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln178_2 = zext i2 %j_0 to i5" [Inversion_LUP1/inverse.cpp:178]   --->   Operation 69 'zext' 'zext_ln178_2' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.78ns)   --->   "%add_ln178 = add i5 %sub_ln178, %zext_ln178_2" [Inversion_LUP1/inverse.cpp:178]   --->   Operation 70 'add' 'add_ln178' <Predicate = (!icmp_ln176)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln178 = sext i5 %add_ln178 to i64" [Inversion_LUP1/inverse.cpp:178]   --->   Operation 71 'sext' 'sext_ln178' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%U_inv_addr_1 = getelementptr [9 x float]* %U_inv, i64 0, i64 %sext_ln178" [Inversion_LUP1/inverse.cpp:178]   --->   Operation 72 'getelementptr' 'U_inv_addr_1' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %U_inv_addr_1, align 4" [Inversion_LUP1/inverse.cpp:178]   --->   Operation 73 'store' <Predicate = (!icmp_ln176)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "br label %2" [Inversion_LUP1/inverse.cpp:176]   --->   Operation 74 'br' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str14, i32 %tmp_21)" [Inversion_LUP1/inverse.cpp:180]   --->   Operation 75 'specregionend' 'empty' <Predicate = (icmp_ln176)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br label %1" [Inversion_LUP1/inverse.cpp:174]   --->   Operation 76 'br' <Predicate = (icmp_ln176)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.32>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%i1_0 = phi i2 [ %i, %4 ], [ 0, %.preheader2.preheader ]"   --->   Operation 77 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.95ns)   --->   "%icmp_ln182 = icmp eq i2 %i1_0, -1" [Inversion_LUP1/inverse.cpp:182]   --->   Operation 78 'icmp' 'icmp_ln182' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 79 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (1.56ns)   --->   "%i = add i2 %i1_0, 1" [Inversion_LUP1/inverse.cpp:182]   --->   Operation 80 'add' 'i' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %icmp_ln182, label %.preheader.preheader, label %4" [Inversion_LUP1/inverse.cpp:182]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_34 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i1_0, i2 0)" [Inversion_LUP1/inverse.cpp:184]   --->   Operation 82 'bitconcatenate' 'tmp_34' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i4 %tmp_34 to i64" [Inversion_LUP1/inverse.cpp:184]   --->   Operation 83 'zext' 'zext_ln184' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%U_addr = getelementptr [9 x float]* %U, i64 0, i64 %zext_ln184" [Inversion_LUP1/inverse.cpp:184]   --->   Operation 84 'getelementptr' 'U_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_4 : Operation 85 [2/2] (2.32ns)   --->   "%U_load = load float* %U_addr, align 4" [Inversion_LUP1/inverse.cpp:184]   --->   Operation 85 'load' 'U_load' <Predicate = (!icmp_ln182)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 86 [1/1] (1.76ns)   --->   "br label %.preheader" [Inversion_LUP1/inverse.cpp:187]   --->   Operation 86 'br' <Predicate = (icmp_ln182)> <Delay = 1.76>

State 5 <SV = 3> <Delay = 8.39>
ST_5 : Operation 87 [1/2] (2.32ns)   --->   "%U_load = load float* %U_addr, align 4" [Inversion_LUP1/inverse.cpp:184]   --->   Operation 87 'load' 'U_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 88 [16/16] (6.07ns)   --->   "%tmp = fdiv float 1.000000e+00, %U_load" [Inversion_LUP1/inverse.cpp:184]   --->   Operation 88 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 4> <Delay = 6.07>
ST_6 : Operation 89 [15/16] (6.07ns)   --->   "%tmp = fdiv float 1.000000e+00, %U_load" [Inversion_LUP1/inverse.cpp:184]   --->   Operation 89 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 5> <Delay = 6.07>
ST_7 : Operation 90 [14/16] (6.07ns)   --->   "%tmp = fdiv float 1.000000e+00, %U_load" [Inversion_LUP1/inverse.cpp:184]   --->   Operation 90 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 6.07>
ST_8 : Operation 91 [13/16] (6.07ns)   --->   "%tmp = fdiv float 1.000000e+00, %U_load" [Inversion_LUP1/inverse.cpp:184]   --->   Operation 91 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 6.07>
ST_9 : Operation 92 [12/16] (6.07ns)   --->   "%tmp = fdiv float 1.000000e+00, %U_load" [Inversion_LUP1/inverse.cpp:184]   --->   Operation 92 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 6.07>
ST_10 : Operation 93 [11/16] (6.07ns)   --->   "%tmp = fdiv float 1.000000e+00, %U_load" [Inversion_LUP1/inverse.cpp:184]   --->   Operation 93 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 6.07>
ST_11 : Operation 94 [10/16] (6.07ns)   --->   "%tmp = fdiv float 1.000000e+00, %U_load" [Inversion_LUP1/inverse.cpp:184]   --->   Operation 94 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 6.07>
ST_12 : Operation 95 [9/16] (6.07ns)   --->   "%tmp = fdiv float 1.000000e+00, %U_load" [Inversion_LUP1/inverse.cpp:184]   --->   Operation 95 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 6.07>
ST_13 : Operation 96 [8/16] (6.07ns)   --->   "%tmp = fdiv float 1.000000e+00, %U_load" [Inversion_LUP1/inverse.cpp:184]   --->   Operation 96 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 6.07>
ST_14 : Operation 97 [7/16] (6.07ns)   --->   "%tmp = fdiv float 1.000000e+00, %U_load" [Inversion_LUP1/inverse.cpp:184]   --->   Operation 97 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 6.07>
ST_15 : Operation 98 [6/16] (6.07ns)   --->   "%tmp = fdiv float 1.000000e+00, %U_load" [Inversion_LUP1/inverse.cpp:184]   --->   Operation 98 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 6.07>
ST_16 : Operation 99 [5/16] (6.07ns)   --->   "%tmp = fdiv float 1.000000e+00, %U_load" [Inversion_LUP1/inverse.cpp:184]   --->   Operation 99 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 6.07>
ST_17 : Operation 100 [4/16] (6.07ns)   --->   "%tmp = fdiv float 1.000000e+00, %U_load" [Inversion_LUP1/inverse.cpp:184]   --->   Operation 100 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 6.07>
ST_18 : Operation 101 [3/16] (6.07ns)   --->   "%tmp = fdiv float 1.000000e+00, %U_load" [Inversion_LUP1/inverse.cpp:184]   --->   Operation 101 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 6.07>
ST_19 : Operation 102 [2/16] (6.07ns)   --->   "%tmp = fdiv float 1.000000e+00, %U_load" [Inversion_LUP1/inverse.cpp:184]   --->   Operation 102 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 8.39>
ST_20 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str16) nounwind" [Inversion_LUP1/inverse.cpp:183]   --->   Operation 103 'specloopname' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 104 [1/1] (0.00ns)   --->   "%U_inv_addr = getelementptr [9 x float]* %U_inv, i64 0, i64 %zext_ln184" [Inversion_LUP1/inverse.cpp:184]   --->   Operation 104 'getelementptr' 'U_inv_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 105 [1/16] (6.07ns)   --->   "%tmp = fdiv float 1.000000e+00, %U_load" [Inversion_LUP1/inverse.cpp:184]   --->   Operation 105 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 106 [1/1] (2.32ns)   --->   "store float %tmp, float* %U_inv_addr, align 4" [Inversion_LUP1/inverse.cpp:184]   --->   Operation 106 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_20 : Operation 107 [1/1] (0.00ns)   --->   "br label %.preheader2" [Inversion_LUP1/inverse.cpp:182]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>

State 21 <SV = 3> <Delay = 1.76>
ST_21 : Operation 108 [1/1] (0.00ns)   --->   "%indvars_iv = phi i2 [ %i_5, %univ_label30_end ], [ 0, %.preheader.preheader ]"   --->   Operation 108 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i2 %indvars_iv to i32" [Inversion_LUP1/inverse.cpp:187]   --->   Operation 109 'zext' 'zext_ln187' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 110 [1/1] (0.95ns)   --->   "%icmp_ln187 = icmp eq i2 %indvars_iv, -1" [Inversion_LUP1/inverse.cpp:187]   --->   Operation 110 'icmp' 'icmp_ln187' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 111 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 112 [1/1] (1.56ns)   --->   "%i_5 = add i2 %indvars_iv, 1" [Inversion_LUP1/inverse.cpp:187]   --->   Operation 112 'add' 'i_5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 113 [1/1] (0.00ns)   --->   "br i1 %icmp_ln187, label %7, label %univ_label30_begin" [Inversion_LUP1/inverse.cpp:187]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str17) nounwind" [Inversion_LUP1/inverse.cpp:188]   --->   Operation 114 'specloopname' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_21 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str17)" [Inversion_LUP1/inverse.cpp:188]   --->   Operation 115 'specregionbegin' 'tmp_22' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_21 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln198_1 = zext i2 %indvars_iv to i5" [Inversion_LUP1/inverse.cpp:198]   --->   Operation 116 'zext' 'zext_ln198_1' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_21 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_35 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %indvars_iv, i2 0)" [Inversion_LUP1/inverse.cpp:198]   --->   Operation 117 'bitconcatenate' 'tmp_35' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_21 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln198 = zext i4 %tmp_35 to i64" [Inversion_LUP1/inverse.cpp:198]   --->   Operation 118 'zext' 'zext_ln198' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_21 : Operation 119 [1/1] (0.00ns)   --->   "%U_addr_1 = getelementptr [9 x float]* %U, i64 0, i64 %zext_ln198" [Inversion_LUP1/inverse.cpp:198]   --->   Operation 119 'getelementptr' 'U_addr_1' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_21 : Operation 120 [1/1] (1.76ns)   --->   "br label %5" [Inversion_LUP1/inverse.cpp:189]   --->   Operation 120 'br' <Predicate = (!icmp_ln187)> <Delay = 1.76>
ST_21 : Operation 121 [1/1] (0.00ns)   --->   "ret void" [Inversion_LUP1/inverse.cpp:201]   --->   Operation 121 'ret' <Predicate = (icmp_ln187)> <Delay = 0.00>

State 22 <SV = 4> <Delay = 3.51>
ST_22 : Operation 122 [1/1] (0.00ns)   --->   "%k = phi i2 [ 0, %univ_label30_begin ], [ %j_5, %univ_label31_end ]"   --->   Operation 122 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln189 = zext i2 %k to i32" [Inversion_LUP1/inverse.cpp:189]   --->   Operation 123 'zext' 'zext_ln189' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 124 [1/1] (0.95ns)   --->   "%icmp_ln189 = icmp eq i2 %k, %indvars_iv" [Inversion_LUP1/inverse.cpp:189]   --->   Operation 124 'icmp' 'icmp_ln189' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2, i64 2)"   --->   Operation 125 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 126 [1/1] (1.56ns)   --->   "%j_5 = add i2 %k, 1" [Inversion_LUP1/inverse.cpp:189]   --->   Operation 126 'add' 'j_5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %icmp_ln189, label %univ_label30_end, label %univ_label31_begin" [Inversion_LUP1/inverse.cpp:189]   --->   Operation 127 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str18) nounwind" [Inversion_LUP1/inverse.cpp:190]   --->   Operation 128 'specloopname' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_22 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str18)" [Inversion_LUP1/inverse.cpp:190]   --->   Operation 129 'specregionbegin' 'tmp_23' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_22 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i2 %k to i5" [Inversion_LUP1/inverse.cpp:196]   --->   Operation 130 'zext' 'zext_ln196' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_22 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_36 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %k, i2 0)" [Inversion_LUP1/inverse.cpp:196]   --->   Operation 131 'bitconcatenate' 'tmp_36' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_22 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln196_1 = zext i4 %tmp_36 to i5" [Inversion_LUP1/inverse.cpp:196]   --->   Operation 132 'zext' 'zext_ln196_1' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_22 : Operation 133 [1/1] (1.73ns)   --->   "%sub_ln196 = sub i5 %zext_ln196_1, %zext_ln196" [Inversion_LUP1/inverse.cpp:196]   --->   Operation 133 'sub' 'sub_ln196' <Predicate = (!icmp_ln189)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 134 [1/1] (1.78ns)   --->   "%add_ln198 = add i5 %sub_ln196, %zext_ln198_1" [Inversion_LUP1/inverse.cpp:198]   --->   Operation 134 'add' 'add_ln198' <Predicate = (!icmp_ln189)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln198 = sext i5 %add_ln198 to i64" [Inversion_LUP1/inverse.cpp:198]   --->   Operation 135 'sext' 'sext_ln198' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_22 : Operation 136 [1/1] (0.00ns)   --->   "%U_inv_addr_3 = getelementptr [9 x float]* %U_inv, i64 0, i64 %sext_ln198" [Inversion_LUP1/inverse.cpp:198]   --->   Operation 136 'getelementptr' 'U_inv_addr_3' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_22 : Operation 137 [1/1] (1.76ns)   --->   "br label %6" [Inversion_LUP1/inverse.cpp:193]   --->   Operation 137 'br' <Predicate = (!icmp_ln189)> <Delay = 1.76>
ST_22 : Operation 138 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str17, i32 %tmp_22)" [Inversion_LUP1/inverse.cpp:200]   --->   Operation 138 'specregionend' 'empty_40' <Predicate = (icmp_ln189)> <Delay = 0.00>
ST_22 : Operation 139 [1/1] (0.00ns)   --->   "br label %.preheader" [Inversion_LUP1/inverse.cpp:187]   --->   Operation 139 'br' <Predicate = (icmp_ln189)> <Delay = 0.00>

State 23 <SV = 5> <Delay = 5.72>
ST_23 : Operation 140 [1/1] (0.00ns)   --->   "%sum_0 = phi float [ 0.000000e+00, %univ_label31_begin ], [ %sum, %univ_label32 ]"   --->   Operation 140 'phi' 'sum_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 141 [1/1] (0.00ns)   --->   "%k_0 = phi i32 [ %zext_ln189, %univ_label31_begin ], [ %k_4, %univ_label32 ]"   --->   Operation 141 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 142 [1/1] (2.47ns)   --->   "%icmp_ln193 = icmp slt i32 %k_0, %zext_ln187" [Inversion_LUP1/inverse.cpp:193]   --->   Operation 142 'icmp' 'icmp_ln193' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 143 [1/1] (0.00ns)   --->   "br i1 %icmp_ln193, label %univ_label32, label %univ_label31_end" [Inversion_LUP1/inverse.cpp:193]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln196 = trunc i32 %k_0 to i5" [Inversion_LUP1/inverse.cpp:196]   --->   Operation 144 'trunc' 'trunc_ln196' <Predicate = (icmp_ln193)> <Delay = 0.00>
ST_23 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln196_1 = trunc i32 %k_0 to i3" [Inversion_LUP1/inverse.cpp:196]   --->   Operation 145 'trunc' 'trunc_ln196_1' <Predicate = (icmp_ln193)> <Delay = 0.00>
ST_23 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln196_1_cast = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln196_1, i2 0)" [Inversion_LUP1/inverse.cpp:196]   --->   Operation 146 'bitconcatenate' 'sext_ln196_1_cast' <Predicate = (icmp_ln193)> <Delay = 0.00>
ST_23 : Operation 147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln196_1 = sub i5 %sext_ln196_1_cast, %trunc_ln196" [Inversion_LUP1/inverse.cpp:196]   --->   Operation 147 'sub' 'sub_ln196_1' <Predicate = (icmp_ln193)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 148 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%add_ln196 = add i5 %zext_ln198_1, %sub_ln196_1" [Inversion_LUP1/inverse.cpp:196]   --->   Operation 148 'add' 'add_ln196' <Predicate = (icmp_ln193)> <Delay = 3.40> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln196 = sext i5 %add_ln196 to i64" [Inversion_LUP1/inverse.cpp:196]   --->   Operation 149 'sext' 'sext_ln196' <Predicate = (icmp_ln193)> <Delay = 0.00>
ST_23 : Operation 150 [1/1] (0.00ns)   --->   "%U_addr_2 = getelementptr [9 x float]* %U, i64 0, i64 %sext_ln196" [Inversion_LUP1/inverse.cpp:196]   --->   Operation 150 'getelementptr' 'U_addr_2' <Predicate = (icmp_ln193)> <Delay = 0.00>
ST_23 : Operation 151 [1/1] (1.78ns)   --->   "%add_ln196_1 = add i5 %trunc_ln196, %sub_ln196" [Inversion_LUP1/inverse.cpp:196]   --->   Operation 151 'add' 'add_ln196_1' <Predicate = (icmp_ln193)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln196_1 = sext i5 %add_ln196_1 to i64" [Inversion_LUP1/inverse.cpp:196]   --->   Operation 152 'sext' 'sext_ln196_1' <Predicate = (icmp_ln193)> <Delay = 0.00>
ST_23 : Operation 153 [1/1] (0.00ns)   --->   "%U_inv_addr_2 = getelementptr [9 x float]* %U_inv, i64 0, i64 %sext_ln196_1" [Inversion_LUP1/inverse.cpp:196]   --->   Operation 153 'getelementptr' 'U_inv_addr_2' <Predicate = (icmp_ln193)> <Delay = 0.00>
ST_23 : Operation 154 [2/2] (2.32ns)   --->   "%U_load_1 = load float* %U_addr_2, align 4" [Inversion_LUP1/inverse.cpp:196]   --->   Operation 154 'load' 'U_load_1' <Predicate = (icmp_ln193)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_23 : Operation 155 [2/2] (2.32ns)   --->   "%U_inv_load = load float* %U_inv_addr_2, align 4" [Inversion_LUP1/inverse.cpp:196]   --->   Operation 155 'load' 'U_inv_load' <Predicate = (icmp_ln193)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_23 : Operation 156 [1/1] (2.55ns)   --->   "%k_4 = add nsw i32 1, %k_0" [Inversion_LUP1/inverse.cpp:193]   --->   Operation 156 'add' 'k_4' <Predicate = (icmp_ln193)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 157 [2/2] (2.32ns)   --->   "%U_load_2 = load float* %U_addr_1, align 4" [Inversion_LUP1/inverse.cpp:198]   --->   Operation 157 'load' 'U_load_2' <Predicate = (!icmp_ln193)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 24 <SV = 6> <Delay = 8.02>
ST_24 : Operation 158 [1/2] (2.32ns)   --->   "%U_load_1 = load float* %U_addr_2, align 4" [Inversion_LUP1/inverse.cpp:196]   --->   Operation 158 'load' 'U_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_24 : Operation 159 [1/2] (2.32ns)   --->   "%U_inv_load = load float* %U_inv_addr_2, align 4" [Inversion_LUP1/inverse.cpp:196]   --->   Operation 159 'load' 'U_inv_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_24 : Operation 160 [4/4] (5.70ns)   --->   "%tmp_s = fmul float %U_load_1, %U_inv_load" [Inversion_LUP1/inverse.cpp:196]   --->   Operation 160 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 7> <Delay = 5.70>
ST_25 : Operation 161 [3/4] (5.70ns)   --->   "%tmp_s = fmul float %U_load_1, %U_inv_load" [Inversion_LUP1/inverse.cpp:196]   --->   Operation 161 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 8> <Delay = 5.70>
ST_26 : Operation 162 [2/4] (5.70ns)   --->   "%tmp_s = fmul float %U_load_1, %U_inv_load" [Inversion_LUP1/inverse.cpp:196]   --->   Operation 162 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 9> <Delay = 5.70>
ST_27 : Operation 163 [1/4] (5.70ns)   --->   "%tmp_s = fmul float %U_load_1, %U_inv_load" [Inversion_LUP1/inverse.cpp:196]   --->   Operation 163 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 10> <Delay = 7.25>
ST_28 : Operation 164 [5/5] (7.25ns)   --->   "%sum = fadd float %sum_0, %tmp_s" [Inversion_LUP1/inverse.cpp:196]   --->   Operation 164 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 11> <Delay = 7.25>
ST_29 : Operation 165 [4/5] (7.25ns)   --->   "%sum = fadd float %sum_0, %tmp_s" [Inversion_LUP1/inverse.cpp:196]   --->   Operation 165 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 12> <Delay = 7.25>
ST_30 : Operation 166 [3/5] (7.25ns)   --->   "%sum = fadd float %sum_0, %tmp_s" [Inversion_LUP1/inverse.cpp:196]   --->   Operation 166 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 13> <Delay = 7.25>
ST_31 : Operation 167 [2/5] (7.25ns)   --->   "%sum = fadd float %sum_0, %tmp_s" [Inversion_LUP1/inverse.cpp:196]   --->   Operation 167 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 14> <Delay = 7.25>
ST_32 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str19) nounwind" [Inversion_LUP1/inverse.cpp:194]   --->   Operation 168 'specloopname' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str19)" [Inversion_LUP1/inverse.cpp:194]   --->   Operation 169 'specregionbegin' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 3, i32 2, [1 x i8]* @p_str3) nounwind" [Inversion_LUP1/inverse.cpp:195]   --->   Operation 170 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 171 [1/5] (7.25ns)   --->   "%sum = fadd float %sum_0, %tmp_s" [Inversion_LUP1/inverse.cpp:196]   --->   Operation 171 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 172 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str19, i32 %tmp_24)" [Inversion_LUP1/inverse.cpp:197]   --->   Operation 172 'specregionend' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 173 [1/1] (0.00ns)   --->   "br label %6" [Inversion_LUP1/inverse.cpp:193]   --->   Operation 173 'br' <Predicate = true> <Delay = 0.00>

State 33 <SV = 6> <Delay = 8.39>
ST_33 : Operation 174 [1/1] (0.00ns)   --->   "%bitcast_ln198 = bitcast float %sum_0 to i32" [Inversion_LUP1/inverse.cpp:198]   --->   Operation 174 'bitcast' 'bitcast_ln198' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 175 [1/1] (0.99ns)   --->   "%xor_ln198 = xor i32 %bitcast_ln198, -2147483648" [Inversion_LUP1/inverse.cpp:198]   --->   Operation 175 'xor' 'xor_ln198' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 176 [1/1] (0.00ns)   --->   "%bitcast_ln198_1 = bitcast i32 %xor_ln198 to float" [Inversion_LUP1/inverse.cpp:198]   --->   Operation 176 'bitcast' 'bitcast_ln198_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 177 [1/2] (2.32ns)   --->   "%U_load_2 = load float* %U_addr_1, align 4" [Inversion_LUP1/inverse.cpp:198]   --->   Operation 177 'load' 'U_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_33 : Operation 178 [16/16] (6.07ns)   --->   "%tmp_11 = fdiv float %bitcast_ln198_1, %U_load_2" [Inversion_LUP1/inverse.cpp:198]   --->   Operation 178 'fdiv' 'tmp_11' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 7> <Delay = 6.07>
ST_34 : Operation 179 [15/16] (6.07ns)   --->   "%tmp_11 = fdiv float %bitcast_ln198_1, %U_load_2" [Inversion_LUP1/inverse.cpp:198]   --->   Operation 179 'fdiv' 'tmp_11' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 8> <Delay = 6.07>
ST_35 : Operation 180 [14/16] (6.07ns)   --->   "%tmp_11 = fdiv float %bitcast_ln198_1, %U_load_2" [Inversion_LUP1/inverse.cpp:198]   --->   Operation 180 'fdiv' 'tmp_11' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 9> <Delay = 6.07>
ST_36 : Operation 181 [13/16] (6.07ns)   --->   "%tmp_11 = fdiv float %bitcast_ln198_1, %U_load_2" [Inversion_LUP1/inverse.cpp:198]   --->   Operation 181 'fdiv' 'tmp_11' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 10> <Delay = 6.07>
ST_37 : Operation 182 [12/16] (6.07ns)   --->   "%tmp_11 = fdiv float %bitcast_ln198_1, %U_load_2" [Inversion_LUP1/inverse.cpp:198]   --->   Operation 182 'fdiv' 'tmp_11' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 11> <Delay = 6.07>
ST_38 : Operation 183 [11/16] (6.07ns)   --->   "%tmp_11 = fdiv float %bitcast_ln198_1, %U_load_2" [Inversion_LUP1/inverse.cpp:198]   --->   Operation 183 'fdiv' 'tmp_11' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 12> <Delay = 6.07>
ST_39 : Operation 184 [10/16] (6.07ns)   --->   "%tmp_11 = fdiv float %bitcast_ln198_1, %U_load_2" [Inversion_LUP1/inverse.cpp:198]   --->   Operation 184 'fdiv' 'tmp_11' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 13> <Delay = 6.07>
ST_40 : Operation 185 [9/16] (6.07ns)   --->   "%tmp_11 = fdiv float %bitcast_ln198_1, %U_load_2" [Inversion_LUP1/inverse.cpp:198]   --->   Operation 185 'fdiv' 'tmp_11' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 14> <Delay = 6.07>
ST_41 : Operation 186 [8/16] (6.07ns)   --->   "%tmp_11 = fdiv float %bitcast_ln198_1, %U_load_2" [Inversion_LUP1/inverse.cpp:198]   --->   Operation 186 'fdiv' 'tmp_11' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 15> <Delay = 6.07>
ST_42 : Operation 187 [7/16] (6.07ns)   --->   "%tmp_11 = fdiv float %bitcast_ln198_1, %U_load_2" [Inversion_LUP1/inverse.cpp:198]   --->   Operation 187 'fdiv' 'tmp_11' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 16> <Delay = 6.07>
ST_43 : Operation 188 [6/16] (6.07ns)   --->   "%tmp_11 = fdiv float %bitcast_ln198_1, %U_load_2" [Inversion_LUP1/inverse.cpp:198]   --->   Operation 188 'fdiv' 'tmp_11' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 17> <Delay = 6.07>
ST_44 : Operation 189 [5/16] (6.07ns)   --->   "%tmp_11 = fdiv float %bitcast_ln198_1, %U_load_2" [Inversion_LUP1/inverse.cpp:198]   --->   Operation 189 'fdiv' 'tmp_11' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 18> <Delay = 6.07>
ST_45 : Operation 190 [4/16] (6.07ns)   --->   "%tmp_11 = fdiv float %bitcast_ln198_1, %U_load_2" [Inversion_LUP1/inverse.cpp:198]   --->   Operation 190 'fdiv' 'tmp_11' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 19> <Delay = 6.07>
ST_46 : Operation 191 [3/16] (6.07ns)   --->   "%tmp_11 = fdiv float %bitcast_ln198_1, %U_load_2" [Inversion_LUP1/inverse.cpp:198]   --->   Operation 191 'fdiv' 'tmp_11' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 20> <Delay = 6.07>
ST_47 : Operation 192 [2/16] (6.07ns)   --->   "%tmp_11 = fdiv float %bitcast_ln198_1, %U_load_2" [Inversion_LUP1/inverse.cpp:198]   --->   Operation 192 'fdiv' 'tmp_11' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 21> <Delay = 8.39>
ST_48 : Operation 193 [1/16] (6.07ns)   --->   "%tmp_11 = fdiv float %bitcast_ln198_1, %U_load_2" [Inversion_LUP1/inverse.cpp:198]   --->   Operation 193 'fdiv' 'tmp_11' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 194 [1/1] (2.32ns)   --->   "store float %tmp_11, float* %U_inv_addr_3, align 4" [Inversion_LUP1/inverse.cpp:198]   --->   Operation 194 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_48 : Operation 195 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str18, i32 %tmp_23)" [Inversion_LUP1/inverse.cpp:199]   --->   Operation 195 'specregionend' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 196 [1/1] (0.00ns)   --->   "br label %5" [Inversion_LUP1/inverse.cpp:189]   --->   Operation 196 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ U]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ U_inv]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln174                (br               ) [ 0111000000000000000000000000000000000000000000000]
i_0                     (phi              ) [ 0010000000000000000000000000000000000000000000000]
icmp_ln174              (icmp             ) [ 0011000000000000000000000000000000000000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000000000000000000000000000000000000000]
i_4                     (add              ) [ 0111000000000000000000000000000000000000000000000]
br_ln174                (br               ) [ 0000000000000000000000000000000000000000000000000]
specloopname_ln175      (specloopname     ) [ 0000000000000000000000000000000000000000000000000]
tmp_21                  (specregionbegin  ) [ 0001000000000000000000000000000000000000000000000]
zext_ln178              (zext             ) [ 0000000000000000000000000000000000000000000000000]
tmp_33                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000]
zext_ln178_1            (zext             ) [ 0000000000000000000000000000000000000000000000000]
sub_ln178               (sub              ) [ 0001000000000000000000000000000000000000000000000]
br_ln176                (br               ) [ 0011000000000000000000000000000000000000000000000]
br_ln182                (br               ) [ 0011111111111111111110000000000000000000000000000]
j_0                     (phi              ) [ 0001000000000000000000000000000000000000000000000]
icmp_ln176              (icmp             ) [ 0011000000000000000000000000000000000000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000000000000000000000000000000000000000]
j                       (add              ) [ 0011000000000000000000000000000000000000000000000]
br_ln176                (br               ) [ 0000000000000000000000000000000000000000000000000]
specloopname_ln177      (specloopname     ) [ 0000000000000000000000000000000000000000000000000]
zext_ln178_2            (zext             ) [ 0000000000000000000000000000000000000000000000000]
add_ln178               (add              ) [ 0000000000000000000000000000000000000000000000000]
sext_ln178              (sext             ) [ 0000000000000000000000000000000000000000000000000]
U_inv_addr_1            (getelementptr    ) [ 0000000000000000000000000000000000000000000000000]
store_ln178             (store            ) [ 0000000000000000000000000000000000000000000000000]
br_ln176                (br               ) [ 0011000000000000000000000000000000000000000000000]
empty                   (specregionend    ) [ 0000000000000000000000000000000000000000000000000]
br_ln174                (br               ) [ 0111000000000000000000000000000000000000000000000]
i1_0                    (phi              ) [ 0000100000000000000000000000000000000000000000000]
icmp_ln182              (icmp             ) [ 0000111111111111111110000000000000000000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000000000000000000000000000000000000000]
i                       (add              ) [ 0010111111111111111110000000000000000000000000000]
br_ln182                (br               ) [ 0000000000000000000000000000000000000000000000000]
tmp_34                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000]
zext_ln184              (zext             ) [ 0000011111111111111110000000000000000000000000000]
U_addr                  (getelementptr    ) [ 0000010000000000000000000000000000000000000000000]
br_ln187                (br               ) [ 0000111111111111111111111111111111111111111111111]
U_load                  (load             ) [ 0000001111111111111110000000000000000000000000000]
specloopname_ln183      (specloopname     ) [ 0000000000000000000000000000000000000000000000000]
U_inv_addr              (getelementptr    ) [ 0000000000000000000000000000000000000000000000000]
tmp                     (fdiv             ) [ 0000000000000000000000000000000000000000000000000]
store_ln184             (store            ) [ 0000000000000000000000000000000000000000000000000]
br_ln182                (br               ) [ 0010111111111111111110000000000000000000000000000]
indvars_iv              (phi              ) [ 0000000000000000000001111111111111111111111111111]
zext_ln187              (zext             ) [ 0000000000000000000000111111111111111111111111111]
icmp_ln187              (icmp             ) [ 0000000000000000000001111111111111111111111111111]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000000000000000000000000000000000000000]
i_5                     (add              ) [ 0000100000000000000001111111111111111111111111111]
br_ln187                (br               ) [ 0000000000000000000000000000000000000000000000000]
specloopname_ln188      (specloopname     ) [ 0000000000000000000000000000000000000000000000000]
tmp_22                  (specregionbegin  ) [ 0000000000000000000000111111111111111111111111111]
zext_ln198_1            (zext             ) [ 0000000000000000000000111111111111111111111111111]
tmp_35                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000]
zext_ln198              (zext             ) [ 0000000000000000000000000000000000000000000000000]
U_addr_1                (getelementptr    ) [ 0000000000000000000000111111111111111111111111111]
br_ln189                (br               ) [ 0000000000000000000001111111111111111111111111111]
ret_ln201               (ret              ) [ 0000000000000000000000000000000000000000000000000]
k                       (phi              ) [ 0000000000000000000000100000000000000000000000000]
zext_ln189              (zext             ) [ 0000000000000000000001111111111111111111111111111]
icmp_ln189              (icmp             ) [ 0000000000000000000001111111111111111111111111111]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000000000000000000000000000000000000000]
j_5                     (add              ) [ 0000000000000000000001111111111111111111111111111]
br_ln189                (br               ) [ 0000000000000000000000000000000000000000000000000]
specloopname_ln190      (specloopname     ) [ 0000000000000000000000000000000000000000000000000]
tmp_23                  (specregionbegin  ) [ 0000000000000000000000011111111111111111111111111]
zext_ln196              (zext             ) [ 0000000000000000000000000000000000000000000000000]
tmp_36                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000]
zext_ln196_1            (zext             ) [ 0000000000000000000000000000000000000000000000000]
sub_ln196               (sub              ) [ 0000000000000000000000011111111110000000000000000]
add_ln198               (add              ) [ 0000000000000000000000000000000000000000000000000]
sext_ln198              (sext             ) [ 0000000000000000000000000000000000000000000000000]
U_inv_addr_3            (getelementptr    ) [ 0000000000000000000000011111111111111111111111111]
br_ln193                (br               ) [ 0000000000000000000001111111111111111111111111111]
empty_40                (specregionend    ) [ 0000000000000000000000000000000000000000000000000]
br_ln187                (br               ) [ 0000100000000000000001111111111111111111111111111]
sum_0                   (phi              ) [ 0000000000000000000000011111111111000000000000000]
k_0                     (phi              ) [ 0000000000000000000000010000000000000000000000000]
icmp_ln193              (icmp             ) [ 0000000000000000000001111111111111111111111111111]
br_ln193                (br               ) [ 0000000000000000000000000000000000000000000000000]
trunc_ln196             (trunc            ) [ 0000000000000000000000000000000000000000000000000]
trunc_ln196_1           (trunc            ) [ 0000000000000000000000000000000000000000000000000]
sext_ln196_1_cast       (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000]
sub_ln196_1             (sub              ) [ 0000000000000000000000000000000000000000000000000]
add_ln196               (add              ) [ 0000000000000000000000000000000000000000000000000]
sext_ln196              (sext             ) [ 0000000000000000000000000000000000000000000000000]
U_addr_2                (getelementptr    ) [ 0000000000000000000000001000000000000000000000000]
add_ln196_1             (add              ) [ 0000000000000000000000000000000000000000000000000]
sext_ln196_1            (sext             ) [ 0000000000000000000000000000000000000000000000000]
U_inv_addr_2            (getelementptr    ) [ 0000000000000000000000001000000000000000000000000]
k_4                     (add              ) [ 0000000000000000000001111111111111111111111111111]
U_load_1                (load             ) [ 0000000000000000000000000111000000000000000000000]
U_inv_load              (load             ) [ 0000000000000000000000000111000000000000000000000]
tmp_s                   (fmul             ) [ 0000000000000000000000000000111110000000000000000]
specloopname_ln194      (specloopname     ) [ 0000000000000000000000000000000000000000000000000]
tmp_24                  (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000]
speclooptripcount_ln195 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000]
sum                     (fadd             ) [ 0000000000000000000001111111111111111111111111111]
empty_38                (specregionend    ) [ 0000000000000000000000000000000000000000000000000]
br_ln193                (br               ) [ 0000000000000000000001111111111111111111111111111]
bitcast_ln198           (bitcast          ) [ 0000000000000000000000000000000000000000000000000]
xor_ln198               (xor              ) [ 0000000000000000000000000000000000000000000000000]
bitcast_ln198_1         (bitcast          ) [ 0000000000000000000000000000000000111111111111111]
U_load_2                (load             ) [ 0000000000000000000000000000000000111111111111111]
tmp_11                  (fdiv             ) [ 0000000000000000000000000000000000000000000000000]
store_ln198             (store            ) [ 0000000000000000000000000000000000000000000000000]
empty_39                (specregionend    ) [ 0000000000000000000000000000000000000000000000000]
br_ln189                (br               ) [ 0000000000000000000001111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="U">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="U_inv">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_inv"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="U_inv_addr_1_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="5" slack="0"/>
<pin id="60" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_inv_addr_1/3 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="4" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="0"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln178/3 store_ln184/20 U_inv_load/23 store_ln198/48 "/>
</bind>
</comp>

<comp id="70" class="1004" name="U_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="4" slack="0"/>
<pin id="74" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr/4 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="4" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="U_load/4 U_load_1/23 U_load_2/23 "/>
</bind>
</comp>

<comp id="83" class="1004" name="U_inv_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="4" slack="16"/>
<pin id="87" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_inv_addr/20 "/>
</bind>
</comp>

<comp id="91" class="1004" name="U_addr_1_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="4" slack="0"/>
<pin id="95" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_1/21 "/>
</bind>
</comp>

<comp id="98" class="1004" name="U_inv_addr_3_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="5" slack="0"/>
<pin id="102" dir="1" index="3" bw="4" slack="17"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_inv_addr_3/22 "/>
</bind>
</comp>

<comp id="105" class="1004" name="U_addr_2_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="5" slack="0"/>
<pin id="109" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr_2/23 "/>
</bind>
</comp>

<comp id="112" class="1004" name="U_inv_addr_2_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="5" slack="0"/>
<pin id="116" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_inv_addr_2/23 "/>
</bind>
</comp>

<comp id="121" class="1005" name="i_0_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="2" slack="1"/>
<pin id="123" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="i_0_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="2" slack="0"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="132" class="1005" name="j_0_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="2" slack="1"/>
<pin id="134" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="j_0_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="2" slack="0"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="143" class="1005" name="i1_0_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="2" slack="1"/>
<pin id="145" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="i1_0_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="2" slack="0"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="1" slack="1"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/4 "/>
</bind>
</comp>

<comp id="154" class="1005" name="indvars_iv_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="2" slack="1"/>
<pin id="156" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="indvars_iv_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="2" slack="0"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="1" slack="1"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/21 "/>
</bind>
</comp>

<comp id="166" class="1005" name="k_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="2" slack="1"/>
<pin id="168" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="k_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="2" slack="0"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/22 "/>
</bind>
</comp>

<comp id="177" class="1005" name="sum_0_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0 (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="sum_0_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="32" slack="1"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0/23 "/>
</bind>
</comp>

<comp id="189" class="1005" name="k_0_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="191" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="k_0_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="2" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="32" slack="0"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/23 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="5"/>
<pin id="200" dir="0" index="1" bw="32" slack="1"/>
<pin id="201" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum/28 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/24 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp/5 tmp_11/33 "/>
</bind>
</comp>

<comp id="216" class="1005" name="reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="U_load U_load_1 U_load_2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="icmp_ln174_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="2" slack="0"/>
<pin id="224" dir="0" index="1" bw="2" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln174/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="i_4_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln178_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="2" slack="0"/>
<pin id="236" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln178/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_33_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="0" index="1" bw="2" slack="0"/>
<pin id="241" dir="0" index="2" bw="1" slack="0"/>
<pin id="242" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_33/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln178_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="0"/>
<pin id="248" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln178_1/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="sub_ln178_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="0"/>
<pin id="252" dir="0" index="1" bw="2" slack="0"/>
<pin id="253" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln178/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="icmp_ln176_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="2" slack="0"/>
<pin id="258" dir="0" index="1" bw="2" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln176/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="j_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="2" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln178_2_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="2" slack="0"/>
<pin id="270" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln178_2/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln178_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="5" slack="1"/>
<pin id="274" dir="0" index="1" bw="2" slack="0"/>
<pin id="275" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln178/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="sext_ln178_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="5" slack="0"/>
<pin id="279" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln178/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="icmp_ln182_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="2" slack="0"/>
<pin id="284" dir="0" index="1" bw="2" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln182/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="i_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="2" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_34_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="4" slack="0"/>
<pin id="296" dir="0" index="1" bw="2" slack="0"/>
<pin id="297" dir="0" index="2" bw="1" slack="0"/>
<pin id="298" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_34/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln184_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="0"/>
<pin id="304" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln184/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln187_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="2" slack="0"/>
<pin id="309" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187/21 "/>
</bind>
</comp>

<comp id="311" class="1004" name="icmp_ln187_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="2" slack="0"/>
<pin id="313" dir="0" index="1" bw="2" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln187/21 "/>
</bind>
</comp>

<comp id="317" class="1004" name="i_5_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="2" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/21 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln198_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="2" slack="0"/>
<pin id="325" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln198_1/21 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_35_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="0"/>
<pin id="329" dir="0" index="1" bw="2" slack="0"/>
<pin id="330" dir="0" index="2" bw="1" slack="0"/>
<pin id="331" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_35/21 "/>
</bind>
</comp>

<comp id="335" class="1004" name="zext_ln198_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="0"/>
<pin id="337" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln198/21 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln189_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="2" slack="0"/>
<pin id="342" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189/22 "/>
</bind>
</comp>

<comp id="344" class="1004" name="icmp_ln189_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="2" slack="0"/>
<pin id="346" dir="0" index="1" bw="2" slack="1"/>
<pin id="347" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln189/22 "/>
</bind>
</comp>

<comp id="350" class="1004" name="j_5_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="2" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_5/22 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln196_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="2" slack="0"/>
<pin id="358" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln196/22 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_36_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="0"/>
<pin id="362" dir="0" index="1" bw="2" slack="0"/>
<pin id="363" dir="0" index="2" bw="1" slack="0"/>
<pin id="364" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_36/22 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln196_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="0"/>
<pin id="370" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln196_1/22 "/>
</bind>
</comp>

<comp id="372" class="1004" name="sub_ln196_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="4" slack="0"/>
<pin id="374" dir="0" index="1" bw="2" slack="0"/>
<pin id="375" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln196/22 "/>
</bind>
</comp>

<comp id="378" class="1004" name="add_ln198_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="5" slack="0"/>
<pin id="380" dir="0" index="1" bw="2" slack="1"/>
<pin id="381" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln198/22 "/>
</bind>
</comp>

<comp id="383" class="1004" name="sext_ln198_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="5" slack="0"/>
<pin id="385" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln198/22 "/>
</bind>
</comp>

<comp id="388" class="1004" name="icmp_ln193_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="2"/>
<pin id="391" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln193/23 "/>
</bind>
</comp>

<comp id="393" class="1004" name="trunc_ln196_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln196/23 "/>
</bind>
</comp>

<comp id="397" class="1004" name="trunc_ln196_1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln196_1/23 "/>
</bind>
</comp>

<comp id="401" class="1004" name="sext_ln196_1_cast_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="0"/>
<pin id="403" dir="0" index="1" bw="3" slack="0"/>
<pin id="404" dir="0" index="2" bw="1" slack="0"/>
<pin id="405" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln196_1_cast/23 "/>
</bind>
</comp>

<comp id="409" class="1004" name="sub_ln196_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="5" slack="0"/>
<pin id="411" dir="0" index="1" bw="5" slack="0"/>
<pin id="412" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln196_1/23 "/>
</bind>
</comp>

<comp id="415" class="1004" name="add_ln196_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="2" slack="2"/>
<pin id="417" dir="0" index="1" bw="5" slack="0"/>
<pin id="418" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln196/23 "/>
</bind>
</comp>

<comp id="420" class="1004" name="sext_ln196_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="5" slack="0"/>
<pin id="422" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln196/23 "/>
</bind>
</comp>

<comp id="425" class="1004" name="add_ln196_1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="5" slack="0"/>
<pin id="427" dir="0" index="1" bw="5" slack="1"/>
<pin id="428" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln196_1/23 "/>
</bind>
</comp>

<comp id="430" class="1004" name="sext_ln196_1_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="5" slack="0"/>
<pin id="432" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln196_1/23 "/>
</bind>
</comp>

<comp id="435" class="1004" name="k_4_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="0"/>
<pin id="438" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_4/23 "/>
</bind>
</comp>

<comp id="441" class="1004" name="bitcast_ln198_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="1"/>
<pin id="443" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln198/33 "/>
</bind>
</comp>

<comp id="445" class="1004" name="xor_ln198_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="0"/>
<pin id="448" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln198/33 "/>
</bind>
</comp>

<comp id="451" class="1004" name="bitcast_ln198_1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln198_1/33 "/>
</bind>
</comp>

<comp id="459" class="1005" name="i_4_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="2" slack="0"/>
<pin id="461" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="464" class="1005" name="sub_ln178_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="5" slack="1"/>
<pin id="466" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln178 "/>
</bind>
</comp>

<comp id="472" class="1005" name="j_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="2" slack="0"/>
<pin id="474" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="480" class="1005" name="i_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="2" slack="0"/>
<pin id="482" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="485" class="1005" name="zext_ln184_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="64" slack="16"/>
<pin id="487" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln184 "/>
</bind>
</comp>

<comp id="490" class="1005" name="U_addr_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="4" slack="1"/>
<pin id="492" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="U_addr "/>
</bind>
</comp>

<comp id="495" class="1005" name="zext_ln187_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="2"/>
<pin id="497" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln187 "/>
</bind>
</comp>

<comp id="503" class="1005" name="i_5_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="2" slack="0"/>
<pin id="505" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="508" class="1005" name="zext_ln198_1_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="5" slack="1"/>
<pin id="510" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln198_1 "/>
</bind>
</comp>

<comp id="514" class="1005" name="U_addr_1_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="4" slack="2"/>
<pin id="516" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="U_addr_1 "/>
</bind>
</comp>

<comp id="519" class="1005" name="zext_ln189_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="1"/>
<pin id="521" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln189 "/>
</bind>
</comp>

<comp id="527" class="1005" name="j_5_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="2" slack="0"/>
<pin id="529" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

<comp id="532" class="1005" name="sub_ln196_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="5" slack="1"/>
<pin id="534" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln196 "/>
</bind>
</comp>

<comp id="537" class="1005" name="U_inv_addr_3_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="4" slack="17"/>
<pin id="539" dir="1" index="1" bw="4" slack="17"/>
</pin_list>
<bind>
<opset="U_inv_addr_3 "/>
</bind>
</comp>

<comp id="545" class="1005" name="U_addr_2_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="4" slack="1"/>
<pin id="547" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="U_addr_2 "/>
</bind>
</comp>

<comp id="550" class="1005" name="U_inv_addr_2_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="4" slack="1"/>
<pin id="552" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="U_inv_addr_2 "/>
</bind>
</comp>

<comp id="555" class="1005" name="k_4_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="0"/>
<pin id="557" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k_4 "/>
</bind>
</comp>

<comp id="560" class="1005" name="U_inv_load_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="1"/>
<pin id="562" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="U_inv_load "/>
</bind>
</comp>

<comp id="565" class="1005" name="tmp_s_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="1"/>
<pin id="567" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="570" class="1005" name="sum_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="1"/>
<pin id="572" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="575" class="1005" name="bitcast_ln198_1_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="1"/>
<pin id="577" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln198_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="24" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="26" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="69"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="24" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="90"><net_src comp="83" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="24" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="24" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="105" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="120"><net_src comp="112" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="124"><net_src comp="4" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="4" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="165"><net_src comp="158" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="26" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="181" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="202"><net_src comp="177" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="77" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="63" pin="3"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="209" pin="2"/><net_sink comp="63" pin=1"/></net>

<net id="214"><net_src comp="30" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="77" pin="3"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="77" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="226"><net_src comp="125" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="6" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="125" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="12" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="125" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="20" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="125" pin="4"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="4" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="249"><net_src comp="238" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="246" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="234" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="136" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="6" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="136" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="12" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="136" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="268" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="272" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="286"><net_src comp="147" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="6" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="147" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="12" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="20" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="147" pin="4"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="4" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="305"><net_src comp="294" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="310"><net_src comp="158" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="158" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="6" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="158" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="12" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="158" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="20" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="158" pin="4"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="4" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="338"><net_src comp="327" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="343"><net_src comp="170" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="170" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="154" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="170" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="12" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="170" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="20" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="170" pin="4"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="4" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="371"><net_src comp="360" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="368" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="356" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="372" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="378" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="392"><net_src comp="192" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="192" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="192" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="406"><net_src comp="42" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="397" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="4" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="413"><net_src comp="401" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="393" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="409" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="423"><net_src comp="415" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="429"><net_src comp="393" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="425" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="439"><net_src comp="44" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="192" pin="4"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="177" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="449"><net_src comp="441" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="54" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="454"><net_src comp="445" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="462"><net_src comp="228" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="467"><net_src comp="250" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="475"><net_src comp="262" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="483"><net_src comp="288" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="488"><net_src comp="302" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="493"><net_src comp="70" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="498"><net_src comp="307" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="506"><net_src comp="317" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="511"><net_src comp="323" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="513"><net_src comp="508" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="517"><net_src comp="91" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="522"><net_src comp="340" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="530"><net_src comp="350" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="535"><net_src comp="372" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="540"><net_src comp="98" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="548"><net_src comp="105" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="553"><net_src comp="112" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="558"><net_src comp="435" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="563"><net_src comp="63" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="568"><net_src comp="203" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="573"><net_src comp="198" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="578"><net_src comp="451" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="209" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: U_inv | {3 20 48 }
 - Input state : 
	Port: Upper_inv : U | {4 5 23 24 33 }
	Port: Upper_inv : U_inv | {23 24 }
  - Chain level:
	State 1
	State 2
		icmp_ln174 : 1
		i_4 : 1
		br_ln174 : 2
		zext_ln178 : 1
		tmp_33 : 1
		zext_ln178_1 : 2
		sub_ln178 : 3
	State 3
		icmp_ln176 : 1
		j : 1
		br_ln176 : 2
		zext_ln178_2 : 1
		add_ln178 : 2
		sext_ln178 : 3
		U_inv_addr_1 : 4
		store_ln178 : 5
	State 4
		icmp_ln182 : 1
		i : 1
		br_ln182 : 2
		tmp_34 : 1
		zext_ln184 : 2
		U_addr : 3
		U_load : 4
	State 5
		tmp : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		store_ln184 : 1
	State 21
		zext_ln187 : 1
		icmp_ln187 : 1
		i_5 : 1
		br_ln187 : 2
		zext_ln198_1 : 1
		tmp_35 : 1
		zext_ln198 : 2
		U_addr_1 : 3
	State 22
		zext_ln189 : 1
		icmp_ln189 : 1
		j_5 : 1
		br_ln189 : 2
		zext_ln196 : 1
		tmp_36 : 1
		zext_ln196_1 : 2
		sub_ln196 : 3
		add_ln198 : 4
		sext_ln198 : 5
		U_inv_addr_3 : 6
	State 23
		icmp_ln193 : 1
		br_ln193 : 2
		trunc_ln196 : 1
		trunc_ln196_1 : 1
		sext_ln196_1_cast : 2
		sub_ln196_1 : 3
		add_ln196 : 4
		sext_ln196 : 5
		U_addr_2 : 6
		add_ln196_1 : 2
		sext_ln196_1 : 3
		U_inv_addr_2 : 4
		U_load_1 : 7
		U_inv_load : 5
		k_4 : 1
	State 24
		tmp_s : 1
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
		empty_38 : 1
	State 33
		xor_ln198 : 1
		bitcast_ln198_1 : 1
		tmp_11 : 2
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
		store_ln198 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   fdiv   |        grp_fu_209        |    0    |   761   |   994   |
|----------|--------------------------|---------|---------|---------|
|   fadd   |        grp_fu_198        |    2    |   205   |   390   |
|----------|--------------------------|---------|---------|---------|
|   fmul   |        grp_fu_203        |    3    |   143   |   321   |
|----------|--------------------------|---------|---------|---------|
|          |        i_4_fu_228        |    0    |    0    |    10   |
|          |         j_fu_262         |    0    |    0    |    10   |
|          |     add_ln178_fu_272     |    0    |    0    |    15   |
|          |         i_fu_288         |    0    |    0    |    10   |
|    add   |        i_5_fu_317        |    0    |    0    |    10   |
|          |        j_5_fu_350        |    0    |    0    |    10   |
|          |     add_ln198_fu_378     |    0    |    0    |    15   |
|          |     add_ln196_fu_415     |    0    |    0    |    8    |
|          |    add_ln196_1_fu_425    |    0    |    0    |    15   |
|          |        k_4_fu_435        |    0    |    0    |    39   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln174_fu_222    |    0    |    0    |    8    |
|          |     icmp_ln176_fu_256    |    0    |    0    |    8    |
|   icmp   |     icmp_ln182_fu_282    |    0    |    0    |    8    |
|          |     icmp_ln187_fu_311    |    0    |    0    |    8    |
|          |     icmp_ln189_fu_344    |    0    |    0    |    8    |
|          |     icmp_ln193_fu_388    |    0    |    0    |    18   |
|----------|--------------------------|---------|---------|---------|
|          |     sub_ln178_fu_250     |    0    |    0    |    13   |
|    sub   |     sub_ln196_fu_372     |    0    |    0    |    13   |
|          |    sub_ln196_1_fu_409    |    0    |    0    |    8    |
|----------|--------------------------|---------|---------|---------|
|    xor   |     xor_ln198_fu_445     |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|          |     zext_ln178_fu_234    |    0    |    0    |    0    |
|          |    zext_ln178_1_fu_246   |    0    |    0    |    0    |
|          |    zext_ln178_2_fu_268   |    0    |    0    |    0    |
|          |     zext_ln184_fu_302    |    0    |    0    |    0    |
|   zext   |     zext_ln187_fu_307    |    0    |    0    |    0    |
|          |    zext_ln198_1_fu_323   |    0    |    0    |    0    |
|          |     zext_ln198_fu_335    |    0    |    0    |    0    |
|          |     zext_ln189_fu_340    |    0    |    0    |    0    |
|          |     zext_ln196_fu_356    |    0    |    0    |    0    |
|          |    zext_ln196_1_fu_368   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_33_fu_238      |    0    |    0    |    0    |
|          |       tmp_34_fu_294      |    0    |    0    |    0    |
|bitconcatenate|       tmp_35_fu_327      |    0    |    0    |    0    |
|          |       tmp_36_fu_360      |    0    |    0    |    0    |
|          | sext_ln196_1_cast_fu_401 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     sext_ln178_fu_277    |    0    |    0    |    0    |
|   sext   |     sext_ln198_fu_383    |    0    |    0    |    0    |
|          |     sext_ln196_fu_420    |    0    |    0    |    0    |
|          |    sext_ln196_1_fu_430   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |    trunc_ln196_fu_393    |    0    |    0    |    0    |
|          |   trunc_ln196_1_fu_397   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    5    |   1109  |   1971  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    U_addr_1_reg_514   |    4   |
|    U_addr_2_reg_545   |    4   |
|     U_addr_reg_490    |    4   |
|  U_inv_addr_2_reg_550 |    4   |
|  U_inv_addr_3_reg_537 |    4   |
|   U_inv_load_reg_560  |   32   |
|bitcast_ln198_1_reg_575|   32   |
|      i1_0_reg_143     |    2   |
|      i_0_reg_121      |    2   |
|      i_4_reg_459      |    2   |
|      i_5_reg_503      |    2   |
|       i_reg_480       |    2   |
|   indvars_iv_reg_154  |    2   |
|      j_0_reg_132      |    2   |
|      j_5_reg_527      |    2   |
|       j_reg_472       |    2   |
|      k_0_reg_189      |   32   |
|      k_4_reg_555      |   32   |
|       k_reg_166       |    2   |
|        reg_216        |   32   |
|   sub_ln178_reg_464   |    5   |
|   sub_ln196_reg_532   |    5   |
|     sum_0_reg_177     |   32   |
|      sum_reg_570      |   32   |
|     tmp_s_reg_565     |   32   |
|   zext_ln184_reg_485  |   64   |
|   zext_ln187_reg_495  |   32   |
|   zext_ln189_reg_519  |   32   |
|  zext_ln198_1_reg_508 |    5   |
+-----------------------+--------+
|         Total         |   439  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_63  |  p0  |   5  |   4  |   20   ||    27   |
|  grp_access_fu_63  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_77  |  p0  |   5  |   4  |   20   ||    27   |
| indvars_iv_reg_154 |  p0  |   2  |   2  |    4   ||    9    |
|    sum_0_reg_177   |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_203     |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_203     |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_209     |  p0  |   3  |  32  |   96   ||    15   |
|     grp_fu_209     |  p1  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   460  || 16.2413 ||   123   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |  1109  |  1971  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   16   |    -   |   123  |
|  Register |    -   |    -   |   439  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   16   |  1548  |  2094  |
+-----------+--------+--------+--------+--------+
