

================================================================
== Vivado HLS Report for 'copy_input_layer_buf'
================================================================
* Date:           Mon Sep 14 09:29:06 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        model
* Solution:       solution2
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.500 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       24|       24| 96.000 ns | 96.000 ns |   24|   24|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       22|       22|         8|          1|          1|    16|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    239|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    129|    -|
|Register         |        0|      -|     629|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     629|    432|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |FracNet_mac_muladg8j_U162  |FracNet_mac_muladg8j  | i0 + i1 * i2 |
    +---------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln414_fu_826_p2               |     +    |      0|  0|  34|          27|          27|
    |add_ln47_fu_697_p2                |     +    |      0|  0|  15|           5|           1|
    |add_ln53_1_fu_771_p2              |     +    |      0|  0|  22|          15|          15|
    |add_ln53_2_fu_784_p2              |     +    |      0|  0|  19|           7|           7|
    |add_ln53_fu_753_p2                |     +    |      0|  0|  19|           7|           7|
    |add_ln58_fu_703_p2                |     +    |      0|  0|  16|           7|           9|
    |col_fu_849_p2                     |     +    |      0|  0|  11|           1|           3|
    |row_fu_709_p2                     |     +    |      0|  0|  11|           1|           3|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter7  |    and   |      0|  0|   2|           1|           1|
    |empty_47_fu_843_p2                |   icmp   |      0|  0|  11|           5|           1|
    |empty_50_fu_1004_p2               |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln47_fu_691_p2               |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln48_fu_715_p2               |   icmp   |      0|  0|   9|           3|           4|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |or_ln45_1_fu_678_p2               |    or    |      0|  0|  14|          14|           1|
    |or_ln45_fu_656_p2                 |    or    |      0|  0|   7|           7|           1|
    |select_ln53_1_fu_729_p3           |  select  |      0|  0|   3|           1|           3|
    |select_ln53_2_fu_759_p3           |  select  |      0|  0|   9|           1|           9|
    |select_ln53_fu_721_p3             |  select  |      0|  0|   3|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 239|         120|         107|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7                  |   9|          2|    1|          2|
    |ap_phi_mux_dest_ptr_0_rec_phi_fu_619_p4  |   9|          2|    9|         18|
    |ap_phi_mux_indvar_flatten_phi_fu_608_p4  |   9|          2|    5|         10|
    |ap_phi_mux_row_0_phi_fu_630_p4           |   9|          2|    3|          6|
    |col_0_reg_637                            |   9|          2|    3|          6|
    |dest_V_blk_n_AW                          |   9|          2|    1|          2|
    |dest_V_blk_n_B                           |   9|          2|    1|          2|
    |dest_V_blk_n_W                           |   9|          2|    1|          2|
    |dest_ptr_0_rec_reg_615                   |   9|          2|    9|         18|
    |indvar_flatten_reg_604                   |   9|          2|    5|         10|
    |row_0_reg_626                            |   9|          2|    3|          6|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 129|         28|   43|         88|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln414_reg_1310       |  27|   0|   27|          0|
    |add_ln47_reg_1134        |   5|   0|    5|          0|
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7  |   1|   0|    1|          0|
    |col_0_reg_637            |   3|   0|    3|          0|
    |dest_ptr_0_rec_reg_615   |   9|   0|    9|          0|
    |empty_47_reg_1315        |   1|   0|    1|          0|
    |empty_50_reg_1490        |   1|   0|    1|          0|
    |icmp_ln47_reg_1130       |   1|   0|    1|          0|
    |indvar_flatten_reg_604   |   5|   0|    5|          0|
    |row_0_reg_626            |   3|   0|    3|          0|
    |select_ln53_1_reg_1140   |   3|   0|    3|          0|
    |select_ln53_2_reg_1145   |   9|   0|    9|          0|
    |trunc_ln414_reg_1324     |  12|   0|   12|          0|
    |trunc_ln612_10_reg_1379  |  12|   0|   12|          0|
    |trunc_ln612_11_reg_1384  |  12|   0|   12|          0|
    |trunc_ln612_12_reg_1389  |  12|   0|   12|          0|
    |trunc_ln612_13_reg_1394  |  12|   0|   12|          0|
    |trunc_ln612_14_reg_1399  |  12|   0|   12|          0|
    |trunc_ln612_15_reg_1404  |  12|   0|   12|          0|
    |trunc_ln612_16_reg_1409  |  12|   0|   12|          0|
    |trunc_ln612_17_reg_1414  |  12|   0|   12|          0|
    |trunc_ln612_18_reg_1419  |  12|   0|   12|          0|
    |trunc_ln612_19_reg_1424  |  12|   0|   12|          0|
    |trunc_ln612_1_reg_1334   |  12|   0|   12|          0|
    |trunc_ln612_20_reg_1429  |  12|   0|   12|          0|
    |trunc_ln612_21_reg_1434  |  12|   0|   12|          0|
    |trunc_ln612_22_reg_1439  |  12|   0|   12|          0|
    |trunc_ln612_23_reg_1444  |  12|   0|   12|          0|
    |trunc_ln612_24_reg_1449  |  12|   0|   12|          0|
    |trunc_ln612_25_reg_1454  |  12|   0|   12|          0|
    |trunc_ln612_26_reg_1459  |  12|   0|   12|          0|
    |trunc_ln612_27_reg_1464  |  12|   0|   12|          0|
    |trunc_ln612_28_reg_1469  |  12|   0|   12|          0|
    |trunc_ln612_29_reg_1474  |  12|   0|   12|          0|
    |trunc_ln612_2_reg_1339   |  12|   0|   12|          0|
    |trunc_ln612_30_reg_1479  |  12|   0|   12|          0|
    |trunc_ln612_3_reg_1344   |  12|   0|   12|          0|
    |trunc_ln612_4_reg_1349   |  12|   0|   12|          0|
    |trunc_ln612_5_reg_1354   |  12|   0|   12|          0|
    |trunc_ln612_6_reg_1359   |  12|   0|   12|          0|
    |trunc_ln612_7_reg_1364   |  12|   0|   12|          0|
    |trunc_ln612_8_reg_1369   |  12|   0|   12|          0|
    |trunc_ln612_9_reg_1374   |  12|   0|   12|          0|
    |trunc_ln612_reg_1329     |  12|   0|   12|          0|
    |zext_ln45_2_reg_1120     |  13|   0|   15|          2|
    |zext_ln47_reg_1125       |  26|   0|   27|          1|
    |empty_50_reg_1490        |  64|  32|    1|          0|
    |icmp_ln47_reg_1130       |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 629|  64|  506|          3|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | copy_input_layer_buf | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | copy_input_layer_buf | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | copy_input_layer_buf | return value |
|ap_done                    | out |    1| ap_ctrl_hs | copy_input_layer_buf | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | copy_input_layer_buf | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | copy_input_layer_buf | return value |
|m_axi_dest_V_AWVALID       | out |    1|    m_axi   |        dest_V        |    pointer   |
|m_axi_dest_V_AWREADY       |  in |    1|    m_axi   |        dest_V        |    pointer   |
|m_axi_dest_V_AWADDR        | out |   32|    m_axi   |        dest_V        |    pointer   |
|m_axi_dest_V_AWID          | out |    1|    m_axi   |        dest_V        |    pointer   |
|m_axi_dest_V_AWLEN         | out |   32|    m_axi   |        dest_V        |    pointer   |
|m_axi_dest_V_AWSIZE        | out |    3|    m_axi   |        dest_V        |    pointer   |
|m_axi_dest_V_AWBURST       | out |    2|    m_axi   |        dest_V        |    pointer   |
|m_axi_dest_V_AWLOCK        | out |    2|    m_axi   |        dest_V        |    pointer   |
|m_axi_dest_V_AWCACHE       | out |    4|    m_axi   |        dest_V        |    pointer   |
|m_axi_dest_V_AWPROT        | out |    3|    m_axi   |        dest_V        |    pointer   |
|m_axi_dest_V_AWQOS         | out |    4|    m_axi   |        dest_V        |    pointer   |
|m_axi_dest_V_AWREGION      | out |    4|    m_axi   |        dest_V        |    pointer   |
|m_axi_dest_V_AWUSER        | out |    1|    m_axi   |        dest_V        |    pointer   |
|m_axi_dest_V_WVALID        | out |    1|    m_axi   |        dest_V        |    pointer   |
|m_axi_dest_V_WREADY        |  in |    1|    m_axi   |        dest_V        |    pointer   |
|m_axi_dest_V_WDATA         | out |  512|    m_axi   |        dest_V        |    pointer   |
|m_axi_dest_V_WSTRB         | out |   64|    m_axi   |        dest_V        |    pointer   |
|m_axi_dest_V_WLAST         | out |    1|    m_axi   |        dest_V        |    pointer   |
|m_axi_dest_V_WID           | out |    1|    m_axi   |        dest_V        |    pointer   |
|m_axi_dest_V_WUSER         | out |    1|    m_axi   |        dest_V        |    pointer   |
|m_axi_dest_V_ARVALID       | out |    1|    m_axi   |        dest_V        |    pointer   |
|m_axi_dest_V_ARREADY       |  in |    1|    m_axi   |        dest_V        |    pointer   |
|m_axi_dest_V_ARADDR        | out |   32|    m_axi   |        dest_V        |    pointer   |
|m_axi_dest_V_ARID          | out |    1|    m_axi   |        dest_V        |    pointer   |
|m_axi_dest_V_ARLEN         | out |   32|    m_axi   |        dest_V        |    pointer   |
|m_axi_dest_V_ARSIZE        | out |    3|    m_axi   |        dest_V        |    pointer   |
|m_axi_dest_V_ARBURST       | out |    2|    m_axi   |        dest_V        |    pointer   |
|m_axi_dest_V_ARLOCK        | out |    2|    m_axi   |        dest_V        |    pointer   |
|m_axi_dest_V_ARCACHE       | out |    4|    m_axi   |        dest_V        |    pointer   |
|m_axi_dest_V_ARPROT        | out |    3|    m_axi   |        dest_V        |    pointer   |
|m_axi_dest_V_ARQOS         | out |    4|    m_axi   |        dest_V        |    pointer   |
|m_axi_dest_V_ARREGION      | out |    4|    m_axi   |        dest_V        |    pointer   |
|m_axi_dest_V_ARUSER        | out |    1|    m_axi   |        dest_V        |    pointer   |
|m_axi_dest_V_RVALID        |  in |    1|    m_axi   |        dest_V        |    pointer   |
|m_axi_dest_V_RREADY        | out |    1|    m_axi   |        dest_V        |    pointer   |
|m_axi_dest_V_RDATA         |  in |  512|    m_axi   |        dest_V        |    pointer   |
|m_axi_dest_V_RLAST         |  in |    1|    m_axi   |        dest_V        |    pointer   |
|m_axi_dest_V_RID           |  in |    1|    m_axi   |        dest_V        |    pointer   |
|m_axi_dest_V_RUSER         |  in |    1|    m_axi   |        dest_V        |    pointer   |
|m_axi_dest_V_RRESP         |  in |    2|    m_axi   |        dest_V        |    pointer   |
|m_axi_dest_V_BVALID        |  in |    1|    m_axi   |        dest_V        |    pointer   |
|m_axi_dest_V_BREADY        | out |    1|    m_axi   |        dest_V        |    pointer   |
|m_axi_dest_V_BRESP         |  in |    2|    m_axi   |        dest_V        |    pointer   |
|m_axi_dest_V_BID           |  in |    1|    m_axi   |        dest_V        |    pointer   |
|m_axi_dest_V_BUSER         |  in |    1|    m_axi   |        dest_V        |    pointer   |
|dest_V_offset              |  in |   26|   ap_none  |     dest_V_offset    |    scalar    |
|row_offset                 |  in |    5|   ap_none  |      row_offset      |    scalar    |
|col_offset                 |  in |    5|   ap_none  |      col_offset      |    scalar    |
|FM_buf_acc0_V_0_address0   | out |    7|  ap_memory |    FM_buf_acc0_V_0   |     array    |
|FM_buf_acc0_V_0_ce0        | out |    1|  ap_memory |    FM_buf_acc0_V_0   |     array    |
|FM_buf_acc0_V_0_q0         |  in |   14|  ap_memory |    FM_buf_acc0_V_0   |     array    |
|FM_buf_acc0_V_1_address0   | out |    7|  ap_memory |    FM_buf_acc0_V_1   |     array    |
|FM_buf_acc0_V_1_ce0        | out |    1|  ap_memory |    FM_buf_acc0_V_1   |     array    |
|FM_buf_acc0_V_1_q0         |  in |   14|  ap_memory |    FM_buf_acc0_V_1   |     array    |
|FM_buf_acc0_V_2_address0   | out |    7|  ap_memory |    FM_buf_acc0_V_2   |     array    |
|FM_buf_acc0_V_2_ce0        | out |    1|  ap_memory |    FM_buf_acc0_V_2   |     array    |
|FM_buf_acc0_V_2_q0         |  in |   14|  ap_memory |    FM_buf_acc0_V_2   |     array    |
|FM_buf_acc0_V_3_address0   | out |    7|  ap_memory |    FM_buf_acc0_V_3   |     array    |
|FM_buf_acc0_V_3_ce0        | out |    1|  ap_memory |    FM_buf_acc0_V_3   |     array    |
|FM_buf_acc0_V_3_q0         |  in |   14|  ap_memory |    FM_buf_acc0_V_3   |     array    |
|FM_buf_acc0_V_4_address0   | out |    7|  ap_memory |    FM_buf_acc0_V_4   |     array    |
|FM_buf_acc0_V_4_ce0        | out |    1|  ap_memory |    FM_buf_acc0_V_4   |     array    |
|FM_buf_acc0_V_4_q0         |  in |   14|  ap_memory |    FM_buf_acc0_V_4   |     array    |
|FM_buf_acc0_V_5_address0   | out |    7|  ap_memory |    FM_buf_acc0_V_5   |     array    |
|FM_buf_acc0_V_5_ce0        | out |    1|  ap_memory |    FM_buf_acc0_V_5   |     array    |
|FM_buf_acc0_V_5_q0         |  in |   14|  ap_memory |    FM_buf_acc0_V_5   |     array    |
|FM_buf_acc0_V_6_address0   | out |    7|  ap_memory |    FM_buf_acc0_V_6   |     array    |
|FM_buf_acc0_V_6_ce0        | out |    1|  ap_memory |    FM_buf_acc0_V_6   |     array    |
|FM_buf_acc0_V_6_q0         |  in |   14|  ap_memory |    FM_buf_acc0_V_6   |     array    |
|FM_buf_acc0_V_7_address0   | out |    7|  ap_memory |    FM_buf_acc0_V_7   |     array    |
|FM_buf_acc0_V_7_ce0        | out |    1|  ap_memory |    FM_buf_acc0_V_7   |     array    |
|FM_buf_acc0_V_7_q0         |  in |   14|  ap_memory |    FM_buf_acc0_V_7   |     array    |
|FM_buf_acc0_V_8_address0   | out |    7|  ap_memory |    FM_buf_acc0_V_8   |     array    |
|FM_buf_acc0_V_8_ce0        | out |    1|  ap_memory |    FM_buf_acc0_V_8   |     array    |
|FM_buf_acc0_V_8_q0         |  in |   14|  ap_memory |    FM_buf_acc0_V_8   |     array    |
|FM_buf_acc0_V_9_address0   | out |    7|  ap_memory |    FM_buf_acc0_V_9   |     array    |
|FM_buf_acc0_V_9_ce0        | out |    1|  ap_memory |    FM_buf_acc0_V_9   |     array    |
|FM_buf_acc0_V_9_q0         |  in |   14|  ap_memory |    FM_buf_acc0_V_9   |     array    |
|FM_buf_acc0_V_10_address0  | out |    7|  ap_memory |   FM_buf_acc0_V_10   |     array    |
|FM_buf_acc0_V_10_ce0       | out |    1|  ap_memory |   FM_buf_acc0_V_10   |     array    |
|FM_buf_acc0_V_10_q0        |  in |   14|  ap_memory |   FM_buf_acc0_V_10   |     array    |
|FM_buf_acc0_V_11_address0  | out |    7|  ap_memory |   FM_buf_acc0_V_11   |     array    |
|FM_buf_acc0_V_11_ce0       | out |    1|  ap_memory |   FM_buf_acc0_V_11   |     array    |
|FM_buf_acc0_V_11_q0        |  in |   14|  ap_memory |   FM_buf_acc0_V_11   |     array    |
|FM_buf_acc0_V_12_address0  | out |    7|  ap_memory |   FM_buf_acc0_V_12   |     array    |
|FM_buf_acc0_V_12_ce0       | out |    1|  ap_memory |   FM_buf_acc0_V_12   |     array    |
|FM_buf_acc0_V_12_q0        |  in |   14|  ap_memory |   FM_buf_acc0_V_12   |     array    |
|FM_buf_acc0_V_13_address0  | out |    7|  ap_memory |   FM_buf_acc0_V_13   |     array    |
|FM_buf_acc0_V_13_ce0       | out |    1|  ap_memory |   FM_buf_acc0_V_13   |     array    |
|FM_buf_acc0_V_13_q0        |  in |   14|  ap_memory |   FM_buf_acc0_V_13   |     array    |
|FM_buf_acc0_V_14_address0  | out |    7|  ap_memory |   FM_buf_acc0_V_14   |     array    |
|FM_buf_acc0_V_14_ce0       | out |    1|  ap_memory |   FM_buf_acc0_V_14   |     array    |
|FM_buf_acc0_V_14_q0        |  in |   14|  ap_memory |   FM_buf_acc0_V_14   |     array    |
|FM_buf_acc0_V_15_address0  | out |    7|  ap_memory |   FM_buf_acc0_V_15   |     array    |
|FM_buf_acc0_V_15_ce0       | out |    1|  ap_memory |   FM_buf_acc0_V_15   |     array    |
|FM_buf_acc0_V_15_q0        |  in |   14|  ap_memory |   FM_buf_acc0_V_15   |     array    |
|FM_buf_acc0_V_16_address0  | out |    7|  ap_memory |   FM_buf_acc0_V_16   |     array    |
|FM_buf_acc0_V_16_ce0       | out |    1|  ap_memory |   FM_buf_acc0_V_16   |     array    |
|FM_buf_acc0_V_16_q0        |  in |   14|  ap_memory |   FM_buf_acc0_V_16   |     array    |
|FM_buf_acc0_V_17_address0  | out |    7|  ap_memory |   FM_buf_acc0_V_17   |     array    |
|FM_buf_acc0_V_17_ce0       | out |    1|  ap_memory |   FM_buf_acc0_V_17   |     array    |
|FM_buf_acc0_V_17_q0        |  in |   14|  ap_memory |   FM_buf_acc0_V_17   |     array    |
|FM_buf_acc0_V_18_address0  | out |    7|  ap_memory |   FM_buf_acc0_V_18   |     array    |
|FM_buf_acc0_V_18_ce0       | out |    1|  ap_memory |   FM_buf_acc0_V_18   |     array    |
|FM_buf_acc0_V_18_q0        |  in |   14|  ap_memory |   FM_buf_acc0_V_18   |     array    |
|FM_buf_acc0_V_19_address0  | out |    7|  ap_memory |   FM_buf_acc0_V_19   |     array    |
|FM_buf_acc0_V_19_ce0       | out |    1|  ap_memory |   FM_buf_acc0_V_19   |     array    |
|FM_buf_acc0_V_19_q0        |  in |   14|  ap_memory |   FM_buf_acc0_V_19   |     array    |
|FM_buf_acc0_V_20_address0  | out |    7|  ap_memory |   FM_buf_acc0_V_20   |     array    |
|FM_buf_acc0_V_20_ce0       | out |    1|  ap_memory |   FM_buf_acc0_V_20   |     array    |
|FM_buf_acc0_V_20_q0        |  in |   14|  ap_memory |   FM_buf_acc0_V_20   |     array    |
|FM_buf_acc0_V_21_address0  | out |    7|  ap_memory |   FM_buf_acc0_V_21   |     array    |
|FM_buf_acc0_V_21_ce0       | out |    1|  ap_memory |   FM_buf_acc0_V_21   |     array    |
|FM_buf_acc0_V_21_q0        |  in |   14|  ap_memory |   FM_buf_acc0_V_21   |     array    |
|FM_buf_acc0_V_22_address0  | out |    7|  ap_memory |   FM_buf_acc0_V_22   |     array    |
|FM_buf_acc0_V_22_ce0       | out |    1|  ap_memory |   FM_buf_acc0_V_22   |     array    |
|FM_buf_acc0_V_22_q0        |  in |   14|  ap_memory |   FM_buf_acc0_V_22   |     array    |
|FM_buf_acc0_V_23_address0  | out |    7|  ap_memory |   FM_buf_acc0_V_23   |     array    |
|FM_buf_acc0_V_23_ce0       | out |    1|  ap_memory |   FM_buf_acc0_V_23   |     array    |
|FM_buf_acc0_V_23_q0        |  in |   14|  ap_memory |   FM_buf_acc0_V_23   |     array    |
|FM_buf_acc0_V_24_address0  | out |    7|  ap_memory |   FM_buf_acc0_V_24   |     array    |
|FM_buf_acc0_V_24_ce0       | out |    1|  ap_memory |   FM_buf_acc0_V_24   |     array    |
|FM_buf_acc0_V_24_q0        |  in |   14|  ap_memory |   FM_buf_acc0_V_24   |     array    |
|FM_buf_acc0_V_25_address0  | out |    7|  ap_memory |   FM_buf_acc0_V_25   |     array    |
|FM_buf_acc0_V_25_ce0       | out |    1|  ap_memory |   FM_buf_acc0_V_25   |     array    |
|FM_buf_acc0_V_25_q0        |  in |   14|  ap_memory |   FM_buf_acc0_V_25   |     array    |
|FM_buf_acc0_V_26_address0  | out |    7|  ap_memory |   FM_buf_acc0_V_26   |     array    |
|FM_buf_acc0_V_26_ce0       | out |    1|  ap_memory |   FM_buf_acc0_V_26   |     array    |
|FM_buf_acc0_V_26_q0        |  in |   14|  ap_memory |   FM_buf_acc0_V_26   |     array    |
|FM_buf_acc0_V_27_address0  | out |    7|  ap_memory |   FM_buf_acc0_V_27   |     array    |
|FM_buf_acc0_V_27_ce0       | out |    1|  ap_memory |   FM_buf_acc0_V_27   |     array    |
|FM_buf_acc0_V_27_q0        |  in |   14|  ap_memory |   FM_buf_acc0_V_27   |     array    |
|FM_buf_acc0_V_28_address0  | out |    7|  ap_memory |   FM_buf_acc0_V_28   |     array    |
|FM_buf_acc0_V_28_ce0       | out |    1|  ap_memory |   FM_buf_acc0_V_28   |     array    |
|FM_buf_acc0_V_28_q0        |  in |   14|  ap_memory |   FM_buf_acc0_V_28   |     array    |
|FM_buf_acc0_V_29_address0  | out |    7|  ap_memory |   FM_buf_acc0_V_29   |     array    |
|FM_buf_acc0_V_29_ce0       | out |    1|  ap_memory |   FM_buf_acc0_V_29   |     array    |
|FM_buf_acc0_V_29_q0        |  in |   14|  ap_memory |   FM_buf_acc0_V_29   |     array    |
|FM_buf_acc0_V_30_address0  | out |    7|  ap_memory |   FM_buf_acc0_V_30   |     array    |
|FM_buf_acc0_V_30_ce0       | out |    1|  ap_memory |   FM_buf_acc0_V_30   |     array    |
|FM_buf_acc0_V_30_q0        |  in |   14|  ap_memory |   FM_buf_acc0_V_30   |     array    |
|FM_buf_acc0_V_31_address0  | out |    7|  ap_memory |   FM_buf_acc0_V_31   |     array    |
|FM_buf_acc0_V_31_ce0       | out |    1|  ap_memory |   FM_buf_acc0_V_31   |     array    |
|FM_buf_acc0_V_31_q0        |  in |   14|  ap_memory |   FM_buf_acc0_V_31   |     array    |
+---------------------------+-----+-----+------------+----------------------+--------------+

