\hypertarget{group___r_c_c___h_c_l_k___clock___source}{}\doxysection{RCC HCLK Clock Source}
\label{group___r_c_c___h_c_l_k___clock___source}\index{RCC HCLK Clock Source@{RCC HCLK Clock Source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_c_l_k___clock___source_ga8e3fcdef0e5d77bb61a52420fe1e9fbc}{RCC\+\_\+\+HCLK\+\_\+\+DIV1}}~RCC\+\_\+\+CDCFGR1\+\_\+\+HPRE\+\_\+\+DIV1
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_c_l_k___clock___source_ga4d2ebcf280d85e8449a5fb7b994b5169}{RCC\+\_\+\+HCLK\+\_\+\+DIV2}}~RCC\+\_\+\+CDCFGR1\+\_\+\+HPRE\+\_\+\+DIV2
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_c_l_k___clock___source_ga85b5f4fd936e22a3f4df5ed756f6e083}{RCC\+\_\+\+HCLK\+\_\+\+DIV4}}~RCC\+\_\+\+CDCFGR1\+\_\+\+HPRE\+\_\+\+DIV4
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_c_l_k___clock___source_gadb18bc60e2c639cb59244bedb54f7bb3}{RCC\+\_\+\+HCLK\+\_\+\+DIV8}}~RCC\+\_\+\+CDCFGR1\+\_\+\+HPRE\+\_\+\+DIV8
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_c_l_k___clock___source_ga27ac27d48360121bc2dc68b99dc8845d}{RCC\+\_\+\+HCLK\+\_\+\+DIV16}}~RCC\+\_\+\+CDCFGR1\+\_\+\+HPRE\+\_\+\+DIV16
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_c_l_k___clock___source_gaaa2fcd95978080d8b8d44cf2b7f5a25c}{RCC\+\_\+\+HCLK\+\_\+\+DIV64}}~RCC\+\_\+\+CDCFGR1\+\_\+\+HPRE\+\_\+\+DIV64
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_c_l_k___clock___source_ga731da7d179e88445769165c7015780e4}{RCC\+\_\+\+HCLK\+\_\+\+DIV128}}~RCC\+\_\+\+CDCFGR1\+\_\+\+HPRE\+\_\+\+DIV128
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_c_l_k___clock___source_ga2169cdac18adec089b443c3cacdb8db7}{RCC\+\_\+\+HCLK\+\_\+\+DIV256}}~RCC\+\_\+\+CDCFGR1\+\_\+\+HPRE\+\_\+\+DIV256
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_c_l_k___clock___source_ga6f22513c27b05c67bb205fb4f445c126}{RCC\+\_\+\+HCLK\+\_\+\+DIV512}}~RCC\+\_\+\+CDCFGR1\+\_\+\+HPRE\+\_\+\+DIV512
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___h_c_l_k___clock___source_ga8e3fcdef0e5d77bb61a52420fe1e9fbc}\label{group___r_c_c___h_c_l_k___clock___source_ga8e3fcdef0e5d77bb61a52420fe1e9fbc}} 
\index{RCC HCLK Clock Source@{RCC HCLK Clock Source}!RCC\_HCLK\_DIV1@{RCC\_HCLK\_DIV1}}
\index{RCC\_HCLK\_DIV1@{RCC\_HCLK\_DIV1}!RCC HCLK Clock Source@{RCC HCLK Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_HCLK\_DIV1}{RCC\_HCLK\_DIV1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HCLK\+\_\+\+DIV1~RCC\+\_\+\+CDCFGR1\+\_\+\+HPRE\+\_\+\+DIV1}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00391}{391}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___h_c_l_k___clock___source_ga731da7d179e88445769165c7015780e4}\label{group___r_c_c___h_c_l_k___clock___source_ga731da7d179e88445769165c7015780e4}} 
\index{RCC HCLK Clock Source@{RCC HCLK Clock Source}!RCC\_HCLK\_DIV128@{RCC\_HCLK\_DIV128}}
\index{RCC\_HCLK\_DIV128@{RCC\_HCLK\_DIV128}!RCC HCLK Clock Source@{RCC HCLK Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_HCLK\_DIV128}{RCC\_HCLK\_DIV128}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HCLK\+\_\+\+DIV128~RCC\+\_\+\+CDCFGR1\+\_\+\+HPRE\+\_\+\+DIV128}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00397}{397}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___h_c_l_k___clock___source_ga27ac27d48360121bc2dc68b99dc8845d}\label{group___r_c_c___h_c_l_k___clock___source_ga27ac27d48360121bc2dc68b99dc8845d}} 
\index{RCC HCLK Clock Source@{RCC HCLK Clock Source}!RCC\_HCLK\_DIV16@{RCC\_HCLK\_DIV16}}
\index{RCC\_HCLK\_DIV16@{RCC\_HCLK\_DIV16}!RCC HCLK Clock Source@{RCC HCLK Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_HCLK\_DIV16}{RCC\_HCLK\_DIV16}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HCLK\+\_\+\+DIV16~RCC\+\_\+\+CDCFGR1\+\_\+\+HPRE\+\_\+\+DIV16}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00395}{395}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___h_c_l_k___clock___source_ga4d2ebcf280d85e8449a5fb7b994b5169}\label{group___r_c_c___h_c_l_k___clock___source_ga4d2ebcf280d85e8449a5fb7b994b5169}} 
\index{RCC HCLK Clock Source@{RCC HCLK Clock Source}!RCC\_HCLK\_DIV2@{RCC\_HCLK\_DIV2}}
\index{RCC\_HCLK\_DIV2@{RCC\_HCLK\_DIV2}!RCC HCLK Clock Source@{RCC HCLK Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_HCLK\_DIV2}{RCC\_HCLK\_DIV2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HCLK\+\_\+\+DIV2~RCC\+\_\+\+CDCFGR1\+\_\+\+HPRE\+\_\+\+DIV2}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00392}{392}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___h_c_l_k___clock___source_ga2169cdac18adec089b443c3cacdb8db7}\label{group___r_c_c___h_c_l_k___clock___source_ga2169cdac18adec089b443c3cacdb8db7}} 
\index{RCC HCLK Clock Source@{RCC HCLK Clock Source}!RCC\_HCLK\_DIV256@{RCC\_HCLK\_DIV256}}
\index{RCC\_HCLK\_DIV256@{RCC\_HCLK\_DIV256}!RCC HCLK Clock Source@{RCC HCLK Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_HCLK\_DIV256}{RCC\_HCLK\_DIV256}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HCLK\+\_\+\+DIV256~RCC\+\_\+\+CDCFGR1\+\_\+\+HPRE\+\_\+\+DIV256}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00398}{398}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___h_c_l_k___clock___source_ga85b5f4fd936e22a3f4df5ed756f6e083}\label{group___r_c_c___h_c_l_k___clock___source_ga85b5f4fd936e22a3f4df5ed756f6e083}} 
\index{RCC HCLK Clock Source@{RCC HCLK Clock Source}!RCC\_HCLK\_DIV4@{RCC\_HCLK\_DIV4}}
\index{RCC\_HCLK\_DIV4@{RCC\_HCLK\_DIV4}!RCC HCLK Clock Source@{RCC HCLK Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_HCLK\_DIV4}{RCC\_HCLK\_DIV4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HCLK\+\_\+\+DIV4~RCC\+\_\+\+CDCFGR1\+\_\+\+HPRE\+\_\+\+DIV4}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00393}{393}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___h_c_l_k___clock___source_ga6f22513c27b05c67bb205fb4f445c126}\label{group___r_c_c___h_c_l_k___clock___source_ga6f22513c27b05c67bb205fb4f445c126}} 
\index{RCC HCLK Clock Source@{RCC HCLK Clock Source}!RCC\_HCLK\_DIV512@{RCC\_HCLK\_DIV512}}
\index{RCC\_HCLK\_DIV512@{RCC\_HCLK\_DIV512}!RCC HCLK Clock Source@{RCC HCLK Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_HCLK\_DIV512}{RCC\_HCLK\_DIV512}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HCLK\+\_\+\+DIV512~RCC\+\_\+\+CDCFGR1\+\_\+\+HPRE\+\_\+\+DIV512}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00399}{399}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___h_c_l_k___clock___source_gaaa2fcd95978080d8b8d44cf2b7f5a25c}\label{group___r_c_c___h_c_l_k___clock___source_gaaa2fcd95978080d8b8d44cf2b7f5a25c}} 
\index{RCC HCLK Clock Source@{RCC HCLK Clock Source}!RCC\_HCLK\_DIV64@{RCC\_HCLK\_DIV64}}
\index{RCC\_HCLK\_DIV64@{RCC\_HCLK\_DIV64}!RCC HCLK Clock Source@{RCC HCLK Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_HCLK\_DIV64}{RCC\_HCLK\_DIV64}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HCLK\+\_\+\+DIV64~RCC\+\_\+\+CDCFGR1\+\_\+\+HPRE\+\_\+\+DIV64}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00396}{396}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___h_c_l_k___clock___source_gadb18bc60e2c639cb59244bedb54f7bb3}\label{group___r_c_c___h_c_l_k___clock___source_gadb18bc60e2c639cb59244bedb54f7bb3}} 
\index{RCC HCLK Clock Source@{RCC HCLK Clock Source}!RCC\_HCLK\_DIV8@{RCC\_HCLK\_DIV8}}
\index{RCC\_HCLK\_DIV8@{RCC\_HCLK\_DIV8}!RCC HCLK Clock Source@{RCC HCLK Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_HCLK\_DIV8}{RCC\_HCLK\_DIV8}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HCLK\+\_\+\+DIV8~RCC\+\_\+\+CDCFGR1\+\_\+\+HPRE\+\_\+\+DIV8}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00394}{394}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

