<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/alpha/utility.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_a4feaad68b70f9faac265221bd8821b4.html">alpha</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">utility.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="alpha_2utility_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2003-2005 The Regents of The University of Michigan</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Authors: Nathan Binkert</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *          Steve Reinhardt</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#ifndef __ARCH_ALPHA_UTILITY_HH__</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define __ARCH_ALPHA_UTILITY_HH__</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="alpha_2isa__traits_8hh.html">arch/alpha/isa_traits.hh</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="alpha_2registers_8hh.html">arch/alpha/registers.hh</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2alpha_2types_8hh.html">arch/alpha/types.hh</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="logging_8hh.html">base/logging.hh</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2static__inst_8hh.html">cpu/static_inst.hh</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ev5_8hh.html">arch/alpha/ev5.hh</a>&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceAlphaISA.html">AlphaISA</a> {</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="keyword">inline</span> <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a7480844aa2eaec6bd5e60412bf6c4a38">   46</a></span>&#160;<a class="code" href="namespaceAlphaISA.html#a7480844aa2eaec6bd5e60412bf6c4a38">buildRetPC</a>(<span class="keyword">const</span> <a class="code" href="classGenericISA_1_1SimplePCState.html">PCState</a> &amp;curPC, <span class="keyword">const</span> <a class="code" href="classGenericISA_1_1SimplePCState.html">PCState</a> &amp;callPC)</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;{</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    <a class="code" href="classGenericISA_1_1SimplePCState.html">PCState</a> retPC = callPC;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    retPC.<a class="code" href="classGenericISA_1_1SimplePCState.html#a52caa24f3a6095bb656e089a266fe91c">advance</a>();</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    <span class="keywordflow">return</span> retPC;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;}</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;uint64_t <a class="code" href="namespaceAlphaISA.html#a987c52c68a58330cf13bb0142bf8bd97">getArgument</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keywordtype">int</span> &amp;number, uint16_t size, <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#a34f1e0260a3bfa397bda36736e2caa41">fp</a>);</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="keyword">inline</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a166daa198f05f80c18b5249f18a0675e">   56</a></span>&#160;<a class="code" href="namespaceAlphaISA.html#a166daa198f05f80c18b5249f18a0675e">inUserMode</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;{</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="keywordflow">return</span> (tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaecb409b7719548624c2f50274cc3e8ee">IPR_DTB_CM</a>) &amp; 0x18) != 0;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;}</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> TC&gt;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespaceAlphaISA.html#a3d93cebe559ecec6122f4b67a10bbfc3">zeroRegisters</a>(TC *tc);</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">// Alpha IPR register accessors</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a890ffda2717ffc0e2cd0e9f80b90fad2">   69</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespaceAlphaISA.html#a890ffda2717ffc0e2cd0e9f80b90fad2">PcPAL</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>) { <span class="keywordflow">return</span> addr &amp; 0x3; }</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a65b7ec798c399b980dc23332b8684a0b">   70</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="namespaceAlphaISA.html#a65b7ec798c399b980dc23332b8684a0b">startupCPU</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keywordtype">int</span> cpuId)</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;{ tc-&gt;<a class="code" href="classThreadContext.html#a6a55099a666cbd6711cf317acc0e3e80">activate</a>(); }</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">//  Translation stuff</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a7011d6b73edace006e7c43b09d9ae703">   78</a></span>&#160;<span class="keyword">inline</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceAlphaISA.html#a7011d6b73edace006e7c43b09d9ae703">PteAddr</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>) { <span class="keywordflow">return</span> (a &amp; <a class="code" href="namespaceAlphaISA.html#a65007394efd82b463a3730e06eaba38b">PteMask</a>) &lt;&lt; <a class="code" href="namespaceAlphaISA.html#a83a2b3c6bcd85eb9862cfd166351c8e3">PteShift</a>; }</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">// User Virtual</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a2451f4cdda3759a112904a5bf9adc948">   81</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespaceAlphaISA.html#a2451f4cdda3759a112904a5bf9adc948">IsUSeg</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>) { assert(<a class="code" href="namespaceAlphaISA.html#a2b9ebaad562b8e5b52f3449ec30bfbf2">USegBase</a> == 0); <span class="keywordflow">return</span> a &lt;= <a class="code" href="namespaceAlphaISA.html#a8e802bc567c13f965eb04f8b2cc067ed">USegEnd</a>; }</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">// Kernel Direct Mapped</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#ae30e2a62fc7b8017254375687db343ee">   84</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespaceAlphaISA.html#ae30e2a62fc7b8017254375687db343ee">IsK0Seg</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>) { <span class="keywordflow">return</span> <a class="code" href="namespaceAlphaISA.html#ada2e3f0762964606829618f7d3766ed6">K0SegBase</a> &lt;= a &amp;&amp; a &lt;= <a class="code" href="namespaceAlphaISA.html#ac985fca2d64fffc8f22b37448a188ac6">K0SegEnd</a>; }</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a3429ac3cc50f87a6522ce09b611ea974">   85</a></span>&#160;<span class="keyword">inline</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceAlphaISA.html#a3429ac3cc50f87a6522ce09b611ea974">K0Seg2Phys</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>) { <span class="keywordflow">return</span> addr &amp; ~<a class="code" href="namespaceAlphaISA.html#ada2e3f0762964606829618f7d3766ed6">K0SegBase</a>; }</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">// Kernel Virtual</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#ab93fa394a0732944836267b5ca194e99">   88</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespaceAlphaISA.html#ab93fa394a0732944836267b5ca194e99">IsK1Seg</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>) { <span class="keywordflow">return</span> <a class="code" href="namespaceAlphaISA.html#a4b9d79355b5a2baeebb70e02e5fa6aa4">K1SegBase</a> &lt;= a &amp;&amp; a &lt;= <a class="code" href="namespaceAlphaISA.html#ac2b3119ddde461989439ffb94643d012">K1SegEnd</a>; }</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="keyword">inline</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#aa30de8739aa107005b5f69984513fc8f">   91</a></span>&#160;<a class="code" href="namespaceAlphaISA.html#aa30de8739aa107005b5f69984513fc8f">TruncPage</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>)</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;{ <span class="keywordflow">return</span> addr &amp; ~(<a class="code" href="namespaceAlphaISA.html#a2f65ff44478e6995ad84581ed1d194ac">PageBytes</a> - 1); }</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="keyword">inline</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a31ed8a5ee9eabb285172c3e8b40e0427">   95</a></span>&#160;<a class="code" href="namespaceAlphaISA.html#a31ed8a5ee9eabb285172c3e8b40e0427">RoundPage</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>)</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;{ <span class="keywordflow">return</span> (addr + <a class="code" href="namespaceAlphaISA.html#a2f65ff44478e6995ad84581ed1d194ac">PageBytes</a> - 1) &amp; ~(<a class="code" href="namespaceAlphaISA.html#a2f65ff44478e6995ad84581ed1d194ac">PageBytes</a> - 1); }</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespaceAlphaISA.html#adad5b267894a6709b10c84584c0a4c4c">initIPRs</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keywordtype">int</span> cpuId);</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespaceAlphaISA.html#a06411429ba06d7939a3aedc9099788eb">initCPU</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keywordtype">int</span> cpuId);</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespaceAlphaISA.html#aebb071b21eccebc7bccfcc645c4cb165">copyRegs</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *src, <a class="code" href="classThreadContext.html">ThreadContext</a> *dest);</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespaceAlphaISA.html#a0ccd89b4d19742738076f05993116ec5">copyMiscRegs</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *src, <a class="code" href="classThreadContext.html">ThreadContext</a> *dest);</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespaceAlphaISA.html#a5332f270f0e4bfa4ae479c48c4c31a56">skipFunction</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc);</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="keyword">inline</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#aef4ae775d08af4c43d6dc371ebb9a65c">  108</a></span>&#160;<a class="code" href="namespaceAlphaISA.html#aef4ae775d08af4c43d6dc371ebb9a65c">advancePC</a>(<a class="code" href="classGenericISA_1_1SimplePCState.html">PCState</a> &amp;<a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst)</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;{</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    pc.<a class="code" href="classGenericISA_1_1SimplePCState.html#a52caa24f3a6095bb656e089a266fe91c">advance</a>();</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;}</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="keyword">inline</span> uint64_t</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#abb48fd2963e6ebf6b013e5546f1f7d87">  114</a></span>&#160;<a class="code" href="namespaceAlphaISA.html#abb48fd2963e6ebf6b013e5546f1f7d87">getExecutingAsid</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;{</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespaceAlphaISA.html#a36b44188d4a889f9397dca5549e44a54">DTB_ASN_ASN</a>(tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa36f55b919ec114e11ff7e9726fa15814">IPR_DTB_ASN</a>));</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;}</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;} <span class="comment">// namespace AlphaISA</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#endif // __ARCH_ALPHA_UTILITY_HH__</span></div><div class="ttc" id="namespaceAlphaISA_html_a890ffda2717ffc0e2cd0e9f80b90fad2"><div class="ttname"><a href="namespaceAlphaISA.html#a890ffda2717ffc0e2cd0e9f80b90fad2">AlphaISA::PcPAL</a></div><div class="ttdeci">bool PcPAL(Addr addr)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2utility_8hh_source.html#l00069">utility.hh:69</a></div></div>
<div class="ttc" id="logging_8hh_html"><div class="ttname"><a href="logging_8hh.html">logging.hh</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ac2b3119ddde461989439ffb94643d012"><div class="ttname"><a href="namespaceAlphaISA.html#ac2b3119ddde461989439ffb94643d012">AlphaISA::K1SegEnd</a></div><div class="ttdeci">const Addr K1SegEnd</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa__traits_8hh_source.html#l00071">isa_traits.hh:71</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a36b44188d4a889f9397dca5549e44a54"><div class="ttname"><a href="namespaceAlphaISA.html#a36b44188d4a889f9397dca5549e44a54">AlphaISA::DTB_ASN_ASN</a></div><div class="ttdeci">int DTB_ASN_ASN(uint64_t reg)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00070">ev5.hh:70</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a2b9ebaad562b8e5b52f3449ec30bfbf2"><div class="ttname"><a href="namespaceAlphaISA.html#a2b9ebaad562b8e5b52f3449ec30bfbf2">AlphaISA::USegBase</a></div><div class="ttdeci">const Addr USegBase</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa__traits_8hh_source.html#l00062">isa_traits.hh:62</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a4b9d79355b5a2baeebb70e02e5fa6aa4"><div class="ttname"><a href="namespaceAlphaISA.html#a4b9d79355b5a2baeebb70e02e5fa6aa4">AlphaISA::K1SegBase</a></div><div class="ttdeci">const Addr K1SegBase</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa__traits_8hh_source.html#l00070">isa_traits.hh:70</a></div></div>
<div class="ttc" id="alpha_2registers_8hh_html"><div class="ttname"><a href="alpha_2registers_8hh.html">registers.hh</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a2451f4cdda3759a112904a5bf9adc948"><div class="ttname"><a href="namespaceAlphaISA.html#a2451f4cdda3759a112904a5bf9adc948">AlphaISA::IsUSeg</a></div><div class="ttdeci">bool IsUSeg(Addr a)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2utility_8hh_source.html#l00081">utility.hh:81</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6f0a7b59bfa9544f3d21fb56433497cc"><div class="ttname"><a href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">ArmISA::a</a></div><div class="ttdeci">Bitfield&lt; 8 &gt; a</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00065">miscregs_types.hh:65</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a8e802bc567c13f965eb04f8b2cc067ed"><div class="ttname"><a href="namespaceAlphaISA.html#a8e802bc567c13f965eb04f8b2cc067ed">AlphaISA::USegEnd</a></div><div class="ttdeci">const Addr USegEnd</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa__traits_8hh_source.html#l00063">isa_traits.hh:63</a></div></div>
<div class="ttc" id="inet_8hh_html_ae32b25ff633168fbdecd8d24293034cd"><div class="ttname"><a href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a></div><div class="ttdeci">ip6_addr_t addr</div><div class="ttdef"><b>Definition:</b> <a href="inet_8hh_source.html#l00335">inet.hh:335</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a987c52c68a58330cf13bb0142bf8bd97"><div class="ttname"><a href="namespaceAlphaISA.html#a987c52c68a58330cf13bb0142bf8bd97">AlphaISA::getArgument</a></div><div class="ttdeci">uint64_t getArgument(ThreadContext *tc, int &amp;number, uint16_t size, bool fp)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2utility_8cc_source.html#l00041">utility.cc:41</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a83a2b3c6bcd85eb9862cfd166351c8e3"><div class="ttname"><a href="namespaceAlphaISA.html#a83a2b3c6bcd85eb9862cfd166351c8e3">AlphaISA::PteShift</a></div><div class="ttdeci">const Addr PteShift</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa__traits_8hh_source.html#l00056">isa_traits.hh:56</a></div></div>
<div class="ttc" id="classRefCountingPtr_html"><div class="ttname"><a href="classRefCountingPtr.html">RefCountingPtr&lt; StaticInst &gt;</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="arch_2alpha_2types_8hh_html"><div class="ttname"><a href="arch_2alpha_2types_8hh.html">types.hh</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ac985fca2d64fffc8f22b37448a188ac6"><div class="ttname"><a href="namespaceAlphaISA.html#ac985fca2d64fffc8f22b37448a188ac6">AlphaISA::K0SegEnd</a></div><div class="ttdeci">const Addr K0SegEnd</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa__traits_8hh_source.html#l00067">isa_traits.hh:67</a></div></div>
<div class="ttc" id="classGenericISA_1_1SimplePCState_html_a52caa24f3a6095bb656e089a266fe91c"><div class="ttname"><a href="classGenericISA_1_1SimplePCState.html#a52caa24f3a6095bb656e089a266fe91c">GenericISA::SimplePCState::advance</a></div><div class="ttdeci">void advance()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00178">types.hh:178</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a65b7ec798c399b980dc23332b8684a0b"><div class="ttname"><a href="namespaceAlphaISA.html#a65b7ec798c399b980dc23332b8684a0b">AlphaISA::startupCPU</a></div><div class="ttdeci">void startupCPU(ThreadContext *tc, int cpuId)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2utility_8hh_source.html#l00070">utility.hh:70</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a4f7ed975e7137b5c369214789649451f"><div class="ttname"><a href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">MipsISA::pc</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; pc</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00242">pra_constants.hh:242</a></div></div>
<div class="ttc" id="ev5_8hh_html"><div class="ttname"><a href="ev5_8hh.html">ev5.hh</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a7011d6b73edace006e7c43b09d9ae703"><div class="ttname"><a href="namespaceAlphaISA.html#a7011d6b73edace006e7c43b09d9ae703">AlphaISA::PteAddr</a></div><div class="ttdeci">Addr PteAddr(Addr a)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2utility_8hh_source.html#l00078">utility.hh:78</a></div></div>
<div class="ttc" id="cpu_2static__inst_8hh_html"><div class="ttname"><a href="cpu_2static__inst_8hh.html">static_inst.hh</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a06411429ba06d7939a3aedc9099788eb"><div class="ttname"><a href="namespaceAlphaISA.html#a06411429ba06d7939a3aedc9099788eb">AlphaISA::initCPU</a></div><div class="ttdeci">void initCPU(ThreadContext *tc, int cpuId)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8cc_source.html#l00069">ev5.cc:69</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a5332f270f0e4bfa4ae479c48c4c31a56"><div class="ttname"><a href="namespaceAlphaISA.html#a5332f270f0e4bfa4ae479c48c4c31a56">AlphaISA::skipFunction</a></div><div class="ttdeci">void skipFunction(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2utility_8cc_source.html#l00101">utility.cc:101</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a65007394efd82b463a3730e06eaba38b"><div class="ttname"><a href="namespaceAlphaISA.html#a65007394efd82b463a3730e06eaba38b">AlphaISA::PteMask</a></div><div class="ttdeci">const Addr PteMask</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa__traits_8hh_source.html#l00059">isa_traits.hh:59</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a0ccd89b4d19742738076f05993116ec5"><div class="ttname"><a href="namespaceAlphaISA.html#a0ccd89b4d19742738076f05993116ec5">AlphaISA::copyMiscRegs</a></div><div class="ttdeci">void copyMiscRegs(ThreadContext *src, ThreadContext *dest)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2utility_8cc_source.html#l00086">utility.cc:86</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a3d93cebe559ecec6122f4b67a10bbfc3"><div class="ttname"><a href="namespaceAlphaISA.html#a3d93cebe559ecec6122f4b67a10bbfc3">AlphaISA::zeroRegisters</a></div><div class="ttdeci">void zeroRegisters(CPU *cpu)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8cc_source.html#l00085">ev5.cc:85</a></div></div>
<div class="ttc" id="classThreadContext_html_a6a55099a666cbd6711cf317acc0e3e80"><div class="ttname"><a href="classThreadContext.html#a6a55099a666cbd6711cf317acc0e3e80">ThreadContext::activate</a></div><div class="ttdeci">virtual void activate()=0</div><div class="ttdoc">Set the status to Active. </div></div>
<div class="ttc" id="namespaceAlphaISA_html_aa30de8739aa107005b5f69984513fc8f"><div class="ttname"><a href="namespaceAlphaISA.html#aa30de8739aa107005b5f69984513fc8f">AlphaISA::TruncPage</a></div><div class="ttdeci">Addr TruncPage(Addr addr)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2utility_8hh_source.html#l00091">utility.hh:91</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a166daa198f05f80c18b5249f18a0675e"><div class="ttname"><a href="namespaceAlphaISA.html#a166daa198f05f80c18b5249f18a0675e">AlphaISA::inUserMode</a></div><div class="ttdeci">bool inUserMode(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2utility_8hh_source.html#l00056">utility.hh:56</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_aef4ae775d08af4c43d6dc371ebb9a65c"><div class="ttname"><a href="namespaceAlphaISA.html#aef4ae775d08af4c43d6dc371ebb9a65c">AlphaISA::advancePC</a></div><div class="ttdeci">void advancePC(PCState &amp;pc, const StaticInstPtr &amp;inst)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2utility_8hh_source.html#l00108">utility.hh:108</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a7480844aa2eaec6bd5e60412bf6c4a38"><div class="ttname"><a href="namespaceAlphaISA.html#a7480844aa2eaec6bd5e60412bf6c4a38">AlphaISA::buildRetPC</a></div><div class="ttdeci">PCState buildRetPC(const PCState &amp;curPC, const PCState &amp;callPC)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2utility_8hh_source.html#l00046">utility.hh:46</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_abb48fd2963e6ebf6b013e5546f1f7d87"><div class="ttname"><a href="namespaceAlphaISA.html#abb48fd2963e6ebf6b013e5546f1f7d87">AlphaISA::getExecutingAsid</a></div><div class="ttdeci">uint64_t getExecutingAsid(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2utility_8hh_source.html#l00114">utility.hh:114</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a2f65ff44478e6995ad84581ed1d194ac"><div class="ttname"><a href="namespaceAlphaISA.html#a2f65ff44478e6995ad84581ed1d194ac">AlphaISA::PageBytes</a></div><div class="ttdeci">const Addr PageBytes</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa__traits_8hh_source.html#l00047">isa_traits.hh:47</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_adad5b267894a6709b10c84584c0a4c4c"><div class="ttname"><a href="namespaceAlphaISA.html#adad5b267894a6709b10c84584c0a4c4c">AlphaISA::initIPRs</a></div><div class="ttdeci">void initIPRs(ThreadContext *tc, int cpuId)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8cc_source.html#l00099">ev5.cc:99</a></div></div>
<div class="ttc" id="classGenericISA_1_1SimplePCState_html"><div class="ttname"><a href="classGenericISA_1_1SimplePCState.html">GenericISA::SimplePCState</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00141">types.hh:141</a></div></div>
<div class="ttc" id="cpu_2thread__context_8hh_html"><div class="ttname"><a href="cpu_2thread__context_8hh.html">thread_context.hh</a></div></div>
<div class="ttc" id="classThreadContext_html_aca903e46048a5e7a9cce0f8be315660d"><div class="ttname"><a href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">ThreadContext::readMiscRegNoEffect</a></div><div class="ttdeci">virtual RegVal readMiscRegNoEffect(RegIndex misc_reg) const =0</div></div>
<div class="ttc" id="namespaceAlphaISA_html_a233e755911c9143f96bef37eedb1e009"><div class="ttname"><a href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">AlphaISA::PCState</a></div><div class="ttdeci">GenericISA::SimplePCState&lt; MachInst &gt; PCState</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2types_8hh_source.html#l00043">types.hh:43</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ae30e2a62fc7b8017254375687db343ee"><div class="ttname"><a href="namespaceAlphaISA.html#ae30e2a62fc7b8017254375687db343ee">AlphaISA::IsK0Seg</a></div><div class="ttdeci">bool IsK0Seg(Addr a)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2utility_8hh_source.html#l00084">utility.hh:84</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_aebb071b21eccebc7bccfcc645c4cb165"><div class="ttname"><a href="namespaceAlphaISA.html#aebb071b21eccebc7bccfcc645c4cb165">AlphaISA::copyRegs</a></div><div class="ttdeci">void copyRegs(ThreadContext *src, ThreadContext *dest)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2utility_8cc_source.html#l00065">utility.cc:65</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aaecb409b7719548624c2f50274cc3e8ee"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaecb409b7719548624c2f50274cc3e8ee">AlphaISA::IPR_DTB_CM</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00198">ipr.hh:198</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html"><div class="ttname"><a href="namespaceAlphaISA.html">AlphaISA</a></div><div class="ttdef"><b>Definition:</b> <a href="alpha_2decoder_8cc_source.html#l00033">decoder.cc:33</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a34f1e0260a3bfa397bda36736e2caa41"><div class="ttname"><a href="namespaceArmISA.html#a34f1e0260a3bfa397bda36736e2caa41">ArmISA::fp</a></div><div class="ttdeci">Bitfield&lt; 19, 16 &gt; fp</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00175">miscregs_types.hh:175</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ab93fa394a0732944836267b5ca194e99"><div class="ttname"><a href="namespaceAlphaISA.html#ab93fa394a0732944836267b5ca194e99">AlphaISA::IsK1Seg</a></div><div class="ttdeci">bool IsK1Seg(Addr a)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2utility_8hh_source.html#l00088">utility.hh:88</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a31ed8a5ee9eabb285172c3e8b40e0427"><div class="ttname"><a href="namespaceAlphaISA.html#a31ed8a5ee9eabb285172c3e8b40e0427">AlphaISA::RoundPage</a></div><div class="ttdeci">Addr RoundPage(Addr addr)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2utility_8hh_source.html#l00095">utility.hh:95</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a3429ac3cc50f87a6522ce09b611ea974"><div class="ttname"><a href="namespaceAlphaISA.html#a3429ac3cc50f87a6522ce09b611ea974">AlphaISA::K0Seg2Phys</a></div><div class="ttdeci">Addr K0Seg2Phys(Addr addr)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2utility_8hh_source.html#l00085">utility.hh:85</a></div></div>
<div class="ttc" id="alpha_2isa__traits_8hh_html"><div class="ttname"><a href="alpha_2isa__traits_8hh.html">isa_traits.hh</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa36f55b919ec114e11ff7e9726fa15814"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa36f55b919ec114e11ff7e9726fa15814">AlphaISA::IPR_DTB_ASN</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00197">ipr.hh:197</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ada2e3f0762964606829618f7d3766ed6"><div class="ttname"><a href="namespaceAlphaISA.html#ada2e3f0762964606829618f7d3766ed6">AlphaISA::K0SegBase</a></div><div class="ttdeci">const Addr K0SegBase</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa__traits_8hh_source.html#l00066">isa_traits.hh:66</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
