#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5a291cdabde0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5a291cdfe170 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x5a291cdea0c0 .functor NOT 1, L_0x5a291ce1fdb0, C4<0>, C4<0>, C4<0>;
L_0x5a291cdd85a0 .functor XOR 8, L_0x5a291ce1f940, L_0x5a291ce1fb00, C4<00000000>, C4<00000000>;
L_0x5a291cdc70f0 .functor XOR 8, L_0x5a291cdd85a0, L_0x5a291ce1fc40, C4<00000000>, C4<00000000>;
v0x5a291ce1d520_0 .net *"_ivl_10", 7 0, L_0x5a291ce1fc40;  1 drivers
v0x5a291ce1d620_0 .net *"_ivl_12", 7 0, L_0x5a291cdc70f0;  1 drivers
v0x5a291ce1d700_0 .net *"_ivl_2", 7 0, L_0x5a291ce1f8a0;  1 drivers
v0x5a291ce1d7c0_0 .net *"_ivl_4", 7 0, L_0x5a291ce1f940;  1 drivers
v0x5a291ce1d8a0_0 .net *"_ivl_6", 7 0, L_0x5a291ce1fb00;  1 drivers
v0x5a291ce1d9d0_0 .net *"_ivl_8", 7 0, L_0x5a291cdd85a0;  1 drivers
v0x5a291ce1dab0_0 .net "areset", 0 0, L_0x5a291cdaac90;  1 drivers
v0x5a291ce1db50_0 .var "clk", 0 0;
v0x5a291ce1dbf0_0 .net "predict_history_dut", 6 0, v0x5a291ce1c900_0;  1 drivers
v0x5a291ce1dd40_0 .net "predict_history_ref", 6 0, L_0x5a291ce1f710;  1 drivers
v0x5a291ce1dde0_0 .net "predict_pc", 6 0, L_0x5a291ce1e9a0;  1 drivers
v0x5a291ce1de80_0 .net "predict_taken_dut", 0 0, v0x5a291ce1caf0_0;  1 drivers
v0x5a291ce1df20_0 .net "predict_taken_ref", 0 0, L_0x5a291ce1f550;  1 drivers
v0x5a291ce1dfc0_0 .net "predict_valid", 0 0, v0x5a291ce1b280_0;  1 drivers
v0x5a291ce1e060_0 .var/2u "stats1", 223 0;
v0x5a291ce1e100_0 .var/2u "strobe", 0 0;
v0x5a291ce1e1c0_0 .net "tb_match", 0 0, L_0x5a291ce1fdb0;  1 drivers
v0x5a291ce1e370_0 .net "tb_mismatch", 0 0, L_0x5a291cdea0c0;  1 drivers
v0x5a291ce1e410_0 .net "train_history", 6 0, L_0x5a291ce1ef50;  1 drivers
v0x5a291ce1e4d0_0 .net "train_mispredicted", 0 0, L_0x5a291ce1edf0;  1 drivers
v0x5a291ce1e570_0 .net "train_pc", 6 0, L_0x5a291ce1f0e0;  1 drivers
v0x5a291ce1e630_0 .net "train_taken", 0 0, L_0x5a291ce1ebd0;  1 drivers
v0x5a291ce1e6d0_0 .net "train_valid", 0 0, v0x5a291ce1bc00_0;  1 drivers
v0x5a291ce1e770_0 .net "wavedrom_enable", 0 0, v0x5a291ce1bcd0_0;  1 drivers
v0x5a291ce1e810_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x5a291ce1bd70_0;  1 drivers
v0x5a291ce1e8b0_0 .net "wavedrom_title", 511 0, v0x5a291ce1be50_0;  1 drivers
L_0x5a291ce1f8a0 .concat [ 7 1 0 0], L_0x5a291ce1f710, L_0x5a291ce1f550;
L_0x5a291ce1f940 .concat [ 7 1 0 0], L_0x5a291ce1f710, L_0x5a291ce1f550;
L_0x5a291ce1fb00 .concat [ 7 1 0 0], v0x5a291ce1c900_0, v0x5a291ce1caf0_0;
L_0x5a291ce1fc40 .concat [ 7 1 0 0], L_0x5a291ce1f710, L_0x5a291ce1f550;
L_0x5a291ce1fdb0 .cmp/eeq 8, L_0x5a291ce1f8a0, L_0x5a291cdc70f0;
S_0x5a291cdadee0 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x5a291cdfe170;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x5a291cdf5840 .param/l "LNT" 0 3 22, C4<01>;
P_0x5a291cdf5880 .param/l "LT" 0 3 22, C4<10>;
P_0x5a291cdf58c0 .param/l "SNT" 0 3 22, C4<00>;
P_0x5a291cdf5900 .param/l "ST" 0 3 22, C4<11>;
P_0x5a291cdf5940 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x5a291cdaae60 .functor XOR 7, v0x5a291ce19230_0, L_0x5a291ce1e9a0, C4<0000000>, C4<0000000>;
L_0x5a291cdab3e0 .functor XOR 7, L_0x5a291ce1ef50, L_0x5a291ce1f0e0, C4<0000000>, C4<0000000>;
v0x5a291cde9f50_0 .net *"_ivl_11", 0 0, L_0x5a291ce1f460;  1 drivers
L_0x73a0ddc921c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x5a291cdea220_0 .net *"_ivl_12", 0 0, L_0x73a0ddc921c8;  1 drivers
L_0x73a0ddc92210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x5a291cdaab10_0 .net *"_ivl_16", 6 0, L_0x73a0ddc92210;  1 drivers
v0x5a291cdaad50_0 .net *"_ivl_4", 1 0, L_0x5a291ce1f270;  1 drivers
v0x5a291cdaaf20_0 .net *"_ivl_6", 8 0, L_0x5a291ce1f370;  1 drivers
L_0x73a0ddc92180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5a291cdab4a0_0 .net *"_ivl_9", 1 0, L_0x73a0ddc92180;  1 drivers
v0x5a291ce18f10_0 .net "areset", 0 0, L_0x5a291cdaac90;  alias, 1 drivers
v0x5a291ce18fd0_0 .net "clk", 0 0, v0x5a291ce1db50_0;  1 drivers
v0x5a291ce19090 .array "pht", 0 127, 1 0;
v0x5a291ce19150_0 .net "predict_history", 6 0, L_0x5a291ce1f710;  alias, 1 drivers
v0x5a291ce19230_0 .var "predict_history_r", 6 0;
v0x5a291ce19310_0 .net "predict_index", 6 0, L_0x5a291cdaae60;  1 drivers
v0x5a291ce193f0_0 .net "predict_pc", 6 0, L_0x5a291ce1e9a0;  alias, 1 drivers
v0x5a291ce194d0_0 .net "predict_taken", 0 0, L_0x5a291ce1f550;  alias, 1 drivers
v0x5a291ce19590_0 .net "predict_valid", 0 0, v0x5a291ce1b280_0;  alias, 1 drivers
v0x5a291ce19650_0 .net "train_history", 6 0, L_0x5a291ce1ef50;  alias, 1 drivers
v0x5a291ce19730_0 .net "train_index", 6 0, L_0x5a291cdab3e0;  1 drivers
v0x5a291ce19920_0 .net "train_mispredicted", 0 0, L_0x5a291ce1edf0;  alias, 1 drivers
v0x5a291ce199e0_0 .net "train_pc", 6 0, L_0x5a291ce1f0e0;  alias, 1 drivers
v0x5a291ce19ac0_0 .net "train_taken", 0 0, L_0x5a291ce1ebd0;  alias, 1 drivers
v0x5a291ce19b80_0 .net "train_valid", 0 0, v0x5a291ce1bc00_0;  alias, 1 drivers
E_0x5a291cdbdd10 .event posedge, v0x5a291ce18f10_0, v0x5a291ce18fd0_0;
L_0x5a291ce1f270 .array/port v0x5a291ce19090, L_0x5a291ce1f370;
L_0x5a291ce1f370 .concat [ 7 2 0 0], L_0x5a291cdaae60, L_0x73a0ddc92180;
L_0x5a291ce1f460 .part L_0x5a291ce1f270, 1, 1;
L_0x5a291ce1f550 .functor MUXZ 1, L_0x73a0ddc921c8, L_0x5a291ce1f460, v0x5a291ce1b280_0, C4<>;
L_0x5a291ce1f710 .functor MUXZ 7, L_0x73a0ddc92210, v0x5a291ce19230_0, v0x5a291ce1b280_0, C4<>;
S_0x5a291cdb01b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0x5a291cdadee0;
 .timescale -12 -12;
v0x5a291cde9b30_0 .var/i "i", 31 0;
S_0x5a291ce19da0 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x5a291cdfe170;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x5a291ce19f50 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x5a291cdaac90 .functor BUFZ 1, v0x5a291ce1b350_0, C4<0>, C4<0>, C4<0>;
L_0x73a0ddc920a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x5a291ce1ab70_0 .net *"_ivl_10", 0 0, L_0x73a0ddc920a8;  1 drivers
L_0x73a0ddc920f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x5a291ce1ac50_0 .net *"_ivl_14", 6 0, L_0x73a0ddc920f0;  1 drivers
L_0x73a0ddc92138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x5a291ce1ad30_0 .net *"_ivl_18", 6 0, L_0x73a0ddc92138;  1 drivers
L_0x73a0ddc92018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x5a291ce1adf0_0 .net *"_ivl_2", 6 0, L_0x73a0ddc92018;  1 drivers
L_0x73a0ddc92060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x5a291ce1aed0_0 .net *"_ivl_6", 0 0, L_0x73a0ddc92060;  1 drivers
v0x5a291ce1b000_0 .net "areset", 0 0, L_0x5a291cdaac90;  alias, 1 drivers
v0x5a291ce1b0a0_0 .net "clk", 0 0, v0x5a291ce1db50_0;  alias, 1 drivers
v0x5a291ce1b140_0 .net "predict_pc", 6 0, L_0x5a291ce1e9a0;  alias, 1 drivers
v0x5a291ce1b1e0_0 .var "predict_pc_r", 6 0;
v0x5a291ce1b280_0 .var "predict_valid", 0 0;
v0x5a291ce1b350_0 .var "reset", 0 0;
v0x5a291ce1b3f0_0 .net "tb_match", 0 0, L_0x5a291ce1fdb0;  alias, 1 drivers
v0x5a291ce1b4b0_0 .net "train_history", 6 0, L_0x5a291ce1ef50;  alias, 1 drivers
v0x5a291ce1b5a0_0 .var "train_history_r", 6 0;
v0x5a291ce1b660_0 .net "train_mispredicted", 0 0, L_0x5a291ce1edf0;  alias, 1 drivers
v0x5a291ce1b730_0 .var "train_mispredicted_r", 0 0;
v0x5a291ce1b7d0_0 .net "train_pc", 6 0, L_0x5a291ce1f0e0;  alias, 1 drivers
v0x5a291ce1b9d0_0 .var "train_pc_r", 6 0;
v0x5a291ce1ba90_0 .net "train_taken", 0 0, L_0x5a291ce1ebd0;  alias, 1 drivers
v0x5a291ce1bb60_0 .var "train_taken_r", 0 0;
v0x5a291ce1bc00_0 .var "train_valid", 0 0;
v0x5a291ce1bcd0_0 .var "wavedrom_enable", 0 0;
v0x5a291ce1bd70_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x5a291ce1be50_0 .var "wavedrom_title", 511 0;
E_0x5a291cdbd1b0/0 .event negedge, v0x5a291ce18fd0_0;
E_0x5a291cdbd1b0/1 .event posedge, v0x5a291ce18fd0_0;
E_0x5a291cdbd1b0 .event/or E_0x5a291cdbd1b0/0, E_0x5a291cdbd1b0/1;
L_0x5a291ce1e9a0 .functor MUXZ 7, L_0x73a0ddc92018, v0x5a291ce1b1e0_0, v0x5a291ce1b280_0, C4<>;
L_0x5a291ce1ebd0 .functor MUXZ 1, L_0x73a0ddc92060, v0x5a291ce1bb60_0, v0x5a291ce1bc00_0, C4<>;
L_0x5a291ce1edf0 .functor MUXZ 1, L_0x73a0ddc920a8, v0x5a291ce1b730_0, v0x5a291ce1bc00_0, C4<>;
L_0x5a291ce1ef50 .functor MUXZ 7, L_0x73a0ddc920f0, v0x5a291ce1b5a0_0, v0x5a291ce1bc00_0, C4<>;
L_0x5a291ce1f0e0 .functor MUXZ 7, L_0x73a0ddc92138, v0x5a291ce1b9d0_0, v0x5a291ce1bc00_0, C4<>;
S_0x5a291ce1a150 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x5a291ce19da0;
 .timescale -12 -12;
v0x5a291ce1a3b0_0 .var/2u "arfail", 0 0;
v0x5a291ce1a490_0 .var "async", 0 0;
v0x5a291ce1a550_0 .var/2u "datafail", 0 0;
v0x5a291ce1a5f0_0 .var/2u "srfail", 0 0;
E_0x5a291cdbcf60 .event posedge, v0x5a291ce18fd0_0;
E_0x5a291cd9d820 .event negedge, v0x5a291ce18fd0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x5a291cdbcf60;
    %wait E_0x5a291cdbcf60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a291ce1b350_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5a291cdbcf60;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x5a291cd9d820;
    %load/vec4 v0x5a291ce1b3f0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x5a291ce1a550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a291ce1b350_0, 0;
    %wait E_0x5a291cdbcf60;
    %load/vec4 v0x5a291ce1b3f0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x5a291ce1a3b0_0, 0, 1;
    %wait E_0x5a291cdbcf60;
    %load/vec4 v0x5a291ce1b3f0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x5a291ce1a5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a291ce1b350_0, 0;
    %load/vec4 v0x5a291ce1a5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x5a291ce1a3b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x5a291ce1a490_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x5a291ce1a550_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x5a291ce1a490_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x5a291ce1a6b0 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x5a291ce19da0;
 .timescale -12 -12;
v0x5a291ce1a8b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x5a291ce1a990 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x5a291ce19da0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x5a291ce1c0d0 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x5a291cdfe170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x5a291ce1c290 .param/l "PHT_SIZE" 1 4 17, +C4<00000000000000000000000010000000>;
v0x5a291ce1c470_0 .net "areset", 0 0, L_0x5a291cdaac90;  alias, 1 drivers
v0x5a291ce1c560_0 .net "clk", 0 0, v0x5a291ce1db50_0;  alias, 1 drivers
v0x5a291ce1c670_0 .var "global_history", 6 0;
v0x5a291ce1c710_0 .var/i "i", 31 0;
v0x5a291ce1c7f0 .array "pht", 0 127, 1 0;
v0x5a291ce1c900_0 .var "predict_history", 6 0;
v0x5a291ce1c9e0_0 .net "predict_pc", 6 0, L_0x5a291ce1e9a0;  alias, 1 drivers
v0x5a291ce1caf0_0 .var "predict_taken", 0 0;
v0x5a291ce1cbb0_0 .net "predict_valid", 0 0, v0x5a291ce1b280_0;  alias, 1 drivers
v0x5a291ce1cc50_0 .net "train_history", 6 0, L_0x5a291ce1ef50;  alias, 1 drivers
v0x5a291ce1cd60_0 .net "train_mispredicted", 0 0, L_0x5a291ce1edf0;  alias, 1 drivers
v0x5a291ce1ce50_0 .net "train_pc", 6 0, L_0x5a291ce1f0e0;  alias, 1 drivers
v0x5a291ce1cf60_0 .net "train_taken", 0 0, L_0x5a291ce1ebd0;  alias, 1 drivers
v0x5a291ce1d050_0 .net "train_valid", 0 0, v0x5a291ce1bc00_0;  alias, 1 drivers
S_0x5a291ce1d300 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x5a291cdfe170;
 .timescale -12 -12;
E_0x5a291cdfe0a0 .event anyedge, v0x5a291ce1e100_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5a291ce1e100_0;
    %nor/r;
    %assign/vec4 v0x5a291ce1e100_0, 0;
    %wait E_0x5a291cdfe0a0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5a291ce19da0;
T_4 ;
    %wait E_0x5a291cdbcf60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a291ce1b350_0, 0;
    %wait E_0x5a291cdbcf60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a291ce1b350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a291ce1b280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a291ce1b730_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x5a291ce1b5a0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x5a291ce1b9d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a291ce1bb60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a291ce1bc00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a291ce1b280_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x5a291ce1b1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a291ce1a490_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x5a291ce1a150;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x5a291ce1a990;
    %join;
    %wait E_0x5a291cdbcf60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a291ce1b350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a291ce1b280_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x5a291ce1b1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a291ce1b280_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5a291ce1b5a0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x5a291ce1b9d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a291ce1bb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a291ce1bc00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a291ce1b730_0, 0;
    %wait E_0x5a291cd9d820;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a291ce1b350_0, 0;
    %wait E_0x5a291cdbcf60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a291ce1bc00_0, 0;
    %wait E_0x5a291cdbcf60;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x5a291ce1b5a0_0, 0;
    %wait E_0x5a291cdbcf60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a291ce1bc00_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5a291cdbcf60;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5a291ce1b5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a291ce1bb60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a291ce1bc00_0, 0;
    %wait E_0x5a291cdbcf60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a291ce1bc00_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5a291cdbcf60;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x5a291ce1a990;
    %join;
    %wait E_0x5a291cdbcf60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a291ce1b350_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x5a291ce1b1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a291ce1b280_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5a291ce1b5a0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x5a291ce1b9d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a291ce1bb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a291ce1bc00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a291ce1b730_0, 0;
    %wait E_0x5a291cd9d820;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a291ce1b350_0, 0;
    %wait E_0x5a291cdbcf60;
    %wait E_0x5a291cdbcf60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a291ce1bc00_0, 0;
    %wait E_0x5a291cdbcf60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a291ce1bc00_0, 0;
    %wait E_0x5a291cdbcf60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a291ce1bc00_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x5a291ce1b5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a291ce1bb60_0, 0;
    %wait E_0x5a291cdbcf60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a291ce1bc00_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5a291cdbcf60;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5a291ce1b5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a291ce1bb60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a291ce1bc00_0, 0;
    %wait E_0x5a291cdbcf60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a291ce1bc00_0, 0;
    %wait E_0x5a291cdbcf60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a291ce1bc00_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x5a291ce1b5a0_0, 0;
    %wait E_0x5a291cdbcf60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a291ce1bc00_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5a291cdbcf60;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x5a291ce1a990;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5a291cdbd1b0;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x5a291ce1bc00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5a291ce1bb60_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x5a291ce1b9d0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x5a291ce1b1e0_0, 0;
    %assign/vec4 v0x5a291ce1b280_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x5a291ce1b5a0_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x5a291ce1b730_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x5a291cdadee0;
T_5 ;
    %wait E_0x5a291cdbdd10;
    %load/vec4 v0x5a291ce18f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x5a291cdb01b0;
    %jmp t_0;
    .scope S_0x5a291cdb01b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a291cde9b30_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x5a291cde9b30_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x5a291cde9b30_0;
    %store/vec4a v0x5a291ce19090, 4, 0;
    %load/vec4 v0x5a291cde9b30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a291cde9b30_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_0x5a291cdadee0;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5a291ce19230_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5a291ce19590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x5a291ce19230_0;
    %load/vec4 v0x5a291ce194d0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x5a291ce19230_0, 0;
T_5.4 ;
    %load/vec4 v0x5a291ce19b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0x5a291ce19730_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x5a291ce19090, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.10, 5;
    %load/vec4 v0x5a291ce19ac0_0;
    %and;
T_5.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %load/vec4 v0x5a291ce19730_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x5a291ce19090, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x5a291ce19730_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a291ce19090, 0, 4;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x5a291ce19730_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x5a291ce19090, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.13, 5;
    %load/vec4 v0x5a291ce19ac0_0;
    %nor/r;
    %and;
T_5.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x5a291ce19730_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x5a291ce19090, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x5a291ce19730_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a291ce19090, 0, 4;
T_5.11 ;
T_5.9 ;
    %load/vec4 v0x5a291ce19920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %load/vec4 v0x5a291ce19650_0;
    %load/vec4 v0x5a291ce19ac0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x5a291ce19230_0, 0;
T_5.14 ;
T_5.6 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5a291ce1c0d0;
T_6 ;
    %wait E_0x5a291cdbdd10;
    %load/vec4 v0x5a291ce1c470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5a291ce1c670_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a291ce1c710_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x5a291ce1c710_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 2, 0, 2;
    %ix/getv/s 3, v0x5a291ce1c710_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a291ce1c7f0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5a291ce1c710_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5a291ce1c710_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5a291ce1d050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x5a291ce1cd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v0x5a291ce1cc50_0;
    %assign/vec4 v0x5a291ce1c670_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x5a291ce1c670_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5a291ce1cf60_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0x5a291ce1c670_0, 0;
T_6.7 ;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x5a291ce1cbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %load/vec4 v0x5a291ce1c670_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5a291ce1caf0_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0x5a291ce1c670_0, 0;
T_6.8 ;
T_6.5 ;
    %load/vec4 v0x5a291ce1d050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %load/vec4 v0x5a291ce1cf60_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.12, 8;
    %load/vec4 v0x5a291ce1ce50_0;
    %load/vec4 v0x5a291ce1c670_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x5a291ce1c7f0, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_6.14, 9;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_6.15, 9;
T_6.14 ; End of true expr.
    %load/vec4 v0x5a291ce1ce50_0;
    %load/vec4 v0x5a291ce1c670_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x5a291ce1c7f0, 4;
    %addi 1, 0, 2;
    %jmp/0 T_6.15, 9;
 ; End of false expr.
    %blend;
T_6.15;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %load/vec4 v0x5a291ce1ce50_0;
    %load/vec4 v0x5a291ce1c670_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x5a291ce1c7f0, 4;
    %cmpi/e 0, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_6.16, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_6.17, 9;
T_6.16 ; End of true expr.
    %load/vec4 v0x5a291ce1ce50_0;
    %load/vec4 v0x5a291ce1c670_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x5a291ce1c7f0, 4;
    %subi 1, 0, 2;
    %jmp/0 T_6.17, 9;
 ; End of false expr.
    %blend;
T_6.17;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %load/vec4 v0x5a291ce1ce50_0;
    %load/vec4 v0x5a291ce1c670_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a291ce1c7f0, 0, 4;
T_6.10 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5a291ce1c0d0;
T_7 ;
    %wait E_0x5a291cdbdd10;
    %load/vec4 v0x5a291ce1c470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a291ce1caf0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5a291ce1c900_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5a291ce1cbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5a291ce1c9e0_0;
    %load/vec4 v0x5a291ce1c670_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x5a291ce1c7f0, 4;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x5a291ce1caf0_0, 0;
    %load/vec4 v0x5a291ce1c670_0;
    %assign/vec4 v0x5a291ce1c900_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a291ce1caf0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5a291ce1c900_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5a291cdfe170;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a291ce1db50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a291ce1e100_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x5a291cdfe170;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x5a291ce1db50_0;
    %inv;
    %store/vec4 v0x5a291ce1db50_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_0x5a291cdfe170;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x5a291ce1b0a0_0, v0x5a291ce1e370_0, v0x5a291ce1db50_0, v0x5a291ce1dab0_0, v0x5a291ce1dfc0_0, v0x5a291ce1dde0_0, v0x5a291ce1e6d0_0, v0x5a291ce1e630_0, v0x5a291ce1e4d0_0, v0x5a291ce1e410_0, v0x5a291ce1e570_0, v0x5a291ce1df20_0, v0x5a291ce1de80_0, v0x5a291ce1dd40_0, v0x5a291ce1dbf0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x5a291cdfe170;
T_11 ;
    %load/vec4 v0x5a291ce1e060_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x5a291ce1e060_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5a291ce1e060_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x5a291ce1e060_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x5a291ce1e060_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x5a291ce1e060_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x5a291ce1e060_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x5a291ce1e060_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x5a291ce1e060_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x5a291ce1e060_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x5a291cdfe170;
T_12 ;
    %wait E_0x5a291cdbd1b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5a291ce1e060_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a291ce1e060_0, 4, 32;
    %load/vec4 v0x5a291ce1e1c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5a291ce1e060_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a291ce1e060_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5a291ce1e060_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a291ce1e060_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x5a291ce1df20_0;
    %load/vec4 v0x5a291ce1df20_0;
    %load/vec4 v0x5a291ce1de80_0;
    %xor;
    %load/vec4 v0x5a291ce1df20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x5a291ce1e060_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a291ce1e060_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x5a291ce1e060_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a291ce1e060_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x5a291ce1dd40_0;
    %load/vec4 v0x5a291ce1dd40_0;
    %load/vec4 v0x5a291ce1dbf0_0;
    %xor;
    %load/vec4 v0x5a291ce1dd40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x5a291ce1e060_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a291ce1e060_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x5a291ce1e060_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a291ce1e060_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/rerun_haiku/gshare/gshare_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/claude-3-haiku-20240307_RERUNS/gshare/iter7/response0/top_module.sv";
