INTSTYLE=ise
INFILE=/home/andrzej/apaluch/projects/elektronika/GPIB/prototype_1/fpga/proto1/main.ncd
OUTFILE=/home/andrzej/apaluch/projects/elektronika/GPIB/prototype_1/fpga/proto1/main.bit
FAMILY=Spartan3
PART=xc3s200-4tq144
WORKINGDIR=/home/andrzej/apaluch/projects/elektronika/GPIB/prototype_1/fpga/proto1
LICENSE=WebPack
USER_INFO=0_0_730
