// Seed: 130978036
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    input id_3,
    input id_4,
    input id_5,
    input id_6,
    input id_7,
    input logic id_8,
    output id_9
);
  assign id_9[1] = (id_4);
  logic id_10;
  reg   id_11;
  logic id_12;
  always @(*) begin
    id_11 <= id_5[1];
  end
  module module_1;
    timeprecision 1ps;
  endmodule
  type_1 id_13 (
      .id_0(id_3),
      .id_1(1),
      .id_2(id_2),
      .id_3(1)
  );
endmodule
