
---------- Begin Simulation Statistics ----------
final_tick                                80037272500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 298807                       # Simulator instruction rate (inst/s)
host_mem_usage                                 720940                       # Number of bytes of host memory used
host_op_rate                                   299403                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   334.66                       # Real time elapsed on the host
host_tick_rate                              239156914                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100199496                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.080037                       # Number of seconds simulated
sim_ticks                                 80037272500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100199496                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.600745                       # CPI: cycles per instruction
system.cpu.discardedOps                        197408                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        27674410                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.624709                       # IPC: instructions per cycle
system.cpu.numCycles                        160074545                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46438739     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42753845     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10986191     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199496                       # Class of committed instruction
system.cpu.tickCycles                       132400135                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        75639                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        184387                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           67                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       433178                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          357                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       867799                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            357                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4397853                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3642950                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             83177                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2113210                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2110911                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.891208                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   66058                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             690                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                293                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              397                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          166                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51673468                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51673468                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51674065                       # number of overall hits
system.cpu.dcache.overall_hits::total        51674065                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       465481                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         465481                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       473303                       # number of overall misses
system.cpu.dcache.overall_misses::total        473303                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  16348176000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16348176000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  16348176000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16348176000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52138949                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52138949                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52147368                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52147368                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008928                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008928                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009076                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009076                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 35121.038238                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35121.038238                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34540.613518                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34540.613518                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       401411                       # number of writebacks
system.cpu.dcache.writebacks::total            401411                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35235                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35235                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35235                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35235                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       430246                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       430246                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       434201                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       434201                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  13442609500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13442609500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  13789256500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13789256500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008252                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008252                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008326                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008326                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31244.008079                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31244.008079                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31757.772322                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31757.772322                       # average overall mshr miss latency
system.cpu.dcache.replacements                 433176                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40940282                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40940282                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       221620                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        221620                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4890304000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4890304000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41161902                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41161902                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005384                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005384                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22066.167313                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22066.167313                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2571                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2571                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       219049                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       219049                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4508848000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4508848000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005322                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005322                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20583.741537                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20583.741537                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10733186                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10733186                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       243861                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       243861                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  11457872000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11457872000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10977047                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10977047                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022216                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022216                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 46985.257995                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46985.257995                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        32664                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        32664                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       211197                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       211197                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8933761500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8933761500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019240                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019240                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42300.607963                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42300.607963                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          597                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           597                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7822                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7822                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.929089                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.929089                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    346647000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    346647000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 87647.787611                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87647.787611                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  80037272500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1005.458263                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52108341                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            434200                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            120.009998                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1005.458263                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.981893                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.981893                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          249                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          251                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          519                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         417613752                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        417613752                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  80037272500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  80037272500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  80037272500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42704492                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43555566                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11057471                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      8729625                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8729625                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8729625                       # number of overall hits
system.cpu.icache.overall_hits::total         8729625                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          422                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            422                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          422                       # number of overall misses
system.cpu.icache.overall_misses::total           422                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     35744500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     35744500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     35744500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     35744500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8730047                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8730047                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8730047                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8730047                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000048                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000048                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000048                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000048                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 84702.606635                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 84702.606635                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 84702.606635                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 84702.606635                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          422                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          422                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          422                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          422                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     35322500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     35322500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     35322500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     35322500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 83702.606635                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83702.606635                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 83702.606635                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83702.606635                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8729625                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8729625                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          422                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           422                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     35744500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     35744500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8730047                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8730047                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000048                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000048                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 84702.606635                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 84702.606635                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          422                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          422                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     35322500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     35322500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 83702.606635                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83702.606635                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  80037272500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           355.252425                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8730047                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               422                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          20687.315166                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   355.252425                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.346926                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.346926                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          422                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          370                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.412109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          69840798                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         69840798                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  80037272500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  80037272500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  80037272500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  80037272500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100199496                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   15                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               325849                       # number of demand (read+write) hits
system.l2.demand_hits::total                   325864                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  15                       # number of overall hits
system.l2.overall_hits::.cpu.data              325849                       # number of overall hits
system.l2.overall_hits::total                  325864                       # number of overall hits
system.l2.demand_misses::.cpu.inst                407                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             108352                       # number of demand (read+write) misses
system.l2.demand_misses::total                 108759                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               407                       # number of overall misses
system.l2.overall_misses::.cpu.data            108352                       # number of overall misses
system.l2.overall_misses::total                108759                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     34502000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9702970000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9737472000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     34502000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9702970000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9737472000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              422                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           434201                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               434623                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             422                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          434201                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              434623                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.964455                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.249543                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.250238                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.964455                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.249543                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.250238                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 84771.498771                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 89550.446692                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89532.562822                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 84771.498771                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 89550.446692                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89532.562822                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               49571                       # number of writebacks
system.l2.writebacks::total                     49571                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           406                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        108350                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            108756                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          406                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       108350                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           108756                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     30404500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8619324500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8649729000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     30404500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8619324500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8649729000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.962085                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.249539                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.250231                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.962085                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.249539                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.250231                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 74887.931034                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79550.756807                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79533.349884                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 74887.931034                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79550.756807                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79533.349884                       # average overall mshr miss latency
system.l2.replacements                          75988                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       401411                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           401411                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       401411                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       401411                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            132006                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                132006                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           79191                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79191                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7229332000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7229332000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        211197                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            211197                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.374963                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.374963                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91289.818287                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91289.818287                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        79191                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79191                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6437422000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6437422000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.374963                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.374963                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81289.818287                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81289.818287                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          407                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              407                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     34502000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34502000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          422                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            422                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.964455                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.964455                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 84771.498771                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84771.498771                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          406                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          406                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     30404500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     30404500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.962085                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.962085                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 74887.931034                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74887.931034                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        193843                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            193843                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        29161                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           29161                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2473638000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2473638000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       223004                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        223004                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.130764                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.130764                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84826.926374                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84826.926374                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        29159                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        29159                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2181902500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2181902500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.130756                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.130756                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74827.754724                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74827.754724                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  80037272500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31568.629800                       # Cycle average of tags in use
system.l2.tags.total_refs                      867729                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    108756                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.978677                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst        65.062724                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31503.567076                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.001986                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.961413                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.963398                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2444                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30324                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13992468                       # Number of tag accesses
system.l2.tags.data_accesses                 13992468                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  80037272500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     99142.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       812.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    216700.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002882318500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6036                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6036                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              385652                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              93258                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      108756                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      49571                       # Number of write requests accepted
system.mem_ctrls.readBursts                    217512                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    99142                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                217512                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                99142                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   91827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   92028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   16921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   16720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6036                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.028164                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.575935                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    118.684817                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          6035     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6036                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6036                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.420974                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.398707                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.884114                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4842     80.22%     80.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      0.13%     80.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1113     18.44%     98.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12      0.20%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               34      0.56%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               27      0.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6036                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13920768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6345088                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    173.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     79.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   74219779000                       # Total gap between requests
system.mem_ctrls.avgGap                     468775.25                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        51968                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13868800                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6343488                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 649297.488242118619                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 173279268.105993986130                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 79256673.820312902331                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          812                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       216700                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        99142                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     25468000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   7779512250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1715736658500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31364.53                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35899.92                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17305850.78                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        51968                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13868800                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13920768                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        51968                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        51968                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6345088                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6345088                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          406                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       108350                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         108756                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        49571                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         49571                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       649297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    173279268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        173928566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       649297                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       649297                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     79276665                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        79276665                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     79276665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       649297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    173279268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       253205230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               217512                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               99117                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        13770                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13746                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        13738                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13584                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13576                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13496                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13552                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13328                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13654                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13616                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13654                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        13596                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        13500                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        13456                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13606                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13640                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6258                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6304                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6194                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6201                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6210                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6204                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6102                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6146                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6186                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         6272                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3726630250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1087560000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7804980250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17132.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35882.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              184802                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              86219                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.96                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           86.99                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        45608                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   444.313629                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   283.681439                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   395.894137                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1076      2.36%      2.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        23776     52.13%     54.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2389      5.24%     59.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1242      2.72%     62.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1094      2.40%     64.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1605      3.52%     68.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1089      2.39%     70.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1050      2.30%     73.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12287     26.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        45608                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13920768                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6343488                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              173.928566                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               79.256674                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.98                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               85.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  80037272500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       165041100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        87721425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      776760600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     259919460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6317884560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  14728726470                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  18331174560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   40667228175                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   508.103624                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  47485898750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2672540000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  29878833750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       160600020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        85360935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      776275080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     257471280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6317884560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  15029945250                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  18077516640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   40705053765                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   508.576223                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  46824334250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2672540000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  30540398250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  80037272500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              29565                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        49571                       # Transaction distribution
system.membus.trans_dist::CleanEvict            26060                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79191                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79191                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         29565                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       293143                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 293143                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20265856                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20265856                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            108756                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  108756    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              108756                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  80037272500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           607504500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1015935000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            223426                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       450982                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           58182                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           211197                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          211196                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           422                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       223004                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          844                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1301577                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1302421                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        54016                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    106958208                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              107012224                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           75988                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6345088                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           510611                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000834                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028872                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 510185     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    426      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             510611                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  80037272500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1236721500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1055499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1085500998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
