Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Apr  5 14:23:15 2022
| Host         : DESKTOP-2M97PUP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file demo_control_sets_placed.rpt
| Design       : demo
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |            7 |
| No           | No                    | Yes                    |              40 |           25 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              56 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------+----------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |           Enable Signal          |               Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------+----------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                  |                                              |                7 |             24 |         3.43 |
|  clk_IBUF_BUFG | clockdebouncer/CNT               | clockdebouncer/CNT[27]_i_1_n_1               |                8 |             28 |         3.50 |
|  clk_IBUF_BUFG | resetdebouncer/CNT               | resetdebouncer/CNT[27]_i_1_n_1               |                8 |             28 |         3.50 |
|  n_0_773_BUFG  | TOP/mips/dp/pcregg/memwrite_OBUF |                                              |                8 |             32 |         4.00 |
|  n_0_773_BUFG  |                                  | resetdebouncer/FSM_sequential_state_reg[1]_0 |               25 |             40 |         1.60 |
|  n_0_773_BUFG  | TOP/mips/dp/pcregg/we3           |                                              |               17 |            132 |         7.76 |
+----------------+----------------------------------+----------------------------------------------+------------------+----------------+--------------+


