##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_2
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for UART_test_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_test_IntClock:R)
		5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.3::Critical Path Report for (UART_test_IntClock:R vs. UART_test_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: ADC_Pot_theACLK                  | N/A                   | Target: 12.00 MHz  | 
Clock: ADC_Pot_theACLK(fixed-function)  | N/A                   | Target: 12.00 MHz  | 
Clock: Clock_1                          | N/A                   | Target: 0.20 MHz   | 
Clock: Clock_1(fixed-function)          | N/A                   | Target: 0.20 MHz   | 
Clock: Clock_2                          | Frequency: 79.98 MHz  | Target: 0.10 MHz   | 
Clock: CyBUS_CLK                        | Frequency: 57.72 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                            | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                            | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                     | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                        | N/A                   | Target: 24.00 MHz  | 
Clock: UART_test_IntClock               | Frequency: 55.44 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_2             Clock_2             1e+007           9987497     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           UART_test_IntClock  41666.7          24342       N/A              N/A         N/A              N/A         N/A              N/A         
UART_test_IntClock  UART_test_IntClock  1.30417e+007     13023629    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name            Clock to Out  Clock Name:Phase           
-------------------  ------------  -------------------------  
PWM_out(0)_PAD       20707         Clock_1(fixed-function):R  
Pin_INa1_ava(0)_PAD  26064         CyBUS_CLK:R                
Pin_INa2_ava(0)_PAD  24994         CyBUS_CLK:R                
Pin_INa3_arr(0)_PAD  24314         CyBUS_CLK:R                
Pin_INa4_arr(0)_PAD  27548         CyBUS_CLK:R                
Pin_INb1_ava(0)_PAD  26855         CyBUS_CLK:R                
Pin_INb2_ava(0)_PAD  25260         CyBUS_CLK:R                
Pin_INb3_arr(0)_PAD  24899         CyBUS_CLK:R                
Pin_INb4_arr(0)_PAD  27062         CyBUS_CLK:R                
Pin_PWM1_ava(0)_PAD  28207         Clock_2:R                  
Pin_PWM2_ava(0)_PAD  23977         Clock_2:R                  
Pin_PWM3_arr(0)_PAD  22237         Clock_2:R                  
Pin_PWM4_arr(0)_PAD  29558         Clock_2:R                  
Tx_UART_test(0)_PAD  29305         UART_test_IntClock:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 79.98 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_all:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_all:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_all:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9987497p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6443
-------------------------------------   ---- 
End-of-path arrival time (ps)           6443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_all:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_all:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell4   2290   2290  9987497  RISE       1
\PWM_all:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell4   4153   6443  9987497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_all:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 57.72 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_UART_test(0)/fb
Path End       : \UART_test:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_test:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24342p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_test_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13854
-------------------------------------   ----- 
End-of-path arrival time (ps)           13854
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_UART_test(0)/in_clock                                    iocell2             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_UART_test(0)/fb                           iocell2         2485   2485  24342  RISE       1
\UART_test:BUART:rx_postpoll\/main_1         macrocell6      5789   8274  24342  RISE       1
\UART_test:BUART:rx_postpoll\/q              macrocell6      3350  11624  24342  RISE       1
\UART_test:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2230  13854  24342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_test_IntClock
************************************************
Clock: UART_test_IntClock
Frequency: 55.44 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_test:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_test:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023629p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -5360
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12678
-------------------------------------   ----- 
End-of-path arrival time (ps)           12678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_ctrl_mark_last\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_ctrl_mark_last\/q     macrocell16   1250   1250  13023629  RISE       1
\UART_test:BUART:rx_counter_load\/main_0  macrocell5    5183   6433  13023629  RISE       1
\UART_test:BUART:rx_counter_load\/q       macrocell5    3350   9783  13023629  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/load   count7cell    2895  12678  13023629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_test_IntClock:R)
********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_UART_test(0)/fb
Path End       : \UART_test:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_test:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24342p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_test_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13854
-------------------------------------   ----- 
End-of-path arrival time (ps)           13854
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_UART_test(0)/in_clock                                    iocell2             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_UART_test(0)/fb                           iocell2         2485   2485  24342  RISE       1
\UART_test:BUART:rx_postpoll\/main_1         macrocell6      5789   8274  24342  RISE       1
\UART_test:BUART:rx_postpoll\/q              macrocell6      3350  11624  24342  RISE       1
\UART_test:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2230  13854  24342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_all:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_all:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_all:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9987497p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6443
-------------------------------------   ---- 
End-of-path arrival time (ps)           6443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_all:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_all:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell4   2290   2290  9987497  RISE       1
\PWM_all:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell4   4153   6443  9987497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_all:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1


5.3::Critical Path Report for (UART_test_IntClock:R vs. UART_test_IntClock:R)
*****************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_test:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_test:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023629p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -5360
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12678
-------------------------------------   ----- 
End-of-path arrival time (ps)           12678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_ctrl_mark_last\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_ctrl_mark_last\/q     macrocell16   1250   1250  13023629  RISE       1
\UART_test:BUART:rx_counter_load\/main_0  macrocell5    5183   6433  13023629  RISE       1
\UART_test:BUART:rx_counter_load\/q       macrocell5    3350   9783  13023629  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/load   count7cell    2895  12678  13023629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_UART_test(0)/fb
Path End       : \UART_test:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_test:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24342p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_test_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13854
-------------------------------------   ----- 
End-of-path arrival time (ps)           13854
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_UART_test(0)/in_clock                                    iocell2             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_UART_test(0)/fb                           iocell2         2485   2485  24342  RISE       1
\UART_test:BUART:rx_postpoll\/main_1         macrocell6      5789   8274  24342  RISE       1
\UART_test:BUART:rx_postpoll\/q              macrocell6      3350  11624  24342  RISE       1
\UART_test:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2230  13854  24342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_UART_test(0)/fb
Path End       : \UART_test:BUART:rx_state_2\/main_8
Capture Clock  : \UART_test:BUART:rx_state_2\/clock_0
Path slack     : 29825p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_test_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8332
-------------------------------------   ---- 
End-of-path arrival time (ps)           8332
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_UART_test(0)/in_clock                                    iocell2             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_UART_test(0)/fb                   iocell2       2485   2485  24342  RISE       1
\UART_test:BUART:rx_state_2\/main_8  macrocell20   5847   8332  29825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_2\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_UART_test(0)/fb
Path End       : \UART_test:BUART:pollcount_1\/main_3
Capture Clock  : \UART_test:BUART:pollcount_1\/clock_0
Path slack     : 29883p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_test_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8274
-------------------------------------   ---- 
End-of-path arrival time (ps)           8274
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_UART_test(0)/in_clock                                    iocell2             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_UART_test(0)/fb                    iocell2       2485   2485  24342  RISE       1
\UART_test:BUART:pollcount_1\/main_3  macrocell23   5789   8274  29883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:pollcount_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_UART_test(0)/fb
Path End       : \UART_test:BUART:pollcount_0\/main_2
Capture Clock  : \UART_test:BUART:pollcount_0\/clock_0
Path slack     : 29883p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_test_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8274
-------------------------------------   ---- 
End-of-path arrival time (ps)           8274
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_UART_test(0)/in_clock                                    iocell2             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_UART_test(0)/fb                    iocell2       2485   2485  24342  RISE       1
\UART_test:BUART:pollcount_0\/main_2  macrocell24   5789   8274  29883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:pollcount_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_UART_test(0)/fb
Path End       : \UART_test:BUART:rx_state_0\/main_9
Capture Clock  : \UART_test:BUART:rx_state_0\/clock_0
Path slack     : 30604p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_test_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7553
-------------------------------------   ---- 
End-of-path arrival time (ps)           7553
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_UART_test(0)/in_clock                                    iocell2             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_UART_test(0)/fb                   iocell2       2485   2485  24342  RISE       1
\UART_test:BUART:rx_state_0\/main_9  macrocell17   5068   7553  30604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_0\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_UART_test(0)/fb
Path End       : \UART_test:BUART:rx_status_3\/main_6
Capture Clock  : \UART_test:BUART:rx_status_3\/clock_0
Path slack     : 30604p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_test_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7553
-------------------------------------   ---- 
End-of-path arrival time (ps)           7553
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_UART_test(0)/in_clock                                    iocell2             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_UART_test(0)/fb                    iocell2       2485   2485  24342  RISE       1
\UART_test:BUART:rx_status_3\/main_6  macrocell25   5068   7553  30604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_status_3\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_UART_test(0)/fb
Path End       : \UART_test:BUART:rx_last\/main_0
Capture Clock  : \UART_test:BUART:rx_last\/clock_0
Path slack     : 30604p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_test_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7553
-------------------------------------   ---- 
End-of-path arrival time (ps)           7553
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_UART_test(0)/in_clock                                    iocell2             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_UART_test(0)/fb                iocell2       2485   2485  24342  RISE       1
\UART_test:BUART:rx_last\/main_0  macrocell26   5068   7553  30604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_last\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_all:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_all:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_all:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9987497p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6443
-------------------------------------   ---- 
End-of-path arrival time (ps)           6443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_all:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_all:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell4   2290   2290  9987497  RISE       1
\PWM_all:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell4   4153   6443  9987497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_all:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_all:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_all:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_all:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9987544p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11956
-------------------------------------   ----- 
End-of-path arrival time (ps)           11956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_all:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_all:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell4   2290   2290  9987497  RISE       1
\PWM_all:PWMUDB:status_2\/main_1          macrocell9      4073   6363  9987544  RISE       1
\PWM_all:PWMUDB:status_2\/q               macrocell9      3350   9713  9987544  RISE       1
\PWM_all:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2243  11956  9987544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_all:PWMUDB:genblk8:stsreg\/clock                      statusicell3        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_all:PWMUDB:runmode_enable\/q
Path End       : \PWM_all:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_all:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9989074p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_all:PWMUDB:runmode_enable\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_all:PWMUDB:runmode_enable\/q        macrocell27     1250   1250  9989074  RISE       1
\PWM_all:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell4   3616   4866  9989074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_all:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_all:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_all:PWMUDB:prevCompare1\/main_1
Capture Clock  : \PWM_all:PWMUDB:prevCompare1\/clock_0
Path slack     : 9991081p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5409
-------------------------------------   ---- 
End-of-path arrival time (ps)           5409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_all:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_all:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  9991081  RISE       1
\PWM_all:PWMUDB:prevCompare1\/main_1    macrocell28     2899   5409  9991081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_all:PWMUDB:prevCompare1\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_all:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_all:PWMUDB:status_0\/main_2
Capture Clock  : \PWM_all:PWMUDB:status_0\/clock_0
Path slack     : 9991081p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5409
-------------------------------------   ---- 
End-of-path arrival time (ps)           5409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_all:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_all:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  9991081  RISE       1
\PWM_all:PWMUDB:status_0\/main_2        macrocell30     2899   5409  9991081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_all:PWMUDB:status_0\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_all:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_408/main_2
Capture Clock  : Net_408/clock_0
Path slack     : 9991081p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5409
-------------------------------------   ---- 
End-of-path arrival time (ps)           5409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_all:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_all:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  9991081  RISE       1
Net_408/main_2                          macrocell32     2899   5409  9991081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_408/clock_0                                            macrocell32         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_all:PWMUDB:sP8:pwmdp:u0\/ce1_comb
Path End       : \PWM_all:PWMUDB:prevCompare2\/main_0
Capture Clock  : \PWM_all:PWMUDB:prevCompare2\/clock_0
Path slack     : 9991172p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5318
-------------------------------------   ---- 
End-of-path arrival time (ps)           5318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_all:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_all:PWMUDB:sP8:pwmdp:u0\/ce1_comb  datapathcell4   2430   2430  9991172  RISE       1
\PWM_all:PWMUDB:prevCompare2\/main_0    macrocell29     2888   5318  9991172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_all:PWMUDB:prevCompare2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_all:PWMUDB:sP8:pwmdp:u0\/ce1_comb
Path End       : \PWM_all:PWMUDB:status_1\/main_1
Capture Clock  : \PWM_all:PWMUDB:status_1\/clock_0
Path slack     : 9991172p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5318
-------------------------------------   ---- 
End-of-path arrival time (ps)           5318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_all:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_all:PWMUDB:sP8:pwmdp:u0\/ce1_comb  datapathcell4   2430   2430  9991172  RISE       1
\PWM_all:PWMUDB:status_1\/main_1        macrocell31     2888   5318  9991172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_all:PWMUDB:status_1\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_all:PWMUDB:sP8:pwmdp:u0\/ce1_comb
Path End       : Net_410/main_1
Capture Clock  : Net_410/clock_0
Path slack     : 9991172p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5318
-------------------------------------   ---- 
End-of-path arrival time (ps)           5318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_all:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_all:PWMUDB:sP8:pwmdp:u0\/ce1_comb  datapathcell4   2430   2430  9991172  RISE       1
Net_410/main_1                          macrocell33     2888   5318  9991172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_410/clock_0                                            macrocell33         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_all:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \PWM_all:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_all:PWMUDB:prevCompare1\/clock_0
Path slack     : 9991297p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5193
-------------------------------------   ---- 
End-of-path arrival time (ps)           5193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_all:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_all:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell4   2300   2300  9991297  RISE       1
\PWM_all:PWMUDB:prevCompare1\/main_0    macrocell28     2893   5193  9991297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_all:PWMUDB:prevCompare1\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_all:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \PWM_all:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_all:PWMUDB:status_0\/clock_0
Path slack     : 9991297p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5193
-------------------------------------   ---- 
End-of-path arrival time (ps)           5193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_all:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_all:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell4   2300   2300  9991297  RISE       1
\PWM_all:PWMUDB:status_0\/main_1        macrocell30     2893   5193  9991297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_all:PWMUDB:status_0\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_all:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : Net_408/main_1
Capture Clock  : Net_408/clock_0
Path slack     : 9991297p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5193
-------------------------------------   ---- 
End-of-path arrival time (ps)           5193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_all:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_all:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell4   2300   2300  9991297  RISE       1
Net_408/main_1                          macrocell32     2893   5193  9991297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_408/clock_0                                            macrocell32         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_all:PWMUDB:runmode_enable\/q
Path End       : Net_408/main_0
Capture Clock  : Net_408/clock_0
Path slack     : 9992548p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3942
-------------------------------------   ---- 
End-of-path arrival time (ps)           3942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_all:PWMUDB:runmode_enable\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_all:PWMUDB:runmode_enable\/q  macrocell27   1250   1250  9989074  RISE       1
Net_408/main_0                     macrocell32   2692   3942  9992548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_408/clock_0                                            macrocell32         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_all:PWMUDB:runmode_enable\/q
Path End       : Net_410/main_0
Capture Clock  : Net_410/clock_0
Path slack     : 9992561p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3929
-------------------------------------   ---- 
End-of-path arrival time (ps)           3929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_all:PWMUDB:runmode_enable\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_all:PWMUDB:runmode_enable\/q  macrocell27   1250   1250  9989074  RISE       1
Net_410/main_0                     macrocell33   2679   3929  9992561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_410/clock_0                                            macrocell33         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_all:PWMUDB:prevCompare1\/q
Path End       : \PWM_all:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_all:PWMUDB:status_0\/clock_0
Path slack     : 9992995p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_all:PWMUDB:prevCompare1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_all:PWMUDB:prevCompare1\/q   macrocell28   1250   1250  9992995  RISE       1
\PWM_all:PWMUDB:status_0\/main_0  macrocell30   2245   3495  9992995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_all:PWMUDB:status_0\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_all:PWMUDB:prevCompare2\/q
Path End       : \PWM_all:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_all:PWMUDB:status_1\/clock_0
Path slack     : 9993006p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_all:PWMUDB:prevCompare2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_all:PWMUDB:prevCompare2\/q   macrocell29   1250   1250  9993006  RISE       1
\PWM_all:PWMUDB:status_1\/main_0  macrocell31   2234   3484  9993006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_all:PWMUDB:status_1\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_all:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_all:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_all:PWMUDB:runmode_enable\/clock_0
Path slack     : 9993019p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3471
-------------------------------------   ---- 
End-of-path arrival time (ps)           3471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_all:PWMUDB:genblk1:ctrlreg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_all:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  9993019  RISE       1
\PWM_all:PWMUDB:runmode_enable\/main_0      macrocell27    2261   3471  9993019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_all:PWMUDB:runmode_enable\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_all:PWMUDB:status_0\/q
Path End       : \PWM_all:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_all:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9995981p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3519
-------------------------------------   ---- 
End-of-path arrival time (ps)           3519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_all:PWMUDB:status_0\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_all:PWMUDB:status_0\/q               macrocell30    1250   1250  9995981  RISE       1
\PWM_all:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2269   3519  9995981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_all:PWMUDB:genblk8:stsreg\/clock                      statusicell3        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_all:PWMUDB:status_1\/q
Path End       : \PWM_all:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_all:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9996010p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3490
-------------------------------------   ---- 
End-of-path arrival time (ps)           3490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_all:PWMUDB:status_1\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_all:PWMUDB:status_1\/q               macrocell31    1250   1250  9996010  RISE       1
\PWM_all:PWMUDB:genblk8:stsreg\/status_1  statusicell3   2240   3490  9996010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_all:PWMUDB:genblk8:stsreg\/clock                      statusicell3        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_test:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_test:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023629p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -5360
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12678
-------------------------------------   ----- 
End-of-path arrival time (ps)           12678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_ctrl_mark_last\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_ctrl_mark_last\/q     macrocell16   1250   1250  13023629  RISE       1
\UART_test:BUART:rx_counter_load\/main_0  macrocell5    5183   6433  13023629  RISE       1
\UART_test:BUART:rx_counter_load\/q       macrocell5    3350   9783  13023629  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/load   count7cell    2895  12678  13023629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_state_0\/q
Path End       : \UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13024142p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11334
-------------------------------------   ----- 
End-of-path arrival time (ps)           11334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_0\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_state_0\/q                      macrocell13     1250   1250  13024142  RISE       1
\UART_test:BUART:counter_load_not\/main_1           macrocell2      4410   5660  13024142  RISE       1
\UART_test:BUART:counter_load_not\/q                macrocell2      3350   9010  13024142  RISE       1
\UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2324  11334  13024142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_test:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_test:BUART:sTX:TxSts\/clock
Path slack     : 13024979p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16187
-------------------------------------   ----- 
End-of-path arrival time (ps)           16187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_test:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13024979  RISE       1
\UART_test:BUART:tx_status_0\/main_3                 macrocell3      3728   7308  13024979  RISE       1
\UART_test:BUART:tx_status_0\/q                      macrocell3      3350  10658  13024979  RISE       1
\UART_test:BUART:sTX:TxSts\/status_0                 statusicell1    5530  16187  13024979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sTX:TxSts\/clock                          statusicell1        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_test:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_test:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13025960p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9696
-------------------------------------   ---- 
End-of-path arrival time (ps)           9696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_ctrl_mark_last\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_ctrl_mark_last\/q         macrocell16     1250   1250  13023629  RISE       1
\UART_test:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   8446   9696  13025960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_test:BUART:rx_state_0\/main_0
Capture Clock  : \UART_test:BUART:rx_state_0\/clock_0
Path slack     : 13029162p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8995
-------------------------------------   ---- 
End-of-path arrival time (ps)           8995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_ctrl_mark_last\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_ctrl_mark_last\/q  macrocell16   1250   1250  13023629  RISE       1
\UART_test:BUART:rx_state_0\/main_0    macrocell17   7745   8995  13029162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_0\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_test:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_test:BUART:rx_load_fifo\/clock_0
Path slack     : 13029162p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8995
-------------------------------------   ---- 
End-of-path arrival time (ps)           8995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_ctrl_mark_last\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_ctrl_mark_last\/q  macrocell16   1250   1250  13023629  RISE       1
\UART_test:BUART:rx_load_fifo\/main_0  macrocell18   7745   8995  13029162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_load_fifo\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_test:BUART:rx_status_3\/main_0
Capture Clock  : \UART_test:BUART:rx_status_3\/clock_0
Path slack     : 13029162p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8995
-------------------------------------   ---- 
End-of-path arrival time (ps)           8995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_ctrl_mark_last\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_ctrl_mark_last\/q  macrocell16   1250   1250  13023629  RISE       1
\UART_test:BUART:rx_status_3\/main_0   macrocell25   7745   8995  13029162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_status_3\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_state_0\/q
Path End       : \UART_test:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_test:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029426p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6230
-------------------------------------   ---- 
End-of-path arrival time (ps)           6230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_0\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_state_0\/q                macrocell13     1250   1250  13024142  RISE       1
\UART_test:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   4980   6230  13029426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_test:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_test:BUART:sRX:RxSts\/clock
Path slack     : 13029726p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11440
-------------------------------------   ----- 
End-of-path arrival time (ps)           11440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_test:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  13029726  RISE       1
\UART_test:BUART:rx_status_4\/main_1                 macrocell7      2240   5820  13029726  RISE       1
\UART_test:BUART:rx_status_4\/q                      macrocell7      3350   9170  13029726  RISE       1
\UART_test:BUART:sRX:RxSts\/status_4                 statusicell2    2270  11440  13029726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxSts\/clock                          statusicell2        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_bitclk_enable\/q
Path End       : \UART_test:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_test:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030123p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5534
-------------------------------------   ---- 
End-of-path arrival time (ps)           5534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_bitclk_enable\/clock_0                 macrocell21         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_bitclk_enable\/q          macrocell21     1250   1250  13030123  RISE       1
\UART_test:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4284   5534  13030123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_state_1\/q
Path End       : \UART_test:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_test:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030204p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5452
-------------------------------------   ---- 
End-of-path arrival time (ps)           5452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_1\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_state_1\/q                macrocell12     1250   1250  13024919  RISE       1
\UART_test:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4202   5452  13030204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_test:BUART:tx_state_0\/main_3
Capture Clock  : \UART_test:BUART:tx_state_0\/clock_0
Path slack     : 13030849p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7308
-------------------------------------   ---- 
End-of-path arrival time (ps)           7308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_test:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13024979  RISE       1
\UART_test:BUART:tx_state_0\/main_3                  macrocell13     3728   7308  13030849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_0\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_test:BUART:txn\/main_3
Capture Clock  : \UART_test:BUART:txn\/clock_0
Path slack     : 13030872p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7285
-------------------------------------   ---- 
End-of-path arrival time (ps)           7285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_test:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  13030872  RISE       1
\UART_test:BUART:txn\/main_3                macrocell11     2915   7285  13030872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:txn\/clock_0                              macrocell11         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_test:BUART:rx_state_3\/main_0
Capture Clock  : \UART_test:BUART:rx_state_3\/clock_0
Path slack     : 13031137p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7019
-------------------------------------   ---- 
End-of-path arrival time (ps)           7019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_ctrl_mark_last\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_ctrl_mark_last\/q  macrocell16   1250   1250  13023629  RISE       1
\UART_test:BUART:rx_state_3\/main_0    macrocell19   5769   7019  13031137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_3\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_test:BUART:rx_state_2\/main_0
Capture Clock  : \UART_test:BUART:rx_state_2\/clock_0
Path slack     : 13031137p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7019
-------------------------------------   ---- 
End-of-path arrival time (ps)           7019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_ctrl_mark_last\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_ctrl_mark_last\/q  macrocell16   1250   1250  13023629  RISE       1
\UART_test:BUART:rx_state_2\/main_0    macrocell20   5769   7019  13031137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_2\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_test:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_test:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031253p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4404
-------------------------------------   ---- 
End-of-path arrival time (ps)           4404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13025964  RISE       1
\UART_test:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4214   4404  13031253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_state_0\/q
Path End       : \UART_test:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_test:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031533p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4124
-------------------------------------   ---- 
End-of-path arrival time (ps)           4124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_0\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_state_0\/q                macrocell17     1250   1250  13025016  RISE       1
\UART_test:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   2874   4124  13031533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_state_0\/q
Path End       : \UART_test:BUART:rx_state_0\/main_1
Capture Clock  : \UART_test:BUART:rx_state_0\/clock_0
Path slack     : 13031642p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6515
-------------------------------------   ---- 
End-of-path arrival time (ps)           6515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_0\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_state_0\/q       macrocell17   1250   1250  13025016  RISE       1
\UART_test:BUART:rx_state_0\/main_1  macrocell17   5265   6515  13031642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_0\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_state_0\/q
Path End       : \UART_test:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_test:BUART:rx_load_fifo\/clock_0
Path slack     : 13031642p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6515
-------------------------------------   ---- 
End-of-path arrival time (ps)           6515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_0\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_state_0\/q         macrocell17   1250   1250  13025016  RISE       1
\UART_test:BUART:rx_load_fifo\/main_1  macrocell18   5265   6515  13031642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_load_fifo\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_state_0\/q
Path End       : \UART_test:BUART:rx_status_3\/main_1
Capture Clock  : \UART_test:BUART:rx_status_3\/clock_0
Path slack     : 13031642p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6515
-------------------------------------   ---- 
End-of-path arrival time (ps)           6515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_0\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_state_0\/q        macrocell17   1250   1250  13025016  RISE       1
\UART_test:BUART:rx_status_3\/main_1  macrocell25   5265   6515  13031642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_status_3\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_test:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_test:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031723p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6433
-------------------------------------   ---- 
End-of-path arrival time (ps)           6433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_ctrl_mark_last\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_ctrl_mark_last\/q        macrocell16   1250   1250  13023629  RISE       1
\UART_test:BUART:rx_state_stop1_reg\/main_0  macrocell22   5183   6433  13031723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_stop1_reg\/clock_0               macrocell22         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_state_2\/q
Path End       : \UART_test:BUART:txn\/main_4
Capture Clock  : \UART_test:BUART:txn\/clock_0
Path slack     : 13032155p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6002
-------------------------------------   ---- 
End-of-path arrival time (ps)           6002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_2\/clock_0                       macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_state_2\/q  macrocell14   1250   1250  13026258  RISE       1
\UART_test:BUART:txn\/main_4    macrocell11   4752   6002  13032155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:txn\/clock_0                              macrocell11         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_state_0\/q
Path End       : \UART_test:BUART:tx_state_1\/main_1
Capture Clock  : \UART_test:BUART:tx_state_1\/clock_0
Path slack     : 13032496p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5660
-------------------------------------   ---- 
End-of-path arrival time (ps)           5660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_0\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_state_0\/q       macrocell13   1250   1250  13024142  RISE       1
\UART_test:BUART:tx_state_1\/main_1  macrocell12   4410   5660  13032496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_1\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_state_0\/q
Path End       : \UART_test:BUART:tx_state_2\/main_1
Capture Clock  : \UART_test:BUART:tx_state_2\/clock_0
Path slack     : 13032496p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5660
-------------------------------------   ---- 
End-of-path arrival time (ps)           5660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_0\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_state_0\/q       macrocell13   1250   1250  13024142  RISE       1
\UART_test:BUART:tx_state_2\/main_1  macrocell14   4410   5660  13032496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_2\/clock_0                       macrocell14         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_state_0\/q
Path End       : \UART_test:BUART:rx_state_3\/main_1
Capture Clock  : \UART_test:BUART:rx_state_3\/clock_0
Path slack     : 13032549p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5608
-------------------------------------   ---- 
End-of-path arrival time (ps)           5608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_0\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_state_0\/q       macrocell17   1250   1250  13025016  RISE       1
\UART_test:BUART:rx_state_3\/main_1  macrocell19   4358   5608  13032549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_3\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_state_0\/q
Path End       : \UART_test:BUART:rx_state_2\/main_1
Capture Clock  : \UART_test:BUART:rx_state_2\/clock_0
Path slack     : 13032549p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5608
-------------------------------------   ---- 
End-of-path arrival time (ps)           5608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_0\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_state_0\/q       macrocell17   1250   1250  13025016  RISE       1
\UART_test:BUART:rx_state_2\/main_1  macrocell20   4358   5608  13032549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_2\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_state_1\/q
Path End       : \UART_test:BUART:tx_state_0\/main_0
Capture Clock  : \UART_test:BUART:tx_state_0\/clock_0
Path slack     : 13032586p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5571
-------------------------------------   ---- 
End-of-path arrival time (ps)           5571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_1\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_state_1\/q       macrocell12   1250   1250  13024919  RISE       1
\UART_test:BUART:tx_state_0\/main_0  macrocell13   4321   5571  13032586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_0\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_state_1\/q
Path End       : \UART_test:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_test:BUART:tx_bitclk\/clock_0
Path slack     : 13032586p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5571
-------------------------------------   ---- 
End-of-path arrival time (ps)           5571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_1\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_state_1\/q      macrocell12   1250   1250  13024919  RISE       1
\UART_test:BUART:tx_bitclk\/main_0  macrocell15   4321   5571  13032586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_bitclk\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_state_1\/q
Path End       : \UART_test:BUART:txn\/main_1
Capture Clock  : \UART_test:BUART:txn\/clock_0
Path slack     : 13032598p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5559
-------------------------------------   ---- 
End-of-path arrival time (ps)           5559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_1\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_state_1\/q  macrocell12   1250   1250  13024919  RISE       1
\UART_test:BUART:txn\/main_1    macrocell11   4309   5559  13032598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:txn\/clock_0                              macrocell11         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_state_2\/q
Path End       : \UART_test:BUART:tx_state_0\/main_4
Capture Clock  : \UART_test:BUART:tx_state_0\/clock_0
Path slack     : 13032732p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5424
-------------------------------------   ---- 
End-of-path arrival time (ps)           5424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_2\/clock_0                       macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_state_2\/q       macrocell14   1250   1250  13026258  RISE       1
\UART_test:BUART:tx_state_0\/main_4  macrocell13   4174   5424  13032732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_0\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_state_2\/q
Path End       : \UART_test:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_test:BUART:tx_bitclk\/clock_0
Path slack     : 13032732p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5424
-------------------------------------   ---- 
End-of-path arrival time (ps)           5424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_2\/clock_0                       macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_state_2\/q      macrocell14   1250   1250  13026258  RISE       1
\UART_test:BUART:tx_bitclk\/main_3  macrocell15   4174   5424  13032732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_bitclk\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_test:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_test:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032991p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5166
-------------------------------------   ---- 
End-of-path arrival time (ps)           5166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032991  RISE       1
\UART_test:BUART:rx_bitclk_enable\/main_1   macrocell21   3226   5166  13032991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_bitclk_enable\/clock_0                 macrocell21         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_test:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_test:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033000p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5157
-------------------------------------   ---- 
End-of-path arrival time (ps)           5157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033000  RISE       1
\UART_test:BUART:rx_bitclk_enable\/main_0   macrocell21   3217   5157  13033000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_bitclk_enable\/clock_0                 macrocell21         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_test:BUART:pollcount_1\/main_1
Capture Clock  : \UART_test:BUART:pollcount_1\/clock_0
Path slack     : 13033001p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5155
-------------------------------------   ---- 
End-of-path arrival time (ps)           5155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032991  RISE       1
\UART_test:BUART:pollcount_1\/main_1        macrocell23   3215   5155  13033001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:pollcount_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_test:BUART:pollcount_0\/main_1
Capture Clock  : \UART_test:BUART:pollcount_0\/clock_0
Path slack     : 13033001p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5155
-------------------------------------   ---- 
End-of-path arrival time (ps)           5155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032991  RISE       1
\UART_test:BUART:pollcount_0\/main_1        macrocell24   3215   5155  13033001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:pollcount_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_test:BUART:pollcount_1\/main_0
Capture Clock  : \UART_test:BUART:pollcount_1\/clock_0
Path slack     : 13033004p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5152
-------------------------------------   ---- 
End-of-path arrival time (ps)           5152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033000  RISE       1
\UART_test:BUART:pollcount_1\/main_0        macrocell23   3212   5152  13033004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:pollcount_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_test:BUART:pollcount_0\/main_0
Capture Clock  : \UART_test:BUART:pollcount_0\/clock_0
Path slack     : 13033004p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5152
-------------------------------------   ---- 
End-of-path arrival time (ps)           5152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033000  RISE       1
\UART_test:BUART:pollcount_0\/main_0        macrocell24   3212   5152  13033004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:pollcount_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_test:BUART:rx_state_3\/main_7
Capture Clock  : \UART_test:BUART:rx_state_3\/clock_0
Path slack     : 13033024p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5133
-------------------------------------   ---- 
End-of-path arrival time (ps)           5133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033024  RISE       1
\UART_test:BUART:rx_state_3\/main_7         macrocell19   3193   5133  13033024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_3\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_test:BUART:rx_state_2\/main_7
Capture Clock  : \UART_test:BUART:rx_state_2\/clock_0
Path slack     : 13033024p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5133
-------------------------------------   ---- 
End-of-path arrival time (ps)           5133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033024  RISE       1
\UART_test:BUART:rx_state_2\/main_7         macrocell20   3193   5133  13033024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_2\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_test:BUART:rx_state_3\/main_6
Capture Clock  : \UART_test:BUART:rx_state_3\/clock_0
Path slack     : 13033026p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033026  RISE       1
\UART_test:BUART:rx_state_3\/main_6         macrocell19   3191   5131  13033026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_3\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_test:BUART:rx_state_2\/main_6
Capture Clock  : \UART_test:BUART:rx_state_2\/clock_0
Path slack     : 13033026p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033026  RISE       1
\UART_test:BUART:rx_state_2\/main_6         macrocell20   3191   5131  13033026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_2\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_test:BUART:rx_state_3\/main_5
Capture Clock  : \UART_test:BUART:rx_state_3\/clock_0
Path slack     : 13033027p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5129
-------------------------------------   ---- 
End-of-path arrival time (ps)           5129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033027  RISE       1
\UART_test:BUART:rx_state_3\/main_5         macrocell19   3189   5129  13033027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_3\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_test:BUART:rx_state_2\/main_5
Capture Clock  : \UART_test:BUART:rx_state_2\/clock_0
Path slack     : 13033027p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5129
-------------------------------------   ---- 
End-of-path arrival time (ps)           5129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033027  RISE       1
\UART_test:BUART:rx_state_2\/main_5         macrocell20   3189   5129  13033027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_2\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_state_0\/q
Path End       : \UART_test:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_test:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033110p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5046
-------------------------------------   ---- 
End-of-path arrival time (ps)           5046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_0\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_state_0\/q               macrocell17   1250   1250  13025016  RISE       1
\UART_test:BUART:rx_state_stop1_reg\/main_1  macrocell22   3796   5046  13033110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_stop1_reg\/clock_0               macrocell22         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_state_2\/q
Path End       : \UART_test:BUART:rx_state_0\/main_4
Capture Clock  : \UART_test:BUART:rx_state_0\/clock_0
Path slack     : 13033175p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4982
-------------------------------------   ---- 
End-of-path arrival time (ps)           4982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_2\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_state_2\/q       macrocell20   1250   1250  13026014  RISE       1
\UART_test:BUART:rx_state_0\/main_4  macrocell17   3732   4982  13033175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_0\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_state_2\/q
Path End       : \UART_test:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_test:BUART:rx_load_fifo\/clock_0
Path slack     : 13033175p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4982
-------------------------------------   ---- 
End-of-path arrival time (ps)           4982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_2\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_state_2\/q         macrocell20   1250   1250  13026014  RISE       1
\UART_test:BUART:rx_load_fifo\/main_4  macrocell18   3732   4982  13033175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_load_fifo\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_state_2\/q
Path End       : \UART_test:BUART:rx_status_3\/main_4
Capture Clock  : \UART_test:BUART:rx_status_3\/clock_0
Path slack     : 13033175p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4982
-------------------------------------   ---- 
End-of-path arrival time (ps)           4982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_2\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_state_2\/q        macrocell20   1250   1250  13026014  RISE       1
\UART_test:BUART:rx_status_3\/main_4  macrocell25   3732   4982  13033175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_status_3\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_state_3\/q
Path End       : \UART_test:BUART:rx_state_0\/main_3
Capture Clock  : \UART_test:BUART:rx_state_0\/clock_0
Path slack     : 13033211p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4946
-------------------------------------   ---- 
End-of-path arrival time (ps)           4946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_3\/clock_0                       macrocell19         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_state_3\/q       macrocell19   1250   1250  13026045  RISE       1
\UART_test:BUART:rx_state_0\/main_3  macrocell17   3696   4946  13033211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_0\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_state_3\/q
Path End       : \UART_test:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_test:BUART:rx_load_fifo\/clock_0
Path slack     : 13033211p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4946
-------------------------------------   ---- 
End-of-path arrival time (ps)           4946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_3\/clock_0                       macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_state_3\/q         macrocell19   1250   1250  13026045  RISE       1
\UART_test:BUART:rx_load_fifo\/main_3  macrocell18   3696   4946  13033211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_load_fifo\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_state_3\/q
Path End       : \UART_test:BUART:rx_status_3\/main_3
Capture Clock  : \UART_test:BUART:rx_status_3\/clock_0
Path slack     : 13033211p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4946
-------------------------------------   ---- 
End-of-path arrival time (ps)           4946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_3\/clock_0                       macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_state_3\/q        macrocell19   1250   1250  13026045  RISE       1
\UART_test:BUART:rx_status_3\/main_3  macrocell25   3696   4946  13033211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_status_3\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_state_1\/q
Path End       : \UART_test:BUART:tx_state_1\/main_0
Capture Clock  : \UART_test:BUART:tx_state_1\/clock_0
Path slack     : 13033273p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4884
-------------------------------------   ---- 
End-of-path arrival time (ps)           4884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_1\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_state_1\/q       macrocell12   1250   1250  13024919  RISE       1
\UART_test:BUART:tx_state_1\/main_0  macrocell12   3634   4884  13033273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_1\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_state_1\/q
Path End       : \UART_test:BUART:tx_state_2\/main_0
Capture Clock  : \UART_test:BUART:tx_state_2\/clock_0
Path slack     : 13033273p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4884
-------------------------------------   ---- 
End-of-path arrival time (ps)           4884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_1\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_state_1\/q       macrocell12   1250   1250  13024919  RISE       1
\UART_test:BUART:tx_state_2\/main_0  macrocell14   3634   4884  13033273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_2\/clock_0                       macrocell14         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_test:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_test:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033319p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033319  RISE       1
\UART_test:BUART:rx_bitclk_enable\/main_2   macrocell21   2898   4838  13033319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_bitclk_enable\/clock_0                 macrocell21         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_bitclk\/q
Path End       : \UART_test:BUART:tx_state_1\/main_5
Capture Clock  : \UART_test:BUART:tx_state_1\/clock_0
Path slack     : 13033406p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_bitclk\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_bitclk\/q        macrocell15   1250   1250  13033406  RISE       1
\UART_test:BUART:tx_state_1\/main_5  macrocell12   3501   4751  13033406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_1\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_bitclk\/q
Path End       : \UART_test:BUART:tx_state_2\/main_5
Capture Clock  : \UART_test:BUART:tx_state_2\/clock_0
Path slack     : 13033406p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_bitclk\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_bitclk\/q        macrocell15   1250   1250  13033406  RISE       1
\UART_test:BUART:tx_state_2\/main_5  macrocell14   3501   4751  13033406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_2\/clock_0                       macrocell14         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_bitclk_enable\/q
Path End       : \UART_test:BUART:rx_state_0\/main_2
Capture Clock  : \UART_test:BUART:rx_state_0\/clock_0
Path slack     : 13033498p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_bitclk_enable\/clock_0                 macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_bitclk_enable\/q  macrocell21   1250   1250  13030123  RISE       1
\UART_test:BUART:rx_state_0\/main_2   macrocell17   3409   4659  13033498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_0\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_bitclk_enable\/q
Path End       : \UART_test:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_test:BUART:rx_load_fifo\/clock_0
Path slack     : 13033498p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_bitclk_enable\/clock_0                 macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_bitclk_enable\/q   macrocell21   1250   1250  13030123  RISE       1
\UART_test:BUART:rx_load_fifo\/main_2  macrocell18   3409   4659  13033498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_load_fifo\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_bitclk_enable\/q
Path End       : \UART_test:BUART:rx_status_3\/main_2
Capture Clock  : \UART_test:BUART:rx_status_3\/clock_0
Path slack     : 13033498p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_bitclk_enable\/clock_0                 macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_bitclk_enable\/q  macrocell21   1250   1250  13030123  RISE       1
\UART_test:BUART:rx_status_3\/main_2  macrocell25   3409   4659  13033498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_status_3\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:pollcount_1\/q
Path End       : \UART_test:BUART:rx_state_0\/main_8
Capture Clock  : \UART_test:BUART:rx_state_0\/clock_0
Path slack     : 13033630p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4527
-------------------------------------   ---- 
End-of-path arrival time (ps)           4527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:pollcount_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:pollcount_1\/q      macrocell23   1250   1250  13028831  RISE       1
\UART_test:BUART:rx_state_0\/main_8  macrocell17   3277   4527  13033630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_0\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:pollcount_1\/q
Path End       : \UART_test:BUART:rx_status_3\/main_5
Capture Clock  : \UART_test:BUART:rx_status_3\/clock_0
Path slack     : 13033630p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4527
-------------------------------------   ---- 
End-of-path arrival time (ps)           4527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:pollcount_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:pollcount_1\/q       macrocell23   1250   1250  13028831  RISE       1
\UART_test:BUART:rx_status_3\/main_5  macrocell25   3277   4527  13033630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_status_3\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:pollcount_0\/q
Path End       : \UART_test:BUART:rx_state_0\/main_10
Capture Clock  : \UART_test:BUART:rx_state_0\/clock_0
Path slack     : 13033768p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4389
-------------------------------------   ---- 
End-of-path arrival time (ps)           4389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:pollcount_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:pollcount_0\/q       macrocell24   1250   1250  13029127  RISE       1
\UART_test:BUART:rx_state_0\/main_10  macrocell17   3139   4389  13033768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_0\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:pollcount_0\/q
Path End       : \UART_test:BUART:rx_status_3\/main_7
Capture Clock  : \UART_test:BUART:rx_status_3\/clock_0
Path slack     : 13033768p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4389
-------------------------------------   ---- 
End-of-path arrival time (ps)           4389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:pollcount_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:pollcount_0\/q       macrocell24   1250   1250  13029127  RISE       1
\UART_test:BUART:rx_status_3\/main_7  macrocell25   3139   4389  13033768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_status_3\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_test:BUART:tx_state_0\/main_2
Capture Clock  : \UART_test:BUART:tx_state_0\/clock_0
Path slack     : 13033802p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13025964  RISE       1
\UART_test:BUART:tx_state_0\/main_2               macrocell13     4165   4355  13033802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_0\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_test:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_test:BUART:tx_bitclk\/clock_0
Path slack     : 13033802p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13025964  RISE       1
\UART_test:BUART:tx_bitclk\/main_2                macrocell15     4165   4355  13033802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_bitclk\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_test:BUART:rx_state_0\/main_7
Capture Clock  : \UART_test:BUART:rx_state_0\/clock_0
Path slack     : 13033898p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033024  RISE       1
\UART_test:BUART:rx_state_0\/main_7         macrocell17   2319   4259  13033898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_0\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_test:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_test:BUART:rx_load_fifo\/clock_0
Path slack     : 13033898p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033024  RISE       1
\UART_test:BUART:rx_load_fifo\/main_7       macrocell18   2319   4259  13033898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_load_fifo\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_test:BUART:rx_state_0\/main_6
Capture Clock  : \UART_test:BUART:rx_state_0\/clock_0
Path slack     : 13033899p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033026  RISE       1
\UART_test:BUART:rx_state_0\/main_6         macrocell17   2317   4257  13033899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_0\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_test:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_test:BUART:rx_load_fifo\/clock_0
Path slack     : 13033899p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033026  RISE       1
\UART_test:BUART:rx_load_fifo\/main_6       macrocell18   2317   4257  13033899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_load_fifo\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_test:BUART:rx_state_0\/main_5
Capture Clock  : \UART_test:BUART:rx_state_0\/clock_0
Path slack     : 13033901p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4255
-------------------------------------   ---- 
End-of-path arrival time (ps)           4255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033027  RISE       1
\UART_test:BUART:rx_state_0\/main_5         macrocell17   2315   4255  13033901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_0\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_test:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_test:BUART:rx_load_fifo\/clock_0
Path slack     : 13033901p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4255
-------------------------------------   ---- 
End-of-path arrival time (ps)           4255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033027  RISE       1
\UART_test:BUART:rx_load_fifo\/main_5       macrocell18   2315   4255  13033901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_load_fifo\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_last\/q
Path End       : \UART_test:BUART:rx_state_2\/main_9
Capture Clock  : \UART_test:BUART:rx_state_2\/clock_0
Path slack     : 13033980p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_last\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_last\/q          macrocell26   1250   1250  13033980  RISE       1
\UART_test:BUART:rx_state_2\/main_9  macrocell20   2926   4176  13033980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_2\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_state_2\/q
Path End       : \UART_test:BUART:rx_state_3\/main_4
Capture Clock  : \UART_test:BUART:rx_state_3\/clock_0
Path slack     : 13034095p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           4061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_2\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_state_2\/q       macrocell20   1250   1250  13026014  RISE       1
\UART_test:BUART:rx_state_3\/main_4  macrocell19   2811   4061  13034095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_3\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_state_2\/q
Path End       : \UART_test:BUART:rx_state_2\/main_4
Capture Clock  : \UART_test:BUART:rx_state_2\/clock_0
Path slack     : 13034095p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           4061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_2\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_state_2\/q       macrocell20   1250   1250  13026014  RISE       1
\UART_test:BUART:rx_state_2\/main_4  macrocell20   2811   4061  13034095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_2\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_state_2\/q
Path End       : \UART_test:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_test:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034109p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_2\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_state_2\/q               macrocell20   1250   1250  13026014  RISE       1
\UART_test:BUART:rx_state_stop1_reg\/main_3  macrocell22   2798   4048  13034109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_stop1_reg\/clock_0               macrocell22         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_state_3\/q
Path End       : \UART_test:BUART:rx_state_3\/main_3
Capture Clock  : \UART_test:BUART:rx_state_3\/clock_0
Path slack     : 13034111p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4046
-------------------------------------   ---- 
End-of-path arrival time (ps)           4046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_3\/clock_0                       macrocell19         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_state_3\/q       macrocell19   1250   1250  13026045  RISE       1
\UART_test:BUART:rx_state_3\/main_3  macrocell19   2796   4046  13034111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_3\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_state_3\/q
Path End       : \UART_test:BUART:rx_state_2\/main_3
Capture Clock  : \UART_test:BUART:rx_state_2\/clock_0
Path slack     : 13034111p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4046
-------------------------------------   ---- 
End-of-path arrival time (ps)           4046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_3\/clock_0                       macrocell19         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_state_3\/q       macrocell19   1250   1250  13026045  RISE       1
\UART_test:BUART:rx_state_2\/main_3  macrocell20   2796   4046  13034111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_2\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_state_3\/q
Path End       : \UART_test:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_test:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034139p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_3\/clock_0                       macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_state_3\/q               macrocell19   1250   1250  13026045  RISE       1
\UART_test:BUART:rx_state_stop1_reg\/main_2  macrocell22   2768   4018  13034139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_stop1_reg\/clock_0               macrocell22         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_load_fifo\/q
Path End       : \UART_test:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_test:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034246p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3130
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4291
-------------------------------------   ---- 
End-of-path arrival time (ps)           4291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_load_fifo\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_load_fifo\/q            macrocell18     1250   1250  13031238  RISE       1
\UART_test:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   3041   4291  13034246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_bitclk_enable\/q
Path End       : \UART_test:BUART:rx_state_3\/main_2
Capture Clock  : \UART_test:BUART:rx_state_3\/clock_0
Path slack     : 13034265p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3891
-------------------------------------   ---- 
End-of-path arrival time (ps)           3891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_bitclk_enable\/clock_0                 macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_bitclk_enable\/q  macrocell21   1250   1250  13030123  RISE       1
\UART_test:BUART:rx_state_3\/main_2   macrocell19   2641   3891  13034265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_3\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_bitclk_enable\/q
Path End       : \UART_test:BUART:rx_state_2\/main_2
Capture Clock  : \UART_test:BUART:rx_state_2\/clock_0
Path slack     : 13034265p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3891
-------------------------------------   ---- 
End-of-path arrival time (ps)           3891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_bitclk_enable\/clock_0                 macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_bitclk_enable\/q  macrocell21   1250   1250  13030123  RISE       1
\UART_test:BUART:rx_state_2\/main_2   macrocell20   2641   3891  13034265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_state_2\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_state_0\/q
Path End       : \UART_test:BUART:txn\/main_2
Capture Clock  : \UART_test:BUART:txn\/clock_0
Path slack     : 13034296p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_0\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_state_0\/q  macrocell13   1250   1250  13024142  RISE       1
\UART_test:BUART:txn\/main_2    macrocell11   2611   3861  13034296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:txn\/clock_0                              macrocell11         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_state_0\/q
Path End       : \UART_test:BUART:tx_state_0\/main_1
Capture Clock  : \UART_test:BUART:tx_state_0\/clock_0
Path slack     : 13034300p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_0\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_state_0\/q       macrocell13   1250   1250  13024142  RISE       1
\UART_test:BUART:tx_state_0\/main_1  macrocell13   2607   3857  13034300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_0\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_state_0\/q
Path End       : \UART_test:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_test:BUART:tx_bitclk\/clock_0
Path slack     : 13034300p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_0\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_state_0\/q      macrocell13   1250   1250  13024142  RISE       1
\UART_test:BUART:tx_bitclk\/main_1  macrocell15   2607   3857  13034300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_bitclk\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_bitclk\/q
Path End       : \UART_test:BUART:txn\/main_6
Capture Clock  : \UART_test:BUART:txn\/clock_0
Path slack     : 13034307p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_bitclk\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_bitclk\/q  macrocell15   1250   1250  13033406  RISE       1
\UART_test:BUART:txn\/main_6   macrocell11   2599   3849  13034307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:txn\/clock_0                              macrocell11         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_bitclk\/q
Path End       : \UART_test:BUART:tx_state_0\/main_5
Capture Clock  : \UART_test:BUART:tx_state_0\/clock_0
Path slack     : 13034310p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_bitclk\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_bitclk\/q        macrocell15   1250   1250  13033406  RISE       1
\UART_test:BUART:tx_state_0\/main_5  macrocell13   2597   3847  13034310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_0\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_test:BUART:tx_state_1\/main_2
Capture Clock  : \UART_test:BUART:tx_state_1\/clock_0
Path slack     : 13034318p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13025964  RISE       1
\UART_test:BUART:tx_state_1\/main_2               macrocell12     3649   3839  13034318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_1\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_test:BUART:tx_state_2\/main_2
Capture Clock  : \UART_test:BUART:tx_state_2\/clock_0
Path slack     : 13034318p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13025964  RISE       1
\UART_test:BUART:tx_state_2\/main_2               macrocell14     3649   3839  13034318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_2\/clock_0                       macrocell14         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:pollcount_1\/q
Path End       : \UART_test:BUART:pollcount_1\/main_2
Capture Clock  : \UART_test:BUART:pollcount_1\/clock_0
Path slack     : 13034372p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:pollcount_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:pollcount_1\/q       macrocell23   1250   1250  13028831  RISE       1
\UART_test:BUART:pollcount_1\/main_2  macrocell23   2535   3785  13034372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:pollcount_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_test:BUART:txn\/main_5
Capture Clock  : \UART_test:BUART:txn\/clock_0
Path slack     : 13034568p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3588
-------------------------------------   ---- 
End-of-path arrival time (ps)           3588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13034568  RISE       1
\UART_test:BUART:txn\/main_5                      macrocell11     3398   3588  13034568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:txn\/clock_0                              macrocell11         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_state_2\/q
Path End       : \UART_test:BUART:tx_state_1\/main_3
Capture Clock  : \UART_test:BUART:tx_state_1\/clock_0
Path slack     : 13034612p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_2\/clock_0                       macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_state_2\/q       macrocell14   1250   1250  13026258  RISE       1
\UART_test:BUART:tx_state_1\/main_3  macrocell12   2295   3545  13034612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_1\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:tx_state_2\/q
Path End       : \UART_test:BUART:tx_state_2\/main_3
Capture Clock  : \UART_test:BUART:tx_state_2\/clock_0
Path slack     : 13034612p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_2\/clock_0                       macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:tx_state_2\/q       macrocell14   1250   1250  13026258  RISE       1
\UART_test:BUART:tx_state_2\/main_3  macrocell14   2295   3545  13034612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_2\/clock_0                       macrocell14         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:txn\/q
Path End       : \UART_test:BUART:txn\/main_0
Capture Clock  : \UART_test:BUART:txn\/clock_0
Path slack     : 13034613p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:txn\/clock_0                              macrocell11         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:txn\/q       macrocell11   1250   1250  13034613  RISE       1
\UART_test:BUART:txn\/main_0  macrocell11   2293   3543  13034613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:txn\/clock_0                              macrocell11         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:pollcount_0\/q
Path End       : \UART_test:BUART:pollcount_1\/main_4
Capture Clock  : \UART_test:BUART:pollcount_1\/clock_0
Path slack     : 13034667p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:pollcount_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:pollcount_0\/q       macrocell24   1250   1250  13029127  RISE       1
\UART_test:BUART:pollcount_1\/main_4  macrocell23   2239   3489  13034667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:pollcount_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:pollcount_0\/q
Path End       : \UART_test:BUART:pollcount_0\/main_3
Capture Clock  : \UART_test:BUART:pollcount_0\/clock_0
Path slack     : 13034667p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:pollcount_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_test:BUART:pollcount_0\/q       macrocell24   1250   1250  13029127  RISE       1
\UART_test:BUART:pollcount_0\/main_3  macrocell24   2239   3489  13034667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:pollcount_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_test:BUART:tx_state_1\/main_4
Capture Clock  : \UART_test:BUART:tx_state_1\/clock_0
Path slack     : 13035332p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2825
-------------------------------------   ---- 
End-of-path arrival time (ps)           2825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13034568  RISE       1
\UART_test:BUART:tx_state_1\/main_4               macrocell12     2635   2825  13035332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_1\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_test:BUART:tx_state_2\/main_4
Capture Clock  : \UART_test:BUART:tx_state_2\/clock_0
Path slack     : 13035332p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2825
-------------------------------------   ---- 
End-of-path arrival time (ps)           2825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_test:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13034568  RISE       1
\UART_test:BUART:tx_state_2\/main_4               macrocell14     2635   2825  13035332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:tx_state_2\/clock_0                       macrocell14         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_test:BUART:rx_status_3\/q
Path End       : \UART_test:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_test:BUART:sRX:RxSts\/clock
Path slack     : 13037057p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_test_IntClock:R#1 vs. UART_test_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4110
-------------------------------------   ---- 
End-of-path arrival time (ps)           4110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:rx_status_3\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_test:BUART:rx_status_3\/q       macrocell25    1250   1250  13037057  RISE       1
\UART_test:BUART:sRX:RxSts\/status_3  statusicell2   2860   4110  13037057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_test:BUART:sRX:RxSts\/clock                          statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

