VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf-dirty
Revision: v8.0.0-rc2-2909-gdadca7ecf-dirty
Compiled: 2025-06-26T11:09:53
Compiler: GNU 12.2.0 on Linux-4.4.0-26100-Microsoft x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml AL4S3B_FPGA_Top.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /home/rps/embedded-system/inter-chip/esp32-fpga/led/codes/fpga/rtl/build/AL4S3B_FPGA_Top_dummy.sdc --fix_clusters AL4S3B_FPGA_Top_constraints.place --place


Architecture file: /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: AL4S3B_FPGA_Top

# Loading Architecture Description
# Loading Architecture Description took 0.36 seconds (max_rss 25.4 MiB, delta_rss +22.6 MiB)
# Building complex block graph
# Building complex block graph took 0.10 seconds (max_rss 32.1 MiB, delta_rss +6.7 MiB)
# Load circuit
# Load circuit took 0.02 seconds (max_rss 36.4 MiB, delta_rss +4.3 MiB)
# Clean circuit
Absorbed 1821 LUT buffers
Inferred  106 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   57 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 85
Swept block(s)      : 1
Constant Pins Marked: 163
# Clean circuit took 0.02 seconds (max_rss 39.3 MiB, delta_rss +2.9 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 39.4 MiB, delta_rss +0.1 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 39.4 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 362
    .input    :      32
    .output   :      32
    ASSP      :       1
    BIDIR_CELL:      32
    C_FRAG    :       4
    GMUX_IC   :       2
    GND       :       1
    Q_FRAG    :      70
    T_FRAG    :     187
    VCC       :       1
  Nets  : 418
    Avg Fanout:     5.2
    Max Fanout:   597.0
    Min Fanout:     1.0
Warning 1: Assuming clocks may propagate through u_gclkbuff_clock (GMUX_IC) from pin u_gclkbuff_clock.IC[0] to u_gclkbuff_clock.IZ[0] (assuming a non-inverting buffer).
Warning 2: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
  Netlist Clocks: 1
# Build Timing Graph
Warning 3: Assuming clocks may propagate through u_gclkbuff_clock (GMUX_IC) from pin u_gclkbuff_clock.IC[0] to u_gclkbuff_clock.IZ[0] (assuming a non-inverting buffer).
Warning 4: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Adding edge from 'u_gclkbuff_clock.IC[0]' (tnode: 2371) -> 'u_gclkbuff_clock.IZ[0]' (tnode: 2372) to allow clocks to propagate
Adding edge from 'u_gclkbuff_reset.IC[0]' (tnode: 2374) -> 'u_gclkbuff_reset.IZ[0]' (tnode: 2375) to allow clocks to propagate
  Timing Graph Nodes: 2594
  Timing Graph Edges: 4019
  Timing Graph Levels: 14
# Build Timing Graph took 0.00 seconds (max_rss 39.5 MiB, delta_rss +0.1 MiB)
Warning 5: Assuming clocks may propagate through u_gclkbuff_clock (GMUX_IC) from pin u_gclkbuff_clock.IC[0] to u_gclkbuff_clock.IZ[0] (assuming a non-inverting buffer).
Warning 6: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Netlist contains 1 clocks
  Netlist Clock 'u_AL4S3B_FPGA_IP.CLK_IP_i' Fanout: 1 pins (0.0%), 1 blocks (0.3%)
# Load Timing Constraints
Warning 7: Assuming clocks may propagate through u_gclkbuff_clock (GMUX_IC) from pin u_gclkbuff_clock.IC[0] to u_gclkbuff_clock.IZ[0] (assuming a non-inverting buffer).
Warning 8: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.

SDC file '/home/rps/embedded-system/inter-chip/esp32-fpga/led/codes/fpga/rtl/build/AL4S3B_FPGA_Top_dummy.sdc' contained no SDC commands
Warning 9: Assuming clocks may propagate through u_gclkbuff_clock (GMUX_IC) from pin u_gclkbuff_clock.IC[0] to u_gclkbuff_clock.IZ[0] (assuming a non-inverting buffer).
Warning 10: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'u_AL4S3B_FPGA_IP.CLK_IP_i'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'u_AL4S3B_FPGA_IP.CLK_IP_i' Source: 'u_qlal4s3b_cell_macro.Sys_Clk0[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 39.6 MiB, delta_rss +0.1 MiB)
Timing analysis: ON
Circuit netlist file: AL4S3B_FPGA_Top.net
Circuit placement file: AL4S3B_FPGA_Top.place
Circuit routing file: AL4S3B_FPGA_Top.route
Circuit SDC file: /home/rps/embedded-system/inter-chip/esp32-fpga/led/codes/fpga/rtl/build/AL4S3B_FPGA_Top_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'AL4S3B_FPGA_Top_constraints.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'AL4S3B_FPGA_Top.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.09375 seconds).
# Load Packing took 0.09 seconds (max_rss 79.1 MiB, delta_rss +39.5 MiB)
Warning 11: Netlist contains 0 global net to non-global architecture pin connections
Warning 12: Logic block #133 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 13: Logic block #134 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 285
Netlist num_blocks: 135
Netlist EMPTY blocks: 0.
Netlist PB-GMUX blocks: 2.
Netlist PB-LOGIC blocks: 98.
Netlist PB-CLOCK blocks: 0.
Netlist PB-MULT blocks: 0.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist PB-BIDIR blocks: 32.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-ASSP blocks: 1.
Netlist inputs pins: 32
Netlist output pins: 96


Pb types usage...
  PB-GMUX           : 2
   GMUX             : 2
    IC              : 2
     gmux           : 2
  PB-LOGIC          : 98
   LOGIC            : 98
    FRAGS           : 98
     c_frag_modes   : 98
      SINGLE        : 4
       c_frag       : 4
      SPLIT         : 94
       b_frag       : 94
       t_frag       : 93
     q_frag_modes   : 70
      INT           : 69
       q_frag       : 69
      EXT           : 1
       q_frag       : 1
  PB-SYN_VCC        : 1
   VCC              : 1
  PB-BIDIR          : 32
   BIDIR            : 32
    INOUT           : 32
     bidir          : 32
     inpad          : 32
     outpad         : 32
  PB-SYN_GND        : 1
   GND              : 1
  PB-ASSP           : 1
   ASSP             : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		2	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		98	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC
	Netlist
		32	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		1	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP

Device Utilization: 0.10 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.11 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 1.00 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.40 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 1.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.01 seconds (max_rss 79.2 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph



Warning 14: This architecture version is for VPR 8.1.0-dev+dadca7ecf-dirty while your current VPR version is 8.1.0-dev+dadca7ecf compatability issues may arise

## Loading routing resource graph took 0.70 seconds (max_rss 345.2 MiB, delta_rss +266.0 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 1.77 seconds (max_rss 392.9 MiB, delta_rss +313.7 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 15: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 16: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 17: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 18: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 33.86 seconds (max_rss 392.9 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 392.9 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 33.86 seconds (max_rss 392.9 MiB, delta_rss +0.0 MiB)
# Placement
## Computing placement delta delay look-up
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
## Computing placement delta delay look-up took 1.26 seconds (max_rss 451.0 MiB, delta_rss +58.1 MiB)
Warning 19: CHANX place cost fac is 0 at 2 2
Warning 20: CHANX place cost fac is 0 at 34 34
Warning 21: CHANY place cost fac is 0 at 38 38
## Initial Placement
Reading AL4S3B_FPGA_Top_constraints.place.

Successfully read AL4S3B_FPGA_Top_constraints.place.

## Initial Placement took 0.00 seconds (max_rss 451.0 MiB, delta_rss +0.0 MiB)

There are 1950 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 12829

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 19.59 td_cost: 1.55469e-06
Initial placement estimated Critical Path Delay (CPD): 47.6426 ns
Initial placement estimated setup Total Negative Slack (sTNS): -4087.51 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -47.6426 ns

Initial placement estimated setup slack histogram:
[ -4.8e-08: -4.4e-08) 19 ( 18.6%) |*************************
[ -4.4e-08: -4.1e-08) 36 ( 35.3%) |************************************************
[ -4.1e-08: -3.7e-08) 31 ( 30.4%) |*****************************************
[ -3.7e-08: -3.4e-08) 10 (  9.8%) |*************
[ -3.4e-08:   -3e-08)  0 (  0.0%) |
[   -3e-08: -2.7e-08)  1 (  1.0%) |*
[ -2.7e-08: -2.4e-08)  2 (  2.0%) |***
[ -2.4e-08:   -2e-08)  0 (  0.0%) |
[   -2e-08: -1.7e-08)  1 (  1.0%) |*
[ -1.7e-08: -1.3e-08)  2 (  2.0%) |***
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 692
Warning 22: Starting t: 130 of 135 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 2.9e-01   0.951      19.23 1.4579e-06  52.071  -4.11e+03  -52.071   0.919  0.0242   38.0     1.00       692  0.200
   2    0.0 2.6e-01   1.012      19.70 1.4978e-06  48.677  -3.67e+03  -48.677   0.929  0.0194   38.0     1.00      1384  0.900
   3    0.0 2.4e-01   1.005      19.67 1.5677e-06  49.772  -4.06e+03  -49.772   0.928  0.0137   38.0     1.00      2076  0.900
   4    0.0 2.1e-01   1.002      19.65 1.5418e-06  47.888  -3.87e+03  -47.888   0.949  0.0220   38.0     1.00      2768  0.900
   5    0.0 1.9e-01   0.985      19.73 1.5039e-06  54.482  -4.12e+03  -54.482   0.921  0.0161   38.0     1.00      3460  0.900
   6    0.0 1.7e-01   1.003      19.52 1.3853e-06  52.272  -3.59e+03  -52.272   0.922  0.0147   38.0     1.00      4152  0.900
   7    0.0 1.6e-01   0.987      19.35 1.3003e-06  49.245  -3.11e+03  -49.245   0.926  0.0099   38.0     1.00      4844  0.900
   8    0.0 1.4e-01   1.015      19.56 1.4625e-06  49.155  -3.57e+03  -49.155   0.928  0.0172   38.0     1.00      5536  0.900
   9    0.0 1.3e-01   1.006      19.44 1.5629e-06  49.954  -4.19e+03  -49.954   0.909  0.0196   38.0     1.00      6228  0.900
  10    0.0 1.1e-01   1.012      19.74 1.5049e-06  51.136  -4.04e+03  -51.136   0.936  0.0110   38.0     1.00      6920  0.900
  11    0.0 1.0e-01   0.963      19.49 1.5092e-06  54.805  -4.49e+03  -54.805   0.931  0.0242   38.0     1.00      7612  0.900
  12    0.0 9.2e-02   0.988      19.36 1.4891e-06  52.494  -4.19e+03  -52.494   0.923  0.0147   38.0     1.00      8304  0.900
  13    0.0 8.3e-02   1.012      19.45 1.4039e-06  47.829  -3.32e+03  -47.829   0.900  0.0235   38.0     1.00      8996  0.900
  14    0.0 7.4e-02   1.010      19.49 1.4179e-06  52.324  -3.85e+03  -52.324   0.893  0.0218   38.0     1.00      9688  0.900
  15    0.0 6.7e-02   1.019      19.34 1.3923e-06  49.271  -3.62e+03  -49.271   0.897  0.0192   38.0     1.00     10380  0.900
  16    0.0 6.0e-02   0.997      19.63 1.4663e-06  50.614  -3.71e+03  -50.614   0.912  0.0163   38.0     1.00     11072  0.900
  17    0.0 5.4e-02   0.949      19.22 1.4885e-06  49.179  -4.16e+03  -49.179   0.906  0.0173   38.0     1.00     11764  0.900
  18    0.0 4.9e-02   1.010      18.96 1.4159e-06  47.846  -3.52e+03  -47.846   0.916  0.0192   38.0     1.00     12456  0.900
  19    0.0 4.4e-02   0.998      19.76 1.4555e-06  51.844  -3.95e+03  -51.844   0.922  0.0134   38.0     1.00     13148  0.900
  20    0.0 4.0e-02   0.964      19.47 1.4137e-06  50.175  -3.78e+03  -50.175   0.906  0.0193   38.0     1.00     13840  0.900
  21    0.0 3.6e-02   0.996      19.32 1.4765e-06  49.362  -3.89e+03  -49.362   0.896  0.0205   38.0     1.00     14532  0.900
  22    0.0 3.2e-02   0.956      19.34 1.4958e-06  48.364  -3.86e+03  -48.364   0.889  0.0234   38.0     1.00     15224  0.900
  23    0.0 2.9e-02   1.008      19.44 1.3861e-06  49.308  -3.29e+03  -49.308   0.893  0.0206   38.0     1.00     15916  0.900
  24    0.0 2.6e-02   1.019      19.46 1.4756e-06  48.478  -3.81e+03  -48.478   0.879  0.0203   38.0     1.00     16608  0.900
  25    0.0 2.3e-02   0.966      19.37 1.5335e-06  49.888  -4.19e+03  -49.888   0.902  0.0185   38.0     1.00     17300  0.900
  26    0.0 2.1e-02   0.976      19.15 1.4041e-06  60.376  -4.66e+03  -60.376   0.851  0.0192   38.0     1.00     17992  0.900
  27    0.0 1.9e-02   1.004      18.74 1.3291e-06  49.579  -3.39e+03  -49.579   0.860  0.0221   38.0     1.00     18684  0.900
  28    0.0 1.7e-02   1.052      18.90 1.4086e-06  46.636  -3.64e+03  -46.636   0.848  0.0319   38.0     1.00     19376  0.900
  29    0.0 1.5e-02   1.010      19.27 1.4272e-06  49.158  -3.71e+03  -49.158   0.877  0.0313   38.0     1.00     20068  0.900
  30    0.0 1.4e-02   1.018      19.47 1.4069e-06  47.954  -3.53e+03  -47.954   0.845  0.0137   38.0     1.00     20760  0.900
  31    0.0 1.2e-02   0.991      18.98 1.3372e-06  48.663  -3.38e+03  -48.663   0.819  0.0231   38.0     1.00     21452  0.900
  32    0.0 1.1e-02   0.989      18.97 1.3798e-06  50.175  -3.68e+03  -50.175   0.848  0.0115   38.0     1.00     22144  0.900
  33    0.0 1.0e-02   1.005      18.84 1.448e-06   52.745  -4.37e+03  -52.745   0.801  0.0214   38.0     1.00     22836  0.900
  34    0.0 9.0e-03   0.972      18.57 1.3722e-06  53.741  -4.31e+03  -53.741   0.782  0.0117   38.0     1.00     23528  0.900
  35    0.0 8.6e-03   1.021      18.62 1.3282e-06  48.194  -3.44e+03  -48.194   0.798  0.0225   38.0     1.00     24220  0.950
  36    0.0 8.2e-03   0.983      18.54 1.4182e-06  47.828  -3.83e+03  -47.828   0.790  0.0199   38.0     1.00     24912  0.950
  37    0.0 7.8e-03   1.014      18.80 1.3846e-06  47.755  -3.67e+03  -47.755   0.779  0.0187   38.0     1.00     25604  0.950
  38    0.0 7.4e-03   0.977      18.13 1.3262e-06  45.734  -3.62e+03  -45.734   0.738  0.0157   38.0     1.00     26296  0.950
  39    0.0 7.0e-03   1.014      18.02 1.239e-06   48.001  -3.32e+03  -48.001   0.736  0.0166   38.0     1.00     26988  0.950
  40    0.0 6.6e-03   1.010      18.45 1.3883e-06  48.084  -3.92e+03  -48.084   0.736  0.0123   38.0     1.00     27680  0.950
  41    0.0 6.3e-03   1.060      18.97 1.4062e-06  46.402  -3.63e+03  -46.402   0.757  0.0272   38.0     1.00     28372  0.950
  42    0.0 6.0e-03   0.974      18.90 1.3447e-06  47.947  -3.44e+03  -47.947   0.750  0.0205   38.0     1.00     29064  0.950
  43    0.0 5.7e-03   0.978      18.14 1.2828e-06  48.141  -3.56e+03  -48.141   0.728  0.0126   38.0     1.00     29756  0.950
  44    0.0 5.4e-03   1.003      18.00 1.2192e-06  48.681  -3.28e+03  -48.681   0.684  0.0231   38.0     1.00     30448  0.950
  45    0.0 5.1e-03   1.045      18.12 1.1728e-06  49.646  -3.22e+03  -49.646   0.692  0.0185   38.0     1.00     31140  0.950
  46    0.0 4.9e-03   0.972      17.80 1.1612e-06  49.840  -3.24e+03  -49.840   0.689  0.0116   38.0     1.00     31832  0.950
  47    0.0 4.6e-03   1.019      18.04 1.2599e-06  47.152  -3.43e+03  -47.152   0.669  0.0157   38.0     1.00     32524  0.950
  48    0.0 4.4e-03   0.982      18.14 1.2894e-06  48.331  -3.79e+03  -48.331   0.658  0.0107   38.0     1.00     33216  0.950
  49    0.0 4.2e-03   0.974      17.73 1.2438e-06  49.543  -3.54e+03  -49.543   0.665  0.0176   38.0     1.00     33908  0.950
  50    0.0 4.0e-03   0.991      17.58 1.2592e-06  45.479  -3.41e+03  -45.479   0.634  0.0139   38.0     1.00     34600  0.950
  51    0.0 3.8e-03   0.982      17.60 1.1608e-06  47.798  -3.18e+03  -47.798   0.594  0.0197   38.0     1.00     35292  0.950
  52    0.0 3.6e-03   0.984      16.68 1.2075e-06  44.925  -3.46e+03  -44.925   0.514  0.0326   38.0     1.00     35984  0.950
  53    0.0 3.4e-03   1.003      16.49 1.0998e-06  45.504  -3.17e+03  -45.504   0.530  0.0092   38.0     1.00     36676  0.950
  54    0.0 3.2e-03   1.023      16.96 1.1454e-06  44.917  -3.31e+03  -44.917   0.519  0.0136   38.0     1.00     37368  0.950
  55    0.0 3.1e-03   1.007      17.04 1.1136e-06  46.298  -3.24e+03  -46.298   0.522  0.0100   38.0     1.00     38060  0.950
  56    0.0 2.9e-03   0.977      16.57 1.1625e-06  51.155  -4.06e+03  -51.155   0.477  0.0121   38.0     1.00     38752  0.950
  57    0.0 2.8e-03   0.992      16.17 1.1335e-06  44.173  -3.42e+03  -44.173   0.457  0.0162   38.0     1.00     39444  0.950
  58    0.0 2.6e-03   1.012      16.08 1.0779e-06  44.870  -3.34e+03  -44.870   0.438  0.0121   38.0     1.00     40136  0.950
  59    0.0 2.5e-03   0.972      15.51 1.0387e-06  46.011  -3.24e+03  -46.011   0.393  0.0141   37.9     1.02     40828  0.950
  60    0.0 2.4e-03   0.984      14.78 8.9524e-07  44.614  -3.06e+03  -44.614   0.370  0.0162   36.1     1.35     41520  0.950
  61    0.0 2.3e-03   1.001      15.11 7.7474e-07  46.207   -3.2e+03  -46.207   0.301  0.0153   33.6     1.83     42212  0.950
  62    0.0 2.2e-03   0.978      15.15 6.4261e-07  41.597  -2.82e+03  -41.597   0.342  0.0145   28.9     2.72     42904  0.950
  63    0.0 2.0e-03   1.009      15.09 7.0591e-07  42.246   -3.3e+03  -42.246   0.311  0.0101   26.1     3.25     43596  0.950
  64    0.0 1.9e-03   1.005      14.87 5.4261e-07  42.636  -3.08e+03  -42.636   0.321  0.0115   22.7     3.89     44288  0.950
  65    0.0 1.8e-03   0.994      15.31 6.2163e-07  40.859  -3.24e+03  -40.859   0.341  0.0080   20.0     4.40     44980  0.950
  66    0.0 1.8e-03   0.976      14.56 5.0289e-07  42.000  -3.12e+03  -42.000   0.340  0.0065   18.0     4.78     45672  0.950
  67    0.0 1.7e-03   0.992      14.35 4.1556e-07  41.214  -2.82e+03  -41.214   0.341  0.0083   16.2     5.12     46364  0.950
  68    0.0 1.6e-03   1.002      14.51 4.0098e-07  42.457  -3.02e+03  -42.457   0.373  0.0124   14.6     5.42     47056  0.950
  69    0.0 1.5e-03   0.983      14.09 5.1248e-07  40.097  -3.13e+03  -40.097   0.354  0.0061   13.6     5.61     47748  0.950
  70    0.0 1.4e-03   0.993      14.10 3.9979e-07  41.266  -3.02e+03  -41.266   0.350  0.0054   12.5     5.83     48440  0.950
  71    0.0 1.4e-03   1.000      14.15 4.2368e-07  40.864  -3.04e+03  -40.864   0.374  0.0091   11.3     6.04     49132  0.950
  72    0.0 1.3e-03   0.968      13.90 3.7927e-07  40.168  -2.88e+03  -40.168   0.397  0.0107   10.6     6.18     49824  0.950
  73    0.0 1.2e-03   0.987      14.01 6.1009e-07  40.741  -3.52e+03  -40.741   0.406  0.0079   10.1     6.27     50516  0.950
  74    0.0 1.2e-03   0.966      13.72 3.7869e-07  40.474  -2.98e+03  -40.474   0.380  0.0083    9.8     6.34     51208  0.950
  75    0.0 1.1e-03   0.982      13.72 4.691e-07   39.677  -3.21e+03  -39.677   0.393  0.0122    9.2     6.45     51900  0.950
  76    0.0 1.0e-03   0.985      13.47 3.1635e-07  41.487  -2.96e+03  -41.487   0.403  0.0080    8.8     6.53     52592  0.950
  77    0.0 1.0e-03   0.997      13.42 3.4659e-07  39.796  -2.95e+03  -39.796   0.364  0.0085    8.5     6.59     53284  0.950
  78    0.0 9.5e-04   1.003      13.55 2.661e-07   40.588   -2.7e+03  -40.588   0.363  0.0059    7.8     6.71     53976  0.950
  79    0.0 9.0e-04   0.985      13.48 3.0345e-07  40.264   -2.9e+03  -40.264   0.332  0.0079    7.2     6.82     54668  0.950
  80    0.0 8.5e-04   0.994      13.41 3.4663e-07  39.264  -2.99e+03  -39.264   0.376  0.0052    6.4     6.97     55360  0.950
  81    0.0 8.1e-04   0.979      13.28 3.2804e-07  39.225  -2.94e+03  -39.225   0.337  0.0126    6.0     7.05     56052  0.950
  82    0.0 7.7e-04   0.987      13.12 3.8985e-07  39.827  -3.22e+03  -39.827   0.384  0.0065    5.4     7.17     56744  0.950
  83    0.0 7.3e-04   0.994      13.13 3.3151e-07  39.816  -3.09e+03  -39.816   0.366  0.0072    5.1     7.22     57436  0.950
  84    0.0 7.0e-04   0.978      12.79 2.8461e-07  39.560   -2.9e+03  -39.560   0.334  0.0083    4.7     7.30     58128  0.950
  85    0.0 6.6e-04   0.996      12.75 3.4192e-07  39.328  -3.08e+03  -39.328   0.355  0.0052    4.2     7.39     58820  0.950
  86    0.0 6.3e-04   0.989      12.80 2.4813e-07  39.665   -2.8e+03  -39.665   0.384  0.0059    3.9     7.46     59512  0.950
  87    0.0 6.0e-04   0.994      12.85 2.5828e-07  39.399  -2.83e+03  -39.399   0.350  0.0033    3.6     7.50     60204  0.950
  88    0.0 5.7e-04   0.992      12.75 2.8836e-07  40.792  -3.13e+03  -40.792   0.316  0.0067    3.3     7.56     60896  0.950
  89    0.0 5.4e-04   0.988      12.65 2.781e-07   39.417  -2.91e+03  -39.417   0.387  0.0069    2.9     7.64     61588  0.950
  90    0.0 5.1e-04   0.994      12.71 3.0093e-07  39.360  -3.04e+03  -39.360   0.341  0.0038    2.8     7.67     62280  0.950
  91    0.0 4.9e-04   0.996      12.52 2.8212e-07  39.827  -3.03e+03  -39.827   0.351  0.0066    2.5     7.72     62972  0.950
  92    0.0 4.6e-04   0.996      12.39 2.6909e-07  39.827  -3.01e+03  -39.827   0.337  0.0037    2.3     7.76     63664  0.950
  93    0.0 4.4e-04   0.996      12.37 2.8812e-07  39.024  -2.97e+03  -39.024   0.324  0.0047    2.0     7.81     64356  0.950
  94    0.0 4.2e-04   0.991      12.24 2.6759e-07  39.392  -2.95e+03  -39.392   0.350  0.0042    1.8     7.85     65048  0.950
  95    0.0 4.0e-04   0.993      12.20 2.6385e-07  39.392  -2.95e+03  -39.392   0.345  0.0040    1.6     7.88     65740  0.950
  96    0.0 3.8e-04   0.998      12.20 2.5168e-07  39.745  -2.97e+03  -39.745   0.367  0.0023    1.5     7.91     66432  0.950
  97    0.0 3.6e-04   1.001      12.17 2.5678e-07  39.827  -3.02e+03  -39.827   0.295  0.0012    1.4     7.93     67124  0.950
  98    0.0 3.4e-04   0.998      12.18 2.4034e-07  39.827  -2.93e+03  -39.827   0.306  0.0024    1.2     7.97     67816  0.950
  99    0.0 3.2e-04   0.997      12.18 2.5033e-07  39.827     -3e+03  -39.827   0.318  0.0028    1.0     8.00     68508  0.950
 100    0.0 3.1e-04   0.999      12.17 2.5992e-07  38.979  -2.92e+03  -38.979   0.309  0.0015    1.0     8.00     69200  0.950
 101    0.0 2.9e-04   0.996      12.10 2.3786e-07  39.745  -2.92e+03  -39.745   0.283  0.0016    1.0     8.00     69892  0.950
 102    0.0 2.8e-04   0.999      12.09 2.3592e-07  39.827  -2.94e+03  -39.827   0.266  0.0010    1.0     8.00     70584  0.950
 103    0.0 2.6e-04   0.998      12.08 2.4722e-07  39.745  -2.99e+03  -39.745   0.279  0.0022    1.0     8.00     71276  0.950
 104    0.0 2.5e-04   0.999      12.10 2.3507e-07  39.745  -2.94e+03  -39.745   0.260  0.0009    1.0     8.00     71968  0.950
 105    0.0 2.4e-04   0.999      12.13 2.3544e-07  39.745  -2.94e+03  -39.745   0.249  0.0013    1.0     8.00     72660  0.950
 106    0.0 2.3e-04   1.000      12.08 2.6095e-07  39.033  -2.95e+03  -39.033   0.250  0.0006    1.0     8.00     73352  0.950
 107    0.0 2.1e-04   0.999      12.04 2.3762e-07  39.745  -2.95e+03  -39.745   0.233  0.0010    1.0     8.00     74044  0.950
 108    0.0 2.0e-04   1.001      12.02 2.6178e-07  38.979  -2.94e+03  -38.979   0.256  0.0006    1.0     8.00     74736  0.950
 109    0.0 1.9e-04   0.999      12.01 2.6104e-07  38.979  -2.94e+03  -38.979   0.214  0.0003    1.0     8.00     75428  0.950
 110    0.0 1.8e-04   0.998      11.98 2.6253e-07  38.979  -2.96e+03  -38.979   0.214  0.0010    1.0     8.00     76120  0.950
 111    0.0 1.7e-04   1.000      11.98 2.3591e-07  39.745  -2.95e+03  -39.745   0.224  0.0005    1.0     8.00     76812  0.950
 112    0.0 1.7e-04   1.000      11.97 2.2542e-07  39.745  -2.88e+03  -39.745   0.237  0.0003    1.0     8.00     77504  0.950
 113    0.0 1.6e-04   1.000      11.98 2.4934e-07  38.979  -2.88e+03  -38.979   0.243  0.0004    1.0     8.00     78196  0.950
 114    0.0 1.5e-04   0.999      11.98 2.4345e-07  39.745  -2.98e+03  -39.745   0.186  0.0006    1.0     8.00     78888  0.950
 115    0.0 1.4e-04   0.998      11.97 2.6086e-07  38.979  -2.94e+03  -38.979   0.199  0.0008    1.0     8.00     79580  0.950
 116    0.0 1.3e-04   0.999      11.95 2.3539e-07  39.745  -2.94e+03  -39.745   0.198  0.0005    1.0     8.00     80272  0.950
 117    0.0 1.3e-04   0.999      11.94 2.5919e-07  38.979  -2.94e+03  -38.979   0.179  0.0006    1.0     8.00     80964  0.950
 118    0.0 1.2e-04   0.999      11.92 2.3016e-07  39.745  -2.92e+03  -39.745   0.176  0.0010    1.0     8.00     81656  0.950
 119    0.0 1.2e-04   0.998      11.90 2.351e-07   39.745  -2.95e+03  -39.745   0.166  0.0006    1.0     8.00     82348  0.950
 120    0.0 1.1e-04   1.000      11.89 2.3536e-07  39.745  -2.95e+03  -39.745   0.166  0.0004    1.0     8.00     83040  0.950
 121    0.0 1.0e-04   0.999      11.89 2.5395e-07  39.033  -2.93e+03  -39.033   0.152  0.0004    1.0     8.00     83732  0.950
 122    0.0 9.9e-05   1.000      11.89 2.3138e-07  39.745  -2.93e+03  -39.745   0.165  0.0003    1.0     8.00     84424  0.950
 123    0.0 9.4e-05   1.000      11.89 2.3467e-07  39.745  -2.95e+03  -39.745   0.149  0.0002    1.0     8.00     85116  0.950
 124    0.0 7.5e-05   0.999      11.88 2.3494e-07  39.745  -2.95e+03  -39.745   0.134  0.0007    1.0     8.00     85808  0.800
 125    0.0 6.0e-05   1.000      11.86 2.3476e-07  39.745  -2.95e+03  -39.745   0.129  0.0001    1.0     8.00     86500  0.800
 126    0.0 4.8e-05   1.000      11.85 2.343e-07   39.745  -2.94e+03  -39.745   0.107  0.0002    1.0     8.00     87192  0.800
 127    0.0 3.9e-05   1.000      11.84 2.3427e-07  39.745  -2.95e+03  -39.745   0.092  0.0002    1.0     8.00     87884  0.800
 128    0.0 3.1e-05   0.999      11.83 2.3455e-07  39.745  -2.95e+03  -39.745   0.055  0.0001    1.0     8.00     88576  0.800
 129    0.0 2.5e-05   1.000      11.83 2.3455e-07  39.745  -2.94e+03  -39.745   0.077  0.0001    1.0     8.00     89268  0.800
 130    0.0 2.0e-05   1.000      11.82 2.3457e-07  39.745  -2.95e+03  -39.745   0.059  0.0001    1.0     8.00     89960  0.800
 131    0.0 0.0e+00   1.000      11.82 2.3462e-07  39.745  -2.95e+03  -39.745   0.022  0.0000    1.0     8.00     90652  0.800
## Placement Quench took 0.00 seconds (max_rss 451.0 MiB)

BB estimate of min-dist (placement) wire length: 7358

Completed placement consistency check successfully.

Swaps called: 90787

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 39.7448 ns, Fmax: 25.1605 MHz
Placement estimated setup Worst Negative Slack (sWNS): -39.7448 ns
Placement estimated setup Total Negative Slack (sTNS): -2944.19 ns

Placement estimated setup slack histogram:
[   -4e-08: -3.6e-08) 26 ( 25.5%) |******************************************
[ -3.6e-08: -3.3e-08)  6 (  5.9%) |**********
[ -3.3e-08:   -3e-08)  4 (  3.9%) |******
[   -3e-08: -2.6e-08) 30 ( 29.4%) |************************************************
[ -2.6e-08: -2.3e-08) 30 ( 29.4%) |************************************************
[ -2.3e-08: -1.9e-08)  0 (  0.0%) |
[ -1.9e-08: -1.6e-08)  0 (  0.0%) |
[ -1.6e-08: -1.3e-08)  1 (  1.0%) |**
[ -1.3e-08: -9.1e-09)  3 (  2.9%) |*****
[ -9.1e-09: -5.7e-09)  2 (  2.0%) |***

Placement estimated geomean non-virtual intra-domain period: 39.7448 ns (25.1605 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 39.7448 ns (25.1605 MHz)

Placement cost: 0.999837, bb_cost: 11.8171, td_cost: 2.34566e-07, 

Placement resource usage:
  PB-GMUX    implemented as TL-GMUX   : 2
  PB-LOGIC   implemented as TL-LOGIC  : 98
  PB-SYN_VCC implemented as TL-SYN_VCC: 1
  PB-BIDIR   implemented as TL-BIDIR  : 32
  PB-SYN_GND implemented as TL-SYN_GND: 1
  PB-ASSP    implemented as TL-ASSP   : 1

Placement number of temperatures: 131
Placement total # of swap attempts: 90787
	Swaps accepted: 46022 (50.7 %)
	Swaps rejected: 38805 (42.7 %)
	Swaps aborted :  5960 ( 6.6 %)
Placement Quench timing analysis took 0.00027 seconds (0.0002259 STA, 4.41e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0689458 seconds (0.0571113 STA, 0.0118345 slack) (133 full updates: 133 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
Incr Slack updates 133 in 0.0037549 sec
Full Max Req/Worst Slack updates 98 in 0.0009049 sec
Incr Max Req/Worst Slack updates 35 in 0.0003543 sec
Incr Criticality updates 21 in 0.0007258 sec
Full Criticality updates 112 in 0.0041299 sec
# Placement took 1.82 seconds (max_rss 451.0 MiB, delta_rss +58.1 MiB)

Flow timing analysis took 0.0689458 seconds (0.0571113 STA, 0.0118345 slack) (133 full updates: 133 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 38.19 seconds (max_rss 451.0 MiB)
