
tp_sunthese_audio.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007b84  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000154  08007d14  08007d14  00008d14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007e68  08007e68  00009074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007e68  08007e68  00008e68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007e70  08007e70  00009074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007e70  08007e70  00008e70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007e74  08007e74  00008e74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  08007e78  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001554  20000074  08007eec  00009074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200015c8  08007eec  000095c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a45b  00000000  00000000  000090a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003e99  00000000  00000000  000234ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001678  00000000  00000000  00027398  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001157  00000000  00000000  00028a10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a64a  00000000  00000000  00029b67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b0bb  00000000  00000000  000541b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fd9cd  00000000  00000000  0006f26c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016cc39  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000064d0  00000000  00000000  0016cc7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  0017314c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007cfc 	.word	0x08007cfc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08007cfc 	.word	0x08007cfc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800059c:	b480      	push	{r7}
 800059e:	b085      	sub	sp, #20
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	60f8      	str	r0, [r7, #12]
 80005a4:	60b9      	str	r1, [r7, #8]
 80005a6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	4a07      	ldr	r2, [pc, #28]	@ (80005c8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005ac:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005ae:	68bb      	ldr	r3, [r7, #8]
 80005b0:	4a06      	ldr	r2, [pc, #24]	@ (80005cc <vApplicationGetIdleTaskMemory+0x30>)
 80005b2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	2280      	movs	r2, #128	@ 0x80
 80005b8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005ba:	bf00      	nop
 80005bc:	3714      	adds	r7, #20
 80005be:	46bd      	mov	sp, r7
 80005c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop
 80005c8:	20000094 	.word	0x20000094
 80005cc:	20000134 	.word	0x20000134

080005d0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80005d0:	b5b0      	push	{r4, r5, r7, lr}
 80005d2:	b088      	sub	sp, #32
 80005d4:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80005d6:	4b0a      	ldr	r3, [pc, #40]	@ (8000600 <MX_FREERTOS_Init+0x30>)
 80005d8:	1d3c      	adds	r4, r7, #4
 80005da:	461d      	mov	r5, r3
 80005dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005e0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005e4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80005e8:	1d3b      	adds	r3, r7, #4
 80005ea:	2100      	movs	r1, #0
 80005ec:	4618      	mov	r0, r3
 80005ee:	f004 fb26 	bl	8004c3e <osThreadCreate>
 80005f2:	4603      	mov	r3, r0
 80005f4:	4a03      	ldr	r2, [pc, #12]	@ (8000604 <MX_FREERTOS_Init+0x34>)
 80005f6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80005f8:	bf00      	nop
 80005fa:	3720      	adds	r7, #32
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bdb0      	pop	{r4, r5, r7, pc}
 8000600:	08007d20 	.word	0x08007d20
 8000604:	20000090 	.word	0x20000090

08000608 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b082      	sub	sp, #8
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000610:	2001      	movs	r0, #1
 8000612:	f004 fb60 	bl	8004cd6 <osDelay>
 8000616:	e7fb      	b.n	8000610 <StartDefaultTask+0x8>

08000618 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b08a      	sub	sp, #40	@ 0x28
 800061c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800061e:	f107 0314 	add.w	r3, r7, #20
 8000622:	2200      	movs	r2, #0
 8000624:	601a      	str	r2, [r3, #0]
 8000626:	605a      	str	r2, [r3, #4]
 8000628:	609a      	str	r2, [r3, #8]
 800062a:	60da      	str	r2, [r3, #12]
 800062c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800062e:	4b2b      	ldr	r3, [pc, #172]	@ (80006dc <MX_GPIO_Init+0xc4>)
 8000630:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000632:	4a2a      	ldr	r2, [pc, #168]	@ (80006dc <MX_GPIO_Init+0xc4>)
 8000634:	f043 0304 	orr.w	r3, r3, #4
 8000638:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800063a:	4b28      	ldr	r3, [pc, #160]	@ (80006dc <MX_GPIO_Init+0xc4>)
 800063c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800063e:	f003 0304 	and.w	r3, r3, #4
 8000642:	613b      	str	r3, [r7, #16]
 8000644:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000646:	4b25      	ldr	r3, [pc, #148]	@ (80006dc <MX_GPIO_Init+0xc4>)
 8000648:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800064a:	4a24      	ldr	r2, [pc, #144]	@ (80006dc <MX_GPIO_Init+0xc4>)
 800064c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000650:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000652:	4b22      	ldr	r3, [pc, #136]	@ (80006dc <MX_GPIO_Init+0xc4>)
 8000654:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000656:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800065a:	60fb      	str	r3, [r7, #12]
 800065c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800065e:	4b1f      	ldr	r3, [pc, #124]	@ (80006dc <MX_GPIO_Init+0xc4>)
 8000660:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000662:	4a1e      	ldr	r2, [pc, #120]	@ (80006dc <MX_GPIO_Init+0xc4>)
 8000664:	f043 0301 	orr.w	r3, r3, #1
 8000668:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800066a:	4b1c      	ldr	r3, [pc, #112]	@ (80006dc <MX_GPIO_Init+0xc4>)
 800066c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800066e:	f003 0301 	and.w	r3, r3, #1
 8000672:	60bb      	str	r3, [r7, #8]
 8000674:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000676:	4b19      	ldr	r3, [pc, #100]	@ (80006dc <MX_GPIO_Init+0xc4>)
 8000678:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800067a:	4a18      	ldr	r2, [pc, #96]	@ (80006dc <MX_GPIO_Init+0xc4>)
 800067c:	f043 0302 	orr.w	r3, r3, #2
 8000680:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000682:	4b16      	ldr	r3, [pc, #88]	@ (80006dc <MX_GPIO_Init+0xc4>)
 8000684:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000686:	f003 0302 	and.w	r3, r3, #2
 800068a:	607b      	str	r3, [r7, #4]
 800068c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800068e:	2200      	movs	r2, #0
 8000690:	2120      	movs	r1, #32
 8000692:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000696:	f001 f899 	bl	80017cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800069a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800069e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006a0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80006a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a6:	2300      	movs	r3, #0
 80006a8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80006aa:	f107 0314 	add.w	r3, r7, #20
 80006ae:	4619      	mov	r1, r3
 80006b0:	480b      	ldr	r0, [pc, #44]	@ (80006e0 <MX_GPIO_Init+0xc8>)
 80006b2:	f000 fee1 	bl	8001478 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80006b6:	2320      	movs	r3, #32
 80006b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006ba:	2301      	movs	r3, #1
 80006bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006be:	2300      	movs	r3, #0
 80006c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006c2:	2300      	movs	r3, #0
 80006c4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80006c6:	f107 0314 	add.w	r3, r7, #20
 80006ca:	4619      	mov	r1, r3
 80006cc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006d0:	f000 fed2 	bl	8001478 <HAL_GPIO_Init>

}
 80006d4:	bf00      	nop
 80006d6:	3728      	adds	r7, #40	@ 0x28
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}
 80006dc:	40021000 	.word	0x40021000
 80006e0:	48000800 	.word	0x48000800

080006e4 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int chr)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b082      	sub	sp, #8
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) &chr, 1, HAL_MAX_DELAY);
 80006ec:	1d39      	adds	r1, r7, #4
 80006ee:	f04f 33ff 	mov.w	r3, #4294967295
 80006f2:	2201      	movs	r2, #1
 80006f4:	4803      	ldr	r0, [pc, #12]	@ (8000704 <__io_putchar+0x20>)
 80006f6:	f002 fee7 	bl	80034c8 <HAL_UART_Transmit>
	return chr;
 80006fa:	687b      	ldr	r3, [r7, #4]
}
 80006fc:	4618      	mov	r0, r3
 80006fe:	3708      	adds	r7, #8
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}
 8000704:	200006e4 	.word	0x200006e4

08000708 <ShellTask>:

TaskHandle_t h_shell_task;

void ShellTask(void  * argument)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b082      	sub	sp, #8
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]

	shell_init();
 8000710:	f000 f96e 	bl	80009f0 <shell_init>
	shell_run();
 8000714:	f000 fa3a 	bl	8000b8c <shell_run>

}
 8000718:	bf00      	nop
 800071a:	3708      	adds	r7, #8
 800071c:	46bd      	mov	sp, r7
 800071e:	bd80      	pop	{r7, pc}

08000720 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b084      	sub	sp, #16
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2)
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	4a10      	ldr	r2, [pc, #64]	@ (8000770 <HAL_UART_RxCpltCallback+0x50>)
 800072e:	4293      	cmp	r3, r2
 8000730:	d119      	bne.n	8000766 <HAL_UART_RxCpltCallback+0x46>
    {
        BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000732:	2300      	movs	r3, #0
 8000734:	60fb      	str	r3, [r7, #12]


        xSemaphoreGiveFromISR(uartRxSemaphore, &xHigherPriorityTaskWoken);
 8000736:	4b0f      	ldr	r3, [pc, #60]	@ (8000774 <HAL_UART_RxCpltCallback+0x54>)
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	f107 020c 	add.w	r2, r7, #12
 800073e:	4611      	mov	r1, r2
 8000740:	4618      	mov	r0, r3
 8000742:	f004 fc55 	bl	8004ff0 <xQueueGiveFromISR>
        HAL_UART_Receive_IT(&huart2, &rxbuffer, 1);
 8000746:	2201      	movs	r2, #1
 8000748:	490b      	ldr	r1, [pc, #44]	@ (8000778 <HAL_UART_RxCpltCallback+0x58>)
 800074a:	480c      	ldr	r0, [pc, #48]	@ (800077c <HAL_UART_RxCpltCallback+0x5c>)
 800074c:	f002 ff46 	bl	80035dc <HAL_UART_Receive_IT>

        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000750:	68fb      	ldr	r3, [r7, #12]
 8000752:	2b00      	cmp	r3, #0
 8000754:	d007      	beq.n	8000766 <HAL_UART_RxCpltCallback+0x46>
 8000756:	4b0a      	ldr	r3, [pc, #40]	@ (8000780 <HAL_UART_RxCpltCallback+0x60>)
 8000758:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800075c:	601a      	str	r2, [r3, #0]
 800075e:	f3bf 8f4f 	dsb	sy
 8000762:	f3bf 8f6f 	isb	sy
    }
}
 8000766:	bf00      	nop
 8000768:	3710      	adds	r7, #16
 800076a:	46bd      	mov	sp, r7
 800076c:	bd80      	pop	{r7, pc}
 800076e:	bf00      	nop
 8000770:	40004400 	.word	0x40004400
 8000774:	20000338 	.word	0x20000338
 8000778:	20000334 	.word	0x20000334
 800077c:	200006e4 	.word	0x200006e4
 8000780:	e000ed04 	.word	0xe000ed04

08000784 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b082      	sub	sp, #8
 8000788:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800078a:	f000 fcaf 	bl	80010ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800078e:	f000 f85b 	bl	8000848 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000792:	f7ff ff41 	bl	8000618 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000796:	f000 fbeb 	bl	8000f70 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

	//*******QUESTION 4 ********
	printf("Test printf sur USART2 !\r\n");
 800079a:	4823      	ldr	r0, [pc, #140]	@ (8000828 <main+0xa4>)
 800079c:	f006 fb44 	bl	8006e28 <puts>

	if (xTaskCreate(ShellTask,"shell", 256, NULL,1, &h_shell_task)!=pdPASS)
 80007a0:	4b22      	ldr	r3, [pc, #136]	@ (800082c <main+0xa8>)
 80007a2:	9301      	str	r3, [sp, #4]
 80007a4:	2301      	movs	r3, #1
 80007a6:	9300      	str	r3, [sp, #0]
 80007a8:	2300      	movs	r3, #0
 80007aa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80007ae:	4920      	ldr	r1, [pc, #128]	@ (8000830 <main+0xac>)
 80007b0:	4820      	ldr	r0, [pc, #128]	@ (8000834 <main+0xb0>)
 80007b2:	f004 fe9d 	bl	80054f0 <xTaskCreate>
 80007b6:	4603      	mov	r3, r0
 80007b8:	2b01      	cmp	r3, #1
 80007ba:	d004      	beq.n	80007c6 <main+0x42>
	{
		printf("error creation task shell\r\n");
 80007bc:	481e      	ldr	r0, [pc, #120]	@ (8000838 <main+0xb4>)
 80007be:	f006 fb33 	bl	8006e28 <puts>
		Error_Handler();
 80007c2:	f000 f8a5 	bl	8000910 <Error_Handler>
	}


	uartRxSemaphore = xSemaphoreCreateBinary();
 80007c6:	2203      	movs	r2, #3
 80007c8:	2100      	movs	r1, #0
 80007ca:	2001      	movs	r0, #1
 80007cc:	f004 fbb6 	bl	8004f3c <xQueueGenericCreate>
 80007d0:	4603      	mov	r3, r0
 80007d2:	4a1a      	ldr	r2, [pc, #104]	@ (800083c <main+0xb8>)
 80007d4:	6013      	str	r3, [r2, #0]
	if (uartRxSemaphore == NULL)
 80007d6:	4b19      	ldr	r3, [pc, #100]	@ (800083c <main+0xb8>)
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d101      	bne.n	80007e2 <main+0x5e>
	{
	    Error_Handler();
 80007de:	f000 f897 	bl	8000910 <Error_Handler>
	}



	vTaskStartScheduler();
 80007e2:	f005 f80b 	bl	80057fc <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80007e6:	f7ff fef3 	bl	80005d0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80007ea:	f004 fa21 	bl	8004c30 <osKernelStart>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		//*******QUESTION 2 ********
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5, GPIO_PIN_SET);
 80007ee:	2201      	movs	r2, #1
 80007f0:	2120      	movs	r1, #32
 80007f2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007f6:	f000 ffe9 	bl	80017cc <HAL_GPIO_WritePin>
		HAL_Delay(1000);
 80007fa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80007fe:	f000 fcb5 	bl	800116c <HAL_Delay>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5, GPIO_PIN_RESET);
 8000802:	2200      	movs	r2, #0
 8000804:	2120      	movs	r1, #32
 8000806:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800080a:	f000 ffdf 	bl	80017cc <HAL_GPIO_WritePin>
		HAL_Delay(1000);
 800080e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000812:	f000 fcab 	bl	800116c <HAL_Delay>

		//*******QUESTION 3 ********

		HAL_UART_Transmit(&huart2, (uint8_t*)"Hello\r\n", 7, HAL_MAX_DELAY);
 8000816:	f04f 33ff 	mov.w	r3, #4294967295
 800081a:	2207      	movs	r2, #7
 800081c:	4908      	ldr	r1, [pc, #32]	@ (8000840 <main+0xbc>)
 800081e:	4809      	ldr	r0, [pc, #36]	@ (8000844 <main+0xc0>)
 8000820:	f002 fe52 	bl	80034c8 <HAL_UART_Transmit>
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5, GPIO_PIN_SET);
 8000824:	bf00      	nop
 8000826:	e7e2      	b.n	80007ee <main+0x6a>
 8000828:	08007d3c 	.word	0x08007d3c
 800082c:	2000033c 	.word	0x2000033c
 8000830:	08007d58 	.word	0x08007d58
 8000834:	08000709 	.word	0x08000709
 8000838:	08007d60 	.word	0x08007d60
 800083c:	20000338 	.word	0x20000338
 8000840:	08007d7c 	.word	0x08007d7c
 8000844:	200006e4 	.word	0x200006e4

08000848 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b096      	sub	sp, #88	@ 0x58
 800084c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800084e:	f107 0314 	add.w	r3, r7, #20
 8000852:	2244      	movs	r2, #68	@ 0x44
 8000854:	2100      	movs	r1, #0
 8000856:	4618      	mov	r0, r3
 8000858:	f006 fbfc 	bl	8007054 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800085c:	463b      	mov	r3, r7
 800085e:	2200      	movs	r2, #0
 8000860:	601a      	str	r2, [r3, #0]
 8000862:	605a      	str	r2, [r3, #4]
 8000864:	609a      	str	r2, [r3, #8]
 8000866:	60da      	str	r2, [r3, #12]
 8000868:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800086a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800086e:	f000 ffd3 	bl	8001818 <HAL_PWREx_ControlVoltageScaling>
 8000872:	4603      	mov	r3, r0
 8000874:	2b00      	cmp	r3, #0
 8000876:	d001      	beq.n	800087c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000878:	f000 f84a 	bl	8000910 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800087c:	2302      	movs	r3, #2
 800087e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000880:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000884:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000886:	2310      	movs	r3, #16
 8000888:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800088a:	2302      	movs	r3, #2
 800088c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800088e:	2302      	movs	r3, #2
 8000890:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000892:	2301      	movs	r3, #1
 8000894:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000896:	230a      	movs	r3, #10
 8000898:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800089a:	2307      	movs	r3, #7
 800089c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800089e:	2302      	movs	r3, #2
 80008a0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80008a2:	2302      	movs	r3, #2
 80008a4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008a6:	f107 0314 	add.w	r3, r7, #20
 80008aa:	4618      	mov	r0, r3
 80008ac:	f001 f80a 	bl	80018c4 <HAL_RCC_OscConfig>
 80008b0:	4603      	mov	r3, r0
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d001      	beq.n	80008ba <SystemClock_Config+0x72>
  {
    Error_Handler();
 80008b6:	f000 f82b 	bl	8000910 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008ba:	230f      	movs	r3, #15
 80008bc:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008be:	2303      	movs	r3, #3
 80008c0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008c2:	2300      	movs	r3, #0
 80008c4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008c6:	2300      	movs	r3, #0
 80008c8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008ca:	2300      	movs	r3, #0
 80008cc:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80008ce:	463b      	mov	r3, r7
 80008d0:	2104      	movs	r1, #4
 80008d2:	4618      	mov	r0, r3
 80008d4:	f001 fbd2 	bl	800207c <HAL_RCC_ClockConfig>
 80008d8:	4603      	mov	r3, r0
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d001      	beq.n	80008e2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80008de:	f000 f817 	bl	8000910 <Error_Handler>
  }
}
 80008e2:	bf00      	nop
 80008e4:	3758      	adds	r7, #88	@ 0x58
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}
	...

080008ec <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b082      	sub	sp, #8
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	4a04      	ldr	r2, [pc, #16]	@ (800090c <HAL_TIM_PeriodElapsedCallback+0x20>)
 80008fa:	4293      	cmp	r3, r2
 80008fc:	d101      	bne.n	8000902 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80008fe:	f000 fc15 	bl	800112c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000902:	bf00      	nop
 8000904:	3708      	adds	r7, #8
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}
 800090a:	bf00      	nop
 800090c:	40001400 	.word	0x40001400

08000910 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000910:	b480      	push	{r7}
 8000912:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000914:	b672      	cpsid	i
}
 8000916:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000918:	bf00      	nop
 800091a:	e7fd      	b.n	8000918 <Error_Handler+0x8>

0800091c <uart_read>:
static int shell_func_list_size = 0;
static shell_func_t shell_func_list[SHELL_FUNC_LIST_MAX_SIZE];

static char print_buffer[BUFFER_SIZE];

static char uart_read() {
 800091c:	b580      	push	{r7, lr}
 800091e:	af00      	add	r7, sp, #0
	//char c;

	HAL_UART_Receive_IT(&huart2, &rxbuffer, 1);
 8000920:	2201      	movs	r2, #1
 8000922:	4907      	ldr	r1, [pc, #28]	@ (8000940 <uart_read+0x24>)
 8000924:	4807      	ldr	r0, [pc, #28]	@ (8000944 <uart_read+0x28>)
 8000926:	f002 fe59 	bl	80035dc <HAL_UART_Receive_IT>
    xSemaphoreTake(uartRxSemaphore, HAL_MAX_DELAY);
 800092a:	4b07      	ldr	r3, [pc, #28]	@ (8000948 <uart_read+0x2c>)
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	f04f 31ff 	mov.w	r1, #4294967295
 8000932:	4618      	mov	r0, r3
 8000934:	f004 fbec 	bl	8005110 <xQueueSemaphoreTake>

	return (char)rxbuffer;
 8000938:	4b01      	ldr	r3, [pc, #4]	@ (8000940 <uart_read+0x24>)
 800093a:	781b      	ldrb	r3, [r3, #0]
}
 800093c:	4618      	mov	r0, r3
 800093e:	bd80      	pop	{r7, pc}
 8000940:	20000334 	.word	0x20000334
 8000944:	200006e4 	.word	0x200006e4
 8000948:	20000338 	.word	0x20000338

0800094c <uart_write>:

static int uart_write(char * s, uint16_t size) {
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
 8000954:	460b      	mov	r3, r1
 8000956:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&UART_DEVICE, (uint8_t*)s, size, HAL_MAX_DELAY);
 8000958:	887a      	ldrh	r2, [r7, #2]
 800095a:	f04f 33ff 	mov.w	r3, #4294967295
 800095e:	6879      	ldr	r1, [r7, #4]
 8000960:	4803      	ldr	r0, [pc, #12]	@ (8000970 <uart_write+0x24>)
 8000962:	f002 fdb1 	bl	80034c8 <HAL_UART_Transmit>
	return size;
 8000966:	887b      	ldrh	r3, [r7, #2]
}
 8000968:	4618      	mov	r0, r3
 800096a:	3708      	adds	r7, #8
 800096c:	46bd      	mov	sp, r7
 800096e:	bd80      	pop	{r7, pc}
 8000970:	200006e4 	.word	0x200006e4

08000974 <sh_help>:

static int sh_help(int argc, char ** argv) {
 8000974:	b580      	push	{r7, lr}
 8000976:	b086      	sub	sp, #24
 8000978:	af02      	add	r7, sp, #8
 800097a:	6078      	str	r0, [r7, #4]
 800097c:	6039      	str	r1, [r7, #0]
	int i;
	for(i = 0 ; i < shell_func_list_size ; i++) {
 800097e:	2300      	movs	r3, #0
 8000980:	60fb      	str	r3, [r7, #12]
 8000982:	e022      	b.n	80009ca <sh_help+0x56>
		int size;
		size = snprintf (print_buffer, BUFFER_SIZE, "%c: %s\r\n", shell_func_list[i].c, shell_func_list[i].description);
 8000984:	4916      	ldr	r1, [pc, #88]	@ (80009e0 <sh_help+0x6c>)
 8000986:	68fa      	ldr	r2, [r7, #12]
 8000988:	4613      	mov	r3, r2
 800098a:	005b      	lsls	r3, r3, #1
 800098c:	4413      	add	r3, r2
 800098e:	009b      	lsls	r3, r3, #2
 8000990:	440b      	add	r3, r1
 8000992:	781b      	ldrb	r3, [r3, #0]
 8000994:	4618      	mov	r0, r3
 8000996:	4912      	ldr	r1, [pc, #72]	@ (80009e0 <sh_help+0x6c>)
 8000998:	68fa      	ldr	r2, [r7, #12]
 800099a:	4613      	mov	r3, r2
 800099c:	005b      	lsls	r3, r3, #1
 800099e:	4413      	add	r3, r2
 80009a0:	009b      	lsls	r3, r3, #2
 80009a2:	440b      	add	r3, r1
 80009a4:	3308      	adds	r3, #8
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	9300      	str	r3, [sp, #0]
 80009aa:	4603      	mov	r3, r0
 80009ac:	4a0d      	ldr	r2, [pc, #52]	@ (80009e4 <sh_help+0x70>)
 80009ae:	2128      	movs	r1, #40	@ 0x28
 80009b0:	480d      	ldr	r0, [pc, #52]	@ (80009e8 <sh_help+0x74>)
 80009b2:	f006 fa41 	bl	8006e38 <sniprintf>
 80009b6:	60b8      	str	r0, [r7, #8]
		uart_write(print_buffer, size);
 80009b8:	68bb      	ldr	r3, [r7, #8]
 80009ba:	b29b      	uxth	r3, r3
 80009bc:	4619      	mov	r1, r3
 80009be:	480a      	ldr	r0, [pc, #40]	@ (80009e8 <sh_help+0x74>)
 80009c0:	f7ff ffc4 	bl	800094c <uart_write>
	for(i = 0 ; i < shell_func_list_size ; i++) {
 80009c4:	68fb      	ldr	r3, [r7, #12]
 80009c6:	3301      	adds	r3, #1
 80009c8:	60fb      	str	r3, [r7, #12]
 80009ca:	4b08      	ldr	r3, [pc, #32]	@ (80009ec <sh_help+0x78>)
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	68fa      	ldr	r2, [r7, #12]
 80009d0:	429a      	cmp	r2, r3
 80009d2:	dbd7      	blt.n	8000984 <sh_help+0x10>
	}

	return 0;
 80009d4:	2300      	movs	r3, #0
}
 80009d6:	4618      	mov	r0, r3
 80009d8:	3710      	adds	r7, #16
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	20000344 	.word	0x20000344
 80009e4:	08007d84 	.word	0x08007d84
 80009e8:	20000644 	.word	0x20000644
 80009ec:	20000340 	.word	0x20000340

080009f0 <shell_init>:

void shell_init() {
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b082      	sub	sp, #8
 80009f4:	af00      	add	r7, sp, #0
	int size = 0;
 80009f6:	2300      	movs	r3, #0
 80009f8:	607b      	str	r3, [r7, #4]

	size = snprintf (print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 80009fa:	4a0a      	ldr	r2, [pc, #40]	@ (8000a24 <shell_init+0x34>)
 80009fc:	2128      	movs	r1, #40	@ 0x28
 80009fe:	480a      	ldr	r0, [pc, #40]	@ (8000a28 <shell_init+0x38>)
 8000a00:	f006 fa1a 	bl	8006e38 <sniprintf>
 8000a04:	6078      	str	r0, [r7, #4]
	uart_write(print_buffer, size);
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	b29b      	uxth	r3, r3
 8000a0a:	4619      	mov	r1, r3
 8000a0c:	4806      	ldr	r0, [pc, #24]	@ (8000a28 <shell_init+0x38>)
 8000a0e:	f7ff ff9d 	bl	800094c <uart_write>

	shell_add('h', sh_help, "Help");
 8000a12:	4a06      	ldr	r2, [pc, #24]	@ (8000a2c <shell_init+0x3c>)
 8000a14:	4906      	ldr	r1, [pc, #24]	@ (8000a30 <shell_init+0x40>)
 8000a16:	2068      	movs	r0, #104	@ 0x68
 8000a18:	f000 f80c 	bl	8000a34 <shell_add>
}
 8000a1c:	bf00      	nop
 8000a1e:	3708      	adds	r7, #8
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	08007d90 	.word	0x08007d90
 8000a28:	20000644 	.word	0x20000644
 8000a2c:	08007db8 	.word	0x08007db8
 8000a30:	08000975 	.word	0x08000975

08000a34 <shell_add>:

int shell_add(char c, int (* pfunc)(int argc, char ** argv), char * description) {
 8000a34:	b480      	push	{r7}
 8000a36:	b085      	sub	sp, #20
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	60b9      	str	r1, [r7, #8]
 8000a3e:	607a      	str	r2, [r7, #4]
 8000a40:	73fb      	strb	r3, [r7, #15]
	if (shell_func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 8000a42:	4b19      	ldr	r3, [pc, #100]	@ (8000aa8 <shell_add+0x74>)
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	2b3f      	cmp	r3, #63	@ 0x3f
 8000a48:	dc26      	bgt.n	8000a98 <shell_add+0x64>
		shell_func_list[shell_func_list_size].c = c;
 8000a4a:	4b17      	ldr	r3, [pc, #92]	@ (8000aa8 <shell_add+0x74>)
 8000a4c:	681a      	ldr	r2, [r3, #0]
 8000a4e:	4917      	ldr	r1, [pc, #92]	@ (8000aac <shell_add+0x78>)
 8000a50:	4613      	mov	r3, r2
 8000a52:	005b      	lsls	r3, r3, #1
 8000a54:	4413      	add	r3, r2
 8000a56:	009b      	lsls	r3, r3, #2
 8000a58:	440b      	add	r3, r1
 8000a5a:	7bfa      	ldrb	r2, [r7, #15]
 8000a5c:	701a      	strb	r2, [r3, #0]
		shell_func_list[shell_func_list_size].func = pfunc;
 8000a5e:	4b12      	ldr	r3, [pc, #72]	@ (8000aa8 <shell_add+0x74>)
 8000a60:	681a      	ldr	r2, [r3, #0]
 8000a62:	4912      	ldr	r1, [pc, #72]	@ (8000aac <shell_add+0x78>)
 8000a64:	4613      	mov	r3, r2
 8000a66:	005b      	lsls	r3, r3, #1
 8000a68:	4413      	add	r3, r2
 8000a6a:	009b      	lsls	r3, r3, #2
 8000a6c:	440b      	add	r3, r1
 8000a6e:	3304      	adds	r3, #4
 8000a70:	68ba      	ldr	r2, [r7, #8]
 8000a72:	601a      	str	r2, [r3, #0]
		shell_func_list[shell_func_list_size].description = description;
 8000a74:	4b0c      	ldr	r3, [pc, #48]	@ (8000aa8 <shell_add+0x74>)
 8000a76:	681a      	ldr	r2, [r3, #0]
 8000a78:	490c      	ldr	r1, [pc, #48]	@ (8000aac <shell_add+0x78>)
 8000a7a:	4613      	mov	r3, r2
 8000a7c:	005b      	lsls	r3, r3, #1
 8000a7e:	4413      	add	r3, r2
 8000a80:	009b      	lsls	r3, r3, #2
 8000a82:	440b      	add	r3, r1
 8000a84:	3308      	adds	r3, #8
 8000a86:	687a      	ldr	r2, [r7, #4]
 8000a88:	601a      	str	r2, [r3, #0]
		shell_func_list_size++;
 8000a8a:	4b07      	ldr	r3, [pc, #28]	@ (8000aa8 <shell_add+0x74>)
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	3301      	adds	r3, #1
 8000a90:	4a05      	ldr	r2, [pc, #20]	@ (8000aa8 <shell_add+0x74>)
 8000a92:	6013      	str	r3, [r2, #0]
		return 0;
 8000a94:	2300      	movs	r3, #0
 8000a96:	e001      	b.n	8000a9c <shell_add+0x68>
	}

	return -1;
 8000a98:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	3714      	adds	r7, #20
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa6:	4770      	bx	lr
 8000aa8:	20000340 	.word	0x20000340
 8000aac:	20000344 	.word	0x20000344

08000ab0 <shell_exec>:

static int shell_exec(char * buf) {
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b090      	sub	sp, #64	@ 0x40
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
	int i;

	char c = buf[0];
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	781b      	ldrb	r3, [r3, #0]
 8000abc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < shell_func_list_size ; i++) {
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000ac4:	e040      	b.n	8000b48 <shell_exec+0x98>
		if (shell_func_list[i].c == c) {
 8000ac6:	492d      	ldr	r1, [pc, #180]	@ (8000b7c <shell_exec+0xcc>)
 8000ac8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000aca:	4613      	mov	r3, r2
 8000acc:	005b      	lsls	r3, r3, #1
 8000ace:	4413      	add	r3, r2
 8000ad0:	009b      	lsls	r3, r3, #2
 8000ad2:	440b      	add	r3, r1
 8000ad4:	781b      	ldrb	r3, [r3, #0]
 8000ad6:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8000ada:	429a      	cmp	r2, r3
 8000adc:	d131      	bne.n	8000b42 <shell_exec+0x92>
			argc = 1;
 8000ade:	2301      	movs	r3, #1
 8000ae0:	63bb      	str	r3, [r7, #56]	@ 0x38
			argv[0] = buf;
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	637b      	str	r3, [r7, #52]	@ 0x34
 8000aea:	e013      	b.n	8000b14 <shell_exec+0x64>
				if(*p == ' ') {
 8000aec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000aee:	781b      	ldrb	r3, [r3, #0]
 8000af0:	2b20      	cmp	r3, #32
 8000af2:	d10c      	bne.n	8000b0e <shell_exec+0x5e>
					*p = '\0';
 8000af4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000af6:	2200      	movs	r2, #0
 8000af8:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 8000afa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000afc:	1c5a      	adds	r2, r3, #1
 8000afe:	63ba      	str	r2, [r7, #56]	@ 0x38
 8000b00:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000b02:	3201      	adds	r2, #1
 8000b04:	009b      	lsls	r3, r3, #2
 8000b06:	3340      	adds	r3, #64	@ 0x40
 8000b08:	443b      	add	r3, r7
 8000b0a:	f843 2c34 	str.w	r2, [r3, #-52]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 8000b0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b10:	3301      	adds	r3, #1
 8000b12:	637b      	str	r3, [r7, #52]	@ 0x34
 8000b14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b16:	781b      	ldrb	r3, [r3, #0]
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d002      	beq.n	8000b22 <shell_exec+0x72>
 8000b1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000b1e:	2b07      	cmp	r3, #7
 8000b20:	dde4      	ble.n	8000aec <shell_exec+0x3c>
				}
			}

			return shell_func_list[i].func(argc, argv);
 8000b22:	4916      	ldr	r1, [pc, #88]	@ (8000b7c <shell_exec+0xcc>)
 8000b24:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000b26:	4613      	mov	r3, r2
 8000b28:	005b      	lsls	r3, r3, #1
 8000b2a:	4413      	add	r3, r2
 8000b2c:	009b      	lsls	r3, r3, #2
 8000b2e:	440b      	add	r3, r1
 8000b30:	3304      	adds	r3, #4
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	f107 020c 	add.w	r2, r7, #12
 8000b38:	4611      	mov	r1, r2
 8000b3a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8000b3c:	4798      	blx	r3
 8000b3e:	4603      	mov	r3, r0
 8000b40:	e017      	b.n	8000b72 <shell_exec+0xc2>
	for(i = 0 ; i < shell_func_list_size ; i++) {
 8000b42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000b44:	3301      	adds	r3, #1
 8000b46:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000b48:	4b0d      	ldr	r3, [pc, #52]	@ (8000b80 <shell_exec+0xd0>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000b4e:	429a      	cmp	r2, r3
 8000b50:	dbb9      	blt.n	8000ac6 <shell_exec+0x16>
		}
	}

	int size;
	size = snprintf (print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 8000b52:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000b56:	4a0b      	ldr	r2, [pc, #44]	@ (8000b84 <shell_exec+0xd4>)
 8000b58:	2128      	movs	r1, #40	@ 0x28
 8000b5a:	480b      	ldr	r0, [pc, #44]	@ (8000b88 <shell_exec+0xd8>)
 8000b5c:	f006 f96c 	bl	8006e38 <sniprintf>
 8000b60:	62f8      	str	r0, [r7, #44]	@ 0x2c
	uart_write(print_buffer, size);
 8000b62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b64:	b29b      	uxth	r3, r3
 8000b66:	4619      	mov	r1, r3
 8000b68:	4807      	ldr	r0, [pc, #28]	@ (8000b88 <shell_exec+0xd8>)
 8000b6a:	f7ff feef 	bl	800094c <uart_write>
	return -1;
 8000b6e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b72:	4618      	mov	r0, r3
 8000b74:	3740      	adds	r7, #64	@ 0x40
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop
 8000b7c:	20000344 	.word	0x20000344
 8000b80:	20000340 	.word	0x20000340
 8000b84:	08007dc0 	.word	0x08007dc0
 8000b88:	20000644 	.word	0x20000644

08000b8c <shell_run>:

static char backspace[] = "\b \b";
static char prompt[] = "> ";

int shell_run() {
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b084      	sub	sp, #16
 8000b90:	af00      	add	r7, sp, #0
	int reading = 0;
 8000b92:	2300      	movs	r3, #0
 8000b94:	60fb      	str	r3, [r7, #12]
	int pos = 0;
 8000b96:	2300      	movs	r3, #0
 8000b98:	60bb      	str	r3, [r7, #8]

	static char cmd_buffer[BUFFER_SIZE];

	while (1) {
		uart_write(prompt, 2);
 8000b9a:	2102      	movs	r1, #2
 8000b9c:	482a      	ldr	r0, [pc, #168]	@ (8000c48 <shell_run+0xbc>)
 8000b9e:	f7ff fed5 	bl	800094c <uart_write>
		reading = 1;
 8000ba2:	2301      	movs	r3, #1
 8000ba4:	60fb      	str	r3, [r7, #12]

		while(reading) {
 8000ba6:	e047      	b.n	8000c38 <shell_run+0xac>
			char c = uart_read();
 8000ba8:	f7ff feb8 	bl	800091c <uart_read>
 8000bac:	4603      	mov	r3, r0
 8000bae:	70fb      	strb	r3, [r7, #3]
			int size;

			switch (c) {
 8000bb0:	78fb      	ldrb	r3, [r7, #3]
 8000bb2:	2b08      	cmp	r3, #8
 8000bb4:	d025      	beq.n	8000c02 <shell_run+0x76>
 8000bb6:	2b0d      	cmp	r3, #13
 8000bb8:	d12e      	bne.n	8000c18 <shell_run+0x8c>
			//process RETURN key
			case '\r':
				//case '\n':
				size = snprintf (print_buffer, BUFFER_SIZE, "\r\n");
 8000bba:	4a24      	ldr	r2, [pc, #144]	@ (8000c4c <shell_run+0xc0>)
 8000bbc:	2128      	movs	r1, #40	@ 0x28
 8000bbe:	4824      	ldr	r0, [pc, #144]	@ (8000c50 <shell_run+0xc4>)
 8000bc0:	f006 f93a 	bl	8006e38 <sniprintf>
 8000bc4:	6078      	str	r0, [r7, #4]
				uart_write(print_buffer, size);
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	b29b      	uxth	r3, r3
 8000bca:	4619      	mov	r1, r3
 8000bcc:	4820      	ldr	r0, [pc, #128]	@ (8000c50 <shell_run+0xc4>)
 8000bce:	f7ff febd 	bl	800094c <uart_write>
				cmd_buffer[pos++] = 0;     //add \0 char at end of string
 8000bd2:	68bb      	ldr	r3, [r7, #8]
 8000bd4:	1c5a      	adds	r2, r3, #1
 8000bd6:	60ba      	str	r2, [r7, #8]
 8000bd8:	4a1e      	ldr	r2, [pc, #120]	@ (8000c54 <shell_run+0xc8>)
 8000bda:	2100      	movs	r1, #0
 8000bdc:	54d1      	strb	r1, [r2, r3]
				size = snprintf (print_buffer, BUFFER_SIZE, ":%s\r\n", cmd_buffer);
 8000bde:	4b1d      	ldr	r3, [pc, #116]	@ (8000c54 <shell_run+0xc8>)
 8000be0:	4a1d      	ldr	r2, [pc, #116]	@ (8000c58 <shell_run+0xcc>)
 8000be2:	2128      	movs	r1, #40	@ 0x28
 8000be4:	481a      	ldr	r0, [pc, #104]	@ (8000c50 <shell_run+0xc4>)
 8000be6:	f006 f927 	bl	8006e38 <sniprintf>
 8000bea:	6078      	str	r0, [r7, #4]
				uart_write(print_buffer, size);
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	b29b      	uxth	r3, r3
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	4817      	ldr	r0, [pc, #92]	@ (8000c50 <shell_run+0xc4>)
 8000bf4:	f7ff feaa 	bl	800094c <uart_write>
				reading = 0;        //exit read loop
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	60fb      	str	r3, [r7, #12]
				pos = 0;            //reset buffer
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	60bb      	str	r3, [r7, #8]
				break;
 8000c00:	e01a      	b.n	8000c38 <shell_run+0xac>
				//backspace
			case '\b':
				if (pos > 0) {      //is there a char to delete?
 8000c02:	68bb      	ldr	r3, [r7, #8]
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	dd16      	ble.n	8000c36 <shell_run+0xaa>
					pos--;          //remove it in buffer
 8000c08:	68bb      	ldr	r3, [r7, #8]
 8000c0a:	3b01      	subs	r3, #1
 8000c0c:	60bb      	str	r3, [r7, #8]

					uart_write(backspace, 3);	// delete the char on the terminal
 8000c0e:	2103      	movs	r1, #3
 8000c10:	4812      	ldr	r0, [pc, #72]	@ (8000c5c <shell_run+0xd0>)
 8000c12:	f7ff fe9b 	bl	800094c <uart_write>
				}
				break;
 8000c16:	e00e      	b.n	8000c36 <shell_run+0xaa>
				//other characters
			default:
				//only store characters if buffer has space
				if (pos < BUFFER_SIZE) {
 8000c18:	68bb      	ldr	r3, [r7, #8]
 8000c1a:	2b27      	cmp	r3, #39	@ 0x27
 8000c1c:	dc0c      	bgt.n	8000c38 <shell_run+0xac>
					uart_write(&c, 1);
 8000c1e:	1cfb      	adds	r3, r7, #3
 8000c20:	2101      	movs	r1, #1
 8000c22:	4618      	mov	r0, r3
 8000c24:	f7ff fe92 	bl	800094c <uart_write>
					cmd_buffer[pos++] = c; //store
 8000c28:	68bb      	ldr	r3, [r7, #8]
 8000c2a:	1c5a      	adds	r2, r3, #1
 8000c2c:	60ba      	str	r2, [r7, #8]
 8000c2e:	78f9      	ldrb	r1, [r7, #3]
 8000c30:	4a08      	ldr	r2, [pc, #32]	@ (8000c54 <shell_run+0xc8>)
 8000c32:	54d1      	strb	r1, [r2, r3]
 8000c34:	e000      	b.n	8000c38 <shell_run+0xac>
				break;
 8000c36:	bf00      	nop
		while(reading) {
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d1b4      	bne.n	8000ba8 <shell_run+0x1c>
				}
			}
		}
		shell_exec(cmd_buffer);
 8000c3e:	4805      	ldr	r0, [pc, #20]	@ (8000c54 <shell_run+0xc8>)
 8000c40:	f7ff ff36 	bl	8000ab0 <shell_exec>
		uart_write(prompt, 2);
 8000c44:	e7a9      	b.n	8000b9a <shell_run+0xe>
 8000c46:	bf00      	nop
 8000c48:	20000004 	.word	0x20000004
 8000c4c:	08007dd8 	.word	0x08007dd8
 8000c50:	20000644 	.word	0x20000644
 8000c54:	2000066c 	.word	0x2000066c
 8000c58:	08007ddc 	.word	0x08007ddc
 8000c5c:	20000000 	.word	0x20000000

08000c60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b082      	sub	sp, #8
 8000c64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c66:	4b11      	ldr	r3, [pc, #68]	@ (8000cac <HAL_MspInit+0x4c>)
 8000c68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c6a:	4a10      	ldr	r2, [pc, #64]	@ (8000cac <HAL_MspInit+0x4c>)
 8000c6c:	f043 0301 	orr.w	r3, r3, #1
 8000c70:	6613      	str	r3, [r2, #96]	@ 0x60
 8000c72:	4b0e      	ldr	r3, [pc, #56]	@ (8000cac <HAL_MspInit+0x4c>)
 8000c74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c76:	f003 0301 	and.w	r3, r3, #1
 8000c7a:	607b      	str	r3, [r7, #4]
 8000c7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c7e:	4b0b      	ldr	r3, [pc, #44]	@ (8000cac <HAL_MspInit+0x4c>)
 8000c80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c82:	4a0a      	ldr	r2, [pc, #40]	@ (8000cac <HAL_MspInit+0x4c>)
 8000c84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c88:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c8a:	4b08      	ldr	r3, [pc, #32]	@ (8000cac <HAL_MspInit+0x4c>)
 8000c8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c92:	603b      	str	r3, [r7, #0]
 8000c94:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000c96:	2200      	movs	r2, #0
 8000c98:	210f      	movs	r1, #15
 8000c9a:	f06f 0001 	mvn.w	r0, #1
 8000c9e:	f000 fb41 	bl	8001324 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ca2:	bf00      	nop
 8000ca4:	3708      	adds	r7, #8
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}
 8000caa:	bf00      	nop
 8000cac:	40021000 	.word	0x40021000

08000cb0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b08e      	sub	sp, #56	@ 0x38
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8000cbe:	4b34      	ldr	r3, [pc, #208]	@ (8000d90 <HAL_InitTick+0xe0>)
 8000cc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cc2:	4a33      	ldr	r2, [pc, #204]	@ (8000d90 <HAL_InitTick+0xe0>)
 8000cc4:	f043 0320 	orr.w	r3, r3, #32
 8000cc8:	6593      	str	r3, [r2, #88]	@ 0x58
 8000cca:	4b31      	ldr	r3, [pc, #196]	@ (8000d90 <HAL_InitTick+0xe0>)
 8000ccc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cce:	f003 0320 	and.w	r3, r3, #32
 8000cd2:	60fb      	str	r3, [r7, #12]
 8000cd4:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000cd6:	f107 0210 	add.w	r2, r7, #16
 8000cda:	f107 0314 	add.w	r3, r7, #20
 8000cde:	4611      	mov	r1, r2
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	f001 fb8f 	bl	8002404 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000ce6:	6a3b      	ldr	r3, [r7, #32]
 8000ce8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000cea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d103      	bne.n	8000cf8 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000cf0:	f001 fb5c 	bl	80023ac <HAL_RCC_GetPCLK1Freq>
 8000cf4:	6378      	str	r0, [r7, #52]	@ 0x34
 8000cf6:	e004      	b.n	8000d02 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000cf8:	f001 fb58 	bl	80023ac <HAL_RCC_GetPCLK1Freq>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	005b      	lsls	r3, r3, #1
 8000d00:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000d02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d04:	4a23      	ldr	r2, [pc, #140]	@ (8000d94 <HAL_InitTick+0xe4>)
 8000d06:	fba2 2303 	umull	r2, r3, r2, r3
 8000d0a:	0c9b      	lsrs	r3, r3, #18
 8000d0c:	3b01      	subs	r3, #1
 8000d0e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8000d10:	4b21      	ldr	r3, [pc, #132]	@ (8000d98 <HAL_InitTick+0xe8>)
 8000d12:	4a22      	ldr	r2, [pc, #136]	@ (8000d9c <HAL_InitTick+0xec>)
 8000d14:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8000d16:	4b20      	ldr	r3, [pc, #128]	@ (8000d98 <HAL_InitTick+0xe8>)
 8000d18:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000d1c:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8000d1e:	4a1e      	ldr	r2, [pc, #120]	@ (8000d98 <HAL_InitTick+0xe8>)
 8000d20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d22:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8000d24:	4b1c      	ldr	r3, [pc, #112]	@ (8000d98 <HAL_InitTick+0xe8>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d2a:	4b1b      	ldr	r3, [pc, #108]	@ (8000d98 <HAL_InitTick+0xe8>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d30:	4b19      	ldr	r3, [pc, #100]	@ (8000d98 <HAL_InitTick+0xe8>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 8000d36:	4818      	ldr	r0, [pc, #96]	@ (8000d98 <HAL_InitTick+0xe8>)
 8000d38:	f002 f8b2 	bl	8002ea0 <HAL_TIM_Base_Init>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000d42:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d11b      	bne.n	8000d82 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 8000d4a:	4813      	ldr	r0, [pc, #76]	@ (8000d98 <HAL_InitTick+0xe8>)
 8000d4c:	f002 f90a 	bl	8002f64 <HAL_TIM_Base_Start_IT>
 8000d50:	4603      	mov	r3, r0
 8000d52:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000d56:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d111      	bne.n	8000d82 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8000d5e:	2037      	movs	r0, #55	@ 0x37
 8000d60:	f000 fafc 	bl	800135c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	2b0f      	cmp	r3, #15
 8000d68:	d808      	bhi.n	8000d7c <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	6879      	ldr	r1, [r7, #4]
 8000d6e:	2037      	movs	r0, #55	@ 0x37
 8000d70:	f000 fad8 	bl	8001324 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d74:	4a0a      	ldr	r2, [pc, #40]	@ (8000da0 <HAL_InitTick+0xf0>)
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	6013      	str	r3, [r2, #0]
 8000d7a:	e002      	b.n	8000d82 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8000d7c:	2301      	movs	r3, #1
 8000d7e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000d82:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000d86:	4618      	mov	r0, r3
 8000d88:	3738      	adds	r7, #56	@ 0x38
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	40021000 	.word	0x40021000
 8000d94:	431bde83 	.word	0x431bde83
 8000d98:	20000694 	.word	0x20000694
 8000d9c:	40001400 	.word	0x40001400
 8000da0:	2000000c 	.word	0x2000000c

08000da4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000da4:	b480      	push	{r7}
 8000da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000da8:	bf00      	nop
 8000daa:	e7fd      	b.n	8000da8 <NMI_Handler+0x4>

08000dac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dac:	b480      	push	{r7}
 8000dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000db0:	bf00      	nop
 8000db2:	e7fd      	b.n	8000db0 <HardFault_Handler+0x4>

08000db4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000db4:	b480      	push	{r7}
 8000db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000db8:	bf00      	nop
 8000dba:	e7fd      	b.n	8000db8 <MemManage_Handler+0x4>

08000dbc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000dc0:	bf00      	nop
 8000dc2:	e7fd      	b.n	8000dc0 <BusFault_Handler+0x4>

08000dc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000dc8:	bf00      	nop
 8000dca:	e7fd      	b.n	8000dc8 <UsageFault_Handler+0x4>

08000dcc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000dd0:	bf00      	nop
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd8:	4770      	bx	lr
	...

08000ddc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000de0:	4802      	ldr	r0, [pc, #8]	@ (8000dec <USART2_IRQHandler+0x10>)
 8000de2:	f002 fc47 	bl	8003674 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000de6:	bf00      	nop
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop
 8000dec:	200006e4 	.word	0x200006e4

08000df0 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8000df4:	4802      	ldr	r0, [pc, #8]	@ (8000e00 <TIM7_IRQHandler+0x10>)
 8000df6:	f002 f925 	bl	8003044 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8000dfa:	bf00      	nop
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	20000694 	.word	0x20000694

08000e04 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b086      	sub	sp, #24
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	60f8      	str	r0, [r7, #12]
 8000e0c:	60b9      	str	r1, [r7, #8]
 8000e0e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e10:	2300      	movs	r3, #0
 8000e12:	617b      	str	r3, [r7, #20]
 8000e14:	e00a      	b.n	8000e2c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e16:	f3af 8000 	nop.w
 8000e1a:	4601      	mov	r1, r0
 8000e1c:	68bb      	ldr	r3, [r7, #8]
 8000e1e:	1c5a      	adds	r2, r3, #1
 8000e20:	60ba      	str	r2, [r7, #8]
 8000e22:	b2ca      	uxtb	r2, r1
 8000e24:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e26:	697b      	ldr	r3, [r7, #20]
 8000e28:	3301      	adds	r3, #1
 8000e2a:	617b      	str	r3, [r7, #20]
 8000e2c:	697a      	ldr	r2, [r7, #20]
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	429a      	cmp	r2, r3
 8000e32:	dbf0      	blt.n	8000e16 <_read+0x12>
  }

  return len;
 8000e34:	687b      	ldr	r3, [r7, #4]
}
 8000e36:	4618      	mov	r0, r3
 8000e38:	3718      	adds	r7, #24
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}

08000e3e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000e3e:	b580      	push	{r7, lr}
 8000e40:	b086      	sub	sp, #24
 8000e42:	af00      	add	r7, sp, #0
 8000e44:	60f8      	str	r0, [r7, #12]
 8000e46:	60b9      	str	r1, [r7, #8]
 8000e48:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	617b      	str	r3, [r7, #20]
 8000e4e:	e009      	b.n	8000e64 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000e50:	68bb      	ldr	r3, [r7, #8]
 8000e52:	1c5a      	adds	r2, r3, #1
 8000e54:	60ba      	str	r2, [r7, #8]
 8000e56:	781b      	ldrb	r3, [r3, #0]
 8000e58:	4618      	mov	r0, r3
 8000e5a:	f7ff fc43 	bl	80006e4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e5e:	697b      	ldr	r3, [r7, #20]
 8000e60:	3301      	adds	r3, #1
 8000e62:	617b      	str	r3, [r7, #20]
 8000e64:	697a      	ldr	r2, [r7, #20]
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	429a      	cmp	r2, r3
 8000e6a:	dbf1      	blt.n	8000e50 <_write+0x12>
  }
  return len;
 8000e6c:	687b      	ldr	r3, [r7, #4]
}
 8000e6e:	4618      	mov	r0, r3
 8000e70:	3718      	adds	r7, #24
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}

08000e76 <_close>:

int _close(int file)
{
 8000e76:	b480      	push	{r7}
 8000e78:	b083      	sub	sp, #12
 8000e7a:	af00      	add	r7, sp, #0
 8000e7c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000e7e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e82:	4618      	mov	r0, r3
 8000e84:	370c      	adds	r7, #12
 8000e86:	46bd      	mov	sp, r7
 8000e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8c:	4770      	bx	lr

08000e8e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e8e:	b480      	push	{r7}
 8000e90:	b083      	sub	sp, #12
 8000e92:	af00      	add	r7, sp, #0
 8000e94:	6078      	str	r0, [r7, #4]
 8000e96:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000e9e:	605a      	str	r2, [r3, #4]
  return 0;
 8000ea0:	2300      	movs	r3, #0
}
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	370c      	adds	r7, #12
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eac:	4770      	bx	lr

08000eae <_isatty>:

int _isatty(int file)
{
 8000eae:	b480      	push	{r7}
 8000eb0:	b083      	sub	sp, #12
 8000eb2:	af00      	add	r7, sp, #0
 8000eb4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000eb6:	2301      	movs	r3, #1
}
 8000eb8:	4618      	mov	r0, r3
 8000eba:	370c      	adds	r7, #12
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec2:	4770      	bx	lr

08000ec4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b085      	sub	sp, #20
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	60f8      	str	r0, [r7, #12]
 8000ecc:	60b9      	str	r1, [r7, #8]
 8000ece:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ed0:	2300      	movs	r3, #0
}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	3714      	adds	r7, #20
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr
	...

08000ee0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b086      	sub	sp, #24
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ee8:	4a14      	ldr	r2, [pc, #80]	@ (8000f3c <_sbrk+0x5c>)
 8000eea:	4b15      	ldr	r3, [pc, #84]	@ (8000f40 <_sbrk+0x60>)
 8000eec:	1ad3      	subs	r3, r2, r3
 8000eee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ef4:	4b13      	ldr	r3, [pc, #76]	@ (8000f44 <_sbrk+0x64>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d102      	bne.n	8000f02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000efc:	4b11      	ldr	r3, [pc, #68]	@ (8000f44 <_sbrk+0x64>)
 8000efe:	4a12      	ldr	r2, [pc, #72]	@ (8000f48 <_sbrk+0x68>)
 8000f00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f02:	4b10      	ldr	r3, [pc, #64]	@ (8000f44 <_sbrk+0x64>)
 8000f04:	681a      	ldr	r2, [r3, #0]
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	4413      	add	r3, r2
 8000f0a:	693a      	ldr	r2, [r7, #16]
 8000f0c:	429a      	cmp	r2, r3
 8000f0e:	d207      	bcs.n	8000f20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f10:	f006 f94c 	bl	80071ac <__errno>
 8000f14:	4603      	mov	r3, r0
 8000f16:	220c      	movs	r2, #12
 8000f18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f1a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f1e:	e009      	b.n	8000f34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f20:	4b08      	ldr	r3, [pc, #32]	@ (8000f44 <_sbrk+0x64>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f26:	4b07      	ldr	r3, [pc, #28]	@ (8000f44 <_sbrk+0x64>)
 8000f28:	681a      	ldr	r2, [r3, #0]
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	4413      	add	r3, r2
 8000f2e:	4a05      	ldr	r2, [pc, #20]	@ (8000f44 <_sbrk+0x64>)
 8000f30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f32:	68fb      	ldr	r3, [r7, #12]
}
 8000f34:	4618      	mov	r0, r3
 8000f36:	3718      	adds	r7, #24
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	20018000 	.word	0x20018000
 8000f40:	00000400 	.word	0x00000400
 8000f44:	200006e0 	.word	0x200006e0
 8000f48:	200015c8 	.word	0x200015c8

08000f4c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000f50:	4b06      	ldr	r3, [pc, #24]	@ (8000f6c <SystemInit+0x20>)
 8000f52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f56:	4a05      	ldr	r2, [pc, #20]	@ (8000f6c <SystemInit+0x20>)
 8000f58:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f5c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000f60:	bf00      	nop
 8000f62:	46bd      	mov	sp, r7
 8000f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop
 8000f6c:	e000ed00 	.word	0xe000ed00

08000f70 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000f74:	4b14      	ldr	r3, [pc, #80]	@ (8000fc8 <MX_USART2_UART_Init+0x58>)
 8000f76:	4a15      	ldr	r2, [pc, #84]	@ (8000fcc <MX_USART2_UART_Init+0x5c>)
 8000f78:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000f7a:	4b13      	ldr	r3, [pc, #76]	@ (8000fc8 <MX_USART2_UART_Init+0x58>)
 8000f7c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000f80:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000f82:	4b11      	ldr	r3, [pc, #68]	@ (8000fc8 <MX_USART2_UART_Init+0x58>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000f88:	4b0f      	ldr	r3, [pc, #60]	@ (8000fc8 <MX_USART2_UART_Init+0x58>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000f8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000fc8 <MX_USART2_UART_Init+0x58>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000f94:	4b0c      	ldr	r3, [pc, #48]	@ (8000fc8 <MX_USART2_UART_Init+0x58>)
 8000f96:	220c      	movs	r2, #12
 8000f98:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f9a:	4b0b      	ldr	r3, [pc, #44]	@ (8000fc8 <MX_USART2_UART_Init+0x58>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000fa0:	4b09      	ldr	r3, [pc, #36]	@ (8000fc8 <MX_USART2_UART_Init+0x58>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000fa6:	4b08      	ldr	r3, [pc, #32]	@ (8000fc8 <MX_USART2_UART_Init+0x58>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000fac:	4b06      	ldr	r3, [pc, #24]	@ (8000fc8 <MX_USART2_UART_Init+0x58>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000fb2:	4805      	ldr	r0, [pc, #20]	@ (8000fc8 <MX_USART2_UART_Init+0x58>)
 8000fb4:	f002 fa3a 	bl	800342c <HAL_UART_Init>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d001      	beq.n	8000fc2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000fbe:	f7ff fca7 	bl	8000910 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000fc2:	bf00      	nop
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	200006e4 	.word	0x200006e4
 8000fcc:	40004400 	.word	0x40004400

08000fd0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b0ac      	sub	sp, #176	@ 0xb0
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fd8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000fdc:	2200      	movs	r2, #0
 8000fde:	601a      	str	r2, [r3, #0]
 8000fe0:	605a      	str	r2, [r3, #4]
 8000fe2:	609a      	str	r2, [r3, #8]
 8000fe4:	60da      	str	r2, [r3, #12]
 8000fe6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fe8:	f107 0314 	add.w	r3, r7, #20
 8000fec:	2288      	movs	r2, #136	@ 0x88
 8000fee:	2100      	movs	r1, #0
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f006 f82f 	bl	8007054 <memset>
  if(uartHandle->Instance==USART2)
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	4a25      	ldr	r2, [pc, #148]	@ (8001090 <HAL_UART_MspInit+0xc0>)
 8000ffc:	4293      	cmp	r3, r2
 8000ffe:	d143      	bne.n	8001088 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001000:	2302      	movs	r3, #2
 8001002:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001004:	2300      	movs	r3, #0
 8001006:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001008:	f107 0314 	add.w	r3, r7, #20
 800100c:	4618      	mov	r0, r3
 800100e:	f001 fa8b 	bl	8002528 <HAL_RCCEx_PeriphCLKConfig>
 8001012:	4603      	mov	r3, r0
 8001014:	2b00      	cmp	r3, #0
 8001016:	d001      	beq.n	800101c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001018:	f7ff fc7a 	bl	8000910 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800101c:	4b1d      	ldr	r3, [pc, #116]	@ (8001094 <HAL_UART_MspInit+0xc4>)
 800101e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001020:	4a1c      	ldr	r2, [pc, #112]	@ (8001094 <HAL_UART_MspInit+0xc4>)
 8001022:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001026:	6593      	str	r3, [r2, #88]	@ 0x58
 8001028:	4b1a      	ldr	r3, [pc, #104]	@ (8001094 <HAL_UART_MspInit+0xc4>)
 800102a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800102c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001030:	613b      	str	r3, [r7, #16]
 8001032:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001034:	4b17      	ldr	r3, [pc, #92]	@ (8001094 <HAL_UART_MspInit+0xc4>)
 8001036:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001038:	4a16      	ldr	r2, [pc, #88]	@ (8001094 <HAL_UART_MspInit+0xc4>)
 800103a:	f043 0301 	orr.w	r3, r3, #1
 800103e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001040:	4b14      	ldr	r3, [pc, #80]	@ (8001094 <HAL_UART_MspInit+0xc4>)
 8001042:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001044:	f003 0301 	and.w	r3, r3, #1
 8001048:	60fb      	str	r3, [r7, #12]
 800104a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800104c:	230c      	movs	r3, #12
 800104e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001052:	2302      	movs	r3, #2
 8001054:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001058:	2300      	movs	r3, #0
 800105a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800105e:	2303      	movs	r3, #3
 8001060:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001064:	2307      	movs	r3, #7
 8001066:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800106a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800106e:	4619      	mov	r1, r3
 8001070:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001074:	f000 fa00 	bl	8001478 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001078:	2200      	movs	r2, #0
 800107a:	2105      	movs	r1, #5
 800107c:	2026      	movs	r0, #38	@ 0x26
 800107e:	f000 f951 	bl	8001324 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001082:	2026      	movs	r0, #38	@ 0x26
 8001084:	f000 f96a 	bl	800135c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001088:	bf00      	nop
 800108a:	37b0      	adds	r7, #176	@ 0xb0
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	40004400 	.word	0x40004400
 8001094:	40021000 	.word	0x40021000

08001098 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001098:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80010d0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800109c:	f7ff ff56 	bl	8000f4c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010a0:	480c      	ldr	r0, [pc, #48]	@ (80010d4 <LoopForever+0x6>)
  ldr r1, =_edata
 80010a2:	490d      	ldr	r1, [pc, #52]	@ (80010d8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80010a4:	4a0d      	ldr	r2, [pc, #52]	@ (80010dc <LoopForever+0xe>)
  movs r3, #0
 80010a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010a8:	e002      	b.n	80010b0 <LoopCopyDataInit>

080010aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010ae:	3304      	adds	r3, #4

080010b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010b4:	d3f9      	bcc.n	80010aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010b6:	4a0a      	ldr	r2, [pc, #40]	@ (80010e0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80010b8:	4c0a      	ldr	r4, [pc, #40]	@ (80010e4 <LoopForever+0x16>)
  movs r3, #0
 80010ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010bc:	e001      	b.n	80010c2 <LoopFillZerobss>

080010be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010c0:	3204      	adds	r2, #4

080010c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010c4:	d3fb      	bcc.n	80010be <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80010c6:	f006 f877 	bl	80071b8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80010ca:	f7ff fb5b 	bl	8000784 <main>

080010ce <LoopForever>:

LoopForever:
    b LoopForever
 80010ce:	e7fe      	b.n	80010ce <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80010d0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80010d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010d8:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 80010dc:	08007e78 	.word	0x08007e78
  ldr r2, =_sbss
 80010e0:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 80010e4:	200015c8 	.word	0x200015c8

080010e8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80010e8:	e7fe      	b.n	80010e8 <ADC1_2_IRQHandler>
	...

080010ec <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80010f2:	2300      	movs	r3, #0
 80010f4:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010f6:	4b0c      	ldr	r3, [pc, #48]	@ (8001128 <HAL_Init+0x3c>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	4a0b      	ldr	r2, [pc, #44]	@ (8001128 <HAL_Init+0x3c>)
 80010fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001100:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001102:	2003      	movs	r0, #3
 8001104:	f000 f903 	bl	800130e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001108:	200f      	movs	r0, #15
 800110a:	f7ff fdd1 	bl	8000cb0 <HAL_InitTick>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d002      	beq.n	800111a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001114:	2301      	movs	r3, #1
 8001116:	71fb      	strb	r3, [r7, #7]
 8001118:	e001      	b.n	800111e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800111a:	f7ff fda1 	bl	8000c60 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800111e:	79fb      	ldrb	r3, [r7, #7]
}
 8001120:	4618      	mov	r0, r3
 8001122:	3708      	adds	r7, #8
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}
 8001128:	40022000 	.word	0x40022000

0800112c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800112c:	b480      	push	{r7}
 800112e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001130:	4b06      	ldr	r3, [pc, #24]	@ (800114c <HAL_IncTick+0x20>)
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	461a      	mov	r2, r3
 8001136:	4b06      	ldr	r3, [pc, #24]	@ (8001150 <HAL_IncTick+0x24>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	4413      	add	r3, r2
 800113c:	4a04      	ldr	r2, [pc, #16]	@ (8001150 <HAL_IncTick+0x24>)
 800113e:	6013      	str	r3, [r2, #0]
}
 8001140:	bf00      	nop
 8001142:	46bd      	mov	sp, r7
 8001144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001148:	4770      	bx	lr
 800114a:	bf00      	nop
 800114c:	20000010 	.word	0x20000010
 8001150:	2000076c 	.word	0x2000076c

08001154 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
  return uwTick;
 8001158:	4b03      	ldr	r3, [pc, #12]	@ (8001168 <HAL_GetTick+0x14>)
 800115a:	681b      	ldr	r3, [r3, #0]
}
 800115c:	4618      	mov	r0, r3
 800115e:	46bd      	mov	sp, r7
 8001160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001164:	4770      	bx	lr
 8001166:	bf00      	nop
 8001168:	2000076c 	.word	0x2000076c

0800116c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b084      	sub	sp, #16
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001174:	f7ff ffee 	bl	8001154 <HAL_GetTick>
 8001178:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001184:	d005      	beq.n	8001192 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001186:	4b0a      	ldr	r3, [pc, #40]	@ (80011b0 <HAL_Delay+0x44>)
 8001188:	781b      	ldrb	r3, [r3, #0]
 800118a:	461a      	mov	r2, r3
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	4413      	add	r3, r2
 8001190:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001192:	bf00      	nop
 8001194:	f7ff ffde 	bl	8001154 <HAL_GetTick>
 8001198:	4602      	mov	r2, r0
 800119a:	68bb      	ldr	r3, [r7, #8]
 800119c:	1ad3      	subs	r3, r2, r3
 800119e:	68fa      	ldr	r2, [r7, #12]
 80011a0:	429a      	cmp	r2, r3
 80011a2:	d8f7      	bhi.n	8001194 <HAL_Delay+0x28>
  {
  }
}
 80011a4:	bf00      	nop
 80011a6:	bf00      	nop
 80011a8:	3710      	adds	r7, #16
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	20000010 	.word	0x20000010

080011b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011b4:	b480      	push	{r7}
 80011b6:	b085      	sub	sp, #20
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	f003 0307 	and.w	r3, r3, #7
 80011c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011c4:	4b0c      	ldr	r3, [pc, #48]	@ (80011f8 <__NVIC_SetPriorityGrouping+0x44>)
 80011c6:	68db      	ldr	r3, [r3, #12]
 80011c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011ca:	68ba      	ldr	r2, [r7, #8]
 80011cc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80011d0:	4013      	ands	r3, r2
 80011d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011d8:	68bb      	ldr	r3, [r7, #8]
 80011da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011dc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80011e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011e6:	4a04      	ldr	r2, [pc, #16]	@ (80011f8 <__NVIC_SetPriorityGrouping+0x44>)
 80011e8:	68bb      	ldr	r3, [r7, #8]
 80011ea:	60d3      	str	r3, [r2, #12]
}
 80011ec:	bf00      	nop
 80011ee:	3714      	adds	r7, #20
 80011f0:	46bd      	mov	sp, r7
 80011f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f6:	4770      	bx	lr
 80011f8:	e000ed00 	.word	0xe000ed00

080011fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001200:	4b04      	ldr	r3, [pc, #16]	@ (8001214 <__NVIC_GetPriorityGrouping+0x18>)
 8001202:	68db      	ldr	r3, [r3, #12]
 8001204:	0a1b      	lsrs	r3, r3, #8
 8001206:	f003 0307 	and.w	r3, r3, #7
}
 800120a:	4618      	mov	r0, r3
 800120c:	46bd      	mov	sp, r7
 800120e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001212:	4770      	bx	lr
 8001214:	e000ed00 	.word	0xe000ed00

08001218 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001218:	b480      	push	{r7}
 800121a:	b083      	sub	sp, #12
 800121c:	af00      	add	r7, sp, #0
 800121e:	4603      	mov	r3, r0
 8001220:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001222:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001226:	2b00      	cmp	r3, #0
 8001228:	db0b      	blt.n	8001242 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800122a:	79fb      	ldrb	r3, [r7, #7]
 800122c:	f003 021f 	and.w	r2, r3, #31
 8001230:	4907      	ldr	r1, [pc, #28]	@ (8001250 <__NVIC_EnableIRQ+0x38>)
 8001232:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001236:	095b      	lsrs	r3, r3, #5
 8001238:	2001      	movs	r0, #1
 800123a:	fa00 f202 	lsl.w	r2, r0, r2
 800123e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001242:	bf00      	nop
 8001244:	370c      	adds	r7, #12
 8001246:	46bd      	mov	sp, r7
 8001248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124c:	4770      	bx	lr
 800124e:	bf00      	nop
 8001250:	e000e100 	.word	0xe000e100

08001254 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001254:	b480      	push	{r7}
 8001256:	b083      	sub	sp, #12
 8001258:	af00      	add	r7, sp, #0
 800125a:	4603      	mov	r3, r0
 800125c:	6039      	str	r1, [r7, #0]
 800125e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001260:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001264:	2b00      	cmp	r3, #0
 8001266:	db0a      	blt.n	800127e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001268:	683b      	ldr	r3, [r7, #0]
 800126a:	b2da      	uxtb	r2, r3
 800126c:	490c      	ldr	r1, [pc, #48]	@ (80012a0 <__NVIC_SetPriority+0x4c>)
 800126e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001272:	0112      	lsls	r2, r2, #4
 8001274:	b2d2      	uxtb	r2, r2
 8001276:	440b      	add	r3, r1
 8001278:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800127c:	e00a      	b.n	8001294 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	b2da      	uxtb	r2, r3
 8001282:	4908      	ldr	r1, [pc, #32]	@ (80012a4 <__NVIC_SetPriority+0x50>)
 8001284:	79fb      	ldrb	r3, [r7, #7]
 8001286:	f003 030f 	and.w	r3, r3, #15
 800128a:	3b04      	subs	r3, #4
 800128c:	0112      	lsls	r2, r2, #4
 800128e:	b2d2      	uxtb	r2, r2
 8001290:	440b      	add	r3, r1
 8001292:	761a      	strb	r2, [r3, #24]
}
 8001294:	bf00      	nop
 8001296:	370c      	adds	r7, #12
 8001298:	46bd      	mov	sp, r7
 800129a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129e:	4770      	bx	lr
 80012a0:	e000e100 	.word	0xe000e100
 80012a4:	e000ed00 	.word	0xe000ed00

080012a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012a8:	b480      	push	{r7}
 80012aa:	b089      	sub	sp, #36	@ 0x24
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	60f8      	str	r0, [r7, #12]
 80012b0:	60b9      	str	r1, [r7, #8]
 80012b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	f003 0307 	and.w	r3, r3, #7
 80012ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012bc:	69fb      	ldr	r3, [r7, #28]
 80012be:	f1c3 0307 	rsb	r3, r3, #7
 80012c2:	2b04      	cmp	r3, #4
 80012c4:	bf28      	it	cs
 80012c6:	2304      	movcs	r3, #4
 80012c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012ca:	69fb      	ldr	r3, [r7, #28]
 80012cc:	3304      	adds	r3, #4
 80012ce:	2b06      	cmp	r3, #6
 80012d0:	d902      	bls.n	80012d8 <NVIC_EncodePriority+0x30>
 80012d2:	69fb      	ldr	r3, [r7, #28]
 80012d4:	3b03      	subs	r3, #3
 80012d6:	e000      	b.n	80012da <NVIC_EncodePriority+0x32>
 80012d8:	2300      	movs	r3, #0
 80012da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012dc:	f04f 32ff 	mov.w	r2, #4294967295
 80012e0:	69bb      	ldr	r3, [r7, #24]
 80012e2:	fa02 f303 	lsl.w	r3, r2, r3
 80012e6:	43da      	mvns	r2, r3
 80012e8:	68bb      	ldr	r3, [r7, #8]
 80012ea:	401a      	ands	r2, r3
 80012ec:	697b      	ldr	r3, [r7, #20]
 80012ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012f0:	f04f 31ff 	mov.w	r1, #4294967295
 80012f4:	697b      	ldr	r3, [r7, #20]
 80012f6:	fa01 f303 	lsl.w	r3, r1, r3
 80012fa:	43d9      	mvns	r1, r3
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001300:	4313      	orrs	r3, r2
         );
}
 8001302:	4618      	mov	r0, r3
 8001304:	3724      	adds	r7, #36	@ 0x24
 8001306:	46bd      	mov	sp, r7
 8001308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130c:	4770      	bx	lr

0800130e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800130e:	b580      	push	{r7, lr}
 8001310:	b082      	sub	sp, #8
 8001312:	af00      	add	r7, sp, #0
 8001314:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001316:	6878      	ldr	r0, [r7, #4]
 8001318:	f7ff ff4c 	bl	80011b4 <__NVIC_SetPriorityGrouping>
}
 800131c:	bf00      	nop
 800131e:	3708      	adds	r7, #8
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}

08001324 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b086      	sub	sp, #24
 8001328:	af00      	add	r7, sp, #0
 800132a:	4603      	mov	r3, r0
 800132c:	60b9      	str	r1, [r7, #8]
 800132e:	607a      	str	r2, [r7, #4]
 8001330:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001332:	2300      	movs	r3, #0
 8001334:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001336:	f7ff ff61 	bl	80011fc <__NVIC_GetPriorityGrouping>
 800133a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800133c:	687a      	ldr	r2, [r7, #4]
 800133e:	68b9      	ldr	r1, [r7, #8]
 8001340:	6978      	ldr	r0, [r7, #20]
 8001342:	f7ff ffb1 	bl	80012a8 <NVIC_EncodePriority>
 8001346:	4602      	mov	r2, r0
 8001348:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800134c:	4611      	mov	r1, r2
 800134e:	4618      	mov	r0, r3
 8001350:	f7ff ff80 	bl	8001254 <__NVIC_SetPriority>
}
 8001354:	bf00      	nop
 8001356:	3718      	adds	r7, #24
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}

0800135c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
 8001362:	4603      	mov	r3, r0
 8001364:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001366:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800136a:	4618      	mov	r0, r3
 800136c:	f7ff ff54 	bl	8001218 <__NVIC_EnableIRQ>
}
 8001370:	bf00      	nop
 8001372:	3708      	adds	r7, #8
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}

08001378 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001378:	b480      	push	{r7}
 800137a:	b085      	sub	sp, #20
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001380:	2300      	movs	r3, #0
 8001382:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800138a:	b2db      	uxtb	r3, r3
 800138c:	2b02      	cmp	r3, #2
 800138e:	d008      	beq.n	80013a2 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	2204      	movs	r2, #4
 8001394:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	2200      	movs	r2, #0
 800139a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800139e:	2301      	movs	r3, #1
 80013a0:	e022      	b.n	80013e8 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	681a      	ldr	r2, [r3, #0]
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f022 020e 	bic.w	r2, r2, #14
 80013b0:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	681a      	ldr	r2, [r3, #0]
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	f022 0201 	bic.w	r2, r2, #1
 80013c0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013c6:	f003 021c 	and.w	r2, r3, #28
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ce:	2101      	movs	r1, #1
 80013d0:	fa01 f202 	lsl.w	r2, r1, r2
 80013d4:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	2201      	movs	r2, #1
 80013da:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	2200      	movs	r2, #0
 80013e2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80013e6:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80013e8:	4618      	mov	r0, r3
 80013ea:	3714      	adds	r7, #20
 80013ec:	46bd      	mov	sp, r7
 80013ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f2:	4770      	bx	lr

080013f4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b084      	sub	sp, #16
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80013fc:	2300      	movs	r3, #0
 80013fe:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001406:	b2db      	uxtb	r3, r3
 8001408:	2b02      	cmp	r3, #2
 800140a:	d005      	beq.n	8001418 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	2204      	movs	r2, #4
 8001410:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001412:	2301      	movs	r3, #1
 8001414:	73fb      	strb	r3, [r7, #15]
 8001416:	e029      	b.n	800146c <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	681a      	ldr	r2, [r3, #0]
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f022 020e 	bic.w	r2, r2, #14
 8001426:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	681a      	ldr	r2, [r3, #0]
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f022 0201 	bic.w	r2, r2, #1
 8001436:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800143c:	f003 021c 	and.w	r2, r3, #28
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001444:	2101      	movs	r1, #1
 8001446:	fa01 f202 	lsl.w	r2, r1, r2
 800144a:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	2201      	movs	r2, #1
 8001450:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	2200      	movs	r2, #0
 8001458:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001460:	2b00      	cmp	r3, #0
 8001462:	d003      	beq.n	800146c <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001468:	6878      	ldr	r0, [r7, #4]
 800146a:	4798      	blx	r3
    }
  }
  return status;
 800146c:	7bfb      	ldrb	r3, [r7, #15]
}
 800146e:	4618      	mov	r0, r3
 8001470:	3710      	adds	r7, #16
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
	...

08001478 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001478:	b480      	push	{r7}
 800147a:	b087      	sub	sp, #28
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
 8001480:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001482:	2300      	movs	r3, #0
 8001484:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001486:	e17f      	b.n	8001788 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001488:	683b      	ldr	r3, [r7, #0]
 800148a:	681a      	ldr	r2, [r3, #0]
 800148c:	2101      	movs	r1, #1
 800148e:	697b      	ldr	r3, [r7, #20]
 8001490:	fa01 f303 	lsl.w	r3, r1, r3
 8001494:	4013      	ands	r3, r2
 8001496:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	2b00      	cmp	r3, #0
 800149c:	f000 8171 	beq.w	8001782 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	f003 0303 	and.w	r3, r3, #3
 80014a8:	2b01      	cmp	r3, #1
 80014aa:	d005      	beq.n	80014b8 <HAL_GPIO_Init+0x40>
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	685b      	ldr	r3, [r3, #4]
 80014b0:	f003 0303 	and.w	r3, r3, #3
 80014b4:	2b02      	cmp	r3, #2
 80014b6:	d130      	bne.n	800151a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	689b      	ldr	r3, [r3, #8]
 80014bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80014be:	697b      	ldr	r3, [r7, #20]
 80014c0:	005b      	lsls	r3, r3, #1
 80014c2:	2203      	movs	r2, #3
 80014c4:	fa02 f303 	lsl.w	r3, r2, r3
 80014c8:	43db      	mvns	r3, r3
 80014ca:	693a      	ldr	r2, [r7, #16]
 80014cc:	4013      	ands	r3, r2
 80014ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	68da      	ldr	r2, [r3, #12]
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	005b      	lsls	r3, r3, #1
 80014d8:	fa02 f303 	lsl.w	r3, r2, r3
 80014dc:	693a      	ldr	r2, [r7, #16]
 80014de:	4313      	orrs	r3, r2
 80014e0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	693a      	ldr	r2, [r7, #16]
 80014e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	685b      	ldr	r3, [r3, #4]
 80014ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80014ee:	2201      	movs	r2, #1
 80014f0:	697b      	ldr	r3, [r7, #20]
 80014f2:	fa02 f303 	lsl.w	r3, r2, r3
 80014f6:	43db      	mvns	r3, r3
 80014f8:	693a      	ldr	r2, [r7, #16]
 80014fa:	4013      	ands	r3, r2
 80014fc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	685b      	ldr	r3, [r3, #4]
 8001502:	091b      	lsrs	r3, r3, #4
 8001504:	f003 0201 	and.w	r2, r3, #1
 8001508:	697b      	ldr	r3, [r7, #20]
 800150a:	fa02 f303 	lsl.w	r3, r2, r3
 800150e:	693a      	ldr	r2, [r7, #16]
 8001510:	4313      	orrs	r3, r2
 8001512:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	693a      	ldr	r2, [r7, #16]
 8001518:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	685b      	ldr	r3, [r3, #4]
 800151e:	f003 0303 	and.w	r3, r3, #3
 8001522:	2b03      	cmp	r3, #3
 8001524:	d118      	bne.n	8001558 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800152a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800152c:	2201      	movs	r2, #1
 800152e:	697b      	ldr	r3, [r7, #20]
 8001530:	fa02 f303 	lsl.w	r3, r2, r3
 8001534:	43db      	mvns	r3, r3
 8001536:	693a      	ldr	r2, [r7, #16]
 8001538:	4013      	ands	r3, r2
 800153a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	685b      	ldr	r3, [r3, #4]
 8001540:	08db      	lsrs	r3, r3, #3
 8001542:	f003 0201 	and.w	r2, r3, #1
 8001546:	697b      	ldr	r3, [r7, #20]
 8001548:	fa02 f303 	lsl.w	r3, r2, r3
 800154c:	693a      	ldr	r2, [r7, #16]
 800154e:	4313      	orrs	r3, r2
 8001550:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	693a      	ldr	r2, [r7, #16]
 8001556:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	f003 0303 	and.w	r3, r3, #3
 8001560:	2b03      	cmp	r3, #3
 8001562:	d017      	beq.n	8001594 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	68db      	ldr	r3, [r3, #12]
 8001568:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800156a:	697b      	ldr	r3, [r7, #20]
 800156c:	005b      	lsls	r3, r3, #1
 800156e:	2203      	movs	r2, #3
 8001570:	fa02 f303 	lsl.w	r3, r2, r3
 8001574:	43db      	mvns	r3, r3
 8001576:	693a      	ldr	r2, [r7, #16]
 8001578:	4013      	ands	r3, r2
 800157a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	689a      	ldr	r2, [r3, #8]
 8001580:	697b      	ldr	r3, [r7, #20]
 8001582:	005b      	lsls	r3, r3, #1
 8001584:	fa02 f303 	lsl.w	r3, r2, r3
 8001588:	693a      	ldr	r2, [r7, #16]
 800158a:	4313      	orrs	r3, r2
 800158c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	693a      	ldr	r2, [r7, #16]
 8001592:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	f003 0303 	and.w	r3, r3, #3
 800159c:	2b02      	cmp	r3, #2
 800159e:	d123      	bne.n	80015e8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80015a0:	697b      	ldr	r3, [r7, #20]
 80015a2:	08da      	lsrs	r2, r3, #3
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	3208      	adds	r2, #8
 80015a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015ac:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80015ae:	697b      	ldr	r3, [r7, #20]
 80015b0:	f003 0307 	and.w	r3, r3, #7
 80015b4:	009b      	lsls	r3, r3, #2
 80015b6:	220f      	movs	r2, #15
 80015b8:	fa02 f303 	lsl.w	r3, r2, r3
 80015bc:	43db      	mvns	r3, r3
 80015be:	693a      	ldr	r2, [r7, #16]
 80015c0:	4013      	ands	r3, r2
 80015c2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	691a      	ldr	r2, [r3, #16]
 80015c8:	697b      	ldr	r3, [r7, #20]
 80015ca:	f003 0307 	and.w	r3, r3, #7
 80015ce:	009b      	lsls	r3, r3, #2
 80015d0:	fa02 f303 	lsl.w	r3, r2, r3
 80015d4:	693a      	ldr	r2, [r7, #16]
 80015d6:	4313      	orrs	r3, r2
 80015d8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80015da:	697b      	ldr	r3, [r7, #20]
 80015dc:	08da      	lsrs	r2, r3, #3
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	3208      	adds	r2, #8
 80015e2:	6939      	ldr	r1, [r7, #16]
 80015e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80015ee:	697b      	ldr	r3, [r7, #20]
 80015f0:	005b      	lsls	r3, r3, #1
 80015f2:	2203      	movs	r2, #3
 80015f4:	fa02 f303 	lsl.w	r3, r2, r3
 80015f8:	43db      	mvns	r3, r3
 80015fa:	693a      	ldr	r2, [r7, #16]
 80015fc:	4013      	ands	r3, r2
 80015fe:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	685b      	ldr	r3, [r3, #4]
 8001604:	f003 0203 	and.w	r2, r3, #3
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	005b      	lsls	r3, r3, #1
 800160c:	fa02 f303 	lsl.w	r3, r2, r3
 8001610:	693a      	ldr	r2, [r7, #16]
 8001612:	4313      	orrs	r3, r2
 8001614:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	693a      	ldr	r2, [r7, #16]
 800161a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	685b      	ldr	r3, [r3, #4]
 8001620:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001624:	2b00      	cmp	r3, #0
 8001626:	f000 80ac 	beq.w	8001782 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800162a:	4b5f      	ldr	r3, [pc, #380]	@ (80017a8 <HAL_GPIO_Init+0x330>)
 800162c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800162e:	4a5e      	ldr	r2, [pc, #376]	@ (80017a8 <HAL_GPIO_Init+0x330>)
 8001630:	f043 0301 	orr.w	r3, r3, #1
 8001634:	6613      	str	r3, [r2, #96]	@ 0x60
 8001636:	4b5c      	ldr	r3, [pc, #368]	@ (80017a8 <HAL_GPIO_Init+0x330>)
 8001638:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800163a:	f003 0301 	and.w	r3, r3, #1
 800163e:	60bb      	str	r3, [r7, #8]
 8001640:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001642:	4a5a      	ldr	r2, [pc, #360]	@ (80017ac <HAL_GPIO_Init+0x334>)
 8001644:	697b      	ldr	r3, [r7, #20]
 8001646:	089b      	lsrs	r3, r3, #2
 8001648:	3302      	adds	r3, #2
 800164a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800164e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001650:	697b      	ldr	r3, [r7, #20]
 8001652:	f003 0303 	and.w	r3, r3, #3
 8001656:	009b      	lsls	r3, r3, #2
 8001658:	220f      	movs	r2, #15
 800165a:	fa02 f303 	lsl.w	r3, r2, r3
 800165e:	43db      	mvns	r3, r3
 8001660:	693a      	ldr	r2, [r7, #16]
 8001662:	4013      	ands	r3, r2
 8001664:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800166c:	d025      	beq.n	80016ba <HAL_GPIO_Init+0x242>
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	4a4f      	ldr	r2, [pc, #316]	@ (80017b0 <HAL_GPIO_Init+0x338>)
 8001672:	4293      	cmp	r3, r2
 8001674:	d01f      	beq.n	80016b6 <HAL_GPIO_Init+0x23e>
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	4a4e      	ldr	r2, [pc, #312]	@ (80017b4 <HAL_GPIO_Init+0x33c>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d019      	beq.n	80016b2 <HAL_GPIO_Init+0x23a>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	4a4d      	ldr	r2, [pc, #308]	@ (80017b8 <HAL_GPIO_Init+0x340>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d013      	beq.n	80016ae <HAL_GPIO_Init+0x236>
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	4a4c      	ldr	r2, [pc, #304]	@ (80017bc <HAL_GPIO_Init+0x344>)
 800168a:	4293      	cmp	r3, r2
 800168c:	d00d      	beq.n	80016aa <HAL_GPIO_Init+0x232>
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	4a4b      	ldr	r2, [pc, #300]	@ (80017c0 <HAL_GPIO_Init+0x348>)
 8001692:	4293      	cmp	r3, r2
 8001694:	d007      	beq.n	80016a6 <HAL_GPIO_Init+0x22e>
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	4a4a      	ldr	r2, [pc, #296]	@ (80017c4 <HAL_GPIO_Init+0x34c>)
 800169a:	4293      	cmp	r3, r2
 800169c:	d101      	bne.n	80016a2 <HAL_GPIO_Init+0x22a>
 800169e:	2306      	movs	r3, #6
 80016a0:	e00c      	b.n	80016bc <HAL_GPIO_Init+0x244>
 80016a2:	2307      	movs	r3, #7
 80016a4:	e00a      	b.n	80016bc <HAL_GPIO_Init+0x244>
 80016a6:	2305      	movs	r3, #5
 80016a8:	e008      	b.n	80016bc <HAL_GPIO_Init+0x244>
 80016aa:	2304      	movs	r3, #4
 80016ac:	e006      	b.n	80016bc <HAL_GPIO_Init+0x244>
 80016ae:	2303      	movs	r3, #3
 80016b0:	e004      	b.n	80016bc <HAL_GPIO_Init+0x244>
 80016b2:	2302      	movs	r3, #2
 80016b4:	e002      	b.n	80016bc <HAL_GPIO_Init+0x244>
 80016b6:	2301      	movs	r3, #1
 80016b8:	e000      	b.n	80016bc <HAL_GPIO_Init+0x244>
 80016ba:	2300      	movs	r3, #0
 80016bc:	697a      	ldr	r2, [r7, #20]
 80016be:	f002 0203 	and.w	r2, r2, #3
 80016c2:	0092      	lsls	r2, r2, #2
 80016c4:	4093      	lsls	r3, r2
 80016c6:	693a      	ldr	r2, [r7, #16]
 80016c8:	4313      	orrs	r3, r2
 80016ca:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80016cc:	4937      	ldr	r1, [pc, #220]	@ (80017ac <HAL_GPIO_Init+0x334>)
 80016ce:	697b      	ldr	r3, [r7, #20]
 80016d0:	089b      	lsrs	r3, r3, #2
 80016d2:	3302      	adds	r3, #2
 80016d4:	693a      	ldr	r2, [r7, #16]
 80016d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80016da:	4b3b      	ldr	r3, [pc, #236]	@ (80017c8 <HAL_GPIO_Init+0x350>)
 80016dc:	689b      	ldr	r3, [r3, #8]
 80016de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	43db      	mvns	r3, r3
 80016e4:	693a      	ldr	r2, [r7, #16]
 80016e6:	4013      	ands	r3, r2
 80016e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	685b      	ldr	r3, [r3, #4]
 80016ee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d003      	beq.n	80016fe <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80016f6:	693a      	ldr	r2, [r7, #16]
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	4313      	orrs	r3, r2
 80016fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80016fe:	4a32      	ldr	r2, [pc, #200]	@ (80017c8 <HAL_GPIO_Init+0x350>)
 8001700:	693b      	ldr	r3, [r7, #16]
 8001702:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001704:	4b30      	ldr	r3, [pc, #192]	@ (80017c8 <HAL_GPIO_Init+0x350>)
 8001706:	68db      	ldr	r3, [r3, #12]
 8001708:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	43db      	mvns	r3, r3
 800170e:	693a      	ldr	r2, [r7, #16]
 8001710:	4013      	ands	r3, r2
 8001712:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	685b      	ldr	r3, [r3, #4]
 8001718:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800171c:	2b00      	cmp	r3, #0
 800171e:	d003      	beq.n	8001728 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001720:	693a      	ldr	r2, [r7, #16]
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	4313      	orrs	r3, r2
 8001726:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001728:	4a27      	ldr	r2, [pc, #156]	@ (80017c8 <HAL_GPIO_Init+0x350>)
 800172a:	693b      	ldr	r3, [r7, #16]
 800172c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800172e:	4b26      	ldr	r3, [pc, #152]	@ (80017c8 <HAL_GPIO_Init+0x350>)
 8001730:	685b      	ldr	r3, [r3, #4]
 8001732:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	43db      	mvns	r3, r3
 8001738:	693a      	ldr	r2, [r7, #16]
 800173a:	4013      	ands	r3, r2
 800173c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001746:	2b00      	cmp	r3, #0
 8001748:	d003      	beq.n	8001752 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800174a:	693a      	ldr	r2, [r7, #16]
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	4313      	orrs	r3, r2
 8001750:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001752:	4a1d      	ldr	r2, [pc, #116]	@ (80017c8 <HAL_GPIO_Init+0x350>)
 8001754:	693b      	ldr	r3, [r7, #16]
 8001756:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001758:	4b1b      	ldr	r3, [pc, #108]	@ (80017c8 <HAL_GPIO_Init+0x350>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	43db      	mvns	r3, r3
 8001762:	693a      	ldr	r2, [r7, #16]
 8001764:	4013      	ands	r3, r2
 8001766:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	685b      	ldr	r3, [r3, #4]
 800176c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001770:	2b00      	cmp	r3, #0
 8001772:	d003      	beq.n	800177c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001774:	693a      	ldr	r2, [r7, #16]
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	4313      	orrs	r3, r2
 800177a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800177c:	4a12      	ldr	r2, [pc, #72]	@ (80017c8 <HAL_GPIO_Init+0x350>)
 800177e:	693b      	ldr	r3, [r7, #16]
 8001780:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001782:	697b      	ldr	r3, [r7, #20]
 8001784:	3301      	adds	r3, #1
 8001786:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	681a      	ldr	r2, [r3, #0]
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	fa22 f303 	lsr.w	r3, r2, r3
 8001792:	2b00      	cmp	r3, #0
 8001794:	f47f ae78 	bne.w	8001488 <HAL_GPIO_Init+0x10>
  }
}
 8001798:	bf00      	nop
 800179a:	bf00      	nop
 800179c:	371c      	adds	r7, #28
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr
 80017a6:	bf00      	nop
 80017a8:	40021000 	.word	0x40021000
 80017ac:	40010000 	.word	0x40010000
 80017b0:	48000400 	.word	0x48000400
 80017b4:	48000800 	.word	0x48000800
 80017b8:	48000c00 	.word	0x48000c00
 80017bc:	48001000 	.word	0x48001000
 80017c0:	48001400 	.word	0x48001400
 80017c4:	48001800 	.word	0x48001800
 80017c8:	40010400 	.word	0x40010400

080017cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b083      	sub	sp, #12
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
 80017d4:	460b      	mov	r3, r1
 80017d6:	807b      	strh	r3, [r7, #2]
 80017d8:	4613      	mov	r3, r2
 80017da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80017dc:	787b      	ldrb	r3, [r7, #1]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d003      	beq.n	80017ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80017e2:	887a      	ldrh	r2, [r7, #2]
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80017e8:	e002      	b.n	80017f0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80017ea:	887a      	ldrh	r2, [r7, #2]
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80017f0:	bf00      	nop
 80017f2:	370c      	adds	r7, #12
 80017f4:	46bd      	mov	sp, r7
 80017f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fa:	4770      	bx	lr

080017fc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001800:	4b04      	ldr	r3, [pc, #16]	@ (8001814 <HAL_PWREx_GetVoltageRange+0x18>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001808:	4618      	mov	r0, r3
 800180a:	46bd      	mov	sp, r7
 800180c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001810:	4770      	bx	lr
 8001812:	bf00      	nop
 8001814:	40007000 	.word	0x40007000

08001818 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001818:	b480      	push	{r7}
 800181a:	b085      	sub	sp, #20
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001826:	d130      	bne.n	800188a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001828:	4b23      	ldr	r3, [pc, #140]	@ (80018b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001830:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001834:	d038      	beq.n	80018a8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001836:	4b20      	ldr	r3, [pc, #128]	@ (80018b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800183e:	4a1e      	ldr	r2, [pc, #120]	@ (80018b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001840:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001844:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001846:	4b1d      	ldr	r3, [pc, #116]	@ (80018bc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	2232      	movs	r2, #50	@ 0x32
 800184c:	fb02 f303 	mul.w	r3, r2, r3
 8001850:	4a1b      	ldr	r2, [pc, #108]	@ (80018c0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001852:	fba2 2303 	umull	r2, r3, r2, r3
 8001856:	0c9b      	lsrs	r3, r3, #18
 8001858:	3301      	adds	r3, #1
 800185a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800185c:	e002      	b.n	8001864 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	3b01      	subs	r3, #1
 8001862:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001864:	4b14      	ldr	r3, [pc, #80]	@ (80018b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001866:	695b      	ldr	r3, [r3, #20]
 8001868:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800186c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001870:	d102      	bne.n	8001878 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	2b00      	cmp	r3, #0
 8001876:	d1f2      	bne.n	800185e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001878:	4b0f      	ldr	r3, [pc, #60]	@ (80018b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800187a:	695b      	ldr	r3, [r3, #20]
 800187c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001880:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001884:	d110      	bne.n	80018a8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001886:	2303      	movs	r3, #3
 8001888:	e00f      	b.n	80018aa <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800188a:	4b0b      	ldr	r3, [pc, #44]	@ (80018b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001892:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001896:	d007      	beq.n	80018a8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001898:	4b07      	ldr	r3, [pc, #28]	@ (80018b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80018a0:	4a05      	ldr	r2, [pc, #20]	@ (80018b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80018a2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80018a6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80018a8:	2300      	movs	r3, #0
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	3714      	adds	r7, #20
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop
 80018b8:	40007000 	.word	0x40007000
 80018bc:	20000008 	.word	0x20000008
 80018c0:	431bde83 	.word	0x431bde83

080018c4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b088      	sub	sp, #32
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d101      	bne.n	80018d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80018d2:	2301      	movs	r3, #1
 80018d4:	e3ca      	b.n	800206c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80018d6:	4b97      	ldr	r3, [pc, #604]	@ (8001b34 <HAL_RCC_OscConfig+0x270>)
 80018d8:	689b      	ldr	r3, [r3, #8]
 80018da:	f003 030c 	and.w	r3, r3, #12
 80018de:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80018e0:	4b94      	ldr	r3, [pc, #592]	@ (8001b34 <HAL_RCC_OscConfig+0x270>)
 80018e2:	68db      	ldr	r3, [r3, #12]
 80018e4:	f003 0303 	and.w	r3, r3, #3
 80018e8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f003 0310 	and.w	r3, r3, #16
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	f000 80e4 	beq.w	8001ac0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80018f8:	69bb      	ldr	r3, [r7, #24]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d007      	beq.n	800190e <HAL_RCC_OscConfig+0x4a>
 80018fe:	69bb      	ldr	r3, [r7, #24]
 8001900:	2b0c      	cmp	r3, #12
 8001902:	f040 808b 	bne.w	8001a1c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001906:	697b      	ldr	r3, [r7, #20]
 8001908:	2b01      	cmp	r3, #1
 800190a:	f040 8087 	bne.w	8001a1c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800190e:	4b89      	ldr	r3, [pc, #548]	@ (8001b34 <HAL_RCC_OscConfig+0x270>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f003 0302 	and.w	r3, r3, #2
 8001916:	2b00      	cmp	r3, #0
 8001918:	d005      	beq.n	8001926 <HAL_RCC_OscConfig+0x62>
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	699b      	ldr	r3, [r3, #24]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d101      	bne.n	8001926 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001922:	2301      	movs	r3, #1
 8001924:	e3a2      	b.n	800206c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	6a1a      	ldr	r2, [r3, #32]
 800192a:	4b82      	ldr	r3, [pc, #520]	@ (8001b34 <HAL_RCC_OscConfig+0x270>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f003 0308 	and.w	r3, r3, #8
 8001932:	2b00      	cmp	r3, #0
 8001934:	d004      	beq.n	8001940 <HAL_RCC_OscConfig+0x7c>
 8001936:	4b7f      	ldr	r3, [pc, #508]	@ (8001b34 <HAL_RCC_OscConfig+0x270>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800193e:	e005      	b.n	800194c <HAL_RCC_OscConfig+0x88>
 8001940:	4b7c      	ldr	r3, [pc, #496]	@ (8001b34 <HAL_RCC_OscConfig+0x270>)
 8001942:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001946:	091b      	lsrs	r3, r3, #4
 8001948:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800194c:	4293      	cmp	r3, r2
 800194e:	d223      	bcs.n	8001998 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6a1b      	ldr	r3, [r3, #32]
 8001954:	4618      	mov	r0, r3
 8001956:	f000 fd87 	bl	8002468 <RCC_SetFlashLatencyFromMSIRange>
 800195a:	4603      	mov	r3, r0
 800195c:	2b00      	cmp	r3, #0
 800195e:	d001      	beq.n	8001964 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001960:	2301      	movs	r3, #1
 8001962:	e383      	b.n	800206c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001964:	4b73      	ldr	r3, [pc, #460]	@ (8001b34 <HAL_RCC_OscConfig+0x270>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4a72      	ldr	r2, [pc, #456]	@ (8001b34 <HAL_RCC_OscConfig+0x270>)
 800196a:	f043 0308 	orr.w	r3, r3, #8
 800196e:	6013      	str	r3, [r2, #0]
 8001970:	4b70      	ldr	r3, [pc, #448]	@ (8001b34 <HAL_RCC_OscConfig+0x270>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	6a1b      	ldr	r3, [r3, #32]
 800197c:	496d      	ldr	r1, [pc, #436]	@ (8001b34 <HAL_RCC_OscConfig+0x270>)
 800197e:	4313      	orrs	r3, r2
 8001980:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001982:	4b6c      	ldr	r3, [pc, #432]	@ (8001b34 <HAL_RCC_OscConfig+0x270>)
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	69db      	ldr	r3, [r3, #28]
 800198e:	021b      	lsls	r3, r3, #8
 8001990:	4968      	ldr	r1, [pc, #416]	@ (8001b34 <HAL_RCC_OscConfig+0x270>)
 8001992:	4313      	orrs	r3, r2
 8001994:	604b      	str	r3, [r1, #4]
 8001996:	e025      	b.n	80019e4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001998:	4b66      	ldr	r3, [pc, #408]	@ (8001b34 <HAL_RCC_OscConfig+0x270>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4a65      	ldr	r2, [pc, #404]	@ (8001b34 <HAL_RCC_OscConfig+0x270>)
 800199e:	f043 0308 	orr.w	r3, r3, #8
 80019a2:	6013      	str	r3, [r2, #0]
 80019a4:	4b63      	ldr	r3, [pc, #396]	@ (8001b34 <HAL_RCC_OscConfig+0x270>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	6a1b      	ldr	r3, [r3, #32]
 80019b0:	4960      	ldr	r1, [pc, #384]	@ (8001b34 <HAL_RCC_OscConfig+0x270>)
 80019b2:	4313      	orrs	r3, r2
 80019b4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80019b6:	4b5f      	ldr	r3, [pc, #380]	@ (8001b34 <HAL_RCC_OscConfig+0x270>)
 80019b8:	685b      	ldr	r3, [r3, #4]
 80019ba:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	69db      	ldr	r3, [r3, #28]
 80019c2:	021b      	lsls	r3, r3, #8
 80019c4:	495b      	ldr	r1, [pc, #364]	@ (8001b34 <HAL_RCC_OscConfig+0x270>)
 80019c6:	4313      	orrs	r3, r2
 80019c8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80019ca:	69bb      	ldr	r3, [r7, #24]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d109      	bne.n	80019e4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6a1b      	ldr	r3, [r3, #32]
 80019d4:	4618      	mov	r0, r3
 80019d6:	f000 fd47 	bl	8002468 <RCC_SetFlashLatencyFromMSIRange>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d001      	beq.n	80019e4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80019e0:	2301      	movs	r3, #1
 80019e2:	e343      	b.n	800206c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80019e4:	f000 fc4a 	bl	800227c <HAL_RCC_GetSysClockFreq>
 80019e8:	4602      	mov	r2, r0
 80019ea:	4b52      	ldr	r3, [pc, #328]	@ (8001b34 <HAL_RCC_OscConfig+0x270>)
 80019ec:	689b      	ldr	r3, [r3, #8]
 80019ee:	091b      	lsrs	r3, r3, #4
 80019f0:	f003 030f 	and.w	r3, r3, #15
 80019f4:	4950      	ldr	r1, [pc, #320]	@ (8001b38 <HAL_RCC_OscConfig+0x274>)
 80019f6:	5ccb      	ldrb	r3, [r1, r3]
 80019f8:	f003 031f 	and.w	r3, r3, #31
 80019fc:	fa22 f303 	lsr.w	r3, r2, r3
 8001a00:	4a4e      	ldr	r2, [pc, #312]	@ (8001b3c <HAL_RCC_OscConfig+0x278>)
 8001a02:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001a04:	4b4e      	ldr	r3, [pc, #312]	@ (8001b40 <HAL_RCC_OscConfig+0x27c>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f7ff f951 	bl	8000cb0 <HAL_InitTick>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001a12:	7bfb      	ldrb	r3, [r7, #15]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d052      	beq.n	8001abe <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001a18:	7bfb      	ldrb	r3, [r7, #15]
 8001a1a:	e327      	b.n	800206c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	699b      	ldr	r3, [r3, #24]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d032      	beq.n	8001a8a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001a24:	4b43      	ldr	r3, [pc, #268]	@ (8001b34 <HAL_RCC_OscConfig+0x270>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4a42      	ldr	r2, [pc, #264]	@ (8001b34 <HAL_RCC_OscConfig+0x270>)
 8001a2a:	f043 0301 	orr.w	r3, r3, #1
 8001a2e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001a30:	f7ff fb90 	bl	8001154 <HAL_GetTick>
 8001a34:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001a36:	e008      	b.n	8001a4a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001a38:	f7ff fb8c 	bl	8001154 <HAL_GetTick>
 8001a3c:	4602      	mov	r2, r0
 8001a3e:	693b      	ldr	r3, [r7, #16]
 8001a40:	1ad3      	subs	r3, r2, r3
 8001a42:	2b02      	cmp	r3, #2
 8001a44:	d901      	bls.n	8001a4a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001a46:	2303      	movs	r3, #3
 8001a48:	e310      	b.n	800206c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001a4a:	4b3a      	ldr	r3, [pc, #232]	@ (8001b34 <HAL_RCC_OscConfig+0x270>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f003 0302 	and.w	r3, r3, #2
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d0f0      	beq.n	8001a38 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001a56:	4b37      	ldr	r3, [pc, #220]	@ (8001b34 <HAL_RCC_OscConfig+0x270>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4a36      	ldr	r2, [pc, #216]	@ (8001b34 <HAL_RCC_OscConfig+0x270>)
 8001a5c:	f043 0308 	orr.w	r3, r3, #8
 8001a60:	6013      	str	r3, [r2, #0]
 8001a62:	4b34      	ldr	r3, [pc, #208]	@ (8001b34 <HAL_RCC_OscConfig+0x270>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6a1b      	ldr	r3, [r3, #32]
 8001a6e:	4931      	ldr	r1, [pc, #196]	@ (8001b34 <HAL_RCC_OscConfig+0x270>)
 8001a70:	4313      	orrs	r3, r2
 8001a72:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001a74:	4b2f      	ldr	r3, [pc, #188]	@ (8001b34 <HAL_RCC_OscConfig+0x270>)
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	69db      	ldr	r3, [r3, #28]
 8001a80:	021b      	lsls	r3, r3, #8
 8001a82:	492c      	ldr	r1, [pc, #176]	@ (8001b34 <HAL_RCC_OscConfig+0x270>)
 8001a84:	4313      	orrs	r3, r2
 8001a86:	604b      	str	r3, [r1, #4]
 8001a88:	e01a      	b.n	8001ac0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001a8a:	4b2a      	ldr	r3, [pc, #168]	@ (8001b34 <HAL_RCC_OscConfig+0x270>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	4a29      	ldr	r2, [pc, #164]	@ (8001b34 <HAL_RCC_OscConfig+0x270>)
 8001a90:	f023 0301 	bic.w	r3, r3, #1
 8001a94:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001a96:	f7ff fb5d 	bl	8001154 <HAL_GetTick>
 8001a9a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001a9c:	e008      	b.n	8001ab0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001a9e:	f7ff fb59 	bl	8001154 <HAL_GetTick>
 8001aa2:	4602      	mov	r2, r0
 8001aa4:	693b      	ldr	r3, [r7, #16]
 8001aa6:	1ad3      	subs	r3, r2, r3
 8001aa8:	2b02      	cmp	r3, #2
 8001aaa:	d901      	bls.n	8001ab0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001aac:	2303      	movs	r3, #3
 8001aae:	e2dd      	b.n	800206c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001ab0:	4b20      	ldr	r3, [pc, #128]	@ (8001b34 <HAL_RCC_OscConfig+0x270>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f003 0302 	and.w	r3, r3, #2
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d1f0      	bne.n	8001a9e <HAL_RCC_OscConfig+0x1da>
 8001abc:	e000      	b.n	8001ac0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001abe:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f003 0301 	and.w	r3, r3, #1
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d074      	beq.n	8001bb6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001acc:	69bb      	ldr	r3, [r7, #24]
 8001ace:	2b08      	cmp	r3, #8
 8001ad0:	d005      	beq.n	8001ade <HAL_RCC_OscConfig+0x21a>
 8001ad2:	69bb      	ldr	r3, [r7, #24]
 8001ad4:	2b0c      	cmp	r3, #12
 8001ad6:	d10e      	bne.n	8001af6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001ad8:	697b      	ldr	r3, [r7, #20]
 8001ada:	2b03      	cmp	r3, #3
 8001adc:	d10b      	bne.n	8001af6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ade:	4b15      	ldr	r3, [pc, #84]	@ (8001b34 <HAL_RCC_OscConfig+0x270>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d064      	beq.n	8001bb4 <HAL_RCC_OscConfig+0x2f0>
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d160      	bne.n	8001bb4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001af2:	2301      	movs	r3, #1
 8001af4:	e2ba      	b.n	800206c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001afe:	d106      	bne.n	8001b0e <HAL_RCC_OscConfig+0x24a>
 8001b00:	4b0c      	ldr	r3, [pc, #48]	@ (8001b34 <HAL_RCC_OscConfig+0x270>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4a0b      	ldr	r2, [pc, #44]	@ (8001b34 <HAL_RCC_OscConfig+0x270>)
 8001b06:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b0a:	6013      	str	r3, [r2, #0]
 8001b0c:	e026      	b.n	8001b5c <HAL_RCC_OscConfig+0x298>
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	685b      	ldr	r3, [r3, #4]
 8001b12:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001b16:	d115      	bne.n	8001b44 <HAL_RCC_OscConfig+0x280>
 8001b18:	4b06      	ldr	r3, [pc, #24]	@ (8001b34 <HAL_RCC_OscConfig+0x270>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4a05      	ldr	r2, [pc, #20]	@ (8001b34 <HAL_RCC_OscConfig+0x270>)
 8001b1e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b22:	6013      	str	r3, [r2, #0]
 8001b24:	4b03      	ldr	r3, [pc, #12]	@ (8001b34 <HAL_RCC_OscConfig+0x270>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4a02      	ldr	r2, [pc, #8]	@ (8001b34 <HAL_RCC_OscConfig+0x270>)
 8001b2a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b2e:	6013      	str	r3, [r2, #0]
 8001b30:	e014      	b.n	8001b5c <HAL_RCC_OscConfig+0x298>
 8001b32:	bf00      	nop
 8001b34:	40021000 	.word	0x40021000
 8001b38:	08007dec 	.word	0x08007dec
 8001b3c:	20000008 	.word	0x20000008
 8001b40:	2000000c 	.word	0x2000000c
 8001b44:	4ba0      	ldr	r3, [pc, #640]	@ (8001dc8 <HAL_RCC_OscConfig+0x504>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a9f      	ldr	r2, [pc, #636]	@ (8001dc8 <HAL_RCC_OscConfig+0x504>)
 8001b4a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b4e:	6013      	str	r3, [r2, #0]
 8001b50:	4b9d      	ldr	r3, [pc, #628]	@ (8001dc8 <HAL_RCC_OscConfig+0x504>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a9c      	ldr	r2, [pc, #624]	@ (8001dc8 <HAL_RCC_OscConfig+0x504>)
 8001b56:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b5a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d013      	beq.n	8001b8c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b64:	f7ff faf6 	bl	8001154 <HAL_GetTick>
 8001b68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b6a:	e008      	b.n	8001b7e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b6c:	f7ff faf2 	bl	8001154 <HAL_GetTick>
 8001b70:	4602      	mov	r2, r0
 8001b72:	693b      	ldr	r3, [r7, #16]
 8001b74:	1ad3      	subs	r3, r2, r3
 8001b76:	2b64      	cmp	r3, #100	@ 0x64
 8001b78:	d901      	bls.n	8001b7e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001b7a:	2303      	movs	r3, #3
 8001b7c:	e276      	b.n	800206c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b7e:	4b92      	ldr	r3, [pc, #584]	@ (8001dc8 <HAL_RCC_OscConfig+0x504>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d0f0      	beq.n	8001b6c <HAL_RCC_OscConfig+0x2a8>
 8001b8a:	e014      	b.n	8001bb6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b8c:	f7ff fae2 	bl	8001154 <HAL_GetTick>
 8001b90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001b92:	e008      	b.n	8001ba6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b94:	f7ff fade 	bl	8001154 <HAL_GetTick>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	693b      	ldr	r3, [r7, #16]
 8001b9c:	1ad3      	subs	r3, r2, r3
 8001b9e:	2b64      	cmp	r3, #100	@ 0x64
 8001ba0:	d901      	bls.n	8001ba6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001ba2:	2303      	movs	r3, #3
 8001ba4:	e262      	b.n	800206c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ba6:	4b88      	ldr	r3, [pc, #544]	@ (8001dc8 <HAL_RCC_OscConfig+0x504>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d1f0      	bne.n	8001b94 <HAL_RCC_OscConfig+0x2d0>
 8001bb2:	e000      	b.n	8001bb6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bb4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f003 0302 	and.w	r3, r3, #2
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d060      	beq.n	8001c84 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001bc2:	69bb      	ldr	r3, [r7, #24]
 8001bc4:	2b04      	cmp	r3, #4
 8001bc6:	d005      	beq.n	8001bd4 <HAL_RCC_OscConfig+0x310>
 8001bc8:	69bb      	ldr	r3, [r7, #24]
 8001bca:	2b0c      	cmp	r3, #12
 8001bcc:	d119      	bne.n	8001c02 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001bce:	697b      	ldr	r3, [r7, #20]
 8001bd0:	2b02      	cmp	r3, #2
 8001bd2:	d116      	bne.n	8001c02 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001bd4:	4b7c      	ldr	r3, [pc, #496]	@ (8001dc8 <HAL_RCC_OscConfig+0x504>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d005      	beq.n	8001bec <HAL_RCC_OscConfig+0x328>
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	68db      	ldr	r3, [r3, #12]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d101      	bne.n	8001bec <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001be8:	2301      	movs	r3, #1
 8001bea:	e23f      	b.n	800206c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bec:	4b76      	ldr	r3, [pc, #472]	@ (8001dc8 <HAL_RCC_OscConfig+0x504>)
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	691b      	ldr	r3, [r3, #16]
 8001bf8:	061b      	lsls	r3, r3, #24
 8001bfa:	4973      	ldr	r1, [pc, #460]	@ (8001dc8 <HAL_RCC_OscConfig+0x504>)
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c00:	e040      	b.n	8001c84 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	68db      	ldr	r3, [r3, #12]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d023      	beq.n	8001c52 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c0a:	4b6f      	ldr	r3, [pc, #444]	@ (8001dc8 <HAL_RCC_OscConfig+0x504>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4a6e      	ldr	r2, [pc, #440]	@ (8001dc8 <HAL_RCC_OscConfig+0x504>)
 8001c10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c16:	f7ff fa9d 	bl	8001154 <HAL_GetTick>
 8001c1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c1c:	e008      	b.n	8001c30 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c1e:	f7ff fa99 	bl	8001154 <HAL_GetTick>
 8001c22:	4602      	mov	r2, r0
 8001c24:	693b      	ldr	r3, [r7, #16]
 8001c26:	1ad3      	subs	r3, r2, r3
 8001c28:	2b02      	cmp	r3, #2
 8001c2a:	d901      	bls.n	8001c30 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001c2c:	2303      	movs	r3, #3
 8001c2e:	e21d      	b.n	800206c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c30:	4b65      	ldr	r3, [pc, #404]	@ (8001dc8 <HAL_RCC_OscConfig+0x504>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d0f0      	beq.n	8001c1e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c3c:	4b62      	ldr	r3, [pc, #392]	@ (8001dc8 <HAL_RCC_OscConfig+0x504>)
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	691b      	ldr	r3, [r3, #16]
 8001c48:	061b      	lsls	r3, r3, #24
 8001c4a:	495f      	ldr	r1, [pc, #380]	@ (8001dc8 <HAL_RCC_OscConfig+0x504>)
 8001c4c:	4313      	orrs	r3, r2
 8001c4e:	604b      	str	r3, [r1, #4]
 8001c50:	e018      	b.n	8001c84 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c52:	4b5d      	ldr	r3, [pc, #372]	@ (8001dc8 <HAL_RCC_OscConfig+0x504>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4a5c      	ldr	r2, [pc, #368]	@ (8001dc8 <HAL_RCC_OscConfig+0x504>)
 8001c58:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001c5c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c5e:	f7ff fa79 	bl	8001154 <HAL_GetTick>
 8001c62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c64:	e008      	b.n	8001c78 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c66:	f7ff fa75 	bl	8001154 <HAL_GetTick>
 8001c6a:	4602      	mov	r2, r0
 8001c6c:	693b      	ldr	r3, [r7, #16]
 8001c6e:	1ad3      	subs	r3, r2, r3
 8001c70:	2b02      	cmp	r3, #2
 8001c72:	d901      	bls.n	8001c78 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001c74:	2303      	movs	r3, #3
 8001c76:	e1f9      	b.n	800206c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c78:	4b53      	ldr	r3, [pc, #332]	@ (8001dc8 <HAL_RCC_OscConfig+0x504>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d1f0      	bne.n	8001c66 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f003 0308 	and.w	r3, r3, #8
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d03c      	beq.n	8001d0a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	695b      	ldr	r3, [r3, #20]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d01c      	beq.n	8001cd2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c98:	4b4b      	ldr	r3, [pc, #300]	@ (8001dc8 <HAL_RCC_OscConfig+0x504>)
 8001c9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c9e:	4a4a      	ldr	r2, [pc, #296]	@ (8001dc8 <HAL_RCC_OscConfig+0x504>)
 8001ca0:	f043 0301 	orr.w	r3, r3, #1
 8001ca4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ca8:	f7ff fa54 	bl	8001154 <HAL_GetTick>
 8001cac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001cae:	e008      	b.n	8001cc2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cb0:	f7ff fa50 	bl	8001154 <HAL_GetTick>
 8001cb4:	4602      	mov	r2, r0
 8001cb6:	693b      	ldr	r3, [r7, #16]
 8001cb8:	1ad3      	subs	r3, r2, r3
 8001cba:	2b02      	cmp	r3, #2
 8001cbc:	d901      	bls.n	8001cc2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001cbe:	2303      	movs	r3, #3
 8001cc0:	e1d4      	b.n	800206c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001cc2:	4b41      	ldr	r3, [pc, #260]	@ (8001dc8 <HAL_RCC_OscConfig+0x504>)
 8001cc4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001cc8:	f003 0302 	and.w	r3, r3, #2
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d0ef      	beq.n	8001cb0 <HAL_RCC_OscConfig+0x3ec>
 8001cd0:	e01b      	b.n	8001d0a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001cd2:	4b3d      	ldr	r3, [pc, #244]	@ (8001dc8 <HAL_RCC_OscConfig+0x504>)
 8001cd4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001cd8:	4a3b      	ldr	r2, [pc, #236]	@ (8001dc8 <HAL_RCC_OscConfig+0x504>)
 8001cda:	f023 0301 	bic.w	r3, r3, #1
 8001cde:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ce2:	f7ff fa37 	bl	8001154 <HAL_GetTick>
 8001ce6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001ce8:	e008      	b.n	8001cfc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cea:	f7ff fa33 	bl	8001154 <HAL_GetTick>
 8001cee:	4602      	mov	r2, r0
 8001cf0:	693b      	ldr	r3, [r7, #16]
 8001cf2:	1ad3      	subs	r3, r2, r3
 8001cf4:	2b02      	cmp	r3, #2
 8001cf6:	d901      	bls.n	8001cfc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001cf8:	2303      	movs	r3, #3
 8001cfa:	e1b7      	b.n	800206c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001cfc:	4b32      	ldr	r3, [pc, #200]	@ (8001dc8 <HAL_RCC_OscConfig+0x504>)
 8001cfe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d02:	f003 0302 	and.w	r3, r3, #2
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d1ef      	bne.n	8001cea <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f003 0304 	and.w	r3, r3, #4
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	f000 80a6 	beq.w	8001e64 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001d1c:	4b2a      	ldr	r3, [pc, #168]	@ (8001dc8 <HAL_RCC_OscConfig+0x504>)
 8001d1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d10d      	bne.n	8001d44 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d28:	4b27      	ldr	r3, [pc, #156]	@ (8001dc8 <HAL_RCC_OscConfig+0x504>)
 8001d2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d2c:	4a26      	ldr	r2, [pc, #152]	@ (8001dc8 <HAL_RCC_OscConfig+0x504>)
 8001d2e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d32:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d34:	4b24      	ldr	r3, [pc, #144]	@ (8001dc8 <HAL_RCC_OscConfig+0x504>)
 8001d36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d3c:	60bb      	str	r3, [r7, #8]
 8001d3e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d40:	2301      	movs	r3, #1
 8001d42:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d44:	4b21      	ldr	r3, [pc, #132]	@ (8001dcc <HAL_RCC_OscConfig+0x508>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d118      	bne.n	8001d82 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001d50:	4b1e      	ldr	r3, [pc, #120]	@ (8001dcc <HAL_RCC_OscConfig+0x508>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4a1d      	ldr	r2, [pc, #116]	@ (8001dcc <HAL_RCC_OscConfig+0x508>)
 8001d56:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d5a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d5c:	f7ff f9fa 	bl	8001154 <HAL_GetTick>
 8001d60:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d62:	e008      	b.n	8001d76 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d64:	f7ff f9f6 	bl	8001154 <HAL_GetTick>
 8001d68:	4602      	mov	r2, r0
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	1ad3      	subs	r3, r2, r3
 8001d6e:	2b02      	cmp	r3, #2
 8001d70:	d901      	bls.n	8001d76 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001d72:	2303      	movs	r3, #3
 8001d74:	e17a      	b.n	800206c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d76:	4b15      	ldr	r3, [pc, #84]	@ (8001dcc <HAL_RCC_OscConfig+0x508>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d0f0      	beq.n	8001d64 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	689b      	ldr	r3, [r3, #8]
 8001d86:	2b01      	cmp	r3, #1
 8001d88:	d108      	bne.n	8001d9c <HAL_RCC_OscConfig+0x4d8>
 8001d8a:	4b0f      	ldr	r3, [pc, #60]	@ (8001dc8 <HAL_RCC_OscConfig+0x504>)
 8001d8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d90:	4a0d      	ldr	r2, [pc, #52]	@ (8001dc8 <HAL_RCC_OscConfig+0x504>)
 8001d92:	f043 0301 	orr.w	r3, r3, #1
 8001d96:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001d9a:	e029      	b.n	8001df0 <HAL_RCC_OscConfig+0x52c>
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	689b      	ldr	r3, [r3, #8]
 8001da0:	2b05      	cmp	r3, #5
 8001da2:	d115      	bne.n	8001dd0 <HAL_RCC_OscConfig+0x50c>
 8001da4:	4b08      	ldr	r3, [pc, #32]	@ (8001dc8 <HAL_RCC_OscConfig+0x504>)
 8001da6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001daa:	4a07      	ldr	r2, [pc, #28]	@ (8001dc8 <HAL_RCC_OscConfig+0x504>)
 8001dac:	f043 0304 	orr.w	r3, r3, #4
 8001db0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001db4:	4b04      	ldr	r3, [pc, #16]	@ (8001dc8 <HAL_RCC_OscConfig+0x504>)
 8001db6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001dba:	4a03      	ldr	r2, [pc, #12]	@ (8001dc8 <HAL_RCC_OscConfig+0x504>)
 8001dbc:	f043 0301 	orr.w	r3, r3, #1
 8001dc0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001dc4:	e014      	b.n	8001df0 <HAL_RCC_OscConfig+0x52c>
 8001dc6:	bf00      	nop
 8001dc8:	40021000 	.word	0x40021000
 8001dcc:	40007000 	.word	0x40007000
 8001dd0:	4b9c      	ldr	r3, [pc, #624]	@ (8002044 <HAL_RCC_OscConfig+0x780>)
 8001dd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001dd6:	4a9b      	ldr	r2, [pc, #620]	@ (8002044 <HAL_RCC_OscConfig+0x780>)
 8001dd8:	f023 0301 	bic.w	r3, r3, #1
 8001ddc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001de0:	4b98      	ldr	r3, [pc, #608]	@ (8002044 <HAL_RCC_OscConfig+0x780>)
 8001de2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001de6:	4a97      	ldr	r2, [pc, #604]	@ (8002044 <HAL_RCC_OscConfig+0x780>)
 8001de8:	f023 0304 	bic.w	r3, r3, #4
 8001dec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d016      	beq.n	8001e26 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001df8:	f7ff f9ac 	bl	8001154 <HAL_GetTick>
 8001dfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001dfe:	e00a      	b.n	8001e16 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e00:	f7ff f9a8 	bl	8001154 <HAL_GetTick>
 8001e04:	4602      	mov	r2, r0
 8001e06:	693b      	ldr	r3, [r7, #16]
 8001e08:	1ad3      	subs	r3, r2, r3
 8001e0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d901      	bls.n	8001e16 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001e12:	2303      	movs	r3, #3
 8001e14:	e12a      	b.n	800206c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e16:	4b8b      	ldr	r3, [pc, #556]	@ (8002044 <HAL_RCC_OscConfig+0x780>)
 8001e18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e1c:	f003 0302 	and.w	r3, r3, #2
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d0ed      	beq.n	8001e00 <HAL_RCC_OscConfig+0x53c>
 8001e24:	e015      	b.n	8001e52 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e26:	f7ff f995 	bl	8001154 <HAL_GetTick>
 8001e2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e2c:	e00a      	b.n	8001e44 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e2e:	f7ff f991 	bl	8001154 <HAL_GetTick>
 8001e32:	4602      	mov	r2, r0
 8001e34:	693b      	ldr	r3, [r7, #16]
 8001e36:	1ad3      	subs	r3, r2, r3
 8001e38:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d901      	bls.n	8001e44 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001e40:	2303      	movs	r3, #3
 8001e42:	e113      	b.n	800206c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e44:	4b7f      	ldr	r3, [pc, #508]	@ (8002044 <HAL_RCC_OscConfig+0x780>)
 8001e46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e4a:	f003 0302 	and.w	r3, r3, #2
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d1ed      	bne.n	8001e2e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001e52:	7ffb      	ldrb	r3, [r7, #31]
 8001e54:	2b01      	cmp	r3, #1
 8001e56:	d105      	bne.n	8001e64 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e58:	4b7a      	ldr	r3, [pc, #488]	@ (8002044 <HAL_RCC_OscConfig+0x780>)
 8001e5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e5c:	4a79      	ldr	r2, [pc, #484]	@ (8002044 <HAL_RCC_OscConfig+0x780>)
 8001e5e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001e62:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	f000 80fe 	beq.w	800206a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e72:	2b02      	cmp	r3, #2
 8001e74:	f040 80d0 	bne.w	8002018 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001e78:	4b72      	ldr	r3, [pc, #456]	@ (8002044 <HAL_RCC_OscConfig+0x780>)
 8001e7a:	68db      	ldr	r3, [r3, #12]
 8001e7c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e7e:	697b      	ldr	r3, [r7, #20]
 8001e80:	f003 0203 	and.w	r2, r3, #3
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e88:	429a      	cmp	r2, r3
 8001e8a:	d130      	bne.n	8001eee <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001e8c:	697b      	ldr	r3, [r7, #20]
 8001e8e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e96:	3b01      	subs	r3, #1
 8001e98:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e9a:	429a      	cmp	r2, r3
 8001e9c:	d127      	bne.n	8001eee <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001e9e:	697b      	ldr	r3, [r7, #20]
 8001ea0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ea8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001eaa:	429a      	cmp	r2, r3
 8001eac:	d11f      	bne.n	8001eee <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001eae:	697b      	ldr	r3, [r7, #20]
 8001eb0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001eb4:	687a      	ldr	r2, [r7, #4]
 8001eb6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001eb8:	2a07      	cmp	r2, #7
 8001eba:	bf14      	ite	ne
 8001ebc:	2201      	movne	r2, #1
 8001ebe:	2200      	moveq	r2, #0
 8001ec0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d113      	bne.n	8001eee <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ec6:	697b      	ldr	r3, [r7, #20]
 8001ec8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ed0:	085b      	lsrs	r3, r3, #1
 8001ed2:	3b01      	subs	r3, #1
 8001ed4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001ed6:	429a      	cmp	r2, r3
 8001ed8:	d109      	bne.n	8001eee <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001eda:	697b      	ldr	r3, [r7, #20]
 8001edc:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ee4:	085b      	lsrs	r3, r3, #1
 8001ee6:	3b01      	subs	r3, #1
 8001ee8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001eea:	429a      	cmp	r2, r3
 8001eec:	d06e      	beq.n	8001fcc <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001eee:	69bb      	ldr	r3, [r7, #24]
 8001ef0:	2b0c      	cmp	r3, #12
 8001ef2:	d069      	beq.n	8001fc8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001ef4:	4b53      	ldr	r3, [pc, #332]	@ (8002044 <HAL_RCC_OscConfig+0x780>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d105      	bne.n	8001f0c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001f00:	4b50      	ldr	r3, [pc, #320]	@ (8002044 <HAL_RCC_OscConfig+0x780>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d001      	beq.n	8001f10 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	e0ad      	b.n	800206c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001f10:	4b4c      	ldr	r3, [pc, #304]	@ (8002044 <HAL_RCC_OscConfig+0x780>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4a4b      	ldr	r2, [pc, #300]	@ (8002044 <HAL_RCC_OscConfig+0x780>)
 8001f16:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001f1a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001f1c:	f7ff f91a 	bl	8001154 <HAL_GetTick>
 8001f20:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f22:	e008      	b.n	8001f36 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f24:	f7ff f916 	bl	8001154 <HAL_GetTick>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	693b      	ldr	r3, [r7, #16]
 8001f2c:	1ad3      	subs	r3, r2, r3
 8001f2e:	2b02      	cmp	r3, #2
 8001f30:	d901      	bls.n	8001f36 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001f32:	2303      	movs	r3, #3
 8001f34:	e09a      	b.n	800206c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f36:	4b43      	ldr	r3, [pc, #268]	@ (8002044 <HAL_RCC_OscConfig+0x780>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d1f0      	bne.n	8001f24 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f42:	4b40      	ldr	r3, [pc, #256]	@ (8002044 <HAL_RCC_OscConfig+0x780>)
 8001f44:	68da      	ldr	r2, [r3, #12]
 8001f46:	4b40      	ldr	r3, [pc, #256]	@ (8002048 <HAL_RCC_OscConfig+0x784>)
 8001f48:	4013      	ands	r3, r2
 8001f4a:	687a      	ldr	r2, [r7, #4]
 8001f4c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001f4e:	687a      	ldr	r2, [r7, #4]
 8001f50:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001f52:	3a01      	subs	r2, #1
 8001f54:	0112      	lsls	r2, r2, #4
 8001f56:	4311      	orrs	r1, r2
 8001f58:	687a      	ldr	r2, [r7, #4]
 8001f5a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001f5c:	0212      	lsls	r2, r2, #8
 8001f5e:	4311      	orrs	r1, r2
 8001f60:	687a      	ldr	r2, [r7, #4]
 8001f62:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001f64:	0852      	lsrs	r2, r2, #1
 8001f66:	3a01      	subs	r2, #1
 8001f68:	0552      	lsls	r2, r2, #21
 8001f6a:	4311      	orrs	r1, r2
 8001f6c:	687a      	ldr	r2, [r7, #4]
 8001f6e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001f70:	0852      	lsrs	r2, r2, #1
 8001f72:	3a01      	subs	r2, #1
 8001f74:	0652      	lsls	r2, r2, #25
 8001f76:	4311      	orrs	r1, r2
 8001f78:	687a      	ldr	r2, [r7, #4]
 8001f7a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001f7c:	0912      	lsrs	r2, r2, #4
 8001f7e:	0452      	lsls	r2, r2, #17
 8001f80:	430a      	orrs	r2, r1
 8001f82:	4930      	ldr	r1, [pc, #192]	@ (8002044 <HAL_RCC_OscConfig+0x780>)
 8001f84:	4313      	orrs	r3, r2
 8001f86:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001f88:	4b2e      	ldr	r3, [pc, #184]	@ (8002044 <HAL_RCC_OscConfig+0x780>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4a2d      	ldr	r2, [pc, #180]	@ (8002044 <HAL_RCC_OscConfig+0x780>)
 8001f8e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001f92:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001f94:	4b2b      	ldr	r3, [pc, #172]	@ (8002044 <HAL_RCC_OscConfig+0x780>)
 8001f96:	68db      	ldr	r3, [r3, #12]
 8001f98:	4a2a      	ldr	r2, [pc, #168]	@ (8002044 <HAL_RCC_OscConfig+0x780>)
 8001f9a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001f9e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001fa0:	f7ff f8d8 	bl	8001154 <HAL_GetTick>
 8001fa4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001fa6:	e008      	b.n	8001fba <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fa8:	f7ff f8d4 	bl	8001154 <HAL_GetTick>
 8001fac:	4602      	mov	r2, r0
 8001fae:	693b      	ldr	r3, [r7, #16]
 8001fb0:	1ad3      	subs	r3, r2, r3
 8001fb2:	2b02      	cmp	r3, #2
 8001fb4:	d901      	bls.n	8001fba <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001fb6:	2303      	movs	r3, #3
 8001fb8:	e058      	b.n	800206c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001fba:	4b22      	ldr	r3, [pc, #136]	@ (8002044 <HAL_RCC_OscConfig+0x780>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d0f0      	beq.n	8001fa8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001fc6:	e050      	b.n	800206a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001fc8:	2301      	movs	r3, #1
 8001fca:	e04f      	b.n	800206c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001fcc:	4b1d      	ldr	r3, [pc, #116]	@ (8002044 <HAL_RCC_OscConfig+0x780>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d148      	bne.n	800206a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001fd8:	4b1a      	ldr	r3, [pc, #104]	@ (8002044 <HAL_RCC_OscConfig+0x780>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a19      	ldr	r2, [pc, #100]	@ (8002044 <HAL_RCC_OscConfig+0x780>)
 8001fde:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001fe2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001fe4:	4b17      	ldr	r3, [pc, #92]	@ (8002044 <HAL_RCC_OscConfig+0x780>)
 8001fe6:	68db      	ldr	r3, [r3, #12]
 8001fe8:	4a16      	ldr	r2, [pc, #88]	@ (8002044 <HAL_RCC_OscConfig+0x780>)
 8001fea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001fee:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001ff0:	f7ff f8b0 	bl	8001154 <HAL_GetTick>
 8001ff4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ff6:	e008      	b.n	800200a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ff8:	f7ff f8ac 	bl	8001154 <HAL_GetTick>
 8001ffc:	4602      	mov	r2, r0
 8001ffe:	693b      	ldr	r3, [r7, #16]
 8002000:	1ad3      	subs	r3, r2, r3
 8002002:	2b02      	cmp	r3, #2
 8002004:	d901      	bls.n	800200a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002006:	2303      	movs	r3, #3
 8002008:	e030      	b.n	800206c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800200a:	4b0e      	ldr	r3, [pc, #56]	@ (8002044 <HAL_RCC_OscConfig+0x780>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002012:	2b00      	cmp	r3, #0
 8002014:	d0f0      	beq.n	8001ff8 <HAL_RCC_OscConfig+0x734>
 8002016:	e028      	b.n	800206a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002018:	69bb      	ldr	r3, [r7, #24]
 800201a:	2b0c      	cmp	r3, #12
 800201c:	d023      	beq.n	8002066 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800201e:	4b09      	ldr	r3, [pc, #36]	@ (8002044 <HAL_RCC_OscConfig+0x780>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4a08      	ldr	r2, [pc, #32]	@ (8002044 <HAL_RCC_OscConfig+0x780>)
 8002024:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002028:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800202a:	f7ff f893 	bl	8001154 <HAL_GetTick>
 800202e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002030:	e00c      	b.n	800204c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002032:	f7ff f88f 	bl	8001154 <HAL_GetTick>
 8002036:	4602      	mov	r2, r0
 8002038:	693b      	ldr	r3, [r7, #16]
 800203a:	1ad3      	subs	r3, r2, r3
 800203c:	2b02      	cmp	r3, #2
 800203e:	d905      	bls.n	800204c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002040:	2303      	movs	r3, #3
 8002042:	e013      	b.n	800206c <HAL_RCC_OscConfig+0x7a8>
 8002044:	40021000 	.word	0x40021000
 8002048:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800204c:	4b09      	ldr	r3, [pc, #36]	@ (8002074 <HAL_RCC_OscConfig+0x7b0>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002054:	2b00      	cmp	r3, #0
 8002056:	d1ec      	bne.n	8002032 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002058:	4b06      	ldr	r3, [pc, #24]	@ (8002074 <HAL_RCC_OscConfig+0x7b0>)
 800205a:	68da      	ldr	r2, [r3, #12]
 800205c:	4905      	ldr	r1, [pc, #20]	@ (8002074 <HAL_RCC_OscConfig+0x7b0>)
 800205e:	4b06      	ldr	r3, [pc, #24]	@ (8002078 <HAL_RCC_OscConfig+0x7b4>)
 8002060:	4013      	ands	r3, r2
 8002062:	60cb      	str	r3, [r1, #12]
 8002064:	e001      	b.n	800206a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002066:	2301      	movs	r3, #1
 8002068:	e000      	b.n	800206c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800206a:	2300      	movs	r3, #0
}
 800206c:	4618      	mov	r0, r3
 800206e:	3720      	adds	r7, #32
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}
 8002074:	40021000 	.word	0x40021000
 8002078:	feeefffc 	.word	0xfeeefffc

0800207c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b084      	sub	sp, #16
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
 8002084:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d101      	bne.n	8002090 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800208c:	2301      	movs	r3, #1
 800208e:	e0e7      	b.n	8002260 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002090:	4b75      	ldr	r3, [pc, #468]	@ (8002268 <HAL_RCC_ClockConfig+0x1ec>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f003 0307 	and.w	r3, r3, #7
 8002098:	683a      	ldr	r2, [r7, #0]
 800209a:	429a      	cmp	r2, r3
 800209c:	d910      	bls.n	80020c0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800209e:	4b72      	ldr	r3, [pc, #456]	@ (8002268 <HAL_RCC_ClockConfig+0x1ec>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f023 0207 	bic.w	r2, r3, #7
 80020a6:	4970      	ldr	r1, [pc, #448]	@ (8002268 <HAL_RCC_ClockConfig+0x1ec>)
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	4313      	orrs	r3, r2
 80020ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80020ae:	4b6e      	ldr	r3, [pc, #440]	@ (8002268 <HAL_RCC_ClockConfig+0x1ec>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f003 0307 	and.w	r3, r3, #7
 80020b6:	683a      	ldr	r2, [r7, #0]
 80020b8:	429a      	cmp	r2, r3
 80020ba:	d001      	beq.n	80020c0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80020bc:	2301      	movs	r3, #1
 80020be:	e0cf      	b.n	8002260 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f003 0302 	and.w	r3, r3, #2
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d010      	beq.n	80020ee <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	689a      	ldr	r2, [r3, #8]
 80020d0:	4b66      	ldr	r3, [pc, #408]	@ (800226c <HAL_RCC_ClockConfig+0x1f0>)
 80020d2:	689b      	ldr	r3, [r3, #8]
 80020d4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80020d8:	429a      	cmp	r2, r3
 80020da:	d908      	bls.n	80020ee <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020dc:	4b63      	ldr	r3, [pc, #396]	@ (800226c <HAL_RCC_ClockConfig+0x1f0>)
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	689b      	ldr	r3, [r3, #8]
 80020e8:	4960      	ldr	r1, [pc, #384]	@ (800226c <HAL_RCC_ClockConfig+0x1f0>)
 80020ea:	4313      	orrs	r3, r2
 80020ec:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f003 0301 	and.w	r3, r3, #1
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d04c      	beq.n	8002194 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	2b03      	cmp	r3, #3
 8002100:	d107      	bne.n	8002112 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002102:	4b5a      	ldr	r3, [pc, #360]	@ (800226c <HAL_RCC_ClockConfig+0x1f0>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800210a:	2b00      	cmp	r3, #0
 800210c:	d121      	bne.n	8002152 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800210e:	2301      	movs	r3, #1
 8002110:	e0a6      	b.n	8002260 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	2b02      	cmp	r3, #2
 8002118:	d107      	bne.n	800212a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800211a:	4b54      	ldr	r3, [pc, #336]	@ (800226c <HAL_RCC_ClockConfig+0x1f0>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002122:	2b00      	cmp	r3, #0
 8002124:	d115      	bne.n	8002152 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	e09a      	b.n	8002260 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d107      	bne.n	8002142 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002132:	4b4e      	ldr	r3, [pc, #312]	@ (800226c <HAL_RCC_ClockConfig+0x1f0>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f003 0302 	and.w	r3, r3, #2
 800213a:	2b00      	cmp	r3, #0
 800213c:	d109      	bne.n	8002152 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800213e:	2301      	movs	r3, #1
 8002140:	e08e      	b.n	8002260 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002142:	4b4a      	ldr	r3, [pc, #296]	@ (800226c <HAL_RCC_ClockConfig+0x1f0>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800214a:	2b00      	cmp	r3, #0
 800214c:	d101      	bne.n	8002152 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800214e:	2301      	movs	r3, #1
 8002150:	e086      	b.n	8002260 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002152:	4b46      	ldr	r3, [pc, #280]	@ (800226c <HAL_RCC_ClockConfig+0x1f0>)
 8002154:	689b      	ldr	r3, [r3, #8]
 8002156:	f023 0203 	bic.w	r2, r3, #3
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	4943      	ldr	r1, [pc, #268]	@ (800226c <HAL_RCC_ClockConfig+0x1f0>)
 8002160:	4313      	orrs	r3, r2
 8002162:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002164:	f7fe fff6 	bl	8001154 <HAL_GetTick>
 8002168:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800216a:	e00a      	b.n	8002182 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800216c:	f7fe fff2 	bl	8001154 <HAL_GetTick>
 8002170:	4602      	mov	r2, r0
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	1ad3      	subs	r3, r2, r3
 8002176:	f241 3288 	movw	r2, #5000	@ 0x1388
 800217a:	4293      	cmp	r3, r2
 800217c:	d901      	bls.n	8002182 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800217e:	2303      	movs	r3, #3
 8002180:	e06e      	b.n	8002260 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002182:	4b3a      	ldr	r3, [pc, #232]	@ (800226c <HAL_RCC_ClockConfig+0x1f0>)
 8002184:	689b      	ldr	r3, [r3, #8]
 8002186:	f003 020c 	and.w	r2, r3, #12
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	009b      	lsls	r3, r3, #2
 8002190:	429a      	cmp	r2, r3
 8002192:	d1eb      	bne.n	800216c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f003 0302 	and.w	r3, r3, #2
 800219c:	2b00      	cmp	r3, #0
 800219e:	d010      	beq.n	80021c2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	689a      	ldr	r2, [r3, #8]
 80021a4:	4b31      	ldr	r3, [pc, #196]	@ (800226c <HAL_RCC_ClockConfig+0x1f0>)
 80021a6:	689b      	ldr	r3, [r3, #8]
 80021a8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80021ac:	429a      	cmp	r2, r3
 80021ae:	d208      	bcs.n	80021c2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021b0:	4b2e      	ldr	r3, [pc, #184]	@ (800226c <HAL_RCC_ClockConfig+0x1f0>)
 80021b2:	689b      	ldr	r3, [r3, #8]
 80021b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	689b      	ldr	r3, [r3, #8]
 80021bc:	492b      	ldr	r1, [pc, #172]	@ (800226c <HAL_RCC_ClockConfig+0x1f0>)
 80021be:	4313      	orrs	r3, r2
 80021c0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80021c2:	4b29      	ldr	r3, [pc, #164]	@ (8002268 <HAL_RCC_ClockConfig+0x1ec>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f003 0307 	and.w	r3, r3, #7
 80021ca:	683a      	ldr	r2, [r7, #0]
 80021cc:	429a      	cmp	r2, r3
 80021ce:	d210      	bcs.n	80021f2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021d0:	4b25      	ldr	r3, [pc, #148]	@ (8002268 <HAL_RCC_ClockConfig+0x1ec>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f023 0207 	bic.w	r2, r3, #7
 80021d8:	4923      	ldr	r1, [pc, #140]	@ (8002268 <HAL_RCC_ClockConfig+0x1ec>)
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	4313      	orrs	r3, r2
 80021de:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80021e0:	4b21      	ldr	r3, [pc, #132]	@ (8002268 <HAL_RCC_ClockConfig+0x1ec>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f003 0307 	and.w	r3, r3, #7
 80021e8:	683a      	ldr	r2, [r7, #0]
 80021ea:	429a      	cmp	r2, r3
 80021ec:	d001      	beq.n	80021f2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80021ee:	2301      	movs	r3, #1
 80021f0:	e036      	b.n	8002260 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f003 0304 	and.w	r3, r3, #4
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d008      	beq.n	8002210 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021fe:	4b1b      	ldr	r3, [pc, #108]	@ (800226c <HAL_RCC_ClockConfig+0x1f0>)
 8002200:	689b      	ldr	r3, [r3, #8]
 8002202:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	68db      	ldr	r3, [r3, #12]
 800220a:	4918      	ldr	r1, [pc, #96]	@ (800226c <HAL_RCC_ClockConfig+0x1f0>)
 800220c:	4313      	orrs	r3, r2
 800220e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f003 0308 	and.w	r3, r3, #8
 8002218:	2b00      	cmp	r3, #0
 800221a:	d009      	beq.n	8002230 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800221c:	4b13      	ldr	r3, [pc, #76]	@ (800226c <HAL_RCC_ClockConfig+0x1f0>)
 800221e:	689b      	ldr	r3, [r3, #8]
 8002220:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	691b      	ldr	r3, [r3, #16]
 8002228:	00db      	lsls	r3, r3, #3
 800222a:	4910      	ldr	r1, [pc, #64]	@ (800226c <HAL_RCC_ClockConfig+0x1f0>)
 800222c:	4313      	orrs	r3, r2
 800222e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002230:	f000 f824 	bl	800227c <HAL_RCC_GetSysClockFreq>
 8002234:	4602      	mov	r2, r0
 8002236:	4b0d      	ldr	r3, [pc, #52]	@ (800226c <HAL_RCC_ClockConfig+0x1f0>)
 8002238:	689b      	ldr	r3, [r3, #8]
 800223a:	091b      	lsrs	r3, r3, #4
 800223c:	f003 030f 	and.w	r3, r3, #15
 8002240:	490b      	ldr	r1, [pc, #44]	@ (8002270 <HAL_RCC_ClockConfig+0x1f4>)
 8002242:	5ccb      	ldrb	r3, [r1, r3]
 8002244:	f003 031f 	and.w	r3, r3, #31
 8002248:	fa22 f303 	lsr.w	r3, r2, r3
 800224c:	4a09      	ldr	r2, [pc, #36]	@ (8002274 <HAL_RCC_ClockConfig+0x1f8>)
 800224e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002250:	4b09      	ldr	r3, [pc, #36]	@ (8002278 <HAL_RCC_ClockConfig+0x1fc>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4618      	mov	r0, r3
 8002256:	f7fe fd2b 	bl	8000cb0 <HAL_InitTick>
 800225a:	4603      	mov	r3, r0
 800225c:	72fb      	strb	r3, [r7, #11]

  return status;
 800225e:	7afb      	ldrb	r3, [r7, #11]
}
 8002260:	4618      	mov	r0, r3
 8002262:	3710      	adds	r7, #16
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}
 8002268:	40022000 	.word	0x40022000
 800226c:	40021000 	.word	0x40021000
 8002270:	08007dec 	.word	0x08007dec
 8002274:	20000008 	.word	0x20000008
 8002278:	2000000c 	.word	0x2000000c

0800227c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800227c:	b480      	push	{r7}
 800227e:	b089      	sub	sp, #36	@ 0x24
 8002280:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002282:	2300      	movs	r3, #0
 8002284:	61fb      	str	r3, [r7, #28]
 8002286:	2300      	movs	r3, #0
 8002288:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800228a:	4b3e      	ldr	r3, [pc, #248]	@ (8002384 <HAL_RCC_GetSysClockFreq+0x108>)
 800228c:	689b      	ldr	r3, [r3, #8]
 800228e:	f003 030c 	and.w	r3, r3, #12
 8002292:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002294:	4b3b      	ldr	r3, [pc, #236]	@ (8002384 <HAL_RCC_GetSysClockFreq+0x108>)
 8002296:	68db      	ldr	r3, [r3, #12]
 8002298:	f003 0303 	and.w	r3, r3, #3
 800229c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800229e:	693b      	ldr	r3, [r7, #16]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d005      	beq.n	80022b0 <HAL_RCC_GetSysClockFreq+0x34>
 80022a4:	693b      	ldr	r3, [r7, #16]
 80022a6:	2b0c      	cmp	r3, #12
 80022a8:	d121      	bne.n	80022ee <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	2b01      	cmp	r3, #1
 80022ae:	d11e      	bne.n	80022ee <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80022b0:	4b34      	ldr	r3, [pc, #208]	@ (8002384 <HAL_RCC_GetSysClockFreq+0x108>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f003 0308 	and.w	r3, r3, #8
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d107      	bne.n	80022cc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80022bc:	4b31      	ldr	r3, [pc, #196]	@ (8002384 <HAL_RCC_GetSysClockFreq+0x108>)
 80022be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80022c2:	0a1b      	lsrs	r3, r3, #8
 80022c4:	f003 030f 	and.w	r3, r3, #15
 80022c8:	61fb      	str	r3, [r7, #28]
 80022ca:	e005      	b.n	80022d8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80022cc:	4b2d      	ldr	r3, [pc, #180]	@ (8002384 <HAL_RCC_GetSysClockFreq+0x108>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	091b      	lsrs	r3, r3, #4
 80022d2:	f003 030f 	and.w	r3, r3, #15
 80022d6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80022d8:	4a2b      	ldr	r2, [pc, #172]	@ (8002388 <HAL_RCC_GetSysClockFreq+0x10c>)
 80022da:	69fb      	ldr	r3, [r7, #28]
 80022dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022e0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80022e2:	693b      	ldr	r3, [r7, #16]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d10d      	bne.n	8002304 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80022e8:	69fb      	ldr	r3, [r7, #28]
 80022ea:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80022ec:	e00a      	b.n	8002304 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80022ee:	693b      	ldr	r3, [r7, #16]
 80022f0:	2b04      	cmp	r3, #4
 80022f2:	d102      	bne.n	80022fa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80022f4:	4b25      	ldr	r3, [pc, #148]	@ (800238c <HAL_RCC_GetSysClockFreq+0x110>)
 80022f6:	61bb      	str	r3, [r7, #24]
 80022f8:	e004      	b.n	8002304 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80022fa:	693b      	ldr	r3, [r7, #16]
 80022fc:	2b08      	cmp	r3, #8
 80022fe:	d101      	bne.n	8002304 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002300:	4b23      	ldr	r3, [pc, #140]	@ (8002390 <HAL_RCC_GetSysClockFreq+0x114>)
 8002302:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002304:	693b      	ldr	r3, [r7, #16]
 8002306:	2b0c      	cmp	r3, #12
 8002308:	d134      	bne.n	8002374 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800230a:	4b1e      	ldr	r3, [pc, #120]	@ (8002384 <HAL_RCC_GetSysClockFreq+0x108>)
 800230c:	68db      	ldr	r3, [r3, #12]
 800230e:	f003 0303 	and.w	r3, r3, #3
 8002312:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002314:	68bb      	ldr	r3, [r7, #8]
 8002316:	2b02      	cmp	r3, #2
 8002318:	d003      	beq.n	8002322 <HAL_RCC_GetSysClockFreq+0xa6>
 800231a:	68bb      	ldr	r3, [r7, #8]
 800231c:	2b03      	cmp	r3, #3
 800231e:	d003      	beq.n	8002328 <HAL_RCC_GetSysClockFreq+0xac>
 8002320:	e005      	b.n	800232e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002322:	4b1a      	ldr	r3, [pc, #104]	@ (800238c <HAL_RCC_GetSysClockFreq+0x110>)
 8002324:	617b      	str	r3, [r7, #20]
      break;
 8002326:	e005      	b.n	8002334 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002328:	4b19      	ldr	r3, [pc, #100]	@ (8002390 <HAL_RCC_GetSysClockFreq+0x114>)
 800232a:	617b      	str	r3, [r7, #20]
      break;
 800232c:	e002      	b.n	8002334 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800232e:	69fb      	ldr	r3, [r7, #28]
 8002330:	617b      	str	r3, [r7, #20]
      break;
 8002332:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002334:	4b13      	ldr	r3, [pc, #76]	@ (8002384 <HAL_RCC_GetSysClockFreq+0x108>)
 8002336:	68db      	ldr	r3, [r3, #12]
 8002338:	091b      	lsrs	r3, r3, #4
 800233a:	f003 0307 	and.w	r3, r3, #7
 800233e:	3301      	adds	r3, #1
 8002340:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002342:	4b10      	ldr	r3, [pc, #64]	@ (8002384 <HAL_RCC_GetSysClockFreq+0x108>)
 8002344:	68db      	ldr	r3, [r3, #12]
 8002346:	0a1b      	lsrs	r3, r3, #8
 8002348:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800234c:	697a      	ldr	r2, [r7, #20]
 800234e:	fb03 f202 	mul.w	r2, r3, r2
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	fbb2 f3f3 	udiv	r3, r2, r3
 8002358:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800235a:	4b0a      	ldr	r3, [pc, #40]	@ (8002384 <HAL_RCC_GetSysClockFreq+0x108>)
 800235c:	68db      	ldr	r3, [r3, #12]
 800235e:	0e5b      	lsrs	r3, r3, #25
 8002360:	f003 0303 	and.w	r3, r3, #3
 8002364:	3301      	adds	r3, #1
 8002366:	005b      	lsls	r3, r3, #1
 8002368:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800236a:	697a      	ldr	r2, [r7, #20]
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002372:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002374:	69bb      	ldr	r3, [r7, #24]
}
 8002376:	4618      	mov	r0, r3
 8002378:	3724      	adds	r7, #36	@ 0x24
 800237a:	46bd      	mov	sp, r7
 800237c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002380:	4770      	bx	lr
 8002382:	bf00      	nop
 8002384:	40021000 	.word	0x40021000
 8002388:	08007e04 	.word	0x08007e04
 800238c:	00f42400 	.word	0x00f42400
 8002390:	007a1200 	.word	0x007a1200

08002394 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002394:	b480      	push	{r7}
 8002396:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002398:	4b03      	ldr	r3, [pc, #12]	@ (80023a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800239a:	681b      	ldr	r3, [r3, #0]
}
 800239c:	4618      	mov	r0, r3
 800239e:	46bd      	mov	sp, r7
 80023a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a4:	4770      	bx	lr
 80023a6:	bf00      	nop
 80023a8:	20000008 	.word	0x20000008

080023ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80023b0:	f7ff fff0 	bl	8002394 <HAL_RCC_GetHCLKFreq>
 80023b4:	4602      	mov	r2, r0
 80023b6:	4b06      	ldr	r3, [pc, #24]	@ (80023d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80023b8:	689b      	ldr	r3, [r3, #8]
 80023ba:	0a1b      	lsrs	r3, r3, #8
 80023bc:	f003 0307 	and.w	r3, r3, #7
 80023c0:	4904      	ldr	r1, [pc, #16]	@ (80023d4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80023c2:	5ccb      	ldrb	r3, [r1, r3]
 80023c4:	f003 031f 	and.w	r3, r3, #31
 80023c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80023cc:	4618      	mov	r0, r3
 80023ce:	bd80      	pop	{r7, pc}
 80023d0:	40021000 	.word	0x40021000
 80023d4:	08007dfc 	.word	0x08007dfc

080023d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80023dc:	f7ff ffda 	bl	8002394 <HAL_RCC_GetHCLKFreq>
 80023e0:	4602      	mov	r2, r0
 80023e2:	4b06      	ldr	r3, [pc, #24]	@ (80023fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80023e4:	689b      	ldr	r3, [r3, #8]
 80023e6:	0adb      	lsrs	r3, r3, #11
 80023e8:	f003 0307 	and.w	r3, r3, #7
 80023ec:	4904      	ldr	r1, [pc, #16]	@ (8002400 <HAL_RCC_GetPCLK2Freq+0x28>)
 80023ee:	5ccb      	ldrb	r3, [r1, r3]
 80023f0:	f003 031f 	and.w	r3, r3, #31
 80023f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80023f8:	4618      	mov	r0, r3
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	40021000 	.word	0x40021000
 8002400:	08007dfc 	.word	0x08007dfc

08002404 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002404:	b480      	push	{r7}
 8002406:	b083      	sub	sp, #12
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
 800240c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	220f      	movs	r2, #15
 8002412:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8002414:	4b12      	ldr	r3, [pc, #72]	@ (8002460 <HAL_RCC_GetClockConfig+0x5c>)
 8002416:	689b      	ldr	r3, [r3, #8]
 8002418:	f003 0203 	and.w	r2, r3, #3
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8002420:	4b0f      	ldr	r3, [pc, #60]	@ (8002460 <HAL_RCC_GetClockConfig+0x5c>)
 8002422:	689b      	ldr	r3, [r3, #8]
 8002424:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800242c:	4b0c      	ldr	r3, [pc, #48]	@ (8002460 <HAL_RCC_GetClockConfig+0x5c>)
 800242e:	689b      	ldr	r3, [r3, #8]
 8002430:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8002438:	4b09      	ldr	r3, [pc, #36]	@ (8002460 <HAL_RCC_GetClockConfig+0x5c>)
 800243a:	689b      	ldr	r3, [r3, #8]
 800243c:	08db      	lsrs	r3, r3, #3
 800243e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002446:	4b07      	ldr	r3, [pc, #28]	@ (8002464 <HAL_RCC_GetClockConfig+0x60>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f003 0207 	and.w	r2, r3, #7
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	601a      	str	r2, [r3, #0]
}
 8002452:	bf00      	nop
 8002454:	370c      	adds	r7, #12
 8002456:	46bd      	mov	sp, r7
 8002458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245c:	4770      	bx	lr
 800245e:	bf00      	nop
 8002460:	40021000 	.word	0x40021000
 8002464:	40022000 	.word	0x40022000

08002468 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b086      	sub	sp, #24
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002470:	2300      	movs	r3, #0
 8002472:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002474:	4b2a      	ldr	r3, [pc, #168]	@ (8002520 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002476:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002478:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800247c:	2b00      	cmp	r3, #0
 800247e:	d003      	beq.n	8002488 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002480:	f7ff f9bc 	bl	80017fc <HAL_PWREx_GetVoltageRange>
 8002484:	6178      	str	r0, [r7, #20]
 8002486:	e014      	b.n	80024b2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002488:	4b25      	ldr	r3, [pc, #148]	@ (8002520 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800248a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800248c:	4a24      	ldr	r2, [pc, #144]	@ (8002520 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800248e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002492:	6593      	str	r3, [r2, #88]	@ 0x58
 8002494:	4b22      	ldr	r3, [pc, #136]	@ (8002520 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002496:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002498:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800249c:	60fb      	str	r3, [r7, #12]
 800249e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80024a0:	f7ff f9ac 	bl	80017fc <HAL_PWREx_GetVoltageRange>
 80024a4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80024a6:	4b1e      	ldr	r3, [pc, #120]	@ (8002520 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80024a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024aa:	4a1d      	ldr	r2, [pc, #116]	@ (8002520 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80024ac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80024b0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80024b2:	697b      	ldr	r3, [r7, #20]
 80024b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80024b8:	d10b      	bne.n	80024d2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2b80      	cmp	r3, #128	@ 0x80
 80024be:	d919      	bls.n	80024f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2ba0      	cmp	r3, #160	@ 0xa0
 80024c4:	d902      	bls.n	80024cc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80024c6:	2302      	movs	r3, #2
 80024c8:	613b      	str	r3, [r7, #16]
 80024ca:	e013      	b.n	80024f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80024cc:	2301      	movs	r3, #1
 80024ce:	613b      	str	r3, [r7, #16]
 80024d0:	e010      	b.n	80024f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2b80      	cmp	r3, #128	@ 0x80
 80024d6:	d902      	bls.n	80024de <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80024d8:	2303      	movs	r3, #3
 80024da:	613b      	str	r3, [r7, #16]
 80024dc:	e00a      	b.n	80024f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2b80      	cmp	r3, #128	@ 0x80
 80024e2:	d102      	bne.n	80024ea <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80024e4:	2302      	movs	r3, #2
 80024e6:	613b      	str	r3, [r7, #16]
 80024e8:	e004      	b.n	80024f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2b70      	cmp	r3, #112	@ 0x70
 80024ee:	d101      	bne.n	80024f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80024f0:	2301      	movs	r3, #1
 80024f2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80024f4:	4b0b      	ldr	r3, [pc, #44]	@ (8002524 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f023 0207 	bic.w	r2, r3, #7
 80024fc:	4909      	ldr	r1, [pc, #36]	@ (8002524 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80024fe:	693b      	ldr	r3, [r7, #16]
 8002500:	4313      	orrs	r3, r2
 8002502:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002504:	4b07      	ldr	r3, [pc, #28]	@ (8002524 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f003 0307 	and.w	r3, r3, #7
 800250c:	693a      	ldr	r2, [r7, #16]
 800250e:	429a      	cmp	r2, r3
 8002510:	d001      	beq.n	8002516 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002512:	2301      	movs	r3, #1
 8002514:	e000      	b.n	8002518 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002516:	2300      	movs	r3, #0
}
 8002518:	4618      	mov	r0, r3
 800251a:	3718      	adds	r7, #24
 800251c:	46bd      	mov	sp, r7
 800251e:	bd80      	pop	{r7, pc}
 8002520:	40021000 	.word	0x40021000
 8002524:	40022000 	.word	0x40022000

08002528 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b086      	sub	sp, #24
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002530:	2300      	movs	r3, #0
 8002532:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002534:	2300      	movs	r3, #0
 8002536:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002540:	2b00      	cmp	r3, #0
 8002542:	d041      	beq.n	80025c8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002548:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800254c:	d02a      	beq.n	80025a4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800254e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002552:	d824      	bhi.n	800259e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002554:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002558:	d008      	beq.n	800256c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800255a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800255e:	d81e      	bhi.n	800259e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002560:	2b00      	cmp	r3, #0
 8002562:	d00a      	beq.n	800257a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002564:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002568:	d010      	beq.n	800258c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800256a:	e018      	b.n	800259e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800256c:	4b86      	ldr	r3, [pc, #536]	@ (8002788 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800256e:	68db      	ldr	r3, [r3, #12]
 8002570:	4a85      	ldr	r2, [pc, #532]	@ (8002788 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002572:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002576:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002578:	e015      	b.n	80025a6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	3304      	adds	r3, #4
 800257e:	2100      	movs	r1, #0
 8002580:	4618      	mov	r0, r3
 8002582:	f000 fabb 	bl	8002afc <RCCEx_PLLSAI1_Config>
 8002586:	4603      	mov	r3, r0
 8002588:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800258a:	e00c      	b.n	80025a6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	3320      	adds	r3, #32
 8002590:	2100      	movs	r1, #0
 8002592:	4618      	mov	r0, r3
 8002594:	f000 fba6 	bl	8002ce4 <RCCEx_PLLSAI2_Config>
 8002598:	4603      	mov	r3, r0
 800259a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800259c:	e003      	b.n	80025a6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	74fb      	strb	r3, [r7, #19]
      break;
 80025a2:	e000      	b.n	80025a6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80025a4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80025a6:	7cfb      	ldrb	r3, [r7, #19]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d10b      	bne.n	80025c4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80025ac:	4b76      	ldr	r3, [pc, #472]	@ (8002788 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025b2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80025ba:	4973      	ldr	r1, [pc, #460]	@ (8002788 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025bc:	4313      	orrs	r3, r2
 80025be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80025c2:	e001      	b.n	80025c8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80025c4:	7cfb      	ldrb	r3, [r7, #19]
 80025c6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d041      	beq.n	8002658 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80025d8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80025dc:	d02a      	beq.n	8002634 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80025de:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80025e2:	d824      	bhi.n	800262e <HAL_RCCEx_PeriphCLKConfig+0x106>
 80025e4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80025e8:	d008      	beq.n	80025fc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80025ea:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80025ee:	d81e      	bhi.n	800262e <HAL_RCCEx_PeriphCLKConfig+0x106>
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d00a      	beq.n	800260a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80025f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80025f8:	d010      	beq.n	800261c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80025fa:	e018      	b.n	800262e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80025fc:	4b62      	ldr	r3, [pc, #392]	@ (8002788 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025fe:	68db      	ldr	r3, [r3, #12]
 8002600:	4a61      	ldr	r2, [pc, #388]	@ (8002788 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002602:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002606:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002608:	e015      	b.n	8002636 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	3304      	adds	r3, #4
 800260e:	2100      	movs	r1, #0
 8002610:	4618      	mov	r0, r3
 8002612:	f000 fa73 	bl	8002afc <RCCEx_PLLSAI1_Config>
 8002616:	4603      	mov	r3, r0
 8002618:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800261a:	e00c      	b.n	8002636 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	3320      	adds	r3, #32
 8002620:	2100      	movs	r1, #0
 8002622:	4618      	mov	r0, r3
 8002624:	f000 fb5e 	bl	8002ce4 <RCCEx_PLLSAI2_Config>
 8002628:	4603      	mov	r3, r0
 800262a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800262c:	e003      	b.n	8002636 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800262e:	2301      	movs	r3, #1
 8002630:	74fb      	strb	r3, [r7, #19]
      break;
 8002632:	e000      	b.n	8002636 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002634:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002636:	7cfb      	ldrb	r3, [r7, #19]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d10b      	bne.n	8002654 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800263c:	4b52      	ldr	r3, [pc, #328]	@ (8002788 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800263e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002642:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800264a:	494f      	ldr	r1, [pc, #316]	@ (8002788 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800264c:	4313      	orrs	r3, r2
 800264e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002652:	e001      	b.n	8002658 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002654:	7cfb      	ldrb	r3, [r7, #19]
 8002656:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002660:	2b00      	cmp	r3, #0
 8002662:	f000 80a0 	beq.w	80027a6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002666:	2300      	movs	r3, #0
 8002668:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800266a:	4b47      	ldr	r3, [pc, #284]	@ (8002788 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800266c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800266e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002672:	2b00      	cmp	r3, #0
 8002674:	d101      	bne.n	800267a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002676:	2301      	movs	r3, #1
 8002678:	e000      	b.n	800267c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800267a:	2300      	movs	r3, #0
 800267c:	2b00      	cmp	r3, #0
 800267e:	d00d      	beq.n	800269c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002680:	4b41      	ldr	r3, [pc, #260]	@ (8002788 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002682:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002684:	4a40      	ldr	r2, [pc, #256]	@ (8002788 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002686:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800268a:	6593      	str	r3, [r2, #88]	@ 0x58
 800268c:	4b3e      	ldr	r3, [pc, #248]	@ (8002788 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800268e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002690:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002694:	60bb      	str	r3, [r7, #8]
 8002696:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002698:	2301      	movs	r3, #1
 800269a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800269c:	4b3b      	ldr	r3, [pc, #236]	@ (800278c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a3a      	ldr	r2, [pc, #232]	@ (800278c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80026a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026a6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80026a8:	f7fe fd54 	bl	8001154 <HAL_GetTick>
 80026ac:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80026ae:	e009      	b.n	80026c4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026b0:	f7fe fd50 	bl	8001154 <HAL_GetTick>
 80026b4:	4602      	mov	r2, r0
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	1ad3      	subs	r3, r2, r3
 80026ba:	2b02      	cmp	r3, #2
 80026bc:	d902      	bls.n	80026c4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80026be:	2303      	movs	r3, #3
 80026c0:	74fb      	strb	r3, [r7, #19]
        break;
 80026c2:	e005      	b.n	80026d0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80026c4:	4b31      	ldr	r3, [pc, #196]	@ (800278c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d0ef      	beq.n	80026b0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80026d0:	7cfb      	ldrb	r3, [r7, #19]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d15c      	bne.n	8002790 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80026d6:	4b2c      	ldr	r3, [pc, #176]	@ (8002788 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026dc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80026e0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80026e2:	697b      	ldr	r3, [r7, #20]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d01f      	beq.n	8002728 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80026ee:	697a      	ldr	r2, [r7, #20]
 80026f0:	429a      	cmp	r2, r3
 80026f2:	d019      	beq.n	8002728 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80026f4:	4b24      	ldr	r3, [pc, #144]	@ (8002788 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80026fe:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002700:	4b21      	ldr	r3, [pc, #132]	@ (8002788 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002702:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002706:	4a20      	ldr	r2, [pc, #128]	@ (8002788 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002708:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800270c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002710:	4b1d      	ldr	r3, [pc, #116]	@ (8002788 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002712:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002716:	4a1c      	ldr	r2, [pc, #112]	@ (8002788 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002718:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800271c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002720:	4a19      	ldr	r2, [pc, #100]	@ (8002788 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002722:	697b      	ldr	r3, [r7, #20]
 8002724:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002728:	697b      	ldr	r3, [r7, #20]
 800272a:	f003 0301 	and.w	r3, r3, #1
 800272e:	2b00      	cmp	r3, #0
 8002730:	d016      	beq.n	8002760 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002732:	f7fe fd0f 	bl	8001154 <HAL_GetTick>
 8002736:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002738:	e00b      	b.n	8002752 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800273a:	f7fe fd0b 	bl	8001154 <HAL_GetTick>
 800273e:	4602      	mov	r2, r0
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	1ad3      	subs	r3, r2, r3
 8002744:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002748:	4293      	cmp	r3, r2
 800274a:	d902      	bls.n	8002752 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800274c:	2303      	movs	r3, #3
 800274e:	74fb      	strb	r3, [r7, #19]
            break;
 8002750:	e006      	b.n	8002760 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002752:	4b0d      	ldr	r3, [pc, #52]	@ (8002788 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002754:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002758:	f003 0302 	and.w	r3, r3, #2
 800275c:	2b00      	cmp	r3, #0
 800275e:	d0ec      	beq.n	800273a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002760:	7cfb      	ldrb	r3, [r7, #19]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d10c      	bne.n	8002780 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002766:	4b08      	ldr	r3, [pc, #32]	@ (8002788 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002768:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800276c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002776:	4904      	ldr	r1, [pc, #16]	@ (8002788 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002778:	4313      	orrs	r3, r2
 800277a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800277e:	e009      	b.n	8002794 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002780:	7cfb      	ldrb	r3, [r7, #19]
 8002782:	74bb      	strb	r3, [r7, #18]
 8002784:	e006      	b.n	8002794 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002786:	bf00      	nop
 8002788:	40021000 	.word	0x40021000
 800278c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002790:	7cfb      	ldrb	r3, [r7, #19]
 8002792:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002794:	7c7b      	ldrb	r3, [r7, #17]
 8002796:	2b01      	cmp	r3, #1
 8002798:	d105      	bne.n	80027a6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800279a:	4b9e      	ldr	r3, [pc, #632]	@ (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800279c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800279e:	4a9d      	ldr	r2, [pc, #628]	@ (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027a0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80027a4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f003 0301 	and.w	r3, r3, #1
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d00a      	beq.n	80027c8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80027b2:	4b98      	ldr	r3, [pc, #608]	@ (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027b8:	f023 0203 	bic.w	r2, r3, #3
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027c0:	4994      	ldr	r1, [pc, #592]	@ (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027c2:	4313      	orrs	r3, r2
 80027c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f003 0302 	and.w	r3, r3, #2
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d00a      	beq.n	80027ea <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80027d4:	4b8f      	ldr	r3, [pc, #572]	@ (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027da:	f023 020c 	bic.w	r2, r3, #12
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027e2:	498c      	ldr	r1, [pc, #560]	@ (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027e4:	4313      	orrs	r3, r2
 80027e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f003 0304 	and.w	r3, r3, #4
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d00a      	beq.n	800280c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80027f6:	4b87      	ldr	r3, [pc, #540]	@ (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027fc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002804:	4983      	ldr	r1, [pc, #524]	@ (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002806:	4313      	orrs	r3, r2
 8002808:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f003 0308 	and.w	r3, r3, #8
 8002814:	2b00      	cmp	r3, #0
 8002816:	d00a      	beq.n	800282e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002818:	4b7e      	ldr	r3, [pc, #504]	@ (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800281a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800281e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002826:	497b      	ldr	r1, [pc, #492]	@ (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002828:	4313      	orrs	r3, r2
 800282a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f003 0310 	and.w	r3, r3, #16
 8002836:	2b00      	cmp	r3, #0
 8002838:	d00a      	beq.n	8002850 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800283a:	4b76      	ldr	r3, [pc, #472]	@ (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800283c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002840:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002848:	4972      	ldr	r1, [pc, #456]	@ (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800284a:	4313      	orrs	r3, r2
 800284c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f003 0320 	and.w	r3, r3, #32
 8002858:	2b00      	cmp	r3, #0
 800285a:	d00a      	beq.n	8002872 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800285c:	4b6d      	ldr	r3, [pc, #436]	@ (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800285e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002862:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800286a:	496a      	ldr	r1, [pc, #424]	@ (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800286c:	4313      	orrs	r3, r2
 800286e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800287a:	2b00      	cmp	r3, #0
 800287c:	d00a      	beq.n	8002894 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800287e:	4b65      	ldr	r3, [pc, #404]	@ (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002880:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002884:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800288c:	4961      	ldr	r1, [pc, #388]	@ (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800288e:	4313      	orrs	r3, r2
 8002890:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800289c:	2b00      	cmp	r3, #0
 800289e:	d00a      	beq.n	80028b6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80028a0:	4b5c      	ldr	r3, [pc, #368]	@ (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028a6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028ae:	4959      	ldr	r1, [pc, #356]	@ (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028b0:	4313      	orrs	r3, r2
 80028b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d00a      	beq.n	80028d8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80028c2:	4b54      	ldr	r3, [pc, #336]	@ (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028c8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80028d0:	4950      	ldr	r1, [pc, #320]	@ (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028d2:	4313      	orrs	r3, r2
 80028d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d00a      	beq.n	80028fa <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80028e4:	4b4b      	ldr	r3, [pc, #300]	@ (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028ea:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028f2:	4948      	ldr	r1, [pc, #288]	@ (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028f4:	4313      	orrs	r3, r2
 80028f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002902:	2b00      	cmp	r3, #0
 8002904:	d00a      	beq.n	800291c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002906:	4b43      	ldr	r3, [pc, #268]	@ (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002908:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800290c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002914:	493f      	ldr	r1, [pc, #252]	@ (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002916:	4313      	orrs	r3, r2
 8002918:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002924:	2b00      	cmp	r3, #0
 8002926:	d028      	beq.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002928:	4b3a      	ldr	r3, [pc, #232]	@ (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800292a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800292e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002936:	4937      	ldr	r1, [pc, #220]	@ (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002938:	4313      	orrs	r3, r2
 800293a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002942:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002946:	d106      	bne.n	8002956 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002948:	4b32      	ldr	r3, [pc, #200]	@ (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800294a:	68db      	ldr	r3, [r3, #12]
 800294c:	4a31      	ldr	r2, [pc, #196]	@ (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800294e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002952:	60d3      	str	r3, [r2, #12]
 8002954:	e011      	b.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800295a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800295e:	d10c      	bne.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	3304      	adds	r3, #4
 8002964:	2101      	movs	r1, #1
 8002966:	4618      	mov	r0, r3
 8002968:	f000 f8c8 	bl	8002afc <RCCEx_PLLSAI1_Config>
 800296c:	4603      	mov	r3, r0
 800296e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002970:	7cfb      	ldrb	r3, [r7, #19]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d001      	beq.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002976:	7cfb      	ldrb	r3, [r7, #19]
 8002978:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002982:	2b00      	cmp	r3, #0
 8002984:	d028      	beq.n	80029d8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002986:	4b23      	ldr	r3, [pc, #140]	@ (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002988:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800298c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002994:	491f      	ldr	r1, [pc, #124]	@ (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002996:	4313      	orrs	r3, r2
 8002998:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029a0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80029a4:	d106      	bne.n	80029b4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80029a6:	4b1b      	ldr	r3, [pc, #108]	@ (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029a8:	68db      	ldr	r3, [r3, #12]
 80029aa:	4a1a      	ldr	r2, [pc, #104]	@ (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029ac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80029b0:	60d3      	str	r3, [r2, #12]
 80029b2:	e011      	b.n	80029d8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029b8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80029bc:	d10c      	bne.n	80029d8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	3304      	adds	r3, #4
 80029c2:	2101      	movs	r1, #1
 80029c4:	4618      	mov	r0, r3
 80029c6:	f000 f899 	bl	8002afc <RCCEx_PLLSAI1_Config>
 80029ca:	4603      	mov	r3, r0
 80029cc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80029ce:	7cfb      	ldrb	r3, [r7, #19]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d001      	beq.n	80029d8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80029d4:	7cfb      	ldrb	r3, [r7, #19]
 80029d6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d02b      	beq.n	8002a3c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80029e4:	4b0b      	ldr	r3, [pc, #44]	@ (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029ea:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029f2:	4908      	ldr	r1, [pc, #32]	@ (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029f4:	4313      	orrs	r3, r2
 80029f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029fe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002a02:	d109      	bne.n	8002a18 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002a04:	4b03      	ldr	r3, [pc, #12]	@ (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a06:	68db      	ldr	r3, [r3, #12]
 8002a08:	4a02      	ldr	r2, [pc, #8]	@ (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a0a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002a0e:	60d3      	str	r3, [r2, #12]
 8002a10:	e014      	b.n	8002a3c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002a12:	bf00      	nop
 8002a14:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a1c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002a20:	d10c      	bne.n	8002a3c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	3304      	adds	r3, #4
 8002a26:	2101      	movs	r1, #1
 8002a28:	4618      	mov	r0, r3
 8002a2a:	f000 f867 	bl	8002afc <RCCEx_PLLSAI1_Config>
 8002a2e:	4603      	mov	r3, r0
 8002a30:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002a32:	7cfb      	ldrb	r3, [r7, #19]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d001      	beq.n	8002a3c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002a38:	7cfb      	ldrb	r3, [r7, #19]
 8002a3a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d02f      	beq.n	8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002a48:	4b2b      	ldr	r3, [pc, #172]	@ (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002a4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a4e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002a56:	4928      	ldr	r1, [pc, #160]	@ (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002a58:	4313      	orrs	r3, r2
 8002a5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002a62:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002a66:	d10d      	bne.n	8002a84 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	3304      	adds	r3, #4
 8002a6c:	2102      	movs	r1, #2
 8002a6e:	4618      	mov	r0, r3
 8002a70:	f000 f844 	bl	8002afc <RCCEx_PLLSAI1_Config>
 8002a74:	4603      	mov	r3, r0
 8002a76:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002a78:	7cfb      	ldrb	r3, [r7, #19]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d014      	beq.n	8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002a7e:	7cfb      	ldrb	r3, [r7, #19]
 8002a80:	74bb      	strb	r3, [r7, #18]
 8002a82:	e011      	b.n	8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002a88:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002a8c:	d10c      	bne.n	8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	3320      	adds	r3, #32
 8002a92:	2102      	movs	r1, #2
 8002a94:	4618      	mov	r0, r3
 8002a96:	f000 f925 	bl	8002ce4 <RCCEx_PLLSAI2_Config>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002a9e:	7cfb      	ldrb	r3, [r7, #19]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d001      	beq.n	8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002aa4:	7cfb      	ldrb	r3, [r7, #19]
 8002aa6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d00a      	beq.n	8002aca <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002ab4:	4b10      	ldr	r3, [pc, #64]	@ (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002ab6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002aba:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002ac2:	490d      	ldr	r1, [pc, #52]	@ (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d00b      	beq.n	8002aee <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002ad6:	4b08      	ldr	r3, [pc, #32]	@ (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002ad8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002adc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ae6:	4904      	ldr	r1, [pc, #16]	@ (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002aee:	7cbb      	ldrb	r3, [r7, #18]
}
 8002af0:	4618      	mov	r0, r3
 8002af2:	3718      	adds	r7, #24
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bd80      	pop	{r7, pc}
 8002af8:	40021000 	.word	0x40021000

08002afc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b084      	sub	sp, #16
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
 8002b04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002b06:	2300      	movs	r3, #0
 8002b08:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002b0a:	4b75      	ldr	r3, [pc, #468]	@ (8002ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b0c:	68db      	ldr	r3, [r3, #12]
 8002b0e:	f003 0303 	and.w	r3, r3, #3
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d018      	beq.n	8002b48 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002b16:	4b72      	ldr	r3, [pc, #456]	@ (8002ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b18:	68db      	ldr	r3, [r3, #12]
 8002b1a:	f003 0203 	and.w	r2, r3, #3
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	429a      	cmp	r2, r3
 8002b24:	d10d      	bne.n	8002b42 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
       ||
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d009      	beq.n	8002b42 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002b2e:	4b6c      	ldr	r3, [pc, #432]	@ (8002ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b30:	68db      	ldr	r3, [r3, #12]
 8002b32:	091b      	lsrs	r3, r3, #4
 8002b34:	f003 0307 	and.w	r3, r3, #7
 8002b38:	1c5a      	adds	r2, r3, #1
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	685b      	ldr	r3, [r3, #4]
       ||
 8002b3e:	429a      	cmp	r2, r3
 8002b40:	d047      	beq.n	8002bd2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	73fb      	strb	r3, [r7, #15]
 8002b46:	e044      	b.n	8002bd2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	2b03      	cmp	r3, #3
 8002b4e:	d018      	beq.n	8002b82 <RCCEx_PLLSAI1_Config+0x86>
 8002b50:	2b03      	cmp	r3, #3
 8002b52:	d825      	bhi.n	8002ba0 <RCCEx_PLLSAI1_Config+0xa4>
 8002b54:	2b01      	cmp	r3, #1
 8002b56:	d002      	beq.n	8002b5e <RCCEx_PLLSAI1_Config+0x62>
 8002b58:	2b02      	cmp	r3, #2
 8002b5a:	d009      	beq.n	8002b70 <RCCEx_PLLSAI1_Config+0x74>
 8002b5c:	e020      	b.n	8002ba0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002b5e:	4b60      	ldr	r3, [pc, #384]	@ (8002ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f003 0302 	and.w	r3, r3, #2
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d11d      	bne.n	8002ba6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b6e:	e01a      	b.n	8002ba6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002b70:	4b5b      	ldr	r3, [pc, #364]	@ (8002ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d116      	bne.n	8002baa <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b80:	e013      	b.n	8002baa <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002b82:	4b57      	ldr	r3, [pc, #348]	@ (8002ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d10f      	bne.n	8002bae <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002b8e:	4b54      	ldr	r3, [pc, #336]	@ (8002ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d109      	bne.n	8002bae <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002b9e:	e006      	b.n	8002bae <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002ba0:	2301      	movs	r3, #1
 8002ba2:	73fb      	strb	r3, [r7, #15]
      break;
 8002ba4:	e004      	b.n	8002bb0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002ba6:	bf00      	nop
 8002ba8:	e002      	b.n	8002bb0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002baa:	bf00      	nop
 8002bac:	e000      	b.n	8002bb0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002bae:	bf00      	nop
    }

    if(status == HAL_OK)
 8002bb0:	7bfb      	ldrb	r3, [r7, #15]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d10d      	bne.n	8002bd2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002bb6:	4b4a      	ldr	r3, [pc, #296]	@ (8002ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002bb8:	68db      	ldr	r3, [r3, #12]
 8002bba:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6819      	ldr	r1, [r3, #0]
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	3b01      	subs	r3, #1
 8002bc8:	011b      	lsls	r3, r3, #4
 8002bca:	430b      	orrs	r3, r1
 8002bcc:	4944      	ldr	r1, [pc, #272]	@ (8002ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002bd2:	7bfb      	ldrb	r3, [r7, #15]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d17d      	bne.n	8002cd4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002bd8:	4b41      	ldr	r3, [pc, #260]	@ (8002ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a40      	ldr	r2, [pc, #256]	@ (8002ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002bde:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002be2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002be4:	f7fe fab6 	bl	8001154 <HAL_GetTick>
 8002be8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002bea:	e009      	b.n	8002c00 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002bec:	f7fe fab2 	bl	8001154 <HAL_GetTick>
 8002bf0:	4602      	mov	r2, r0
 8002bf2:	68bb      	ldr	r3, [r7, #8]
 8002bf4:	1ad3      	subs	r3, r2, r3
 8002bf6:	2b02      	cmp	r3, #2
 8002bf8:	d902      	bls.n	8002c00 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002bfa:	2303      	movs	r3, #3
 8002bfc:	73fb      	strb	r3, [r7, #15]
        break;
 8002bfe:	e005      	b.n	8002c0c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002c00:	4b37      	ldr	r3, [pc, #220]	@ (8002ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d1ef      	bne.n	8002bec <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002c0c:	7bfb      	ldrb	r3, [r7, #15]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d160      	bne.n	8002cd4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d111      	bne.n	8002c3c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002c18:	4b31      	ldr	r3, [pc, #196]	@ (8002ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c1a:	691b      	ldr	r3, [r3, #16]
 8002c1c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002c20:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002c24:	687a      	ldr	r2, [r7, #4]
 8002c26:	6892      	ldr	r2, [r2, #8]
 8002c28:	0211      	lsls	r1, r2, #8
 8002c2a:	687a      	ldr	r2, [r7, #4]
 8002c2c:	68d2      	ldr	r2, [r2, #12]
 8002c2e:	0912      	lsrs	r2, r2, #4
 8002c30:	0452      	lsls	r2, r2, #17
 8002c32:	430a      	orrs	r2, r1
 8002c34:	492a      	ldr	r1, [pc, #168]	@ (8002ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c36:	4313      	orrs	r3, r2
 8002c38:	610b      	str	r3, [r1, #16]
 8002c3a:	e027      	b.n	8002c8c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	2b01      	cmp	r3, #1
 8002c40:	d112      	bne.n	8002c68 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002c42:	4b27      	ldr	r3, [pc, #156]	@ (8002ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c44:	691b      	ldr	r3, [r3, #16]
 8002c46:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002c4a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002c4e:	687a      	ldr	r2, [r7, #4]
 8002c50:	6892      	ldr	r2, [r2, #8]
 8002c52:	0211      	lsls	r1, r2, #8
 8002c54:	687a      	ldr	r2, [r7, #4]
 8002c56:	6912      	ldr	r2, [r2, #16]
 8002c58:	0852      	lsrs	r2, r2, #1
 8002c5a:	3a01      	subs	r2, #1
 8002c5c:	0552      	lsls	r2, r2, #21
 8002c5e:	430a      	orrs	r2, r1
 8002c60:	491f      	ldr	r1, [pc, #124]	@ (8002ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c62:	4313      	orrs	r3, r2
 8002c64:	610b      	str	r3, [r1, #16]
 8002c66:	e011      	b.n	8002c8c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002c68:	4b1d      	ldr	r3, [pc, #116]	@ (8002ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c6a:	691b      	ldr	r3, [r3, #16]
 8002c6c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002c70:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002c74:	687a      	ldr	r2, [r7, #4]
 8002c76:	6892      	ldr	r2, [r2, #8]
 8002c78:	0211      	lsls	r1, r2, #8
 8002c7a:	687a      	ldr	r2, [r7, #4]
 8002c7c:	6952      	ldr	r2, [r2, #20]
 8002c7e:	0852      	lsrs	r2, r2, #1
 8002c80:	3a01      	subs	r2, #1
 8002c82:	0652      	lsls	r2, r2, #25
 8002c84:	430a      	orrs	r2, r1
 8002c86:	4916      	ldr	r1, [pc, #88]	@ (8002ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c88:	4313      	orrs	r3, r2
 8002c8a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002c8c:	4b14      	ldr	r3, [pc, #80]	@ (8002ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a13      	ldr	r2, [pc, #76]	@ (8002ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c92:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002c96:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c98:	f7fe fa5c 	bl	8001154 <HAL_GetTick>
 8002c9c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002c9e:	e009      	b.n	8002cb4 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002ca0:	f7fe fa58 	bl	8001154 <HAL_GetTick>
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	68bb      	ldr	r3, [r7, #8]
 8002ca8:	1ad3      	subs	r3, r2, r3
 8002caa:	2b02      	cmp	r3, #2
 8002cac:	d902      	bls.n	8002cb4 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002cae:	2303      	movs	r3, #3
 8002cb0:	73fb      	strb	r3, [r7, #15]
          break;
 8002cb2:	e005      	b.n	8002cc0 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002cb4:	4b0a      	ldr	r3, [pc, #40]	@ (8002ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d0ef      	beq.n	8002ca0 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002cc0:	7bfb      	ldrb	r3, [r7, #15]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d106      	bne.n	8002cd4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002cc6:	4b06      	ldr	r3, [pc, #24]	@ (8002ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cc8:	691a      	ldr	r2, [r3, #16]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	699b      	ldr	r3, [r3, #24]
 8002cce:	4904      	ldr	r1, [pc, #16]	@ (8002ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cd0:	4313      	orrs	r3, r2
 8002cd2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002cd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	3710      	adds	r7, #16
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	40021000 	.word	0x40021000

08002ce4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b084      	sub	sp, #16
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
 8002cec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002cf2:	4b6a      	ldr	r3, [pc, #424]	@ (8002e9c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002cf4:	68db      	ldr	r3, [r3, #12]
 8002cf6:	f003 0303 	and.w	r3, r3, #3
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d018      	beq.n	8002d30 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002cfe:	4b67      	ldr	r3, [pc, #412]	@ (8002e9c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d00:	68db      	ldr	r3, [r3, #12]
 8002d02:	f003 0203 	and.w	r2, r3, #3
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	429a      	cmp	r2, r3
 8002d0c:	d10d      	bne.n	8002d2a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
       ||
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d009      	beq.n	8002d2a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002d16:	4b61      	ldr	r3, [pc, #388]	@ (8002e9c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d18:	68db      	ldr	r3, [r3, #12]
 8002d1a:	091b      	lsrs	r3, r3, #4
 8002d1c:	f003 0307 	and.w	r3, r3, #7
 8002d20:	1c5a      	adds	r2, r3, #1
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	685b      	ldr	r3, [r3, #4]
       ||
 8002d26:	429a      	cmp	r2, r3
 8002d28:	d047      	beq.n	8002dba <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	73fb      	strb	r3, [r7, #15]
 8002d2e:	e044      	b.n	8002dba <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	2b03      	cmp	r3, #3
 8002d36:	d018      	beq.n	8002d6a <RCCEx_PLLSAI2_Config+0x86>
 8002d38:	2b03      	cmp	r3, #3
 8002d3a:	d825      	bhi.n	8002d88 <RCCEx_PLLSAI2_Config+0xa4>
 8002d3c:	2b01      	cmp	r3, #1
 8002d3e:	d002      	beq.n	8002d46 <RCCEx_PLLSAI2_Config+0x62>
 8002d40:	2b02      	cmp	r3, #2
 8002d42:	d009      	beq.n	8002d58 <RCCEx_PLLSAI2_Config+0x74>
 8002d44:	e020      	b.n	8002d88 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002d46:	4b55      	ldr	r3, [pc, #340]	@ (8002e9c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f003 0302 	and.w	r3, r3, #2
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d11d      	bne.n	8002d8e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d56:	e01a      	b.n	8002d8e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002d58:	4b50      	ldr	r3, [pc, #320]	@ (8002e9c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d116      	bne.n	8002d92 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002d64:	2301      	movs	r3, #1
 8002d66:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d68:	e013      	b.n	8002d92 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002d6a:	4b4c      	ldr	r3, [pc, #304]	@ (8002e9c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d10f      	bne.n	8002d96 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002d76:	4b49      	ldr	r3, [pc, #292]	@ (8002e9c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d109      	bne.n	8002d96 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002d82:	2301      	movs	r3, #1
 8002d84:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002d86:	e006      	b.n	8002d96 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002d88:	2301      	movs	r3, #1
 8002d8a:	73fb      	strb	r3, [r7, #15]
      break;
 8002d8c:	e004      	b.n	8002d98 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002d8e:	bf00      	nop
 8002d90:	e002      	b.n	8002d98 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002d92:	bf00      	nop
 8002d94:	e000      	b.n	8002d98 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002d96:	bf00      	nop
    }

    if(status == HAL_OK)
 8002d98:	7bfb      	ldrb	r3, [r7, #15]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d10d      	bne.n	8002dba <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002d9e:	4b3f      	ldr	r3, [pc, #252]	@ (8002e9c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002da0:	68db      	ldr	r3, [r3, #12]
 8002da2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6819      	ldr	r1, [r3, #0]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	3b01      	subs	r3, #1
 8002db0:	011b      	lsls	r3, r3, #4
 8002db2:	430b      	orrs	r3, r1
 8002db4:	4939      	ldr	r1, [pc, #228]	@ (8002e9c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002db6:	4313      	orrs	r3, r2
 8002db8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002dba:	7bfb      	ldrb	r3, [r7, #15]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d167      	bne.n	8002e90 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002dc0:	4b36      	ldr	r3, [pc, #216]	@ (8002e9c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a35      	ldr	r2, [pc, #212]	@ (8002e9c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002dc6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002dca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002dcc:	f7fe f9c2 	bl	8001154 <HAL_GetTick>
 8002dd0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002dd2:	e009      	b.n	8002de8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002dd4:	f7fe f9be 	bl	8001154 <HAL_GetTick>
 8002dd8:	4602      	mov	r2, r0
 8002dda:	68bb      	ldr	r3, [r7, #8]
 8002ddc:	1ad3      	subs	r3, r2, r3
 8002dde:	2b02      	cmp	r3, #2
 8002de0:	d902      	bls.n	8002de8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002de2:	2303      	movs	r3, #3
 8002de4:	73fb      	strb	r3, [r7, #15]
        break;
 8002de6:	e005      	b.n	8002df4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002de8:	4b2c      	ldr	r3, [pc, #176]	@ (8002e9c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d1ef      	bne.n	8002dd4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002df4:	7bfb      	ldrb	r3, [r7, #15]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d14a      	bne.n	8002e90 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d111      	bne.n	8002e24 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002e00:	4b26      	ldr	r3, [pc, #152]	@ (8002e9c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e02:	695b      	ldr	r3, [r3, #20]
 8002e04:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002e08:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002e0c:	687a      	ldr	r2, [r7, #4]
 8002e0e:	6892      	ldr	r2, [r2, #8]
 8002e10:	0211      	lsls	r1, r2, #8
 8002e12:	687a      	ldr	r2, [r7, #4]
 8002e14:	68d2      	ldr	r2, [r2, #12]
 8002e16:	0912      	lsrs	r2, r2, #4
 8002e18:	0452      	lsls	r2, r2, #17
 8002e1a:	430a      	orrs	r2, r1
 8002e1c:	491f      	ldr	r1, [pc, #124]	@ (8002e9c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	614b      	str	r3, [r1, #20]
 8002e22:	e011      	b.n	8002e48 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002e24:	4b1d      	ldr	r3, [pc, #116]	@ (8002e9c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e26:	695b      	ldr	r3, [r3, #20]
 8002e28:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002e2c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002e30:	687a      	ldr	r2, [r7, #4]
 8002e32:	6892      	ldr	r2, [r2, #8]
 8002e34:	0211      	lsls	r1, r2, #8
 8002e36:	687a      	ldr	r2, [r7, #4]
 8002e38:	6912      	ldr	r2, [r2, #16]
 8002e3a:	0852      	lsrs	r2, r2, #1
 8002e3c:	3a01      	subs	r2, #1
 8002e3e:	0652      	lsls	r2, r2, #25
 8002e40:	430a      	orrs	r2, r1
 8002e42:	4916      	ldr	r1, [pc, #88]	@ (8002e9c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e44:	4313      	orrs	r3, r2
 8002e46:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002e48:	4b14      	ldr	r3, [pc, #80]	@ (8002e9c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a13      	ldr	r2, [pc, #76]	@ (8002e9c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e52:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e54:	f7fe f97e 	bl	8001154 <HAL_GetTick>
 8002e58:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002e5a:	e009      	b.n	8002e70 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002e5c:	f7fe f97a 	bl	8001154 <HAL_GetTick>
 8002e60:	4602      	mov	r2, r0
 8002e62:	68bb      	ldr	r3, [r7, #8]
 8002e64:	1ad3      	subs	r3, r2, r3
 8002e66:	2b02      	cmp	r3, #2
 8002e68:	d902      	bls.n	8002e70 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002e6a:	2303      	movs	r3, #3
 8002e6c:	73fb      	strb	r3, [r7, #15]
          break;
 8002e6e:	e005      	b.n	8002e7c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002e70:	4b0a      	ldr	r3, [pc, #40]	@ (8002e9c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d0ef      	beq.n	8002e5c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002e7c:	7bfb      	ldrb	r3, [r7, #15]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d106      	bne.n	8002e90 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002e82:	4b06      	ldr	r3, [pc, #24]	@ (8002e9c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e84:	695a      	ldr	r2, [r3, #20]
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	695b      	ldr	r3, [r3, #20]
 8002e8a:	4904      	ldr	r1, [pc, #16]	@ (8002e9c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002e90:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e92:	4618      	mov	r0, r3
 8002e94:	3710      	adds	r7, #16
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bd80      	pop	{r7, pc}
 8002e9a:	bf00      	nop
 8002e9c:	40021000 	.word	0x40021000

08002ea0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b082      	sub	sp, #8
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d101      	bne.n	8002eb2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	e049      	b.n	8002f46 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002eb8:	b2db      	uxtb	r3, r3
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d106      	bne.n	8002ecc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002ec6:	6878      	ldr	r0, [r7, #4]
 8002ec8:	f000 f841 	bl	8002f4e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2202      	movs	r2, #2
 8002ed0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681a      	ldr	r2, [r3, #0]
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	3304      	adds	r3, #4
 8002edc:	4619      	mov	r1, r3
 8002ede:	4610      	mov	r0, r2
 8002ee0:	f000 f9e0 	bl	80032a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2201      	movs	r2, #1
 8002ef0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2201      	movs	r2, #1
 8002ef8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2201      	movs	r2, #1
 8002f00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2201      	movs	r2, #1
 8002f08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2201      	movs	r2, #1
 8002f10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2201      	movs	r2, #1
 8002f18:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2201      	movs	r2, #1
 8002f20:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2201      	movs	r2, #1
 8002f28:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2201      	movs	r2, #1
 8002f30:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2201      	movs	r2, #1
 8002f38:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2201      	movs	r2, #1
 8002f40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002f44:	2300      	movs	r3, #0
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	3708      	adds	r7, #8
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}

08002f4e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002f4e:	b480      	push	{r7}
 8002f50:	b083      	sub	sp, #12
 8002f52:	af00      	add	r7, sp, #0
 8002f54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002f56:	bf00      	nop
 8002f58:	370c      	adds	r7, #12
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f60:	4770      	bx	lr
	...

08002f64 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002f64:	b480      	push	{r7}
 8002f66:	b085      	sub	sp, #20
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f72:	b2db      	uxtb	r3, r3
 8002f74:	2b01      	cmp	r3, #1
 8002f76:	d001      	beq.n	8002f7c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	e04f      	b.n	800301c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2202      	movs	r2, #2
 8002f80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	68da      	ldr	r2, [r3, #12]
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f042 0201 	orr.w	r2, r2, #1
 8002f92:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4a23      	ldr	r2, [pc, #140]	@ (8003028 <HAL_TIM_Base_Start_IT+0xc4>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d01d      	beq.n	8002fda <HAL_TIM_Base_Start_IT+0x76>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002fa6:	d018      	beq.n	8002fda <HAL_TIM_Base_Start_IT+0x76>
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	4a1f      	ldr	r2, [pc, #124]	@ (800302c <HAL_TIM_Base_Start_IT+0xc8>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d013      	beq.n	8002fda <HAL_TIM_Base_Start_IT+0x76>
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	4a1e      	ldr	r2, [pc, #120]	@ (8003030 <HAL_TIM_Base_Start_IT+0xcc>)
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d00e      	beq.n	8002fda <HAL_TIM_Base_Start_IT+0x76>
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a1c      	ldr	r2, [pc, #112]	@ (8003034 <HAL_TIM_Base_Start_IT+0xd0>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d009      	beq.n	8002fda <HAL_TIM_Base_Start_IT+0x76>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4a1b      	ldr	r2, [pc, #108]	@ (8003038 <HAL_TIM_Base_Start_IT+0xd4>)
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d004      	beq.n	8002fda <HAL_TIM_Base_Start_IT+0x76>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a19      	ldr	r2, [pc, #100]	@ (800303c <HAL_TIM_Base_Start_IT+0xd8>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d115      	bne.n	8003006 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	689a      	ldr	r2, [r3, #8]
 8002fe0:	4b17      	ldr	r3, [pc, #92]	@ (8003040 <HAL_TIM_Base_Start_IT+0xdc>)
 8002fe2:	4013      	ands	r3, r2
 8002fe4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	2b06      	cmp	r3, #6
 8002fea:	d015      	beq.n	8003018 <HAL_TIM_Base_Start_IT+0xb4>
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ff2:	d011      	beq.n	8003018 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	681a      	ldr	r2, [r3, #0]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f042 0201 	orr.w	r2, r2, #1
 8003002:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003004:	e008      	b.n	8003018 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	681a      	ldr	r2, [r3, #0]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f042 0201 	orr.w	r2, r2, #1
 8003014:	601a      	str	r2, [r3, #0]
 8003016:	e000      	b.n	800301a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003018:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800301a:	2300      	movs	r3, #0
}
 800301c:	4618      	mov	r0, r3
 800301e:	3714      	adds	r7, #20
 8003020:	46bd      	mov	sp, r7
 8003022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003026:	4770      	bx	lr
 8003028:	40012c00 	.word	0x40012c00
 800302c:	40000400 	.word	0x40000400
 8003030:	40000800 	.word	0x40000800
 8003034:	40000c00 	.word	0x40000c00
 8003038:	40013400 	.word	0x40013400
 800303c:	40014000 	.word	0x40014000
 8003040:	00010007 	.word	0x00010007

08003044 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b084      	sub	sp, #16
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	68db      	ldr	r3, [r3, #12]
 8003052:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	691b      	ldr	r3, [r3, #16]
 800305a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800305c:	68bb      	ldr	r3, [r7, #8]
 800305e:	f003 0302 	and.w	r3, r3, #2
 8003062:	2b00      	cmp	r3, #0
 8003064:	d020      	beq.n	80030a8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	f003 0302 	and.w	r3, r3, #2
 800306c:	2b00      	cmp	r3, #0
 800306e:	d01b      	beq.n	80030a8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f06f 0202 	mvn.w	r2, #2
 8003078:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2201      	movs	r2, #1
 800307e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	699b      	ldr	r3, [r3, #24]
 8003086:	f003 0303 	and.w	r3, r3, #3
 800308a:	2b00      	cmp	r3, #0
 800308c:	d003      	beq.n	8003096 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800308e:	6878      	ldr	r0, [r7, #4]
 8003090:	f000 f8e9 	bl	8003266 <HAL_TIM_IC_CaptureCallback>
 8003094:	e005      	b.n	80030a2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003096:	6878      	ldr	r0, [r7, #4]
 8003098:	f000 f8db 	bl	8003252 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800309c:	6878      	ldr	r0, [r7, #4]
 800309e:	f000 f8ec 	bl	800327a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2200      	movs	r2, #0
 80030a6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80030a8:	68bb      	ldr	r3, [r7, #8]
 80030aa:	f003 0304 	and.w	r3, r3, #4
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d020      	beq.n	80030f4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	f003 0304 	and.w	r3, r3, #4
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d01b      	beq.n	80030f4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f06f 0204 	mvn.w	r2, #4
 80030c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2202      	movs	r2, #2
 80030ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	699b      	ldr	r3, [r3, #24]
 80030d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d003      	beq.n	80030e2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80030da:	6878      	ldr	r0, [r7, #4]
 80030dc:	f000 f8c3 	bl	8003266 <HAL_TIM_IC_CaptureCallback>
 80030e0:	e005      	b.n	80030ee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030e2:	6878      	ldr	r0, [r7, #4]
 80030e4:	f000 f8b5 	bl	8003252 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030e8:	6878      	ldr	r0, [r7, #4]
 80030ea:	f000 f8c6 	bl	800327a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2200      	movs	r2, #0
 80030f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80030f4:	68bb      	ldr	r3, [r7, #8]
 80030f6:	f003 0308 	and.w	r3, r3, #8
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d020      	beq.n	8003140 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	f003 0308 	and.w	r3, r3, #8
 8003104:	2b00      	cmp	r3, #0
 8003106:	d01b      	beq.n	8003140 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f06f 0208 	mvn.w	r2, #8
 8003110:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2204      	movs	r2, #4
 8003116:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	69db      	ldr	r3, [r3, #28]
 800311e:	f003 0303 	and.w	r3, r3, #3
 8003122:	2b00      	cmp	r3, #0
 8003124:	d003      	beq.n	800312e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003126:	6878      	ldr	r0, [r7, #4]
 8003128:	f000 f89d 	bl	8003266 <HAL_TIM_IC_CaptureCallback>
 800312c:	e005      	b.n	800313a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800312e:	6878      	ldr	r0, [r7, #4]
 8003130:	f000 f88f 	bl	8003252 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003134:	6878      	ldr	r0, [r7, #4]
 8003136:	f000 f8a0 	bl	800327a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2200      	movs	r2, #0
 800313e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003140:	68bb      	ldr	r3, [r7, #8]
 8003142:	f003 0310 	and.w	r3, r3, #16
 8003146:	2b00      	cmp	r3, #0
 8003148:	d020      	beq.n	800318c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	f003 0310 	and.w	r3, r3, #16
 8003150:	2b00      	cmp	r3, #0
 8003152:	d01b      	beq.n	800318c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f06f 0210 	mvn.w	r2, #16
 800315c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2208      	movs	r2, #8
 8003162:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	69db      	ldr	r3, [r3, #28]
 800316a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800316e:	2b00      	cmp	r3, #0
 8003170:	d003      	beq.n	800317a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003172:	6878      	ldr	r0, [r7, #4]
 8003174:	f000 f877 	bl	8003266 <HAL_TIM_IC_CaptureCallback>
 8003178:	e005      	b.n	8003186 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800317a:	6878      	ldr	r0, [r7, #4]
 800317c:	f000 f869 	bl	8003252 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003180:	6878      	ldr	r0, [r7, #4]
 8003182:	f000 f87a 	bl	800327a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2200      	movs	r2, #0
 800318a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800318c:	68bb      	ldr	r3, [r7, #8]
 800318e:	f003 0301 	and.w	r3, r3, #1
 8003192:	2b00      	cmp	r3, #0
 8003194:	d00c      	beq.n	80031b0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	f003 0301 	and.w	r3, r3, #1
 800319c:	2b00      	cmp	r3, #0
 800319e:	d007      	beq.n	80031b0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f06f 0201 	mvn.w	r2, #1
 80031a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80031aa:	6878      	ldr	r0, [r7, #4]
 80031ac:	f7fd fb9e 	bl	80008ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80031b0:	68bb      	ldr	r3, [r7, #8]
 80031b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d104      	bne.n	80031c4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80031ba:	68bb      	ldr	r3, [r7, #8]
 80031bc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d00c      	beq.n	80031de <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d007      	beq.n	80031de <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80031d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80031d8:	6878      	ldr	r0, [r7, #4]
 80031da:	f000 f913 	bl	8003404 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80031de:	68bb      	ldr	r3, [r7, #8]
 80031e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d00c      	beq.n	8003202 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d007      	beq.n	8003202 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80031fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80031fc:	6878      	ldr	r0, [r7, #4]
 80031fe:	f000 f90b 	bl	8003418 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003202:	68bb      	ldr	r3, [r7, #8]
 8003204:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003208:	2b00      	cmp	r3, #0
 800320a:	d00c      	beq.n	8003226 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003212:	2b00      	cmp	r3, #0
 8003214:	d007      	beq.n	8003226 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800321e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003220:	6878      	ldr	r0, [r7, #4]
 8003222:	f000 f834 	bl	800328e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003226:	68bb      	ldr	r3, [r7, #8]
 8003228:	f003 0320 	and.w	r3, r3, #32
 800322c:	2b00      	cmp	r3, #0
 800322e:	d00c      	beq.n	800324a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	f003 0320 	and.w	r3, r3, #32
 8003236:	2b00      	cmp	r3, #0
 8003238:	d007      	beq.n	800324a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f06f 0220 	mvn.w	r2, #32
 8003242:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003244:	6878      	ldr	r0, [r7, #4]
 8003246:	f000 f8d3 	bl	80033f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800324a:	bf00      	nop
 800324c:	3710      	adds	r7, #16
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}

08003252 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003252:	b480      	push	{r7}
 8003254:	b083      	sub	sp, #12
 8003256:	af00      	add	r7, sp, #0
 8003258:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800325a:	bf00      	nop
 800325c:	370c      	adds	r7, #12
 800325e:	46bd      	mov	sp, r7
 8003260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003264:	4770      	bx	lr

08003266 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003266:	b480      	push	{r7}
 8003268:	b083      	sub	sp, #12
 800326a:	af00      	add	r7, sp, #0
 800326c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800326e:	bf00      	nop
 8003270:	370c      	adds	r7, #12
 8003272:	46bd      	mov	sp, r7
 8003274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003278:	4770      	bx	lr

0800327a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800327a:	b480      	push	{r7}
 800327c:	b083      	sub	sp, #12
 800327e:	af00      	add	r7, sp, #0
 8003280:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003282:	bf00      	nop
 8003284:	370c      	adds	r7, #12
 8003286:	46bd      	mov	sp, r7
 8003288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328c:	4770      	bx	lr

0800328e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800328e:	b480      	push	{r7}
 8003290:	b083      	sub	sp, #12
 8003292:	af00      	add	r7, sp, #0
 8003294:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003296:	bf00      	nop
 8003298:	370c      	adds	r7, #12
 800329a:	46bd      	mov	sp, r7
 800329c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a0:	4770      	bx	lr
	...

080032a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b085      	sub	sp, #20
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
 80032ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	4a46      	ldr	r2, [pc, #280]	@ (80033d0 <TIM_Base_SetConfig+0x12c>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d013      	beq.n	80032e4 <TIM_Base_SetConfig+0x40>
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032c2:	d00f      	beq.n	80032e4 <TIM_Base_SetConfig+0x40>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	4a43      	ldr	r2, [pc, #268]	@ (80033d4 <TIM_Base_SetConfig+0x130>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d00b      	beq.n	80032e4 <TIM_Base_SetConfig+0x40>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	4a42      	ldr	r2, [pc, #264]	@ (80033d8 <TIM_Base_SetConfig+0x134>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d007      	beq.n	80032e4 <TIM_Base_SetConfig+0x40>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	4a41      	ldr	r2, [pc, #260]	@ (80033dc <TIM_Base_SetConfig+0x138>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d003      	beq.n	80032e4 <TIM_Base_SetConfig+0x40>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	4a40      	ldr	r2, [pc, #256]	@ (80033e0 <TIM_Base_SetConfig+0x13c>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d108      	bne.n	80032f6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80032ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	68fa      	ldr	r2, [r7, #12]
 80032f2:	4313      	orrs	r3, r2
 80032f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	4a35      	ldr	r2, [pc, #212]	@ (80033d0 <TIM_Base_SetConfig+0x12c>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d01f      	beq.n	800333e <TIM_Base_SetConfig+0x9a>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003304:	d01b      	beq.n	800333e <TIM_Base_SetConfig+0x9a>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	4a32      	ldr	r2, [pc, #200]	@ (80033d4 <TIM_Base_SetConfig+0x130>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d017      	beq.n	800333e <TIM_Base_SetConfig+0x9a>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	4a31      	ldr	r2, [pc, #196]	@ (80033d8 <TIM_Base_SetConfig+0x134>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d013      	beq.n	800333e <TIM_Base_SetConfig+0x9a>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	4a30      	ldr	r2, [pc, #192]	@ (80033dc <TIM_Base_SetConfig+0x138>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d00f      	beq.n	800333e <TIM_Base_SetConfig+0x9a>
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	4a2f      	ldr	r2, [pc, #188]	@ (80033e0 <TIM_Base_SetConfig+0x13c>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d00b      	beq.n	800333e <TIM_Base_SetConfig+0x9a>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	4a2e      	ldr	r2, [pc, #184]	@ (80033e4 <TIM_Base_SetConfig+0x140>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d007      	beq.n	800333e <TIM_Base_SetConfig+0x9a>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	4a2d      	ldr	r2, [pc, #180]	@ (80033e8 <TIM_Base_SetConfig+0x144>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d003      	beq.n	800333e <TIM_Base_SetConfig+0x9a>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	4a2c      	ldr	r2, [pc, #176]	@ (80033ec <TIM_Base_SetConfig+0x148>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d108      	bne.n	8003350 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003344:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	68db      	ldr	r3, [r3, #12]
 800334a:	68fa      	ldr	r2, [r7, #12]
 800334c:	4313      	orrs	r3, r2
 800334e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	695b      	ldr	r3, [r3, #20]
 800335a:	4313      	orrs	r3, r2
 800335c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	68fa      	ldr	r2, [r7, #12]
 8003362:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	689a      	ldr	r2, [r3, #8]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	681a      	ldr	r2, [r3, #0]
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	4a16      	ldr	r2, [pc, #88]	@ (80033d0 <TIM_Base_SetConfig+0x12c>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d00f      	beq.n	800339c <TIM_Base_SetConfig+0xf8>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	4a18      	ldr	r2, [pc, #96]	@ (80033e0 <TIM_Base_SetConfig+0x13c>)
 8003380:	4293      	cmp	r3, r2
 8003382:	d00b      	beq.n	800339c <TIM_Base_SetConfig+0xf8>
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	4a17      	ldr	r2, [pc, #92]	@ (80033e4 <TIM_Base_SetConfig+0x140>)
 8003388:	4293      	cmp	r3, r2
 800338a:	d007      	beq.n	800339c <TIM_Base_SetConfig+0xf8>
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	4a16      	ldr	r2, [pc, #88]	@ (80033e8 <TIM_Base_SetConfig+0x144>)
 8003390:	4293      	cmp	r3, r2
 8003392:	d003      	beq.n	800339c <TIM_Base_SetConfig+0xf8>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	4a15      	ldr	r2, [pc, #84]	@ (80033ec <TIM_Base_SetConfig+0x148>)
 8003398:	4293      	cmp	r3, r2
 800339a:	d103      	bne.n	80033a4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	691a      	ldr	r2, [r3, #16]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2201      	movs	r2, #1
 80033a8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	691b      	ldr	r3, [r3, #16]
 80033ae:	f003 0301 	and.w	r3, r3, #1
 80033b2:	2b01      	cmp	r3, #1
 80033b4:	d105      	bne.n	80033c2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	691b      	ldr	r3, [r3, #16]
 80033ba:	f023 0201 	bic.w	r2, r3, #1
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	611a      	str	r2, [r3, #16]
  }
}
 80033c2:	bf00      	nop
 80033c4:	3714      	adds	r7, #20
 80033c6:	46bd      	mov	sp, r7
 80033c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033cc:	4770      	bx	lr
 80033ce:	bf00      	nop
 80033d0:	40012c00 	.word	0x40012c00
 80033d4:	40000400 	.word	0x40000400
 80033d8:	40000800 	.word	0x40000800
 80033dc:	40000c00 	.word	0x40000c00
 80033e0:	40013400 	.word	0x40013400
 80033e4:	40014000 	.word	0x40014000
 80033e8:	40014400 	.word	0x40014400
 80033ec:	40014800 	.word	0x40014800

080033f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80033f0:	b480      	push	{r7}
 80033f2:	b083      	sub	sp, #12
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80033f8:	bf00      	nop
 80033fa:	370c      	adds	r7, #12
 80033fc:	46bd      	mov	sp, r7
 80033fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003402:	4770      	bx	lr

08003404 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003404:	b480      	push	{r7}
 8003406:	b083      	sub	sp, #12
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800340c:	bf00      	nop
 800340e:	370c      	adds	r7, #12
 8003410:	46bd      	mov	sp, r7
 8003412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003416:	4770      	bx	lr

08003418 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003418:	b480      	push	{r7}
 800341a:	b083      	sub	sp, #12
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003420:	bf00      	nop
 8003422:	370c      	adds	r7, #12
 8003424:	46bd      	mov	sp, r7
 8003426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342a:	4770      	bx	lr

0800342c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b082      	sub	sp, #8
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d101      	bne.n	800343e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800343a:	2301      	movs	r3, #1
 800343c:	e040      	b.n	80034c0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003442:	2b00      	cmp	r3, #0
 8003444:	d106      	bne.n	8003454 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2200      	movs	r2, #0
 800344a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800344e:	6878      	ldr	r0, [r7, #4]
 8003450:	f7fd fdbe 	bl	8000fd0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2224      	movs	r2, #36	@ 0x24
 8003458:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	681a      	ldr	r2, [r3, #0]
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f022 0201 	bic.w	r2, r2, #1
 8003468:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800346e:	2b00      	cmp	r3, #0
 8003470:	d002      	beq.n	8003478 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003472:	6878      	ldr	r0, [r7, #4]
 8003474:	f000 fedc 	bl	8004230 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003478:	6878      	ldr	r0, [r7, #4]
 800347a:	f000 fc21 	bl	8003cc0 <UART_SetConfig>
 800347e:	4603      	mov	r3, r0
 8003480:	2b01      	cmp	r3, #1
 8003482:	d101      	bne.n	8003488 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003484:	2301      	movs	r3, #1
 8003486:	e01b      	b.n	80034c0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	685a      	ldr	r2, [r3, #4]
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003496:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	689a      	ldr	r2, [r3, #8]
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80034a6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f042 0201 	orr.w	r2, r2, #1
 80034b6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80034b8:	6878      	ldr	r0, [r7, #4]
 80034ba:	f000 ff5b 	bl	8004374 <UART_CheckIdleState>
 80034be:	4603      	mov	r3, r0
}
 80034c0:	4618      	mov	r0, r3
 80034c2:	3708      	adds	r7, #8
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bd80      	pop	{r7, pc}

080034c8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b08a      	sub	sp, #40	@ 0x28
 80034cc:	af02      	add	r7, sp, #8
 80034ce:	60f8      	str	r0, [r7, #12]
 80034d0:	60b9      	str	r1, [r7, #8]
 80034d2:	603b      	str	r3, [r7, #0]
 80034d4:	4613      	mov	r3, r2
 80034d6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80034dc:	2b20      	cmp	r3, #32
 80034de:	d177      	bne.n	80035d0 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d002      	beq.n	80034ec <HAL_UART_Transmit+0x24>
 80034e6:	88fb      	ldrh	r3, [r7, #6]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d101      	bne.n	80034f0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80034ec:	2301      	movs	r3, #1
 80034ee:	e070      	b.n	80035d2 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	2200      	movs	r2, #0
 80034f4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	2221      	movs	r2, #33	@ 0x21
 80034fc:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80034fe:	f7fd fe29 	bl	8001154 <HAL_GetTick>
 8003502:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	88fa      	ldrh	r2, [r7, #6]
 8003508:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	88fa      	ldrh	r2, [r7, #6]
 8003510:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	689b      	ldr	r3, [r3, #8]
 8003518:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800351c:	d108      	bne.n	8003530 <HAL_UART_Transmit+0x68>
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	691b      	ldr	r3, [r3, #16]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d104      	bne.n	8003530 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003526:	2300      	movs	r3, #0
 8003528:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800352a:	68bb      	ldr	r3, [r7, #8]
 800352c:	61bb      	str	r3, [r7, #24]
 800352e:	e003      	b.n	8003538 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003530:	68bb      	ldr	r3, [r7, #8]
 8003532:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003534:	2300      	movs	r3, #0
 8003536:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003538:	e02f      	b.n	800359a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	9300      	str	r3, [sp, #0]
 800353e:	697b      	ldr	r3, [r7, #20]
 8003540:	2200      	movs	r2, #0
 8003542:	2180      	movs	r1, #128	@ 0x80
 8003544:	68f8      	ldr	r0, [r7, #12]
 8003546:	f000 ffbd 	bl	80044c4 <UART_WaitOnFlagUntilTimeout>
 800354a:	4603      	mov	r3, r0
 800354c:	2b00      	cmp	r3, #0
 800354e:	d004      	beq.n	800355a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	2220      	movs	r2, #32
 8003554:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003556:	2303      	movs	r3, #3
 8003558:	e03b      	b.n	80035d2 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800355a:	69fb      	ldr	r3, [r7, #28]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d10b      	bne.n	8003578 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003560:	69bb      	ldr	r3, [r7, #24]
 8003562:	881a      	ldrh	r2, [r3, #0]
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800356c:	b292      	uxth	r2, r2
 800356e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003570:	69bb      	ldr	r3, [r7, #24]
 8003572:	3302      	adds	r3, #2
 8003574:	61bb      	str	r3, [r7, #24]
 8003576:	e007      	b.n	8003588 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003578:	69fb      	ldr	r3, [r7, #28]
 800357a:	781a      	ldrb	r2, [r3, #0]
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003582:	69fb      	ldr	r3, [r7, #28]
 8003584:	3301      	adds	r3, #1
 8003586:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800358e:	b29b      	uxth	r3, r3
 8003590:	3b01      	subs	r3, #1
 8003592:	b29a      	uxth	r2, r3
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80035a0:	b29b      	uxth	r3, r3
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d1c9      	bne.n	800353a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	9300      	str	r3, [sp, #0]
 80035aa:	697b      	ldr	r3, [r7, #20]
 80035ac:	2200      	movs	r2, #0
 80035ae:	2140      	movs	r1, #64	@ 0x40
 80035b0:	68f8      	ldr	r0, [r7, #12]
 80035b2:	f000 ff87 	bl	80044c4 <UART_WaitOnFlagUntilTimeout>
 80035b6:	4603      	mov	r3, r0
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d004      	beq.n	80035c6 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	2220      	movs	r2, #32
 80035c0:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80035c2:	2303      	movs	r3, #3
 80035c4:	e005      	b.n	80035d2 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	2220      	movs	r2, #32
 80035ca:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80035cc:	2300      	movs	r3, #0
 80035ce:	e000      	b.n	80035d2 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80035d0:	2302      	movs	r3, #2
  }
}
 80035d2:	4618      	mov	r0, r3
 80035d4:	3720      	adds	r7, #32
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bd80      	pop	{r7, pc}
	...

080035dc <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b08a      	sub	sp, #40	@ 0x28
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	60f8      	str	r0, [r7, #12]
 80035e4:	60b9      	str	r1, [r7, #8]
 80035e6:	4613      	mov	r3, r2
 80035e8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80035f0:	2b20      	cmp	r3, #32
 80035f2:	d137      	bne.n	8003664 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d002      	beq.n	8003600 <HAL_UART_Receive_IT+0x24>
 80035fa:	88fb      	ldrh	r3, [r7, #6]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d101      	bne.n	8003604 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8003600:	2301      	movs	r3, #1
 8003602:	e030      	b.n	8003666 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	2200      	movs	r2, #0
 8003608:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a18      	ldr	r2, [pc, #96]	@ (8003670 <HAL_UART_Receive_IT+0x94>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d01f      	beq.n	8003654 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	685b      	ldr	r3, [r3, #4]
 800361a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800361e:	2b00      	cmp	r3, #0
 8003620:	d018      	beq.n	8003654 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003628:	697b      	ldr	r3, [r7, #20]
 800362a:	e853 3f00 	ldrex	r3, [r3]
 800362e:	613b      	str	r3, [r7, #16]
   return(result);
 8003630:	693b      	ldr	r3, [r7, #16]
 8003632:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003636:	627b      	str	r3, [r7, #36]	@ 0x24
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	461a      	mov	r2, r3
 800363e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003640:	623b      	str	r3, [r7, #32]
 8003642:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003644:	69f9      	ldr	r1, [r7, #28]
 8003646:	6a3a      	ldr	r2, [r7, #32]
 8003648:	e841 2300 	strex	r3, r2, [r1]
 800364c:	61bb      	str	r3, [r7, #24]
   return(result);
 800364e:	69bb      	ldr	r3, [r7, #24]
 8003650:	2b00      	cmp	r3, #0
 8003652:	d1e6      	bne.n	8003622 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003654:	88fb      	ldrh	r3, [r7, #6]
 8003656:	461a      	mov	r2, r3
 8003658:	68b9      	ldr	r1, [r7, #8]
 800365a:	68f8      	ldr	r0, [r7, #12]
 800365c:	f000 ffa0 	bl	80045a0 <UART_Start_Receive_IT>
 8003660:	4603      	mov	r3, r0
 8003662:	e000      	b.n	8003666 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003664:	2302      	movs	r3, #2
  }
}
 8003666:	4618      	mov	r0, r3
 8003668:	3728      	adds	r7, #40	@ 0x28
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}
 800366e:	bf00      	nop
 8003670:	40008000 	.word	0x40008000

08003674 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b0ba      	sub	sp, #232	@ 0xe8
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	69db      	ldr	r3, [r3, #28]
 8003682:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	689b      	ldr	r3, [r3, #8]
 8003696:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800369a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800369e:	f640 030f 	movw	r3, #2063	@ 0x80f
 80036a2:	4013      	ands	r3, r2
 80036a4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80036a8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d115      	bne.n	80036dc <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80036b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80036b4:	f003 0320 	and.w	r3, r3, #32
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d00f      	beq.n	80036dc <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80036bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80036c0:	f003 0320 	and.w	r3, r3, #32
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d009      	beq.n	80036dc <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	f000 82ca 	beq.w	8003c66 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80036d6:	6878      	ldr	r0, [r7, #4]
 80036d8:	4798      	blx	r3
      }
      return;
 80036da:	e2c4      	b.n	8003c66 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80036dc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	f000 8117 	beq.w	8003914 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80036e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80036ea:	f003 0301 	and.w	r3, r3, #1
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d106      	bne.n	8003700 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80036f2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80036f6:	4b85      	ldr	r3, [pc, #532]	@ (800390c <HAL_UART_IRQHandler+0x298>)
 80036f8:	4013      	ands	r3, r2
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	f000 810a 	beq.w	8003914 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003700:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003704:	f003 0301 	and.w	r3, r3, #1
 8003708:	2b00      	cmp	r3, #0
 800370a:	d011      	beq.n	8003730 <HAL_UART_IRQHandler+0xbc>
 800370c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003710:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003714:	2b00      	cmp	r3, #0
 8003716:	d00b      	beq.n	8003730 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	2201      	movs	r2, #1
 800371e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003726:	f043 0201 	orr.w	r2, r3, #1
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003730:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003734:	f003 0302 	and.w	r3, r3, #2
 8003738:	2b00      	cmp	r3, #0
 800373a:	d011      	beq.n	8003760 <HAL_UART_IRQHandler+0xec>
 800373c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003740:	f003 0301 	and.w	r3, r3, #1
 8003744:	2b00      	cmp	r3, #0
 8003746:	d00b      	beq.n	8003760 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	2202      	movs	r2, #2
 800374e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003756:	f043 0204 	orr.w	r2, r3, #4
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003760:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003764:	f003 0304 	and.w	r3, r3, #4
 8003768:	2b00      	cmp	r3, #0
 800376a:	d011      	beq.n	8003790 <HAL_UART_IRQHandler+0x11c>
 800376c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003770:	f003 0301 	and.w	r3, r3, #1
 8003774:	2b00      	cmp	r3, #0
 8003776:	d00b      	beq.n	8003790 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	2204      	movs	r2, #4
 800377e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003786:	f043 0202 	orr.w	r2, r3, #2
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003790:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003794:	f003 0308 	and.w	r3, r3, #8
 8003798:	2b00      	cmp	r3, #0
 800379a:	d017      	beq.n	80037cc <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800379c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80037a0:	f003 0320 	and.w	r3, r3, #32
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d105      	bne.n	80037b4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80037a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80037ac:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d00b      	beq.n	80037cc <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	2208      	movs	r2, #8
 80037ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80037c2:	f043 0208 	orr.w	r2, r3, #8
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80037cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80037d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d012      	beq.n	80037fe <HAL_UART_IRQHandler+0x18a>
 80037d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80037dc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d00c      	beq.n	80037fe <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80037ec:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80037f4:	f043 0220 	orr.w	r2, r3, #32
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003804:	2b00      	cmp	r3, #0
 8003806:	f000 8230 	beq.w	8003c6a <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800380a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800380e:	f003 0320 	and.w	r3, r3, #32
 8003812:	2b00      	cmp	r3, #0
 8003814:	d00d      	beq.n	8003832 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003816:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800381a:	f003 0320 	and.w	r3, r3, #32
 800381e:	2b00      	cmp	r3, #0
 8003820:	d007      	beq.n	8003832 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003826:	2b00      	cmp	r3, #0
 8003828:	d003      	beq.n	8003832 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800382e:	6878      	ldr	r0, [r7, #4]
 8003830:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003838:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	689b      	ldr	r3, [r3, #8]
 8003842:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003846:	2b40      	cmp	r3, #64	@ 0x40
 8003848:	d005      	beq.n	8003856 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800384a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800384e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003852:	2b00      	cmp	r3, #0
 8003854:	d04f      	beq.n	80038f6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003856:	6878      	ldr	r0, [r7, #4]
 8003858:	f000 ff68 	bl	800472c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	689b      	ldr	r3, [r3, #8]
 8003862:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003866:	2b40      	cmp	r3, #64	@ 0x40
 8003868:	d141      	bne.n	80038ee <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	3308      	adds	r3, #8
 8003870:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003874:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003878:	e853 3f00 	ldrex	r3, [r3]
 800387c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003880:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003884:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003888:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	3308      	adds	r3, #8
 8003892:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003896:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800389a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800389e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80038a2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80038a6:	e841 2300 	strex	r3, r2, [r1]
 80038aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80038ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d1d9      	bne.n	800386a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d013      	beq.n	80038e6 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038c2:	4a13      	ldr	r2, [pc, #76]	@ (8003910 <HAL_UART_IRQHandler+0x29c>)
 80038c4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038ca:	4618      	mov	r0, r3
 80038cc:	f7fd fd92 	bl	80013f4 <HAL_DMA_Abort_IT>
 80038d0:	4603      	mov	r3, r0
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d017      	beq.n	8003906 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038dc:	687a      	ldr	r2, [r7, #4]
 80038de:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80038e0:	4610      	mov	r0, r2
 80038e2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038e4:	e00f      	b.n	8003906 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80038e6:	6878      	ldr	r0, [r7, #4]
 80038e8:	f000 f9d4 	bl	8003c94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038ec:	e00b      	b.n	8003906 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80038ee:	6878      	ldr	r0, [r7, #4]
 80038f0:	f000 f9d0 	bl	8003c94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038f4:	e007      	b.n	8003906 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80038f6:	6878      	ldr	r0, [r7, #4]
 80038f8:	f000 f9cc 	bl	8003c94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2200      	movs	r2, #0
 8003900:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8003904:	e1b1      	b.n	8003c6a <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003906:	bf00      	nop
    return;
 8003908:	e1af      	b.n	8003c6a <HAL_UART_IRQHandler+0x5f6>
 800390a:	bf00      	nop
 800390c:	04000120 	.word	0x04000120
 8003910:	080047f5 	.word	0x080047f5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003918:	2b01      	cmp	r3, #1
 800391a:	f040 816a 	bne.w	8003bf2 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800391e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003922:	f003 0310 	and.w	r3, r3, #16
 8003926:	2b00      	cmp	r3, #0
 8003928:	f000 8163 	beq.w	8003bf2 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800392c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003930:	f003 0310 	and.w	r3, r3, #16
 8003934:	2b00      	cmp	r3, #0
 8003936:	f000 815c 	beq.w	8003bf2 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	2210      	movs	r2, #16
 8003940:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	689b      	ldr	r3, [r3, #8]
 8003948:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800394c:	2b40      	cmp	r3, #64	@ 0x40
 800394e:	f040 80d4 	bne.w	8003afa <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800395e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003962:	2b00      	cmp	r3, #0
 8003964:	f000 80ad 	beq.w	8003ac2 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800396e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003972:	429a      	cmp	r2, r3
 8003974:	f080 80a5 	bcs.w	8003ac2 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800397e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f003 0320 	and.w	r3, r3, #32
 800398e:	2b00      	cmp	r3, #0
 8003990:	f040 8086 	bne.w	8003aa0 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800399c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80039a0:	e853 3f00 	ldrex	r3, [r3]
 80039a4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80039a8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80039ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80039b0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	461a      	mov	r2, r3
 80039ba:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80039be:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80039c2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039c6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80039ca:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80039ce:	e841 2300 	strex	r3, r2, [r1]
 80039d2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80039d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d1da      	bne.n	8003994 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	3308      	adds	r3, #8
 80039e4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80039e8:	e853 3f00 	ldrex	r3, [r3]
 80039ec:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80039ee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80039f0:	f023 0301 	bic.w	r3, r3, #1
 80039f4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	3308      	adds	r3, #8
 80039fe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003a02:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003a06:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a08:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003a0a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003a0e:	e841 2300 	strex	r3, r2, [r1]
 8003a12:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003a14:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d1e1      	bne.n	80039de <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	3308      	adds	r3, #8
 8003a20:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a22:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003a24:	e853 3f00 	ldrex	r3, [r3]
 8003a28:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003a2a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003a2c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003a30:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	3308      	adds	r3, #8
 8003a3a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003a3e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003a40:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a42:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003a44:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003a46:	e841 2300 	strex	r3, r2, [r1]
 8003a4a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003a4c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d1e3      	bne.n	8003a1a <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2220      	movs	r2, #32
 8003a56:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a66:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003a68:	e853 3f00 	ldrex	r3, [r3]
 8003a6c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003a6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003a70:	f023 0310 	bic.w	r3, r3, #16
 8003a74:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	461a      	mov	r2, r3
 8003a7e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003a82:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003a84:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a86:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003a88:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003a8a:	e841 2300 	strex	r3, r2, [r1]
 8003a8e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003a90:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d1e4      	bne.n	8003a60 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	f7fd fc6c 	bl	8001378 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2202      	movs	r2, #2
 8003aa4:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003ab2:	b29b      	uxth	r3, r3
 8003ab4:	1ad3      	subs	r3, r2, r3
 8003ab6:	b29b      	uxth	r3, r3
 8003ab8:	4619      	mov	r1, r3
 8003aba:	6878      	ldr	r0, [r7, #4]
 8003abc:	f000 f8f4 	bl	8003ca8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003ac0:	e0d5      	b.n	8003c6e <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003ac8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003acc:	429a      	cmp	r2, r3
 8003ace:	f040 80ce 	bne.w	8003c6e <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f003 0320 	and.w	r3, r3, #32
 8003ade:	2b20      	cmp	r3, #32
 8003ae0:	f040 80c5 	bne.w	8003c6e <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2202      	movs	r2, #2
 8003ae8:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003af0:	4619      	mov	r1, r3
 8003af2:	6878      	ldr	r0, [r7, #4]
 8003af4:	f000 f8d8 	bl	8003ca8 <HAL_UARTEx_RxEventCallback>
      return;
 8003af8:	e0b9      	b.n	8003c6e <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003b06:	b29b      	uxth	r3, r3
 8003b08:	1ad3      	subs	r3, r2, r3
 8003b0a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003b14:	b29b      	uxth	r3, r3
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	f000 80ab 	beq.w	8003c72 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8003b1c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	f000 80a6 	beq.w	8003c72 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b2e:	e853 3f00 	ldrex	r3, [r3]
 8003b32:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003b34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b36:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003b3a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	461a      	mov	r2, r3
 8003b44:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003b48:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b4a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b4c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003b4e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003b50:	e841 2300 	strex	r3, r2, [r1]
 8003b54:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003b56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d1e4      	bne.n	8003b26 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	3308      	adds	r3, #8
 8003b62:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b66:	e853 3f00 	ldrex	r3, [r3]
 8003b6a:	623b      	str	r3, [r7, #32]
   return(result);
 8003b6c:	6a3b      	ldr	r3, [r7, #32]
 8003b6e:	f023 0301 	bic.w	r3, r3, #1
 8003b72:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	3308      	adds	r3, #8
 8003b7c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003b80:	633a      	str	r2, [r7, #48]	@ 0x30
 8003b82:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b84:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003b86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b88:	e841 2300 	strex	r3, r2, [r1]
 8003b8c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003b8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d1e3      	bne.n	8003b5c <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2220      	movs	r2, #32
 8003b98:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bae:	693b      	ldr	r3, [r7, #16]
 8003bb0:	e853 3f00 	ldrex	r3, [r3]
 8003bb4:	60fb      	str	r3, [r7, #12]
   return(result);
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	f023 0310 	bic.w	r3, r3, #16
 8003bbc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	461a      	mov	r2, r3
 8003bc6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003bca:	61fb      	str	r3, [r7, #28]
 8003bcc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bce:	69b9      	ldr	r1, [r7, #24]
 8003bd0:	69fa      	ldr	r2, [r7, #28]
 8003bd2:	e841 2300 	strex	r3, r2, [r1]
 8003bd6:	617b      	str	r3, [r7, #20]
   return(result);
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d1e4      	bne.n	8003ba8 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2202      	movs	r2, #2
 8003be2:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003be4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003be8:	4619      	mov	r1, r3
 8003bea:	6878      	ldr	r0, [r7, #4]
 8003bec:	f000 f85c 	bl	8003ca8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003bf0:	e03f      	b.n	8003c72 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003bf2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003bf6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d00e      	beq.n	8003c1c <HAL_UART_IRQHandler+0x5a8>
 8003bfe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003c02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d008      	beq.n	8003c1c <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003c12:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003c14:	6878      	ldr	r0, [r7, #4]
 8003c16:	f000 ffe9 	bl	8004bec <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003c1a:	e02d      	b.n	8003c78 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003c1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d00e      	beq.n	8003c46 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003c28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d008      	beq.n	8003c46 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d01c      	beq.n	8003c76 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c40:	6878      	ldr	r0, [r7, #4]
 8003c42:	4798      	blx	r3
    }
    return;
 8003c44:	e017      	b.n	8003c76 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003c46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d012      	beq.n	8003c78 <HAL_UART_IRQHandler+0x604>
 8003c52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d00c      	beq.n	8003c78 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8003c5e:	6878      	ldr	r0, [r7, #4]
 8003c60:	f000 fdde 	bl	8004820 <UART_EndTransmit_IT>
    return;
 8003c64:	e008      	b.n	8003c78 <HAL_UART_IRQHandler+0x604>
      return;
 8003c66:	bf00      	nop
 8003c68:	e006      	b.n	8003c78 <HAL_UART_IRQHandler+0x604>
    return;
 8003c6a:	bf00      	nop
 8003c6c:	e004      	b.n	8003c78 <HAL_UART_IRQHandler+0x604>
      return;
 8003c6e:	bf00      	nop
 8003c70:	e002      	b.n	8003c78 <HAL_UART_IRQHandler+0x604>
      return;
 8003c72:	bf00      	nop
 8003c74:	e000      	b.n	8003c78 <HAL_UART_IRQHandler+0x604>
    return;
 8003c76:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8003c78:	37e8      	adds	r7, #232	@ 0xe8
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	bd80      	pop	{r7, pc}
 8003c7e:	bf00      	nop

08003c80 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003c80:	b480      	push	{r7}
 8003c82:	b083      	sub	sp, #12
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003c88:	bf00      	nop
 8003c8a:	370c      	adds	r7, #12
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c92:	4770      	bx	lr

08003c94 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003c94:	b480      	push	{r7}
 8003c96:	b083      	sub	sp, #12
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003c9c:	bf00      	nop
 8003c9e:	370c      	adds	r7, #12
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca6:	4770      	bx	lr

08003ca8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	b083      	sub	sp, #12
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
 8003cb0:	460b      	mov	r3, r1
 8003cb2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003cb4:	bf00      	nop
 8003cb6:	370c      	adds	r7, #12
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbe:	4770      	bx	lr

08003cc0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003cc0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003cc4:	b08a      	sub	sp, #40	@ 0x28
 8003cc6:	af00      	add	r7, sp, #0
 8003cc8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003cca:	2300      	movs	r3, #0
 8003ccc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	689a      	ldr	r2, [r3, #8]
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	691b      	ldr	r3, [r3, #16]
 8003cd8:	431a      	orrs	r2, r3
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	695b      	ldr	r3, [r3, #20]
 8003cde:	431a      	orrs	r2, r3
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	69db      	ldr	r3, [r3, #28]
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	681a      	ldr	r2, [r3, #0]
 8003cee:	4ba4      	ldr	r3, [pc, #656]	@ (8003f80 <UART_SetConfig+0x2c0>)
 8003cf0:	4013      	ands	r3, r2
 8003cf2:	68fa      	ldr	r2, [r7, #12]
 8003cf4:	6812      	ldr	r2, [r2, #0]
 8003cf6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003cf8:	430b      	orrs	r3, r1
 8003cfa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	68da      	ldr	r2, [r3, #12]
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	430a      	orrs	r2, r1
 8003d10:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	699b      	ldr	r3, [r3, #24]
 8003d16:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a99      	ldr	r2, [pc, #612]	@ (8003f84 <UART_SetConfig+0x2c4>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d004      	beq.n	8003d2c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	6a1b      	ldr	r3, [r3, #32]
 8003d26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d28:	4313      	orrs	r3, r2
 8003d2a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	689b      	ldr	r3, [r3, #8]
 8003d32:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d3c:	430a      	orrs	r2, r1
 8003d3e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4a90      	ldr	r2, [pc, #576]	@ (8003f88 <UART_SetConfig+0x2c8>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d126      	bne.n	8003d98 <UART_SetConfig+0xd8>
 8003d4a:	4b90      	ldr	r3, [pc, #576]	@ (8003f8c <UART_SetConfig+0x2cc>)
 8003d4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d50:	f003 0303 	and.w	r3, r3, #3
 8003d54:	2b03      	cmp	r3, #3
 8003d56:	d81b      	bhi.n	8003d90 <UART_SetConfig+0xd0>
 8003d58:	a201      	add	r2, pc, #4	@ (adr r2, 8003d60 <UART_SetConfig+0xa0>)
 8003d5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d5e:	bf00      	nop
 8003d60:	08003d71 	.word	0x08003d71
 8003d64:	08003d81 	.word	0x08003d81
 8003d68:	08003d79 	.word	0x08003d79
 8003d6c:	08003d89 	.word	0x08003d89
 8003d70:	2301      	movs	r3, #1
 8003d72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d76:	e116      	b.n	8003fa6 <UART_SetConfig+0x2e6>
 8003d78:	2302      	movs	r3, #2
 8003d7a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d7e:	e112      	b.n	8003fa6 <UART_SetConfig+0x2e6>
 8003d80:	2304      	movs	r3, #4
 8003d82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d86:	e10e      	b.n	8003fa6 <UART_SetConfig+0x2e6>
 8003d88:	2308      	movs	r3, #8
 8003d8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d8e:	e10a      	b.n	8003fa6 <UART_SetConfig+0x2e6>
 8003d90:	2310      	movs	r3, #16
 8003d92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d96:	e106      	b.n	8003fa6 <UART_SetConfig+0x2e6>
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4a7c      	ldr	r2, [pc, #496]	@ (8003f90 <UART_SetConfig+0x2d0>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d138      	bne.n	8003e14 <UART_SetConfig+0x154>
 8003da2:	4b7a      	ldr	r3, [pc, #488]	@ (8003f8c <UART_SetConfig+0x2cc>)
 8003da4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003da8:	f003 030c 	and.w	r3, r3, #12
 8003dac:	2b0c      	cmp	r3, #12
 8003dae:	d82d      	bhi.n	8003e0c <UART_SetConfig+0x14c>
 8003db0:	a201      	add	r2, pc, #4	@ (adr r2, 8003db8 <UART_SetConfig+0xf8>)
 8003db2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003db6:	bf00      	nop
 8003db8:	08003ded 	.word	0x08003ded
 8003dbc:	08003e0d 	.word	0x08003e0d
 8003dc0:	08003e0d 	.word	0x08003e0d
 8003dc4:	08003e0d 	.word	0x08003e0d
 8003dc8:	08003dfd 	.word	0x08003dfd
 8003dcc:	08003e0d 	.word	0x08003e0d
 8003dd0:	08003e0d 	.word	0x08003e0d
 8003dd4:	08003e0d 	.word	0x08003e0d
 8003dd8:	08003df5 	.word	0x08003df5
 8003ddc:	08003e0d 	.word	0x08003e0d
 8003de0:	08003e0d 	.word	0x08003e0d
 8003de4:	08003e0d 	.word	0x08003e0d
 8003de8:	08003e05 	.word	0x08003e05
 8003dec:	2300      	movs	r3, #0
 8003dee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003df2:	e0d8      	b.n	8003fa6 <UART_SetConfig+0x2e6>
 8003df4:	2302      	movs	r3, #2
 8003df6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003dfa:	e0d4      	b.n	8003fa6 <UART_SetConfig+0x2e6>
 8003dfc:	2304      	movs	r3, #4
 8003dfe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e02:	e0d0      	b.n	8003fa6 <UART_SetConfig+0x2e6>
 8003e04:	2308      	movs	r3, #8
 8003e06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e0a:	e0cc      	b.n	8003fa6 <UART_SetConfig+0x2e6>
 8003e0c:	2310      	movs	r3, #16
 8003e0e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e12:	e0c8      	b.n	8003fa6 <UART_SetConfig+0x2e6>
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4a5e      	ldr	r2, [pc, #376]	@ (8003f94 <UART_SetConfig+0x2d4>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d125      	bne.n	8003e6a <UART_SetConfig+0x1aa>
 8003e1e:	4b5b      	ldr	r3, [pc, #364]	@ (8003f8c <UART_SetConfig+0x2cc>)
 8003e20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e24:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003e28:	2b30      	cmp	r3, #48	@ 0x30
 8003e2a:	d016      	beq.n	8003e5a <UART_SetConfig+0x19a>
 8003e2c:	2b30      	cmp	r3, #48	@ 0x30
 8003e2e:	d818      	bhi.n	8003e62 <UART_SetConfig+0x1a2>
 8003e30:	2b20      	cmp	r3, #32
 8003e32:	d00a      	beq.n	8003e4a <UART_SetConfig+0x18a>
 8003e34:	2b20      	cmp	r3, #32
 8003e36:	d814      	bhi.n	8003e62 <UART_SetConfig+0x1a2>
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d002      	beq.n	8003e42 <UART_SetConfig+0x182>
 8003e3c:	2b10      	cmp	r3, #16
 8003e3e:	d008      	beq.n	8003e52 <UART_SetConfig+0x192>
 8003e40:	e00f      	b.n	8003e62 <UART_SetConfig+0x1a2>
 8003e42:	2300      	movs	r3, #0
 8003e44:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e48:	e0ad      	b.n	8003fa6 <UART_SetConfig+0x2e6>
 8003e4a:	2302      	movs	r3, #2
 8003e4c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e50:	e0a9      	b.n	8003fa6 <UART_SetConfig+0x2e6>
 8003e52:	2304      	movs	r3, #4
 8003e54:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e58:	e0a5      	b.n	8003fa6 <UART_SetConfig+0x2e6>
 8003e5a:	2308      	movs	r3, #8
 8003e5c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e60:	e0a1      	b.n	8003fa6 <UART_SetConfig+0x2e6>
 8003e62:	2310      	movs	r3, #16
 8003e64:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e68:	e09d      	b.n	8003fa6 <UART_SetConfig+0x2e6>
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a4a      	ldr	r2, [pc, #296]	@ (8003f98 <UART_SetConfig+0x2d8>)
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d125      	bne.n	8003ec0 <UART_SetConfig+0x200>
 8003e74:	4b45      	ldr	r3, [pc, #276]	@ (8003f8c <UART_SetConfig+0x2cc>)
 8003e76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e7a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003e7e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003e80:	d016      	beq.n	8003eb0 <UART_SetConfig+0x1f0>
 8003e82:	2bc0      	cmp	r3, #192	@ 0xc0
 8003e84:	d818      	bhi.n	8003eb8 <UART_SetConfig+0x1f8>
 8003e86:	2b80      	cmp	r3, #128	@ 0x80
 8003e88:	d00a      	beq.n	8003ea0 <UART_SetConfig+0x1e0>
 8003e8a:	2b80      	cmp	r3, #128	@ 0x80
 8003e8c:	d814      	bhi.n	8003eb8 <UART_SetConfig+0x1f8>
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d002      	beq.n	8003e98 <UART_SetConfig+0x1d8>
 8003e92:	2b40      	cmp	r3, #64	@ 0x40
 8003e94:	d008      	beq.n	8003ea8 <UART_SetConfig+0x1e8>
 8003e96:	e00f      	b.n	8003eb8 <UART_SetConfig+0x1f8>
 8003e98:	2300      	movs	r3, #0
 8003e9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e9e:	e082      	b.n	8003fa6 <UART_SetConfig+0x2e6>
 8003ea0:	2302      	movs	r3, #2
 8003ea2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ea6:	e07e      	b.n	8003fa6 <UART_SetConfig+0x2e6>
 8003ea8:	2304      	movs	r3, #4
 8003eaa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003eae:	e07a      	b.n	8003fa6 <UART_SetConfig+0x2e6>
 8003eb0:	2308      	movs	r3, #8
 8003eb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003eb6:	e076      	b.n	8003fa6 <UART_SetConfig+0x2e6>
 8003eb8:	2310      	movs	r3, #16
 8003eba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ebe:	e072      	b.n	8003fa6 <UART_SetConfig+0x2e6>
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a35      	ldr	r2, [pc, #212]	@ (8003f9c <UART_SetConfig+0x2dc>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d12a      	bne.n	8003f20 <UART_SetConfig+0x260>
 8003eca:	4b30      	ldr	r3, [pc, #192]	@ (8003f8c <UART_SetConfig+0x2cc>)
 8003ecc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ed0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ed4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003ed8:	d01a      	beq.n	8003f10 <UART_SetConfig+0x250>
 8003eda:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003ede:	d81b      	bhi.n	8003f18 <UART_SetConfig+0x258>
 8003ee0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ee4:	d00c      	beq.n	8003f00 <UART_SetConfig+0x240>
 8003ee6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003eea:	d815      	bhi.n	8003f18 <UART_SetConfig+0x258>
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d003      	beq.n	8003ef8 <UART_SetConfig+0x238>
 8003ef0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ef4:	d008      	beq.n	8003f08 <UART_SetConfig+0x248>
 8003ef6:	e00f      	b.n	8003f18 <UART_SetConfig+0x258>
 8003ef8:	2300      	movs	r3, #0
 8003efa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003efe:	e052      	b.n	8003fa6 <UART_SetConfig+0x2e6>
 8003f00:	2302      	movs	r3, #2
 8003f02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f06:	e04e      	b.n	8003fa6 <UART_SetConfig+0x2e6>
 8003f08:	2304      	movs	r3, #4
 8003f0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f0e:	e04a      	b.n	8003fa6 <UART_SetConfig+0x2e6>
 8003f10:	2308      	movs	r3, #8
 8003f12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f16:	e046      	b.n	8003fa6 <UART_SetConfig+0x2e6>
 8003f18:	2310      	movs	r3, #16
 8003f1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f1e:	e042      	b.n	8003fa6 <UART_SetConfig+0x2e6>
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	4a17      	ldr	r2, [pc, #92]	@ (8003f84 <UART_SetConfig+0x2c4>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d13a      	bne.n	8003fa0 <UART_SetConfig+0x2e0>
 8003f2a:	4b18      	ldr	r3, [pc, #96]	@ (8003f8c <UART_SetConfig+0x2cc>)
 8003f2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f30:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003f34:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003f38:	d01a      	beq.n	8003f70 <UART_SetConfig+0x2b0>
 8003f3a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003f3e:	d81b      	bhi.n	8003f78 <UART_SetConfig+0x2b8>
 8003f40:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f44:	d00c      	beq.n	8003f60 <UART_SetConfig+0x2a0>
 8003f46:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f4a:	d815      	bhi.n	8003f78 <UART_SetConfig+0x2b8>
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d003      	beq.n	8003f58 <UART_SetConfig+0x298>
 8003f50:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f54:	d008      	beq.n	8003f68 <UART_SetConfig+0x2a8>
 8003f56:	e00f      	b.n	8003f78 <UART_SetConfig+0x2b8>
 8003f58:	2300      	movs	r3, #0
 8003f5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f5e:	e022      	b.n	8003fa6 <UART_SetConfig+0x2e6>
 8003f60:	2302      	movs	r3, #2
 8003f62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f66:	e01e      	b.n	8003fa6 <UART_SetConfig+0x2e6>
 8003f68:	2304      	movs	r3, #4
 8003f6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f6e:	e01a      	b.n	8003fa6 <UART_SetConfig+0x2e6>
 8003f70:	2308      	movs	r3, #8
 8003f72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f76:	e016      	b.n	8003fa6 <UART_SetConfig+0x2e6>
 8003f78:	2310      	movs	r3, #16
 8003f7a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f7e:	e012      	b.n	8003fa6 <UART_SetConfig+0x2e6>
 8003f80:	efff69f3 	.word	0xefff69f3
 8003f84:	40008000 	.word	0x40008000
 8003f88:	40013800 	.word	0x40013800
 8003f8c:	40021000 	.word	0x40021000
 8003f90:	40004400 	.word	0x40004400
 8003f94:	40004800 	.word	0x40004800
 8003f98:	40004c00 	.word	0x40004c00
 8003f9c:	40005000 	.word	0x40005000
 8003fa0:	2310      	movs	r3, #16
 8003fa2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	4a9f      	ldr	r2, [pc, #636]	@ (8004228 <UART_SetConfig+0x568>)
 8003fac:	4293      	cmp	r3, r2
 8003fae:	d17a      	bne.n	80040a6 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003fb0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003fb4:	2b08      	cmp	r3, #8
 8003fb6:	d824      	bhi.n	8004002 <UART_SetConfig+0x342>
 8003fb8:	a201      	add	r2, pc, #4	@ (adr r2, 8003fc0 <UART_SetConfig+0x300>)
 8003fba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fbe:	bf00      	nop
 8003fc0:	08003fe5 	.word	0x08003fe5
 8003fc4:	08004003 	.word	0x08004003
 8003fc8:	08003fed 	.word	0x08003fed
 8003fcc:	08004003 	.word	0x08004003
 8003fd0:	08003ff3 	.word	0x08003ff3
 8003fd4:	08004003 	.word	0x08004003
 8003fd8:	08004003 	.word	0x08004003
 8003fdc:	08004003 	.word	0x08004003
 8003fe0:	08003ffb 	.word	0x08003ffb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003fe4:	f7fe f9e2 	bl	80023ac <HAL_RCC_GetPCLK1Freq>
 8003fe8:	61f8      	str	r0, [r7, #28]
        break;
 8003fea:	e010      	b.n	800400e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003fec:	4b8f      	ldr	r3, [pc, #572]	@ (800422c <UART_SetConfig+0x56c>)
 8003fee:	61fb      	str	r3, [r7, #28]
        break;
 8003ff0:	e00d      	b.n	800400e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003ff2:	f7fe f943 	bl	800227c <HAL_RCC_GetSysClockFreq>
 8003ff6:	61f8      	str	r0, [r7, #28]
        break;
 8003ff8:	e009      	b.n	800400e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003ffa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003ffe:	61fb      	str	r3, [r7, #28]
        break;
 8004000:	e005      	b.n	800400e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004002:	2300      	movs	r3, #0
 8004004:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004006:	2301      	movs	r3, #1
 8004008:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800400c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800400e:	69fb      	ldr	r3, [r7, #28]
 8004010:	2b00      	cmp	r3, #0
 8004012:	f000 80fb 	beq.w	800420c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	685a      	ldr	r2, [r3, #4]
 800401a:	4613      	mov	r3, r2
 800401c:	005b      	lsls	r3, r3, #1
 800401e:	4413      	add	r3, r2
 8004020:	69fa      	ldr	r2, [r7, #28]
 8004022:	429a      	cmp	r2, r3
 8004024:	d305      	bcc.n	8004032 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	685b      	ldr	r3, [r3, #4]
 800402a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800402c:	69fa      	ldr	r2, [r7, #28]
 800402e:	429a      	cmp	r2, r3
 8004030:	d903      	bls.n	800403a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004038:	e0e8      	b.n	800420c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800403a:	69fb      	ldr	r3, [r7, #28]
 800403c:	2200      	movs	r2, #0
 800403e:	461c      	mov	r4, r3
 8004040:	4615      	mov	r5, r2
 8004042:	f04f 0200 	mov.w	r2, #0
 8004046:	f04f 0300 	mov.w	r3, #0
 800404a:	022b      	lsls	r3, r5, #8
 800404c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004050:	0222      	lsls	r2, r4, #8
 8004052:	68f9      	ldr	r1, [r7, #12]
 8004054:	6849      	ldr	r1, [r1, #4]
 8004056:	0849      	lsrs	r1, r1, #1
 8004058:	2000      	movs	r0, #0
 800405a:	4688      	mov	r8, r1
 800405c:	4681      	mov	r9, r0
 800405e:	eb12 0a08 	adds.w	sl, r2, r8
 8004062:	eb43 0b09 	adc.w	fp, r3, r9
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	2200      	movs	r2, #0
 800406c:	603b      	str	r3, [r7, #0]
 800406e:	607a      	str	r2, [r7, #4]
 8004070:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004074:	4650      	mov	r0, sl
 8004076:	4659      	mov	r1, fp
 8004078:	f7fc f8fa 	bl	8000270 <__aeabi_uldivmod>
 800407c:	4602      	mov	r2, r0
 800407e:	460b      	mov	r3, r1
 8004080:	4613      	mov	r3, r2
 8004082:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004084:	69bb      	ldr	r3, [r7, #24]
 8004086:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800408a:	d308      	bcc.n	800409e <UART_SetConfig+0x3de>
 800408c:	69bb      	ldr	r3, [r7, #24]
 800408e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004092:	d204      	bcs.n	800409e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	69ba      	ldr	r2, [r7, #24]
 800409a:	60da      	str	r2, [r3, #12]
 800409c:	e0b6      	b.n	800420c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800409e:	2301      	movs	r3, #1
 80040a0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80040a4:	e0b2      	b.n	800420c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	69db      	ldr	r3, [r3, #28]
 80040aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80040ae:	d15e      	bne.n	800416e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80040b0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80040b4:	2b08      	cmp	r3, #8
 80040b6:	d828      	bhi.n	800410a <UART_SetConfig+0x44a>
 80040b8:	a201      	add	r2, pc, #4	@ (adr r2, 80040c0 <UART_SetConfig+0x400>)
 80040ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040be:	bf00      	nop
 80040c0:	080040e5 	.word	0x080040e5
 80040c4:	080040ed 	.word	0x080040ed
 80040c8:	080040f5 	.word	0x080040f5
 80040cc:	0800410b 	.word	0x0800410b
 80040d0:	080040fb 	.word	0x080040fb
 80040d4:	0800410b 	.word	0x0800410b
 80040d8:	0800410b 	.word	0x0800410b
 80040dc:	0800410b 	.word	0x0800410b
 80040e0:	08004103 	.word	0x08004103
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80040e4:	f7fe f962 	bl	80023ac <HAL_RCC_GetPCLK1Freq>
 80040e8:	61f8      	str	r0, [r7, #28]
        break;
 80040ea:	e014      	b.n	8004116 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80040ec:	f7fe f974 	bl	80023d8 <HAL_RCC_GetPCLK2Freq>
 80040f0:	61f8      	str	r0, [r7, #28]
        break;
 80040f2:	e010      	b.n	8004116 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80040f4:	4b4d      	ldr	r3, [pc, #308]	@ (800422c <UART_SetConfig+0x56c>)
 80040f6:	61fb      	str	r3, [r7, #28]
        break;
 80040f8:	e00d      	b.n	8004116 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80040fa:	f7fe f8bf 	bl	800227c <HAL_RCC_GetSysClockFreq>
 80040fe:	61f8      	str	r0, [r7, #28]
        break;
 8004100:	e009      	b.n	8004116 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004102:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004106:	61fb      	str	r3, [r7, #28]
        break;
 8004108:	e005      	b.n	8004116 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800410a:	2300      	movs	r3, #0
 800410c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800410e:	2301      	movs	r3, #1
 8004110:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004114:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004116:	69fb      	ldr	r3, [r7, #28]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d077      	beq.n	800420c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800411c:	69fb      	ldr	r3, [r7, #28]
 800411e:	005a      	lsls	r2, r3, #1
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	085b      	lsrs	r3, r3, #1
 8004126:	441a      	add	r2, r3
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004130:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004132:	69bb      	ldr	r3, [r7, #24]
 8004134:	2b0f      	cmp	r3, #15
 8004136:	d916      	bls.n	8004166 <UART_SetConfig+0x4a6>
 8004138:	69bb      	ldr	r3, [r7, #24]
 800413a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800413e:	d212      	bcs.n	8004166 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004140:	69bb      	ldr	r3, [r7, #24]
 8004142:	b29b      	uxth	r3, r3
 8004144:	f023 030f 	bic.w	r3, r3, #15
 8004148:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800414a:	69bb      	ldr	r3, [r7, #24]
 800414c:	085b      	lsrs	r3, r3, #1
 800414e:	b29b      	uxth	r3, r3
 8004150:	f003 0307 	and.w	r3, r3, #7
 8004154:	b29a      	uxth	r2, r3
 8004156:	8afb      	ldrh	r3, [r7, #22]
 8004158:	4313      	orrs	r3, r2
 800415a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	8afa      	ldrh	r2, [r7, #22]
 8004162:	60da      	str	r2, [r3, #12]
 8004164:	e052      	b.n	800420c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800416c:	e04e      	b.n	800420c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800416e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004172:	2b08      	cmp	r3, #8
 8004174:	d827      	bhi.n	80041c6 <UART_SetConfig+0x506>
 8004176:	a201      	add	r2, pc, #4	@ (adr r2, 800417c <UART_SetConfig+0x4bc>)
 8004178:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800417c:	080041a1 	.word	0x080041a1
 8004180:	080041a9 	.word	0x080041a9
 8004184:	080041b1 	.word	0x080041b1
 8004188:	080041c7 	.word	0x080041c7
 800418c:	080041b7 	.word	0x080041b7
 8004190:	080041c7 	.word	0x080041c7
 8004194:	080041c7 	.word	0x080041c7
 8004198:	080041c7 	.word	0x080041c7
 800419c:	080041bf 	.word	0x080041bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80041a0:	f7fe f904 	bl	80023ac <HAL_RCC_GetPCLK1Freq>
 80041a4:	61f8      	str	r0, [r7, #28]
        break;
 80041a6:	e014      	b.n	80041d2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80041a8:	f7fe f916 	bl	80023d8 <HAL_RCC_GetPCLK2Freq>
 80041ac:	61f8      	str	r0, [r7, #28]
        break;
 80041ae:	e010      	b.n	80041d2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80041b0:	4b1e      	ldr	r3, [pc, #120]	@ (800422c <UART_SetConfig+0x56c>)
 80041b2:	61fb      	str	r3, [r7, #28]
        break;
 80041b4:	e00d      	b.n	80041d2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80041b6:	f7fe f861 	bl	800227c <HAL_RCC_GetSysClockFreq>
 80041ba:	61f8      	str	r0, [r7, #28]
        break;
 80041bc:	e009      	b.n	80041d2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80041be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80041c2:	61fb      	str	r3, [r7, #28]
        break;
 80041c4:	e005      	b.n	80041d2 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80041c6:	2300      	movs	r3, #0
 80041c8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80041ca:	2301      	movs	r3, #1
 80041cc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80041d0:	bf00      	nop
    }

    if (pclk != 0U)
 80041d2:	69fb      	ldr	r3, [r7, #28]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d019      	beq.n	800420c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	685b      	ldr	r3, [r3, #4]
 80041dc:	085a      	lsrs	r2, r3, #1
 80041de:	69fb      	ldr	r3, [r7, #28]
 80041e0:	441a      	add	r2, r3
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	685b      	ldr	r3, [r3, #4]
 80041e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80041ea:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80041ec:	69bb      	ldr	r3, [r7, #24]
 80041ee:	2b0f      	cmp	r3, #15
 80041f0:	d909      	bls.n	8004206 <UART_SetConfig+0x546>
 80041f2:	69bb      	ldr	r3, [r7, #24]
 80041f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041f8:	d205      	bcs.n	8004206 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80041fa:	69bb      	ldr	r3, [r7, #24]
 80041fc:	b29a      	uxth	r2, r3
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	60da      	str	r2, [r3, #12]
 8004204:	e002      	b.n	800420c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004206:	2301      	movs	r3, #1
 8004208:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	2200      	movs	r2, #0
 8004210:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	2200      	movs	r2, #0
 8004216:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004218:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800421c:	4618      	mov	r0, r3
 800421e:	3728      	adds	r7, #40	@ 0x28
 8004220:	46bd      	mov	sp, r7
 8004222:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004226:	bf00      	nop
 8004228:	40008000 	.word	0x40008000
 800422c:	00f42400 	.word	0x00f42400

08004230 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004230:	b480      	push	{r7}
 8004232:	b083      	sub	sp, #12
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800423c:	f003 0308 	and.w	r3, r3, #8
 8004240:	2b00      	cmp	r3, #0
 8004242:	d00a      	beq.n	800425a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	685b      	ldr	r3, [r3, #4]
 800424a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	430a      	orrs	r2, r1
 8004258:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800425e:	f003 0301 	and.w	r3, r3, #1
 8004262:	2b00      	cmp	r3, #0
 8004264:	d00a      	beq.n	800427c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	430a      	orrs	r2, r1
 800427a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004280:	f003 0302 	and.w	r3, r3, #2
 8004284:	2b00      	cmp	r3, #0
 8004286:	d00a      	beq.n	800429e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	685b      	ldr	r3, [r3, #4]
 800428e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	430a      	orrs	r2, r1
 800429c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042a2:	f003 0304 	and.w	r3, r3, #4
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d00a      	beq.n	80042c0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	685b      	ldr	r3, [r3, #4]
 80042b0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	430a      	orrs	r2, r1
 80042be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042c4:	f003 0310 	and.w	r3, r3, #16
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d00a      	beq.n	80042e2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	689b      	ldr	r3, [r3, #8]
 80042d2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	430a      	orrs	r2, r1
 80042e0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042e6:	f003 0320 	and.w	r3, r3, #32
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d00a      	beq.n	8004304 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	689b      	ldr	r3, [r3, #8]
 80042f4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	430a      	orrs	r2, r1
 8004302:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004308:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800430c:	2b00      	cmp	r3, #0
 800430e:	d01a      	beq.n	8004346 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	685b      	ldr	r3, [r3, #4]
 8004316:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	430a      	orrs	r2, r1
 8004324:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800432a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800432e:	d10a      	bne.n	8004346 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	430a      	orrs	r2, r1
 8004344:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800434a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800434e:	2b00      	cmp	r3, #0
 8004350:	d00a      	beq.n	8004368 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	430a      	orrs	r2, r1
 8004366:	605a      	str	r2, [r3, #4]
  }
}
 8004368:	bf00      	nop
 800436a:	370c      	adds	r7, #12
 800436c:	46bd      	mov	sp, r7
 800436e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004372:	4770      	bx	lr

08004374 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b098      	sub	sp, #96	@ 0x60
 8004378:	af02      	add	r7, sp, #8
 800437a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2200      	movs	r2, #0
 8004380:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004384:	f7fc fee6 	bl	8001154 <HAL_GetTick>
 8004388:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f003 0308 	and.w	r3, r3, #8
 8004394:	2b08      	cmp	r3, #8
 8004396:	d12e      	bne.n	80043f6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004398:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800439c:	9300      	str	r3, [sp, #0]
 800439e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043a0:	2200      	movs	r2, #0
 80043a2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80043a6:	6878      	ldr	r0, [r7, #4]
 80043a8:	f000 f88c 	bl	80044c4 <UART_WaitOnFlagUntilTimeout>
 80043ac:	4603      	mov	r3, r0
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d021      	beq.n	80043f6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043ba:	e853 3f00 	ldrex	r3, [r3]
 80043be:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80043c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80043c6:	653b      	str	r3, [r7, #80]	@ 0x50
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	461a      	mov	r2, r3
 80043ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80043d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80043d2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043d4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80043d6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80043d8:	e841 2300 	strex	r3, r2, [r1]
 80043dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80043de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d1e6      	bne.n	80043b2 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2220      	movs	r2, #32
 80043e8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2200      	movs	r2, #0
 80043ee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80043f2:	2303      	movs	r3, #3
 80043f4:	e062      	b.n	80044bc <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f003 0304 	and.w	r3, r3, #4
 8004400:	2b04      	cmp	r3, #4
 8004402:	d149      	bne.n	8004498 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004404:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004408:	9300      	str	r3, [sp, #0]
 800440a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800440c:	2200      	movs	r2, #0
 800440e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004412:	6878      	ldr	r0, [r7, #4]
 8004414:	f000 f856 	bl	80044c4 <UART_WaitOnFlagUntilTimeout>
 8004418:	4603      	mov	r3, r0
 800441a:	2b00      	cmp	r3, #0
 800441c:	d03c      	beq.n	8004498 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004426:	e853 3f00 	ldrex	r3, [r3]
 800442a:	623b      	str	r3, [r7, #32]
   return(result);
 800442c:	6a3b      	ldr	r3, [r7, #32]
 800442e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004432:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	461a      	mov	r2, r3
 800443a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800443c:	633b      	str	r3, [r7, #48]	@ 0x30
 800443e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004440:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004442:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004444:	e841 2300 	strex	r3, r2, [r1]
 8004448:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800444a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800444c:	2b00      	cmp	r3, #0
 800444e:	d1e6      	bne.n	800441e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	3308      	adds	r3, #8
 8004456:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004458:	693b      	ldr	r3, [r7, #16]
 800445a:	e853 3f00 	ldrex	r3, [r3]
 800445e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	f023 0301 	bic.w	r3, r3, #1
 8004466:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	3308      	adds	r3, #8
 800446e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004470:	61fa      	str	r2, [r7, #28]
 8004472:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004474:	69b9      	ldr	r1, [r7, #24]
 8004476:	69fa      	ldr	r2, [r7, #28]
 8004478:	e841 2300 	strex	r3, r2, [r1]
 800447c:	617b      	str	r3, [r7, #20]
   return(result);
 800447e:	697b      	ldr	r3, [r7, #20]
 8004480:	2b00      	cmp	r3, #0
 8004482:	d1e5      	bne.n	8004450 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2220      	movs	r2, #32
 8004488:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2200      	movs	r2, #0
 8004490:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004494:	2303      	movs	r3, #3
 8004496:	e011      	b.n	80044bc <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2220      	movs	r2, #32
 800449c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2220      	movs	r2, #32
 80044a2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2200      	movs	r2, #0
 80044aa:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2200      	movs	r2, #0
 80044b0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2200      	movs	r2, #0
 80044b6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80044ba:	2300      	movs	r3, #0
}
 80044bc:	4618      	mov	r0, r3
 80044be:	3758      	adds	r7, #88	@ 0x58
 80044c0:	46bd      	mov	sp, r7
 80044c2:	bd80      	pop	{r7, pc}

080044c4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b084      	sub	sp, #16
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	60f8      	str	r0, [r7, #12]
 80044cc:	60b9      	str	r1, [r7, #8]
 80044ce:	603b      	str	r3, [r7, #0]
 80044d0:	4613      	mov	r3, r2
 80044d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044d4:	e04f      	b.n	8004576 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044d6:	69bb      	ldr	r3, [r7, #24]
 80044d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044dc:	d04b      	beq.n	8004576 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044de:	f7fc fe39 	bl	8001154 <HAL_GetTick>
 80044e2:	4602      	mov	r2, r0
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	1ad3      	subs	r3, r2, r3
 80044e8:	69ba      	ldr	r2, [r7, #24]
 80044ea:	429a      	cmp	r2, r3
 80044ec:	d302      	bcc.n	80044f4 <UART_WaitOnFlagUntilTimeout+0x30>
 80044ee:	69bb      	ldr	r3, [r7, #24]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d101      	bne.n	80044f8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80044f4:	2303      	movs	r3, #3
 80044f6:	e04e      	b.n	8004596 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f003 0304 	and.w	r3, r3, #4
 8004502:	2b00      	cmp	r3, #0
 8004504:	d037      	beq.n	8004576 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004506:	68bb      	ldr	r3, [r7, #8]
 8004508:	2b80      	cmp	r3, #128	@ 0x80
 800450a:	d034      	beq.n	8004576 <UART_WaitOnFlagUntilTimeout+0xb2>
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	2b40      	cmp	r3, #64	@ 0x40
 8004510:	d031      	beq.n	8004576 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	69db      	ldr	r3, [r3, #28]
 8004518:	f003 0308 	and.w	r3, r3, #8
 800451c:	2b08      	cmp	r3, #8
 800451e:	d110      	bne.n	8004542 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	2208      	movs	r2, #8
 8004526:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004528:	68f8      	ldr	r0, [r7, #12]
 800452a:	f000 f8ff 	bl	800472c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	2208      	movs	r2, #8
 8004532:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	2200      	movs	r2, #0
 800453a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800453e:	2301      	movs	r3, #1
 8004540:	e029      	b.n	8004596 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	69db      	ldr	r3, [r3, #28]
 8004548:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800454c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004550:	d111      	bne.n	8004576 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800455a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800455c:	68f8      	ldr	r0, [r7, #12]
 800455e:	f000 f8e5 	bl	800472c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	2220      	movs	r2, #32
 8004566:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	2200      	movs	r2, #0
 800456e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004572:	2303      	movs	r3, #3
 8004574:	e00f      	b.n	8004596 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	69da      	ldr	r2, [r3, #28]
 800457c:	68bb      	ldr	r3, [r7, #8]
 800457e:	4013      	ands	r3, r2
 8004580:	68ba      	ldr	r2, [r7, #8]
 8004582:	429a      	cmp	r2, r3
 8004584:	bf0c      	ite	eq
 8004586:	2301      	moveq	r3, #1
 8004588:	2300      	movne	r3, #0
 800458a:	b2db      	uxtb	r3, r3
 800458c:	461a      	mov	r2, r3
 800458e:	79fb      	ldrb	r3, [r7, #7]
 8004590:	429a      	cmp	r2, r3
 8004592:	d0a0      	beq.n	80044d6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004594:	2300      	movs	r3, #0
}
 8004596:	4618      	mov	r0, r3
 8004598:	3710      	adds	r7, #16
 800459a:	46bd      	mov	sp, r7
 800459c:	bd80      	pop	{r7, pc}
	...

080045a0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80045a0:	b480      	push	{r7}
 80045a2:	b097      	sub	sp, #92	@ 0x5c
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	60f8      	str	r0, [r7, #12]
 80045a8:	60b9      	str	r1, [r7, #8]
 80045aa:	4613      	mov	r3, r2
 80045ac:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	68ba      	ldr	r2, [r7, #8]
 80045b2:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	88fa      	ldrh	r2, [r7, #6]
 80045b8:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	88fa      	ldrh	r2, [r7, #6]
 80045c0:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	2200      	movs	r2, #0
 80045c8:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	689b      	ldr	r3, [r3, #8]
 80045ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045d2:	d10e      	bne.n	80045f2 <UART_Start_Receive_IT+0x52>
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	691b      	ldr	r3, [r3, #16]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d105      	bne.n	80045e8 <UART_Start_Receive_IT+0x48>
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80045e2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80045e6:	e02d      	b.n	8004644 <UART_Start_Receive_IT+0xa4>
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	22ff      	movs	r2, #255	@ 0xff
 80045ec:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80045f0:	e028      	b.n	8004644 <UART_Start_Receive_IT+0xa4>
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	689b      	ldr	r3, [r3, #8]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d10d      	bne.n	8004616 <UART_Start_Receive_IT+0x76>
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	691b      	ldr	r3, [r3, #16]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d104      	bne.n	800460c <UART_Start_Receive_IT+0x6c>
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	22ff      	movs	r2, #255	@ 0xff
 8004606:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800460a:	e01b      	b.n	8004644 <UART_Start_Receive_IT+0xa4>
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	227f      	movs	r2, #127	@ 0x7f
 8004610:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004614:	e016      	b.n	8004644 <UART_Start_Receive_IT+0xa4>
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	689b      	ldr	r3, [r3, #8]
 800461a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800461e:	d10d      	bne.n	800463c <UART_Start_Receive_IT+0x9c>
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	691b      	ldr	r3, [r3, #16]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d104      	bne.n	8004632 <UART_Start_Receive_IT+0x92>
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	227f      	movs	r2, #127	@ 0x7f
 800462c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004630:	e008      	b.n	8004644 <UART_Start_Receive_IT+0xa4>
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	223f      	movs	r2, #63	@ 0x3f
 8004636:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800463a:	e003      	b.n	8004644 <UART_Start_Receive_IT+0xa4>
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	2200      	movs	r2, #0
 8004640:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	2200      	movs	r2, #0
 8004648:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	2222      	movs	r2, #34	@ 0x22
 8004650:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	3308      	adds	r3, #8
 800465a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800465c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800465e:	e853 3f00 	ldrex	r3, [r3]
 8004662:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004664:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004666:	f043 0301 	orr.w	r3, r3, #1
 800466a:	657b      	str	r3, [r7, #84]	@ 0x54
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	3308      	adds	r3, #8
 8004672:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004674:	64ba      	str	r2, [r7, #72]	@ 0x48
 8004676:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004678:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800467a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800467c:	e841 2300 	strex	r3, r2, [r1]
 8004680:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8004682:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004684:	2b00      	cmp	r3, #0
 8004686:	d1e5      	bne.n	8004654 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	689b      	ldr	r3, [r3, #8]
 800468c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004690:	d107      	bne.n	80046a2 <UART_Start_Receive_IT+0x102>
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	691b      	ldr	r3, [r3, #16]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d103      	bne.n	80046a2 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	4a21      	ldr	r2, [pc, #132]	@ (8004724 <UART_Start_Receive_IT+0x184>)
 800469e:	669a      	str	r2, [r3, #104]	@ 0x68
 80046a0:	e002      	b.n	80046a8 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	4a20      	ldr	r2, [pc, #128]	@ (8004728 <UART_Start_Receive_IT+0x188>)
 80046a6:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	691b      	ldr	r3, [r3, #16]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d019      	beq.n	80046e4 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046b8:	e853 3f00 	ldrex	r3, [r3]
 80046bc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80046be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046c0:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80046c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	461a      	mov	r2, r3
 80046cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80046ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80046d0:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046d2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80046d4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80046d6:	e841 2300 	strex	r3, r2, [r1]
 80046da:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80046dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d1e6      	bne.n	80046b0 <UART_Start_Receive_IT+0x110>
 80046e2:	e018      	b.n	8004716 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046ea:	697b      	ldr	r3, [r7, #20]
 80046ec:	e853 3f00 	ldrex	r3, [r3]
 80046f0:	613b      	str	r3, [r7, #16]
   return(result);
 80046f2:	693b      	ldr	r3, [r7, #16]
 80046f4:	f043 0320 	orr.w	r3, r3, #32
 80046f8:	653b      	str	r3, [r7, #80]	@ 0x50
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	461a      	mov	r2, r3
 8004700:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004702:	623b      	str	r3, [r7, #32]
 8004704:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004706:	69f9      	ldr	r1, [r7, #28]
 8004708:	6a3a      	ldr	r2, [r7, #32]
 800470a:	e841 2300 	strex	r3, r2, [r1]
 800470e:	61bb      	str	r3, [r7, #24]
   return(result);
 8004710:	69bb      	ldr	r3, [r7, #24]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d1e6      	bne.n	80046e4 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8004716:	2300      	movs	r3, #0
}
 8004718:	4618      	mov	r0, r3
 800471a:	375c      	adds	r7, #92	@ 0x5c
 800471c:	46bd      	mov	sp, r7
 800471e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004722:	4770      	bx	lr
 8004724:	08004a31 	.word	0x08004a31
 8004728:	08004875 	.word	0x08004875

0800472c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800472c:	b480      	push	{r7}
 800472e:	b095      	sub	sp, #84	@ 0x54
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800473a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800473c:	e853 3f00 	ldrex	r3, [r3]
 8004740:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004742:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004744:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004748:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	461a      	mov	r2, r3
 8004750:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004752:	643b      	str	r3, [r7, #64]	@ 0x40
 8004754:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004756:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004758:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800475a:	e841 2300 	strex	r3, r2, [r1]
 800475e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004760:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004762:	2b00      	cmp	r3, #0
 8004764:	d1e6      	bne.n	8004734 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	3308      	adds	r3, #8
 800476c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800476e:	6a3b      	ldr	r3, [r7, #32]
 8004770:	e853 3f00 	ldrex	r3, [r3]
 8004774:	61fb      	str	r3, [r7, #28]
   return(result);
 8004776:	69fb      	ldr	r3, [r7, #28]
 8004778:	f023 0301 	bic.w	r3, r3, #1
 800477c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	3308      	adds	r3, #8
 8004784:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004786:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004788:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800478a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800478c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800478e:	e841 2300 	strex	r3, r2, [r1]
 8004792:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004796:	2b00      	cmp	r3, #0
 8004798:	d1e5      	bne.n	8004766 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800479e:	2b01      	cmp	r3, #1
 80047a0:	d118      	bne.n	80047d4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	e853 3f00 	ldrex	r3, [r3]
 80047ae:	60bb      	str	r3, [r7, #8]
   return(result);
 80047b0:	68bb      	ldr	r3, [r7, #8]
 80047b2:	f023 0310 	bic.w	r3, r3, #16
 80047b6:	647b      	str	r3, [r7, #68]	@ 0x44
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	461a      	mov	r2, r3
 80047be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80047c0:	61bb      	str	r3, [r7, #24]
 80047c2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047c4:	6979      	ldr	r1, [r7, #20]
 80047c6:	69ba      	ldr	r2, [r7, #24]
 80047c8:	e841 2300 	strex	r3, r2, [r1]
 80047cc:	613b      	str	r3, [r7, #16]
   return(result);
 80047ce:	693b      	ldr	r3, [r7, #16]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d1e6      	bne.n	80047a2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2220      	movs	r2, #32
 80047d8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2200      	movs	r2, #0
 80047e0:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2200      	movs	r2, #0
 80047e6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80047e8:	bf00      	nop
 80047ea:	3754      	adds	r7, #84	@ 0x54
 80047ec:	46bd      	mov	sp, r7
 80047ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f2:	4770      	bx	lr

080047f4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b084      	sub	sp, #16
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004800:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	2200      	movs	r2, #0
 8004806:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	2200      	movs	r2, #0
 800480e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004812:	68f8      	ldr	r0, [r7, #12]
 8004814:	f7ff fa3e 	bl	8003c94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004818:	bf00      	nop
 800481a:	3710      	adds	r7, #16
 800481c:	46bd      	mov	sp, r7
 800481e:	bd80      	pop	{r7, pc}

08004820 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b088      	sub	sp, #32
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	e853 3f00 	ldrex	r3, [r3]
 8004834:	60bb      	str	r3, [r7, #8]
   return(result);
 8004836:	68bb      	ldr	r3, [r7, #8]
 8004838:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800483c:	61fb      	str	r3, [r7, #28]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	461a      	mov	r2, r3
 8004844:	69fb      	ldr	r3, [r7, #28]
 8004846:	61bb      	str	r3, [r7, #24]
 8004848:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800484a:	6979      	ldr	r1, [r7, #20]
 800484c:	69ba      	ldr	r2, [r7, #24]
 800484e:	e841 2300 	strex	r3, r2, [r1]
 8004852:	613b      	str	r3, [r7, #16]
   return(result);
 8004854:	693b      	ldr	r3, [r7, #16]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d1e6      	bne.n	8004828 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2220      	movs	r2, #32
 800485e:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2200      	movs	r2, #0
 8004864:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004866:	6878      	ldr	r0, [r7, #4]
 8004868:	f7ff fa0a 	bl	8003c80 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800486c:	bf00      	nop
 800486e:	3720      	adds	r7, #32
 8004870:	46bd      	mov	sp, r7
 8004872:	bd80      	pop	{r7, pc}

08004874 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b09c      	sub	sp, #112	@ 0x70
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004882:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800488c:	2b22      	cmp	r3, #34	@ 0x22
 800488e:	f040 80be 	bne.w	8004a0e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8004898:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800489c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80048a0:	b2d9      	uxtb	r1, r3
 80048a2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80048a6:	b2da      	uxtb	r2, r3
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048ac:	400a      	ands	r2, r1
 80048ae:	b2d2      	uxtb	r2, r2
 80048b0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048b6:	1c5a      	adds	r2, r3, #1
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80048c2:	b29b      	uxth	r3, r3
 80048c4:	3b01      	subs	r3, #1
 80048c6:	b29a      	uxth	r2, r3
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80048d4:	b29b      	uxth	r3, r3
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	f040 80a3 	bne.w	8004a22 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80048e4:	e853 3f00 	ldrex	r3, [r3]
 80048e8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80048ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80048ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80048f0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	461a      	mov	r2, r3
 80048f8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80048fa:	65bb      	str	r3, [r7, #88]	@ 0x58
 80048fc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048fe:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004900:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004902:	e841 2300 	strex	r3, r2, [r1]
 8004906:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004908:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800490a:	2b00      	cmp	r3, #0
 800490c:	d1e6      	bne.n	80048dc <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	3308      	adds	r3, #8
 8004914:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004916:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004918:	e853 3f00 	ldrex	r3, [r3]
 800491c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800491e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004920:	f023 0301 	bic.w	r3, r3, #1
 8004924:	667b      	str	r3, [r7, #100]	@ 0x64
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	3308      	adds	r3, #8
 800492c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800492e:	647a      	str	r2, [r7, #68]	@ 0x44
 8004930:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004932:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004934:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004936:	e841 2300 	strex	r3, r2, [r1]
 800493a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800493c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800493e:	2b00      	cmp	r3, #0
 8004940:	d1e5      	bne.n	800490e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2220      	movs	r2, #32
 8004946:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2200      	movs	r2, #0
 800494e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2200      	movs	r2, #0
 8004954:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	4a34      	ldr	r2, [pc, #208]	@ (8004a2c <UART_RxISR_8BIT+0x1b8>)
 800495c:	4293      	cmp	r3, r2
 800495e:	d01f      	beq.n	80049a0 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	685b      	ldr	r3, [r3, #4]
 8004966:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800496a:	2b00      	cmp	r3, #0
 800496c:	d018      	beq.n	80049a0 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004976:	e853 3f00 	ldrex	r3, [r3]
 800497a:	623b      	str	r3, [r7, #32]
   return(result);
 800497c:	6a3b      	ldr	r3, [r7, #32]
 800497e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004982:	663b      	str	r3, [r7, #96]	@ 0x60
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	461a      	mov	r2, r3
 800498a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800498c:	633b      	str	r3, [r7, #48]	@ 0x30
 800498e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004990:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004992:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004994:	e841 2300 	strex	r3, r2, [r1]
 8004998:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800499a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800499c:	2b00      	cmp	r3, #0
 800499e:	d1e6      	bne.n	800496e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049a4:	2b01      	cmp	r3, #1
 80049a6:	d12e      	bne.n	8004a06 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2200      	movs	r2, #0
 80049ac:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049b4:	693b      	ldr	r3, [r7, #16]
 80049b6:	e853 3f00 	ldrex	r3, [r3]
 80049ba:	60fb      	str	r3, [r7, #12]
   return(result);
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	f023 0310 	bic.w	r3, r3, #16
 80049c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	461a      	mov	r2, r3
 80049ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80049cc:	61fb      	str	r3, [r7, #28]
 80049ce:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049d0:	69b9      	ldr	r1, [r7, #24]
 80049d2:	69fa      	ldr	r2, [r7, #28]
 80049d4:	e841 2300 	strex	r3, r2, [r1]
 80049d8:	617b      	str	r3, [r7, #20]
   return(result);
 80049da:	697b      	ldr	r3, [r7, #20]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d1e6      	bne.n	80049ae <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	69db      	ldr	r3, [r3, #28]
 80049e6:	f003 0310 	and.w	r3, r3, #16
 80049ea:	2b10      	cmp	r3, #16
 80049ec:	d103      	bne.n	80049f6 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	2210      	movs	r2, #16
 80049f4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80049fc:	4619      	mov	r1, r3
 80049fe:	6878      	ldr	r0, [r7, #4]
 8004a00:	f7ff f952 	bl	8003ca8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004a04:	e00d      	b.n	8004a22 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8004a06:	6878      	ldr	r0, [r7, #4]
 8004a08:	f7fb fe8a 	bl	8000720 <HAL_UART_RxCpltCallback>
}
 8004a0c:	e009      	b.n	8004a22 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	8b1b      	ldrh	r3, [r3, #24]
 8004a14:	b29a      	uxth	r2, r3
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f042 0208 	orr.w	r2, r2, #8
 8004a1e:	b292      	uxth	r2, r2
 8004a20:	831a      	strh	r2, [r3, #24]
}
 8004a22:	bf00      	nop
 8004a24:	3770      	adds	r7, #112	@ 0x70
 8004a26:	46bd      	mov	sp, r7
 8004a28:	bd80      	pop	{r7, pc}
 8004a2a:	bf00      	nop
 8004a2c:	40008000 	.word	0x40008000

08004a30 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b09c      	sub	sp, #112	@ 0x70
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004a3e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a48:	2b22      	cmp	r3, #34	@ 0x22
 8004a4a:	f040 80be 	bne.w	8004bca <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8004a54:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a5c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8004a5e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8004a62:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8004a66:	4013      	ands	r3, r2
 8004a68:	b29a      	uxth	r2, r3
 8004a6a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004a6c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a72:	1c9a      	adds	r2, r3, #2
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004a7e:	b29b      	uxth	r3, r3
 8004a80:	3b01      	subs	r3, #1
 8004a82:	b29a      	uxth	r2, r3
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004a90:	b29b      	uxth	r3, r3
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	f040 80a3 	bne.w	8004bde <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004aa0:	e853 3f00 	ldrex	r3, [r3]
 8004aa4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004aa6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004aa8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004aac:	667b      	str	r3, [r7, #100]	@ 0x64
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	461a      	mov	r2, r3
 8004ab4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004ab6:	657b      	str	r3, [r7, #84]	@ 0x54
 8004ab8:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aba:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004abc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004abe:	e841 2300 	strex	r3, r2, [r1]
 8004ac2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8004ac4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d1e6      	bne.n	8004a98 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	3308      	adds	r3, #8
 8004ad0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ad2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ad4:	e853 3f00 	ldrex	r3, [r3]
 8004ad8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004adc:	f023 0301 	bic.w	r3, r3, #1
 8004ae0:	663b      	str	r3, [r7, #96]	@ 0x60
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	3308      	adds	r3, #8
 8004ae8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004aea:	643a      	str	r2, [r7, #64]	@ 0x40
 8004aec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aee:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004af0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004af2:	e841 2300 	strex	r3, r2, [r1]
 8004af6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004af8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d1e5      	bne.n	8004aca <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2220      	movs	r2, #32
 8004b02:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2200      	movs	r2, #0
 8004b0a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2200      	movs	r2, #0
 8004b10:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	4a34      	ldr	r2, [pc, #208]	@ (8004be8 <UART_RxISR_16BIT+0x1b8>)
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	d01f      	beq.n	8004b5c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	685b      	ldr	r3, [r3, #4]
 8004b22:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d018      	beq.n	8004b5c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b30:	6a3b      	ldr	r3, [r7, #32]
 8004b32:	e853 3f00 	ldrex	r3, [r3]
 8004b36:	61fb      	str	r3, [r7, #28]
   return(result);
 8004b38:	69fb      	ldr	r3, [r7, #28]
 8004b3a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004b3e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	461a      	mov	r2, r3
 8004b46:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004b48:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b4a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b4c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004b4e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004b50:	e841 2300 	strex	r3, r2, [r1]
 8004b54:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d1e6      	bne.n	8004b2a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b60:	2b01      	cmp	r3, #1
 8004b62:	d12e      	bne.n	8004bc2 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2200      	movs	r2, #0
 8004b68:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	e853 3f00 	ldrex	r3, [r3]
 8004b76:	60bb      	str	r3, [r7, #8]
   return(result);
 8004b78:	68bb      	ldr	r3, [r7, #8]
 8004b7a:	f023 0310 	bic.w	r3, r3, #16
 8004b7e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	461a      	mov	r2, r3
 8004b86:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004b88:	61bb      	str	r3, [r7, #24]
 8004b8a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b8c:	6979      	ldr	r1, [r7, #20]
 8004b8e:	69ba      	ldr	r2, [r7, #24]
 8004b90:	e841 2300 	strex	r3, r2, [r1]
 8004b94:	613b      	str	r3, [r7, #16]
   return(result);
 8004b96:	693b      	ldr	r3, [r7, #16]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d1e6      	bne.n	8004b6a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	69db      	ldr	r3, [r3, #28]
 8004ba2:	f003 0310 	and.w	r3, r3, #16
 8004ba6:	2b10      	cmp	r3, #16
 8004ba8:	d103      	bne.n	8004bb2 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	2210      	movs	r2, #16
 8004bb0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004bb8:	4619      	mov	r1, r3
 8004bba:	6878      	ldr	r0, [r7, #4]
 8004bbc:	f7ff f874 	bl	8003ca8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004bc0:	e00d      	b.n	8004bde <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8004bc2:	6878      	ldr	r0, [r7, #4]
 8004bc4:	f7fb fdac 	bl	8000720 <HAL_UART_RxCpltCallback>
}
 8004bc8:	e009      	b.n	8004bde <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	8b1b      	ldrh	r3, [r3, #24]
 8004bd0:	b29a      	uxth	r2, r3
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f042 0208 	orr.w	r2, r2, #8
 8004bda:	b292      	uxth	r2, r2
 8004bdc:	831a      	strh	r2, [r3, #24]
}
 8004bde:	bf00      	nop
 8004be0:	3770      	adds	r7, #112	@ 0x70
 8004be2:	46bd      	mov	sp, r7
 8004be4:	bd80      	pop	{r7, pc}
 8004be6:	bf00      	nop
 8004be8:	40008000 	.word	0x40008000

08004bec <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004bec:	b480      	push	{r7}
 8004bee:	b083      	sub	sp, #12
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004bf4:	bf00      	nop
 8004bf6:	370c      	adds	r7, #12
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfe:	4770      	bx	lr

08004c00 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004c00:	b480      	push	{r7}
 8004c02:	b085      	sub	sp, #20
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	4603      	mov	r3, r0
 8004c08:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8004c0e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004c12:	2b84      	cmp	r3, #132	@ 0x84
 8004c14:	d005      	beq.n	8004c22 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004c16:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	4413      	add	r3, r2
 8004c1e:	3303      	adds	r3, #3
 8004c20:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004c22:	68fb      	ldr	r3, [r7, #12]
}
 8004c24:	4618      	mov	r0, r3
 8004c26:	3714      	adds	r7, #20
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2e:	4770      	bx	lr

08004c30 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004c34:	f000 fde2 	bl	80057fc <vTaskStartScheduler>
  
  return osOK;
 8004c38:	2300      	movs	r3, #0
}
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	bd80      	pop	{r7, pc}

08004c3e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004c3e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c40:	b089      	sub	sp, #36	@ 0x24
 8004c42:	af04      	add	r7, sp, #16
 8004c44:	6078      	str	r0, [r7, #4]
 8004c46:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	695b      	ldr	r3, [r3, #20]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d020      	beq.n	8004c92 <osThreadCreate+0x54>
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	699b      	ldr	r3, [r3, #24]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d01c      	beq.n	8004c92 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	685c      	ldr	r4, [r3, #4]
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	691e      	ldr	r6, [r3, #16]
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	f7ff ffc8 	bl	8004c00 <makeFreeRtosPriority>
 8004c70:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	695b      	ldr	r3, [r3, #20]
 8004c76:	687a      	ldr	r2, [r7, #4]
 8004c78:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004c7a:	9202      	str	r2, [sp, #8]
 8004c7c:	9301      	str	r3, [sp, #4]
 8004c7e:	9100      	str	r1, [sp, #0]
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	4632      	mov	r2, r6
 8004c84:	4629      	mov	r1, r5
 8004c86:	4620      	mov	r0, r4
 8004c88:	f000 fbd2 	bl	8005430 <xTaskCreateStatic>
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	60fb      	str	r3, [r7, #12]
 8004c90:	e01c      	b.n	8004ccc <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	685c      	ldr	r4, [r3, #4]
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004c9e:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	f7ff ffaa 	bl	8004c00 <makeFreeRtosPriority>
 8004cac:	4602      	mov	r2, r0
 8004cae:	f107 030c 	add.w	r3, r7, #12
 8004cb2:	9301      	str	r3, [sp, #4]
 8004cb4:	9200      	str	r2, [sp, #0]
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	4632      	mov	r2, r6
 8004cba:	4629      	mov	r1, r5
 8004cbc:	4620      	mov	r0, r4
 8004cbe:	f000 fc17 	bl	80054f0 <xTaskCreate>
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	2b01      	cmp	r3, #1
 8004cc6:	d001      	beq.n	8004ccc <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004cc8:	2300      	movs	r3, #0
 8004cca:	e000      	b.n	8004cce <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
}
 8004cce:	4618      	mov	r0, r3
 8004cd0:	3714      	adds	r7, #20
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004cd6 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004cd6:	b580      	push	{r7, lr}
 8004cd8:	b084      	sub	sp, #16
 8004cda:	af00      	add	r7, sp, #0
 8004cdc:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d001      	beq.n	8004cec <osDelay+0x16>
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	e000      	b.n	8004cee <osDelay+0x18>
 8004cec:	2301      	movs	r3, #1
 8004cee:	4618      	mov	r0, r3
 8004cf0:	f000 fd4e 	bl	8005790 <vTaskDelay>
  
  return osOK;
 8004cf4:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	3710      	adds	r7, #16
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	bd80      	pop	{r7, pc}

08004cfe <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004cfe:	b480      	push	{r7}
 8004d00:	b083      	sub	sp, #12
 8004d02:	af00      	add	r7, sp, #0
 8004d04:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	f103 0208 	add.w	r2, r3, #8
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	f04f 32ff 	mov.w	r2, #4294967295
 8004d16:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	f103 0208 	add.w	r2, r3, #8
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	f103 0208 	add.w	r2, r3, #8
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2200      	movs	r2, #0
 8004d30:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004d32:	bf00      	nop
 8004d34:	370c      	adds	r7, #12
 8004d36:	46bd      	mov	sp, r7
 8004d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3c:	4770      	bx	lr

08004d3e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004d3e:	b480      	push	{r7}
 8004d40:	b083      	sub	sp, #12
 8004d42:	af00      	add	r7, sp, #0
 8004d44:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2200      	movs	r2, #0
 8004d4a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004d4c:	bf00      	nop
 8004d4e:	370c      	adds	r7, #12
 8004d50:	46bd      	mov	sp, r7
 8004d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d56:	4770      	bx	lr

08004d58 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004d58:	b480      	push	{r7}
 8004d5a:	b085      	sub	sp, #20
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
 8004d60:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	685b      	ldr	r3, [r3, #4]
 8004d66:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	68fa      	ldr	r2, [r7, #12]
 8004d6c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	689a      	ldr	r2, [r3, #8]
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	689b      	ldr	r3, [r3, #8]
 8004d7a:	683a      	ldr	r2, [r7, #0]
 8004d7c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	683a      	ldr	r2, [r7, #0]
 8004d82:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	687a      	ldr	r2, [r7, #4]
 8004d88:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	1c5a      	adds	r2, r3, #1
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	601a      	str	r2, [r3, #0]
}
 8004d94:	bf00      	nop
 8004d96:	3714      	adds	r7, #20
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9e:	4770      	bx	lr

08004da0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004da0:	b480      	push	{r7}
 8004da2:	b085      	sub	sp, #20
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
 8004da8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004db0:	68bb      	ldr	r3, [r7, #8]
 8004db2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004db6:	d103      	bne.n	8004dc0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	691b      	ldr	r3, [r3, #16]
 8004dbc:	60fb      	str	r3, [r7, #12]
 8004dbe:	e00c      	b.n	8004dda <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	3308      	adds	r3, #8
 8004dc4:	60fb      	str	r3, [r7, #12]
 8004dc6:	e002      	b.n	8004dce <vListInsert+0x2e>
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	685b      	ldr	r3, [r3, #4]
 8004dcc:	60fb      	str	r3, [r7, #12]
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	685b      	ldr	r3, [r3, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	68ba      	ldr	r2, [r7, #8]
 8004dd6:	429a      	cmp	r2, r3
 8004dd8:	d2f6      	bcs.n	8004dc8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	685a      	ldr	r2, [r3, #4]
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	685b      	ldr	r3, [r3, #4]
 8004de6:	683a      	ldr	r2, [r7, #0]
 8004de8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	68fa      	ldr	r2, [r7, #12]
 8004dee:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	683a      	ldr	r2, [r7, #0]
 8004df4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	687a      	ldr	r2, [r7, #4]
 8004dfa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	1c5a      	adds	r2, r3, #1
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	601a      	str	r2, [r3, #0]
}
 8004e06:	bf00      	nop
 8004e08:	3714      	adds	r7, #20
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e10:	4770      	bx	lr

08004e12 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004e12:	b480      	push	{r7}
 8004e14:	b085      	sub	sp, #20
 8004e16:	af00      	add	r7, sp, #0
 8004e18:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	691b      	ldr	r3, [r3, #16]
 8004e1e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	685b      	ldr	r3, [r3, #4]
 8004e24:	687a      	ldr	r2, [r7, #4]
 8004e26:	6892      	ldr	r2, [r2, #8]
 8004e28:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	689b      	ldr	r3, [r3, #8]
 8004e2e:	687a      	ldr	r2, [r7, #4]
 8004e30:	6852      	ldr	r2, [r2, #4]
 8004e32:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	685b      	ldr	r3, [r3, #4]
 8004e38:	687a      	ldr	r2, [r7, #4]
 8004e3a:	429a      	cmp	r2, r3
 8004e3c:	d103      	bne.n	8004e46 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	689a      	ldr	r2, [r3, #8]
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2200      	movs	r2, #0
 8004e4a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	1e5a      	subs	r2, r3, #1
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
}
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	3714      	adds	r7, #20
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e64:	4770      	bx	lr
	...

08004e68 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b084      	sub	sp, #16
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
 8004e70:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d10b      	bne.n	8004e94 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004e7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e80:	f383 8811 	msr	BASEPRI, r3
 8004e84:	f3bf 8f6f 	isb	sy
 8004e88:	f3bf 8f4f 	dsb	sy
 8004e8c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004e8e:	bf00      	nop
 8004e90:	bf00      	nop
 8004e92:	e7fd      	b.n	8004e90 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004e94:	f001 fba0 	bl	80065d8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681a      	ldr	r2, [r3, #0]
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ea0:	68f9      	ldr	r1, [r7, #12]
 8004ea2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004ea4:	fb01 f303 	mul.w	r3, r1, r3
 8004ea8:	441a      	add	r2, r3
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681a      	ldr	r2, [r3, #0]
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681a      	ldr	r2, [r3, #0]
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ec4:	3b01      	subs	r3, #1
 8004ec6:	68f9      	ldr	r1, [r7, #12]
 8004ec8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004eca:	fb01 f303 	mul.w	r3, r1, r3
 8004ece:	441a      	add	r2, r3
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	22ff      	movs	r2, #255	@ 0xff
 8004ed8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	22ff      	movs	r2, #255	@ 0xff
 8004ee0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d114      	bne.n	8004f14 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	691b      	ldr	r3, [r3, #16]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d01a      	beq.n	8004f28 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	3310      	adds	r3, #16
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	f000 feda 	bl	8005cb0 <xTaskRemoveFromEventList>
 8004efc:	4603      	mov	r3, r0
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d012      	beq.n	8004f28 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004f02:	4b0d      	ldr	r3, [pc, #52]	@ (8004f38 <xQueueGenericReset+0xd0>)
 8004f04:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f08:	601a      	str	r2, [r3, #0]
 8004f0a:	f3bf 8f4f 	dsb	sy
 8004f0e:	f3bf 8f6f 	isb	sy
 8004f12:	e009      	b.n	8004f28 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	3310      	adds	r3, #16
 8004f18:	4618      	mov	r0, r3
 8004f1a:	f7ff fef0 	bl	8004cfe <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	3324      	adds	r3, #36	@ 0x24
 8004f22:	4618      	mov	r0, r3
 8004f24:	f7ff feeb 	bl	8004cfe <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004f28:	f001 fb88 	bl	800663c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004f2c:	2301      	movs	r3, #1
}
 8004f2e:	4618      	mov	r0, r3
 8004f30:	3710      	adds	r7, #16
 8004f32:	46bd      	mov	sp, r7
 8004f34:	bd80      	pop	{r7, pc}
 8004f36:	bf00      	nop
 8004f38:	e000ed04 	.word	0xe000ed04

08004f3c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b08a      	sub	sp, #40	@ 0x28
 8004f40:	af02      	add	r7, sp, #8
 8004f42:	60f8      	str	r0, [r7, #12]
 8004f44:	60b9      	str	r1, [r7, #8]
 8004f46:	4613      	mov	r3, r2
 8004f48:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d10b      	bne.n	8004f68 <xQueueGenericCreate+0x2c>
	__asm volatile
 8004f50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f54:	f383 8811 	msr	BASEPRI, r3
 8004f58:	f3bf 8f6f 	isb	sy
 8004f5c:	f3bf 8f4f 	dsb	sy
 8004f60:	613b      	str	r3, [r7, #16]
}
 8004f62:	bf00      	nop
 8004f64:	bf00      	nop
 8004f66:	e7fd      	b.n	8004f64 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	68ba      	ldr	r2, [r7, #8]
 8004f6c:	fb02 f303 	mul.w	r3, r2, r3
 8004f70:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004f72:	69fb      	ldr	r3, [r7, #28]
 8004f74:	3348      	adds	r3, #72	@ 0x48
 8004f76:	4618      	mov	r0, r3
 8004f78:	f001 fc50 	bl	800681c <pvPortMalloc>
 8004f7c:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004f7e:	69bb      	ldr	r3, [r7, #24]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d011      	beq.n	8004fa8 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004f84:	69bb      	ldr	r3, [r7, #24]
 8004f86:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004f88:	697b      	ldr	r3, [r7, #20]
 8004f8a:	3348      	adds	r3, #72	@ 0x48
 8004f8c:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004f8e:	69bb      	ldr	r3, [r7, #24]
 8004f90:	2200      	movs	r2, #0
 8004f92:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004f96:	79fa      	ldrb	r2, [r7, #7]
 8004f98:	69bb      	ldr	r3, [r7, #24]
 8004f9a:	9300      	str	r3, [sp, #0]
 8004f9c:	4613      	mov	r3, r2
 8004f9e:	697a      	ldr	r2, [r7, #20]
 8004fa0:	68b9      	ldr	r1, [r7, #8]
 8004fa2:	68f8      	ldr	r0, [r7, #12]
 8004fa4:	f000 f805 	bl	8004fb2 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004fa8:	69bb      	ldr	r3, [r7, #24]
	}
 8004faa:	4618      	mov	r0, r3
 8004fac:	3720      	adds	r7, #32
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	bd80      	pop	{r7, pc}

08004fb2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004fb2:	b580      	push	{r7, lr}
 8004fb4:	b084      	sub	sp, #16
 8004fb6:	af00      	add	r7, sp, #0
 8004fb8:	60f8      	str	r0, [r7, #12]
 8004fba:	60b9      	str	r1, [r7, #8]
 8004fbc:	607a      	str	r2, [r7, #4]
 8004fbe:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004fc0:	68bb      	ldr	r3, [r7, #8]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d103      	bne.n	8004fce <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004fc6:	69bb      	ldr	r3, [r7, #24]
 8004fc8:	69ba      	ldr	r2, [r7, #24]
 8004fca:	601a      	str	r2, [r3, #0]
 8004fcc:	e002      	b.n	8004fd4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004fce:	69bb      	ldr	r3, [r7, #24]
 8004fd0:	687a      	ldr	r2, [r7, #4]
 8004fd2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004fd4:	69bb      	ldr	r3, [r7, #24]
 8004fd6:	68fa      	ldr	r2, [r7, #12]
 8004fd8:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004fda:	69bb      	ldr	r3, [r7, #24]
 8004fdc:	68ba      	ldr	r2, [r7, #8]
 8004fde:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004fe0:	2101      	movs	r1, #1
 8004fe2:	69b8      	ldr	r0, [r7, #24]
 8004fe4:	f7ff ff40 	bl	8004e68 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004fe8:	bf00      	nop
 8004fea:	3710      	adds	r7, #16
 8004fec:	46bd      	mov	sp, r7
 8004fee:	bd80      	pop	{r7, pc}

08004ff0 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b08e      	sub	sp, #56	@ 0x38
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
 8004ff8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8004ffe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005000:	2b00      	cmp	r3, #0
 8005002:	d10b      	bne.n	800501c <xQueueGiveFromISR+0x2c>
	__asm volatile
 8005004:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005008:	f383 8811 	msr	BASEPRI, r3
 800500c:	f3bf 8f6f 	isb	sy
 8005010:	f3bf 8f4f 	dsb	sy
 8005014:	623b      	str	r3, [r7, #32]
}
 8005016:	bf00      	nop
 8005018:	bf00      	nop
 800501a:	e7fd      	b.n	8005018 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800501c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800501e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005020:	2b00      	cmp	r3, #0
 8005022:	d00b      	beq.n	800503c <xQueueGiveFromISR+0x4c>
	__asm volatile
 8005024:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005028:	f383 8811 	msr	BASEPRI, r3
 800502c:	f3bf 8f6f 	isb	sy
 8005030:	f3bf 8f4f 	dsb	sy
 8005034:	61fb      	str	r3, [r7, #28]
}
 8005036:	bf00      	nop
 8005038:	bf00      	nop
 800503a:	e7fd      	b.n	8005038 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800503c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d103      	bne.n	800504c <xQueueGiveFromISR+0x5c>
 8005044:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005046:	689b      	ldr	r3, [r3, #8]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d101      	bne.n	8005050 <xQueueGiveFromISR+0x60>
 800504c:	2301      	movs	r3, #1
 800504e:	e000      	b.n	8005052 <xQueueGiveFromISR+0x62>
 8005050:	2300      	movs	r3, #0
 8005052:	2b00      	cmp	r3, #0
 8005054:	d10b      	bne.n	800506e <xQueueGiveFromISR+0x7e>
	__asm volatile
 8005056:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800505a:	f383 8811 	msr	BASEPRI, r3
 800505e:	f3bf 8f6f 	isb	sy
 8005062:	f3bf 8f4f 	dsb	sy
 8005066:	61bb      	str	r3, [r7, #24]
}
 8005068:	bf00      	nop
 800506a:	bf00      	nop
 800506c:	e7fd      	b.n	800506a <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800506e:	f001 fb93 	bl	8006798 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005072:	f3ef 8211 	mrs	r2, BASEPRI
 8005076:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800507a:	f383 8811 	msr	BASEPRI, r3
 800507e:	f3bf 8f6f 	isb	sy
 8005082:	f3bf 8f4f 	dsb	sy
 8005086:	617a      	str	r2, [r7, #20]
 8005088:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800508a:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800508c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800508e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005090:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005092:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8005094:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005096:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005098:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800509a:	429a      	cmp	r2, r3
 800509c:	d22b      	bcs.n	80050f6 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800509e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050a0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80050a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80050a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050aa:	1c5a      	adds	r2, r3, #1
 80050ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050ae:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80050b0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80050b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050b8:	d112      	bne.n	80050e0 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80050ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d016      	beq.n	80050f0 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80050c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050c4:	3324      	adds	r3, #36	@ 0x24
 80050c6:	4618      	mov	r0, r3
 80050c8:	f000 fdf2 	bl	8005cb0 <xTaskRemoveFromEventList>
 80050cc:	4603      	mov	r3, r0
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d00e      	beq.n	80050f0 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d00b      	beq.n	80050f0 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	2201      	movs	r2, #1
 80050dc:	601a      	str	r2, [r3, #0]
 80050de:	e007      	b.n	80050f0 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80050e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80050e4:	3301      	adds	r3, #1
 80050e6:	b2db      	uxtb	r3, r3
 80050e8:	b25a      	sxtb	r2, r3
 80050ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80050f0:	2301      	movs	r3, #1
 80050f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80050f4:	e001      	b.n	80050fa <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80050f6:	2300      	movs	r3, #0
 80050f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80050fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050fc:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005104:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005106:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8005108:	4618      	mov	r0, r3
 800510a:	3738      	adds	r7, #56	@ 0x38
 800510c:	46bd      	mov	sp, r7
 800510e:	bd80      	pop	{r7, pc}

08005110 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b08e      	sub	sp, #56	@ 0x38
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
 8005118:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800511a:	2300      	movs	r3, #0
 800511c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8005122:	2300      	movs	r3, #0
 8005124:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005126:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005128:	2b00      	cmp	r3, #0
 800512a:	d10b      	bne.n	8005144 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800512c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005130:	f383 8811 	msr	BASEPRI, r3
 8005134:	f3bf 8f6f 	isb	sy
 8005138:	f3bf 8f4f 	dsb	sy
 800513c:	623b      	str	r3, [r7, #32]
}
 800513e:	bf00      	nop
 8005140:	bf00      	nop
 8005142:	e7fd      	b.n	8005140 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005144:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005146:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005148:	2b00      	cmp	r3, #0
 800514a:	d00b      	beq.n	8005164 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800514c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005150:	f383 8811 	msr	BASEPRI, r3
 8005154:	f3bf 8f6f 	isb	sy
 8005158:	f3bf 8f4f 	dsb	sy
 800515c:	61fb      	str	r3, [r7, #28]
}
 800515e:	bf00      	nop
 8005160:	bf00      	nop
 8005162:	e7fd      	b.n	8005160 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005164:	f000 ff6a 	bl	800603c <xTaskGetSchedulerState>
 8005168:	4603      	mov	r3, r0
 800516a:	2b00      	cmp	r3, #0
 800516c:	d102      	bne.n	8005174 <xQueueSemaphoreTake+0x64>
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	2b00      	cmp	r3, #0
 8005172:	d101      	bne.n	8005178 <xQueueSemaphoreTake+0x68>
 8005174:	2301      	movs	r3, #1
 8005176:	e000      	b.n	800517a <xQueueSemaphoreTake+0x6a>
 8005178:	2300      	movs	r3, #0
 800517a:	2b00      	cmp	r3, #0
 800517c:	d10b      	bne.n	8005196 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800517e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005182:	f383 8811 	msr	BASEPRI, r3
 8005186:	f3bf 8f6f 	isb	sy
 800518a:	f3bf 8f4f 	dsb	sy
 800518e:	61bb      	str	r3, [r7, #24]
}
 8005190:	bf00      	nop
 8005192:	bf00      	nop
 8005194:	e7fd      	b.n	8005192 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005196:	f001 fa1f 	bl	80065d8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800519a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800519c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800519e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80051a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d024      	beq.n	80051f0 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80051a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051a8:	1e5a      	subs	r2, r3, #1
 80051aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051ac:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80051ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d104      	bne.n	80051c0 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80051b6:	f001 f865 	bl	8006284 <pvTaskIncrementMutexHeldCount>
 80051ba:	4602      	mov	r2, r0
 80051bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051be:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80051c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051c2:	691b      	ldr	r3, [r3, #16]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d00f      	beq.n	80051e8 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80051c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051ca:	3310      	adds	r3, #16
 80051cc:	4618      	mov	r0, r3
 80051ce:	f000 fd6f 	bl	8005cb0 <xTaskRemoveFromEventList>
 80051d2:	4603      	mov	r3, r0
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d007      	beq.n	80051e8 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80051d8:	4b54      	ldr	r3, [pc, #336]	@ (800532c <xQueueSemaphoreTake+0x21c>)
 80051da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80051de:	601a      	str	r2, [r3, #0]
 80051e0:	f3bf 8f4f 	dsb	sy
 80051e4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80051e8:	f001 fa28 	bl	800663c <vPortExitCritical>
				return pdPASS;
 80051ec:	2301      	movs	r3, #1
 80051ee:	e098      	b.n	8005322 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d112      	bne.n	800521c <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80051f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d00b      	beq.n	8005214 <xQueueSemaphoreTake+0x104>
	__asm volatile
 80051fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005200:	f383 8811 	msr	BASEPRI, r3
 8005204:	f3bf 8f6f 	isb	sy
 8005208:	f3bf 8f4f 	dsb	sy
 800520c:	617b      	str	r3, [r7, #20]
}
 800520e:	bf00      	nop
 8005210:	bf00      	nop
 8005212:	e7fd      	b.n	8005210 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8005214:	f001 fa12 	bl	800663c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005218:	2300      	movs	r3, #0
 800521a:	e082      	b.n	8005322 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800521c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800521e:	2b00      	cmp	r3, #0
 8005220:	d106      	bne.n	8005230 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005222:	f107 030c 	add.w	r3, r7, #12
 8005226:	4618      	mov	r0, r3
 8005228:	f000 fda6 	bl	8005d78 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800522c:	2301      	movs	r3, #1
 800522e:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005230:	f001 fa04 	bl	800663c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005234:	f000 fb4c 	bl	80058d0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005238:	f001 f9ce 	bl	80065d8 <vPortEnterCritical>
 800523c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800523e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005242:	b25b      	sxtb	r3, r3
 8005244:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005248:	d103      	bne.n	8005252 <xQueueSemaphoreTake+0x142>
 800524a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800524c:	2200      	movs	r2, #0
 800524e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005252:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005254:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005258:	b25b      	sxtb	r3, r3
 800525a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800525e:	d103      	bne.n	8005268 <xQueueSemaphoreTake+0x158>
 8005260:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005262:	2200      	movs	r2, #0
 8005264:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005268:	f001 f9e8 	bl	800663c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800526c:	463a      	mov	r2, r7
 800526e:	f107 030c 	add.w	r3, r7, #12
 8005272:	4611      	mov	r1, r2
 8005274:	4618      	mov	r0, r3
 8005276:	f000 fd95 	bl	8005da4 <xTaskCheckForTimeOut>
 800527a:	4603      	mov	r3, r0
 800527c:	2b00      	cmp	r3, #0
 800527e:	d132      	bne.n	80052e6 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005280:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005282:	f000 f8bf 	bl	8005404 <prvIsQueueEmpty>
 8005286:	4603      	mov	r3, r0
 8005288:	2b00      	cmp	r3, #0
 800528a:	d026      	beq.n	80052da <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800528c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d109      	bne.n	80052a8 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8005294:	f001 f9a0 	bl	80065d8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005298:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800529a:	689b      	ldr	r3, [r3, #8]
 800529c:	4618      	mov	r0, r3
 800529e:	f000 feeb 	bl	8006078 <xTaskPriorityInherit>
 80052a2:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80052a4:	f001 f9ca 	bl	800663c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80052a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052aa:	3324      	adds	r3, #36	@ 0x24
 80052ac:	683a      	ldr	r2, [r7, #0]
 80052ae:	4611      	mov	r1, r2
 80052b0:	4618      	mov	r0, r3
 80052b2:	f000 fcd7 	bl	8005c64 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80052b6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80052b8:	f000 f852 	bl	8005360 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80052bc:	f000 fb16 	bl	80058ec <xTaskResumeAll>
 80052c0:	4603      	mov	r3, r0
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	f47f af67 	bne.w	8005196 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80052c8:	4b18      	ldr	r3, [pc, #96]	@ (800532c <xQueueSemaphoreTake+0x21c>)
 80052ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80052ce:	601a      	str	r2, [r3, #0]
 80052d0:	f3bf 8f4f 	dsb	sy
 80052d4:	f3bf 8f6f 	isb	sy
 80052d8:	e75d      	b.n	8005196 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80052da:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80052dc:	f000 f840 	bl	8005360 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80052e0:	f000 fb04 	bl	80058ec <xTaskResumeAll>
 80052e4:	e757      	b.n	8005196 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80052e6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80052e8:	f000 f83a 	bl	8005360 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80052ec:	f000 fafe 	bl	80058ec <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80052f0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80052f2:	f000 f887 	bl	8005404 <prvIsQueueEmpty>
 80052f6:	4603      	mov	r3, r0
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	f43f af4c 	beq.w	8005196 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80052fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005300:	2b00      	cmp	r3, #0
 8005302:	d00d      	beq.n	8005320 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8005304:	f001 f968 	bl	80065d8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8005308:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800530a:	f000 f811 	bl	8005330 <prvGetDisinheritPriorityAfterTimeout>
 800530e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8005310:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005312:	689b      	ldr	r3, [r3, #8]
 8005314:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005316:	4618      	mov	r0, r3
 8005318:	f000 ff24 	bl	8006164 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800531c:	f001 f98e 	bl	800663c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005320:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005322:	4618      	mov	r0, r3
 8005324:	3738      	adds	r7, #56	@ 0x38
 8005326:	46bd      	mov	sp, r7
 8005328:	bd80      	pop	{r7, pc}
 800532a:	bf00      	nop
 800532c:	e000ed04 	.word	0xe000ed04

08005330 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8005330:	b480      	push	{r7}
 8005332:	b085      	sub	sp, #20
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800533c:	2b00      	cmp	r3, #0
 800533e:	d006      	beq.n	800534e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f1c3 0307 	rsb	r3, r3, #7
 800534a:	60fb      	str	r3, [r7, #12]
 800534c:	e001      	b.n	8005352 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800534e:	2300      	movs	r3, #0
 8005350:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8005352:	68fb      	ldr	r3, [r7, #12]
	}
 8005354:	4618      	mov	r0, r3
 8005356:	3714      	adds	r7, #20
 8005358:	46bd      	mov	sp, r7
 800535a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535e:	4770      	bx	lr

08005360 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b084      	sub	sp, #16
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005368:	f001 f936 	bl	80065d8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005372:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005374:	e011      	b.n	800539a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800537a:	2b00      	cmp	r3, #0
 800537c:	d012      	beq.n	80053a4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	3324      	adds	r3, #36	@ 0x24
 8005382:	4618      	mov	r0, r3
 8005384:	f000 fc94 	bl	8005cb0 <xTaskRemoveFromEventList>
 8005388:	4603      	mov	r3, r0
 800538a:	2b00      	cmp	r3, #0
 800538c:	d001      	beq.n	8005392 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800538e:	f000 fd6d 	bl	8005e6c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005392:	7bfb      	ldrb	r3, [r7, #15]
 8005394:	3b01      	subs	r3, #1
 8005396:	b2db      	uxtb	r3, r3
 8005398:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800539a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	dce9      	bgt.n	8005376 <prvUnlockQueue+0x16>
 80053a2:	e000      	b.n	80053a6 <prvUnlockQueue+0x46>
					break;
 80053a4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	22ff      	movs	r2, #255	@ 0xff
 80053aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80053ae:	f001 f945 	bl	800663c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80053b2:	f001 f911 	bl	80065d8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80053bc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80053be:	e011      	b.n	80053e4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	691b      	ldr	r3, [r3, #16]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d012      	beq.n	80053ee <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	3310      	adds	r3, #16
 80053cc:	4618      	mov	r0, r3
 80053ce:	f000 fc6f 	bl	8005cb0 <xTaskRemoveFromEventList>
 80053d2:	4603      	mov	r3, r0
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d001      	beq.n	80053dc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80053d8:	f000 fd48 	bl	8005e6c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80053dc:	7bbb      	ldrb	r3, [r7, #14]
 80053de:	3b01      	subs	r3, #1
 80053e0:	b2db      	uxtb	r3, r3
 80053e2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80053e4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	dce9      	bgt.n	80053c0 <prvUnlockQueue+0x60>
 80053ec:	e000      	b.n	80053f0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80053ee:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	22ff      	movs	r2, #255	@ 0xff
 80053f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80053f8:	f001 f920 	bl	800663c <vPortExitCritical>
}
 80053fc:	bf00      	nop
 80053fe:	3710      	adds	r7, #16
 8005400:	46bd      	mov	sp, r7
 8005402:	bd80      	pop	{r7, pc}

08005404 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b084      	sub	sp, #16
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800540c:	f001 f8e4 	bl	80065d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005414:	2b00      	cmp	r3, #0
 8005416:	d102      	bne.n	800541e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005418:	2301      	movs	r3, #1
 800541a:	60fb      	str	r3, [r7, #12]
 800541c:	e001      	b.n	8005422 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800541e:	2300      	movs	r3, #0
 8005420:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005422:	f001 f90b 	bl	800663c <vPortExitCritical>

	return xReturn;
 8005426:	68fb      	ldr	r3, [r7, #12]
}
 8005428:	4618      	mov	r0, r3
 800542a:	3710      	adds	r7, #16
 800542c:	46bd      	mov	sp, r7
 800542e:	bd80      	pop	{r7, pc}

08005430 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005430:	b580      	push	{r7, lr}
 8005432:	b08e      	sub	sp, #56	@ 0x38
 8005434:	af04      	add	r7, sp, #16
 8005436:	60f8      	str	r0, [r7, #12]
 8005438:	60b9      	str	r1, [r7, #8]
 800543a:	607a      	str	r2, [r7, #4]
 800543c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800543e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005440:	2b00      	cmp	r3, #0
 8005442:	d10b      	bne.n	800545c <xTaskCreateStatic+0x2c>
	__asm volatile
 8005444:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005448:	f383 8811 	msr	BASEPRI, r3
 800544c:	f3bf 8f6f 	isb	sy
 8005450:	f3bf 8f4f 	dsb	sy
 8005454:	623b      	str	r3, [r7, #32]
}
 8005456:	bf00      	nop
 8005458:	bf00      	nop
 800545a:	e7fd      	b.n	8005458 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800545c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800545e:	2b00      	cmp	r3, #0
 8005460:	d10b      	bne.n	800547a <xTaskCreateStatic+0x4a>
	__asm volatile
 8005462:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005466:	f383 8811 	msr	BASEPRI, r3
 800546a:	f3bf 8f6f 	isb	sy
 800546e:	f3bf 8f4f 	dsb	sy
 8005472:	61fb      	str	r3, [r7, #28]
}
 8005474:	bf00      	nop
 8005476:	bf00      	nop
 8005478:	e7fd      	b.n	8005476 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800547a:	23a0      	movs	r3, #160	@ 0xa0
 800547c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800547e:	693b      	ldr	r3, [r7, #16]
 8005480:	2ba0      	cmp	r3, #160	@ 0xa0
 8005482:	d00b      	beq.n	800549c <xTaskCreateStatic+0x6c>
	__asm volatile
 8005484:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005488:	f383 8811 	msr	BASEPRI, r3
 800548c:	f3bf 8f6f 	isb	sy
 8005490:	f3bf 8f4f 	dsb	sy
 8005494:	61bb      	str	r3, [r7, #24]
}
 8005496:	bf00      	nop
 8005498:	bf00      	nop
 800549a:	e7fd      	b.n	8005498 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800549c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800549e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d01e      	beq.n	80054e2 <xTaskCreateStatic+0xb2>
 80054a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d01b      	beq.n	80054e2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80054aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054ac:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80054ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054b0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80054b2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80054b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054b6:	2202      	movs	r2, #2
 80054b8:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80054bc:	2300      	movs	r3, #0
 80054be:	9303      	str	r3, [sp, #12]
 80054c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054c2:	9302      	str	r3, [sp, #8]
 80054c4:	f107 0314 	add.w	r3, r7, #20
 80054c8:	9301      	str	r3, [sp, #4]
 80054ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054cc:	9300      	str	r3, [sp, #0]
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	687a      	ldr	r2, [r7, #4]
 80054d2:	68b9      	ldr	r1, [r7, #8]
 80054d4:	68f8      	ldr	r0, [r7, #12]
 80054d6:	f000 f851 	bl	800557c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80054da:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80054dc:	f000 f8ee 	bl	80056bc <prvAddNewTaskToReadyList>
 80054e0:	e001      	b.n	80054e6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80054e2:	2300      	movs	r3, #0
 80054e4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80054e6:	697b      	ldr	r3, [r7, #20]
	}
 80054e8:	4618      	mov	r0, r3
 80054ea:	3728      	adds	r7, #40	@ 0x28
 80054ec:	46bd      	mov	sp, r7
 80054ee:	bd80      	pop	{r7, pc}

080054f0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b08c      	sub	sp, #48	@ 0x30
 80054f4:	af04      	add	r7, sp, #16
 80054f6:	60f8      	str	r0, [r7, #12]
 80054f8:	60b9      	str	r1, [r7, #8]
 80054fa:	603b      	str	r3, [r7, #0]
 80054fc:	4613      	mov	r3, r2
 80054fe:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005500:	88fb      	ldrh	r3, [r7, #6]
 8005502:	009b      	lsls	r3, r3, #2
 8005504:	4618      	mov	r0, r3
 8005506:	f001 f989 	bl	800681c <pvPortMalloc>
 800550a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800550c:	697b      	ldr	r3, [r7, #20]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d00e      	beq.n	8005530 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005512:	20a0      	movs	r0, #160	@ 0xa0
 8005514:	f001 f982 	bl	800681c <pvPortMalloc>
 8005518:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800551a:	69fb      	ldr	r3, [r7, #28]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d003      	beq.n	8005528 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005520:	69fb      	ldr	r3, [r7, #28]
 8005522:	697a      	ldr	r2, [r7, #20]
 8005524:	631a      	str	r2, [r3, #48]	@ 0x30
 8005526:	e005      	b.n	8005534 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005528:	6978      	ldr	r0, [r7, #20]
 800552a:	f001 fa45 	bl	80069b8 <vPortFree>
 800552e:	e001      	b.n	8005534 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005530:	2300      	movs	r3, #0
 8005532:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005534:	69fb      	ldr	r3, [r7, #28]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d017      	beq.n	800556a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800553a:	69fb      	ldr	r3, [r7, #28]
 800553c:	2200      	movs	r2, #0
 800553e:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005542:	88fa      	ldrh	r2, [r7, #6]
 8005544:	2300      	movs	r3, #0
 8005546:	9303      	str	r3, [sp, #12]
 8005548:	69fb      	ldr	r3, [r7, #28]
 800554a:	9302      	str	r3, [sp, #8]
 800554c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800554e:	9301      	str	r3, [sp, #4]
 8005550:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005552:	9300      	str	r3, [sp, #0]
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	68b9      	ldr	r1, [r7, #8]
 8005558:	68f8      	ldr	r0, [r7, #12]
 800555a:	f000 f80f 	bl	800557c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800555e:	69f8      	ldr	r0, [r7, #28]
 8005560:	f000 f8ac 	bl	80056bc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005564:	2301      	movs	r3, #1
 8005566:	61bb      	str	r3, [r7, #24]
 8005568:	e002      	b.n	8005570 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800556a:	f04f 33ff 	mov.w	r3, #4294967295
 800556e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005570:	69bb      	ldr	r3, [r7, #24]
	}
 8005572:	4618      	mov	r0, r3
 8005574:	3720      	adds	r7, #32
 8005576:	46bd      	mov	sp, r7
 8005578:	bd80      	pop	{r7, pc}
	...

0800557c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800557c:	b580      	push	{r7, lr}
 800557e:	b088      	sub	sp, #32
 8005580:	af00      	add	r7, sp, #0
 8005582:	60f8      	str	r0, [r7, #12]
 8005584:	60b9      	str	r1, [r7, #8]
 8005586:	607a      	str	r2, [r7, #4]
 8005588:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800558a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800558c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005594:	3b01      	subs	r3, #1
 8005596:	009b      	lsls	r3, r3, #2
 8005598:	4413      	add	r3, r2
 800559a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800559c:	69bb      	ldr	r3, [r7, #24]
 800559e:	f023 0307 	bic.w	r3, r3, #7
 80055a2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80055a4:	69bb      	ldr	r3, [r7, #24]
 80055a6:	f003 0307 	and.w	r3, r3, #7
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d00b      	beq.n	80055c6 <prvInitialiseNewTask+0x4a>
	__asm volatile
 80055ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055b2:	f383 8811 	msr	BASEPRI, r3
 80055b6:	f3bf 8f6f 	isb	sy
 80055ba:	f3bf 8f4f 	dsb	sy
 80055be:	617b      	str	r3, [r7, #20]
}
 80055c0:	bf00      	nop
 80055c2:	bf00      	nop
 80055c4:	e7fd      	b.n	80055c2 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80055c6:	68bb      	ldr	r3, [r7, #8]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d01f      	beq.n	800560c <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80055cc:	2300      	movs	r3, #0
 80055ce:	61fb      	str	r3, [r7, #28]
 80055d0:	e012      	b.n	80055f8 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80055d2:	68ba      	ldr	r2, [r7, #8]
 80055d4:	69fb      	ldr	r3, [r7, #28]
 80055d6:	4413      	add	r3, r2
 80055d8:	7819      	ldrb	r1, [r3, #0]
 80055da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80055dc:	69fb      	ldr	r3, [r7, #28]
 80055de:	4413      	add	r3, r2
 80055e0:	3334      	adds	r3, #52	@ 0x34
 80055e2:	460a      	mov	r2, r1
 80055e4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80055e6:	68ba      	ldr	r2, [r7, #8]
 80055e8:	69fb      	ldr	r3, [r7, #28]
 80055ea:	4413      	add	r3, r2
 80055ec:	781b      	ldrb	r3, [r3, #0]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d006      	beq.n	8005600 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80055f2:	69fb      	ldr	r3, [r7, #28]
 80055f4:	3301      	adds	r3, #1
 80055f6:	61fb      	str	r3, [r7, #28]
 80055f8:	69fb      	ldr	r3, [r7, #28]
 80055fa:	2b0f      	cmp	r3, #15
 80055fc:	d9e9      	bls.n	80055d2 <prvInitialiseNewTask+0x56>
 80055fe:	e000      	b.n	8005602 <prvInitialiseNewTask+0x86>
			{
				break;
 8005600:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005602:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005604:	2200      	movs	r2, #0
 8005606:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800560a:	e003      	b.n	8005614 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800560c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800560e:	2200      	movs	r2, #0
 8005610:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005614:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005616:	2b06      	cmp	r3, #6
 8005618:	d901      	bls.n	800561e <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800561a:	2306      	movs	r3, #6
 800561c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800561e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005620:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005622:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005624:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005626:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005628:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800562a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800562c:	2200      	movs	r2, #0
 800562e:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005632:	3304      	adds	r3, #4
 8005634:	4618      	mov	r0, r3
 8005636:	f7ff fb82 	bl	8004d3e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800563a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800563c:	3318      	adds	r3, #24
 800563e:	4618      	mov	r0, r3
 8005640:	f7ff fb7d 	bl	8004d3e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005644:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005646:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005648:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800564a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800564c:	f1c3 0207 	rsb	r2, r3, #7
 8005650:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005652:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005654:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005656:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005658:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800565a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800565c:	2200      	movs	r2, #0
 800565e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005662:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005664:	2200      	movs	r2, #0
 8005666:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800566a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800566c:	334c      	adds	r3, #76	@ 0x4c
 800566e:	224c      	movs	r2, #76	@ 0x4c
 8005670:	2100      	movs	r1, #0
 8005672:	4618      	mov	r0, r3
 8005674:	f001 fcee 	bl	8007054 <memset>
 8005678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800567a:	4a0d      	ldr	r2, [pc, #52]	@ (80056b0 <prvInitialiseNewTask+0x134>)
 800567c:	651a      	str	r2, [r3, #80]	@ 0x50
 800567e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005680:	4a0c      	ldr	r2, [pc, #48]	@ (80056b4 <prvInitialiseNewTask+0x138>)
 8005682:	655a      	str	r2, [r3, #84]	@ 0x54
 8005684:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005686:	4a0c      	ldr	r2, [pc, #48]	@ (80056b8 <prvInitialiseNewTask+0x13c>)
 8005688:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800568a:	683a      	ldr	r2, [r7, #0]
 800568c:	68f9      	ldr	r1, [r7, #12]
 800568e:	69b8      	ldr	r0, [r7, #24]
 8005690:	f000 fe72 	bl	8006378 <pxPortInitialiseStack>
 8005694:	4602      	mov	r2, r0
 8005696:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005698:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800569a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800569c:	2b00      	cmp	r3, #0
 800569e:	d002      	beq.n	80056a6 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80056a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80056a4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80056a6:	bf00      	nop
 80056a8:	3720      	adds	r7, #32
 80056aa:	46bd      	mov	sp, r7
 80056ac:	bd80      	pop	{r7, pc}
 80056ae:	bf00      	nop
 80056b0:	2000147c 	.word	0x2000147c
 80056b4:	200014e4 	.word	0x200014e4
 80056b8:	2000154c 	.word	0x2000154c

080056bc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b082      	sub	sp, #8
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80056c4:	f000 ff88 	bl	80065d8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80056c8:	4b2a      	ldr	r3, [pc, #168]	@ (8005774 <prvAddNewTaskToReadyList+0xb8>)
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	3301      	adds	r3, #1
 80056ce:	4a29      	ldr	r2, [pc, #164]	@ (8005774 <prvAddNewTaskToReadyList+0xb8>)
 80056d0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80056d2:	4b29      	ldr	r3, [pc, #164]	@ (8005778 <prvAddNewTaskToReadyList+0xbc>)
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d109      	bne.n	80056ee <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80056da:	4a27      	ldr	r2, [pc, #156]	@ (8005778 <prvAddNewTaskToReadyList+0xbc>)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80056e0:	4b24      	ldr	r3, [pc, #144]	@ (8005774 <prvAddNewTaskToReadyList+0xb8>)
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	2b01      	cmp	r3, #1
 80056e6:	d110      	bne.n	800570a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80056e8:	f000 fbe4 	bl	8005eb4 <prvInitialiseTaskLists>
 80056ec:	e00d      	b.n	800570a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80056ee:	4b23      	ldr	r3, [pc, #140]	@ (800577c <prvAddNewTaskToReadyList+0xc0>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d109      	bne.n	800570a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80056f6:	4b20      	ldr	r3, [pc, #128]	@ (8005778 <prvAddNewTaskToReadyList+0xbc>)
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005700:	429a      	cmp	r2, r3
 8005702:	d802      	bhi.n	800570a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005704:	4a1c      	ldr	r2, [pc, #112]	@ (8005778 <prvAddNewTaskToReadyList+0xbc>)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800570a:	4b1d      	ldr	r3, [pc, #116]	@ (8005780 <prvAddNewTaskToReadyList+0xc4>)
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	3301      	adds	r3, #1
 8005710:	4a1b      	ldr	r2, [pc, #108]	@ (8005780 <prvAddNewTaskToReadyList+0xc4>)
 8005712:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005718:	2201      	movs	r2, #1
 800571a:	409a      	lsls	r2, r3
 800571c:	4b19      	ldr	r3, [pc, #100]	@ (8005784 <prvAddNewTaskToReadyList+0xc8>)
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	4313      	orrs	r3, r2
 8005722:	4a18      	ldr	r2, [pc, #96]	@ (8005784 <prvAddNewTaskToReadyList+0xc8>)
 8005724:	6013      	str	r3, [r2, #0]
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800572a:	4613      	mov	r3, r2
 800572c:	009b      	lsls	r3, r3, #2
 800572e:	4413      	add	r3, r2
 8005730:	009b      	lsls	r3, r3, #2
 8005732:	4a15      	ldr	r2, [pc, #84]	@ (8005788 <prvAddNewTaskToReadyList+0xcc>)
 8005734:	441a      	add	r2, r3
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	3304      	adds	r3, #4
 800573a:	4619      	mov	r1, r3
 800573c:	4610      	mov	r0, r2
 800573e:	f7ff fb0b 	bl	8004d58 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005742:	f000 ff7b 	bl	800663c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005746:	4b0d      	ldr	r3, [pc, #52]	@ (800577c <prvAddNewTaskToReadyList+0xc0>)
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d00e      	beq.n	800576c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800574e:	4b0a      	ldr	r3, [pc, #40]	@ (8005778 <prvAddNewTaskToReadyList+0xbc>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005758:	429a      	cmp	r2, r3
 800575a:	d207      	bcs.n	800576c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800575c:	4b0b      	ldr	r3, [pc, #44]	@ (800578c <prvAddNewTaskToReadyList+0xd0>)
 800575e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005762:	601a      	str	r2, [r3, #0]
 8005764:	f3bf 8f4f 	dsb	sy
 8005768:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800576c:	bf00      	nop
 800576e:	3708      	adds	r7, #8
 8005770:	46bd      	mov	sp, r7
 8005772:	bd80      	pop	{r7, pc}
 8005774:	20000870 	.word	0x20000870
 8005778:	20000770 	.word	0x20000770
 800577c:	2000087c 	.word	0x2000087c
 8005780:	2000088c 	.word	0x2000088c
 8005784:	20000878 	.word	0x20000878
 8005788:	20000774 	.word	0x20000774
 800578c:	e000ed04 	.word	0xe000ed04

08005790 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005790:	b580      	push	{r7, lr}
 8005792:	b084      	sub	sp, #16
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005798:	2300      	movs	r3, #0
 800579a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d018      	beq.n	80057d4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80057a2:	4b14      	ldr	r3, [pc, #80]	@ (80057f4 <vTaskDelay+0x64>)
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d00b      	beq.n	80057c2 <vTaskDelay+0x32>
	__asm volatile
 80057aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057ae:	f383 8811 	msr	BASEPRI, r3
 80057b2:	f3bf 8f6f 	isb	sy
 80057b6:	f3bf 8f4f 	dsb	sy
 80057ba:	60bb      	str	r3, [r7, #8]
}
 80057bc:	bf00      	nop
 80057be:	bf00      	nop
 80057c0:	e7fd      	b.n	80057be <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80057c2:	f000 f885 	bl	80058d0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80057c6:	2100      	movs	r1, #0
 80057c8:	6878      	ldr	r0, [r7, #4]
 80057ca:	f000 fd6f 	bl	80062ac <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80057ce:	f000 f88d 	bl	80058ec <xTaskResumeAll>
 80057d2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d107      	bne.n	80057ea <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80057da:	4b07      	ldr	r3, [pc, #28]	@ (80057f8 <vTaskDelay+0x68>)
 80057dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80057e0:	601a      	str	r2, [r3, #0]
 80057e2:	f3bf 8f4f 	dsb	sy
 80057e6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80057ea:	bf00      	nop
 80057ec:	3710      	adds	r7, #16
 80057ee:	46bd      	mov	sp, r7
 80057f0:	bd80      	pop	{r7, pc}
 80057f2:	bf00      	nop
 80057f4:	20000898 	.word	0x20000898
 80057f8:	e000ed04 	.word	0xe000ed04

080057fc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b08a      	sub	sp, #40	@ 0x28
 8005800:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005802:	2300      	movs	r3, #0
 8005804:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005806:	2300      	movs	r3, #0
 8005808:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800580a:	463a      	mov	r2, r7
 800580c:	1d39      	adds	r1, r7, #4
 800580e:	f107 0308 	add.w	r3, r7, #8
 8005812:	4618      	mov	r0, r3
 8005814:	f7fa fec2 	bl	800059c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005818:	6839      	ldr	r1, [r7, #0]
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	68ba      	ldr	r2, [r7, #8]
 800581e:	9202      	str	r2, [sp, #8]
 8005820:	9301      	str	r3, [sp, #4]
 8005822:	2300      	movs	r3, #0
 8005824:	9300      	str	r3, [sp, #0]
 8005826:	2300      	movs	r3, #0
 8005828:	460a      	mov	r2, r1
 800582a:	4921      	ldr	r1, [pc, #132]	@ (80058b0 <vTaskStartScheduler+0xb4>)
 800582c:	4821      	ldr	r0, [pc, #132]	@ (80058b4 <vTaskStartScheduler+0xb8>)
 800582e:	f7ff fdff 	bl	8005430 <xTaskCreateStatic>
 8005832:	4603      	mov	r3, r0
 8005834:	4a20      	ldr	r2, [pc, #128]	@ (80058b8 <vTaskStartScheduler+0xbc>)
 8005836:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005838:	4b1f      	ldr	r3, [pc, #124]	@ (80058b8 <vTaskStartScheduler+0xbc>)
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d002      	beq.n	8005846 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005840:	2301      	movs	r3, #1
 8005842:	617b      	str	r3, [r7, #20]
 8005844:	e001      	b.n	800584a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005846:	2300      	movs	r3, #0
 8005848:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800584a:	697b      	ldr	r3, [r7, #20]
 800584c:	2b01      	cmp	r3, #1
 800584e:	d11b      	bne.n	8005888 <vTaskStartScheduler+0x8c>
	__asm volatile
 8005850:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005854:	f383 8811 	msr	BASEPRI, r3
 8005858:	f3bf 8f6f 	isb	sy
 800585c:	f3bf 8f4f 	dsb	sy
 8005860:	613b      	str	r3, [r7, #16]
}
 8005862:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005864:	4b15      	ldr	r3, [pc, #84]	@ (80058bc <vTaskStartScheduler+0xc0>)
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	334c      	adds	r3, #76	@ 0x4c
 800586a:	4a15      	ldr	r2, [pc, #84]	@ (80058c0 <vTaskStartScheduler+0xc4>)
 800586c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800586e:	4b15      	ldr	r3, [pc, #84]	@ (80058c4 <vTaskStartScheduler+0xc8>)
 8005870:	f04f 32ff 	mov.w	r2, #4294967295
 8005874:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005876:	4b14      	ldr	r3, [pc, #80]	@ (80058c8 <vTaskStartScheduler+0xcc>)
 8005878:	2201      	movs	r2, #1
 800587a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800587c:	4b13      	ldr	r3, [pc, #76]	@ (80058cc <vTaskStartScheduler+0xd0>)
 800587e:	2200      	movs	r2, #0
 8005880:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005882:	f000 fe05 	bl	8006490 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005886:	e00f      	b.n	80058a8 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005888:	697b      	ldr	r3, [r7, #20]
 800588a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800588e:	d10b      	bne.n	80058a8 <vTaskStartScheduler+0xac>
	__asm volatile
 8005890:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005894:	f383 8811 	msr	BASEPRI, r3
 8005898:	f3bf 8f6f 	isb	sy
 800589c:	f3bf 8f4f 	dsb	sy
 80058a0:	60fb      	str	r3, [r7, #12]
}
 80058a2:	bf00      	nop
 80058a4:	bf00      	nop
 80058a6:	e7fd      	b.n	80058a4 <vTaskStartScheduler+0xa8>
}
 80058a8:	bf00      	nop
 80058aa:	3718      	adds	r7, #24
 80058ac:	46bd      	mov	sp, r7
 80058ae:	bd80      	pop	{r7, pc}
 80058b0:	08007de4 	.word	0x08007de4
 80058b4:	08005e85 	.word	0x08005e85
 80058b8:	20000894 	.word	0x20000894
 80058bc:	20000770 	.word	0x20000770
 80058c0:	20000024 	.word	0x20000024
 80058c4:	20000890 	.word	0x20000890
 80058c8:	2000087c 	.word	0x2000087c
 80058cc:	20000874 	.word	0x20000874

080058d0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80058d0:	b480      	push	{r7}
 80058d2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80058d4:	4b04      	ldr	r3, [pc, #16]	@ (80058e8 <vTaskSuspendAll+0x18>)
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	3301      	adds	r3, #1
 80058da:	4a03      	ldr	r2, [pc, #12]	@ (80058e8 <vTaskSuspendAll+0x18>)
 80058dc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80058de:	bf00      	nop
 80058e0:	46bd      	mov	sp, r7
 80058e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e6:	4770      	bx	lr
 80058e8:	20000898 	.word	0x20000898

080058ec <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b084      	sub	sp, #16
 80058f0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80058f2:	2300      	movs	r3, #0
 80058f4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80058f6:	2300      	movs	r3, #0
 80058f8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80058fa:	4b42      	ldr	r3, [pc, #264]	@ (8005a04 <xTaskResumeAll+0x118>)
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d10b      	bne.n	800591a <xTaskResumeAll+0x2e>
	__asm volatile
 8005902:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005906:	f383 8811 	msr	BASEPRI, r3
 800590a:	f3bf 8f6f 	isb	sy
 800590e:	f3bf 8f4f 	dsb	sy
 8005912:	603b      	str	r3, [r7, #0]
}
 8005914:	bf00      	nop
 8005916:	bf00      	nop
 8005918:	e7fd      	b.n	8005916 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800591a:	f000 fe5d 	bl	80065d8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800591e:	4b39      	ldr	r3, [pc, #228]	@ (8005a04 <xTaskResumeAll+0x118>)
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	3b01      	subs	r3, #1
 8005924:	4a37      	ldr	r2, [pc, #220]	@ (8005a04 <xTaskResumeAll+0x118>)
 8005926:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005928:	4b36      	ldr	r3, [pc, #216]	@ (8005a04 <xTaskResumeAll+0x118>)
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	2b00      	cmp	r3, #0
 800592e:	d161      	bne.n	80059f4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005930:	4b35      	ldr	r3, [pc, #212]	@ (8005a08 <xTaskResumeAll+0x11c>)
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d05d      	beq.n	80059f4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005938:	e02e      	b.n	8005998 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800593a:	4b34      	ldr	r3, [pc, #208]	@ (8005a0c <xTaskResumeAll+0x120>)
 800593c:	68db      	ldr	r3, [r3, #12]
 800593e:	68db      	ldr	r3, [r3, #12]
 8005940:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	3318      	adds	r3, #24
 8005946:	4618      	mov	r0, r3
 8005948:	f7ff fa63 	bl	8004e12 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	3304      	adds	r3, #4
 8005950:	4618      	mov	r0, r3
 8005952:	f7ff fa5e 	bl	8004e12 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800595a:	2201      	movs	r2, #1
 800595c:	409a      	lsls	r2, r3
 800595e:	4b2c      	ldr	r3, [pc, #176]	@ (8005a10 <xTaskResumeAll+0x124>)
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	4313      	orrs	r3, r2
 8005964:	4a2a      	ldr	r2, [pc, #168]	@ (8005a10 <xTaskResumeAll+0x124>)
 8005966:	6013      	str	r3, [r2, #0]
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800596c:	4613      	mov	r3, r2
 800596e:	009b      	lsls	r3, r3, #2
 8005970:	4413      	add	r3, r2
 8005972:	009b      	lsls	r3, r3, #2
 8005974:	4a27      	ldr	r2, [pc, #156]	@ (8005a14 <xTaskResumeAll+0x128>)
 8005976:	441a      	add	r2, r3
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	3304      	adds	r3, #4
 800597c:	4619      	mov	r1, r3
 800597e:	4610      	mov	r0, r2
 8005980:	f7ff f9ea 	bl	8004d58 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005988:	4b23      	ldr	r3, [pc, #140]	@ (8005a18 <xTaskResumeAll+0x12c>)
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800598e:	429a      	cmp	r2, r3
 8005990:	d302      	bcc.n	8005998 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005992:	4b22      	ldr	r3, [pc, #136]	@ (8005a1c <xTaskResumeAll+0x130>)
 8005994:	2201      	movs	r2, #1
 8005996:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005998:	4b1c      	ldr	r3, [pc, #112]	@ (8005a0c <xTaskResumeAll+0x120>)
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d1cc      	bne.n	800593a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d001      	beq.n	80059aa <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80059a6:	f000 fb29 	bl	8005ffc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80059aa:	4b1d      	ldr	r3, [pc, #116]	@ (8005a20 <xTaskResumeAll+0x134>)
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d010      	beq.n	80059d8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80059b6:	f000 f837 	bl	8005a28 <xTaskIncrementTick>
 80059ba:	4603      	mov	r3, r0
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d002      	beq.n	80059c6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80059c0:	4b16      	ldr	r3, [pc, #88]	@ (8005a1c <xTaskResumeAll+0x130>)
 80059c2:	2201      	movs	r2, #1
 80059c4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	3b01      	subs	r3, #1
 80059ca:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d1f1      	bne.n	80059b6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80059d2:	4b13      	ldr	r3, [pc, #76]	@ (8005a20 <xTaskResumeAll+0x134>)
 80059d4:	2200      	movs	r2, #0
 80059d6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80059d8:	4b10      	ldr	r3, [pc, #64]	@ (8005a1c <xTaskResumeAll+0x130>)
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d009      	beq.n	80059f4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80059e0:	2301      	movs	r3, #1
 80059e2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80059e4:	4b0f      	ldr	r3, [pc, #60]	@ (8005a24 <xTaskResumeAll+0x138>)
 80059e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80059ea:	601a      	str	r2, [r3, #0]
 80059ec:	f3bf 8f4f 	dsb	sy
 80059f0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80059f4:	f000 fe22 	bl	800663c <vPortExitCritical>

	return xAlreadyYielded;
 80059f8:	68bb      	ldr	r3, [r7, #8]
}
 80059fa:	4618      	mov	r0, r3
 80059fc:	3710      	adds	r7, #16
 80059fe:	46bd      	mov	sp, r7
 8005a00:	bd80      	pop	{r7, pc}
 8005a02:	bf00      	nop
 8005a04:	20000898 	.word	0x20000898
 8005a08:	20000870 	.word	0x20000870
 8005a0c:	20000830 	.word	0x20000830
 8005a10:	20000878 	.word	0x20000878
 8005a14:	20000774 	.word	0x20000774
 8005a18:	20000770 	.word	0x20000770
 8005a1c:	20000884 	.word	0x20000884
 8005a20:	20000880 	.word	0x20000880
 8005a24:	e000ed04 	.word	0xe000ed04

08005a28 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b086      	sub	sp, #24
 8005a2c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005a2e:	2300      	movs	r3, #0
 8005a30:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005a32:	4b4f      	ldr	r3, [pc, #316]	@ (8005b70 <xTaskIncrementTick+0x148>)
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	f040 808f 	bne.w	8005b5a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005a3c:	4b4d      	ldr	r3, [pc, #308]	@ (8005b74 <xTaskIncrementTick+0x14c>)
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	3301      	adds	r3, #1
 8005a42:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005a44:	4a4b      	ldr	r2, [pc, #300]	@ (8005b74 <xTaskIncrementTick+0x14c>)
 8005a46:	693b      	ldr	r3, [r7, #16]
 8005a48:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005a4a:	693b      	ldr	r3, [r7, #16]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d121      	bne.n	8005a94 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005a50:	4b49      	ldr	r3, [pc, #292]	@ (8005b78 <xTaskIncrementTick+0x150>)
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d00b      	beq.n	8005a72 <xTaskIncrementTick+0x4a>
	__asm volatile
 8005a5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a5e:	f383 8811 	msr	BASEPRI, r3
 8005a62:	f3bf 8f6f 	isb	sy
 8005a66:	f3bf 8f4f 	dsb	sy
 8005a6a:	603b      	str	r3, [r7, #0]
}
 8005a6c:	bf00      	nop
 8005a6e:	bf00      	nop
 8005a70:	e7fd      	b.n	8005a6e <xTaskIncrementTick+0x46>
 8005a72:	4b41      	ldr	r3, [pc, #260]	@ (8005b78 <xTaskIncrementTick+0x150>)
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	60fb      	str	r3, [r7, #12]
 8005a78:	4b40      	ldr	r3, [pc, #256]	@ (8005b7c <xTaskIncrementTick+0x154>)
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	4a3e      	ldr	r2, [pc, #248]	@ (8005b78 <xTaskIncrementTick+0x150>)
 8005a7e:	6013      	str	r3, [r2, #0]
 8005a80:	4a3e      	ldr	r2, [pc, #248]	@ (8005b7c <xTaskIncrementTick+0x154>)
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	6013      	str	r3, [r2, #0]
 8005a86:	4b3e      	ldr	r3, [pc, #248]	@ (8005b80 <xTaskIncrementTick+0x158>)
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	3301      	adds	r3, #1
 8005a8c:	4a3c      	ldr	r2, [pc, #240]	@ (8005b80 <xTaskIncrementTick+0x158>)
 8005a8e:	6013      	str	r3, [r2, #0]
 8005a90:	f000 fab4 	bl	8005ffc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005a94:	4b3b      	ldr	r3, [pc, #236]	@ (8005b84 <xTaskIncrementTick+0x15c>)
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	693a      	ldr	r2, [r7, #16]
 8005a9a:	429a      	cmp	r2, r3
 8005a9c:	d348      	bcc.n	8005b30 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005a9e:	4b36      	ldr	r3, [pc, #216]	@ (8005b78 <xTaskIncrementTick+0x150>)
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d104      	bne.n	8005ab2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005aa8:	4b36      	ldr	r3, [pc, #216]	@ (8005b84 <xTaskIncrementTick+0x15c>)
 8005aaa:	f04f 32ff 	mov.w	r2, #4294967295
 8005aae:	601a      	str	r2, [r3, #0]
					break;
 8005ab0:	e03e      	b.n	8005b30 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ab2:	4b31      	ldr	r3, [pc, #196]	@ (8005b78 <xTaskIncrementTick+0x150>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	68db      	ldr	r3, [r3, #12]
 8005ab8:	68db      	ldr	r3, [r3, #12]
 8005aba:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005abc:	68bb      	ldr	r3, [r7, #8]
 8005abe:	685b      	ldr	r3, [r3, #4]
 8005ac0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005ac2:	693a      	ldr	r2, [r7, #16]
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	429a      	cmp	r2, r3
 8005ac8:	d203      	bcs.n	8005ad2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005aca:	4a2e      	ldr	r2, [pc, #184]	@ (8005b84 <xTaskIncrementTick+0x15c>)
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005ad0:	e02e      	b.n	8005b30 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005ad2:	68bb      	ldr	r3, [r7, #8]
 8005ad4:	3304      	adds	r3, #4
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	f7ff f99b 	bl	8004e12 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005adc:	68bb      	ldr	r3, [r7, #8]
 8005ade:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d004      	beq.n	8005aee <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005ae4:	68bb      	ldr	r3, [r7, #8]
 8005ae6:	3318      	adds	r3, #24
 8005ae8:	4618      	mov	r0, r3
 8005aea:	f7ff f992 	bl	8004e12 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005aee:	68bb      	ldr	r3, [r7, #8]
 8005af0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005af2:	2201      	movs	r2, #1
 8005af4:	409a      	lsls	r2, r3
 8005af6:	4b24      	ldr	r3, [pc, #144]	@ (8005b88 <xTaskIncrementTick+0x160>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	4313      	orrs	r3, r2
 8005afc:	4a22      	ldr	r2, [pc, #136]	@ (8005b88 <xTaskIncrementTick+0x160>)
 8005afe:	6013      	str	r3, [r2, #0]
 8005b00:	68bb      	ldr	r3, [r7, #8]
 8005b02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b04:	4613      	mov	r3, r2
 8005b06:	009b      	lsls	r3, r3, #2
 8005b08:	4413      	add	r3, r2
 8005b0a:	009b      	lsls	r3, r3, #2
 8005b0c:	4a1f      	ldr	r2, [pc, #124]	@ (8005b8c <xTaskIncrementTick+0x164>)
 8005b0e:	441a      	add	r2, r3
 8005b10:	68bb      	ldr	r3, [r7, #8]
 8005b12:	3304      	adds	r3, #4
 8005b14:	4619      	mov	r1, r3
 8005b16:	4610      	mov	r0, r2
 8005b18:	f7ff f91e 	bl	8004d58 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005b1c:	68bb      	ldr	r3, [r7, #8]
 8005b1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b20:	4b1b      	ldr	r3, [pc, #108]	@ (8005b90 <xTaskIncrementTick+0x168>)
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b26:	429a      	cmp	r2, r3
 8005b28:	d3b9      	bcc.n	8005a9e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005b2a:	2301      	movs	r3, #1
 8005b2c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005b2e:	e7b6      	b.n	8005a9e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005b30:	4b17      	ldr	r3, [pc, #92]	@ (8005b90 <xTaskIncrementTick+0x168>)
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b36:	4915      	ldr	r1, [pc, #84]	@ (8005b8c <xTaskIncrementTick+0x164>)
 8005b38:	4613      	mov	r3, r2
 8005b3a:	009b      	lsls	r3, r3, #2
 8005b3c:	4413      	add	r3, r2
 8005b3e:	009b      	lsls	r3, r3, #2
 8005b40:	440b      	add	r3, r1
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	2b01      	cmp	r3, #1
 8005b46:	d901      	bls.n	8005b4c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005b48:	2301      	movs	r3, #1
 8005b4a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005b4c:	4b11      	ldr	r3, [pc, #68]	@ (8005b94 <xTaskIncrementTick+0x16c>)
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d007      	beq.n	8005b64 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8005b54:	2301      	movs	r3, #1
 8005b56:	617b      	str	r3, [r7, #20]
 8005b58:	e004      	b.n	8005b64 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005b5a:	4b0f      	ldr	r3, [pc, #60]	@ (8005b98 <xTaskIncrementTick+0x170>)
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	3301      	adds	r3, #1
 8005b60:	4a0d      	ldr	r2, [pc, #52]	@ (8005b98 <xTaskIncrementTick+0x170>)
 8005b62:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005b64:	697b      	ldr	r3, [r7, #20]
}
 8005b66:	4618      	mov	r0, r3
 8005b68:	3718      	adds	r7, #24
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	bd80      	pop	{r7, pc}
 8005b6e:	bf00      	nop
 8005b70:	20000898 	.word	0x20000898
 8005b74:	20000874 	.word	0x20000874
 8005b78:	20000828 	.word	0x20000828
 8005b7c:	2000082c 	.word	0x2000082c
 8005b80:	20000888 	.word	0x20000888
 8005b84:	20000890 	.word	0x20000890
 8005b88:	20000878 	.word	0x20000878
 8005b8c:	20000774 	.word	0x20000774
 8005b90:	20000770 	.word	0x20000770
 8005b94:	20000884 	.word	0x20000884
 8005b98:	20000880 	.word	0x20000880

08005b9c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005b9c:	b480      	push	{r7}
 8005b9e:	b087      	sub	sp, #28
 8005ba0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005ba2:	4b2a      	ldr	r3, [pc, #168]	@ (8005c4c <vTaskSwitchContext+0xb0>)
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d003      	beq.n	8005bb2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005baa:	4b29      	ldr	r3, [pc, #164]	@ (8005c50 <vTaskSwitchContext+0xb4>)
 8005bac:	2201      	movs	r2, #1
 8005bae:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005bb0:	e045      	b.n	8005c3e <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8005bb2:	4b27      	ldr	r3, [pc, #156]	@ (8005c50 <vTaskSwitchContext+0xb4>)
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005bb8:	4b26      	ldr	r3, [pc, #152]	@ (8005c54 <vTaskSwitchContext+0xb8>)
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	fab3 f383 	clz	r3, r3
 8005bc4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8005bc6:	7afb      	ldrb	r3, [r7, #11]
 8005bc8:	f1c3 031f 	rsb	r3, r3, #31
 8005bcc:	617b      	str	r3, [r7, #20]
 8005bce:	4922      	ldr	r1, [pc, #136]	@ (8005c58 <vTaskSwitchContext+0xbc>)
 8005bd0:	697a      	ldr	r2, [r7, #20]
 8005bd2:	4613      	mov	r3, r2
 8005bd4:	009b      	lsls	r3, r3, #2
 8005bd6:	4413      	add	r3, r2
 8005bd8:	009b      	lsls	r3, r3, #2
 8005bda:	440b      	add	r3, r1
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d10b      	bne.n	8005bfa <vTaskSwitchContext+0x5e>
	__asm volatile
 8005be2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005be6:	f383 8811 	msr	BASEPRI, r3
 8005bea:	f3bf 8f6f 	isb	sy
 8005bee:	f3bf 8f4f 	dsb	sy
 8005bf2:	607b      	str	r3, [r7, #4]
}
 8005bf4:	bf00      	nop
 8005bf6:	bf00      	nop
 8005bf8:	e7fd      	b.n	8005bf6 <vTaskSwitchContext+0x5a>
 8005bfa:	697a      	ldr	r2, [r7, #20]
 8005bfc:	4613      	mov	r3, r2
 8005bfe:	009b      	lsls	r3, r3, #2
 8005c00:	4413      	add	r3, r2
 8005c02:	009b      	lsls	r3, r3, #2
 8005c04:	4a14      	ldr	r2, [pc, #80]	@ (8005c58 <vTaskSwitchContext+0xbc>)
 8005c06:	4413      	add	r3, r2
 8005c08:	613b      	str	r3, [r7, #16]
 8005c0a:	693b      	ldr	r3, [r7, #16]
 8005c0c:	685b      	ldr	r3, [r3, #4]
 8005c0e:	685a      	ldr	r2, [r3, #4]
 8005c10:	693b      	ldr	r3, [r7, #16]
 8005c12:	605a      	str	r2, [r3, #4]
 8005c14:	693b      	ldr	r3, [r7, #16]
 8005c16:	685a      	ldr	r2, [r3, #4]
 8005c18:	693b      	ldr	r3, [r7, #16]
 8005c1a:	3308      	adds	r3, #8
 8005c1c:	429a      	cmp	r2, r3
 8005c1e:	d104      	bne.n	8005c2a <vTaskSwitchContext+0x8e>
 8005c20:	693b      	ldr	r3, [r7, #16]
 8005c22:	685b      	ldr	r3, [r3, #4]
 8005c24:	685a      	ldr	r2, [r3, #4]
 8005c26:	693b      	ldr	r3, [r7, #16]
 8005c28:	605a      	str	r2, [r3, #4]
 8005c2a:	693b      	ldr	r3, [r7, #16]
 8005c2c:	685b      	ldr	r3, [r3, #4]
 8005c2e:	68db      	ldr	r3, [r3, #12]
 8005c30:	4a0a      	ldr	r2, [pc, #40]	@ (8005c5c <vTaskSwitchContext+0xc0>)
 8005c32:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005c34:	4b09      	ldr	r3, [pc, #36]	@ (8005c5c <vTaskSwitchContext+0xc0>)
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	334c      	adds	r3, #76	@ 0x4c
 8005c3a:	4a09      	ldr	r2, [pc, #36]	@ (8005c60 <vTaskSwitchContext+0xc4>)
 8005c3c:	6013      	str	r3, [r2, #0]
}
 8005c3e:	bf00      	nop
 8005c40:	371c      	adds	r7, #28
 8005c42:	46bd      	mov	sp, r7
 8005c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c48:	4770      	bx	lr
 8005c4a:	bf00      	nop
 8005c4c:	20000898 	.word	0x20000898
 8005c50:	20000884 	.word	0x20000884
 8005c54:	20000878 	.word	0x20000878
 8005c58:	20000774 	.word	0x20000774
 8005c5c:	20000770 	.word	0x20000770
 8005c60:	20000024 	.word	0x20000024

08005c64 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005c64:	b580      	push	{r7, lr}
 8005c66:	b084      	sub	sp, #16
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
 8005c6c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d10b      	bne.n	8005c8c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005c74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c78:	f383 8811 	msr	BASEPRI, r3
 8005c7c:	f3bf 8f6f 	isb	sy
 8005c80:	f3bf 8f4f 	dsb	sy
 8005c84:	60fb      	str	r3, [r7, #12]
}
 8005c86:	bf00      	nop
 8005c88:	bf00      	nop
 8005c8a:	e7fd      	b.n	8005c88 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005c8c:	4b07      	ldr	r3, [pc, #28]	@ (8005cac <vTaskPlaceOnEventList+0x48>)
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	3318      	adds	r3, #24
 8005c92:	4619      	mov	r1, r3
 8005c94:	6878      	ldr	r0, [r7, #4]
 8005c96:	f7ff f883 	bl	8004da0 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005c9a:	2101      	movs	r1, #1
 8005c9c:	6838      	ldr	r0, [r7, #0]
 8005c9e:	f000 fb05 	bl	80062ac <prvAddCurrentTaskToDelayedList>
}
 8005ca2:	bf00      	nop
 8005ca4:	3710      	adds	r7, #16
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	bd80      	pop	{r7, pc}
 8005caa:	bf00      	nop
 8005cac:	20000770 	.word	0x20000770

08005cb0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b086      	sub	sp, #24
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	68db      	ldr	r3, [r3, #12]
 8005cbc:	68db      	ldr	r3, [r3, #12]
 8005cbe:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005cc0:	693b      	ldr	r3, [r7, #16]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d10b      	bne.n	8005cde <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005cc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cca:	f383 8811 	msr	BASEPRI, r3
 8005cce:	f3bf 8f6f 	isb	sy
 8005cd2:	f3bf 8f4f 	dsb	sy
 8005cd6:	60fb      	str	r3, [r7, #12]
}
 8005cd8:	bf00      	nop
 8005cda:	bf00      	nop
 8005cdc:	e7fd      	b.n	8005cda <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005cde:	693b      	ldr	r3, [r7, #16]
 8005ce0:	3318      	adds	r3, #24
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	f7ff f895 	bl	8004e12 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ce8:	4b1d      	ldr	r3, [pc, #116]	@ (8005d60 <xTaskRemoveFromEventList+0xb0>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d11c      	bne.n	8005d2a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005cf0:	693b      	ldr	r3, [r7, #16]
 8005cf2:	3304      	adds	r3, #4
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	f7ff f88c 	bl	8004e12 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005cfa:	693b      	ldr	r3, [r7, #16]
 8005cfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cfe:	2201      	movs	r2, #1
 8005d00:	409a      	lsls	r2, r3
 8005d02:	4b18      	ldr	r3, [pc, #96]	@ (8005d64 <xTaskRemoveFromEventList+0xb4>)
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	4313      	orrs	r3, r2
 8005d08:	4a16      	ldr	r2, [pc, #88]	@ (8005d64 <xTaskRemoveFromEventList+0xb4>)
 8005d0a:	6013      	str	r3, [r2, #0]
 8005d0c:	693b      	ldr	r3, [r7, #16]
 8005d0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d10:	4613      	mov	r3, r2
 8005d12:	009b      	lsls	r3, r3, #2
 8005d14:	4413      	add	r3, r2
 8005d16:	009b      	lsls	r3, r3, #2
 8005d18:	4a13      	ldr	r2, [pc, #76]	@ (8005d68 <xTaskRemoveFromEventList+0xb8>)
 8005d1a:	441a      	add	r2, r3
 8005d1c:	693b      	ldr	r3, [r7, #16]
 8005d1e:	3304      	adds	r3, #4
 8005d20:	4619      	mov	r1, r3
 8005d22:	4610      	mov	r0, r2
 8005d24:	f7ff f818 	bl	8004d58 <vListInsertEnd>
 8005d28:	e005      	b.n	8005d36 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005d2a:	693b      	ldr	r3, [r7, #16]
 8005d2c:	3318      	adds	r3, #24
 8005d2e:	4619      	mov	r1, r3
 8005d30:	480e      	ldr	r0, [pc, #56]	@ (8005d6c <xTaskRemoveFromEventList+0xbc>)
 8005d32:	f7ff f811 	bl	8004d58 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005d36:	693b      	ldr	r3, [r7, #16]
 8005d38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d3a:	4b0d      	ldr	r3, [pc, #52]	@ (8005d70 <xTaskRemoveFromEventList+0xc0>)
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d40:	429a      	cmp	r2, r3
 8005d42:	d905      	bls.n	8005d50 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005d44:	2301      	movs	r3, #1
 8005d46:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005d48:	4b0a      	ldr	r3, [pc, #40]	@ (8005d74 <xTaskRemoveFromEventList+0xc4>)
 8005d4a:	2201      	movs	r2, #1
 8005d4c:	601a      	str	r2, [r3, #0]
 8005d4e:	e001      	b.n	8005d54 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8005d50:	2300      	movs	r3, #0
 8005d52:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005d54:	697b      	ldr	r3, [r7, #20]
}
 8005d56:	4618      	mov	r0, r3
 8005d58:	3718      	adds	r7, #24
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	bd80      	pop	{r7, pc}
 8005d5e:	bf00      	nop
 8005d60:	20000898 	.word	0x20000898
 8005d64:	20000878 	.word	0x20000878
 8005d68:	20000774 	.word	0x20000774
 8005d6c:	20000830 	.word	0x20000830
 8005d70:	20000770 	.word	0x20000770
 8005d74:	20000884 	.word	0x20000884

08005d78 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005d78:	b480      	push	{r7}
 8005d7a:	b083      	sub	sp, #12
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005d80:	4b06      	ldr	r3, [pc, #24]	@ (8005d9c <vTaskInternalSetTimeOutState+0x24>)
 8005d82:	681a      	ldr	r2, [r3, #0]
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005d88:	4b05      	ldr	r3, [pc, #20]	@ (8005da0 <vTaskInternalSetTimeOutState+0x28>)
 8005d8a:	681a      	ldr	r2, [r3, #0]
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	605a      	str	r2, [r3, #4]
}
 8005d90:	bf00      	nop
 8005d92:	370c      	adds	r7, #12
 8005d94:	46bd      	mov	sp, r7
 8005d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9a:	4770      	bx	lr
 8005d9c:	20000888 	.word	0x20000888
 8005da0:	20000874 	.word	0x20000874

08005da4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b088      	sub	sp, #32
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
 8005dac:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d10b      	bne.n	8005dcc <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005db4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005db8:	f383 8811 	msr	BASEPRI, r3
 8005dbc:	f3bf 8f6f 	isb	sy
 8005dc0:	f3bf 8f4f 	dsb	sy
 8005dc4:	613b      	str	r3, [r7, #16]
}
 8005dc6:	bf00      	nop
 8005dc8:	bf00      	nop
 8005dca:	e7fd      	b.n	8005dc8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d10b      	bne.n	8005dea <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8005dd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dd6:	f383 8811 	msr	BASEPRI, r3
 8005dda:	f3bf 8f6f 	isb	sy
 8005dde:	f3bf 8f4f 	dsb	sy
 8005de2:	60fb      	str	r3, [r7, #12]
}
 8005de4:	bf00      	nop
 8005de6:	bf00      	nop
 8005de8:	e7fd      	b.n	8005de6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8005dea:	f000 fbf5 	bl	80065d8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005dee:	4b1d      	ldr	r3, [pc, #116]	@ (8005e64 <xTaskCheckForTimeOut+0xc0>)
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	685b      	ldr	r3, [r3, #4]
 8005df8:	69ba      	ldr	r2, [r7, #24]
 8005dfa:	1ad3      	subs	r3, r2, r3
 8005dfc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e06:	d102      	bne.n	8005e0e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005e08:	2300      	movs	r3, #0
 8005e0a:	61fb      	str	r3, [r7, #28]
 8005e0c:	e023      	b.n	8005e56 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681a      	ldr	r2, [r3, #0]
 8005e12:	4b15      	ldr	r3, [pc, #84]	@ (8005e68 <xTaskCheckForTimeOut+0xc4>)
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	429a      	cmp	r2, r3
 8005e18:	d007      	beq.n	8005e2a <xTaskCheckForTimeOut+0x86>
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	685b      	ldr	r3, [r3, #4]
 8005e1e:	69ba      	ldr	r2, [r7, #24]
 8005e20:	429a      	cmp	r2, r3
 8005e22:	d302      	bcc.n	8005e2a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005e24:	2301      	movs	r3, #1
 8005e26:	61fb      	str	r3, [r7, #28]
 8005e28:	e015      	b.n	8005e56 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	697a      	ldr	r2, [r7, #20]
 8005e30:	429a      	cmp	r2, r3
 8005e32:	d20b      	bcs.n	8005e4c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	681a      	ldr	r2, [r3, #0]
 8005e38:	697b      	ldr	r3, [r7, #20]
 8005e3a:	1ad2      	subs	r2, r2, r3
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005e40:	6878      	ldr	r0, [r7, #4]
 8005e42:	f7ff ff99 	bl	8005d78 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005e46:	2300      	movs	r3, #0
 8005e48:	61fb      	str	r3, [r7, #28]
 8005e4a:	e004      	b.n	8005e56 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	2200      	movs	r2, #0
 8005e50:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005e52:	2301      	movs	r3, #1
 8005e54:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005e56:	f000 fbf1 	bl	800663c <vPortExitCritical>

	return xReturn;
 8005e5a:	69fb      	ldr	r3, [r7, #28]
}
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	3720      	adds	r7, #32
 8005e60:	46bd      	mov	sp, r7
 8005e62:	bd80      	pop	{r7, pc}
 8005e64:	20000874 	.word	0x20000874
 8005e68:	20000888 	.word	0x20000888

08005e6c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005e6c:	b480      	push	{r7}
 8005e6e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005e70:	4b03      	ldr	r3, [pc, #12]	@ (8005e80 <vTaskMissedYield+0x14>)
 8005e72:	2201      	movs	r2, #1
 8005e74:	601a      	str	r2, [r3, #0]
}
 8005e76:	bf00      	nop
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7e:	4770      	bx	lr
 8005e80:	20000884 	.word	0x20000884

08005e84 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005e84:	b580      	push	{r7, lr}
 8005e86:	b082      	sub	sp, #8
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005e8c:	f000 f852 	bl	8005f34 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005e90:	4b06      	ldr	r3, [pc, #24]	@ (8005eac <prvIdleTask+0x28>)
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	2b01      	cmp	r3, #1
 8005e96:	d9f9      	bls.n	8005e8c <prvIdleTask+0x8>
			{
				taskYIELD();
 8005e98:	4b05      	ldr	r3, [pc, #20]	@ (8005eb0 <prvIdleTask+0x2c>)
 8005e9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e9e:	601a      	str	r2, [r3, #0]
 8005ea0:	f3bf 8f4f 	dsb	sy
 8005ea4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005ea8:	e7f0      	b.n	8005e8c <prvIdleTask+0x8>
 8005eaa:	bf00      	nop
 8005eac:	20000774 	.word	0x20000774
 8005eb0:	e000ed04 	.word	0xe000ed04

08005eb4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b082      	sub	sp, #8
 8005eb8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005eba:	2300      	movs	r3, #0
 8005ebc:	607b      	str	r3, [r7, #4]
 8005ebe:	e00c      	b.n	8005eda <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005ec0:	687a      	ldr	r2, [r7, #4]
 8005ec2:	4613      	mov	r3, r2
 8005ec4:	009b      	lsls	r3, r3, #2
 8005ec6:	4413      	add	r3, r2
 8005ec8:	009b      	lsls	r3, r3, #2
 8005eca:	4a12      	ldr	r2, [pc, #72]	@ (8005f14 <prvInitialiseTaskLists+0x60>)
 8005ecc:	4413      	add	r3, r2
 8005ece:	4618      	mov	r0, r3
 8005ed0:	f7fe ff15 	bl	8004cfe <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	3301      	adds	r3, #1
 8005ed8:	607b      	str	r3, [r7, #4]
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	2b06      	cmp	r3, #6
 8005ede:	d9ef      	bls.n	8005ec0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005ee0:	480d      	ldr	r0, [pc, #52]	@ (8005f18 <prvInitialiseTaskLists+0x64>)
 8005ee2:	f7fe ff0c 	bl	8004cfe <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005ee6:	480d      	ldr	r0, [pc, #52]	@ (8005f1c <prvInitialiseTaskLists+0x68>)
 8005ee8:	f7fe ff09 	bl	8004cfe <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005eec:	480c      	ldr	r0, [pc, #48]	@ (8005f20 <prvInitialiseTaskLists+0x6c>)
 8005eee:	f7fe ff06 	bl	8004cfe <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005ef2:	480c      	ldr	r0, [pc, #48]	@ (8005f24 <prvInitialiseTaskLists+0x70>)
 8005ef4:	f7fe ff03 	bl	8004cfe <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005ef8:	480b      	ldr	r0, [pc, #44]	@ (8005f28 <prvInitialiseTaskLists+0x74>)
 8005efa:	f7fe ff00 	bl	8004cfe <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005efe:	4b0b      	ldr	r3, [pc, #44]	@ (8005f2c <prvInitialiseTaskLists+0x78>)
 8005f00:	4a05      	ldr	r2, [pc, #20]	@ (8005f18 <prvInitialiseTaskLists+0x64>)
 8005f02:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005f04:	4b0a      	ldr	r3, [pc, #40]	@ (8005f30 <prvInitialiseTaskLists+0x7c>)
 8005f06:	4a05      	ldr	r2, [pc, #20]	@ (8005f1c <prvInitialiseTaskLists+0x68>)
 8005f08:	601a      	str	r2, [r3, #0]
}
 8005f0a:	bf00      	nop
 8005f0c:	3708      	adds	r7, #8
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	bd80      	pop	{r7, pc}
 8005f12:	bf00      	nop
 8005f14:	20000774 	.word	0x20000774
 8005f18:	20000800 	.word	0x20000800
 8005f1c:	20000814 	.word	0x20000814
 8005f20:	20000830 	.word	0x20000830
 8005f24:	20000844 	.word	0x20000844
 8005f28:	2000085c 	.word	0x2000085c
 8005f2c:	20000828 	.word	0x20000828
 8005f30:	2000082c 	.word	0x2000082c

08005f34 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b082      	sub	sp, #8
 8005f38:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005f3a:	e019      	b.n	8005f70 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005f3c:	f000 fb4c 	bl	80065d8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f40:	4b10      	ldr	r3, [pc, #64]	@ (8005f84 <prvCheckTasksWaitingTermination+0x50>)
 8005f42:	68db      	ldr	r3, [r3, #12]
 8005f44:	68db      	ldr	r3, [r3, #12]
 8005f46:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	3304      	adds	r3, #4
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	f7fe ff60 	bl	8004e12 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005f52:	4b0d      	ldr	r3, [pc, #52]	@ (8005f88 <prvCheckTasksWaitingTermination+0x54>)
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	3b01      	subs	r3, #1
 8005f58:	4a0b      	ldr	r2, [pc, #44]	@ (8005f88 <prvCheckTasksWaitingTermination+0x54>)
 8005f5a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005f5c:	4b0b      	ldr	r3, [pc, #44]	@ (8005f8c <prvCheckTasksWaitingTermination+0x58>)
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	3b01      	subs	r3, #1
 8005f62:	4a0a      	ldr	r2, [pc, #40]	@ (8005f8c <prvCheckTasksWaitingTermination+0x58>)
 8005f64:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005f66:	f000 fb69 	bl	800663c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005f6a:	6878      	ldr	r0, [r7, #4]
 8005f6c:	f000 f810 	bl	8005f90 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005f70:	4b06      	ldr	r3, [pc, #24]	@ (8005f8c <prvCheckTasksWaitingTermination+0x58>)
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d1e1      	bne.n	8005f3c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005f78:	bf00      	nop
 8005f7a:	bf00      	nop
 8005f7c:	3708      	adds	r7, #8
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	bd80      	pop	{r7, pc}
 8005f82:	bf00      	nop
 8005f84:	20000844 	.word	0x20000844
 8005f88:	20000870 	.word	0x20000870
 8005f8c:	20000858 	.word	0x20000858

08005f90 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b084      	sub	sp, #16
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	334c      	adds	r3, #76	@ 0x4c
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	f001 f871 	bl	8007084 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d108      	bne.n	8005fbe <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	f000 fd01 	bl	80069b8 <vPortFree>
				vPortFree( pxTCB );
 8005fb6:	6878      	ldr	r0, [r7, #4]
 8005fb8:	f000 fcfe 	bl	80069b8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005fbc:	e019      	b.n	8005ff2 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8005fc4:	2b01      	cmp	r3, #1
 8005fc6:	d103      	bne.n	8005fd0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005fc8:	6878      	ldr	r0, [r7, #4]
 8005fca:	f000 fcf5 	bl	80069b8 <vPortFree>
	}
 8005fce:	e010      	b.n	8005ff2 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8005fd6:	2b02      	cmp	r3, #2
 8005fd8:	d00b      	beq.n	8005ff2 <prvDeleteTCB+0x62>
	__asm volatile
 8005fda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fde:	f383 8811 	msr	BASEPRI, r3
 8005fe2:	f3bf 8f6f 	isb	sy
 8005fe6:	f3bf 8f4f 	dsb	sy
 8005fea:	60fb      	str	r3, [r7, #12]
}
 8005fec:	bf00      	nop
 8005fee:	bf00      	nop
 8005ff0:	e7fd      	b.n	8005fee <prvDeleteTCB+0x5e>
	}
 8005ff2:	bf00      	nop
 8005ff4:	3710      	adds	r7, #16
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	bd80      	pop	{r7, pc}
	...

08005ffc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005ffc:	b480      	push	{r7}
 8005ffe:	b083      	sub	sp, #12
 8006000:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006002:	4b0c      	ldr	r3, [pc, #48]	@ (8006034 <prvResetNextTaskUnblockTime+0x38>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	2b00      	cmp	r3, #0
 800600a:	d104      	bne.n	8006016 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800600c:	4b0a      	ldr	r3, [pc, #40]	@ (8006038 <prvResetNextTaskUnblockTime+0x3c>)
 800600e:	f04f 32ff 	mov.w	r2, #4294967295
 8006012:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006014:	e008      	b.n	8006028 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006016:	4b07      	ldr	r3, [pc, #28]	@ (8006034 <prvResetNextTaskUnblockTime+0x38>)
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	68db      	ldr	r3, [r3, #12]
 800601c:	68db      	ldr	r3, [r3, #12]
 800601e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	685b      	ldr	r3, [r3, #4]
 8006024:	4a04      	ldr	r2, [pc, #16]	@ (8006038 <prvResetNextTaskUnblockTime+0x3c>)
 8006026:	6013      	str	r3, [r2, #0]
}
 8006028:	bf00      	nop
 800602a:	370c      	adds	r7, #12
 800602c:	46bd      	mov	sp, r7
 800602e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006032:	4770      	bx	lr
 8006034:	20000828 	.word	0x20000828
 8006038:	20000890 	.word	0x20000890

0800603c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800603c:	b480      	push	{r7}
 800603e:	b083      	sub	sp, #12
 8006040:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006042:	4b0b      	ldr	r3, [pc, #44]	@ (8006070 <xTaskGetSchedulerState+0x34>)
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d102      	bne.n	8006050 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800604a:	2301      	movs	r3, #1
 800604c:	607b      	str	r3, [r7, #4]
 800604e:	e008      	b.n	8006062 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006050:	4b08      	ldr	r3, [pc, #32]	@ (8006074 <xTaskGetSchedulerState+0x38>)
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	2b00      	cmp	r3, #0
 8006056:	d102      	bne.n	800605e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006058:	2302      	movs	r3, #2
 800605a:	607b      	str	r3, [r7, #4]
 800605c:	e001      	b.n	8006062 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800605e:	2300      	movs	r3, #0
 8006060:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006062:	687b      	ldr	r3, [r7, #4]
	}
 8006064:	4618      	mov	r0, r3
 8006066:	370c      	adds	r7, #12
 8006068:	46bd      	mov	sp, r7
 800606a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606e:	4770      	bx	lr
 8006070:	2000087c 	.word	0x2000087c
 8006074:	20000898 	.word	0x20000898

08006078 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006078:	b580      	push	{r7, lr}
 800607a:	b084      	sub	sp, #16
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006084:	2300      	movs	r3, #0
 8006086:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2b00      	cmp	r3, #0
 800608c:	d05e      	beq.n	800614c <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800608e:	68bb      	ldr	r3, [r7, #8]
 8006090:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006092:	4b31      	ldr	r3, [pc, #196]	@ (8006158 <xTaskPriorityInherit+0xe0>)
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006098:	429a      	cmp	r2, r3
 800609a:	d24e      	bcs.n	800613a <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	699b      	ldr	r3, [r3, #24]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	db06      	blt.n	80060b2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80060a4:	4b2c      	ldr	r3, [pc, #176]	@ (8006158 <xTaskPriorityInherit+0xe0>)
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060aa:	f1c3 0207 	rsb	r2, r3, #7
 80060ae:	68bb      	ldr	r3, [r7, #8]
 80060b0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80060b2:	68bb      	ldr	r3, [r7, #8]
 80060b4:	6959      	ldr	r1, [r3, #20]
 80060b6:	68bb      	ldr	r3, [r7, #8]
 80060b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060ba:	4613      	mov	r3, r2
 80060bc:	009b      	lsls	r3, r3, #2
 80060be:	4413      	add	r3, r2
 80060c0:	009b      	lsls	r3, r3, #2
 80060c2:	4a26      	ldr	r2, [pc, #152]	@ (800615c <xTaskPriorityInherit+0xe4>)
 80060c4:	4413      	add	r3, r2
 80060c6:	4299      	cmp	r1, r3
 80060c8:	d12f      	bne.n	800612a <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80060ca:	68bb      	ldr	r3, [r7, #8]
 80060cc:	3304      	adds	r3, #4
 80060ce:	4618      	mov	r0, r3
 80060d0:	f7fe fe9f 	bl	8004e12 <uxListRemove>
 80060d4:	4603      	mov	r3, r0
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d10a      	bne.n	80060f0 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 80060da:	68bb      	ldr	r3, [r7, #8]
 80060dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060de:	2201      	movs	r2, #1
 80060e0:	fa02 f303 	lsl.w	r3, r2, r3
 80060e4:	43da      	mvns	r2, r3
 80060e6:	4b1e      	ldr	r3, [pc, #120]	@ (8006160 <xTaskPriorityInherit+0xe8>)
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	4013      	ands	r3, r2
 80060ec:	4a1c      	ldr	r2, [pc, #112]	@ (8006160 <xTaskPriorityInherit+0xe8>)
 80060ee:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80060f0:	4b19      	ldr	r3, [pc, #100]	@ (8006158 <xTaskPriorityInherit+0xe0>)
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060f6:	68bb      	ldr	r3, [r7, #8]
 80060f8:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80060fa:	68bb      	ldr	r3, [r7, #8]
 80060fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060fe:	2201      	movs	r2, #1
 8006100:	409a      	lsls	r2, r3
 8006102:	4b17      	ldr	r3, [pc, #92]	@ (8006160 <xTaskPriorityInherit+0xe8>)
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	4313      	orrs	r3, r2
 8006108:	4a15      	ldr	r2, [pc, #84]	@ (8006160 <xTaskPriorityInherit+0xe8>)
 800610a:	6013      	str	r3, [r2, #0]
 800610c:	68bb      	ldr	r3, [r7, #8]
 800610e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006110:	4613      	mov	r3, r2
 8006112:	009b      	lsls	r3, r3, #2
 8006114:	4413      	add	r3, r2
 8006116:	009b      	lsls	r3, r3, #2
 8006118:	4a10      	ldr	r2, [pc, #64]	@ (800615c <xTaskPriorityInherit+0xe4>)
 800611a:	441a      	add	r2, r3
 800611c:	68bb      	ldr	r3, [r7, #8]
 800611e:	3304      	adds	r3, #4
 8006120:	4619      	mov	r1, r3
 8006122:	4610      	mov	r0, r2
 8006124:	f7fe fe18 	bl	8004d58 <vListInsertEnd>
 8006128:	e004      	b.n	8006134 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800612a:	4b0b      	ldr	r3, [pc, #44]	@ (8006158 <xTaskPriorityInherit+0xe0>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006130:	68bb      	ldr	r3, [r7, #8]
 8006132:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006134:	2301      	movs	r3, #1
 8006136:	60fb      	str	r3, [r7, #12]
 8006138:	e008      	b.n	800614c <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800613a:	68bb      	ldr	r3, [r7, #8]
 800613c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800613e:	4b06      	ldr	r3, [pc, #24]	@ (8006158 <xTaskPriorityInherit+0xe0>)
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006144:	429a      	cmp	r2, r3
 8006146:	d201      	bcs.n	800614c <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006148:	2301      	movs	r3, #1
 800614a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800614c:	68fb      	ldr	r3, [r7, #12]
	}
 800614e:	4618      	mov	r0, r3
 8006150:	3710      	adds	r7, #16
 8006152:	46bd      	mov	sp, r7
 8006154:	bd80      	pop	{r7, pc}
 8006156:	bf00      	nop
 8006158:	20000770 	.word	0x20000770
 800615c:	20000774 	.word	0x20000774
 8006160:	20000878 	.word	0x20000878

08006164 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8006164:	b580      	push	{r7, lr}
 8006166:	b088      	sub	sp, #32
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
 800616c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8006172:	2301      	movs	r3, #1
 8006174:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2b00      	cmp	r3, #0
 800617a:	d079      	beq.n	8006270 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800617c:	69bb      	ldr	r3, [r7, #24]
 800617e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006180:	2b00      	cmp	r3, #0
 8006182:	d10b      	bne.n	800619c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8006184:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006188:	f383 8811 	msr	BASEPRI, r3
 800618c:	f3bf 8f6f 	isb	sy
 8006190:	f3bf 8f4f 	dsb	sy
 8006194:	60fb      	str	r3, [r7, #12]
}
 8006196:	bf00      	nop
 8006198:	bf00      	nop
 800619a:	e7fd      	b.n	8006198 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800619c:	69bb      	ldr	r3, [r7, #24]
 800619e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061a0:	683a      	ldr	r2, [r7, #0]
 80061a2:	429a      	cmp	r2, r3
 80061a4:	d902      	bls.n	80061ac <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80061a6:	683b      	ldr	r3, [r7, #0]
 80061a8:	61fb      	str	r3, [r7, #28]
 80061aa:	e002      	b.n	80061b2 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80061ac:	69bb      	ldr	r3, [r7, #24]
 80061ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061b0:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80061b2:	69bb      	ldr	r3, [r7, #24]
 80061b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061b6:	69fa      	ldr	r2, [r7, #28]
 80061b8:	429a      	cmp	r2, r3
 80061ba:	d059      	beq.n	8006270 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80061bc:	69bb      	ldr	r3, [r7, #24]
 80061be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80061c0:	697a      	ldr	r2, [r7, #20]
 80061c2:	429a      	cmp	r2, r3
 80061c4:	d154      	bne.n	8006270 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80061c6:	4b2c      	ldr	r3, [pc, #176]	@ (8006278 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	69ba      	ldr	r2, [r7, #24]
 80061cc:	429a      	cmp	r2, r3
 80061ce:	d10b      	bne.n	80061e8 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80061d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061d4:	f383 8811 	msr	BASEPRI, r3
 80061d8:	f3bf 8f6f 	isb	sy
 80061dc:	f3bf 8f4f 	dsb	sy
 80061e0:	60bb      	str	r3, [r7, #8]
}
 80061e2:	bf00      	nop
 80061e4:	bf00      	nop
 80061e6:	e7fd      	b.n	80061e4 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80061e8:	69bb      	ldr	r3, [r7, #24]
 80061ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061ec:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80061ee:	69bb      	ldr	r3, [r7, #24]
 80061f0:	69fa      	ldr	r2, [r7, #28]
 80061f2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80061f4:	69bb      	ldr	r3, [r7, #24]
 80061f6:	699b      	ldr	r3, [r3, #24]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	db04      	blt.n	8006206 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80061fc:	69fb      	ldr	r3, [r7, #28]
 80061fe:	f1c3 0207 	rsb	r2, r3, #7
 8006202:	69bb      	ldr	r3, [r7, #24]
 8006204:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006206:	69bb      	ldr	r3, [r7, #24]
 8006208:	6959      	ldr	r1, [r3, #20]
 800620a:	693a      	ldr	r2, [r7, #16]
 800620c:	4613      	mov	r3, r2
 800620e:	009b      	lsls	r3, r3, #2
 8006210:	4413      	add	r3, r2
 8006212:	009b      	lsls	r3, r3, #2
 8006214:	4a19      	ldr	r2, [pc, #100]	@ (800627c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8006216:	4413      	add	r3, r2
 8006218:	4299      	cmp	r1, r3
 800621a:	d129      	bne.n	8006270 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800621c:	69bb      	ldr	r3, [r7, #24]
 800621e:	3304      	adds	r3, #4
 8006220:	4618      	mov	r0, r3
 8006222:	f7fe fdf6 	bl	8004e12 <uxListRemove>
 8006226:	4603      	mov	r3, r0
 8006228:	2b00      	cmp	r3, #0
 800622a:	d10a      	bne.n	8006242 <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800622c:	69bb      	ldr	r3, [r7, #24]
 800622e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006230:	2201      	movs	r2, #1
 8006232:	fa02 f303 	lsl.w	r3, r2, r3
 8006236:	43da      	mvns	r2, r3
 8006238:	4b11      	ldr	r3, [pc, #68]	@ (8006280 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	4013      	ands	r3, r2
 800623e:	4a10      	ldr	r2, [pc, #64]	@ (8006280 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8006240:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8006242:	69bb      	ldr	r3, [r7, #24]
 8006244:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006246:	2201      	movs	r2, #1
 8006248:	409a      	lsls	r2, r3
 800624a:	4b0d      	ldr	r3, [pc, #52]	@ (8006280 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	4313      	orrs	r3, r2
 8006250:	4a0b      	ldr	r2, [pc, #44]	@ (8006280 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8006252:	6013      	str	r3, [r2, #0]
 8006254:	69bb      	ldr	r3, [r7, #24]
 8006256:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006258:	4613      	mov	r3, r2
 800625a:	009b      	lsls	r3, r3, #2
 800625c:	4413      	add	r3, r2
 800625e:	009b      	lsls	r3, r3, #2
 8006260:	4a06      	ldr	r2, [pc, #24]	@ (800627c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8006262:	441a      	add	r2, r3
 8006264:	69bb      	ldr	r3, [r7, #24]
 8006266:	3304      	adds	r3, #4
 8006268:	4619      	mov	r1, r3
 800626a:	4610      	mov	r0, r2
 800626c:	f7fe fd74 	bl	8004d58 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006270:	bf00      	nop
 8006272:	3720      	adds	r7, #32
 8006274:	46bd      	mov	sp, r7
 8006276:	bd80      	pop	{r7, pc}
 8006278:	20000770 	.word	0x20000770
 800627c:	20000774 	.word	0x20000774
 8006280:	20000878 	.word	0x20000878

08006284 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8006284:	b480      	push	{r7}
 8006286:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8006288:	4b07      	ldr	r3, [pc, #28]	@ (80062a8 <pvTaskIncrementMutexHeldCount+0x24>)
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	2b00      	cmp	r3, #0
 800628e:	d004      	beq.n	800629a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006290:	4b05      	ldr	r3, [pc, #20]	@ (80062a8 <pvTaskIncrementMutexHeldCount+0x24>)
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006296:	3201      	adds	r2, #1
 8006298:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 800629a:	4b03      	ldr	r3, [pc, #12]	@ (80062a8 <pvTaskIncrementMutexHeldCount+0x24>)
 800629c:	681b      	ldr	r3, [r3, #0]
	}
 800629e:	4618      	mov	r0, r3
 80062a0:	46bd      	mov	sp, r7
 80062a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a6:	4770      	bx	lr
 80062a8:	20000770 	.word	0x20000770

080062ac <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b084      	sub	sp, #16
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
 80062b4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80062b6:	4b29      	ldr	r3, [pc, #164]	@ (800635c <prvAddCurrentTaskToDelayedList+0xb0>)
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80062bc:	4b28      	ldr	r3, [pc, #160]	@ (8006360 <prvAddCurrentTaskToDelayedList+0xb4>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	3304      	adds	r3, #4
 80062c2:	4618      	mov	r0, r3
 80062c4:	f7fe fda5 	bl	8004e12 <uxListRemove>
 80062c8:	4603      	mov	r3, r0
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d10b      	bne.n	80062e6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80062ce:	4b24      	ldr	r3, [pc, #144]	@ (8006360 <prvAddCurrentTaskToDelayedList+0xb4>)
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062d4:	2201      	movs	r2, #1
 80062d6:	fa02 f303 	lsl.w	r3, r2, r3
 80062da:	43da      	mvns	r2, r3
 80062dc:	4b21      	ldr	r3, [pc, #132]	@ (8006364 <prvAddCurrentTaskToDelayedList+0xb8>)
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	4013      	ands	r3, r2
 80062e2:	4a20      	ldr	r2, [pc, #128]	@ (8006364 <prvAddCurrentTaskToDelayedList+0xb8>)
 80062e4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062ec:	d10a      	bne.n	8006304 <prvAddCurrentTaskToDelayedList+0x58>
 80062ee:	683b      	ldr	r3, [r7, #0]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d007      	beq.n	8006304 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80062f4:	4b1a      	ldr	r3, [pc, #104]	@ (8006360 <prvAddCurrentTaskToDelayedList+0xb4>)
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	3304      	adds	r3, #4
 80062fa:	4619      	mov	r1, r3
 80062fc:	481a      	ldr	r0, [pc, #104]	@ (8006368 <prvAddCurrentTaskToDelayedList+0xbc>)
 80062fe:	f7fe fd2b 	bl	8004d58 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006302:	e026      	b.n	8006352 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006304:	68fa      	ldr	r2, [r7, #12]
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	4413      	add	r3, r2
 800630a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800630c:	4b14      	ldr	r3, [pc, #80]	@ (8006360 <prvAddCurrentTaskToDelayedList+0xb4>)
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	68ba      	ldr	r2, [r7, #8]
 8006312:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006314:	68ba      	ldr	r2, [r7, #8]
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	429a      	cmp	r2, r3
 800631a:	d209      	bcs.n	8006330 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800631c:	4b13      	ldr	r3, [pc, #76]	@ (800636c <prvAddCurrentTaskToDelayedList+0xc0>)
 800631e:	681a      	ldr	r2, [r3, #0]
 8006320:	4b0f      	ldr	r3, [pc, #60]	@ (8006360 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	3304      	adds	r3, #4
 8006326:	4619      	mov	r1, r3
 8006328:	4610      	mov	r0, r2
 800632a:	f7fe fd39 	bl	8004da0 <vListInsert>
}
 800632e:	e010      	b.n	8006352 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006330:	4b0f      	ldr	r3, [pc, #60]	@ (8006370 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006332:	681a      	ldr	r2, [r3, #0]
 8006334:	4b0a      	ldr	r3, [pc, #40]	@ (8006360 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	3304      	adds	r3, #4
 800633a:	4619      	mov	r1, r3
 800633c:	4610      	mov	r0, r2
 800633e:	f7fe fd2f 	bl	8004da0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006342:	4b0c      	ldr	r3, [pc, #48]	@ (8006374 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	68ba      	ldr	r2, [r7, #8]
 8006348:	429a      	cmp	r2, r3
 800634a:	d202      	bcs.n	8006352 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800634c:	4a09      	ldr	r2, [pc, #36]	@ (8006374 <prvAddCurrentTaskToDelayedList+0xc8>)
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	6013      	str	r3, [r2, #0]
}
 8006352:	bf00      	nop
 8006354:	3710      	adds	r7, #16
 8006356:	46bd      	mov	sp, r7
 8006358:	bd80      	pop	{r7, pc}
 800635a:	bf00      	nop
 800635c:	20000874 	.word	0x20000874
 8006360:	20000770 	.word	0x20000770
 8006364:	20000878 	.word	0x20000878
 8006368:	2000085c 	.word	0x2000085c
 800636c:	2000082c 	.word	0x2000082c
 8006370:	20000828 	.word	0x20000828
 8006374:	20000890 	.word	0x20000890

08006378 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006378:	b480      	push	{r7}
 800637a:	b085      	sub	sp, #20
 800637c:	af00      	add	r7, sp, #0
 800637e:	60f8      	str	r0, [r7, #12]
 8006380:	60b9      	str	r1, [r7, #8]
 8006382:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	3b04      	subs	r3, #4
 8006388:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006390:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	3b04      	subs	r3, #4
 8006396:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006398:	68bb      	ldr	r3, [r7, #8]
 800639a:	f023 0201 	bic.w	r2, r3, #1
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	3b04      	subs	r3, #4
 80063a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80063a8:	4a0c      	ldr	r2, [pc, #48]	@ (80063dc <pxPortInitialiseStack+0x64>)
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	3b14      	subs	r3, #20
 80063b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80063b4:	687a      	ldr	r2, [r7, #4]
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	3b04      	subs	r3, #4
 80063be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	f06f 0202 	mvn.w	r2, #2
 80063c6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	3b20      	subs	r3, #32
 80063cc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80063ce:	68fb      	ldr	r3, [r7, #12]
}
 80063d0:	4618      	mov	r0, r3
 80063d2:	3714      	adds	r7, #20
 80063d4:	46bd      	mov	sp, r7
 80063d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063da:	4770      	bx	lr
 80063dc:	080063e1 	.word	0x080063e1

080063e0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80063e0:	b480      	push	{r7}
 80063e2:	b085      	sub	sp, #20
 80063e4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80063e6:	2300      	movs	r3, #0
 80063e8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80063ea:	4b13      	ldr	r3, [pc, #76]	@ (8006438 <prvTaskExitError+0x58>)
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063f2:	d00b      	beq.n	800640c <prvTaskExitError+0x2c>
	__asm volatile
 80063f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063f8:	f383 8811 	msr	BASEPRI, r3
 80063fc:	f3bf 8f6f 	isb	sy
 8006400:	f3bf 8f4f 	dsb	sy
 8006404:	60fb      	str	r3, [r7, #12]
}
 8006406:	bf00      	nop
 8006408:	bf00      	nop
 800640a:	e7fd      	b.n	8006408 <prvTaskExitError+0x28>
	__asm volatile
 800640c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006410:	f383 8811 	msr	BASEPRI, r3
 8006414:	f3bf 8f6f 	isb	sy
 8006418:	f3bf 8f4f 	dsb	sy
 800641c:	60bb      	str	r3, [r7, #8]
}
 800641e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006420:	bf00      	nop
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2b00      	cmp	r3, #0
 8006426:	d0fc      	beq.n	8006422 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006428:	bf00      	nop
 800642a:	bf00      	nop
 800642c:	3714      	adds	r7, #20
 800642e:	46bd      	mov	sp, r7
 8006430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006434:	4770      	bx	lr
 8006436:	bf00      	nop
 8006438:	20000014 	.word	0x20000014
 800643c:	00000000 	.word	0x00000000

08006440 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006440:	4b07      	ldr	r3, [pc, #28]	@ (8006460 <pxCurrentTCBConst2>)
 8006442:	6819      	ldr	r1, [r3, #0]
 8006444:	6808      	ldr	r0, [r1, #0]
 8006446:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800644a:	f380 8809 	msr	PSP, r0
 800644e:	f3bf 8f6f 	isb	sy
 8006452:	f04f 0000 	mov.w	r0, #0
 8006456:	f380 8811 	msr	BASEPRI, r0
 800645a:	4770      	bx	lr
 800645c:	f3af 8000 	nop.w

08006460 <pxCurrentTCBConst2>:
 8006460:	20000770 	.word	0x20000770
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006464:	bf00      	nop
 8006466:	bf00      	nop

08006468 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006468:	4808      	ldr	r0, [pc, #32]	@ (800648c <prvPortStartFirstTask+0x24>)
 800646a:	6800      	ldr	r0, [r0, #0]
 800646c:	6800      	ldr	r0, [r0, #0]
 800646e:	f380 8808 	msr	MSP, r0
 8006472:	f04f 0000 	mov.w	r0, #0
 8006476:	f380 8814 	msr	CONTROL, r0
 800647a:	b662      	cpsie	i
 800647c:	b661      	cpsie	f
 800647e:	f3bf 8f4f 	dsb	sy
 8006482:	f3bf 8f6f 	isb	sy
 8006486:	df00      	svc	0
 8006488:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800648a:	bf00      	nop
 800648c:	e000ed08 	.word	0xe000ed08

08006490 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006490:	b580      	push	{r7, lr}
 8006492:	b086      	sub	sp, #24
 8006494:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006496:	4b47      	ldr	r3, [pc, #284]	@ (80065b4 <xPortStartScheduler+0x124>)
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	4a47      	ldr	r2, [pc, #284]	@ (80065b8 <xPortStartScheduler+0x128>)
 800649c:	4293      	cmp	r3, r2
 800649e:	d10b      	bne.n	80064b8 <xPortStartScheduler+0x28>
	__asm volatile
 80064a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064a4:	f383 8811 	msr	BASEPRI, r3
 80064a8:	f3bf 8f6f 	isb	sy
 80064ac:	f3bf 8f4f 	dsb	sy
 80064b0:	60fb      	str	r3, [r7, #12]
}
 80064b2:	bf00      	nop
 80064b4:	bf00      	nop
 80064b6:	e7fd      	b.n	80064b4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80064b8:	4b3e      	ldr	r3, [pc, #248]	@ (80065b4 <xPortStartScheduler+0x124>)
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	4a3f      	ldr	r2, [pc, #252]	@ (80065bc <xPortStartScheduler+0x12c>)
 80064be:	4293      	cmp	r3, r2
 80064c0:	d10b      	bne.n	80064da <xPortStartScheduler+0x4a>
	__asm volatile
 80064c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064c6:	f383 8811 	msr	BASEPRI, r3
 80064ca:	f3bf 8f6f 	isb	sy
 80064ce:	f3bf 8f4f 	dsb	sy
 80064d2:	613b      	str	r3, [r7, #16]
}
 80064d4:	bf00      	nop
 80064d6:	bf00      	nop
 80064d8:	e7fd      	b.n	80064d6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80064da:	4b39      	ldr	r3, [pc, #228]	@ (80065c0 <xPortStartScheduler+0x130>)
 80064dc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80064de:	697b      	ldr	r3, [r7, #20]
 80064e0:	781b      	ldrb	r3, [r3, #0]
 80064e2:	b2db      	uxtb	r3, r3
 80064e4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80064e6:	697b      	ldr	r3, [r7, #20]
 80064e8:	22ff      	movs	r2, #255	@ 0xff
 80064ea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80064ec:	697b      	ldr	r3, [r7, #20]
 80064ee:	781b      	ldrb	r3, [r3, #0]
 80064f0:	b2db      	uxtb	r3, r3
 80064f2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80064f4:	78fb      	ldrb	r3, [r7, #3]
 80064f6:	b2db      	uxtb	r3, r3
 80064f8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80064fc:	b2da      	uxtb	r2, r3
 80064fe:	4b31      	ldr	r3, [pc, #196]	@ (80065c4 <xPortStartScheduler+0x134>)
 8006500:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006502:	4b31      	ldr	r3, [pc, #196]	@ (80065c8 <xPortStartScheduler+0x138>)
 8006504:	2207      	movs	r2, #7
 8006506:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006508:	e009      	b.n	800651e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800650a:	4b2f      	ldr	r3, [pc, #188]	@ (80065c8 <xPortStartScheduler+0x138>)
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	3b01      	subs	r3, #1
 8006510:	4a2d      	ldr	r2, [pc, #180]	@ (80065c8 <xPortStartScheduler+0x138>)
 8006512:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006514:	78fb      	ldrb	r3, [r7, #3]
 8006516:	b2db      	uxtb	r3, r3
 8006518:	005b      	lsls	r3, r3, #1
 800651a:	b2db      	uxtb	r3, r3
 800651c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800651e:	78fb      	ldrb	r3, [r7, #3]
 8006520:	b2db      	uxtb	r3, r3
 8006522:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006526:	2b80      	cmp	r3, #128	@ 0x80
 8006528:	d0ef      	beq.n	800650a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800652a:	4b27      	ldr	r3, [pc, #156]	@ (80065c8 <xPortStartScheduler+0x138>)
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f1c3 0307 	rsb	r3, r3, #7
 8006532:	2b04      	cmp	r3, #4
 8006534:	d00b      	beq.n	800654e <xPortStartScheduler+0xbe>
	__asm volatile
 8006536:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800653a:	f383 8811 	msr	BASEPRI, r3
 800653e:	f3bf 8f6f 	isb	sy
 8006542:	f3bf 8f4f 	dsb	sy
 8006546:	60bb      	str	r3, [r7, #8]
}
 8006548:	bf00      	nop
 800654a:	bf00      	nop
 800654c:	e7fd      	b.n	800654a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800654e:	4b1e      	ldr	r3, [pc, #120]	@ (80065c8 <xPortStartScheduler+0x138>)
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	021b      	lsls	r3, r3, #8
 8006554:	4a1c      	ldr	r2, [pc, #112]	@ (80065c8 <xPortStartScheduler+0x138>)
 8006556:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006558:	4b1b      	ldr	r3, [pc, #108]	@ (80065c8 <xPortStartScheduler+0x138>)
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006560:	4a19      	ldr	r2, [pc, #100]	@ (80065c8 <xPortStartScheduler+0x138>)
 8006562:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	b2da      	uxtb	r2, r3
 8006568:	697b      	ldr	r3, [r7, #20]
 800656a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800656c:	4b17      	ldr	r3, [pc, #92]	@ (80065cc <xPortStartScheduler+0x13c>)
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4a16      	ldr	r2, [pc, #88]	@ (80065cc <xPortStartScheduler+0x13c>)
 8006572:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006576:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006578:	4b14      	ldr	r3, [pc, #80]	@ (80065cc <xPortStartScheduler+0x13c>)
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	4a13      	ldr	r2, [pc, #76]	@ (80065cc <xPortStartScheduler+0x13c>)
 800657e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006582:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006584:	f000 f8da 	bl	800673c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006588:	4b11      	ldr	r3, [pc, #68]	@ (80065d0 <xPortStartScheduler+0x140>)
 800658a:	2200      	movs	r2, #0
 800658c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800658e:	f000 f8f9 	bl	8006784 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006592:	4b10      	ldr	r3, [pc, #64]	@ (80065d4 <xPortStartScheduler+0x144>)
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	4a0f      	ldr	r2, [pc, #60]	@ (80065d4 <xPortStartScheduler+0x144>)
 8006598:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800659c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800659e:	f7ff ff63 	bl	8006468 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80065a2:	f7ff fafb 	bl	8005b9c <vTaskSwitchContext>
	prvTaskExitError();
 80065a6:	f7ff ff1b 	bl	80063e0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80065aa:	2300      	movs	r3, #0
}
 80065ac:	4618      	mov	r0, r3
 80065ae:	3718      	adds	r7, #24
 80065b0:	46bd      	mov	sp, r7
 80065b2:	bd80      	pop	{r7, pc}
 80065b4:	e000ed00 	.word	0xe000ed00
 80065b8:	410fc271 	.word	0x410fc271
 80065bc:	410fc270 	.word	0x410fc270
 80065c0:	e000e400 	.word	0xe000e400
 80065c4:	2000089c 	.word	0x2000089c
 80065c8:	200008a0 	.word	0x200008a0
 80065cc:	e000ed20 	.word	0xe000ed20
 80065d0:	20000014 	.word	0x20000014
 80065d4:	e000ef34 	.word	0xe000ef34

080065d8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80065d8:	b480      	push	{r7}
 80065da:	b083      	sub	sp, #12
 80065dc:	af00      	add	r7, sp, #0
	__asm volatile
 80065de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065e2:	f383 8811 	msr	BASEPRI, r3
 80065e6:	f3bf 8f6f 	isb	sy
 80065ea:	f3bf 8f4f 	dsb	sy
 80065ee:	607b      	str	r3, [r7, #4]
}
 80065f0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80065f2:	4b10      	ldr	r3, [pc, #64]	@ (8006634 <vPortEnterCritical+0x5c>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	3301      	adds	r3, #1
 80065f8:	4a0e      	ldr	r2, [pc, #56]	@ (8006634 <vPortEnterCritical+0x5c>)
 80065fa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80065fc:	4b0d      	ldr	r3, [pc, #52]	@ (8006634 <vPortEnterCritical+0x5c>)
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	2b01      	cmp	r3, #1
 8006602:	d110      	bne.n	8006626 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006604:	4b0c      	ldr	r3, [pc, #48]	@ (8006638 <vPortEnterCritical+0x60>)
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	b2db      	uxtb	r3, r3
 800660a:	2b00      	cmp	r3, #0
 800660c:	d00b      	beq.n	8006626 <vPortEnterCritical+0x4e>
	__asm volatile
 800660e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006612:	f383 8811 	msr	BASEPRI, r3
 8006616:	f3bf 8f6f 	isb	sy
 800661a:	f3bf 8f4f 	dsb	sy
 800661e:	603b      	str	r3, [r7, #0]
}
 8006620:	bf00      	nop
 8006622:	bf00      	nop
 8006624:	e7fd      	b.n	8006622 <vPortEnterCritical+0x4a>
	}
}
 8006626:	bf00      	nop
 8006628:	370c      	adds	r7, #12
 800662a:	46bd      	mov	sp, r7
 800662c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006630:	4770      	bx	lr
 8006632:	bf00      	nop
 8006634:	20000014 	.word	0x20000014
 8006638:	e000ed04 	.word	0xe000ed04

0800663c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800663c:	b480      	push	{r7}
 800663e:	b083      	sub	sp, #12
 8006640:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006642:	4b12      	ldr	r3, [pc, #72]	@ (800668c <vPortExitCritical+0x50>)
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d10b      	bne.n	8006662 <vPortExitCritical+0x26>
	__asm volatile
 800664a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800664e:	f383 8811 	msr	BASEPRI, r3
 8006652:	f3bf 8f6f 	isb	sy
 8006656:	f3bf 8f4f 	dsb	sy
 800665a:	607b      	str	r3, [r7, #4]
}
 800665c:	bf00      	nop
 800665e:	bf00      	nop
 8006660:	e7fd      	b.n	800665e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006662:	4b0a      	ldr	r3, [pc, #40]	@ (800668c <vPortExitCritical+0x50>)
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	3b01      	subs	r3, #1
 8006668:	4a08      	ldr	r2, [pc, #32]	@ (800668c <vPortExitCritical+0x50>)
 800666a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800666c:	4b07      	ldr	r3, [pc, #28]	@ (800668c <vPortExitCritical+0x50>)
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	2b00      	cmp	r3, #0
 8006672:	d105      	bne.n	8006680 <vPortExitCritical+0x44>
 8006674:	2300      	movs	r3, #0
 8006676:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	f383 8811 	msr	BASEPRI, r3
}
 800667e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006680:	bf00      	nop
 8006682:	370c      	adds	r7, #12
 8006684:	46bd      	mov	sp, r7
 8006686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668a:	4770      	bx	lr
 800668c:	20000014 	.word	0x20000014

08006690 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006690:	f3ef 8009 	mrs	r0, PSP
 8006694:	f3bf 8f6f 	isb	sy
 8006698:	4b15      	ldr	r3, [pc, #84]	@ (80066f0 <pxCurrentTCBConst>)
 800669a:	681a      	ldr	r2, [r3, #0]
 800669c:	f01e 0f10 	tst.w	lr, #16
 80066a0:	bf08      	it	eq
 80066a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80066a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066aa:	6010      	str	r0, [r2, #0]
 80066ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80066b0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80066b4:	f380 8811 	msr	BASEPRI, r0
 80066b8:	f3bf 8f4f 	dsb	sy
 80066bc:	f3bf 8f6f 	isb	sy
 80066c0:	f7ff fa6c 	bl	8005b9c <vTaskSwitchContext>
 80066c4:	f04f 0000 	mov.w	r0, #0
 80066c8:	f380 8811 	msr	BASEPRI, r0
 80066cc:	bc09      	pop	{r0, r3}
 80066ce:	6819      	ldr	r1, [r3, #0]
 80066d0:	6808      	ldr	r0, [r1, #0]
 80066d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066d6:	f01e 0f10 	tst.w	lr, #16
 80066da:	bf08      	it	eq
 80066dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80066e0:	f380 8809 	msr	PSP, r0
 80066e4:	f3bf 8f6f 	isb	sy
 80066e8:	4770      	bx	lr
 80066ea:	bf00      	nop
 80066ec:	f3af 8000 	nop.w

080066f0 <pxCurrentTCBConst>:
 80066f0:	20000770 	.word	0x20000770
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80066f4:	bf00      	nop
 80066f6:	bf00      	nop

080066f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b082      	sub	sp, #8
 80066fc:	af00      	add	r7, sp, #0
	__asm volatile
 80066fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006702:	f383 8811 	msr	BASEPRI, r3
 8006706:	f3bf 8f6f 	isb	sy
 800670a:	f3bf 8f4f 	dsb	sy
 800670e:	607b      	str	r3, [r7, #4]
}
 8006710:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006712:	f7ff f989 	bl	8005a28 <xTaskIncrementTick>
 8006716:	4603      	mov	r3, r0
 8006718:	2b00      	cmp	r3, #0
 800671a:	d003      	beq.n	8006724 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800671c:	4b06      	ldr	r3, [pc, #24]	@ (8006738 <SysTick_Handler+0x40>)
 800671e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006722:	601a      	str	r2, [r3, #0]
 8006724:	2300      	movs	r3, #0
 8006726:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	f383 8811 	msr	BASEPRI, r3
}
 800672e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006730:	bf00      	nop
 8006732:	3708      	adds	r7, #8
 8006734:	46bd      	mov	sp, r7
 8006736:	bd80      	pop	{r7, pc}
 8006738:	e000ed04 	.word	0xe000ed04

0800673c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800673c:	b480      	push	{r7}
 800673e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006740:	4b0b      	ldr	r3, [pc, #44]	@ (8006770 <vPortSetupTimerInterrupt+0x34>)
 8006742:	2200      	movs	r2, #0
 8006744:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006746:	4b0b      	ldr	r3, [pc, #44]	@ (8006774 <vPortSetupTimerInterrupt+0x38>)
 8006748:	2200      	movs	r2, #0
 800674a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800674c:	4b0a      	ldr	r3, [pc, #40]	@ (8006778 <vPortSetupTimerInterrupt+0x3c>)
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	4a0a      	ldr	r2, [pc, #40]	@ (800677c <vPortSetupTimerInterrupt+0x40>)
 8006752:	fba2 2303 	umull	r2, r3, r2, r3
 8006756:	099b      	lsrs	r3, r3, #6
 8006758:	4a09      	ldr	r2, [pc, #36]	@ (8006780 <vPortSetupTimerInterrupt+0x44>)
 800675a:	3b01      	subs	r3, #1
 800675c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800675e:	4b04      	ldr	r3, [pc, #16]	@ (8006770 <vPortSetupTimerInterrupt+0x34>)
 8006760:	2207      	movs	r2, #7
 8006762:	601a      	str	r2, [r3, #0]
}
 8006764:	bf00      	nop
 8006766:	46bd      	mov	sp, r7
 8006768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676c:	4770      	bx	lr
 800676e:	bf00      	nop
 8006770:	e000e010 	.word	0xe000e010
 8006774:	e000e018 	.word	0xe000e018
 8006778:	20000008 	.word	0x20000008
 800677c:	10624dd3 	.word	0x10624dd3
 8006780:	e000e014 	.word	0xe000e014

08006784 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006784:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006794 <vPortEnableVFP+0x10>
 8006788:	6801      	ldr	r1, [r0, #0]
 800678a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800678e:	6001      	str	r1, [r0, #0]
 8006790:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006792:	bf00      	nop
 8006794:	e000ed88 	.word	0xe000ed88

08006798 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006798:	b480      	push	{r7}
 800679a:	b085      	sub	sp, #20
 800679c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800679e:	f3ef 8305 	mrs	r3, IPSR
 80067a2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	2b0f      	cmp	r3, #15
 80067a8:	d915      	bls.n	80067d6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80067aa:	4a18      	ldr	r2, [pc, #96]	@ (800680c <vPortValidateInterruptPriority+0x74>)
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	4413      	add	r3, r2
 80067b0:	781b      	ldrb	r3, [r3, #0]
 80067b2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80067b4:	4b16      	ldr	r3, [pc, #88]	@ (8006810 <vPortValidateInterruptPriority+0x78>)
 80067b6:	781b      	ldrb	r3, [r3, #0]
 80067b8:	7afa      	ldrb	r2, [r7, #11]
 80067ba:	429a      	cmp	r2, r3
 80067bc:	d20b      	bcs.n	80067d6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80067be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067c2:	f383 8811 	msr	BASEPRI, r3
 80067c6:	f3bf 8f6f 	isb	sy
 80067ca:	f3bf 8f4f 	dsb	sy
 80067ce:	607b      	str	r3, [r7, #4]
}
 80067d0:	bf00      	nop
 80067d2:	bf00      	nop
 80067d4:	e7fd      	b.n	80067d2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80067d6:	4b0f      	ldr	r3, [pc, #60]	@ (8006814 <vPortValidateInterruptPriority+0x7c>)
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80067de:	4b0e      	ldr	r3, [pc, #56]	@ (8006818 <vPortValidateInterruptPriority+0x80>)
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	429a      	cmp	r2, r3
 80067e4:	d90b      	bls.n	80067fe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80067e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067ea:	f383 8811 	msr	BASEPRI, r3
 80067ee:	f3bf 8f6f 	isb	sy
 80067f2:	f3bf 8f4f 	dsb	sy
 80067f6:	603b      	str	r3, [r7, #0]
}
 80067f8:	bf00      	nop
 80067fa:	bf00      	nop
 80067fc:	e7fd      	b.n	80067fa <vPortValidateInterruptPriority+0x62>
	}
 80067fe:	bf00      	nop
 8006800:	3714      	adds	r7, #20
 8006802:	46bd      	mov	sp, r7
 8006804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006808:	4770      	bx	lr
 800680a:	bf00      	nop
 800680c:	e000e3f0 	.word	0xe000e3f0
 8006810:	2000089c 	.word	0x2000089c
 8006814:	e000ed0c 	.word	0xe000ed0c
 8006818:	200008a0 	.word	0x200008a0

0800681c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800681c:	b580      	push	{r7, lr}
 800681e:	b08a      	sub	sp, #40	@ 0x28
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006824:	2300      	movs	r3, #0
 8006826:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006828:	f7ff f852 	bl	80058d0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800682c:	4b5c      	ldr	r3, [pc, #368]	@ (80069a0 <pvPortMalloc+0x184>)
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d101      	bne.n	8006838 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006834:	f000 f924 	bl	8006a80 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006838:	4b5a      	ldr	r3, [pc, #360]	@ (80069a4 <pvPortMalloc+0x188>)
 800683a:	681a      	ldr	r2, [r3, #0]
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	4013      	ands	r3, r2
 8006840:	2b00      	cmp	r3, #0
 8006842:	f040 8095 	bne.w	8006970 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d01e      	beq.n	800688a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800684c:	2208      	movs	r2, #8
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	4413      	add	r3, r2
 8006852:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	f003 0307 	and.w	r3, r3, #7
 800685a:	2b00      	cmp	r3, #0
 800685c:	d015      	beq.n	800688a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	f023 0307 	bic.w	r3, r3, #7
 8006864:	3308      	adds	r3, #8
 8006866:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	f003 0307 	and.w	r3, r3, #7
 800686e:	2b00      	cmp	r3, #0
 8006870:	d00b      	beq.n	800688a <pvPortMalloc+0x6e>
	__asm volatile
 8006872:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006876:	f383 8811 	msr	BASEPRI, r3
 800687a:	f3bf 8f6f 	isb	sy
 800687e:	f3bf 8f4f 	dsb	sy
 8006882:	617b      	str	r3, [r7, #20]
}
 8006884:	bf00      	nop
 8006886:	bf00      	nop
 8006888:	e7fd      	b.n	8006886 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	2b00      	cmp	r3, #0
 800688e:	d06f      	beq.n	8006970 <pvPortMalloc+0x154>
 8006890:	4b45      	ldr	r3, [pc, #276]	@ (80069a8 <pvPortMalloc+0x18c>)
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	687a      	ldr	r2, [r7, #4]
 8006896:	429a      	cmp	r2, r3
 8006898:	d86a      	bhi.n	8006970 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800689a:	4b44      	ldr	r3, [pc, #272]	@ (80069ac <pvPortMalloc+0x190>)
 800689c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800689e:	4b43      	ldr	r3, [pc, #268]	@ (80069ac <pvPortMalloc+0x190>)
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80068a4:	e004      	b.n	80068b0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80068a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068a8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80068aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80068b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068b2:	685b      	ldr	r3, [r3, #4]
 80068b4:	687a      	ldr	r2, [r7, #4]
 80068b6:	429a      	cmp	r2, r3
 80068b8:	d903      	bls.n	80068c2 <pvPortMalloc+0xa6>
 80068ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d1f1      	bne.n	80068a6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80068c2:	4b37      	ldr	r3, [pc, #220]	@ (80069a0 <pvPortMalloc+0x184>)
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068c8:	429a      	cmp	r2, r3
 80068ca:	d051      	beq.n	8006970 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80068cc:	6a3b      	ldr	r3, [r7, #32]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	2208      	movs	r2, #8
 80068d2:	4413      	add	r3, r2
 80068d4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80068d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068d8:	681a      	ldr	r2, [r3, #0]
 80068da:	6a3b      	ldr	r3, [r7, #32]
 80068dc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80068de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068e0:	685a      	ldr	r2, [r3, #4]
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	1ad2      	subs	r2, r2, r3
 80068e6:	2308      	movs	r3, #8
 80068e8:	005b      	lsls	r3, r3, #1
 80068ea:	429a      	cmp	r2, r3
 80068ec:	d920      	bls.n	8006930 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80068ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	4413      	add	r3, r2
 80068f4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80068f6:	69bb      	ldr	r3, [r7, #24]
 80068f8:	f003 0307 	and.w	r3, r3, #7
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d00b      	beq.n	8006918 <pvPortMalloc+0xfc>
	__asm volatile
 8006900:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006904:	f383 8811 	msr	BASEPRI, r3
 8006908:	f3bf 8f6f 	isb	sy
 800690c:	f3bf 8f4f 	dsb	sy
 8006910:	613b      	str	r3, [r7, #16]
}
 8006912:	bf00      	nop
 8006914:	bf00      	nop
 8006916:	e7fd      	b.n	8006914 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800691a:	685a      	ldr	r2, [r3, #4]
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	1ad2      	subs	r2, r2, r3
 8006920:	69bb      	ldr	r3, [r7, #24]
 8006922:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006926:	687a      	ldr	r2, [r7, #4]
 8006928:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800692a:	69b8      	ldr	r0, [r7, #24]
 800692c:	f000 f90a 	bl	8006b44 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006930:	4b1d      	ldr	r3, [pc, #116]	@ (80069a8 <pvPortMalloc+0x18c>)
 8006932:	681a      	ldr	r2, [r3, #0]
 8006934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006936:	685b      	ldr	r3, [r3, #4]
 8006938:	1ad3      	subs	r3, r2, r3
 800693a:	4a1b      	ldr	r2, [pc, #108]	@ (80069a8 <pvPortMalloc+0x18c>)
 800693c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800693e:	4b1a      	ldr	r3, [pc, #104]	@ (80069a8 <pvPortMalloc+0x18c>)
 8006940:	681a      	ldr	r2, [r3, #0]
 8006942:	4b1b      	ldr	r3, [pc, #108]	@ (80069b0 <pvPortMalloc+0x194>)
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	429a      	cmp	r2, r3
 8006948:	d203      	bcs.n	8006952 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800694a:	4b17      	ldr	r3, [pc, #92]	@ (80069a8 <pvPortMalloc+0x18c>)
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	4a18      	ldr	r2, [pc, #96]	@ (80069b0 <pvPortMalloc+0x194>)
 8006950:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006954:	685a      	ldr	r2, [r3, #4]
 8006956:	4b13      	ldr	r3, [pc, #76]	@ (80069a4 <pvPortMalloc+0x188>)
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	431a      	orrs	r2, r3
 800695c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800695e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006962:	2200      	movs	r2, #0
 8006964:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006966:	4b13      	ldr	r3, [pc, #76]	@ (80069b4 <pvPortMalloc+0x198>)
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	3301      	adds	r3, #1
 800696c:	4a11      	ldr	r2, [pc, #68]	@ (80069b4 <pvPortMalloc+0x198>)
 800696e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006970:	f7fe ffbc 	bl	80058ec <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006974:	69fb      	ldr	r3, [r7, #28]
 8006976:	f003 0307 	and.w	r3, r3, #7
 800697a:	2b00      	cmp	r3, #0
 800697c:	d00b      	beq.n	8006996 <pvPortMalloc+0x17a>
	__asm volatile
 800697e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006982:	f383 8811 	msr	BASEPRI, r3
 8006986:	f3bf 8f6f 	isb	sy
 800698a:	f3bf 8f4f 	dsb	sy
 800698e:	60fb      	str	r3, [r7, #12]
}
 8006990:	bf00      	nop
 8006992:	bf00      	nop
 8006994:	e7fd      	b.n	8006992 <pvPortMalloc+0x176>
	return pvReturn;
 8006996:	69fb      	ldr	r3, [r7, #28]
}
 8006998:	4618      	mov	r0, r3
 800699a:	3728      	adds	r7, #40	@ 0x28
 800699c:	46bd      	mov	sp, r7
 800699e:	bd80      	pop	{r7, pc}
 80069a0:	20001464 	.word	0x20001464
 80069a4:	20001478 	.word	0x20001478
 80069a8:	20001468 	.word	0x20001468
 80069ac:	2000145c 	.word	0x2000145c
 80069b0:	2000146c 	.word	0x2000146c
 80069b4:	20001470 	.word	0x20001470

080069b8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	b086      	sub	sp, #24
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d04f      	beq.n	8006a6a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80069ca:	2308      	movs	r3, #8
 80069cc:	425b      	negs	r3, r3
 80069ce:	697a      	ldr	r2, [r7, #20]
 80069d0:	4413      	add	r3, r2
 80069d2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80069d4:	697b      	ldr	r3, [r7, #20]
 80069d6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80069d8:	693b      	ldr	r3, [r7, #16]
 80069da:	685a      	ldr	r2, [r3, #4]
 80069dc:	4b25      	ldr	r3, [pc, #148]	@ (8006a74 <vPortFree+0xbc>)
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	4013      	ands	r3, r2
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d10b      	bne.n	80069fe <vPortFree+0x46>
	__asm volatile
 80069e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069ea:	f383 8811 	msr	BASEPRI, r3
 80069ee:	f3bf 8f6f 	isb	sy
 80069f2:	f3bf 8f4f 	dsb	sy
 80069f6:	60fb      	str	r3, [r7, #12]
}
 80069f8:	bf00      	nop
 80069fa:	bf00      	nop
 80069fc:	e7fd      	b.n	80069fa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80069fe:	693b      	ldr	r3, [r7, #16]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d00b      	beq.n	8006a1e <vPortFree+0x66>
	__asm volatile
 8006a06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a0a:	f383 8811 	msr	BASEPRI, r3
 8006a0e:	f3bf 8f6f 	isb	sy
 8006a12:	f3bf 8f4f 	dsb	sy
 8006a16:	60bb      	str	r3, [r7, #8]
}
 8006a18:	bf00      	nop
 8006a1a:	bf00      	nop
 8006a1c:	e7fd      	b.n	8006a1a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006a1e:	693b      	ldr	r3, [r7, #16]
 8006a20:	685a      	ldr	r2, [r3, #4]
 8006a22:	4b14      	ldr	r3, [pc, #80]	@ (8006a74 <vPortFree+0xbc>)
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	4013      	ands	r3, r2
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d01e      	beq.n	8006a6a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006a2c:	693b      	ldr	r3, [r7, #16]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d11a      	bne.n	8006a6a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006a34:	693b      	ldr	r3, [r7, #16]
 8006a36:	685a      	ldr	r2, [r3, #4]
 8006a38:	4b0e      	ldr	r3, [pc, #56]	@ (8006a74 <vPortFree+0xbc>)
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	43db      	mvns	r3, r3
 8006a3e:	401a      	ands	r2, r3
 8006a40:	693b      	ldr	r3, [r7, #16]
 8006a42:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006a44:	f7fe ff44 	bl	80058d0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006a48:	693b      	ldr	r3, [r7, #16]
 8006a4a:	685a      	ldr	r2, [r3, #4]
 8006a4c:	4b0a      	ldr	r3, [pc, #40]	@ (8006a78 <vPortFree+0xc0>)
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	4413      	add	r3, r2
 8006a52:	4a09      	ldr	r2, [pc, #36]	@ (8006a78 <vPortFree+0xc0>)
 8006a54:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006a56:	6938      	ldr	r0, [r7, #16]
 8006a58:	f000 f874 	bl	8006b44 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006a5c:	4b07      	ldr	r3, [pc, #28]	@ (8006a7c <vPortFree+0xc4>)
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	3301      	adds	r3, #1
 8006a62:	4a06      	ldr	r2, [pc, #24]	@ (8006a7c <vPortFree+0xc4>)
 8006a64:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006a66:	f7fe ff41 	bl	80058ec <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006a6a:	bf00      	nop
 8006a6c:	3718      	adds	r7, #24
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	bd80      	pop	{r7, pc}
 8006a72:	bf00      	nop
 8006a74:	20001478 	.word	0x20001478
 8006a78:	20001468 	.word	0x20001468
 8006a7c:	20001474 	.word	0x20001474

08006a80 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006a80:	b480      	push	{r7}
 8006a82:	b085      	sub	sp, #20
 8006a84:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006a86:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8006a8a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006a8c:	4b27      	ldr	r3, [pc, #156]	@ (8006b2c <prvHeapInit+0xac>)
 8006a8e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	f003 0307 	and.w	r3, r3, #7
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d00c      	beq.n	8006ab4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	3307      	adds	r3, #7
 8006a9e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	f023 0307 	bic.w	r3, r3, #7
 8006aa6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006aa8:	68ba      	ldr	r2, [r7, #8]
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	1ad3      	subs	r3, r2, r3
 8006aae:	4a1f      	ldr	r2, [pc, #124]	@ (8006b2c <prvHeapInit+0xac>)
 8006ab0:	4413      	add	r3, r2
 8006ab2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006ab8:	4a1d      	ldr	r2, [pc, #116]	@ (8006b30 <prvHeapInit+0xb0>)
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006abe:	4b1c      	ldr	r3, [pc, #112]	@ (8006b30 <prvHeapInit+0xb0>)
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	68ba      	ldr	r2, [r7, #8]
 8006ac8:	4413      	add	r3, r2
 8006aca:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006acc:	2208      	movs	r2, #8
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	1a9b      	subs	r3, r3, r2
 8006ad2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	f023 0307 	bic.w	r3, r3, #7
 8006ada:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	4a15      	ldr	r2, [pc, #84]	@ (8006b34 <prvHeapInit+0xb4>)
 8006ae0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006ae2:	4b14      	ldr	r3, [pc, #80]	@ (8006b34 <prvHeapInit+0xb4>)
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	2200      	movs	r2, #0
 8006ae8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006aea:	4b12      	ldr	r3, [pc, #72]	@ (8006b34 <prvHeapInit+0xb4>)
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	2200      	movs	r2, #0
 8006af0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	68fa      	ldr	r2, [r7, #12]
 8006afa:	1ad2      	subs	r2, r2, r3
 8006afc:	683b      	ldr	r3, [r7, #0]
 8006afe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006b00:	4b0c      	ldr	r3, [pc, #48]	@ (8006b34 <prvHeapInit+0xb4>)
 8006b02:	681a      	ldr	r2, [r3, #0]
 8006b04:	683b      	ldr	r3, [r7, #0]
 8006b06:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	685b      	ldr	r3, [r3, #4]
 8006b0c:	4a0a      	ldr	r2, [pc, #40]	@ (8006b38 <prvHeapInit+0xb8>)
 8006b0e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006b10:	683b      	ldr	r3, [r7, #0]
 8006b12:	685b      	ldr	r3, [r3, #4]
 8006b14:	4a09      	ldr	r2, [pc, #36]	@ (8006b3c <prvHeapInit+0xbc>)
 8006b16:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006b18:	4b09      	ldr	r3, [pc, #36]	@ (8006b40 <prvHeapInit+0xc0>)
 8006b1a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006b1e:	601a      	str	r2, [r3, #0]
}
 8006b20:	bf00      	nop
 8006b22:	3714      	adds	r7, #20
 8006b24:	46bd      	mov	sp, r7
 8006b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2a:	4770      	bx	lr
 8006b2c:	200008a4 	.word	0x200008a4
 8006b30:	2000145c 	.word	0x2000145c
 8006b34:	20001464 	.word	0x20001464
 8006b38:	2000146c 	.word	0x2000146c
 8006b3c:	20001468 	.word	0x20001468
 8006b40:	20001478 	.word	0x20001478

08006b44 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006b44:	b480      	push	{r7}
 8006b46:	b085      	sub	sp, #20
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006b4c:	4b28      	ldr	r3, [pc, #160]	@ (8006bf0 <prvInsertBlockIntoFreeList+0xac>)
 8006b4e:	60fb      	str	r3, [r7, #12]
 8006b50:	e002      	b.n	8006b58 <prvInsertBlockIntoFreeList+0x14>
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	60fb      	str	r3, [r7, #12]
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	687a      	ldr	r2, [r7, #4]
 8006b5e:	429a      	cmp	r2, r3
 8006b60:	d8f7      	bhi.n	8006b52 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	685b      	ldr	r3, [r3, #4]
 8006b6a:	68ba      	ldr	r2, [r7, #8]
 8006b6c:	4413      	add	r3, r2
 8006b6e:	687a      	ldr	r2, [r7, #4]
 8006b70:	429a      	cmp	r2, r3
 8006b72:	d108      	bne.n	8006b86 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	685a      	ldr	r2, [r3, #4]
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	685b      	ldr	r3, [r3, #4]
 8006b7c:	441a      	add	r2, r3
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	685b      	ldr	r3, [r3, #4]
 8006b8e:	68ba      	ldr	r2, [r7, #8]
 8006b90:	441a      	add	r2, r3
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	429a      	cmp	r2, r3
 8006b98:	d118      	bne.n	8006bcc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	681a      	ldr	r2, [r3, #0]
 8006b9e:	4b15      	ldr	r3, [pc, #84]	@ (8006bf4 <prvInsertBlockIntoFreeList+0xb0>)
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	429a      	cmp	r2, r3
 8006ba4:	d00d      	beq.n	8006bc2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	685a      	ldr	r2, [r3, #4]
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	685b      	ldr	r3, [r3, #4]
 8006bb0:	441a      	add	r2, r3
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	681a      	ldr	r2, [r3, #0]
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	601a      	str	r2, [r3, #0]
 8006bc0:	e008      	b.n	8006bd4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006bc2:	4b0c      	ldr	r3, [pc, #48]	@ (8006bf4 <prvInsertBlockIntoFreeList+0xb0>)
 8006bc4:	681a      	ldr	r2, [r3, #0]
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	601a      	str	r2, [r3, #0]
 8006bca:	e003      	b.n	8006bd4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	681a      	ldr	r2, [r3, #0]
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006bd4:	68fa      	ldr	r2, [r7, #12]
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	429a      	cmp	r2, r3
 8006bda:	d002      	beq.n	8006be2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	687a      	ldr	r2, [r7, #4]
 8006be0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006be2:	bf00      	nop
 8006be4:	3714      	adds	r7, #20
 8006be6:	46bd      	mov	sp, r7
 8006be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bec:	4770      	bx	lr
 8006bee:	bf00      	nop
 8006bf0:	2000145c 	.word	0x2000145c
 8006bf4:	20001464 	.word	0x20001464

08006bf8 <std>:
 8006bf8:	2300      	movs	r3, #0
 8006bfa:	b510      	push	{r4, lr}
 8006bfc:	4604      	mov	r4, r0
 8006bfe:	e9c0 3300 	strd	r3, r3, [r0]
 8006c02:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006c06:	6083      	str	r3, [r0, #8]
 8006c08:	8181      	strh	r1, [r0, #12]
 8006c0a:	6643      	str	r3, [r0, #100]	@ 0x64
 8006c0c:	81c2      	strh	r2, [r0, #14]
 8006c0e:	6183      	str	r3, [r0, #24]
 8006c10:	4619      	mov	r1, r3
 8006c12:	2208      	movs	r2, #8
 8006c14:	305c      	adds	r0, #92	@ 0x5c
 8006c16:	f000 fa1d 	bl	8007054 <memset>
 8006c1a:	4b0d      	ldr	r3, [pc, #52]	@ (8006c50 <std+0x58>)
 8006c1c:	6263      	str	r3, [r4, #36]	@ 0x24
 8006c1e:	4b0d      	ldr	r3, [pc, #52]	@ (8006c54 <std+0x5c>)
 8006c20:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006c22:	4b0d      	ldr	r3, [pc, #52]	@ (8006c58 <std+0x60>)
 8006c24:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006c26:	4b0d      	ldr	r3, [pc, #52]	@ (8006c5c <std+0x64>)
 8006c28:	6323      	str	r3, [r4, #48]	@ 0x30
 8006c2a:	4b0d      	ldr	r3, [pc, #52]	@ (8006c60 <std+0x68>)
 8006c2c:	6224      	str	r4, [r4, #32]
 8006c2e:	429c      	cmp	r4, r3
 8006c30:	d006      	beq.n	8006c40 <std+0x48>
 8006c32:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006c36:	4294      	cmp	r4, r2
 8006c38:	d002      	beq.n	8006c40 <std+0x48>
 8006c3a:	33d0      	adds	r3, #208	@ 0xd0
 8006c3c:	429c      	cmp	r4, r3
 8006c3e:	d105      	bne.n	8006c4c <std+0x54>
 8006c40:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006c44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c48:	f000 bada 	b.w	8007200 <__retarget_lock_init_recursive>
 8006c4c:	bd10      	pop	{r4, pc}
 8006c4e:	bf00      	nop
 8006c50:	08006ea5 	.word	0x08006ea5
 8006c54:	08006ec7 	.word	0x08006ec7
 8006c58:	08006eff 	.word	0x08006eff
 8006c5c:	08006f23 	.word	0x08006f23
 8006c60:	2000147c 	.word	0x2000147c

08006c64 <stdio_exit_handler>:
 8006c64:	4a02      	ldr	r2, [pc, #8]	@ (8006c70 <stdio_exit_handler+0xc>)
 8006c66:	4903      	ldr	r1, [pc, #12]	@ (8006c74 <stdio_exit_handler+0x10>)
 8006c68:	4803      	ldr	r0, [pc, #12]	@ (8006c78 <stdio_exit_handler+0x14>)
 8006c6a:	f000 b869 	b.w	8006d40 <_fwalk_sglue>
 8006c6e:	bf00      	nop
 8006c70:	20000018 	.word	0x20000018
 8006c74:	08007ae5 	.word	0x08007ae5
 8006c78:	20000028 	.word	0x20000028

08006c7c <cleanup_stdio>:
 8006c7c:	6841      	ldr	r1, [r0, #4]
 8006c7e:	4b0c      	ldr	r3, [pc, #48]	@ (8006cb0 <cleanup_stdio+0x34>)
 8006c80:	4299      	cmp	r1, r3
 8006c82:	b510      	push	{r4, lr}
 8006c84:	4604      	mov	r4, r0
 8006c86:	d001      	beq.n	8006c8c <cleanup_stdio+0x10>
 8006c88:	f000 ff2c 	bl	8007ae4 <_fflush_r>
 8006c8c:	68a1      	ldr	r1, [r4, #8]
 8006c8e:	4b09      	ldr	r3, [pc, #36]	@ (8006cb4 <cleanup_stdio+0x38>)
 8006c90:	4299      	cmp	r1, r3
 8006c92:	d002      	beq.n	8006c9a <cleanup_stdio+0x1e>
 8006c94:	4620      	mov	r0, r4
 8006c96:	f000 ff25 	bl	8007ae4 <_fflush_r>
 8006c9a:	68e1      	ldr	r1, [r4, #12]
 8006c9c:	4b06      	ldr	r3, [pc, #24]	@ (8006cb8 <cleanup_stdio+0x3c>)
 8006c9e:	4299      	cmp	r1, r3
 8006ca0:	d004      	beq.n	8006cac <cleanup_stdio+0x30>
 8006ca2:	4620      	mov	r0, r4
 8006ca4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ca8:	f000 bf1c 	b.w	8007ae4 <_fflush_r>
 8006cac:	bd10      	pop	{r4, pc}
 8006cae:	bf00      	nop
 8006cb0:	2000147c 	.word	0x2000147c
 8006cb4:	200014e4 	.word	0x200014e4
 8006cb8:	2000154c 	.word	0x2000154c

08006cbc <global_stdio_init.part.0>:
 8006cbc:	b510      	push	{r4, lr}
 8006cbe:	4b0b      	ldr	r3, [pc, #44]	@ (8006cec <global_stdio_init.part.0+0x30>)
 8006cc0:	4c0b      	ldr	r4, [pc, #44]	@ (8006cf0 <global_stdio_init.part.0+0x34>)
 8006cc2:	4a0c      	ldr	r2, [pc, #48]	@ (8006cf4 <global_stdio_init.part.0+0x38>)
 8006cc4:	601a      	str	r2, [r3, #0]
 8006cc6:	4620      	mov	r0, r4
 8006cc8:	2200      	movs	r2, #0
 8006cca:	2104      	movs	r1, #4
 8006ccc:	f7ff ff94 	bl	8006bf8 <std>
 8006cd0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006cd4:	2201      	movs	r2, #1
 8006cd6:	2109      	movs	r1, #9
 8006cd8:	f7ff ff8e 	bl	8006bf8 <std>
 8006cdc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006ce0:	2202      	movs	r2, #2
 8006ce2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ce6:	2112      	movs	r1, #18
 8006ce8:	f7ff bf86 	b.w	8006bf8 <std>
 8006cec:	200015b4 	.word	0x200015b4
 8006cf0:	2000147c 	.word	0x2000147c
 8006cf4:	08006c65 	.word	0x08006c65

08006cf8 <__sfp_lock_acquire>:
 8006cf8:	4801      	ldr	r0, [pc, #4]	@ (8006d00 <__sfp_lock_acquire+0x8>)
 8006cfa:	f000 ba82 	b.w	8007202 <__retarget_lock_acquire_recursive>
 8006cfe:	bf00      	nop
 8006d00:	200015bd 	.word	0x200015bd

08006d04 <__sfp_lock_release>:
 8006d04:	4801      	ldr	r0, [pc, #4]	@ (8006d0c <__sfp_lock_release+0x8>)
 8006d06:	f000 ba7d 	b.w	8007204 <__retarget_lock_release_recursive>
 8006d0a:	bf00      	nop
 8006d0c:	200015bd 	.word	0x200015bd

08006d10 <__sinit>:
 8006d10:	b510      	push	{r4, lr}
 8006d12:	4604      	mov	r4, r0
 8006d14:	f7ff fff0 	bl	8006cf8 <__sfp_lock_acquire>
 8006d18:	6a23      	ldr	r3, [r4, #32]
 8006d1a:	b11b      	cbz	r3, 8006d24 <__sinit+0x14>
 8006d1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d20:	f7ff bff0 	b.w	8006d04 <__sfp_lock_release>
 8006d24:	4b04      	ldr	r3, [pc, #16]	@ (8006d38 <__sinit+0x28>)
 8006d26:	6223      	str	r3, [r4, #32]
 8006d28:	4b04      	ldr	r3, [pc, #16]	@ (8006d3c <__sinit+0x2c>)
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d1f5      	bne.n	8006d1c <__sinit+0xc>
 8006d30:	f7ff ffc4 	bl	8006cbc <global_stdio_init.part.0>
 8006d34:	e7f2      	b.n	8006d1c <__sinit+0xc>
 8006d36:	bf00      	nop
 8006d38:	08006c7d 	.word	0x08006c7d
 8006d3c:	200015b4 	.word	0x200015b4

08006d40 <_fwalk_sglue>:
 8006d40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d44:	4607      	mov	r7, r0
 8006d46:	4688      	mov	r8, r1
 8006d48:	4614      	mov	r4, r2
 8006d4a:	2600      	movs	r6, #0
 8006d4c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006d50:	f1b9 0901 	subs.w	r9, r9, #1
 8006d54:	d505      	bpl.n	8006d62 <_fwalk_sglue+0x22>
 8006d56:	6824      	ldr	r4, [r4, #0]
 8006d58:	2c00      	cmp	r4, #0
 8006d5a:	d1f7      	bne.n	8006d4c <_fwalk_sglue+0xc>
 8006d5c:	4630      	mov	r0, r6
 8006d5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d62:	89ab      	ldrh	r3, [r5, #12]
 8006d64:	2b01      	cmp	r3, #1
 8006d66:	d907      	bls.n	8006d78 <_fwalk_sglue+0x38>
 8006d68:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006d6c:	3301      	adds	r3, #1
 8006d6e:	d003      	beq.n	8006d78 <_fwalk_sglue+0x38>
 8006d70:	4629      	mov	r1, r5
 8006d72:	4638      	mov	r0, r7
 8006d74:	47c0      	blx	r8
 8006d76:	4306      	orrs	r6, r0
 8006d78:	3568      	adds	r5, #104	@ 0x68
 8006d7a:	e7e9      	b.n	8006d50 <_fwalk_sglue+0x10>

08006d7c <_puts_r>:
 8006d7c:	6a03      	ldr	r3, [r0, #32]
 8006d7e:	b570      	push	{r4, r5, r6, lr}
 8006d80:	6884      	ldr	r4, [r0, #8]
 8006d82:	4605      	mov	r5, r0
 8006d84:	460e      	mov	r6, r1
 8006d86:	b90b      	cbnz	r3, 8006d8c <_puts_r+0x10>
 8006d88:	f7ff ffc2 	bl	8006d10 <__sinit>
 8006d8c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006d8e:	07db      	lsls	r3, r3, #31
 8006d90:	d405      	bmi.n	8006d9e <_puts_r+0x22>
 8006d92:	89a3      	ldrh	r3, [r4, #12]
 8006d94:	0598      	lsls	r0, r3, #22
 8006d96:	d402      	bmi.n	8006d9e <_puts_r+0x22>
 8006d98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006d9a:	f000 fa32 	bl	8007202 <__retarget_lock_acquire_recursive>
 8006d9e:	89a3      	ldrh	r3, [r4, #12]
 8006da0:	0719      	lsls	r1, r3, #28
 8006da2:	d502      	bpl.n	8006daa <_puts_r+0x2e>
 8006da4:	6923      	ldr	r3, [r4, #16]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d135      	bne.n	8006e16 <_puts_r+0x9a>
 8006daa:	4621      	mov	r1, r4
 8006dac:	4628      	mov	r0, r5
 8006dae:	f000 f8fb 	bl	8006fa8 <__swsetup_r>
 8006db2:	b380      	cbz	r0, 8006e16 <_puts_r+0x9a>
 8006db4:	f04f 35ff 	mov.w	r5, #4294967295
 8006db8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006dba:	07da      	lsls	r2, r3, #31
 8006dbc:	d405      	bmi.n	8006dca <_puts_r+0x4e>
 8006dbe:	89a3      	ldrh	r3, [r4, #12]
 8006dc0:	059b      	lsls	r3, r3, #22
 8006dc2:	d402      	bmi.n	8006dca <_puts_r+0x4e>
 8006dc4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006dc6:	f000 fa1d 	bl	8007204 <__retarget_lock_release_recursive>
 8006dca:	4628      	mov	r0, r5
 8006dcc:	bd70      	pop	{r4, r5, r6, pc}
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	da04      	bge.n	8006ddc <_puts_r+0x60>
 8006dd2:	69a2      	ldr	r2, [r4, #24]
 8006dd4:	429a      	cmp	r2, r3
 8006dd6:	dc17      	bgt.n	8006e08 <_puts_r+0x8c>
 8006dd8:	290a      	cmp	r1, #10
 8006dda:	d015      	beq.n	8006e08 <_puts_r+0x8c>
 8006ddc:	6823      	ldr	r3, [r4, #0]
 8006dde:	1c5a      	adds	r2, r3, #1
 8006de0:	6022      	str	r2, [r4, #0]
 8006de2:	7019      	strb	r1, [r3, #0]
 8006de4:	68a3      	ldr	r3, [r4, #8]
 8006de6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006dea:	3b01      	subs	r3, #1
 8006dec:	60a3      	str	r3, [r4, #8]
 8006dee:	2900      	cmp	r1, #0
 8006df0:	d1ed      	bne.n	8006dce <_puts_r+0x52>
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	da11      	bge.n	8006e1a <_puts_r+0x9e>
 8006df6:	4622      	mov	r2, r4
 8006df8:	210a      	movs	r1, #10
 8006dfa:	4628      	mov	r0, r5
 8006dfc:	f000 f895 	bl	8006f2a <__swbuf_r>
 8006e00:	3001      	adds	r0, #1
 8006e02:	d0d7      	beq.n	8006db4 <_puts_r+0x38>
 8006e04:	250a      	movs	r5, #10
 8006e06:	e7d7      	b.n	8006db8 <_puts_r+0x3c>
 8006e08:	4622      	mov	r2, r4
 8006e0a:	4628      	mov	r0, r5
 8006e0c:	f000 f88d 	bl	8006f2a <__swbuf_r>
 8006e10:	3001      	adds	r0, #1
 8006e12:	d1e7      	bne.n	8006de4 <_puts_r+0x68>
 8006e14:	e7ce      	b.n	8006db4 <_puts_r+0x38>
 8006e16:	3e01      	subs	r6, #1
 8006e18:	e7e4      	b.n	8006de4 <_puts_r+0x68>
 8006e1a:	6823      	ldr	r3, [r4, #0]
 8006e1c:	1c5a      	adds	r2, r3, #1
 8006e1e:	6022      	str	r2, [r4, #0]
 8006e20:	220a      	movs	r2, #10
 8006e22:	701a      	strb	r2, [r3, #0]
 8006e24:	e7ee      	b.n	8006e04 <_puts_r+0x88>
	...

08006e28 <puts>:
 8006e28:	4b02      	ldr	r3, [pc, #8]	@ (8006e34 <puts+0xc>)
 8006e2a:	4601      	mov	r1, r0
 8006e2c:	6818      	ldr	r0, [r3, #0]
 8006e2e:	f7ff bfa5 	b.w	8006d7c <_puts_r>
 8006e32:	bf00      	nop
 8006e34:	20000024 	.word	0x20000024

08006e38 <sniprintf>:
 8006e38:	b40c      	push	{r2, r3}
 8006e3a:	b530      	push	{r4, r5, lr}
 8006e3c:	4b18      	ldr	r3, [pc, #96]	@ (8006ea0 <sniprintf+0x68>)
 8006e3e:	1e0c      	subs	r4, r1, #0
 8006e40:	681d      	ldr	r5, [r3, #0]
 8006e42:	b09d      	sub	sp, #116	@ 0x74
 8006e44:	da08      	bge.n	8006e58 <sniprintf+0x20>
 8006e46:	238b      	movs	r3, #139	@ 0x8b
 8006e48:	602b      	str	r3, [r5, #0]
 8006e4a:	f04f 30ff 	mov.w	r0, #4294967295
 8006e4e:	b01d      	add	sp, #116	@ 0x74
 8006e50:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006e54:	b002      	add	sp, #8
 8006e56:	4770      	bx	lr
 8006e58:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006e5c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006e60:	f04f 0300 	mov.w	r3, #0
 8006e64:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006e66:	bf14      	ite	ne
 8006e68:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006e6c:	4623      	moveq	r3, r4
 8006e6e:	9304      	str	r3, [sp, #16]
 8006e70:	9307      	str	r3, [sp, #28]
 8006e72:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006e76:	9002      	str	r0, [sp, #8]
 8006e78:	9006      	str	r0, [sp, #24]
 8006e7a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006e7e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006e80:	ab21      	add	r3, sp, #132	@ 0x84
 8006e82:	a902      	add	r1, sp, #8
 8006e84:	4628      	mov	r0, r5
 8006e86:	9301      	str	r3, [sp, #4]
 8006e88:	f000 fb20 	bl	80074cc <_svfiprintf_r>
 8006e8c:	1c43      	adds	r3, r0, #1
 8006e8e:	bfbc      	itt	lt
 8006e90:	238b      	movlt	r3, #139	@ 0x8b
 8006e92:	602b      	strlt	r3, [r5, #0]
 8006e94:	2c00      	cmp	r4, #0
 8006e96:	d0da      	beq.n	8006e4e <sniprintf+0x16>
 8006e98:	9b02      	ldr	r3, [sp, #8]
 8006e9a:	2200      	movs	r2, #0
 8006e9c:	701a      	strb	r2, [r3, #0]
 8006e9e:	e7d6      	b.n	8006e4e <sniprintf+0x16>
 8006ea0:	20000024 	.word	0x20000024

08006ea4 <__sread>:
 8006ea4:	b510      	push	{r4, lr}
 8006ea6:	460c      	mov	r4, r1
 8006ea8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006eac:	f000 f95a 	bl	8007164 <_read_r>
 8006eb0:	2800      	cmp	r0, #0
 8006eb2:	bfab      	itete	ge
 8006eb4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006eb6:	89a3      	ldrhlt	r3, [r4, #12]
 8006eb8:	181b      	addge	r3, r3, r0
 8006eba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006ebe:	bfac      	ite	ge
 8006ec0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006ec2:	81a3      	strhlt	r3, [r4, #12]
 8006ec4:	bd10      	pop	{r4, pc}

08006ec6 <__swrite>:
 8006ec6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006eca:	461f      	mov	r7, r3
 8006ecc:	898b      	ldrh	r3, [r1, #12]
 8006ece:	05db      	lsls	r3, r3, #23
 8006ed0:	4605      	mov	r5, r0
 8006ed2:	460c      	mov	r4, r1
 8006ed4:	4616      	mov	r6, r2
 8006ed6:	d505      	bpl.n	8006ee4 <__swrite+0x1e>
 8006ed8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006edc:	2302      	movs	r3, #2
 8006ede:	2200      	movs	r2, #0
 8006ee0:	f000 f92e 	bl	8007140 <_lseek_r>
 8006ee4:	89a3      	ldrh	r3, [r4, #12]
 8006ee6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006eea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006eee:	81a3      	strh	r3, [r4, #12]
 8006ef0:	4632      	mov	r2, r6
 8006ef2:	463b      	mov	r3, r7
 8006ef4:	4628      	mov	r0, r5
 8006ef6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006efa:	f000 b945 	b.w	8007188 <_write_r>

08006efe <__sseek>:
 8006efe:	b510      	push	{r4, lr}
 8006f00:	460c      	mov	r4, r1
 8006f02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f06:	f000 f91b 	bl	8007140 <_lseek_r>
 8006f0a:	1c43      	adds	r3, r0, #1
 8006f0c:	89a3      	ldrh	r3, [r4, #12]
 8006f0e:	bf15      	itete	ne
 8006f10:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006f12:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006f16:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006f1a:	81a3      	strheq	r3, [r4, #12]
 8006f1c:	bf18      	it	ne
 8006f1e:	81a3      	strhne	r3, [r4, #12]
 8006f20:	bd10      	pop	{r4, pc}

08006f22 <__sclose>:
 8006f22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f26:	f000 b89d 	b.w	8007064 <_close_r>

08006f2a <__swbuf_r>:
 8006f2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f2c:	460e      	mov	r6, r1
 8006f2e:	4614      	mov	r4, r2
 8006f30:	4605      	mov	r5, r0
 8006f32:	b118      	cbz	r0, 8006f3c <__swbuf_r+0x12>
 8006f34:	6a03      	ldr	r3, [r0, #32]
 8006f36:	b90b      	cbnz	r3, 8006f3c <__swbuf_r+0x12>
 8006f38:	f7ff feea 	bl	8006d10 <__sinit>
 8006f3c:	69a3      	ldr	r3, [r4, #24]
 8006f3e:	60a3      	str	r3, [r4, #8]
 8006f40:	89a3      	ldrh	r3, [r4, #12]
 8006f42:	071a      	lsls	r2, r3, #28
 8006f44:	d501      	bpl.n	8006f4a <__swbuf_r+0x20>
 8006f46:	6923      	ldr	r3, [r4, #16]
 8006f48:	b943      	cbnz	r3, 8006f5c <__swbuf_r+0x32>
 8006f4a:	4621      	mov	r1, r4
 8006f4c:	4628      	mov	r0, r5
 8006f4e:	f000 f82b 	bl	8006fa8 <__swsetup_r>
 8006f52:	b118      	cbz	r0, 8006f5c <__swbuf_r+0x32>
 8006f54:	f04f 37ff 	mov.w	r7, #4294967295
 8006f58:	4638      	mov	r0, r7
 8006f5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f5c:	6823      	ldr	r3, [r4, #0]
 8006f5e:	6922      	ldr	r2, [r4, #16]
 8006f60:	1a98      	subs	r0, r3, r2
 8006f62:	6963      	ldr	r3, [r4, #20]
 8006f64:	b2f6      	uxtb	r6, r6
 8006f66:	4283      	cmp	r3, r0
 8006f68:	4637      	mov	r7, r6
 8006f6a:	dc05      	bgt.n	8006f78 <__swbuf_r+0x4e>
 8006f6c:	4621      	mov	r1, r4
 8006f6e:	4628      	mov	r0, r5
 8006f70:	f000 fdb8 	bl	8007ae4 <_fflush_r>
 8006f74:	2800      	cmp	r0, #0
 8006f76:	d1ed      	bne.n	8006f54 <__swbuf_r+0x2a>
 8006f78:	68a3      	ldr	r3, [r4, #8]
 8006f7a:	3b01      	subs	r3, #1
 8006f7c:	60a3      	str	r3, [r4, #8]
 8006f7e:	6823      	ldr	r3, [r4, #0]
 8006f80:	1c5a      	adds	r2, r3, #1
 8006f82:	6022      	str	r2, [r4, #0]
 8006f84:	701e      	strb	r6, [r3, #0]
 8006f86:	6962      	ldr	r2, [r4, #20]
 8006f88:	1c43      	adds	r3, r0, #1
 8006f8a:	429a      	cmp	r2, r3
 8006f8c:	d004      	beq.n	8006f98 <__swbuf_r+0x6e>
 8006f8e:	89a3      	ldrh	r3, [r4, #12]
 8006f90:	07db      	lsls	r3, r3, #31
 8006f92:	d5e1      	bpl.n	8006f58 <__swbuf_r+0x2e>
 8006f94:	2e0a      	cmp	r6, #10
 8006f96:	d1df      	bne.n	8006f58 <__swbuf_r+0x2e>
 8006f98:	4621      	mov	r1, r4
 8006f9a:	4628      	mov	r0, r5
 8006f9c:	f000 fda2 	bl	8007ae4 <_fflush_r>
 8006fa0:	2800      	cmp	r0, #0
 8006fa2:	d0d9      	beq.n	8006f58 <__swbuf_r+0x2e>
 8006fa4:	e7d6      	b.n	8006f54 <__swbuf_r+0x2a>
	...

08006fa8 <__swsetup_r>:
 8006fa8:	b538      	push	{r3, r4, r5, lr}
 8006faa:	4b29      	ldr	r3, [pc, #164]	@ (8007050 <__swsetup_r+0xa8>)
 8006fac:	4605      	mov	r5, r0
 8006fae:	6818      	ldr	r0, [r3, #0]
 8006fb0:	460c      	mov	r4, r1
 8006fb2:	b118      	cbz	r0, 8006fbc <__swsetup_r+0x14>
 8006fb4:	6a03      	ldr	r3, [r0, #32]
 8006fb6:	b90b      	cbnz	r3, 8006fbc <__swsetup_r+0x14>
 8006fb8:	f7ff feaa 	bl	8006d10 <__sinit>
 8006fbc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006fc0:	0719      	lsls	r1, r3, #28
 8006fc2:	d422      	bmi.n	800700a <__swsetup_r+0x62>
 8006fc4:	06da      	lsls	r2, r3, #27
 8006fc6:	d407      	bmi.n	8006fd8 <__swsetup_r+0x30>
 8006fc8:	2209      	movs	r2, #9
 8006fca:	602a      	str	r2, [r5, #0]
 8006fcc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006fd0:	81a3      	strh	r3, [r4, #12]
 8006fd2:	f04f 30ff 	mov.w	r0, #4294967295
 8006fd6:	e033      	b.n	8007040 <__swsetup_r+0x98>
 8006fd8:	0758      	lsls	r0, r3, #29
 8006fda:	d512      	bpl.n	8007002 <__swsetup_r+0x5a>
 8006fdc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006fde:	b141      	cbz	r1, 8006ff2 <__swsetup_r+0x4a>
 8006fe0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006fe4:	4299      	cmp	r1, r3
 8006fe6:	d002      	beq.n	8006fee <__swsetup_r+0x46>
 8006fe8:	4628      	mov	r0, r5
 8006fea:	f000 f91b 	bl	8007224 <_free_r>
 8006fee:	2300      	movs	r3, #0
 8006ff0:	6363      	str	r3, [r4, #52]	@ 0x34
 8006ff2:	89a3      	ldrh	r3, [r4, #12]
 8006ff4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006ff8:	81a3      	strh	r3, [r4, #12]
 8006ffa:	2300      	movs	r3, #0
 8006ffc:	6063      	str	r3, [r4, #4]
 8006ffe:	6923      	ldr	r3, [r4, #16]
 8007000:	6023      	str	r3, [r4, #0]
 8007002:	89a3      	ldrh	r3, [r4, #12]
 8007004:	f043 0308 	orr.w	r3, r3, #8
 8007008:	81a3      	strh	r3, [r4, #12]
 800700a:	6923      	ldr	r3, [r4, #16]
 800700c:	b94b      	cbnz	r3, 8007022 <__swsetup_r+0x7a>
 800700e:	89a3      	ldrh	r3, [r4, #12]
 8007010:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007014:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007018:	d003      	beq.n	8007022 <__swsetup_r+0x7a>
 800701a:	4621      	mov	r1, r4
 800701c:	4628      	mov	r0, r5
 800701e:	f000 fdaf 	bl	8007b80 <__smakebuf_r>
 8007022:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007026:	f013 0201 	ands.w	r2, r3, #1
 800702a:	d00a      	beq.n	8007042 <__swsetup_r+0x9a>
 800702c:	2200      	movs	r2, #0
 800702e:	60a2      	str	r2, [r4, #8]
 8007030:	6962      	ldr	r2, [r4, #20]
 8007032:	4252      	negs	r2, r2
 8007034:	61a2      	str	r2, [r4, #24]
 8007036:	6922      	ldr	r2, [r4, #16]
 8007038:	b942      	cbnz	r2, 800704c <__swsetup_r+0xa4>
 800703a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800703e:	d1c5      	bne.n	8006fcc <__swsetup_r+0x24>
 8007040:	bd38      	pop	{r3, r4, r5, pc}
 8007042:	0799      	lsls	r1, r3, #30
 8007044:	bf58      	it	pl
 8007046:	6962      	ldrpl	r2, [r4, #20]
 8007048:	60a2      	str	r2, [r4, #8]
 800704a:	e7f4      	b.n	8007036 <__swsetup_r+0x8e>
 800704c:	2000      	movs	r0, #0
 800704e:	e7f7      	b.n	8007040 <__swsetup_r+0x98>
 8007050:	20000024 	.word	0x20000024

08007054 <memset>:
 8007054:	4402      	add	r2, r0
 8007056:	4603      	mov	r3, r0
 8007058:	4293      	cmp	r3, r2
 800705a:	d100      	bne.n	800705e <memset+0xa>
 800705c:	4770      	bx	lr
 800705e:	f803 1b01 	strb.w	r1, [r3], #1
 8007062:	e7f9      	b.n	8007058 <memset+0x4>

08007064 <_close_r>:
 8007064:	b538      	push	{r3, r4, r5, lr}
 8007066:	4d06      	ldr	r5, [pc, #24]	@ (8007080 <_close_r+0x1c>)
 8007068:	2300      	movs	r3, #0
 800706a:	4604      	mov	r4, r0
 800706c:	4608      	mov	r0, r1
 800706e:	602b      	str	r3, [r5, #0]
 8007070:	f7f9 ff01 	bl	8000e76 <_close>
 8007074:	1c43      	adds	r3, r0, #1
 8007076:	d102      	bne.n	800707e <_close_r+0x1a>
 8007078:	682b      	ldr	r3, [r5, #0]
 800707a:	b103      	cbz	r3, 800707e <_close_r+0x1a>
 800707c:	6023      	str	r3, [r4, #0]
 800707e:	bd38      	pop	{r3, r4, r5, pc}
 8007080:	200015b8 	.word	0x200015b8

08007084 <_reclaim_reent>:
 8007084:	4b2d      	ldr	r3, [pc, #180]	@ (800713c <_reclaim_reent+0xb8>)
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	4283      	cmp	r3, r0
 800708a:	b570      	push	{r4, r5, r6, lr}
 800708c:	4604      	mov	r4, r0
 800708e:	d053      	beq.n	8007138 <_reclaim_reent+0xb4>
 8007090:	69c3      	ldr	r3, [r0, #28]
 8007092:	b31b      	cbz	r3, 80070dc <_reclaim_reent+0x58>
 8007094:	68db      	ldr	r3, [r3, #12]
 8007096:	b163      	cbz	r3, 80070b2 <_reclaim_reent+0x2e>
 8007098:	2500      	movs	r5, #0
 800709a:	69e3      	ldr	r3, [r4, #28]
 800709c:	68db      	ldr	r3, [r3, #12]
 800709e:	5959      	ldr	r1, [r3, r5]
 80070a0:	b9b1      	cbnz	r1, 80070d0 <_reclaim_reent+0x4c>
 80070a2:	3504      	adds	r5, #4
 80070a4:	2d80      	cmp	r5, #128	@ 0x80
 80070a6:	d1f8      	bne.n	800709a <_reclaim_reent+0x16>
 80070a8:	69e3      	ldr	r3, [r4, #28]
 80070aa:	4620      	mov	r0, r4
 80070ac:	68d9      	ldr	r1, [r3, #12]
 80070ae:	f000 f8b9 	bl	8007224 <_free_r>
 80070b2:	69e3      	ldr	r3, [r4, #28]
 80070b4:	6819      	ldr	r1, [r3, #0]
 80070b6:	b111      	cbz	r1, 80070be <_reclaim_reent+0x3a>
 80070b8:	4620      	mov	r0, r4
 80070ba:	f000 f8b3 	bl	8007224 <_free_r>
 80070be:	69e3      	ldr	r3, [r4, #28]
 80070c0:	689d      	ldr	r5, [r3, #8]
 80070c2:	b15d      	cbz	r5, 80070dc <_reclaim_reent+0x58>
 80070c4:	4629      	mov	r1, r5
 80070c6:	4620      	mov	r0, r4
 80070c8:	682d      	ldr	r5, [r5, #0]
 80070ca:	f000 f8ab 	bl	8007224 <_free_r>
 80070ce:	e7f8      	b.n	80070c2 <_reclaim_reent+0x3e>
 80070d0:	680e      	ldr	r6, [r1, #0]
 80070d2:	4620      	mov	r0, r4
 80070d4:	f000 f8a6 	bl	8007224 <_free_r>
 80070d8:	4631      	mov	r1, r6
 80070da:	e7e1      	b.n	80070a0 <_reclaim_reent+0x1c>
 80070dc:	6961      	ldr	r1, [r4, #20]
 80070de:	b111      	cbz	r1, 80070e6 <_reclaim_reent+0x62>
 80070e0:	4620      	mov	r0, r4
 80070e2:	f000 f89f 	bl	8007224 <_free_r>
 80070e6:	69e1      	ldr	r1, [r4, #28]
 80070e8:	b111      	cbz	r1, 80070f0 <_reclaim_reent+0x6c>
 80070ea:	4620      	mov	r0, r4
 80070ec:	f000 f89a 	bl	8007224 <_free_r>
 80070f0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80070f2:	b111      	cbz	r1, 80070fa <_reclaim_reent+0x76>
 80070f4:	4620      	mov	r0, r4
 80070f6:	f000 f895 	bl	8007224 <_free_r>
 80070fa:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80070fc:	b111      	cbz	r1, 8007104 <_reclaim_reent+0x80>
 80070fe:	4620      	mov	r0, r4
 8007100:	f000 f890 	bl	8007224 <_free_r>
 8007104:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8007106:	b111      	cbz	r1, 800710e <_reclaim_reent+0x8a>
 8007108:	4620      	mov	r0, r4
 800710a:	f000 f88b 	bl	8007224 <_free_r>
 800710e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8007110:	b111      	cbz	r1, 8007118 <_reclaim_reent+0x94>
 8007112:	4620      	mov	r0, r4
 8007114:	f000 f886 	bl	8007224 <_free_r>
 8007118:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800711a:	b111      	cbz	r1, 8007122 <_reclaim_reent+0x9e>
 800711c:	4620      	mov	r0, r4
 800711e:	f000 f881 	bl	8007224 <_free_r>
 8007122:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007124:	b111      	cbz	r1, 800712c <_reclaim_reent+0xa8>
 8007126:	4620      	mov	r0, r4
 8007128:	f000 f87c 	bl	8007224 <_free_r>
 800712c:	6a23      	ldr	r3, [r4, #32]
 800712e:	b11b      	cbz	r3, 8007138 <_reclaim_reent+0xb4>
 8007130:	4620      	mov	r0, r4
 8007132:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007136:	4718      	bx	r3
 8007138:	bd70      	pop	{r4, r5, r6, pc}
 800713a:	bf00      	nop
 800713c:	20000024 	.word	0x20000024

08007140 <_lseek_r>:
 8007140:	b538      	push	{r3, r4, r5, lr}
 8007142:	4d07      	ldr	r5, [pc, #28]	@ (8007160 <_lseek_r+0x20>)
 8007144:	4604      	mov	r4, r0
 8007146:	4608      	mov	r0, r1
 8007148:	4611      	mov	r1, r2
 800714a:	2200      	movs	r2, #0
 800714c:	602a      	str	r2, [r5, #0]
 800714e:	461a      	mov	r2, r3
 8007150:	f7f9 feb8 	bl	8000ec4 <_lseek>
 8007154:	1c43      	adds	r3, r0, #1
 8007156:	d102      	bne.n	800715e <_lseek_r+0x1e>
 8007158:	682b      	ldr	r3, [r5, #0]
 800715a:	b103      	cbz	r3, 800715e <_lseek_r+0x1e>
 800715c:	6023      	str	r3, [r4, #0]
 800715e:	bd38      	pop	{r3, r4, r5, pc}
 8007160:	200015b8 	.word	0x200015b8

08007164 <_read_r>:
 8007164:	b538      	push	{r3, r4, r5, lr}
 8007166:	4d07      	ldr	r5, [pc, #28]	@ (8007184 <_read_r+0x20>)
 8007168:	4604      	mov	r4, r0
 800716a:	4608      	mov	r0, r1
 800716c:	4611      	mov	r1, r2
 800716e:	2200      	movs	r2, #0
 8007170:	602a      	str	r2, [r5, #0]
 8007172:	461a      	mov	r2, r3
 8007174:	f7f9 fe46 	bl	8000e04 <_read>
 8007178:	1c43      	adds	r3, r0, #1
 800717a:	d102      	bne.n	8007182 <_read_r+0x1e>
 800717c:	682b      	ldr	r3, [r5, #0]
 800717e:	b103      	cbz	r3, 8007182 <_read_r+0x1e>
 8007180:	6023      	str	r3, [r4, #0]
 8007182:	bd38      	pop	{r3, r4, r5, pc}
 8007184:	200015b8 	.word	0x200015b8

08007188 <_write_r>:
 8007188:	b538      	push	{r3, r4, r5, lr}
 800718a:	4d07      	ldr	r5, [pc, #28]	@ (80071a8 <_write_r+0x20>)
 800718c:	4604      	mov	r4, r0
 800718e:	4608      	mov	r0, r1
 8007190:	4611      	mov	r1, r2
 8007192:	2200      	movs	r2, #0
 8007194:	602a      	str	r2, [r5, #0]
 8007196:	461a      	mov	r2, r3
 8007198:	f7f9 fe51 	bl	8000e3e <_write>
 800719c:	1c43      	adds	r3, r0, #1
 800719e:	d102      	bne.n	80071a6 <_write_r+0x1e>
 80071a0:	682b      	ldr	r3, [r5, #0]
 80071a2:	b103      	cbz	r3, 80071a6 <_write_r+0x1e>
 80071a4:	6023      	str	r3, [r4, #0]
 80071a6:	bd38      	pop	{r3, r4, r5, pc}
 80071a8:	200015b8 	.word	0x200015b8

080071ac <__errno>:
 80071ac:	4b01      	ldr	r3, [pc, #4]	@ (80071b4 <__errno+0x8>)
 80071ae:	6818      	ldr	r0, [r3, #0]
 80071b0:	4770      	bx	lr
 80071b2:	bf00      	nop
 80071b4:	20000024 	.word	0x20000024

080071b8 <__libc_init_array>:
 80071b8:	b570      	push	{r4, r5, r6, lr}
 80071ba:	4d0d      	ldr	r5, [pc, #52]	@ (80071f0 <__libc_init_array+0x38>)
 80071bc:	4c0d      	ldr	r4, [pc, #52]	@ (80071f4 <__libc_init_array+0x3c>)
 80071be:	1b64      	subs	r4, r4, r5
 80071c0:	10a4      	asrs	r4, r4, #2
 80071c2:	2600      	movs	r6, #0
 80071c4:	42a6      	cmp	r6, r4
 80071c6:	d109      	bne.n	80071dc <__libc_init_array+0x24>
 80071c8:	4d0b      	ldr	r5, [pc, #44]	@ (80071f8 <__libc_init_array+0x40>)
 80071ca:	4c0c      	ldr	r4, [pc, #48]	@ (80071fc <__libc_init_array+0x44>)
 80071cc:	f000 fd96 	bl	8007cfc <_init>
 80071d0:	1b64      	subs	r4, r4, r5
 80071d2:	10a4      	asrs	r4, r4, #2
 80071d4:	2600      	movs	r6, #0
 80071d6:	42a6      	cmp	r6, r4
 80071d8:	d105      	bne.n	80071e6 <__libc_init_array+0x2e>
 80071da:	bd70      	pop	{r4, r5, r6, pc}
 80071dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80071e0:	4798      	blx	r3
 80071e2:	3601      	adds	r6, #1
 80071e4:	e7ee      	b.n	80071c4 <__libc_init_array+0xc>
 80071e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80071ea:	4798      	blx	r3
 80071ec:	3601      	adds	r6, #1
 80071ee:	e7f2      	b.n	80071d6 <__libc_init_array+0x1e>
 80071f0:	08007e70 	.word	0x08007e70
 80071f4:	08007e70 	.word	0x08007e70
 80071f8:	08007e70 	.word	0x08007e70
 80071fc:	08007e74 	.word	0x08007e74

08007200 <__retarget_lock_init_recursive>:
 8007200:	4770      	bx	lr

08007202 <__retarget_lock_acquire_recursive>:
 8007202:	4770      	bx	lr

08007204 <__retarget_lock_release_recursive>:
 8007204:	4770      	bx	lr

08007206 <memcpy>:
 8007206:	440a      	add	r2, r1
 8007208:	4291      	cmp	r1, r2
 800720a:	f100 33ff 	add.w	r3, r0, #4294967295
 800720e:	d100      	bne.n	8007212 <memcpy+0xc>
 8007210:	4770      	bx	lr
 8007212:	b510      	push	{r4, lr}
 8007214:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007218:	f803 4f01 	strb.w	r4, [r3, #1]!
 800721c:	4291      	cmp	r1, r2
 800721e:	d1f9      	bne.n	8007214 <memcpy+0xe>
 8007220:	bd10      	pop	{r4, pc}
	...

08007224 <_free_r>:
 8007224:	b538      	push	{r3, r4, r5, lr}
 8007226:	4605      	mov	r5, r0
 8007228:	2900      	cmp	r1, #0
 800722a:	d041      	beq.n	80072b0 <_free_r+0x8c>
 800722c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007230:	1f0c      	subs	r4, r1, #4
 8007232:	2b00      	cmp	r3, #0
 8007234:	bfb8      	it	lt
 8007236:	18e4      	addlt	r4, r4, r3
 8007238:	f000 f8e0 	bl	80073fc <__malloc_lock>
 800723c:	4a1d      	ldr	r2, [pc, #116]	@ (80072b4 <_free_r+0x90>)
 800723e:	6813      	ldr	r3, [r2, #0]
 8007240:	b933      	cbnz	r3, 8007250 <_free_r+0x2c>
 8007242:	6063      	str	r3, [r4, #4]
 8007244:	6014      	str	r4, [r2, #0]
 8007246:	4628      	mov	r0, r5
 8007248:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800724c:	f000 b8dc 	b.w	8007408 <__malloc_unlock>
 8007250:	42a3      	cmp	r3, r4
 8007252:	d908      	bls.n	8007266 <_free_r+0x42>
 8007254:	6820      	ldr	r0, [r4, #0]
 8007256:	1821      	adds	r1, r4, r0
 8007258:	428b      	cmp	r3, r1
 800725a:	bf01      	itttt	eq
 800725c:	6819      	ldreq	r1, [r3, #0]
 800725e:	685b      	ldreq	r3, [r3, #4]
 8007260:	1809      	addeq	r1, r1, r0
 8007262:	6021      	streq	r1, [r4, #0]
 8007264:	e7ed      	b.n	8007242 <_free_r+0x1e>
 8007266:	461a      	mov	r2, r3
 8007268:	685b      	ldr	r3, [r3, #4]
 800726a:	b10b      	cbz	r3, 8007270 <_free_r+0x4c>
 800726c:	42a3      	cmp	r3, r4
 800726e:	d9fa      	bls.n	8007266 <_free_r+0x42>
 8007270:	6811      	ldr	r1, [r2, #0]
 8007272:	1850      	adds	r0, r2, r1
 8007274:	42a0      	cmp	r0, r4
 8007276:	d10b      	bne.n	8007290 <_free_r+0x6c>
 8007278:	6820      	ldr	r0, [r4, #0]
 800727a:	4401      	add	r1, r0
 800727c:	1850      	adds	r0, r2, r1
 800727e:	4283      	cmp	r3, r0
 8007280:	6011      	str	r1, [r2, #0]
 8007282:	d1e0      	bne.n	8007246 <_free_r+0x22>
 8007284:	6818      	ldr	r0, [r3, #0]
 8007286:	685b      	ldr	r3, [r3, #4]
 8007288:	6053      	str	r3, [r2, #4]
 800728a:	4408      	add	r0, r1
 800728c:	6010      	str	r0, [r2, #0]
 800728e:	e7da      	b.n	8007246 <_free_r+0x22>
 8007290:	d902      	bls.n	8007298 <_free_r+0x74>
 8007292:	230c      	movs	r3, #12
 8007294:	602b      	str	r3, [r5, #0]
 8007296:	e7d6      	b.n	8007246 <_free_r+0x22>
 8007298:	6820      	ldr	r0, [r4, #0]
 800729a:	1821      	adds	r1, r4, r0
 800729c:	428b      	cmp	r3, r1
 800729e:	bf04      	itt	eq
 80072a0:	6819      	ldreq	r1, [r3, #0]
 80072a2:	685b      	ldreq	r3, [r3, #4]
 80072a4:	6063      	str	r3, [r4, #4]
 80072a6:	bf04      	itt	eq
 80072a8:	1809      	addeq	r1, r1, r0
 80072aa:	6021      	streq	r1, [r4, #0]
 80072ac:	6054      	str	r4, [r2, #4]
 80072ae:	e7ca      	b.n	8007246 <_free_r+0x22>
 80072b0:	bd38      	pop	{r3, r4, r5, pc}
 80072b2:	bf00      	nop
 80072b4:	200015c4 	.word	0x200015c4

080072b8 <sbrk_aligned>:
 80072b8:	b570      	push	{r4, r5, r6, lr}
 80072ba:	4e0f      	ldr	r6, [pc, #60]	@ (80072f8 <sbrk_aligned+0x40>)
 80072bc:	460c      	mov	r4, r1
 80072be:	6831      	ldr	r1, [r6, #0]
 80072c0:	4605      	mov	r5, r0
 80072c2:	b911      	cbnz	r1, 80072ca <sbrk_aligned+0x12>
 80072c4:	f000 fcd4 	bl	8007c70 <_sbrk_r>
 80072c8:	6030      	str	r0, [r6, #0]
 80072ca:	4621      	mov	r1, r4
 80072cc:	4628      	mov	r0, r5
 80072ce:	f000 fccf 	bl	8007c70 <_sbrk_r>
 80072d2:	1c43      	adds	r3, r0, #1
 80072d4:	d103      	bne.n	80072de <sbrk_aligned+0x26>
 80072d6:	f04f 34ff 	mov.w	r4, #4294967295
 80072da:	4620      	mov	r0, r4
 80072dc:	bd70      	pop	{r4, r5, r6, pc}
 80072de:	1cc4      	adds	r4, r0, #3
 80072e0:	f024 0403 	bic.w	r4, r4, #3
 80072e4:	42a0      	cmp	r0, r4
 80072e6:	d0f8      	beq.n	80072da <sbrk_aligned+0x22>
 80072e8:	1a21      	subs	r1, r4, r0
 80072ea:	4628      	mov	r0, r5
 80072ec:	f000 fcc0 	bl	8007c70 <_sbrk_r>
 80072f0:	3001      	adds	r0, #1
 80072f2:	d1f2      	bne.n	80072da <sbrk_aligned+0x22>
 80072f4:	e7ef      	b.n	80072d6 <sbrk_aligned+0x1e>
 80072f6:	bf00      	nop
 80072f8:	200015c0 	.word	0x200015c0

080072fc <_malloc_r>:
 80072fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007300:	1ccd      	adds	r5, r1, #3
 8007302:	f025 0503 	bic.w	r5, r5, #3
 8007306:	3508      	adds	r5, #8
 8007308:	2d0c      	cmp	r5, #12
 800730a:	bf38      	it	cc
 800730c:	250c      	movcc	r5, #12
 800730e:	2d00      	cmp	r5, #0
 8007310:	4606      	mov	r6, r0
 8007312:	db01      	blt.n	8007318 <_malloc_r+0x1c>
 8007314:	42a9      	cmp	r1, r5
 8007316:	d904      	bls.n	8007322 <_malloc_r+0x26>
 8007318:	230c      	movs	r3, #12
 800731a:	6033      	str	r3, [r6, #0]
 800731c:	2000      	movs	r0, #0
 800731e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007322:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80073f8 <_malloc_r+0xfc>
 8007326:	f000 f869 	bl	80073fc <__malloc_lock>
 800732a:	f8d8 3000 	ldr.w	r3, [r8]
 800732e:	461c      	mov	r4, r3
 8007330:	bb44      	cbnz	r4, 8007384 <_malloc_r+0x88>
 8007332:	4629      	mov	r1, r5
 8007334:	4630      	mov	r0, r6
 8007336:	f7ff ffbf 	bl	80072b8 <sbrk_aligned>
 800733a:	1c43      	adds	r3, r0, #1
 800733c:	4604      	mov	r4, r0
 800733e:	d158      	bne.n	80073f2 <_malloc_r+0xf6>
 8007340:	f8d8 4000 	ldr.w	r4, [r8]
 8007344:	4627      	mov	r7, r4
 8007346:	2f00      	cmp	r7, #0
 8007348:	d143      	bne.n	80073d2 <_malloc_r+0xd6>
 800734a:	2c00      	cmp	r4, #0
 800734c:	d04b      	beq.n	80073e6 <_malloc_r+0xea>
 800734e:	6823      	ldr	r3, [r4, #0]
 8007350:	4639      	mov	r1, r7
 8007352:	4630      	mov	r0, r6
 8007354:	eb04 0903 	add.w	r9, r4, r3
 8007358:	f000 fc8a 	bl	8007c70 <_sbrk_r>
 800735c:	4581      	cmp	r9, r0
 800735e:	d142      	bne.n	80073e6 <_malloc_r+0xea>
 8007360:	6821      	ldr	r1, [r4, #0]
 8007362:	1a6d      	subs	r5, r5, r1
 8007364:	4629      	mov	r1, r5
 8007366:	4630      	mov	r0, r6
 8007368:	f7ff ffa6 	bl	80072b8 <sbrk_aligned>
 800736c:	3001      	adds	r0, #1
 800736e:	d03a      	beq.n	80073e6 <_malloc_r+0xea>
 8007370:	6823      	ldr	r3, [r4, #0]
 8007372:	442b      	add	r3, r5
 8007374:	6023      	str	r3, [r4, #0]
 8007376:	f8d8 3000 	ldr.w	r3, [r8]
 800737a:	685a      	ldr	r2, [r3, #4]
 800737c:	bb62      	cbnz	r2, 80073d8 <_malloc_r+0xdc>
 800737e:	f8c8 7000 	str.w	r7, [r8]
 8007382:	e00f      	b.n	80073a4 <_malloc_r+0xa8>
 8007384:	6822      	ldr	r2, [r4, #0]
 8007386:	1b52      	subs	r2, r2, r5
 8007388:	d420      	bmi.n	80073cc <_malloc_r+0xd0>
 800738a:	2a0b      	cmp	r2, #11
 800738c:	d917      	bls.n	80073be <_malloc_r+0xc2>
 800738e:	1961      	adds	r1, r4, r5
 8007390:	42a3      	cmp	r3, r4
 8007392:	6025      	str	r5, [r4, #0]
 8007394:	bf18      	it	ne
 8007396:	6059      	strne	r1, [r3, #4]
 8007398:	6863      	ldr	r3, [r4, #4]
 800739a:	bf08      	it	eq
 800739c:	f8c8 1000 	streq.w	r1, [r8]
 80073a0:	5162      	str	r2, [r4, r5]
 80073a2:	604b      	str	r3, [r1, #4]
 80073a4:	4630      	mov	r0, r6
 80073a6:	f000 f82f 	bl	8007408 <__malloc_unlock>
 80073aa:	f104 000b 	add.w	r0, r4, #11
 80073ae:	1d23      	adds	r3, r4, #4
 80073b0:	f020 0007 	bic.w	r0, r0, #7
 80073b4:	1ac2      	subs	r2, r0, r3
 80073b6:	bf1c      	itt	ne
 80073b8:	1a1b      	subne	r3, r3, r0
 80073ba:	50a3      	strne	r3, [r4, r2]
 80073bc:	e7af      	b.n	800731e <_malloc_r+0x22>
 80073be:	6862      	ldr	r2, [r4, #4]
 80073c0:	42a3      	cmp	r3, r4
 80073c2:	bf0c      	ite	eq
 80073c4:	f8c8 2000 	streq.w	r2, [r8]
 80073c8:	605a      	strne	r2, [r3, #4]
 80073ca:	e7eb      	b.n	80073a4 <_malloc_r+0xa8>
 80073cc:	4623      	mov	r3, r4
 80073ce:	6864      	ldr	r4, [r4, #4]
 80073d0:	e7ae      	b.n	8007330 <_malloc_r+0x34>
 80073d2:	463c      	mov	r4, r7
 80073d4:	687f      	ldr	r7, [r7, #4]
 80073d6:	e7b6      	b.n	8007346 <_malloc_r+0x4a>
 80073d8:	461a      	mov	r2, r3
 80073da:	685b      	ldr	r3, [r3, #4]
 80073dc:	42a3      	cmp	r3, r4
 80073de:	d1fb      	bne.n	80073d8 <_malloc_r+0xdc>
 80073e0:	2300      	movs	r3, #0
 80073e2:	6053      	str	r3, [r2, #4]
 80073e4:	e7de      	b.n	80073a4 <_malloc_r+0xa8>
 80073e6:	230c      	movs	r3, #12
 80073e8:	6033      	str	r3, [r6, #0]
 80073ea:	4630      	mov	r0, r6
 80073ec:	f000 f80c 	bl	8007408 <__malloc_unlock>
 80073f0:	e794      	b.n	800731c <_malloc_r+0x20>
 80073f2:	6005      	str	r5, [r0, #0]
 80073f4:	e7d6      	b.n	80073a4 <_malloc_r+0xa8>
 80073f6:	bf00      	nop
 80073f8:	200015c4 	.word	0x200015c4

080073fc <__malloc_lock>:
 80073fc:	4801      	ldr	r0, [pc, #4]	@ (8007404 <__malloc_lock+0x8>)
 80073fe:	f7ff bf00 	b.w	8007202 <__retarget_lock_acquire_recursive>
 8007402:	bf00      	nop
 8007404:	200015bc 	.word	0x200015bc

08007408 <__malloc_unlock>:
 8007408:	4801      	ldr	r0, [pc, #4]	@ (8007410 <__malloc_unlock+0x8>)
 800740a:	f7ff befb 	b.w	8007204 <__retarget_lock_release_recursive>
 800740e:	bf00      	nop
 8007410:	200015bc 	.word	0x200015bc

08007414 <__ssputs_r>:
 8007414:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007418:	688e      	ldr	r6, [r1, #8]
 800741a:	461f      	mov	r7, r3
 800741c:	42be      	cmp	r6, r7
 800741e:	680b      	ldr	r3, [r1, #0]
 8007420:	4682      	mov	sl, r0
 8007422:	460c      	mov	r4, r1
 8007424:	4690      	mov	r8, r2
 8007426:	d82d      	bhi.n	8007484 <__ssputs_r+0x70>
 8007428:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800742c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007430:	d026      	beq.n	8007480 <__ssputs_r+0x6c>
 8007432:	6965      	ldr	r5, [r4, #20]
 8007434:	6909      	ldr	r1, [r1, #16]
 8007436:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800743a:	eba3 0901 	sub.w	r9, r3, r1
 800743e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007442:	1c7b      	adds	r3, r7, #1
 8007444:	444b      	add	r3, r9
 8007446:	106d      	asrs	r5, r5, #1
 8007448:	429d      	cmp	r5, r3
 800744a:	bf38      	it	cc
 800744c:	461d      	movcc	r5, r3
 800744e:	0553      	lsls	r3, r2, #21
 8007450:	d527      	bpl.n	80074a2 <__ssputs_r+0x8e>
 8007452:	4629      	mov	r1, r5
 8007454:	f7ff ff52 	bl	80072fc <_malloc_r>
 8007458:	4606      	mov	r6, r0
 800745a:	b360      	cbz	r0, 80074b6 <__ssputs_r+0xa2>
 800745c:	6921      	ldr	r1, [r4, #16]
 800745e:	464a      	mov	r2, r9
 8007460:	f7ff fed1 	bl	8007206 <memcpy>
 8007464:	89a3      	ldrh	r3, [r4, #12]
 8007466:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800746a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800746e:	81a3      	strh	r3, [r4, #12]
 8007470:	6126      	str	r6, [r4, #16]
 8007472:	6165      	str	r5, [r4, #20]
 8007474:	444e      	add	r6, r9
 8007476:	eba5 0509 	sub.w	r5, r5, r9
 800747a:	6026      	str	r6, [r4, #0]
 800747c:	60a5      	str	r5, [r4, #8]
 800747e:	463e      	mov	r6, r7
 8007480:	42be      	cmp	r6, r7
 8007482:	d900      	bls.n	8007486 <__ssputs_r+0x72>
 8007484:	463e      	mov	r6, r7
 8007486:	6820      	ldr	r0, [r4, #0]
 8007488:	4632      	mov	r2, r6
 800748a:	4641      	mov	r1, r8
 800748c:	f000 fbb4 	bl	8007bf8 <memmove>
 8007490:	68a3      	ldr	r3, [r4, #8]
 8007492:	1b9b      	subs	r3, r3, r6
 8007494:	60a3      	str	r3, [r4, #8]
 8007496:	6823      	ldr	r3, [r4, #0]
 8007498:	4433      	add	r3, r6
 800749a:	6023      	str	r3, [r4, #0]
 800749c:	2000      	movs	r0, #0
 800749e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074a2:	462a      	mov	r2, r5
 80074a4:	f000 fbf4 	bl	8007c90 <_realloc_r>
 80074a8:	4606      	mov	r6, r0
 80074aa:	2800      	cmp	r0, #0
 80074ac:	d1e0      	bne.n	8007470 <__ssputs_r+0x5c>
 80074ae:	6921      	ldr	r1, [r4, #16]
 80074b0:	4650      	mov	r0, sl
 80074b2:	f7ff feb7 	bl	8007224 <_free_r>
 80074b6:	230c      	movs	r3, #12
 80074b8:	f8ca 3000 	str.w	r3, [sl]
 80074bc:	89a3      	ldrh	r3, [r4, #12]
 80074be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80074c2:	81a3      	strh	r3, [r4, #12]
 80074c4:	f04f 30ff 	mov.w	r0, #4294967295
 80074c8:	e7e9      	b.n	800749e <__ssputs_r+0x8a>
	...

080074cc <_svfiprintf_r>:
 80074cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074d0:	4698      	mov	r8, r3
 80074d2:	898b      	ldrh	r3, [r1, #12]
 80074d4:	061b      	lsls	r3, r3, #24
 80074d6:	b09d      	sub	sp, #116	@ 0x74
 80074d8:	4607      	mov	r7, r0
 80074da:	460d      	mov	r5, r1
 80074dc:	4614      	mov	r4, r2
 80074de:	d510      	bpl.n	8007502 <_svfiprintf_r+0x36>
 80074e0:	690b      	ldr	r3, [r1, #16]
 80074e2:	b973      	cbnz	r3, 8007502 <_svfiprintf_r+0x36>
 80074e4:	2140      	movs	r1, #64	@ 0x40
 80074e6:	f7ff ff09 	bl	80072fc <_malloc_r>
 80074ea:	6028      	str	r0, [r5, #0]
 80074ec:	6128      	str	r0, [r5, #16]
 80074ee:	b930      	cbnz	r0, 80074fe <_svfiprintf_r+0x32>
 80074f0:	230c      	movs	r3, #12
 80074f2:	603b      	str	r3, [r7, #0]
 80074f4:	f04f 30ff 	mov.w	r0, #4294967295
 80074f8:	b01d      	add	sp, #116	@ 0x74
 80074fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074fe:	2340      	movs	r3, #64	@ 0x40
 8007500:	616b      	str	r3, [r5, #20]
 8007502:	2300      	movs	r3, #0
 8007504:	9309      	str	r3, [sp, #36]	@ 0x24
 8007506:	2320      	movs	r3, #32
 8007508:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800750c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007510:	2330      	movs	r3, #48	@ 0x30
 8007512:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80076b0 <_svfiprintf_r+0x1e4>
 8007516:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800751a:	f04f 0901 	mov.w	r9, #1
 800751e:	4623      	mov	r3, r4
 8007520:	469a      	mov	sl, r3
 8007522:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007526:	b10a      	cbz	r2, 800752c <_svfiprintf_r+0x60>
 8007528:	2a25      	cmp	r2, #37	@ 0x25
 800752a:	d1f9      	bne.n	8007520 <_svfiprintf_r+0x54>
 800752c:	ebba 0b04 	subs.w	fp, sl, r4
 8007530:	d00b      	beq.n	800754a <_svfiprintf_r+0x7e>
 8007532:	465b      	mov	r3, fp
 8007534:	4622      	mov	r2, r4
 8007536:	4629      	mov	r1, r5
 8007538:	4638      	mov	r0, r7
 800753a:	f7ff ff6b 	bl	8007414 <__ssputs_r>
 800753e:	3001      	adds	r0, #1
 8007540:	f000 80a7 	beq.w	8007692 <_svfiprintf_r+0x1c6>
 8007544:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007546:	445a      	add	r2, fp
 8007548:	9209      	str	r2, [sp, #36]	@ 0x24
 800754a:	f89a 3000 	ldrb.w	r3, [sl]
 800754e:	2b00      	cmp	r3, #0
 8007550:	f000 809f 	beq.w	8007692 <_svfiprintf_r+0x1c6>
 8007554:	2300      	movs	r3, #0
 8007556:	f04f 32ff 	mov.w	r2, #4294967295
 800755a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800755e:	f10a 0a01 	add.w	sl, sl, #1
 8007562:	9304      	str	r3, [sp, #16]
 8007564:	9307      	str	r3, [sp, #28]
 8007566:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800756a:	931a      	str	r3, [sp, #104]	@ 0x68
 800756c:	4654      	mov	r4, sl
 800756e:	2205      	movs	r2, #5
 8007570:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007574:	484e      	ldr	r0, [pc, #312]	@ (80076b0 <_svfiprintf_r+0x1e4>)
 8007576:	f7f8 fe2b 	bl	80001d0 <memchr>
 800757a:	9a04      	ldr	r2, [sp, #16]
 800757c:	b9d8      	cbnz	r0, 80075b6 <_svfiprintf_r+0xea>
 800757e:	06d0      	lsls	r0, r2, #27
 8007580:	bf44      	itt	mi
 8007582:	2320      	movmi	r3, #32
 8007584:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007588:	0711      	lsls	r1, r2, #28
 800758a:	bf44      	itt	mi
 800758c:	232b      	movmi	r3, #43	@ 0x2b
 800758e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007592:	f89a 3000 	ldrb.w	r3, [sl]
 8007596:	2b2a      	cmp	r3, #42	@ 0x2a
 8007598:	d015      	beq.n	80075c6 <_svfiprintf_r+0xfa>
 800759a:	9a07      	ldr	r2, [sp, #28]
 800759c:	4654      	mov	r4, sl
 800759e:	2000      	movs	r0, #0
 80075a0:	f04f 0c0a 	mov.w	ip, #10
 80075a4:	4621      	mov	r1, r4
 80075a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80075aa:	3b30      	subs	r3, #48	@ 0x30
 80075ac:	2b09      	cmp	r3, #9
 80075ae:	d94b      	bls.n	8007648 <_svfiprintf_r+0x17c>
 80075b0:	b1b0      	cbz	r0, 80075e0 <_svfiprintf_r+0x114>
 80075b2:	9207      	str	r2, [sp, #28]
 80075b4:	e014      	b.n	80075e0 <_svfiprintf_r+0x114>
 80075b6:	eba0 0308 	sub.w	r3, r0, r8
 80075ba:	fa09 f303 	lsl.w	r3, r9, r3
 80075be:	4313      	orrs	r3, r2
 80075c0:	9304      	str	r3, [sp, #16]
 80075c2:	46a2      	mov	sl, r4
 80075c4:	e7d2      	b.n	800756c <_svfiprintf_r+0xa0>
 80075c6:	9b03      	ldr	r3, [sp, #12]
 80075c8:	1d19      	adds	r1, r3, #4
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	9103      	str	r1, [sp, #12]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	bfbb      	ittet	lt
 80075d2:	425b      	neglt	r3, r3
 80075d4:	f042 0202 	orrlt.w	r2, r2, #2
 80075d8:	9307      	strge	r3, [sp, #28]
 80075da:	9307      	strlt	r3, [sp, #28]
 80075dc:	bfb8      	it	lt
 80075de:	9204      	strlt	r2, [sp, #16]
 80075e0:	7823      	ldrb	r3, [r4, #0]
 80075e2:	2b2e      	cmp	r3, #46	@ 0x2e
 80075e4:	d10a      	bne.n	80075fc <_svfiprintf_r+0x130>
 80075e6:	7863      	ldrb	r3, [r4, #1]
 80075e8:	2b2a      	cmp	r3, #42	@ 0x2a
 80075ea:	d132      	bne.n	8007652 <_svfiprintf_r+0x186>
 80075ec:	9b03      	ldr	r3, [sp, #12]
 80075ee:	1d1a      	adds	r2, r3, #4
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	9203      	str	r2, [sp, #12]
 80075f4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80075f8:	3402      	adds	r4, #2
 80075fa:	9305      	str	r3, [sp, #20]
 80075fc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80076c0 <_svfiprintf_r+0x1f4>
 8007600:	7821      	ldrb	r1, [r4, #0]
 8007602:	2203      	movs	r2, #3
 8007604:	4650      	mov	r0, sl
 8007606:	f7f8 fde3 	bl	80001d0 <memchr>
 800760a:	b138      	cbz	r0, 800761c <_svfiprintf_r+0x150>
 800760c:	9b04      	ldr	r3, [sp, #16]
 800760e:	eba0 000a 	sub.w	r0, r0, sl
 8007612:	2240      	movs	r2, #64	@ 0x40
 8007614:	4082      	lsls	r2, r0
 8007616:	4313      	orrs	r3, r2
 8007618:	3401      	adds	r4, #1
 800761a:	9304      	str	r3, [sp, #16]
 800761c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007620:	4824      	ldr	r0, [pc, #144]	@ (80076b4 <_svfiprintf_r+0x1e8>)
 8007622:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007626:	2206      	movs	r2, #6
 8007628:	f7f8 fdd2 	bl	80001d0 <memchr>
 800762c:	2800      	cmp	r0, #0
 800762e:	d036      	beq.n	800769e <_svfiprintf_r+0x1d2>
 8007630:	4b21      	ldr	r3, [pc, #132]	@ (80076b8 <_svfiprintf_r+0x1ec>)
 8007632:	bb1b      	cbnz	r3, 800767c <_svfiprintf_r+0x1b0>
 8007634:	9b03      	ldr	r3, [sp, #12]
 8007636:	3307      	adds	r3, #7
 8007638:	f023 0307 	bic.w	r3, r3, #7
 800763c:	3308      	adds	r3, #8
 800763e:	9303      	str	r3, [sp, #12]
 8007640:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007642:	4433      	add	r3, r6
 8007644:	9309      	str	r3, [sp, #36]	@ 0x24
 8007646:	e76a      	b.n	800751e <_svfiprintf_r+0x52>
 8007648:	fb0c 3202 	mla	r2, ip, r2, r3
 800764c:	460c      	mov	r4, r1
 800764e:	2001      	movs	r0, #1
 8007650:	e7a8      	b.n	80075a4 <_svfiprintf_r+0xd8>
 8007652:	2300      	movs	r3, #0
 8007654:	3401      	adds	r4, #1
 8007656:	9305      	str	r3, [sp, #20]
 8007658:	4619      	mov	r1, r3
 800765a:	f04f 0c0a 	mov.w	ip, #10
 800765e:	4620      	mov	r0, r4
 8007660:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007664:	3a30      	subs	r2, #48	@ 0x30
 8007666:	2a09      	cmp	r2, #9
 8007668:	d903      	bls.n	8007672 <_svfiprintf_r+0x1a6>
 800766a:	2b00      	cmp	r3, #0
 800766c:	d0c6      	beq.n	80075fc <_svfiprintf_r+0x130>
 800766e:	9105      	str	r1, [sp, #20]
 8007670:	e7c4      	b.n	80075fc <_svfiprintf_r+0x130>
 8007672:	fb0c 2101 	mla	r1, ip, r1, r2
 8007676:	4604      	mov	r4, r0
 8007678:	2301      	movs	r3, #1
 800767a:	e7f0      	b.n	800765e <_svfiprintf_r+0x192>
 800767c:	ab03      	add	r3, sp, #12
 800767e:	9300      	str	r3, [sp, #0]
 8007680:	462a      	mov	r2, r5
 8007682:	4b0e      	ldr	r3, [pc, #56]	@ (80076bc <_svfiprintf_r+0x1f0>)
 8007684:	a904      	add	r1, sp, #16
 8007686:	4638      	mov	r0, r7
 8007688:	f3af 8000 	nop.w
 800768c:	1c42      	adds	r2, r0, #1
 800768e:	4606      	mov	r6, r0
 8007690:	d1d6      	bne.n	8007640 <_svfiprintf_r+0x174>
 8007692:	89ab      	ldrh	r3, [r5, #12]
 8007694:	065b      	lsls	r3, r3, #25
 8007696:	f53f af2d 	bmi.w	80074f4 <_svfiprintf_r+0x28>
 800769a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800769c:	e72c      	b.n	80074f8 <_svfiprintf_r+0x2c>
 800769e:	ab03      	add	r3, sp, #12
 80076a0:	9300      	str	r3, [sp, #0]
 80076a2:	462a      	mov	r2, r5
 80076a4:	4b05      	ldr	r3, [pc, #20]	@ (80076bc <_svfiprintf_r+0x1f0>)
 80076a6:	a904      	add	r1, sp, #16
 80076a8:	4638      	mov	r0, r7
 80076aa:	f000 f879 	bl	80077a0 <_printf_i>
 80076ae:	e7ed      	b.n	800768c <_svfiprintf_r+0x1c0>
 80076b0:	08007e34 	.word	0x08007e34
 80076b4:	08007e3e 	.word	0x08007e3e
 80076b8:	00000000 	.word	0x00000000
 80076bc:	08007415 	.word	0x08007415
 80076c0:	08007e3a 	.word	0x08007e3a

080076c4 <_printf_common>:
 80076c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076c8:	4616      	mov	r6, r2
 80076ca:	4698      	mov	r8, r3
 80076cc:	688a      	ldr	r2, [r1, #8]
 80076ce:	690b      	ldr	r3, [r1, #16]
 80076d0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80076d4:	4293      	cmp	r3, r2
 80076d6:	bfb8      	it	lt
 80076d8:	4613      	movlt	r3, r2
 80076da:	6033      	str	r3, [r6, #0]
 80076dc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80076e0:	4607      	mov	r7, r0
 80076e2:	460c      	mov	r4, r1
 80076e4:	b10a      	cbz	r2, 80076ea <_printf_common+0x26>
 80076e6:	3301      	adds	r3, #1
 80076e8:	6033      	str	r3, [r6, #0]
 80076ea:	6823      	ldr	r3, [r4, #0]
 80076ec:	0699      	lsls	r1, r3, #26
 80076ee:	bf42      	ittt	mi
 80076f0:	6833      	ldrmi	r3, [r6, #0]
 80076f2:	3302      	addmi	r3, #2
 80076f4:	6033      	strmi	r3, [r6, #0]
 80076f6:	6825      	ldr	r5, [r4, #0]
 80076f8:	f015 0506 	ands.w	r5, r5, #6
 80076fc:	d106      	bne.n	800770c <_printf_common+0x48>
 80076fe:	f104 0a19 	add.w	sl, r4, #25
 8007702:	68e3      	ldr	r3, [r4, #12]
 8007704:	6832      	ldr	r2, [r6, #0]
 8007706:	1a9b      	subs	r3, r3, r2
 8007708:	42ab      	cmp	r3, r5
 800770a:	dc26      	bgt.n	800775a <_printf_common+0x96>
 800770c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007710:	6822      	ldr	r2, [r4, #0]
 8007712:	3b00      	subs	r3, #0
 8007714:	bf18      	it	ne
 8007716:	2301      	movne	r3, #1
 8007718:	0692      	lsls	r2, r2, #26
 800771a:	d42b      	bmi.n	8007774 <_printf_common+0xb0>
 800771c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007720:	4641      	mov	r1, r8
 8007722:	4638      	mov	r0, r7
 8007724:	47c8      	blx	r9
 8007726:	3001      	adds	r0, #1
 8007728:	d01e      	beq.n	8007768 <_printf_common+0xa4>
 800772a:	6823      	ldr	r3, [r4, #0]
 800772c:	6922      	ldr	r2, [r4, #16]
 800772e:	f003 0306 	and.w	r3, r3, #6
 8007732:	2b04      	cmp	r3, #4
 8007734:	bf02      	ittt	eq
 8007736:	68e5      	ldreq	r5, [r4, #12]
 8007738:	6833      	ldreq	r3, [r6, #0]
 800773a:	1aed      	subeq	r5, r5, r3
 800773c:	68a3      	ldr	r3, [r4, #8]
 800773e:	bf0c      	ite	eq
 8007740:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007744:	2500      	movne	r5, #0
 8007746:	4293      	cmp	r3, r2
 8007748:	bfc4      	itt	gt
 800774a:	1a9b      	subgt	r3, r3, r2
 800774c:	18ed      	addgt	r5, r5, r3
 800774e:	2600      	movs	r6, #0
 8007750:	341a      	adds	r4, #26
 8007752:	42b5      	cmp	r5, r6
 8007754:	d11a      	bne.n	800778c <_printf_common+0xc8>
 8007756:	2000      	movs	r0, #0
 8007758:	e008      	b.n	800776c <_printf_common+0xa8>
 800775a:	2301      	movs	r3, #1
 800775c:	4652      	mov	r2, sl
 800775e:	4641      	mov	r1, r8
 8007760:	4638      	mov	r0, r7
 8007762:	47c8      	blx	r9
 8007764:	3001      	adds	r0, #1
 8007766:	d103      	bne.n	8007770 <_printf_common+0xac>
 8007768:	f04f 30ff 	mov.w	r0, #4294967295
 800776c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007770:	3501      	adds	r5, #1
 8007772:	e7c6      	b.n	8007702 <_printf_common+0x3e>
 8007774:	18e1      	adds	r1, r4, r3
 8007776:	1c5a      	adds	r2, r3, #1
 8007778:	2030      	movs	r0, #48	@ 0x30
 800777a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800777e:	4422      	add	r2, r4
 8007780:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007784:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007788:	3302      	adds	r3, #2
 800778a:	e7c7      	b.n	800771c <_printf_common+0x58>
 800778c:	2301      	movs	r3, #1
 800778e:	4622      	mov	r2, r4
 8007790:	4641      	mov	r1, r8
 8007792:	4638      	mov	r0, r7
 8007794:	47c8      	blx	r9
 8007796:	3001      	adds	r0, #1
 8007798:	d0e6      	beq.n	8007768 <_printf_common+0xa4>
 800779a:	3601      	adds	r6, #1
 800779c:	e7d9      	b.n	8007752 <_printf_common+0x8e>
	...

080077a0 <_printf_i>:
 80077a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80077a4:	7e0f      	ldrb	r7, [r1, #24]
 80077a6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80077a8:	2f78      	cmp	r7, #120	@ 0x78
 80077aa:	4691      	mov	r9, r2
 80077ac:	4680      	mov	r8, r0
 80077ae:	460c      	mov	r4, r1
 80077b0:	469a      	mov	sl, r3
 80077b2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80077b6:	d807      	bhi.n	80077c8 <_printf_i+0x28>
 80077b8:	2f62      	cmp	r7, #98	@ 0x62
 80077ba:	d80a      	bhi.n	80077d2 <_printf_i+0x32>
 80077bc:	2f00      	cmp	r7, #0
 80077be:	f000 80d1 	beq.w	8007964 <_printf_i+0x1c4>
 80077c2:	2f58      	cmp	r7, #88	@ 0x58
 80077c4:	f000 80b8 	beq.w	8007938 <_printf_i+0x198>
 80077c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80077cc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80077d0:	e03a      	b.n	8007848 <_printf_i+0xa8>
 80077d2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80077d6:	2b15      	cmp	r3, #21
 80077d8:	d8f6      	bhi.n	80077c8 <_printf_i+0x28>
 80077da:	a101      	add	r1, pc, #4	@ (adr r1, 80077e0 <_printf_i+0x40>)
 80077dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80077e0:	08007839 	.word	0x08007839
 80077e4:	0800784d 	.word	0x0800784d
 80077e8:	080077c9 	.word	0x080077c9
 80077ec:	080077c9 	.word	0x080077c9
 80077f0:	080077c9 	.word	0x080077c9
 80077f4:	080077c9 	.word	0x080077c9
 80077f8:	0800784d 	.word	0x0800784d
 80077fc:	080077c9 	.word	0x080077c9
 8007800:	080077c9 	.word	0x080077c9
 8007804:	080077c9 	.word	0x080077c9
 8007808:	080077c9 	.word	0x080077c9
 800780c:	0800794b 	.word	0x0800794b
 8007810:	08007877 	.word	0x08007877
 8007814:	08007905 	.word	0x08007905
 8007818:	080077c9 	.word	0x080077c9
 800781c:	080077c9 	.word	0x080077c9
 8007820:	0800796d 	.word	0x0800796d
 8007824:	080077c9 	.word	0x080077c9
 8007828:	08007877 	.word	0x08007877
 800782c:	080077c9 	.word	0x080077c9
 8007830:	080077c9 	.word	0x080077c9
 8007834:	0800790d 	.word	0x0800790d
 8007838:	6833      	ldr	r3, [r6, #0]
 800783a:	1d1a      	adds	r2, r3, #4
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	6032      	str	r2, [r6, #0]
 8007840:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007844:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007848:	2301      	movs	r3, #1
 800784a:	e09c      	b.n	8007986 <_printf_i+0x1e6>
 800784c:	6833      	ldr	r3, [r6, #0]
 800784e:	6820      	ldr	r0, [r4, #0]
 8007850:	1d19      	adds	r1, r3, #4
 8007852:	6031      	str	r1, [r6, #0]
 8007854:	0606      	lsls	r6, r0, #24
 8007856:	d501      	bpl.n	800785c <_printf_i+0xbc>
 8007858:	681d      	ldr	r5, [r3, #0]
 800785a:	e003      	b.n	8007864 <_printf_i+0xc4>
 800785c:	0645      	lsls	r5, r0, #25
 800785e:	d5fb      	bpl.n	8007858 <_printf_i+0xb8>
 8007860:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007864:	2d00      	cmp	r5, #0
 8007866:	da03      	bge.n	8007870 <_printf_i+0xd0>
 8007868:	232d      	movs	r3, #45	@ 0x2d
 800786a:	426d      	negs	r5, r5
 800786c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007870:	4858      	ldr	r0, [pc, #352]	@ (80079d4 <_printf_i+0x234>)
 8007872:	230a      	movs	r3, #10
 8007874:	e011      	b.n	800789a <_printf_i+0xfa>
 8007876:	6821      	ldr	r1, [r4, #0]
 8007878:	6833      	ldr	r3, [r6, #0]
 800787a:	0608      	lsls	r0, r1, #24
 800787c:	f853 5b04 	ldr.w	r5, [r3], #4
 8007880:	d402      	bmi.n	8007888 <_printf_i+0xe8>
 8007882:	0649      	lsls	r1, r1, #25
 8007884:	bf48      	it	mi
 8007886:	b2ad      	uxthmi	r5, r5
 8007888:	2f6f      	cmp	r7, #111	@ 0x6f
 800788a:	4852      	ldr	r0, [pc, #328]	@ (80079d4 <_printf_i+0x234>)
 800788c:	6033      	str	r3, [r6, #0]
 800788e:	bf14      	ite	ne
 8007890:	230a      	movne	r3, #10
 8007892:	2308      	moveq	r3, #8
 8007894:	2100      	movs	r1, #0
 8007896:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800789a:	6866      	ldr	r6, [r4, #4]
 800789c:	60a6      	str	r6, [r4, #8]
 800789e:	2e00      	cmp	r6, #0
 80078a0:	db05      	blt.n	80078ae <_printf_i+0x10e>
 80078a2:	6821      	ldr	r1, [r4, #0]
 80078a4:	432e      	orrs	r6, r5
 80078a6:	f021 0104 	bic.w	r1, r1, #4
 80078aa:	6021      	str	r1, [r4, #0]
 80078ac:	d04b      	beq.n	8007946 <_printf_i+0x1a6>
 80078ae:	4616      	mov	r6, r2
 80078b0:	fbb5 f1f3 	udiv	r1, r5, r3
 80078b4:	fb03 5711 	mls	r7, r3, r1, r5
 80078b8:	5dc7      	ldrb	r7, [r0, r7]
 80078ba:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80078be:	462f      	mov	r7, r5
 80078c0:	42bb      	cmp	r3, r7
 80078c2:	460d      	mov	r5, r1
 80078c4:	d9f4      	bls.n	80078b0 <_printf_i+0x110>
 80078c6:	2b08      	cmp	r3, #8
 80078c8:	d10b      	bne.n	80078e2 <_printf_i+0x142>
 80078ca:	6823      	ldr	r3, [r4, #0]
 80078cc:	07df      	lsls	r7, r3, #31
 80078ce:	d508      	bpl.n	80078e2 <_printf_i+0x142>
 80078d0:	6923      	ldr	r3, [r4, #16]
 80078d2:	6861      	ldr	r1, [r4, #4]
 80078d4:	4299      	cmp	r1, r3
 80078d6:	bfde      	ittt	le
 80078d8:	2330      	movle	r3, #48	@ 0x30
 80078da:	f806 3c01 	strble.w	r3, [r6, #-1]
 80078de:	f106 36ff 	addle.w	r6, r6, #4294967295
 80078e2:	1b92      	subs	r2, r2, r6
 80078e4:	6122      	str	r2, [r4, #16]
 80078e6:	f8cd a000 	str.w	sl, [sp]
 80078ea:	464b      	mov	r3, r9
 80078ec:	aa03      	add	r2, sp, #12
 80078ee:	4621      	mov	r1, r4
 80078f0:	4640      	mov	r0, r8
 80078f2:	f7ff fee7 	bl	80076c4 <_printf_common>
 80078f6:	3001      	adds	r0, #1
 80078f8:	d14a      	bne.n	8007990 <_printf_i+0x1f0>
 80078fa:	f04f 30ff 	mov.w	r0, #4294967295
 80078fe:	b004      	add	sp, #16
 8007900:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007904:	6823      	ldr	r3, [r4, #0]
 8007906:	f043 0320 	orr.w	r3, r3, #32
 800790a:	6023      	str	r3, [r4, #0]
 800790c:	4832      	ldr	r0, [pc, #200]	@ (80079d8 <_printf_i+0x238>)
 800790e:	2778      	movs	r7, #120	@ 0x78
 8007910:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007914:	6823      	ldr	r3, [r4, #0]
 8007916:	6831      	ldr	r1, [r6, #0]
 8007918:	061f      	lsls	r7, r3, #24
 800791a:	f851 5b04 	ldr.w	r5, [r1], #4
 800791e:	d402      	bmi.n	8007926 <_printf_i+0x186>
 8007920:	065f      	lsls	r7, r3, #25
 8007922:	bf48      	it	mi
 8007924:	b2ad      	uxthmi	r5, r5
 8007926:	6031      	str	r1, [r6, #0]
 8007928:	07d9      	lsls	r1, r3, #31
 800792a:	bf44      	itt	mi
 800792c:	f043 0320 	orrmi.w	r3, r3, #32
 8007930:	6023      	strmi	r3, [r4, #0]
 8007932:	b11d      	cbz	r5, 800793c <_printf_i+0x19c>
 8007934:	2310      	movs	r3, #16
 8007936:	e7ad      	b.n	8007894 <_printf_i+0xf4>
 8007938:	4826      	ldr	r0, [pc, #152]	@ (80079d4 <_printf_i+0x234>)
 800793a:	e7e9      	b.n	8007910 <_printf_i+0x170>
 800793c:	6823      	ldr	r3, [r4, #0]
 800793e:	f023 0320 	bic.w	r3, r3, #32
 8007942:	6023      	str	r3, [r4, #0]
 8007944:	e7f6      	b.n	8007934 <_printf_i+0x194>
 8007946:	4616      	mov	r6, r2
 8007948:	e7bd      	b.n	80078c6 <_printf_i+0x126>
 800794a:	6833      	ldr	r3, [r6, #0]
 800794c:	6825      	ldr	r5, [r4, #0]
 800794e:	6961      	ldr	r1, [r4, #20]
 8007950:	1d18      	adds	r0, r3, #4
 8007952:	6030      	str	r0, [r6, #0]
 8007954:	062e      	lsls	r6, r5, #24
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	d501      	bpl.n	800795e <_printf_i+0x1be>
 800795a:	6019      	str	r1, [r3, #0]
 800795c:	e002      	b.n	8007964 <_printf_i+0x1c4>
 800795e:	0668      	lsls	r0, r5, #25
 8007960:	d5fb      	bpl.n	800795a <_printf_i+0x1ba>
 8007962:	8019      	strh	r1, [r3, #0]
 8007964:	2300      	movs	r3, #0
 8007966:	6123      	str	r3, [r4, #16]
 8007968:	4616      	mov	r6, r2
 800796a:	e7bc      	b.n	80078e6 <_printf_i+0x146>
 800796c:	6833      	ldr	r3, [r6, #0]
 800796e:	1d1a      	adds	r2, r3, #4
 8007970:	6032      	str	r2, [r6, #0]
 8007972:	681e      	ldr	r6, [r3, #0]
 8007974:	6862      	ldr	r2, [r4, #4]
 8007976:	2100      	movs	r1, #0
 8007978:	4630      	mov	r0, r6
 800797a:	f7f8 fc29 	bl	80001d0 <memchr>
 800797e:	b108      	cbz	r0, 8007984 <_printf_i+0x1e4>
 8007980:	1b80      	subs	r0, r0, r6
 8007982:	6060      	str	r0, [r4, #4]
 8007984:	6863      	ldr	r3, [r4, #4]
 8007986:	6123      	str	r3, [r4, #16]
 8007988:	2300      	movs	r3, #0
 800798a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800798e:	e7aa      	b.n	80078e6 <_printf_i+0x146>
 8007990:	6923      	ldr	r3, [r4, #16]
 8007992:	4632      	mov	r2, r6
 8007994:	4649      	mov	r1, r9
 8007996:	4640      	mov	r0, r8
 8007998:	47d0      	blx	sl
 800799a:	3001      	adds	r0, #1
 800799c:	d0ad      	beq.n	80078fa <_printf_i+0x15a>
 800799e:	6823      	ldr	r3, [r4, #0]
 80079a0:	079b      	lsls	r3, r3, #30
 80079a2:	d413      	bmi.n	80079cc <_printf_i+0x22c>
 80079a4:	68e0      	ldr	r0, [r4, #12]
 80079a6:	9b03      	ldr	r3, [sp, #12]
 80079a8:	4298      	cmp	r0, r3
 80079aa:	bfb8      	it	lt
 80079ac:	4618      	movlt	r0, r3
 80079ae:	e7a6      	b.n	80078fe <_printf_i+0x15e>
 80079b0:	2301      	movs	r3, #1
 80079b2:	4632      	mov	r2, r6
 80079b4:	4649      	mov	r1, r9
 80079b6:	4640      	mov	r0, r8
 80079b8:	47d0      	blx	sl
 80079ba:	3001      	adds	r0, #1
 80079bc:	d09d      	beq.n	80078fa <_printf_i+0x15a>
 80079be:	3501      	adds	r5, #1
 80079c0:	68e3      	ldr	r3, [r4, #12]
 80079c2:	9903      	ldr	r1, [sp, #12]
 80079c4:	1a5b      	subs	r3, r3, r1
 80079c6:	42ab      	cmp	r3, r5
 80079c8:	dcf2      	bgt.n	80079b0 <_printf_i+0x210>
 80079ca:	e7eb      	b.n	80079a4 <_printf_i+0x204>
 80079cc:	2500      	movs	r5, #0
 80079ce:	f104 0619 	add.w	r6, r4, #25
 80079d2:	e7f5      	b.n	80079c0 <_printf_i+0x220>
 80079d4:	08007e45 	.word	0x08007e45
 80079d8:	08007e56 	.word	0x08007e56

080079dc <__sflush_r>:
 80079dc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80079e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079e4:	0716      	lsls	r6, r2, #28
 80079e6:	4605      	mov	r5, r0
 80079e8:	460c      	mov	r4, r1
 80079ea:	d454      	bmi.n	8007a96 <__sflush_r+0xba>
 80079ec:	684b      	ldr	r3, [r1, #4]
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	dc02      	bgt.n	80079f8 <__sflush_r+0x1c>
 80079f2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	dd48      	ble.n	8007a8a <__sflush_r+0xae>
 80079f8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80079fa:	2e00      	cmp	r6, #0
 80079fc:	d045      	beq.n	8007a8a <__sflush_r+0xae>
 80079fe:	2300      	movs	r3, #0
 8007a00:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007a04:	682f      	ldr	r7, [r5, #0]
 8007a06:	6a21      	ldr	r1, [r4, #32]
 8007a08:	602b      	str	r3, [r5, #0]
 8007a0a:	d030      	beq.n	8007a6e <__sflush_r+0x92>
 8007a0c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007a0e:	89a3      	ldrh	r3, [r4, #12]
 8007a10:	0759      	lsls	r1, r3, #29
 8007a12:	d505      	bpl.n	8007a20 <__sflush_r+0x44>
 8007a14:	6863      	ldr	r3, [r4, #4]
 8007a16:	1ad2      	subs	r2, r2, r3
 8007a18:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007a1a:	b10b      	cbz	r3, 8007a20 <__sflush_r+0x44>
 8007a1c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007a1e:	1ad2      	subs	r2, r2, r3
 8007a20:	2300      	movs	r3, #0
 8007a22:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007a24:	6a21      	ldr	r1, [r4, #32]
 8007a26:	4628      	mov	r0, r5
 8007a28:	47b0      	blx	r6
 8007a2a:	1c43      	adds	r3, r0, #1
 8007a2c:	89a3      	ldrh	r3, [r4, #12]
 8007a2e:	d106      	bne.n	8007a3e <__sflush_r+0x62>
 8007a30:	6829      	ldr	r1, [r5, #0]
 8007a32:	291d      	cmp	r1, #29
 8007a34:	d82b      	bhi.n	8007a8e <__sflush_r+0xb2>
 8007a36:	4a2a      	ldr	r2, [pc, #168]	@ (8007ae0 <__sflush_r+0x104>)
 8007a38:	40ca      	lsrs	r2, r1
 8007a3a:	07d6      	lsls	r6, r2, #31
 8007a3c:	d527      	bpl.n	8007a8e <__sflush_r+0xb2>
 8007a3e:	2200      	movs	r2, #0
 8007a40:	6062      	str	r2, [r4, #4]
 8007a42:	04d9      	lsls	r1, r3, #19
 8007a44:	6922      	ldr	r2, [r4, #16]
 8007a46:	6022      	str	r2, [r4, #0]
 8007a48:	d504      	bpl.n	8007a54 <__sflush_r+0x78>
 8007a4a:	1c42      	adds	r2, r0, #1
 8007a4c:	d101      	bne.n	8007a52 <__sflush_r+0x76>
 8007a4e:	682b      	ldr	r3, [r5, #0]
 8007a50:	b903      	cbnz	r3, 8007a54 <__sflush_r+0x78>
 8007a52:	6560      	str	r0, [r4, #84]	@ 0x54
 8007a54:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007a56:	602f      	str	r7, [r5, #0]
 8007a58:	b1b9      	cbz	r1, 8007a8a <__sflush_r+0xae>
 8007a5a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007a5e:	4299      	cmp	r1, r3
 8007a60:	d002      	beq.n	8007a68 <__sflush_r+0x8c>
 8007a62:	4628      	mov	r0, r5
 8007a64:	f7ff fbde 	bl	8007224 <_free_r>
 8007a68:	2300      	movs	r3, #0
 8007a6a:	6363      	str	r3, [r4, #52]	@ 0x34
 8007a6c:	e00d      	b.n	8007a8a <__sflush_r+0xae>
 8007a6e:	2301      	movs	r3, #1
 8007a70:	4628      	mov	r0, r5
 8007a72:	47b0      	blx	r6
 8007a74:	4602      	mov	r2, r0
 8007a76:	1c50      	adds	r0, r2, #1
 8007a78:	d1c9      	bne.n	8007a0e <__sflush_r+0x32>
 8007a7a:	682b      	ldr	r3, [r5, #0]
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d0c6      	beq.n	8007a0e <__sflush_r+0x32>
 8007a80:	2b1d      	cmp	r3, #29
 8007a82:	d001      	beq.n	8007a88 <__sflush_r+0xac>
 8007a84:	2b16      	cmp	r3, #22
 8007a86:	d11e      	bne.n	8007ac6 <__sflush_r+0xea>
 8007a88:	602f      	str	r7, [r5, #0]
 8007a8a:	2000      	movs	r0, #0
 8007a8c:	e022      	b.n	8007ad4 <__sflush_r+0xf8>
 8007a8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a92:	b21b      	sxth	r3, r3
 8007a94:	e01b      	b.n	8007ace <__sflush_r+0xf2>
 8007a96:	690f      	ldr	r7, [r1, #16]
 8007a98:	2f00      	cmp	r7, #0
 8007a9a:	d0f6      	beq.n	8007a8a <__sflush_r+0xae>
 8007a9c:	0793      	lsls	r3, r2, #30
 8007a9e:	680e      	ldr	r6, [r1, #0]
 8007aa0:	bf08      	it	eq
 8007aa2:	694b      	ldreq	r3, [r1, #20]
 8007aa4:	600f      	str	r7, [r1, #0]
 8007aa6:	bf18      	it	ne
 8007aa8:	2300      	movne	r3, #0
 8007aaa:	eba6 0807 	sub.w	r8, r6, r7
 8007aae:	608b      	str	r3, [r1, #8]
 8007ab0:	f1b8 0f00 	cmp.w	r8, #0
 8007ab4:	dde9      	ble.n	8007a8a <__sflush_r+0xae>
 8007ab6:	6a21      	ldr	r1, [r4, #32]
 8007ab8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007aba:	4643      	mov	r3, r8
 8007abc:	463a      	mov	r2, r7
 8007abe:	4628      	mov	r0, r5
 8007ac0:	47b0      	blx	r6
 8007ac2:	2800      	cmp	r0, #0
 8007ac4:	dc08      	bgt.n	8007ad8 <__sflush_r+0xfc>
 8007ac6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007aca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ace:	81a3      	strh	r3, [r4, #12]
 8007ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8007ad4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ad8:	4407      	add	r7, r0
 8007ada:	eba8 0800 	sub.w	r8, r8, r0
 8007ade:	e7e7      	b.n	8007ab0 <__sflush_r+0xd4>
 8007ae0:	20400001 	.word	0x20400001

08007ae4 <_fflush_r>:
 8007ae4:	b538      	push	{r3, r4, r5, lr}
 8007ae6:	690b      	ldr	r3, [r1, #16]
 8007ae8:	4605      	mov	r5, r0
 8007aea:	460c      	mov	r4, r1
 8007aec:	b913      	cbnz	r3, 8007af4 <_fflush_r+0x10>
 8007aee:	2500      	movs	r5, #0
 8007af0:	4628      	mov	r0, r5
 8007af2:	bd38      	pop	{r3, r4, r5, pc}
 8007af4:	b118      	cbz	r0, 8007afe <_fflush_r+0x1a>
 8007af6:	6a03      	ldr	r3, [r0, #32]
 8007af8:	b90b      	cbnz	r3, 8007afe <_fflush_r+0x1a>
 8007afa:	f7ff f909 	bl	8006d10 <__sinit>
 8007afe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d0f3      	beq.n	8007aee <_fflush_r+0xa>
 8007b06:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007b08:	07d0      	lsls	r0, r2, #31
 8007b0a:	d404      	bmi.n	8007b16 <_fflush_r+0x32>
 8007b0c:	0599      	lsls	r1, r3, #22
 8007b0e:	d402      	bmi.n	8007b16 <_fflush_r+0x32>
 8007b10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007b12:	f7ff fb76 	bl	8007202 <__retarget_lock_acquire_recursive>
 8007b16:	4628      	mov	r0, r5
 8007b18:	4621      	mov	r1, r4
 8007b1a:	f7ff ff5f 	bl	80079dc <__sflush_r>
 8007b1e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007b20:	07da      	lsls	r2, r3, #31
 8007b22:	4605      	mov	r5, r0
 8007b24:	d4e4      	bmi.n	8007af0 <_fflush_r+0xc>
 8007b26:	89a3      	ldrh	r3, [r4, #12]
 8007b28:	059b      	lsls	r3, r3, #22
 8007b2a:	d4e1      	bmi.n	8007af0 <_fflush_r+0xc>
 8007b2c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007b2e:	f7ff fb69 	bl	8007204 <__retarget_lock_release_recursive>
 8007b32:	e7dd      	b.n	8007af0 <_fflush_r+0xc>

08007b34 <__swhatbuf_r>:
 8007b34:	b570      	push	{r4, r5, r6, lr}
 8007b36:	460c      	mov	r4, r1
 8007b38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b3c:	2900      	cmp	r1, #0
 8007b3e:	b096      	sub	sp, #88	@ 0x58
 8007b40:	4615      	mov	r5, r2
 8007b42:	461e      	mov	r6, r3
 8007b44:	da0d      	bge.n	8007b62 <__swhatbuf_r+0x2e>
 8007b46:	89a3      	ldrh	r3, [r4, #12]
 8007b48:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007b4c:	f04f 0100 	mov.w	r1, #0
 8007b50:	bf14      	ite	ne
 8007b52:	2340      	movne	r3, #64	@ 0x40
 8007b54:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007b58:	2000      	movs	r0, #0
 8007b5a:	6031      	str	r1, [r6, #0]
 8007b5c:	602b      	str	r3, [r5, #0]
 8007b5e:	b016      	add	sp, #88	@ 0x58
 8007b60:	bd70      	pop	{r4, r5, r6, pc}
 8007b62:	466a      	mov	r2, sp
 8007b64:	f000 f862 	bl	8007c2c <_fstat_r>
 8007b68:	2800      	cmp	r0, #0
 8007b6a:	dbec      	blt.n	8007b46 <__swhatbuf_r+0x12>
 8007b6c:	9901      	ldr	r1, [sp, #4]
 8007b6e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007b72:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007b76:	4259      	negs	r1, r3
 8007b78:	4159      	adcs	r1, r3
 8007b7a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007b7e:	e7eb      	b.n	8007b58 <__swhatbuf_r+0x24>

08007b80 <__smakebuf_r>:
 8007b80:	898b      	ldrh	r3, [r1, #12]
 8007b82:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007b84:	079d      	lsls	r5, r3, #30
 8007b86:	4606      	mov	r6, r0
 8007b88:	460c      	mov	r4, r1
 8007b8a:	d507      	bpl.n	8007b9c <__smakebuf_r+0x1c>
 8007b8c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007b90:	6023      	str	r3, [r4, #0]
 8007b92:	6123      	str	r3, [r4, #16]
 8007b94:	2301      	movs	r3, #1
 8007b96:	6163      	str	r3, [r4, #20]
 8007b98:	b003      	add	sp, #12
 8007b9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b9c:	ab01      	add	r3, sp, #4
 8007b9e:	466a      	mov	r2, sp
 8007ba0:	f7ff ffc8 	bl	8007b34 <__swhatbuf_r>
 8007ba4:	9f00      	ldr	r7, [sp, #0]
 8007ba6:	4605      	mov	r5, r0
 8007ba8:	4639      	mov	r1, r7
 8007baa:	4630      	mov	r0, r6
 8007bac:	f7ff fba6 	bl	80072fc <_malloc_r>
 8007bb0:	b948      	cbnz	r0, 8007bc6 <__smakebuf_r+0x46>
 8007bb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007bb6:	059a      	lsls	r2, r3, #22
 8007bb8:	d4ee      	bmi.n	8007b98 <__smakebuf_r+0x18>
 8007bba:	f023 0303 	bic.w	r3, r3, #3
 8007bbe:	f043 0302 	orr.w	r3, r3, #2
 8007bc2:	81a3      	strh	r3, [r4, #12]
 8007bc4:	e7e2      	b.n	8007b8c <__smakebuf_r+0xc>
 8007bc6:	89a3      	ldrh	r3, [r4, #12]
 8007bc8:	6020      	str	r0, [r4, #0]
 8007bca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007bce:	81a3      	strh	r3, [r4, #12]
 8007bd0:	9b01      	ldr	r3, [sp, #4]
 8007bd2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007bd6:	b15b      	cbz	r3, 8007bf0 <__smakebuf_r+0x70>
 8007bd8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007bdc:	4630      	mov	r0, r6
 8007bde:	f000 f837 	bl	8007c50 <_isatty_r>
 8007be2:	b128      	cbz	r0, 8007bf0 <__smakebuf_r+0x70>
 8007be4:	89a3      	ldrh	r3, [r4, #12]
 8007be6:	f023 0303 	bic.w	r3, r3, #3
 8007bea:	f043 0301 	orr.w	r3, r3, #1
 8007bee:	81a3      	strh	r3, [r4, #12]
 8007bf0:	89a3      	ldrh	r3, [r4, #12]
 8007bf2:	431d      	orrs	r5, r3
 8007bf4:	81a5      	strh	r5, [r4, #12]
 8007bf6:	e7cf      	b.n	8007b98 <__smakebuf_r+0x18>

08007bf8 <memmove>:
 8007bf8:	4288      	cmp	r0, r1
 8007bfa:	b510      	push	{r4, lr}
 8007bfc:	eb01 0402 	add.w	r4, r1, r2
 8007c00:	d902      	bls.n	8007c08 <memmove+0x10>
 8007c02:	4284      	cmp	r4, r0
 8007c04:	4623      	mov	r3, r4
 8007c06:	d807      	bhi.n	8007c18 <memmove+0x20>
 8007c08:	1e43      	subs	r3, r0, #1
 8007c0a:	42a1      	cmp	r1, r4
 8007c0c:	d008      	beq.n	8007c20 <memmove+0x28>
 8007c0e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007c12:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007c16:	e7f8      	b.n	8007c0a <memmove+0x12>
 8007c18:	4402      	add	r2, r0
 8007c1a:	4601      	mov	r1, r0
 8007c1c:	428a      	cmp	r2, r1
 8007c1e:	d100      	bne.n	8007c22 <memmove+0x2a>
 8007c20:	bd10      	pop	{r4, pc}
 8007c22:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007c26:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007c2a:	e7f7      	b.n	8007c1c <memmove+0x24>

08007c2c <_fstat_r>:
 8007c2c:	b538      	push	{r3, r4, r5, lr}
 8007c2e:	4d07      	ldr	r5, [pc, #28]	@ (8007c4c <_fstat_r+0x20>)
 8007c30:	2300      	movs	r3, #0
 8007c32:	4604      	mov	r4, r0
 8007c34:	4608      	mov	r0, r1
 8007c36:	4611      	mov	r1, r2
 8007c38:	602b      	str	r3, [r5, #0]
 8007c3a:	f7f9 f928 	bl	8000e8e <_fstat>
 8007c3e:	1c43      	adds	r3, r0, #1
 8007c40:	d102      	bne.n	8007c48 <_fstat_r+0x1c>
 8007c42:	682b      	ldr	r3, [r5, #0]
 8007c44:	b103      	cbz	r3, 8007c48 <_fstat_r+0x1c>
 8007c46:	6023      	str	r3, [r4, #0]
 8007c48:	bd38      	pop	{r3, r4, r5, pc}
 8007c4a:	bf00      	nop
 8007c4c:	200015b8 	.word	0x200015b8

08007c50 <_isatty_r>:
 8007c50:	b538      	push	{r3, r4, r5, lr}
 8007c52:	4d06      	ldr	r5, [pc, #24]	@ (8007c6c <_isatty_r+0x1c>)
 8007c54:	2300      	movs	r3, #0
 8007c56:	4604      	mov	r4, r0
 8007c58:	4608      	mov	r0, r1
 8007c5a:	602b      	str	r3, [r5, #0]
 8007c5c:	f7f9 f927 	bl	8000eae <_isatty>
 8007c60:	1c43      	adds	r3, r0, #1
 8007c62:	d102      	bne.n	8007c6a <_isatty_r+0x1a>
 8007c64:	682b      	ldr	r3, [r5, #0]
 8007c66:	b103      	cbz	r3, 8007c6a <_isatty_r+0x1a>
 8007c68:	6023      	str	r3, [r4, #0]
 8007c6a:	bd38      	pop	{r3, r4, r5, pc}
 8007c6c:	200015b8 	.word	0x200015b8

08007c70 <_sbrk_r>:
 8007c70:	b538      	push	{r3, r4, r5, lr}
 8007c72:	4d06      	ldr	r5, [pc, #24]	@ (8007c8c <_sbrk_r+0x1c>)
 8007c74:	2300      	movs	r3, #0
 8007c76:	4604      	mov	r4, r0
 8007c78:	4608      	mov	r0, r1
 8007c7a:	602b      	str	r3, [r5, #0]
 8007c7c:	f7f9 f930 	bl	8000ee0 <_sbrk>
 8007c80:	1c43      	adds	r3, r0, #1
 8007c82:	d102      	bne.n	8007c8a <_sbrk_r+0x1a>
 8007c84:	682b      	ldr	r3, [r5, #0]
 8007c86:	b103      	cbz	r3, 8007c8a <_sbrk_r+0x1a>
 8007c88:	6023      	str	r3, [r4, #0]
 8007c8a:	bd38      	pop	{r3, r4, r5, pc}
 8007c8c:	200015b8 	.word	0x200015b8

08007c90 <_realloc_r>:
 8007c90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c94:	4607      	mov	r7, r0
 8007c96:	4614      	mov	r4, r2
 8007c98:	460d      	mov	r5, r1
 8007c9a:	b921      	cbnz	r1, 8007ca6 <_realloc_r+0x16>
 8007c9c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007ca0:	4611      	mov	r1, r2
 8007ca2:	f7ff bb2b 	b.w	80072fc <_malloc_r>
 8007ca6:	b92a      	cbnz	r2, 8007cb4 <_realloc_r+0x24>
 8007ca8:	f7ff fabc 	bl	8007224 <_free_r>
 8007cac:	4625      	mov	r5, r4
 8007cae:	4628      	mov	r0, r5
 8007cb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007cb4:	f000 f81a 	bl	8007cec <_malloc_usable_size_r>
 8007cb8:	4284      	cmp	r4, r0
 8007cba:	4606      	mov	r6, r0
 8007cbc:	d802      	bhi.n	8007cc4 <_realloc_r+0x34>
 8007cbe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007cc2:	d8f4      	bhi.n	8007cae <_realloc_r+0x1e>
 8007cc4:	4621      	mov	r1, r4
 8007cc6:	4638      	mov	r0, r7
 8007cc8:	f7ff fb18 	bl	80072fc <_malloc_r>
 8007ccc:	4680      	mov	r8, r0
 8007cce:	b908      	cbnz	r0, 8007cd4 <_realloc_r+0x44>
 8007cd0:	4645      	mov	r5, r8
 8007cd2:	e7ec      	b.n	8007cae <_realloc_r+0x1e>
 8007cd4:	42b4      	cmp	r4, r6
 8007cd6:	4622      	mov	r2, r4
 8007cd8:	4629      	mov	r1, r5
 8007cda:	bf28      	it	cs
 8007cdc:	4632      	movcs	r2, r6
 8007cde:	f7ff fa92 	bl	8007206 <memcpy>
 8007ce2:	4629      	mov	r1, r5
 8007ce4:	4638      	mov	r0, r7
 8007ce6:	f7ff fa9d 	bl	8007224 <_free_r>
 8007cea:	e7f1      	b.n	8007cd0 <_realloc_r+0x40>

08007cec <_malloc_usable_size_r>:
 8007cec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007cf0:	1f18      	subs	r0, r3, #4
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	bfbc      	itt	lt
 8007cf6:	580b      	ldrlt	r3, [r1, r0]
 8007cf8:	18c0      	addlt	r0, r0, r3
 8007cfa:	4770      	bx	lr

08007cfc <_init>:
 8007cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cfe:	bf00      	nop
 8007d00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d02:	bc08      	pop	{r3}
 8007d04:	469e      	mov	lr, r3
 8007d06:	4770      	bx	lr

08007d08 <_fini>:
 8007d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d0a:	bf00      	nop
 8007d0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d0e:	bc08      	pop	{r3}
 8007d10:	469e      	mov	lr, r3
 8007d12:	4770      	bx	lr
