--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2I
-n 3 -fastpaths -xml CoolHeatSystem.twx CoolHeatSystem.ncd -o
CoolHeatSystem.twr CoolHeatSystem.pcf

Design file:              CoolHeatSystem.ncd
Physical constraint file: CoolHeatSystem.pcf
Device,package,speed:     xa7a100t,csg324,I,-2I (PRELIMINARY 1.07 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
arst        |    0.868(R)|      FAST  |    1.164(R)|      SLOW  |clk_BUFGP         |   0.000|
speed<0>    |    0.597(R)|      FAST  |    1.025(R)|      SLOW  |clk_BUFGP         |   0.000|
speed<1>    |    0.376(R)|      FAST  |    1.358(R)|      SLOW  |clk_BUFGP         |   0.000|
speed<2>    |    0.432(R)|      FAST  |    1.284(R)|      SLOW  |clk_BUFGP         |   0.000|
speed<3>    |    0.547(R)|      FAST  |    1.128(R)|      SLOW  |clk_BUFGP         |   0.000|
speed<4>    |    0.434(R)|      FAST  |    1.298(R)|      SLOW  |clk_BUFGP         |   0.000|
speed<5>    |    0.375(R)|      FAST  |    1.373(R)|      SLOW  |clk_BUFGP         |   0.000|
speed<6>    |    0.514(R)|      FAST  |    1.159(R)|      SLOW  |clk_BUFGP         |   0.000|
speed<7>    |    0.416(R)|      FAST  |    1.310(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
pwm_data    |         8.870(R)|      SLOW  |         3.413(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.308|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
chs_conf<0>    |chs_mode       |    6.368|
chs_conf<0>    |chs_power<0>   |    6.236|
chs_conf<0>    |chs_power<1>   |    7.160|
chs_conf<0>    |chs_power<2>   |    7.740|
chs_conf<0>    |chs_power<3>   |    7.464|
chs_conf<1>    |chs_mode       |    6.336|
chs_conf<1>    |chs_power<0>   |    6.204|
chs_conf<1>    |chs_power<1>   |    7.388|
chs_conf<1>    |chs_power<2>   |    7.901|
chs_conf<1>    |chs_power<3>   |    7.625|
chs_conf<2>    |chs_mode       |    6.461|
chs_conf<2>    |chs_power<0>   |    6.329|
chs_conf<2>    |chs_power<1>   |    6.048|
chs_conf<2>    |chs_power<2>   |    6.205|
chs_conf<2>    |chs_power<3>   |    5.909|
chs_conf<3>    |chs_mode       |    6.025|
chs_conf<3>    |chs_power<0>   |    5.893|
chs_conf<3>    |chs_power<1>   |    6.907|
chs_conf<3>    |chs_power<2>   |    7.405|
chs_conf<3>    |chs_power<3>   |    7.129|
chs_conf<4>    |chs_mode       |    6.330|
chs_conf<4>    |chs_power<0>   |    6.198|
chs_conf<4>    |chs_power<1>   |    7.227|
chs_conf<4>    |chs_power<2>   |    7.734|
chs_conf<4>    |chs_power<3>   |    7.458|
chs_conf<5>    |chs_mode       |    7.186|
chs_conf<5>    |chs_power<0>   |    7.054|
chs_conf<5>    |chs_power<1>   |    7.997|
chs_conf<5>    |chs_power<2>   |    8.499|
chs_conf<5>    |chs_power<3>   |    8.223|
chs_conf<6>    |chs_mode       |    7.636|
chs_conf<6>    |chs_power<0>   |    7.504|
chs_conf<6>    |chs_power<1>   |    8.447|
chs_conf<6>    |chs_power<2>   |    8.949|
chs_conf<6>    |chs_power<3>   |    8.673|
chs_conf<7>    |chs_mode       |    7.747|
chs_conf<7>    |chs_power<0>   |    7.615|
chs_conf<7>    |chs_power<1>   |    8.558|
chs_conf<7>    |chs_power<2>   |    9.060|
chs_conf<7>    |chs_power<3>   |    8.784|
---------------+---------------+---------+


Analysis completed Tue Jan 26 01:48:32 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5021 MB



