# ECE 128 Lab #2
Files:
- project_2.v: This file contains the verilog code for the full adder <br />
- project_2_tb.v: This file contains the testbench file, which goes through every combination of inputs and displays the corresponding ouputs <br />
- Basys-3-Master.xdc: djiasjd<br />

