---
layout: default
title: "0.25Âµm 64M DRAM (3rd Gen) Startup Record (1998)"
---

---

# ğŸ“˜ 0.25Âµm 64M DRAM (3rd Gen) Startup Record (1998)

---

## 1ï¸âƒ£ ãƒ—ãƒ­ã‚»ã‚¹æ¦‚è¦ / Process Overview

- **ãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£ / Lithography**  
  åˆã® **KrFã‚¹ãƒ†ãƒƒãƒ‘ãƒ¼** ã‚’å°å…¥ã—ã€0.25Âµmä¸–ä»£ã®é‡ç”£éœ²å…‰æŠ€è¡“ã‚’ç¢ºç«‹ã€‚  
  *Introduction of KrF stepper, establishing mass-production lithography for the 0.25 Âµm generation.*

- **ãƒ‡ãƒã‚¤ã‚¹åˆ†é›¢ / Device Isolation**  
  **Semi-recess LOCOS** ã«ã‚ˆã‚‹ç´ å­åˆ†é›¢ã€‚  
  *Isolation by semi-recess LOCOS.*

- **ã‚¦ã‚§ãƒ«æ§‹æˆ / Well Structure**  
  **Triple-well** + **Deep N-Well** ã«ã‚ˆã‚Šã‚»ãƒ«è€ãƒã‚¤ã‚ºæ€§ã‚’å¼·åŒ–ã€‚  
  *Triple-well and deep N-well improved cell noise immunity.*

- **ã‚²ãƒ¼ãƒˆé›»æ¥µ / Gate Electrode (Word Line)**  
  - **Wã‚·ãƒªã‚µã‚¤ãƒ‰ (WSi, CVD)** ã‚’æ¡ç”¨ã€‚  
  - **BRAC (Barrier Cap) å±¤**ã«ã‚ˆã‚Šã‚¨ãƒƒãƒãƒ³ã‚°è€æ€§ã¨çµ¶ç¸æ€§ã‚’ç¢ºä¿ã€‚  
  - **ãƒ“ãƒƒãƒˆãƒ©ã‚¤ãƒ³ã‚³ãƒ³ã‚¿ã‚¯ãƒˆãŒãƒ¯ãƒ¼ãƒ‰ãƒ©ã‚¤ãƒ³ã¨æ¥è§¦ã—ãªã„ã‚»ãƒ«ãƒ•ã‚¢ãƒ©ã‚¤ãƒ³æ§‹é€ **ã‚’å®Ÿç¾ã€‚  
  *WSi (CVD) gate with BRAC layer enabled self-aligned structure avoiding contact short.*

- **ãƒ“ãƒƒãƒˆãƒ©ã‚¤ãƒ³ / Bit Line**  
  - **ã‚³ãƒ³ã‚¿ã‚¯ãƒˆã¨é…ç·šã‚’åŒæ™‚å½¢æˆ**ã—ã€WSi-CVDã«ã‚ˆã‚ŠæŠµæŠ—ã‚’ä½æ¸›ã€‚  
  - é«˜å¯†åº¦é…ç·šã‚’å®Ÿç¾ã€‚  
  *Simultaneous contact + wiring formation with WSi-CVD reduced resistance, enabling high-density layout.*

- **ã‚¹ãƒˆãƒ¬ãƒ¼ã‚¸ãƒãƒ¼ãƒ‰ / Storage Node (Capacitor)**  
  - ã‚¹ã‚¿ãƒƒã‚¯å‹æ§‹é€ ã€‚  
  - ç²—é¢åŒ–å‡¦ç†ã§å®¹é‡ã‚’ **1.5â€“1.8å€** ã«å¢—å¼·ã€‚  
  *Stacked capacitor with roughened surface increased capacitance by 1.5â€“1.8Ã—.*

- **é…ç·šãƒ»å°æ­¢ / Metallization & Passivation**  
  - **AlCu/TiNé…ç·šã€SOGå¹³å¦åŒ–ã€SiN/PIãƒ‘ãƒƒã‚·ãƒ™ãƒ¼ã‚·ãƒ§ãƒ³**ã€‚  
  *AlCu/TiN wiring, SOG planarization, and SiN/PI passivation.*

---

## 2ï¸âƒ£ ç«‹ã¡ä¸Šã’æ–¹æ³• / Ramp-up Method

### (A) ãƒ™ãƒ¼ã‚¹ãƒ•ãƒ­ãƒ¼ / Standard Flow

| ãƒ•ã‚§ãƒ¼ã‚º | æ—¥æœ¬èªèª¬æ˜ | English Explanation |
|----------|------------|----------------------|
| **SCF (Short Cycle Feedback)** | ç«‹ã¡ä¸Šã’ä»•æ§˜ã«åŸºã¥ãçŸ­ã‚µã‚¤ã‚¯ãƒ«ãƒ­ãƒƒãƒˆã‚’æµã—ã¦æ¡ä»¶ã‚’è¿…é€Ÿè©•ä¾¡ãƒ»ä¿®æ­£ã€‚ | Short-cycle lots used for fast evaluation and recipe tuning. |
| **å½¢çŠ¶ãƒ­ãƒƒãƒˆ (â‰ˆ10 lots)** | å®Ÿè£½å“ã‚¦ã‚¨ãƒã‚’ç”¨ã„ã¦å¯¸æ³•å¤‰æ›å·®ã‚„è†œå †ç©ã‚’è©•ä¾¡ã€‚è¦ç´ æŠ€è¡“éƒ¨é–€ã«ä¾›çµ¦ã€‚ | Shape lots verified CD, etch transfer, and film properties; distributed to element teams. |
| **æœ¬ç•ªãƒ­ãƒƒãƒˆ** | ä¿¡é ¼æ€§ç¢ºèªç”¨ã€‚ã‚¦ã‚§ãƒãƒ†ã‚¹ãƒˆã¨é•·æœŸä¿¡é ¼æ€§è©¦é¨“ã§é‡ç”£å¯å¦ã‚’åˆ¤æ–­ã€‚ | Reliability-confirmation lots for wafer test and burn-in qualification. |

---

### (B) å®Ÿå‹™ãƒ•ãƒ­ãƒ¼ï¼ˆç­†è€…æ‹…å½“ï¼‰ / Practical Workflow (Authorâ€™s Role)

1. **æ¡ä»¶ãƒ‡ãƒ¼ã‚¿å—é ˜ / Data Import**  
   ç§»ç®¡å…ƒï¼ˆä¸‰è±KDå·¥å ´ï¼‰ã‹ã‚‰ **ãƒ•ãƒ­ãƒƒãƒ”ãƒ¼2æšåˆ†ã®å‡¦ç†æ¡ä»¶** ã‚’å—é ˜ã€‚  
   *Received 2 floppy disks of process conditions from Mitsubishi KD Fab.*

2. **æ¡ä»¶å±•é–‹ / Dissemination**  
   å„è¦ç´ æŠ€è¡“éƒ¨é–€ï¼ˆæ‹¡æ•£ãƒ»CVDãƒ»PVDãƒ»ã‚¨ãƒƒãƒãƒ³ã‚°ï¼‰ã¸å±•é–‹ã€‚  
   *Distributed conditions to element process teams.*

3. **å„å·¥ç¨‹SCF / SCF at Each Step**  
   æ¡ä»¶ã‚’è©¦è¡Œ â†’ ä¿®æ­£ â†’ å†æŠ•å…¥ã®ç¹°ã‚Šè¿”ã—ã€‚  
   *Iterative short-cycle testing and corrections.*

4. **é›»å­æµå‹•ç¥¨ä½œæˆ / Electronic Flow Sheet**  
   å„æ¡ä»¶ã‚’é›†ç´„ã—æœ€æ–°ãƒ¬ã‚·ãƒ”ã‚’åæ˜ ã€‚  
   *Compiled conditions into electronic traveler sheet.*

5. **å½¢çŠ¶ãƒ­ãƒƒãƒˆæŠ•å…¥ (10 lots)**  
   å¯¸æ³•ç¢ºèªãƒ»æ–­é¢è¦³å¯Ÿãƒ»ãƒ¬ã‚·ãƒ”æ›´æ–°ã‚’å®Ÿæ–½ã€‚  
   *Executed shape lots for CD, cross-sections, and recipe update.*

6. **å½¢çŠ¶Fix / Shape Fix**  
   å¯¸æ³•ãƒ»è†œåšãŒç‹™ã„å€¤ã«åˆ°é”ã—ãŸæ™‚ç‚¹ã§ç¢ºå®šã€‚  
   *Finalized recipe upon achieving target specs.*

7. **æœ¬ç•ªãƒ­ãƒƒãƒˆæŠ•å…¥ (5 lots)**  
   ä¿¡é ¼æ€§è©¦é¨“ã‚’çµŒã¦é‡ç”£ç§»è¡Œã‚’åˆ¤æ–­ã€‚  
   *Final reliability-confirmation lots enabled mass production.*

---

## 3ï¸âƒ£ é‹ç”¨ä½“åˆ¶ / Operational Framework

- é€šå¸¸ï¼šãƒ­ãƒƒãƒˆã¯ **è‡ªå‹•æ¬é€ã‚·ã‚¹ãƒ†ãƒ **ï¼ˆã‚¹ãƒˆãƒƒã‚«ãƒ¼ï¼‹ãƒªãƒ ãƒ©ã‚¤ãƒŠãƒ¼ï¼‰ã§æ¬é€ â†’ é…å»¶ç™ºç”Ÿã€‚  
- æ”¹å–„ï¼šåˆå›ãƒ­ãƒƒãƒˆã¯ **æ‰‹æ¸¡ã—æµå‹• (manual carry)** ã‚’æ¡ç”¨ã—ã€æ‹…å½“è€…ãŒè£…ç½®å‰ã§å¾…æ©Ÿã—å³å‡¦ç†ã€‚  
- åŠ¹æœï¼šæ¬é€å¾…ã¡ãƒ­ã‚¹ã‚’æœ€å°åŒ–ã—ã€åˆå›ãƒ­ãƒƒãƒˆã‚’çŸ­æ™‚é–“ã§æµå‹•ã€‚  

ğŸ“Œ **å…¨ä½“ä½“åˆ¶**  
- æŠ€è¡“éƒ¨é–€ï¼ˆãƒ—ãƒ­ã‚»ã‚¹é–‹ç™ºãƒ»è¦ç´ æŠ€è¡“ãƒ»ç«‹ã¡ä¸Šã’ãƒãƒ¼ãƒ ï¼‰ãŒ **æ—¥å‹¤ï¼‹å¤œå‹¤ã®äºŒäº¤ä»£åˆ¶**ã§å¸¸é§ã€‚  
- **æ¯æœã®æœä¼š**ã§é€²æ—ã‚’ã€Œè¦‹ãˆã‚‹åŒ–ã€ï¼š  
  - æµå‹•ç¥¨ã‚’ãƒ©ãƒŸãƒãƒ¼ãƒˆæ²ç¤º  
  - é…å»¶æ—¥æ•°ã‚’æ˜ç¤º  
  - å„è¦ç´ æŠ€è¡“æ‹…å½“ã®é€²æ—ã‚’å…±æœ‰  

*By adopting manual lot transfer and 24/7 cross-functional monitoring, ramp-up was accelerated and bottlenecks were minimized.*

---

## 4ï¸âƒ£ ä¸è‰¯è§£æã¨æ”¹å–„ãƒ—ãƒ­ã‚»ã‚¹ / Failure Analysis & Improvement

### (1) ç¾çŠ¶æŠŠæ¡ / Initial Findings

- **åˆæœŸæ­©ç•™ã¾ã‚Š / Initial Yield**ï¼šâ‰ˆ65%  
- **æ”¯é…çš„ä¸è‰¯ãƒ¢ãƒ¼ãƒ‰ / Dominant Failure Mode**ï¼šPause Refresh Fail (Bin5)  
- **ä¸è‰¯åˆ†å¸ƒ / Failure Distribution**ï¼šã‚¦ã‚¨ãƒé¢å†…ã«å˜ãƒ“ãƒƒãƒˆã‚¨ãƒ©ãƒ¼ãŒå‡ä¸€æ•£åœ¨ã€‚ãƒ©ã‚¤ãƒ³æ¬ é™¥ãªã—ã€‚  
- **è©•ä¾¡çµæœ / Evaluation**ï¼šå¯¸æ³•ãƒ»å®¹é‡ãƒ»æ–­é¢è¦³å¯Ÿã¯æ­£å¸¸ç¯„å›²å†…ã€‚  

<img src="https://samizo-aitl.github.io/Edusemi-Plus/archive/paper/dram_vsram/img/fail_bit_map_example.png" 
     alt="Single-Bit Fail Bitmap" 
     width="50%">
     
<img src="./img/fail_bit_map_example.png" alt="Single-Bit Fail Bitmap" width="50%">

â¡ï¸ **ã€Œè¦³å¯Ÿä¸Šã¯å¥å…¨ã ãŒä¿æŒç‰¹æ€§åŠ£åŒ–ã‚’æ‹›ãã‚»ãƒ³ã‚·ãƒ†ã‚£ãƒ–ä¸å…·åˆã€**ã¨æ¨å®šã€‚  
â¡ï¸ *Yield loss caused by invisible, retention-degrading defects.*

---

### (2) ä»®èª¬ãƒ¢ãƒ‡ãƒ« / Hypothesized Model

- **çœŸå› å€™è£œ / Root Cause Candidate**ï¼š  
  **ã‚¹ãƒˆãƒ¬ãƒ¼ã‚¸ãƒãƒ¼ãƒ‰ã‚³ãƒ³ã‚¿ã‚¯ãƒˆ nâº/pâ» ã‚¸ãƒ£ãƒ³ã‚¯ã‚·ãƒ§ãƒ³ã®ãƒªãƒ¼ã‚¯å¢—å¤§**ã€‚  
- **ãƒ¡ã‚«ãƒ‹ã‚ºãƒ  / Mechanism**ï¼š  
  - LDDå½¢æˆæ™‚ã€**ã‚²ãƒ¼ãƒˆé…¸åŒ–è†œæ®‹æ¸£ãŒè¤‡æ•°å›ã®ã‚¢ãƒƒã‚·ãƒ³ã‚°ã§ãƒ—ãƒ©ã‚ºãƒãƒ€ãƒ¡ãƒ¼ã‚¸**ã‚’å—ã‘ã‚‹ã€‚  
  - é…¸åŒ–è†œãŒãƒãƒ¼ãƒ©ã‚¹åŒ– â†’ æ‹¡æ•£å±¤ã«å¾®ç´°ãƒªãƒ¼ã‚¯ãƒ‘ã‚¹å½¢æˆã€‚  
- **ç¾è±¡æ•´åˆæ€§ / Consistency**ï¼š  
  - ãƒ©ãƒ³ãƒ€ãƒ å˜ãƒ“ãƒƒãƒˆä¸è‰¯ã€SEMç•°å¸¸ãªã—ã€‚  
  - ãƒªãƒ¼ã‚¯ã®ã¿ãŒé¡•åœ¨åŒ–ã€‚
 
```mermaid
flowchart TB
    A["Strage node Contact"] 
    B["Damaged Oxide (porous)"]
    C["nâº diffusion"]
    D["pâ» substrate"]

    A --> B
    B --> C
    C -- "leak paths" --> D
```

â¡ï¸ **ã€Œä¸å¯è¦–ã®ãƒ—ãƒ©ã‚ºãƒãƒ€ãƒ¡ãƒ¼ã‚¸ã«ã‚ˆã‚‹ã‚¸ãƒ£ãƒ³ã‚¯ã‚·ãƒ§ãƒ³ãƒªãƒ¼ã‚¯ã€**ã¨çµè«–ã€‚  
â¡ï¸ *Postulated root cause: plasma-induced junction leakage.*

---

### (3) å¯¾ç­–ç«‹æ¡ˆ / Countermeasure

- **æ–¹é‡ / Policy**ï¼šã‚¢ãƒƒã‚·ãƒ³ã‚°å·¥ç¨‹ã®ãƒ—ãƒ©ã‚ºãƒæ›éœ²ã‚’æœ€å°åŒ–ã€‚  
- **å…·ä½“ç­– / Action**ï¼š  
  - LDDå·¥ç¨‹ã®ãƒ¬ã‚¸ã‚¹ãƒˆå‰¥é›¢ã‚’ **ãƒ—ãƒ©ã‚ºãƒã‚¢ãƒƒã‚·ãƒ³ã‚° â†’ ã‚¦ã‚§ãƒƒãƒˆå‡¦ç†ï¼ˆç¡«é…¸ç³»ï¼‰** ã«åˆ‡æ›¿ã€‚  
- **ç‹™ã„ / Aim**ï¼š  
  - ãƒ—ãƒ©ã‚ºãƒèµ·å› ã®é…¸åŒ–è†œãƒ€ãƒ¡ãƒ¼ã‚¸ã‚’æ ¹æœ¬æ’é™¤ã€‚  
  - ã‚¸ãƒ£ãƒ³ã‚¯ã‚·ãƒ§ãƒ³ãƒªãƒ¼ã‚¯ç™ºç”Ÿã‚’é˜²æ­¢ã€‚  

---

### (4) åŠ¹æœæ¤œè¨¼ / Verification

- **æ­©ç•™ã¾ã‚Šæ”¹å–„ / Yield Gain**ï¼š  
  - Before â‰ˆ65% â†’ After â‰ˆ**80%**  
- **ä¿¡é ¼æ€§è©•ä¾¡ / Reliability**ï¼š  
  - é«˜æ¸©å‹•ä½œãƒ»ä¿æŒè©¦é¨“ãƒ»ãƒãƒ¼ãƒ³ã‚¤ãƒ³ã§è¦æ ¼ã‚¯ãƒªã‚¢ã€‚  
- **é‡ç”£é©ç”¨ / Mass Production**ï¼š  
  - æ”¹å–„æ¡ä»¶ã‚’æœ€çµ‚ãƒ¬ã‚·ãƒ”ã«åæ˜ ã—å®‰å®šé‡ç”£ã‚’ç¢ºç«‹ã€‚  

â¡ï¸ **ã€Œè§£æ â†’ ä»®èª¬ â†’ å¯¾ç­– â†’ åŠ¹æœç¢ºèªã€ã®æ”¹å–„ã‚µã‚¤ã‚¯ãƒ«ã«ã‚ˆã‚Šã€ã‚»ãƒ³ã‚·ãƒ†ã‚£ãƒ–ä¸è‰¯ã‚’å…‹æœã—é‡ç”£æ¡ä»¶ã‚’ç¢ºç«‹ã€‚**  
â¡ï¸ *Closed improvement loop enabled stable high-yield production.*
