# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do pipelined_computer_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/ComputerOrganization/Experiment3/source {D:/ComputerOrganization/Experiment3/source/alu.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# vlog -vlog01compat -work work +incdir+D:/ComputerOrganization/Experiment3/source {D:/ComputerOrganization/Experiment3/source/sevenseg.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sevenseg
# 
# Top level modules:
# 	sevenseg
# vlog -vlog01compat -work work +incdir+D:/ComputerOrganization/Experiment3/source {D:/ComputerOrganization/Experiment3/source/regfile.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# vlog -vlog01compat -work work +incdir+D:/ComputerOrganization/Experiment3/source {D:/ComputerOrganization/Experiment3/source/mux4x32.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux4x32
# 
# Top level modules:
# 	mux4x32
# vlog -vlog01compat -work work +incdir+D:/ComputerOrganization/Experiment3/source {D:/ComputerOrganization/Experiment3/source/io_output_reg.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module io_output_reg
# 
# Top level modules:
# 	io_output_reg
# vlog -vlog01compat -work work +incdir+D:/ComputerOrganization/Experiment3/source {D:/ComputerOrganization/Experiment3/source/io_input_reg.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module io_input_reg
# -- Compiling module io_input_mux
# 
# Top level modules:
# 	io_input_reg
# vlog -vlog01compat -work work +incdir+D:/ComputerOrganization/Experiment3/source {D:/ComputerOrganization/Experiment3/source/dram.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# vlog -vlog01compat -work work +incdir+D:/ComputerOrganization/Experiment3/source {D:/ComputerOrganization/Experiment3/source/pipelined_computer.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pipelined_computer
# 
# Top level modules:
# 	pipelined_computer
# vlog -vlog01compat -work work +incdir+D:/ComputerOrganization/Experiment3/source {D:/ComputerOrganization/Experiment3/source/mux2x32.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux2x32
# 
# Top level modules:
# 	mux2x32
# vlog -vlog01compat -work work +incdir+D:/ComputerOrganization/Experiment3/source {D:/ComputerOrganization/Experiment3/source/pipepc.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pipepc
# 
# Top level modules:
# 	pipepc
# vlog -vlog01compat -work work +incdir+D:/ComputerOrganization/Experiment3/source {D:/ComputerOrganization/Experiment3/source/pipeif.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pipeif
# 
# Top level modules:
# 	pipeif
# vlog -vlog01compat -work work +incdir+D:/ComputerOrganization/Experiment3/source {D:/ComputerOrganization/Experiment3/source/pipeid.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pipeid
# 
# Top level modules:
# 	pipeid
# vlog -vlog01compat -work work +incdir+D:/ComputerOrganization/Experiment3/source {D:/ComputerOrganization/Experiment3/source/pipedereg.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pipedereg
# 
# Top level modules:
# 	pipedereg
# vlog -vlog01compat -work work +incdir+D:/ComputerOrganization/Experiment3/source {D:/ComputerOrganization/Experiment3/source/pipeexe.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pipeexe
# 
# Top level modules:
# 	pipeexe
# vlog -vlog01compat -work work +incdir+D:/ComputerOrganization/Experiment3/source {D:/ComputerOrganization/Experiment3/source/pipeemreg.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pipeemreg
# 
# Top level modules:
# 	pipeemreg
# vlog -vlog01compat -work work +incdir+D:/ComputerOrganization/Experiment3/source {D:/ComputerOrganization/Experiment3/source/pipemem.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pipemem
# 
# Top level modules:
# 	pipemem
# vlog -vlog01compat -work work +incdir+D:/ComputerOrganization/Experiment3/source {D:/ComputerOrganization/Experiment3/source/pipemwreg.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pipemwreg
# 
# Top level modules:
# 	pipemwreg
# vlog -vlog01compat -work work +incdir+D:/ComputerOrganization/Experiment3/source {D:/ComputerOrganization/Experiment3/source/pipefereg.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pipefdreg
# 
# Top level modules:
# 	pipefdreg
# vlog -vlog01compat -work work +incdir+D:/ComputerOrganization/Experiment3/source {D:/ComputerOrganization/Experiment3/source/irom.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module irom
# 
# Top level modules:
# 	irom
# vlog -vlog01compat -work work +incdir+D:/ComputerOrganization/Experiment3/source {D:/ComputerOrganization/Experiment3/source/pipecu.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pipecu
# 
# Top level modules:
# 	pipecu
# 
# vlog -vlog01compat -work work +incdir+D:/ComputerOrganization/Experiment3 {D:/ComputerOrganization/Experiment3/pipelined_computer_sim.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pipelined_computer_sim
# 
# Top level modules:
# 	pipelined_computer_sim
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  pipelined_computer_sim
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps pipelined_computer_sim 
# Loading work.pipelined_computer_sim
# Loading work.pipelined_computer
# Loading work.pipepc
# Loading work.pipeif
# Loading work.irom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.mux4x32
# Loading work.pipefdreg
# Loading work.pipeid
# Loading work.pipecu
# Loading work.regfile
# Loading work.pipedereg
# Loading work.pipeexe
# Loading work.mux2x32
# Loading work.alu
# Loading work.pipeemreg
# Loading work.pipemem
# Loading work.dram
# Loading work.io_output_reg
# Loading work.io_input_reg
# Loading work.io_input_mux
# Loading work.pipemwreg
# Loading work.sevenseg
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0resetn=0 clock_50M=1  mem_clk =0
#               125000out_port0 = 00000000000000000000000000001001  out_port1 = 00000000000000000000000000000001          4         5         2         8
