// Seed: 1275177689
module module_0 #(
    parameter id_21 = 32'd43,
    parameter id_5  = 32'd36
) (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  wire _id_5;
  assign id_1 = id_3;
  wire [1  <  1 : -1] id_6;
  logic [7:0]
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      _id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26;
  always @(posedge id_24[-1'b0] or posedge id_10) id_14[id_5<id_21 : 1] = id_14;
endmodule
module module_1 #(
    parameter id_3 = 32'd35,
    parameter id_6 = 32'd14
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    _id_6,
    id_7
);
  output wire id_7;
  inout wire _id_6;
  output wire id_5;
  inout wire id_4;
  inout wire _id_3;
  input wire id_2;
  output wire id_1;
  assign id_7 = id_6;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_4
  );
  wire [1 'h0 : 1 'd0] id_8;
  wire [id_6 : -1  ==  id_3] id_9;
endmodule
