

================================================================
== Vitis HLS Report for 'keccak_squeeze_1'
================================================================
* Date:           Fri Mar 10 17:22:20 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  8.136 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       72|       72|  3.600 us|  3.600 us|   72|   72|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_540_5  |       20|       20|         5|          -|          -|     4|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "%call_ln536 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants" [dilithium2/fips202.c:536]   --->   Operation 9 'call' 'call_ln536' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 10 [1/1] (1.32ns)   --->   "%store_ln540 = store i3 0, i3 %i" [dilithium2/fips202.c:540]   --->   Operation 10 'store' 'store_ln540' <Predicate = true> <Delay = 1.32>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sm, void @empty_11, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln536 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants" [dilithium2/fips202.c:536]   --->   Operation 12 'call' 'call_ln536' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln540 = br void %for.inc141" [dilithium2/fips202.c:540]   --->   Operation 13 'br' 'br_ln540' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%i_55 = load i3 %i" [dilithium2/fips202.c:541]   --->   Operation 14 'load' 'i_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln540 = zext i3 %i_55" [dilithium2/fips202.c:540]   --->   Operation 15 'zext' 'zext_ln540' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (1.00ns)   --->   "%icmp_ln540 = icmp_eq  i3 %i_55, i3 4" [dilithium2/fips202.c:540]   --->   Operation 16 'icmp' 'icmp_ln540' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (1.34ns)   --->   "%add_ln540 = add i3 %i_55, i3 1" [dilithium2/fips202.c:540]   --->   Operation 18 'add' 'add_ln540' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln540 = br i1 %icmp_ln540, void %for.inc141.split, void %cleanup" [dilithium2/fips202.c:540]   --->   Operation 19 'br' 'br_ln540' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%s_addr = getelementptr i64 %s, i64 0, i64 %zext_ln540" [dilithium2/fips202.c:541]   --->   Operation 20 'getelementptr' 's_addr' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_3 : Operation 21 [2/2] (2.77ns)   --->   "%s_load = load i5 %s_addr" [dilithium2/fips202.c:541]   --->   Operation 21 'load' 's_load' <Predicate = (!icmp_ln540)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln541_1 = trunc i3 %i_55" [dilithium2/fips202.c:541]   --->   Operation 22 'trunc' 'trunc_ln541_1' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.32ns)   --->   "%store_ln540 = store i3 %add_ln540, i3 %i" [dilithium2/fips202.c:540]   --->   Operation 23 'store' 'store_ln540' <Predicate = (!icmp_ln540)> <Delay = 1.32>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 24 'ret' 'ret_ln0' <Predicate = (icmp_ln540)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.54>
ST_4 : Operation 25 [1/2] (2.77ns)   --->   "%s_load = load i5 %s_addr" [dilithium2/fips202.c:541]   --->   Operation 25 'load' 's_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln541 = trunc i64 %s_load" [dilithium2/fips202.c:541]   --->   Operation 26 'trunc' 'trunc_ln541' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln541_1, i3 0" [dilithium2/fips202.c:541]   --->   Operation 27 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i5 %shl_ln" [dilithium2/fips202.c:541]   --->   Operation 28 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%sm_addr = getelementptr i8 %sm, i64 0, i64 %zext_ln541" [dilithium2/fips202.c:541]   --->   Operation 29 'getelementptr' 'sm_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (2.77ns)   --->   "%store_ln541 = store i8 %trunc_ln541, i13 %sm_addr" [dilithium2/fips202.c:541]   --->   Operation 30 'store' 'store_ln541' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %s_load, i32 8, i32 15" [dilithium2/fips202.c:542]   --->   Operation 31 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%or_ln542 = or i5 %shl_ln, i5 1" [dilithium2/fips202.c:542]   --->   Operation 32 'or' 'or_ln542' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln542 = zext i5 %or_ln542" [dilithium2/fips202.c:542]   --->   Operation 33 'zext' 'zext_ln542' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%sm_addr_11 = getelementptr i8 %sm, i64 0, i64 %zext_ln542" [dilithium2/fips202.c:542]   --->   Operation 34 'getelementptr' 'sm_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (2.77ns)   --->   "%store_ln542 = store i8 %trunc_ln, i13 %sm_addr_11" [dilithium2/fips202.c:542]   --->   Operation 35 'store' 'store_ln542' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln13 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %s_load, i32 16, i32 23" [dilithium2/fips202.c:543]   --->   Operation 36 'partselect' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln14 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %s_load, i32 24, i32 31" [dilithium2/fips202.c:544]   --->   Operation 37 'partselect' 'trunc_ln14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln15 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %s_load, i32 32, i32 39" [dilithium2/fips202.c:545]   --->   Operation 38 'partselect' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln16 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %s_load, i32 40, i32 47" [dilithium2/fips202.c:546]   --->   Operation 39 'partselect' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln17 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %s_load, i32 48, i32 55" [dilithium2/fips202.c:547]   --->   Operation 40 'partselect' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln18 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %s_load, i32 56, i32 63" [dilithium2/fips202.c:548]   --->   Operation 41 'partselect' 'trunc_ln18' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%or_ln543 = or i5 %shl_ln, i5 2" [dilithium2/fips202.c:543]   --->   Operation 42 'or' 'or_ln543' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln543 = zext i5 %or_ln543" [dilithium2/fips202.c:543]   --->   Operation 43 'zext' 'zext_ln543' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%sm_addr_12 = getelementptr i8 %sm, i64 0, i64 %zext_ln543" [dilithium2/fips202.c:543]   --->   Operation 44 'getelementptr' 'sm_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (2.77ns)   --->   "%store_ln543 = store i8 %trunc_ln13, i13 %sm_addr_12" [dilithium2/fips202.c:543]   --->   Operation 45 'store' 'store_ln543' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%or_ln544 = or i5 %shl_ln, i5 3" [dilithium2/fips202.c:544]   --->   Operation 46 'or' 'or_ln544' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i5 %or_ln544" [dilithium2/fips202.c:544]   --->   Operation 47 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%sm_addr_13 = getelementptr i8 %sm, i64 0, i64 %zext_ln544" [dilithium2/fips202.c:544]   --->   Operation 48 'getelementptr' 'sm_addr_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (2.77ns)   --->   "%store_ln544 = store i8 %trunc_ln14, i13 %sm_addr_13" [dilithium2/fips202.c:544]   --->   Operation 49 'store' 'store_ln544' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>

State 6 <SV = 5> <Delay = 2.77>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%or_ln545 = or i5 %shl_ln, i5 4" [dilithium2/fips202.c:545]   --->   Operation 50 'or' 'or_ln545' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln545 = zext i5 %or_ln545" [dilithium2/fips202.c:545]   --->   Operation 51 'zext' 'zext_ln545' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%sm_addr_14 = getelementptr i8 %sm, i64 0, i64 %zext_ln545" [dilithium2/fips202.c:545]   --->   Operation 52 'getelementptr' 'sm_addr_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (2.77ns)   --->   "%store_ln545 = store i8 %trunc_ln15, i13 %sm_addr_14" [dilithium2/fips202.c:545]   --->   Operation 53 'store' 'store_ln545' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%or_ln546 = or i5 %shl_ln, i5 5" [dilithium2/fips202.c:546]   --->   Operation 54 'or' 'or_ln546' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln546 = zext i5 %or_ln546" [dilithium2/fips202.c:546]   --->   Operation 55 'zext' 'zext_ln546' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%sm_addr_15 = getelementptr i8 %sm, i64 0, i64 %zext_ln546" [dilithium2/fips202.c:546]   --->   Operation 56 'getelementptr' 'sm_addr_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (2.77ns)   --->   "%store_ln546 = store i8 %trunc_ln16, i13 %sm_addr_15" [dilithium2/fips202.c:546]   --->   Operation 57 'store' 'store_ln546' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>

State 7 <SV = 6> <Delay = 2.77>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln504 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [dilithium2/fips202.c:504]   --->   Operation 58 'specloopname' 'specloopname_ln504' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%or_ln547 = or i5 %shl_ln, i5 6" [dilithium2/fips202.c:547]   --->   Operation 59 'or' 'or_ln547' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln547 = zext i5 %or_ln547" [dilithium2/fips202.c:547]   --->   Operation 60 'zext' 'zext_ln547' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%sm_addr_16 = getelementptr i8 %sm, i64 0, i64 %zext_ln547" [dilithium2/fips202.c:547]   --->   Operation 61 'getelementptr' 'sm_addr_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (2.77ns)   --->   "%store_ln547 = store i8 %trunc_ln17, i13 %sm_addr_16" [dilithium2/fips202.c:547]   --->   Operation 62 'store' 'store_ln547' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%or_ln548 = or i5 %shl_ln, i5 7" [dilithium2/fips202.c:548]   --->   Operation 63 'or' 'or_ln548' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln548 = zext i5 %or_ln548" [dilithium2/fips202.c:548]   --->   Operation 64 'zext' 'zext_ln548' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%sm_addr_17 = getelementptr i8 %sm, i64 0, i64 %zext_ln548" [dilithium2/fips202.c:548]   --->   Operation 65 'getelementptr' 'sm_addr_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (2.77ns)   --->   "%store_ln548 = store i8 %trunc_ln18, i13 %sm_addr_17" [dilithium2/fips202.c:548]   --->   Operation 66 'store' 'store_ln548' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln540 = br void %for.inc141" [dilithium2/fips202.c:540]   --->   Operation 67 'br' 'br_ln540' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 1.32ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'store' operation ('store_ln540', dilithium2/fips202.c:540) of constant 0 on local variable 'i' [7]  (1.32 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 2.77ns
The critical path consists of the following:
	'load' operation ('i', dilithium2/fips202.c:541) on local variable 'i' [10]  (0 ns)
	'getelementptr' operation ('s_addr', dilithium2/fips202.c:541) [18]  (0 ns)
	'load' operation ('s_load', dilithium2/fips202.c:541) on array 's' [19]  (2.77 ns)

 <State 4>: 5.54ns
The critical path consists of the following:
	'load' operation ('s_load', dilithium2/fips202.c:541) on array 's' [19]  (2.77 ns)
	'store' operation ('store_ln541', dilithium2/fips202.c:541) of variable 'trunc_ln541', dilithium2/fips202.c:541 on array 'sm' [25]  (2.77 ns)

 <State 5>: 2.77ns
The critical path consists of the following:
	'or' operation ('or_ln543', dilithium2/fips202.c:543) [32]  (0 ns)
	'getelementptr' operation ('sm_addr_12', dilithium2/fips202.c:543) [34]  (0 ns)
	'store' operation ('store_ln543', dilithium2/fips202.c:543) of variable 'trunc_ln13', dilithium2/fips202.c:543 on array 'sm' [35]  (2.77 ns)

 <State 6>: 2.77ns
The critical path consists of the following:
	'or' operation ('or_ln545', dilithium2/fips202.c:545) [42]  (0 ns)
	'getelementptr' operation ('sm_addr_14', dilithium2/fips202.c:545) [44]  (0 ns)
	'store' operation ('store_ln545', dilithium2/fips202.c:545) of variable 'trunc_ln15', dilithium2/fips202.c:545 on array 'sm' [45]  (2.77 ns)

 <State 7>: 2.77ns
The critical path consists of the following:
	'or' operation ('or_ln547', dilithium2/fips202.c:547) [52]  (0 ns)
	'getelementptr' operation ('sm_addr_16', dilithium2/fips202.c:547) [54]  (0 ns)
	'store' operation ('store_ln547', dilithium2/fips202.c:547) of variable 'trunc_ln17', dilithium2/fips202.c:547 on array 'sm' [55]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
