                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ISO C Compiler 
                                      3 ; Version 4.2.14 #0 (Linux)
                                      4 ;--------------------------------------------------------
                                      5 	.module __stdc_bit_ceilull
                                      6 	.optsdcc -mds390 --model-flat24
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; CPU specific extensions
                                     10 ;--------------------------------------------------------
                                     11 	.DS80C390
                                     12 	.amode	2	; 24 bit flat addressing
                           000082    13 dpl	=	0x82
                           000083    14 dph	=	0x83
                           000084    15 dpl1	=	0x84
                           000085    16 dph1	=	0x85
                           000086    17 dps	=	0x86
                           000093    18 dpx	=	0x93
                           000095    19 dpx1	=	0x95
                           00009B    20 esp	=	0x9B
                           00009C    21 ap	=	0x9C
                           00009C    22 acc1	=	0x9C
                           0000D1    23 mcnt0	=	0xD1
                           0000D2    24 mcnt1	=	0xD2
                           0000D3    25 ma	=	0xD3
                           0000D4    26 mb	=	0xD4
                           0000D5    27 mc	=	0xD5
                           00009D    28 acon	=	0x9D
                           0000C6    29 mcon	=	0xC6
                           0000D1    30 F1	=	0xD1	; user flag
                                     31 ;--------------------------------------------------------
                                     32 ; Public variables in this module
                                     33 ;--------------------------------------------------------
                                     34 	.globl ___stdc_bit_ceilull
                                     35 ;--------------------------------------------------------
                                     36 ; special function registers
                                     37 ;--------------------------------------------------------
                                     38 ;--------------------------------------------------------
                                     39 ; special function bits
                                     40 ;--------------------------------------------------------
                                     41 ;--------------------------------------------------------
                                     42 ; overlayable register banks
                                     43 ;--------------------------------------------------------
                                     44 	.area REG_BANK_0	(REL,OVR,DATA)
      000000                         45 	.ds 8
                                     46 ;--------------------------------------------------------
                                     47 ; internal ram data
                                     48 ;--------------------------------------------------------
                                     49 	.area DSEG    (DATA)
                                     50 ;--------------------------------------------------------
                                     51 ; overlayable items in internal ram
                                     52 ;--------------------------------------------------------
                                     53 ;--------------------------------------------------------
                                     54 ; indirectly addressable internal ram data
                                     55 ;--------------------------------------------------------
                                     56 	.area ISEG    (DATA)
                                     57 ;--------------------------------------------------------
                                     58 ; absolute internal ram data
                                     59 ;--------------------------------------------------------
                                     60 	.area IABS    (ABS,DATA)
                                     61 	.area IABS    (ABS,DATA)
                                     62 ;--------------------------------------------------------
                                     63 ; bit data
                                     64 ;--------------------------------------------------------
                                     65 	.area BSEG    (BIT)
                                     66 ;--------------------------------------------------------
                                     67 ; paged external ram data
                                     68 ;--------------------------------------------------------
                                     69 	.area PSEG    (PAG,XDATA)
                                     70 ;--------------------------------------------------------
                                     71 ; uninitialized external ram data
                                     72 ;--------------------------------------------------------
                                     73 	.area XSEG    (XDATA)
      000000                         74 ___stdc_bit_ceilull_value_65536_9:
      000000                         75 	.ds 8
      000008                         76 ___stdc_bit_ceilull_sloc0_1_0:
      000008                         77 	.ds 1
                                     78 ;--------------------------------------------------------
                                     79 ; absolute external ram data
                                     80 ;--------------------------------------------------------
                                     81 	.area XABS    (ABS,XDATA)
                                     82 ;--------------------------------------------------------
                                     83 ; initialized external ram data
                                     84 ;--------------------------------------------------------
                                     85 	.area XISEG   (XDATA)
                                     86 ;--------------------------------------------------------
                                     87 ; global & static initialisations
                                     88 ;--------------------------------------------------------
                                     89 	.area HOME    (CODE)
                                     90 	.area GSINIT  (CODE)
                                     91 	.area GSFINAL (CODE)
                                     92 	.area GSINIT  (CODE)
                                     93 ;--------------------------------------------------------
                                     94 ; Home
                                     95 ;--------------------------------------------------------
                                     96 	.area HOME    (CODE)
                                     97 	.area HOME    (CODE)
                                     98 ;--------------------------------------------------------
                                     99 ; code
                                    100 ;--------------------------------------------------------
                                    101 	.area CSEG    (CODE)
                                    102 ;------------------------------------------------------------
                                    103 ;Allocation info for local variables in function '__stdc_bit_ceilull'
                                    104 ;------------------------------------------------------------
                                    105 ;value                     Allocated with name '___stdc_bit_ceilull_value_65536_9'
                                    106 ;i                         Allocated to registers 
                                    107 ;sloc0                     Allocated with name '___stdc_bit_ceilull_sloc0_1_0'
                                    108 ;------------------------------------------------------------
                                    109 ;	__stdc_bit_ceilull.c:37: unsigned long long __stdc_bit_ceilull(unsigned long long value)
                                    110 ;	-----------------------------------------
                                    111 ;	 function __stdc_bit_ceilull
                                    112 ;	-----------------------------------------
      000000                        113 ___stdc_bit_ceilull:
                           000002   114 	ar2 = 0x02
                           000003   115 	ar3 = 0x03
                           000004   116 	ar4 = 0x04
                           000005   117 	ar5 = 0x05
                           000006   118 	ar6 = 0x06
                           000007   119 	ar7 = 0x07
                           000000   120 	ar0 = 0x00
                           000001   121 	ar1 = 0x01
      000000 75 86 01         [12]  122 	mov	dps, #1
      000003 90s00r00r00      [12]  123 	mov	dptr, #___stdc_bit_ceilull_value_65536_9
      000007 15 86            [ 8]  124 	dec	dps
                                    125 ;	assignResultValue special case for ACC.
      000009 C0 E0            [ 8]  126 	push	acc
      00000B 05 86            [ 8]  127 	inc	dps
      00000D E5 82            [ 8]  128 	mov	a,dpl
      00000F F0               [ 8]  129 	movx	@dptr,a
      000010 A3               [12]  130 	inc	dptr
      000011 E5 83            [ 8]  131 	mov	a,dph
      000013 F0               [ 8]  132 	movx	@dptr,a
      000014 A3               [12]  133 	inc	dptr
      000015 E5 93            [ 8]  134 	mov	a,dpx
      000017 F0               [ 8]  135 	movx	@dptr,a
      000018 A3               [12]  136 	inc	dptr
      000019 E5 F0            [ 8]  137 	mov	a,b
      00001B F0               [ 8]  138 	movx	@dptr,a
      00001C D0 E0            [ 8]  139 	pop	acc
      00001E A3               [12]  140 	inc	dptr
      00001F F0               [ 8]  141 	movx	@dptr,a
      000020 A3               [12]  142 	inc	dptr
      000021 EC               [ 4]  143 	mov	a,r4
      000022 F0               [ 8]  144 	movx	@dptr,a
      000023 A3               [12]  145 	inc	dptr
      000024 ED               [ 4]  146 	mov	a,r5
      000025 F0               [ 8]  147 	movx	@dptr,a
      000026 A3               [12]  148 	inc	dptr
      000027 EE               [ 4]  149 	mov	a,r6
      000028 F0               [ 8]  150 	movx	@dptr,a
      000029 75 86 00         [12]  151 	mov	dps,#0
                                    152 ;	__stdc_bit_ceilull.c:40: for(i = 0; i < ULLONG_WIDTH; i++)
                                    153 ;	genAssign: resultIsFar = TRUE
      00002C 90s00r00r08      [12]  154 	mov	dptr,#___stdc_bit_ceilull_sloc0_1_0
      000030 E4               [ 4]  155 	clr	a
      000031 F0               [ 8]  156 	movx	@dptr,a
      000032                        157 00104$:
                                    158 ;	__stdc_bit_ceilull.c:41: if(value <= (1ull << i))
      000032 90s00r00r08      [12]  159 	mov	dptr,#___stdc_bit_ceilull_sloc0_1_0
      000036 C5 F0            [ 8]  160 	xch	a, b
      000038 E0               [ 8]  161 	movx	a,@dptr
      000039 C5 F0            [ 8]  162 	xch	a, b
      00003B 05 F0            [ 8]  163 	inc	b
      00003D 7B 01            [ 8]  164 	mov	r3,#0x01
      00003F 7C 00            [ 8]  165 	mov	r4,#0x00
      000041 7D 00            [ 8]  166 	mov	r5,#0x00
      000043 7E 00            [ 8]  167 	mov	r6,#0x00
      000045 7F 00            [ 8]  168 	mov	r7,#0x00
      000047 78 00            [ 8]  169 	mov	r0,#0x00
      000049 79 00            [ 8]  170 	mov	r1,#0x00
      00004B 7A 00            [ 8]  171 	mov	r2,#0x00
      00004D 80 19            [12]  172 	sjmp	00118$
      00004F                        173 00117$:
      00004F EB               [ 4]  174 	mov	a,r3
      000050 25 E0            [ 8]  175 	add	a,acc
      000052 FB               [ 4]  176 	mov	r3,a
      000053 EC               [ 4]  177 	mov	a,r4
      000054 33               [ 4]  178 	rlc	a
      000055 FC               [ 4]  179 	mov	r4,a
      000056 ED               [ 4]  180 	mov	a,r5
      000057 33               [ 4]  181 	rlc	a
      000058 FD               [ 4]  182 	mov	r5,a
      000059 EE               [ 4]  183 	mov	a,r6
      00005A 33               [ 4]  184 	rlc	a
      00005B FE               [ 4]  185 	mov	r6,a
      00005C EF               [ 4]  186 	mov	a,r7
      00005D 33               [ 4]  187 	rlc	a
      00005E FF               [ 4]  188 	mov	r7,a
      00005F E8               [ 4]  189 	mov	a,r0
      000060 33               [ 4]  190 	rlc	a
      000061 F8               [ 4]  191 	mov	r0,a
      000062 E9               [ 4]  192 	mov	a,r1
      000063 33               [ 4]  193 	rlc	a
      000064 F9               [ 4]  194 	mov	r1,a
      000065 EA               [ 4]  195 	mov	a,r2
      000066 33               [ 4]  196 	rlc	a
      000067 FA               [ 4]  197 	mov	r2,a
      000068                        198 00118$:
      000068 D5 F0 E4         [16]  199 	djnz	b,00117$
      00006B 90s00r00r00      [12]  200 	mov	dptr,#___stdc_bit_ceilull_value_65536_9
      00006F C3               [ 4]  201 	clr	c
      000070 EB               [ 4]  202 	mov	a,r3
      000071 C5 F0            [ 8]  203 	xch	a, b
      000073 E0               [ 8]  204 	movx	a,@dptr
      000074 C5 F0            [ 8]  205 	xch	a, b
      000076 95 F0            [ 8]  206 	subb	a,b
      000078 EC               [ 4]  207 	mov	a,r4
      000079 C5 F0            [ 8]  208 	xch	a, b
      00007B A3               [12]  209 	inc	dptr
      00007C E0               [ 8]  210 	movx	a,@dptr
      00007D C5 F0            [ 8]  211 	xch	a, b
      00007F 95 F0            [ 8]  212 	subb	a,b
      000081 ED               [ 4]  213 	mov	a,r5
      000082 C5 F0            [ 8]  214 	xch	a, b
      000084 A3               [12]  215 	inc	dptr
      000085 E0               [ 8]  216 	movx	a,@dptr
      000086 C5 F0            [ 8]  217 	xch	a, b
      000088 95 F0            [ 8]  218 	subb	a,b
      00008A EE               [ 4]  219 	mov	a,r6
      00008B C5 F0            [ 8]  220 	xch	a, b
      00008D A3               [12]  221 	inc	dptr
      00008E E0               [ 8]  222 	movx	a,@dptr
      00008F C5 F0            [ 8]  223 	xch	a, b
      000091 95 F0            [ 8]  224 	subb	a,b
      000093 EF               [ 4]  225 	mov	a,r7
      000094 C5 F0            [ 8]  226 	xch	a, b
      000096 A3               [12]  227 	inc	dptr
      000097 E0               [ 8]  228 	movx	a,@dptr
      000098 C5 F0            [ 8]  229 	xch	a, b
      00009A 95 F0            [ 8]  230 	subb	a,b
      00009C E8               [ 4]  231 	mov	a,r0
      00009D C5 F0            [ 8]  232 	xch	a, b
      00009F A3               [12]  233 	inc	dptr
      0000A0 E0               [ 8]  234 	movx	a,@dptr
      0000A1 C5 F0            [ 8]  235 	xch	a, b
      0000A3 95 F0            [ 8]  236 	subb	a,b
      0000A5 E9               [ 4]  237 	mov	a,r1
      0000A6 C5 F0            [ 8]  238 	xch	a, b
      0000A8 A3               [12]  239 	inc	dptr
      0000A9 E0               [ 8]  240 	movx	a,@dptr
      0000AA C5 F0            [ 8]  241 	xch	a, b
      0000AC 95 F0            [ 8]  242 	subb	a,b
      0000AE EA               [ 4]  243 	mov	a,r2
      0000AF C5 F0            [ 8]  244 	xch	a, b
      0000B1 A3               [12]  245 	inc	dptr
      0000B2 E0               [ 8]  246 	movx	a,@dptr
      0000B3 C5 F0            [ 8]  247 	xch	a, b
      0000B5 95 F0            [ 8]  248 	subb	a,b
      0000B7 50 16            [12]  249 	jnc  00103$
      0000B9                        250 00119$:
                                    251 ;	__stdc_bit_ceilull.c:40: for(i = 0; i < ULLONG_WIDTH; i++)
      0000B9 90s00r00r08      [12]  252 	mov	dptr,#___stdc_bit_ceilull_sloc0_1_0
      0000BD E0               [ 8]  253 	movx	a,@dptr
      0000BE 24 01            [ 8]  254 	add	a,#0x01
      0000C0 F0               [ 8]  255 	movx	@dptr,a
      0000C1 90s00r00r08      [12]  256 	mov	dptr,#___stdc_bit_ceilull_sloc0_1_0
      0000C5 E0               [ 8]  257 	movx	a,@dptr
      0000C6 B4 40 00         [16]  258 	cjne	a,#0x40,00120$
      0000C9                        259 00120$:
      0000C9 50 04            [12]  260 	jnc	00121$
      0000CB 02s00r00r32      [16]  261 	ljmp	00104$
      0000CF                        262 00121$:
      0000CF                        263 00103$:
                                    264 ;	__stdc_bit_ceilull.c:43: return (1ull << i);
      0000CF 90s00r00r08      [12]  265 	mov	dptr,#___stdc_bit_ceilull_sloc0_1_0
      0000D3 C5 F0            [ 8]  266 	xch	a, b
      0000D5 E0               [ 8]  267 	movx	a,@dptr
      0000D6 C5 F0            [ 8]  268 	xch	a, b
      0000D8 05 F0            [ 8]  269 	inc	b
      0000DA 7A 01            [ 8]  270 	mov	r2,#0x01
      0000DC 7B 00            [ 8]  271 	mov	r3,#0x00
      0000DE 7C 00            [ 8]  272 	mov	r4,#0x00
      0000E0 7D 00            [ 8]  273 	mov	r5,#0x00
      0000E2 7E 00            [ 8]  274 	mov	r6,#0x00
      0000E4 7F 00            [ 8]  275 	mov	r7,#0x00
      0000E6 78 00            [ 8]  276 	mov	r0,#0x00
      0000E8 79 00            [ 8]  277 	mov	r1,#0x00
      0000EA 80 19            [12]  278 	sjmp	00123$
      0000EC                        279 00122$:
      0000EC EA               [ 4]  280 	mov	a,r2
      0000ED 25 E0            [ 8]  281 	add	a,acc
      0000EF FA               [ 4]  282 	mov	r2,a
      0000F0 EB               [ 4]  283 	mov	a,r3
      0000F1 33               [ 4]  284 	rlc	a
      0000F2 FB               [ 4]  285 	mov	r3,a
      0000F3 EC               [ 4]  286 	mov	a,r4
      0000F4 33               [ 4]  287 	rlc	a
      0000F5 FC               [ 4]  288 	mov	r4,a
      0000F6 ED               [ 4]  289 	mov	a,r5
      0000F7 33               [ 4]  290 	rlc	a
      0000F8 FD               [ 4]  291 	mov	r5,a
      0000F9 EE               [ 4]  292 	mov	a,r6
      0000FA 33               [ 4]  293 	rlc	a
      0000FB FE               [ 4]  294 	mov	r6,a
      0000FC EF               [ 4]  295 	mov	a,r7
      0000FD 33               [ 4]  296 	rlc	a
      0000FE FF               [ 4]  297 	mov	r7,a
      0000FF E8               [ 4]  298 	mov	a,r0
      000100 33               [ 4]  299 	rlc	a
      000101 F8               [ 4]  300 	mov	r0,a
      000102 E9               [ 4]  301 	mov	a,r1
      000103 33               [ 4]  302 	rlc	a
      000104 F9               [ 4]  303 	mov	r1,a
      000105                        304 00123$:
      000105 D5 F0 E4         [16]  305 	djnz	b,00122$
      000108 8A 82            [ 8]  306 	mov	dpl,r2
      00010A 8B 83            [ 8]  307 	mov	dph,r3
      00010C 8C 93            [ 8]  308 	mov	dpx,r4
      00010E 8D F0            [ 8]  309 	mov	b,r5
      000110 EE               [ 4]  310 	mov	a,r6
      000111 8F 04            [ 8]  311 	mov	ar4,r7
      000113 88 05            [ 8]  312 	mov	ar5,r0
      000115 89 06            [ 8]  313 	mov	ar6,r1
      000117                        314 00106$:
                                    315 ;	__stdc_bit_ceilull.c:44: }
      000117 22               [16]  316 	ret
                                    317 	.area CSEG    (CODE)
                                    318 	.area CONST   (CODE)
                                    319 	.area XINIT   (CODE)
                                    320 	.area CABS    (ABS,CODE)
