

================================================================
== Synthesis Summary Report of 'levmarq'
================================================================
+ General Information: 
    * Date:           Sun Jun 23 03:48:04 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        levmarq
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplusHBM
    * Target device:  xcvu35p-fsvh2104-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------+--------+-------+------------+-----------+------------+------------+------------+----------+------+----------+------------+------------+-----+
    |                Modules                |  Issue |       |  Latency   |  Latency  |  Iteration |            |    Trip    |          |      |          |            |            |     |
    |                & Loops                |  Type  | Slack |  (cycles)  |    (ns)   |   Latency  |  Interval  |    Count   | Pipelined| BRAM |    DSP   |     FF     |     LUT    | URAM|
    +---------------------------------------+--------+-------+------------+-----------+------------+------------+------------+----------+------+----------+------------+------------+-----+
    |+ levmarq                              |  Timing|  -0.31|           -|          -|           -|           -|           -|        no|     -|  15 (~0%)|  2295 (~0%)|  2230 (~0%)|    -|
    | o VITIS_LOOP_4_1                      |       -|   3.65|           -|          -|           -|           -|           -|        no|     -|         -|           -|           -|    -|
    |  o VITIS_LOOP_14_2                    |       -|   3.65|           -|          -|  2147483685|           -|           -|        no|     -|         -|           -|           -|    -|
    |   + levmarq_Pipeline_VITIS_LOOP_19_3  |       -|   0.07|  2147483664|  1.074e+10|           -|  2147483664|           -|        no|     -|         -|   386 (~0%)|   223 (~0%)|    -|
    |    o VITIS_LOOP_19_3                  |       -|   3.65|  2147483662|  1.074e+10|          16|           1|  2147483648|       yes|     -|         -|           -|           -|    -|
    +---------------------------------------+--------+-------+------------+-----------+------------+------------+------------+----------+------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+---------------+-----------+----------+
| Port          | Direction | Bitwidth |
+---------------+-----------+----------+
| d_address0    | out       | 7        |
| d_d0          | out       | 32       |
| d_q0          | in        | 32       |
| dysq_address0 | out       | 10       |
| dysq_q0       | in        | 32       |
| g_address0    | out       | 7        |
| g_d0          | out       | 32       |
| g_q0          | in        | 32       |
| h_address0    | out       | 14       |
| h_address1    | out       | 14       |
| h_d0          | out       | 32       |
| h_q1          | in        | 32       |
| y_address0    | out       | 10       |
| y_q0          | in        | 32       |
+---------------+-----------+----------+

* Other Ports
+-------+---------+-----------+----------+
| Port  | Mode    | Direction | Bitwidth |
+-------+---------+-----------+----------+
| dummy | ap_none | in        | 32       |
| npar  | ap_none | in        | 32       |
| ny    | ap_none | in        | 32       |
+-------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| dummy    | in        | int      |
| ny       | in        | int      |
| dysq     | in        | float*   |
| npar     | in        | int      |
| g        | inout     | float*   |
| d        | inout     | float*   |
| y        | in        | float*   |
| h        | inout     | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+---------+----------+
| Argument | HW Interface  | HW Type | HW Usage |
+----------+---------------+---------+----------+
| dummy    | dummy         | port    |          |
| ny       | ny            | port    |          |
| dysq     | dysq_address0 | port    | offset   |
| dysq     | dysq_ce0      | port    |          |
| dysq     | dysq_q0       | port    |          |
| npar     | npar          | port    |          |
| g        | g_address0    | port    | offset   |
| g        | g_ce0         | port    |          |
| g        | g_we0         | port    |          |
| g        | g_d0          | port    |          |
| g        | g_q0          | port    |          |
| d        | d_address0    | port    | offset   |
| d        | d_ce0         | port    |          |
| d        | d_we0         | port    |          |
| d        | d_d0          | port    |          |
| d        | d_q0          | port    |          |
| y        | y_address0    | port    | offset   |
| y        | y_ce0         | port    |          |
| y        | y_q0          | port    |          |
| h        | h_address0    | port    | offset   |
| h        | h_ce0         | port    |          |
| h        | h_we0         | port    |          |
| h        | h_d0          | port    |          |
| h        | h_address1    | port    | offset   |
| h        | h_ce1         | port    |          |
| h        | h_q1          | port    |          |
+----------+---------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+------------------------------------------+-----+--------+------------+------+---------+---------+
| Name                                     | DSP | Pragma | Variable   | Op   | Impl    | Latency |
+------------------------------------------+-----+--------+------------+------+---------+---------+
| + levmarq                                | 15  |        |            |      |         |         |
|   add_ln4_fu_362_p2                      |     |        | add_ln4    | add  | fabric  | 0       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U14      | 3   |        | d_1        | fmul | maxdsp  | 3       |
|   faddfsub_32ns_32ns_32_5_full_dsp_1_U11 | 2   |        | add_i      | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U14      | 3   |        | mul1_i     | fmul | maxdsp  | 3       |
|   faddfsub_32ns_32ns_32_5_full_dsp_1_U11 | 2   |        | add2_i     | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U14      | 3   |        | mul3_i     | fmul | maxdsp  | 3       |
|   faddfsub_32ns_32ns_32_5_full_dsp_1_U11 | 2   |        | add4_i     | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U14      | 3   |        | mul5_i     | fmul | maxdsp  | 3       |
|   faddfsub_32ns_32ns_32_5_full_dsp_1_U11 | 2   |        | add6_i     | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U14      | 3   |        | mul7_i     | fmul | maxdsp  | 3       |
|   faddfsub_32ns_32ns_32_5_full_dsp_1_U11 | 2   |        | add8_i     | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U14      | 3   |        | mul9_i     | fmul | maxdsp  | 3       |
|   faddfsub_32ns_32ns_32_5_full_dsp_1_U11 | 2   |        | exp_d      | fadd | fulldsp | 4       |
|   faddfsub_32ns_32ns_32_5_full_dsp_1_U11 | 2   |        | out0       | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U15      | 3   |        | d_2        | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U12     | 2   |        | add12_i    | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U15      | 3   |        | mul13_i    | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U12     | 2   |        | add14_i    | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U15      | 3   |        | mul15_i    | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U12     | 2   |        | add16_i    | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U15      | 3   |        | mul17_i    | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U12     | 2   |        | add18_i    | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U15      | 3   |        | mul19_i    | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U12     | 2   |        | add20_i    | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U15      | 3   |        | mul21_i    | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U12     | 2   |        | exp_d_3    | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U16      | 3   |        | d_3        | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U13     | 2   |        | add24_i    | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U16      | 3   |        | mul25_i    | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U13     | 2   |        | add26_i    | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U16      | 3   |        | mul27_i    | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U13     | 2   |        | add28_i    | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U16      | 3   |        | mul29_i    | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U13     | 2   |        | add30_i    | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U16      | 3   |        | mul31_i    | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U13     | 2   |        | add32_i    | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U16      | 3   |        | mul33_i    | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U13     | 2   |        | exp_d_2    | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U14      | 3   |        | mul36_i    | fmul | maxdsp  | 3       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U14      | 3   |        | out2       | fmul | maxdsp  | 3       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U14      | 3   |        | d_4        | fmul | maxdsp  | 3       |
|   faddfsub_32ns_32ns_32_5_full_dsp_1_U11 | 2   |        | add_i1     | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U14      | 3   |        | mul1_i1    | fmul | maxdsp  | 3       |
|   faddfsub_32ns_32ns_32_5_full_dsp_1_U11 | 2   |        | add2_i1    | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U14      | 3   |        | mul3_i1    | fmul | maxdsp  | 3       |
|   faddfsub_32ns_32ns_32_5_full_dsp_1_U11 | 2   |        | add4_i1    | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U14      | 3   |        | mul5_i1    | fmul | maxdsp  | 3       |
|   faddfsub_32ns_32ns_32_5_full_dsp_1_U11 | 2   |        | add6_i1    | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U14      | 3   |        | mul7_i1    | fmul | maxdsp  | 3       |
|   faddfsub_32ns_32ns_32_5_full_dsp_1_U11 | 2   |        | add8_i1    | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U14      | 3   |        | mul9_i1    | fmul | maxdsp  | 3       |
|   faddfsub_32ns_32ns_32_5_full_dsp_1_U11 | 2   |        | dout       | fadd | fulldsp | 4       |
|   faddfsub_32ns_32ns_32_5_full_dsp_1_U11 | 2   |        | sub_i      | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U14      | 3   |        | mul11_i    | fmul | maxdsp  | 3       |
|   add_ln14_fu_404_p2                     |     |        | add_ln14   | add  | fabric  | 0       |
|   mul_7s_7s_7_1_1_U18                    |     |        | mul_ln15   | mul  | auto    | 0       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U14      | 3   |        | mul12_i    | fmul | maxdsp  | 3       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U14      | 3   |        | mul13_i1   | fmul | maxdsp  | 3       |
|   faddfsub_32ns_32ns_32_5_full_dsp_1_U11 | 2   |        | k          | fadd | fulldsp | 4       |
|   faddfsub_32ns_32ns_32_5_full_dsp_1_U11 | 2   |        | add        | fadd | fulldsp | 4       |
|   add_ln14_1_fu_429_p2                   |     |        | add_ln14_1 | add  | fabric  | 0       |
|  + levmarq_Pipeline_VITIS_LOOP_19_3      | 0   |        |            |      |         |         |
|    add_ln19_fu_156_p2                    |     |        | add_ln19   | add  | fabric  | 0       |
|    add_ln20_1_fu_169_p2                  |     |        | add_ln20_1 | add  | fabric  | 0       |
|    add_ln20_fu_179_p2                    |     |        | add_ln20   | add  | fabric  | 0       |
+------------------------------------------+-----+--------+------------+------+---------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

