// Seed: 3389037373
module module_0;
  assign id_1 = 1;
  wire id_2 = this;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  wire id_6;
  module_0();
endmodule
module module_2 (
    output supply1 id_0,
    output supply1 id_1,
    output wand void id_2,
    input tri0 id_3,
    input tri1 id_4,
    input wire id_5,
    output tri1 id_6,
    input supply1 id_7
);
  wand id_9 = 1 - 1;
  id_10(
      1
  );
  wire id_11, id_12;
endmodule
module module_3 (
    input supply0 id_0,
    input wire id_1,
    input tri1 id_2,
    output wire id_3,
    input wire id_4,
    input tri id_5,
    output tri id_6,
    input uwire id_7,
    input wor id_8,
    input uwire id_9,
    output wand id_10,
    input tri1 id_11,
    input supply0 id_12,
    input wire id_13,
    input wor id_14,
    output supply0 id_15,
    output tri id_16,
    input tri1 id_17
);
  assign id_16 = 1;
  module_2(
      id_15, id_16, id_6, id_2, id_2, id_13, id_6, id_7
  );
  wire id_19, id_20;
  xor (id_10, id_7, id_5, id_13, id_17, id_14, id_1, id_2, id_12, id_11, id_8, id_4, id_0, id_9);
endmodule
