# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../Code/NTNU/Datamaskinprosjekt/SPI/SPISlave.v" \
"../../../../SPI_again.srcs/sim_1/new/shiftRegister_testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
