#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x61da3bbad210 .scope module, "tb_signal_generator" "tb_signal_generator" 2 3;
 .timescale -8 -12;
P_0x61da3bbc3ce0 .param/l "CLOCK_ADDRESS" 0 2 10, C4<00110000000000000000000000011000>;
P_0x61da3bbc3d20 .param/l "ENABLE_ADDRESS" 0 2 4, C4<00110000000000000000000000000000>;
P_0x61da3bbc3d60 .param/l "FREQUENCY_ADDRESS" 0 2 5, C4<00110000000000000000000000000100>;
P_0x61da3bbc3da0 .param/l "PASO_DEF" 0 2 15, C4<00000000000000000101111110100100>;
P_0x61da3bbc3de0 .param/l "PHI_L1_ADDRESS" 0 2 7, C4<00110000000000000000000000001100>;
P_0x61da3bbc3e20 .param/l "PHI_L2_ADDRESS" 0 2 8, C4<00110000000000000000000000010000>;
P_0x61da3bbc3e60 .param/l "PHI_P_ADDRESS" 0 2 6, C4<00110000000000000000000000001000>;
P_0x61da3bbc3ea0 .param/l "PHI_R_ADDRESS" 0 2 9, C4<00110000000000000000000000010100>;
P_0x61da3bbc3ee0 .param/l "RETURN_ADDRESS" 0 2 11, C4<00110000000000000000000000011100>;
v0x61da3bbac270_0 .var "i_clk", 0 0;
v0x61da3bc18850_0 .var "i_enable", 0 0;
v0x61da3bc18960_0 .var "i_f_select", 3 0;
v0x61da3bc18a00_0 .var "i_test", 0 0;
v0x61da3bc18aa0_0 .var "i_wb_addr", 31 0;
v0x61da3bc18b90_0 .var "i_wb_clk", 0 0;
v0x61da3bc18c60_0 .var "i_wb_cyc", 0 0;
v0x61da3bc18d30_0 .var "i_wb_data", 31 0;
v0x61da3bc18e00_0 .var "i_wb_rst", 0 0;
v0x61da3bc18ed0_0 .var "i_wb_stb", 0 0;
v0x61da3bc18fa0_0 .var "i_wb_we", 0 0;
v0x61da3bc19070_0 .net "o_phi_l1", 0 0, v0x61da3bc17e30_0;  1 drivers
v0x61da3bc19140_0 .net "o_phi_l2", 0 0, v0x61da3bc17ef0_0;  1 drivers
v0x61da3bc19210_0 .net "o_phi_p", 0 0, v0x61da3bc17fb0_0;  1 drivers
v0x61da3bc192e0_0 .net "o_phi_r", 0 0, v0x61da3bc18070_0;  1 drivers
v0x61da3bc193b0_0 .net "o_test", 4 0, v0x61da3bc18130_0;  1 drivers
v0x61da3bc19480_0 .net "o_wb_ack", 0 0, v0x61da3bc18210_0;  1 drivers
v0x61da3bc19550_0 .net "o_wb_data", 31 0, v0x61da3bc182d0_0;  1 drivers
S_0x61da3bbae2a0 .scope module, "dut" "signal_generator" 2 46, 3 23 0, S_0x61da3bbad210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_wb_clk";
    .port_info 1 /INPUT 1 "i_wb_rst";
    .port_info 2 /INPUT 1 "i_wb_cyc";
    .port_info 3 /INPUT 1 "i_wb_stb";
    .port_info 4 /INPUT 1 "i_wb_we";
    .port_info 5 /INPUT 32 "i_wb_addr";
    .port_info 6 /INPUT 32 "i_wb_data";
    .port_info 7 /OUTPUT 1 "o_wb_ack";
    .port_info 8 /OUTPUT 32 "o_wb_data";
    .port_info 9 /INPUT 1 "i_test";
    .port_info 10 /OUTPUT 5 "o_test";
    .port_info 11 /INPUT 1 "i_enable";
    .port_info 12 /INPUT 4 "i_f_select";
    .port_info 13 /INPUT 1 "i_clk";
    .port_info 14 /OUTPUT 1 "o_phi_p";
    .port_info 15 /OUTPUT 1 "o_phi_l1";
    .port_info 16 /OUTPUT 1 "o_phi_l2";
    .port_info 17 /OUTPUT 1 "o_phi_r";
P_0x61da3bb77cf0 .param/l "CLOCK_ADDRESS" 0 3 31, C4<00110000000000000000000000011000>;
P_0x61da3bb77d30 .param/l "ENABLE_ADDRESS" 0 3 25, C4<00110000000000000000000000000000>;
P_0x61da3bb77d70 .param/l "FREQUENCY_ADDRESS" 0 3 26, C4<00110000000000000000000000000100>;
P_0x61da3bb77db0 .param/l "HOLD_CAPTURE" 1 3 77, C4<10>;
P_0x61da3bb77df0 .param/l "INITIAL_SETUP" 1 3 75, C4<00>;
P_0x61da3bb77e30 .param/l "MIN_TIEMPO_REQ" 1 3 55, C4<00000000000000000001000000001001>;
P_0x61da3bb77e70 .param/l "PASO_DEF" 0 3 24, C4<00000000000000000101111110100100>;
P_0x61da3bb77eb0 .param/l "PHI_L1_ADDRESS" 0 3 28, C4<00110000000000000000000000001100>;
P_0x61da3bb77ef0 .param/l "PHI_L2_ADDRESS" 0 3 29, C4<00110000000000000000000000010000>;
P_0x61da3bb77f30 .param/l "PHI_P_ADDRESS" 0 3 27, C4<00110000000000000000000000001000>;
P_0x61da3bb77f70 .param/l "PHI_P_WIDTH" 1 3 79, +C4<00000000000000000000000000010010>;
P_0x61da3bb77fb0 .param/l "PHI_R_ADDRESS" 0 3 30, C4<00110000000000000000000000010100>;
P_0x61da3bb77ff0 .param/l "PULSE_HPND" 1 3 78, C4<11>;
P_0x61da3bb78030 .param/l "RETURN_ADDRESS" 0 3 32, C4<00110000000000000000000000011100>;
P_0x61da3bb78070 .param/l "SHIFT_CHARGES" 1 3 76, C4<01>;
v0x61da3bc16cd0_0 .var "ciclos", 1 0;
v0x61da3bc16dd0_0 .var "contador", 31 0;
v0x61da3bc16eb0_0 .var "contador_waves", 13 0;
v0x61da3bc16f70_0 .var "estado", 1 0;
v0x61da3bc17050_0 .var "f_selected", 3 0;
v0x61da3bc17180_0 .net "i_clk", 0 0, v0x61da3bbac270_0;  1 drivers
v0x61da3bc17220_0 .net "i_clk_mux", 0 0, L_0x61da3bc19710;  1 drivers
v0x61da3bc172f0_0 .var "i_clk_wb", 0 0;
v0x61da3bc173c0_0 .net "i_enable", 0 0, v0x61da3bc18850_0;  1 drivers
v0x61da3bc17490_0 .net "i_enable_mux", 0 0, L_0x61da3bc19620;  1 drivers
v0x61da3bc17560_0 .var "i_enable_wb", 0 0;
v0x61da3bc17630_0 .net "i_f_select", 3 0, v0x61da3bc18960_0;  1 drivers
v0x61da3bc176d0_0 .net "i_f_select_mux", 3 0, L_0x61da3bc1a310;  1 drivers
v0x61da3bc17770_0 .var "i_f_select_wb", 3 0;
v0x61da3bc17810_0 .net "i_test", 0 0, v0x61da3bc18a00_0;  1 drivers
v0x61da3bc178b0_0 .net "i_wb_addr", 31 0, v0x61da3bc18aa0_0;  1 drivers
v0x61da3bc17990_0 .net "i_wb_clk", 0 0, v0x61da3bc18b90_0;  1 drivers
v0x61da3bc17a50_0 .net "i_wb_cyc", 0 0, v0x61da3bc18c60_0;  1 drivers
v0x61da3bc17b10_0 .net "i_wb_data", 31 0, v0x61da3bc18d30_0;  1 drivers
v0x61da3bc17bf0_0 .net "i_wb_rst", 0 0, v0x61da3bc18e00_0;  1 drivers
v0x61da3bc17cb0_0 .net "i_wb_stb", 0 0, v0x61da3bc18ed0_0;  1 drivers
v0x61da3bc17d70_0 .net "i_wb_we", 0 0, v0x61da3bc18fa0_0;  1 drivers
v0x61da3bc17e30_0 .var "o_phi_l1", 0 0;
v0x61da3bc17ef0_0 .var "o_phi_l2", 0 0;
v0x61da3bc17fb0_0 .var "o_phi_p", 0 0;
v0x61da3bc18070_0 .var "o_phi_r", 0 0;
v0x61da3bc18130_0 .var "o_test", 4 0;
v0x61da3bc18210_0 .var "o_wb_ack", 0 0;
v0x61da3bc182d0_0 .var "o_wb_data", 31 0;
v0x61da3bc183b0_0 .var "pulse_ended", 0 0;
v0x61da3bc18470_0 .var "sig_estado", 1 0;
E_0x61da3bbcbad0 .event posedge, v0x61da3bc17990_0;
E_0x61da3bbcb6d0 .event posedge, v0x61da3bbe8b70_0;
E_0x61da3bb9b9f0 .event edge, v0x61da3bc16f70_0;
E_0x61da3bbf65f0 .event edge, v0x61da3bc16f70_0, v0x61da3bc16cd0_0;
E_0x61da3bbf7620 .event edge, v0x61da3bc16f70_0, v0x61da3bc16dd0_0, v0x61da3bc16eb0_0, v0x61da3bc17050_0;
E_0x61da3bbf7660 .event posedge, v0x61da3bbe5070_0;
L_0x61da3bc198f0 .part v0x61da3bc17770_0, 0, 1;
L_0x61da3bc199e0 .part v0x61da3bc18960_0, 0, 1;
L_0x61da3bc19bc0 .part v0x61da3bc17770_0, 1, 1;
L_0x61da3bc19d00 .part v0x61da3bc18960_0, 1, 1;
L_0x61da3bc19ec0 .part v0x61da3bc17770_0, 2, 1;
L_0x61da3bc19fb0 .part v0x61da3bc18960_0, 2, 1;
L_0x61da3bc1a180 .part v0x61da3bc17770_0, 3, 1;
L_0x61da3bc1a220 .part v0x61da3bc18960_0, 3, 1;
L_0x61da3bc1a310 .concat8 [ 1 1 1 1], L_0x61da3bc19850, L_0x61da3bc19b20, L_0x61da3bc19e20, L_0x61da3bc1a0e0;
S_0x61da3bbae000 .scope module, "clock_mux" "signal_selector" 3 249, 4 18 0, S_0x61da3bbae2a0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "i_phi_r";
    .port_info 1 /INPUT 1 "i_phi_p";
    .port_info 2 /INPUT 1 "i_selector";
    .port_info 3 /OUTPUT 1 "o_salida";
v0x61da3bbe5070_0 .net "i_phi_p", 0 0, v0x61da3bbac270_0;  alias, 1 drivers
v0x61da3bbe8110_0 .net "i_phi_r", 0 0, v0x61da3bc172f0_0;  1 drivers
v0x61da3bbe8b70_0 .net "i_selector", 0 0, v0x61da3bc18a00_0;  alias, 1 drivers
v0x61da3bb797b0_0 .net "o_salida", 0 0, L_0x61da3bc19710;  alias, 1 drivers
L_0x61da3bc19710 .functor MUXZ 1, v0x61da3bbac270_0, v0x61da3bc172f0_0, v0x61da3bc18a00_0, C4<>;
S_0x61da3bc151e0 .scope module, "enable_mux" "signal_selector" 3 242, 4 18 0, S_0x61da3bbae2a0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "i_phi_r";
    .port_info 1 /INPUT 1 "i_phi_p";
    .port_info 2 /INPUT 1 "i_selector";
    .port_info 3 /OUTPUT 1 "o_salida";
v0x61da3bbaa390_0 .net "i_phi_p", 0 0, v0x61da3bc18850_0;  alias, 1 drivers
v0x61da3bbf6b90_0 .net "i_phi_r", 0 0, v0x61da3bc17560_0;  1 drivers
v0x61da3bc15420_0 .net "i_selector", 0 0, v0x61da3bc18a00_0;  alias, 1 drivers
v0x61da3bc15520_0 .net "o_salida", 0 0, L_0x61da3bc19620;  alias, 1 drivers
L_0x61da3bc19620 .functor MUXZ 1, v0x61da3bc18850_0, v0x61da3bc17560_0, v0x61da3bc18a00_0, C4<>;
S_0x61da3bc15650 .scope module, "freq_mux0" "signal_selector" 3 256, 4 18 0, S_0x61da3bbae2a0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "i_phi_r";
    .port_info 1 /INPUT 1 "i_phi_p";
    .port_info 2 /INPUT 1 "i_selector";
    .port_info 3 /OUTPUT 1 "o_salida";
v0x61da3bc15860_0 .net "i_phi_p", 0 0, L_0x61da3bc199e0;  1 drivers
v0x61da3bc15920_0 .net "i_phi_r", 0 0, L_0x61da3bc198f0;  1 drivers
v0x61da3bc159e0_0 .net "i_selector", 0 0, v0x61da3bc18a00_0;  alias, 1 drivers
v0x61da3bc15b00_0 .net "o_salida", 0 0, L_0x61da3bc19850;  1 drivers
L_0x61da3bc19850 .functor MUXZ 1, L_0x61da3bc199e0, L_0x61da3bc198f0, v0x61da3bc18a00_0, C4<>;
S_0x61da3bc15c20 .scope module, "freq_mux1" "signal_selector" 3 263, 4 18 0, S_0x61da3bbae2a0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "i_phi_r";
    .port_info 1 /INPUT 1 "i_phi_p";
    .port_info 2 /INPUT 1 "i_selector";
    .port_info 3 /OUTPUT 1 "o_salida";
v0x61da3bc15e00_0 .net "i_phi_p", 0 0, L_0x61da3bc19d00;  1 drivers
v0x61da3bc15ee0_0 .net "i_phi_r", 0 0, L_0x61da3bc19bc0;  1 drivers
v0x61da3bc15fa0_0 .net "i_selector", 0 0, v0x61da3bc18a00_0;  alias, 1 drivers
v0x61da3bc16070_0 .net "o_salida", 0 0, L_0x61da3bc19b20;  1 drivers
L_0x61da3bc19b20 .functor MUXZ 1, L_0x61da3bc19d00, L_0x61da3bc19bc0, v0x61da3bc18a00_0, C4<>;
S_0x61da3bc161c0 .scope module, "freq_mux2" "signal_selector" 3 270, 4 18 0, S_0x61da3bbae2a0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "i_phi_r";
    .port_info 1 /INPUT 1 "i_phi_p";
    .port_info 2 /INPUT 1 "i_selector";
    .port_info 3 /OUTPUT 1 "o_salida";
v0x61da3bc163f0_0 .net "i_phi_p", 0 0, L_0x61da3bc19fb0;  1 drivers
v0x61da3bc164d0_0 .net "i_phi_r", 0 0, L_0x61da3bc19ec0;  1 drivers
v0x61da3bc16590_0 .net "i_selector", 0 0, v0x61da3bc18a00_0;  alias, 1 drivers
v0x61da3bc16630_0 .net "o_salida", 0 0, L_0x61da3bc19e20;  1 drivers
L_0x61da3bc19e20 .functor MUXZ 1, L_0x61da3bc19fb0, L_0x61da3bc19ec0, v0x61da3bc18a00_0, C4<>;
S_0x61da3bc16780 .scope module, "freq_mux3" "signal_selector" 3 277, 4 18 0, S_0x61da3bbae2a0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "i_phi_r";
    .port_info 1 /INPUT 1 "i_phi_p";
    .port_info 2 /INPUT 1 "i_selector";
    .port_info 3 /OUTPUT 1 "o_salida";
v0x61da3bc16910_0 .net "i_phi_p", 0 0, L_0x61da3bc1a220;  1 drivers
v0x61da3bc169f0_0 .net "i_phi_r", 0 0, L_0x61da3bc1a180;  1 drivers
v0x61da3bc16ab0_0 .net "i_selector", 0 0, v0x61da3bc18a00_0;  alias, 1 drivers
v0x61da3bc16b80_0 .net "o_salida", 0 0, L_0x61da3bc1a0e0;  1 drivers
L_0x61da3bc1a0e0 .functor MUXZ 1, L_0x61da3bc1a220, L_0x61da3bc1a180, v0x61da3bc18a00_0, C4<>;
    .scope S_0x61da3bbae2a0;
T_0 ;
    %wait E_0x61da3bbf7660;
    %load/vec4 v0x61da3bc173c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x61da3bc17050_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x61da3bc16f70_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x61da3bc18470_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x61da3bc17630_0;
    %assign/vec4 v0x61da3bc17050_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x61da3bbae2a0;
T_1 ;
    %wait E_0x61da3bbf7660;
    %load/vec4 v0x61da3bc173c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61da3bc183b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x61da3bc16f70_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x61da3bc18470_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x61da3bc183b0_0;
    %inv;
    %assign/vec4 v0x61da3bc183b0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61da3bc183b0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x61da3bbae2a0;
T_2 ;
    %wait E_0x61da3bbf7660;
    %load/vec4 v0x61da3bc173c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61da3bc16dd0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x61da3bc183b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61da3bc16dd0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x61da3bc16dd0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x61da3bc16dd0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x61da3bbae2a0;
T_3 ;
    %wait E_0x61da3bbf7660;
    %load/vec4 v0x61da3bc173c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x61da3bc16cd0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x61da3bc16cd0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x61da3bc16f70_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x61da3bc16cd0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x61da3bc16cd0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x61da3bc16cd0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x61da3bbae2a0;
T_4 ;
    %wait E_0x61da3bbf7660;
    %load/vec4 v0x61da3bc173c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x61da3bc16eb0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x61da3bc16f70_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x61da3bc16eb0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x61da3bc16cd0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x61da3bc16eb0_0;
    %addi 1, 0, 14;
    %assign/vec4 v0x61da3bc16eb0_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x61da3bc16eb0_0;
    %assign/vec4 v0x61da3bc16eb0_0, 0;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x61da3bbae2a0;
T_5 ;
    %wait E_0x61da3bbf7660;
    %load/vec4 v0x61da3bc173c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x61da3bc16f70_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x61da3bc18470_0;
    %assign/vec4 v0x61da3bc16f70_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x61da3bbae2a0;
T_6 ;
    %wait E_0x61da3bbf7620;
    %load/vec4 v0x61da3bc16f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %pushi/vec4 18, 0, 32;
    %load/vec4 v0x61da3bc16dd0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x61da3bc16eb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x61da3bc18470_0, 0, 2;
    %jmp T_6.6;
T_6.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x61da3bc18470_0, 0, 2;
T_6.6 ;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x61da3bc16eb0_0;
    %pad/u 32;
    %cmpi/u 2051, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_6.7, 5;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x61da3bc18470_0, 0, 2;
    %jmp T_6.8;
T_6.7 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x61da3bc18470_0, 0, 2;
T_6.8 ;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x61da3bc16dd0_0;
    %pushi/vec4 4105, 0, 32;
    %load/vec4 v0x61da3bc17050_0;
    %pad/u 32;
    %muli 24484, 0, 32;
    %add;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_6.9, 5;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x61da3bc18470_0, 0, 2;
    %jmp T_6.10;
T_6.9 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x61da3bc18470_0, 0, 2;
T_6.10 ;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0x61da3bc16dd0_0;
    %pushi/vec4 4105, 0, 32;
    %load/vec4 v0x61da3bc17050_0;
    %pad/u 32;
    %muli 24484, 0, 32;
    %add;
    %addi 72, 0, 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_6.11, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x61da3bc18470_0, 0, 2;
    %jmp T_6.12;
T_6.11 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x61da3bc18470_0, 0, 2;
T_6.12 ;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x61da3bbae2a0;
T_7 ;
    %wait E_0x61da3bbf65f0;
    %load/vec4 v0x61da3bc16f70_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x61da3bc16cd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x61da3bc16f70_0;
    %cmpi/e 3, 0, 2;
    %flag_or 4, 8;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61da3bc18070_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61da3bc18070_0, 0, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x61da3bbae2a0;
T_8 ;
    %wait E_0x61da3bbf65f0;
    %load/vec4 v0x61da3bc16f70_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x61da3bc16cd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x61da3bc16cd0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x61da3bc16f70_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61da3bc17ef0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61da3bc17ef0_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x61da3bbae2a0;
T_9 ;
    %wait E_0x61da3bbf65f0;
    %load/vec4 v0x61da3bc16f70_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x61da3bc16cd0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x61da3bc16cd0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61da3bc17e30_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61da3bc17e30_0, 0, 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x61da3bbae2a0;
T_10 ;
    %wait E_0x61da3bb9b9f0;
    %load/vec4 v0x61da3bc16f70_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %load/vec4 v0x61da3bc16f70_0;
    %cmpi/e 0, 0, 2;
    %flag_or 4, 8;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61da3bc17fb0_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61da3bc17fb0_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x61da3bbae2a0;
T_11 ;
    %wait E_0x61da3bbcb6d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61da3bc18070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61da3bc17ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61da3bc17e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61da3bc17fb0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61da3bc16dd0_0, 0, 32;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x61da3bc16eb0_0, 0, 14;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61da3bc17050_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x61da3bc16f70_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x61da3bc18470_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x61da3bc16cd0_0, 0, 2;
    %jmp T_11;
    .thread T_11;
    .scope S_0x61da3bbae2a0;
T_12 ;
    %wait E_0x61da3bbcbad0;
    %load/vec4 v0x61da3bc17810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x61da3bc17bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61da3bc18210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61da3bc182d0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x61da3bc17cb0_0;
    %load/vec4 v0x61da3bc17a50_0;
    %and;
    %load/vec4 v0x61da3bc17d70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x61da3bc178b0_0;
    %dup/vec4;
    %pushi/vec4 805306368, 0, 32;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 805306372, 0, 32;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 805306392, 0, 32;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 805306396, 0, 32;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61da3bc182d0_0, 0;
    %jmp T_12.11;
T_12.6 ;
    %load/vec4 v0x61da3bc17b10_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x61da3bc17560_0, 0;
    %jmp T_12.11;
T_12.7 ;
    %load/vec4 v0x61da3bc17b10_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x61da3bc17770_0, 0;
    %jmp T_12.11;
T_12.8 ;
    %load/vec4 v0x61da3bc17b10_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x61da3bc172f0_0, 0;
    %jmp T_12.11;
T_12.9 ;
    %load/vec4 v0x61da3bc17b10_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0x61da3bc18130_0, 0;
    %jmp T_12.11;
T_12.11 ;
    %pop/vec4 1;
T_12.4 ;
    %load/vec4 v0x61da3bc17cb0_0;
    %load/vec4 v0x61da3bc17a50_0;
    %and;
    %load/vec4 v0x61da3bc17d70_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.12, 8;
    %load/vec4 v0x61da3bc178b0_0;
    %dup/vec4;
    %pushi/vec4 805306376, 0, 32;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 805306380, 0, 32;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %dup/vec4;
    %pushi/vec4 805306384, 0, 32;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %dup/vec4;
    %pushi/vec4 805306388, 0, 32;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61da3bc182d0_0, 0;
    %jmp T_12.19;
T_12.14 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x61da3bc17fb0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x61da3bc182d0_0, 0;
    %jmp T_12.19;
T_12.15 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x61da3bc17e30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x61da3bc182d0_0, 0;
    %jmp T_12.19;
T_12.16 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x61da3bc17ef0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x61da3bc182d0_0, 0;
    %jmp T_12.19;
T_12.17 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x61da3bc18070_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x61da3bc182d0_0, 0;
    %jmp T_12.19;
T_12.19 ;
    %pop/vec4 1;
T_12.12 ;
    %load/vec4 v0x61da3bc17cb0_0;
    %load/vec4 v0x61da3bc178b0_0;
    %pushi/vec4 805306368, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x61da3bc178b0_0;
    %pushi/vec4 805306372, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x61da3bc178b0_0;
    %pushi/vec4 805306392, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x61da3bc178b0_0;
    %pushi/vec4 805306396, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x61da3bc178b0_0;
    %pushi/vec4 805306376, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x61da3bc178b0_0;
    %pushi/vec4 805306380, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x61da3bc178b0_0;
    %pushi/vec4 805306384, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x61da3bc178b0_0;
    %pushi/vec4 805306388, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %assign/vec4 v0x61da3bc18210_0, 0;
T_12.3 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x61da3bbad210;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61da3bbac270_0, 0, 1;
T_13.0 ;
    %delay 100000, 0;
    %load/vec4 v0x61da3bbac270_0;
    %inv;
    %store/vec4 v0x61da3bbac270_0, 0, 1;
    %jmp T_13.0;
    %end;
    .thread T_13;
    .scope S_0x61da3bbad210;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61da3bc18b90_0, 0, 1;
T_14.0 ;
    %delay 20000, 0;
    %load/vec4 v0x61da3bc18b90_0;
    %inv;
    %store/vec4 v0x61da3bc18b90_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
    .scope S_0x61da3bbad210;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61da3bc18850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61da3bc18a00_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61da3bc18960_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61da3bc18ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61da3bc18c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61da3bc18fa0_0, 0, 1;
    %delay 10000000, 0;
    %pushi/vec4 805306372, 0, 32;
    %store/vec4 v0x61da3bc18aa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 805306392, 0, 32;
    %store/vec4 v0x61da3bc18aa0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000, 0;
    %delay 10000000, 0;
    %pushi/vec4 805306368, 0, 32;
    %store/vec4 v0x61da3bc18aa0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 400000000, 0;
    %pushi/vec4 805306368, 0, 32;
    %store/vec4 v0x61da3bc18aa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 100000000, 0;
    %pushi/vec4 805306396, 0, 32;
    %store/vec4 v0x61da3bc18aa0_0, 0, 32;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0x61da3bc18d30_0, 0, 32;
    %delay 400000000, 0;
    %delay 1000000, 0;
    %vpi_call 2 219 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x61da3bbad210;
T_16 ;
    %vpi_call 2 224 "$dumpfile", "wf_signal_generator.vcd" {0 0 0};
    %vpi_call 2 225 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x61da3bbad210 {0 0 0};
    %vpi_call 2 226 "$monitor", "Time: %0t | enable: %b | f_select: %b | phi_p: %b | phi_l1: %b | phi_l2: %b | phi_r: %b", $time, v0x61da3bc18850_0, v0x61da3bc18960_0, v0x61da3bc19210_0, v0x61da3bc19070_0, v0x61da3bc19140_0, v0x61da3bc192e0_0 {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_signal_generator_copy.v";
    "signal_generator.v";
    "./signal_selector.v";
