// Seed: 3285621971
module module_0 (
    input tri id_0,
    input supply1 id_1
    , id_4,
    output wor id_2
);
  initial begin : LABEL_0
    if (-1) $unsigned(58);
    ;
  end
endmodule
module module_1 #(
    parameter id_0 = 32'd48,
    parameter id_4 = 32'd72
) (
    input  wor  _id_0,
    input  tri0 id_1,
    input  tri  id_2,
    input  tri  id_3,
    input  wor  _id_4,
    input  wor  id_5,
    input  wire id_6,
    output wor  id_7,
    output wand id_8
);
  logic [{  id_0  {  id_0  ^  (  id_4  )  }  } : -1] id_10 = id_3;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_7
  );
  assign modCall_1.id_2 = 0;
  always @(-1) begin : LABEL_0
    id_10 = id_5;
  end
endmodule
