// PTX kernel code for the CUDA upchannelizer
// This file has been generated automatically by `upchan.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for upchan(::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=64, blocks_per_sm=16

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE // -- Begin function _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE
.func julia_AssertionError_4619
()
.noreturn
{
	trap;
}
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.global .align 1 .b8 exception26[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE
.visible .entry _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE(
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_0[16],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_1[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_2[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_3[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_4[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_5[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_6[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_7[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_8[32]
)
.reqntid 64, 1, 1
.minnctapersm 16
{
	.reg .pred 	%p<94>;
	.reg .b32 	%r<139>;
	.reg .f32 	%f<420>;
	.reg .b64 	%rd<30>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r21, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd2, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r22, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p1, %r22, 99327;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L17
	ld.param.u64 	%rd19, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_8];
	ld.param.u64 	%rd3, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_1];
	mov.u32 	%r23, %ctaid.x;
	shl.b32 	%r24, %r23, 6;
	mov.u32 	%r25, %tid.y;
	shl.b32 	%r26, %r25, 5;
	mov.u32 	%r27, %tid.x;
	or.b32  	%r28, %r26, %r27;
	or.b32  	%r29, %r28, %r24;
	mul.wide.u32 	%rd25, %r29, 4;
	add.s64 	%rd1, %rd19, %rd25;
	mov.u32 	%r30, 1;
	st.global.u32 	[%rd1], %r30;
	ld.global.u32 	%r1, [%rd3];
	setp.lt.s32 	%p2, %r1, 0;
	@%p2 bra 	$L__BB0_7;
// %bb.3:                               // %L199
	ld.param.u64 	%rd7, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_2];
	ld.global.u32 	%r2, [%rd7];
	setp.lt.s32 	%p3, %r2, %r1;
	setp.gt.s32 	%p4, %r2, 16384;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB0_7;
// %bb.4:                               // %L209
	ld.param.u64 	%rd11, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_3];
	ld.global.u32 	%r3, [%rd11];
	sub.s32 	%r31, %r2, %r1;
	and.b32  	%r32, %r31, 255;
	setp.ne.s32 	%p6, %r32, 0;
	setp.lt.s32 	%p7, %r3, 0;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	$L__BB0_7;
// %bb.5:                               // %L215
	ld.param.u64 	%rd15, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_4];
	ld.global.u32 	%r4, [%rd15];
	setp.lt.s32 	%p9, %r4, %r3;
	setp.gt.s32 	%p10, %r4, 8192;
	or.pred  	%p11, %p9, %p10;
	@%p11 bra 	$L__BB0_7;
// %bb.6:                               // %L225
	sub.s32 	%r33, %r4, %r3;
	add.s32 	%r34, %r33, 3;
	and.b32  	%r35, %r34, 127;
	setp.eq.s32 	%p12, %r35, 0;
	@%p12 bra 	$L__BB0_8;
$L__BB0_7:                              // %L241
	mov.u32 	%r134, 2;
	st.global.u32 	[%rd1], %r134;
	mov.u64 	%rd28, exception26;
	cvta.global.u64 	%rd29, %rd28;
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd29;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 5
	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd2;
	st.param.b32 	[param0+8], %r21;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 6
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd23, exception1;
	cvta.global.u64 	%rd24, %rd23;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd24;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 0
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd2;
	st.param.b32 	[param0+8], %r21;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 1
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_8:                              // %pass116
	mov.f32 	%f75, 0f40000000;
	mov.f32 	%f76, 0f40E00000;
	div.approx.f32 	%f71, %f76, %f75;
	neg.f32 	%f77, %f71;
	div.approx.f32 	%f73, %f77, %f75;
	mov.f32 	%f107, 0f3F800000;
	sub.f32 	%f109, %f107, %f71;
	div.approx.f32 	%f5, %f109, %f75;
	setp.eq.f32 	%p24, %f5, 0f00000000;
	sub.f32 	%f142, %f75, %f71;
	div.approx.f32 	%f9, %f142, %f75;
	setp.eq.f32 	%p30, %f9, 0f00000000;
	mov.f32 	%f174, 0f40400000;
	sub.f32 	%f175, %f174, %f71;
	div.approx.f32 	%f14, %f175, %f75;
	setp.eq.f32 	%p36, %f14, 0f00000000;
	mov.f32 	%f207, 0f40800000;
	sub.f32 	%f208, %f207, %f71;
	div.approx.f32 	%f18, %f208, %f75;
	setp.eq.f32 	%p42, %f18, 0f00000000;
	mov.f32 	%f241, 0f40A00000;
	sub.f32 	%f242, %f241, %f71;
	div.approx.f32 	%f23, %f242, %f75;
	setp.eq.f32 	%p48, %f23, 0f00000000;
	mov.f32 	%f274, 0f40C00000;
	sub.f32 	%f275, %f274, %f71;
	div.approx.f32 	%f27, %f275, %f75;
	setp.eq.f32 	%p54, %f27, 0f00000000;
	sub.f32 	%f309, %f76, %f71;
	div.approx.f32 	%f32, %f309, %f75;
	setp.eq.f32 	%p60, %f32, 0f00000000;
	mov.f32 	%f341, 0f00000000;
	div.approx.f32 	%f35, %f341, %f75;
	abs.f32 	%f416, %f35;
	setp.lt.f32 	%p61, %f416, 0f40000000;
	setp.ne.f32 	%p18, %f73, 0f00000000;
	@%p61 bra 	$L__BB0_20;
// %bb.9:
	setp.gtu.f32 	%p62, %f416, 0f4B800000;
	@%p62 bra 	$L__BB0_16;
	bra.uni 	$L__BB0_10;
$L__BB0_16:
	mov.b32 	%r6, %f416;
	and.b32  	%r104, %r6, 8388607;
	or.b32  	%r135, %r104, 1065353216;
	mov.b32 	%f415, %r135;
	add.s32 	%r105, %r6, -1073741824;
	and.b32  	%r136, %r105, -8388608;
	setp.eq.s32 	%p68, %r136, 0;
	@%p68 bra 	$L__BB0_19;
// %bb.17:                              // %__nv_fmaf_rn.exit4.i.i.i.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f350,%f107;
	// end inline asm
$L__BB0_18:                             // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r106, %r136, 192937984;
	add.s32 	%r107, %r135, %r106;
	mov.b32 	%f352, %r107;
	mul.f32 	%f353, %f350, %f352;
	sub.f32 	%f354, %f352, %f353;
	fma.rn.f32 	%f355, %f354, %f350, %f353;
	sub.f32 	%f356, %f352, %f355;
	fma.rz.f32 	%f357, %f356, %f350, %f355;
	cvt.rzi.f32.f32 	%f358, %f357;
	sub.f32 	%f415, %f352, %f358;
	sub.s32 	%r136, %r136, %r106;
	mov.b32 	%r135, %f415;
	setp.ne.s32 	%p69, %r136, 0;
	setp.ne.s32 	%p70, %r135, 0;
	and.pred  	%p71, %p69, %p70;
	@%p71 bra 	$L__BB0_18;
$L__BB0_19:                             // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p72, %r6, 2139095039;
	selp.f32 	%f359, 0f7FFFFFFF, 0f4B800000, %p72;
	mul.f32 	%f360, %f415, 0f34000000;
	mul.f32 	%f416, %f359, %f360;
	bra.uni 	$L__BB0_20;
$L__BB0_10:                             // %__nv_fast_fdividef.exit.i.i.i
	div.approx.f32 	%f343, %f416, %f75;
	cvt.rzi.f32.f32 	%f414, %f343;
	fma.rn.f32 	%f38, %f414, 0fC0000000, %f416;
	mov.b32 	%r5, %f38;
	setp.lt.u32 	%p63, %r5, 1073741824;
	@%p63 bra 	$L__BB0_15;
// %bb.11:
	setp.lt.u32 	%p64, %r5, -2147483647;
	@%p64 bra 	$L__BB0_13;
// %bb.12:
	add.f32 	%f348, %f414, 0fBF800000;
	setp.lt.f32 	%p67, %f38, 0fC0000000;
	add.f32 	%f349, %f348, 0fBF800000;
	selp.f32 	%f414, %f349, %f348, %p67;
	bra.uni 	$L__BB0_15;
$L__BB0_13:
	add.f32 	%f414, %f414, 0f3F800000;
	setp.ltu.f32 	%p65, %f38, 0f40800000;
	@%p65 bra 	$L__BB0_15;
// %bb.14:                              // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f344, %f414, 0f3F800000;
	fma.rn.f32 	%f346, %f75, 0fC0400000, %f38;
	setp.ge.f32 	%p66, %f346, 0f00000000;
	add.f32 	%f347, %f344, 0f3F800000;
	selp.f32 	%f414, %f347, %f344, %p66;
$L__BB0_15:                             // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f416, %f414, 0fC0000000, %f416;
$L__BB0_20:                             // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f361, %f416;
	setp.gtu.f32 	%p73, %f361, 0f7F800000;
	div.approx.f32 	%f54, %f107, %f75;
	abs.f32 	%f419, %f54;
	setp.lt.f32 	%p81, %f419, 0f40000000;
	@%p81 bra 	$L__BB0_32;
// %bb.21:
	setp.gtu.f32 	%p82, %f419, 0f4B800000;
	@%p82 bra 	$L__BB0_28;
	bra.uni 	$L__BB0_22;
$L__BB0_28:
	mov.b32 	%r14, %f419;
	and.b32  	%r120, %r14, 8388607;
	or.b32  	%r137, %r120, 1065353216;
	mov.b32 	%f418, %r137;
	add.s32 	%r121, %r14, -1073741824;
	and.b32  	%r138, %r121, -8388608;
	setp.eq.s32 	%p88, %r138, 0;
	@%p88 bra 	$L__BB0_31;
// %bb.29:                              // %__nv_fmaf_rn.exit4.i.i.i409.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f402,%f107;
	// end inline asm
$L__BB0_30:                             // %__nv_fmaf_rn.exit4.i.i.i409
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r122, %r138, 192937984;
	add.s32 	%r123, %r137, %r122;
	mov.b32 	%f404, %r123;
	mul.f32 	%f405, %f402, %f404;
	sub.f32 	%f406, %f404, %f405;
	fma.rn.f32 	%f407, %f406, %f402, %f405;
	sub.f32 	%f408, %f404, %f407;
	fma.rz.f32 	%f409, %f408, %f402, %f407;
	cvt.rzi.f32.f32 	%f410, %f409;
	sub.f32 	%f418, %f404, %f410;
	sub.s32 	%r138, %r138, %r122;
	mov.b32 	%r137, %f418;
	setp.ne.s32 	%p89, %r138, 0;
	setp.ne.s32 	%p90, %r137, 0;
	and.pred  	%p91, %p89, %p90;
	@%p91 bra 	$L__BB0_30;
$L__BB0_31:                             // %__internal_fmodf_slowpath_mod.exit.i.i411
	setp.gt.u32 	%p92, %r14, 2139095039;
	selp.f32 	%f411, 0f7FFFFFFF, 0f4B800000, %p92;
	mul.f32 	%f412, %f418, 0f34000000;
	mul.f32 	%f419, %f411, %f412;
	bra.uni 	$L__BB0_32;
$L__BB0_22:                             // %__nv_fast_fdividef.exit.i.i.i388
	div.approx.f32 	%f395, %f419, %f75;
	cvt.rzi.f32.f32 	%f417, %f395;
	fma.rn.f32 	%f57, %f417, 0fC0000000, %f419;
	mov.b32 	%r13, %f57;
	setp.lt.u32 	%p83, %r13, 1073741824;
	@%p83 bra 	$L__BB0_27;
// %bb.23:
	setp.lt.u32 	%p84, %r13, -2147483647;
	@%p84 bra 	$L__BB0_25;
// %bb.24:
	add.f32 	%f400, %f417, 0fBF800000;
	setp.lt.f32 	%p87, %f57, 0fC0000000;
	add.f32 	%f401, %f400, 0fBF800000;
	selp.f32 	%f417, %f401, %f400, %p87;
	bra.uni 	$L__BB0_27;
$L__BB0_25:
	add.f32 	%f417, %f417, 0f3F800000;
	setp.ltu.f32 	%p85, %f57, 0f40800000;
	@%p85 bra 	$L__BB0_27;
// %bb.26:                              // %__nv_fmaf_rn.exit.i.i.i392
	add.f32 	%f396, %f417, 0f3F800000;
	fma.rn.f32 	%f398, %f75, 0fC0400000, %f57;
	setp.ge.f32 	%p86, %f398, 0f00000000;
	add.f32 	%f399, %f396, 0f3F800000;
	selp.f32 	%f417, %f399, %f396, %p86;
$L__BB0_27:                             // %__internal_fmodf_fastpath_quot.exit.i.i395
	fma.rn.f32 	%f419, %f417, 0fC0000000, %f419;
$L__BB0_32:                             // %__internal_fmodf_kernel.exit.i414
	abs.f32 	%f413, %f419;
	setp.gtu.f32 	%p93, %f413, 0f7F800000;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	call.uni 
	julia_AssertionError_4619, 
	(
	);
	} // callseq 2
	mov.u64 	%rd26, exception1;
	cvta.global.u64 	%rd27, %rd26;
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd27;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 3
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd2;
	st.param.b32 	[param0+8], %r21;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 4
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
