Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2.1 (win64) Build 1957588 Wed Aug  9 16:32:24 MDT 2017
| Date             : Wed Oct 11 02:02:56 2017
| Host             : ZhenyuPan running 64-bit major release  (build 9200)
| Command          : report_power -file TOP_module_power_routed.rpt -pb TOP_module_power_summary_routed.pb -rpx TOP_module_power_routed.rpx
| Design           : TOP_module
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.220 |
| Dynamic (W)              | 0.122 |
| Device Static (W)        | 0.097 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 84.0  |
| Junction Temperature (C) | 26.0  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.003 |        6 |       --- |             --- |
| Slice Logic    |     0.001 |      729 |       --- |             --- |
|   LUT as Logic |     0.001 |      285 |     63400 |            0.45 |
|   Register     |    <0.001 |      250 |    126800 |            0.20 |
|   CARRY4       |    <0.001 |       25 |     15850 |            0.16 |
|   Others       |     0.000 |       26 |       --- |             --- |
| Signals        |     0.001 |      532 |       --- |             --- |
| MMCM           |     0.116 |        1 |         6 |           16.67 |
| I/O            |     0.001 |       45 |       210 |           21.43 |
| Static Power   |     0.097 |          |           |                 |
| Total          |     0.220 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.021 |       0.006 |      0.015 |
| Vccaux    |       1.800 |     0.083 |       0.064 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------+------------------------------------------+-----------------+
| Clock               | Domain                                   | Constraint (ns) |
+---------------------+------------------------------------------+-----------------+
| clk_25MHz_clk_wiz_0 | U0/U_mmcm_clock/inst/clk_25MHz_clk_wiz_0 |            40.0 |
| clkfbout_clk_wiz_0  | U0/U_mmcm_clock/inst/clkfbout_clk_wiz_0  |            10.0 |
| sys_clk_pin         | clk_fpga                                 |            10.0 |
| sys_clk_pin         | clk_fpga_IBUF_BUFG                       |            10.0 |
+---------------------+------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| TOP_module               |     0.122 |
|   U0                     |     0.117 |
|     U_mmcm_clock         |     0.117 |
|       inst               |     0.117 |
|   U1                     |    <0.001 |
|     U_clock_generate_4Hz |    <0.001 |
|   U2                     |     0.001 |
|     U1                   |    <0.001 |
|     U2                   |    <0.001 |
|       Ux                 |    <0.001 |
|       Uy                 |    <0.001 |
|   U3                     |    <0.001 |
|     U1                   |    <0.001 |
|     U2                   |    <0.001 |
|   U4                     |     0.002 |
|     U0                   |    <0.001 |
|     U1                   |    <0.001 |
|     U2                   |    <0.001 |
|     U3                   |    <0.001 |
|     U4                   |    <0.001 |
|     U5                   |    <0.001 |
|     U6                   |    <0.001 |
|     U7                   |    <0.001 |
|     U_clock_500Hz        |    <0.001 |
+--------------------------+-----------+


