$date
	Sun Oct 23 04:13:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1006059
b1000 !
1"
#1006062
b1000 &
b1000 %
1$
#1006063
0"
#1006066
b100 &
b100 %
#1006070
b10 &
b10 %
#1006074
b1 &
b1 %
1#
#1006078
b0 &
0#
b0 %
0$
#1985277
b1111 !
1"
#1985278
b1111 &
b1111 %
1$
#1985279
0"
#1985282
b101110 &
b101110 %
#1985286
b10111 &
b10111 %
#1985290
b1000110 &
b1000110 %
#1985294
b100011 &
b100011 %
#1985298
b1101010 &
b1101010 %
#1985302
b110101 &
b110101 %
#1985306
b10100000 &
b10100000 %
#1985310
b1010000 &
b1010000 %
#1985314
b101000 &
b101000 %
#1985318
b10100 &
b10100 %
#1985322
b1010 &
b1010 %
#1985326
b101 &
b101 %
#1985330
b10000 &
b10000 %
#1985334
b1000 &
b1000 %
#1985338
b100 &
b100 %
#1985342
b10 &
b10 %
#1985346
b1 &
b1 %
1#
#1985350
b0 &
0#
b0 %
0$
#3069758
b101 &
b101 %
1$
b101 !
1"
#3069759
0"
#3069762
b10000 &
b10000 %
#3069766
b1000 &
b1000 %
#3069770
b100 &
b100 %
#3069774
b10 &
b10 %
#3069778
b1 &
b1 %
1#
#3069782
b0 &
0#
b0 %
0$
#4500012
