// Seed: 3977294915
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    input logic id_3
);
  logic id_4 = id_2;
endmodule
`endcelldefine
