

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_303.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-kernelBased                            0 # Does the approximator work as kernel based (default = 0)
-kernelId                               0 # Kernel ids where the approximation applied 
-hybridApproximation                    0 # Hybrid approximator (default = 0)
-errorPercentage                      100 # Error percentage (number of max flushed accesses)
-l1dApproximator                        0 # Memory access delete unit (default = 0)
-l1dSlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-l2Approximator                         0 # Memory access delete unit (default = 0)
-l2SlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-smOccupancy                            0 # sm occupancy (default = 0)
-smSlicingInterval                   5000 # Slice access window length (default = 1000)
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage                       2 # Error percentage for the flushes - (default = 1)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                  200 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
Parald58e3d4ea0d28d8c253c5800020d1c5f  /home/pars/Documents/expSetups/a12/2DConv
Extracting PTX file and ptxas options    1: 2DConv.1.sm_75.ptx -arch=sm_75
lel calisiyor
self exe links to: /home/pars/Documents/expSetups/a12/2DConv
self exe links to: /home/pars/Documents/expSetups/a12/2DConv
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/expSetups/a12/2DConv
Running md5sum using "md5sum /home/pars/Documents/expSetups/a12/2DConv "
self exe links to: /home/pars/Documents/expSetups/a12/2DConv
Extracting specific PTX file named 2DConv.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z20Convolution2D_kernelPfS_ : hostFun 0x0x5570992bfd3e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing 2DConv.1.sm_75.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z20Convolution2D_kernelPfS_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file 2DConv.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from 2DConv.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z20Convolution2D_kernelPfS_' : regs=24, lmem=0, smem=0, cmem=368
setting device 0 with name GPGPU-Sim_vGPGPU-Sim Simulator Version 4.2.0 
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc775149c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc775149c0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5570992bfd3e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z20Convolution2D_kernelPfS_'...
GPGPU-Sim PTX: Finding dominators for '_Z20Convolution2D_kernelPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20Convolution2D_kernelPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z20Convolution2D_kernelPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20Convolution2D_kernelPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20Convolution2D_kernelPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z20Convolution2D_kernelPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x078 (2DConv.1.sm_75.ptx:41) @%p3 bra $L__BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x168 (2DConv.1.sm_75.ptx:74) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z20Convolution2D_kernelPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20Convolution2D_kernelPfS_'.
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (128,512,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
Simulation cycle for kernel 0 is = 10000
Simulation cycle for kernel 0 is = 15000
Simulation cycle for kernel 0 is = 20000
Simulation cycle for kernel 0 is = 25000
Simulation cycle for kernel 0 is = 30000
Simulation cycle for kernel 0 is = 35000
Simulation cycle for kernel 0 is = 40000
Simulation cycle for kernel 0 is = 45000
Simulation cycle for kernel 0 is = 50000
Simulation cycle for kernel 0 is = 55000
Simulation cycle for kernel 0 is = 60000
Simulation cycle for kernel 0 is = 65000
Simulation cycle for kernel 0 is = 70000
Simulation cycle for kernel 0 is = 75000
Simulation cycle for kernel 0 is = 80000
Simulation cycle for kernel 0 is = 85000
Simulation cycle for kernel 0 is = 90000
Simulation cycle for kernel 0 is = 95000
Simulation cycle for kernel 0 is = 100000
Simulation cycle for kernel 0 is = 105000
Simulation cycle for kernel 0 is = 110000
Simulation cycle for kernel 0 is = 115000
Simulation cycle for kernel 0 is = 120000
Simulation cycle for kernel 0 is = 125000
Simulation cycle for kernel 0 is = 130000
Simulation cycle for kernel 0 is = 135000
Simulation cycle for kernel 0 is = 140000
Simulation cycle for kernel 0 is = 145000
Simulation cycle for kernel 0 is = 150000
Simulation cycle for kernel 0 is = 155000
Simulation cycle for kernel 0 is = 160000
Simulation cycle for kernel 0 is = 165000
Simulation cycle for kernel 0 is = 170000
Simulation cycle for kernel 0 is = 175000
Simulation cycle for kernel 0 is = 180000
Simulation cycle for kernel 0 is = 185000
Simulation cycle for kernel 0 is = 190000
Simulation cycle for kernel 0 is = 195000
Simulation cycle for kernel 0 is = 200000
Simulation cycle for kernel 0 is = 205000
Simulation cycle for kernel 0 is = 210000
Simulation cycle for kernel 0 is = 215000
Simulation cycle for kernel 0 is = 220000
Simulation cycle for kernel 0 is = 225000
Simulation cycle for kernel 0 is = 230000
Simulation cycle for kernel 0 is = 235000
Simulation cycle for kernel 0 is = 240000
Simulation cycle for kernel 0 is = 245000
Simulation cycle for kernel 0 is = 250000
Simulation cycle for kernel 0 is = 255000
Simulation cycle for kernel 0 is = 260000
Simulation cycle for kernel 0 is = 265000
Simulation cycle for kernel 0 is = 270000
Simulation cycle for kernel 0 is = 275000
Simulation cycle for kernel 0 is = 280000
Simulation cycle for kernel 0 is = 285000
Simulation cycle for kernel 0 is = 290000
Simulation cycle for kernel 0 is = 295000
Simulation cycle for kernel 0 is = 300000
Simulation cycle for kernel 0 is = 305000
Simulation cycle for kernel 0 is = 310000
Simulation cycle for kernel 0 is = 315000
Simulation cycle for kernel 0 is = 320000
Simulation cycle for kernel 0 is = 325000
Simulation cycle for kernel 0 is = 330000
Simulation cycle for kernel 0 is = 335000
Simulation cycle for kernel 0 is = 340000
Simulation cycle for kernel 0 is = 345000
Simulation cycle for kernel 0 is = 350000
Simulation cycle for kernel 0 is = 355000
Simulation cycle for kernel 0 is = 360000
Simulation cycle for kernel 0 is = 365000
Simulation cycle for kernel 0 is = 370000
Simulation cycle for kernel 0 is = 375000
Simulation cycle for kernel 0 is = 380000
Simulation cycle for kernel 0 is = 385000
Simulation cycle for kernel 0 is = 390000
Simulation cycle for kernel 0 is = 395000
Simulation cycle for kernel 0 is = 400000
Simulation cycle for kernel 0 is = 405000
Simulation cycle for kernel 0 is = 410000
Simulation cycle for kernel 0 is = 415000
Simulation cycle for kernel 0 is = 420000
Simulation cycle for kernel 0 is = 425000
Simulation cycle for kernel 0 is = 430000
Simulation cycle for kernel 0 is = 435000
Simulation cycle for kernel 0 is = 440000
Simulation cycle for kernel 0 is = 445000
Simulation cycle for kernel 0 is = 450000
Simulation cycle for kernel 0 is = 455000
Simulation cycle for kernel 0 is = 460000
Simulation cycle for kernel 0 is = 465000
Simulation cycle for kernel 0 is = 470000
Simulation cycle for kernel 0 is = 475000
Simulation cycle for kernel 0 is = 480000
Simulation cycle for kernel 0 is = 485000
Simulation cycle for kernel 0 is = 490000
Simulation cycle for kernel 0 is = 495000
Simulation cycle for kernel 0 is = 500000
Simulation cycle for kernel 0 is = 505000
Simulation cycle for kernel 0 is = 510000
Simulation cycle for kernel 0 is = 515000
Simulation cycle for kernel 0 is = 520000
Simulation cycle for kernel 0 is = 525000
Simulation cycle for kernel 0 is = 530000
Simulation cycle for kernel 0 is = 535000
Simulation cycle for kernel 0 is = 540000
Simulation cycle for kernel 0 is = 545000
Simulation cycle for kernel 0 is = 550000
Simulation cycle for kernel 0 is = 555000
Simulation cycle for kernel 0 is = 560000
Simulation cycle for kernel 0 is = 565000
Simulation cycle for kernel 0 is = 570000
Simulation cycle for kernel 0 is = 575000
Simulation cycle for kernel 0 is = 580000
Simulation cycle for kernel 0 is = 585000
Simulation cycle for kernel 0 is = 590000
Simulation cycle for kernel 0 is = 595000
Simulation cycle for kernel 0 is = 600000
Simulation cycle for kernel 0 is = 605000
Simulation cycle for kernel 0 is = 610000
Simulation cycle for kernel 0 is = 615000
Simulation cycle for kernel 0 is = 620000
Simulation cycle for kernel 0 is = 625000
Simulation cycle for kernel 0 is = 630000
Simulation cycle for kernel 0 is = 635000
Simulation cycle for kernel 0 is = 640000
Simulation cycle for kernel 0 is = 645000
Simulation cycle for kernel 0 is = 650000
Simulation cycle for kernel 0 is = 655000
Simulation cycle for kernel 0 is = 660000
Simulation cycle for kernel 0 is = 665000
Simulation cycle for kernel 0 is = 670000
Simulation cycle for kernel 0 is = 675000
Simulation cycle for kernel 0 is = 680000
Simulation cycle for kernel 0 is = 685000
Simulation cycle for kernel 0 is = 690000
Simulation cycle for kernel 0 is = 695000
Simulation cycle for kernel 0 is = 700000
Simulation cycle for kernel 0 is = 705000
Simulation cycle for kernel 0 is = 710000
Simulation cycle for kernel 0 is = 715000
Simulation cycle for kernel 0 is = 720000
Simulation cycle for kernel 0 is = 725000
Simulation cycle for kernel 0 is = 730000
Simulation cycle for kernel 0 is = 735000
Simulation cycle for kernel 0 is = 740000
Simulation cycle for kernel 0 is = 745000
Simulation cycle for kernel 0 is = 750000
Simulation cycle for kernel 0 is = 755000
Simulation cycle for kernel 0 is = 760000
Simulation cycle for kernel 0 is = 765000
Simulation cycle for kernel 0 is = 770000
Simulation cycle for kernel 0 is = 775000
Simulation cycle for kernel 0 is = 780000
Simulation cycle for kernel 0 is = 785000
Simulation cycle for kernel 0 is = 790000
Simulation cycle for kernel 0 is = 795000
Simulation cycle for kernel 0 is = 800000
Simulation cycle for kernel 0 is = 805000
Simulation cycle for kernel 0 is = 810000
Simulation cycle for kernel 0 is = 815000
Simulation cycle for kernel 0 is = 820000
Simulation cycle for kernel 0 is = 825000
Simulation cycle for kernel 0 is = 830000
Simulation cycle for kernel 0 is = 835000
Simulation cycle for kernel 0 is = 840000
Simulation cycle for kernel 0 is = 845000
Simulation cycle for kernel 0 is = 850000
Simulation cycle for kernel 0 is = 855000
Simulation cycle for kernel 0 is = 860000
Simulation cycle for kernel 0 is = 865000
Simulation cycle for kernel 0 is = 870000
Simulation cycle for kernel 0 is = 875000
Simulation cycle for kernel 0 is = 880000
Simulation cycle for kernel 0 is = 885000
Simulation cycle for kernel 0 is = 890000
Simulation cycle for kernel 0 is = 895000
Simulation cycle for kernel 0 is = 900000
Simulation cycle for kernel 0 is = 905000
Simulation cycle for kernel 0 is = 910000
Simulation cycle for kernel 0 is = 915000
Simulation cycle for kernel 0 is = 920000
Simulation cycle for kernel 0 is = 925000
Simulation cycle for kernel 0 is = 930000
Simulation cycle for kernel 0 is = 935000
Simulation cycle for kernel 0 is = 940000
Simulation cycle for kernel 0 is = 945000
Simulation cycle for kernel 0 is = 950000
Simulation cycle for kernel 0 is = 955000
Simulation cycle for kernel 0 is = 960000
Simulation cycle for kernel 0 is = 965000
Simulation cycle for kernel 0 is = 970000
Simulation cycle for kernel 0 is = 975000
Simulation cycle for kernel 0 is = 980000
Simulation cycle for kernel 0 is = 985000
Simulation cycle for kernel 0 is = 990000
Simulation cycle for kernel 0 is = 995000
Simulation cycle for kernel 0 is = 1000000
Simulation cycle for kernel 0 is = 1005000
Simulation cycle for kernel 0 is = 1010000
Simulation cycle for kernel 0 is = 1015000
Simulation cycle for kernel 0 is = 1020000
Simulation cycle for kernel 0 is = 1025000
Simulation cycle for kernel 0 is = 1030000
Simulation cycle for kernel 0 is = 1035000
Simulation cycle for kernel 0 is = 1040000
Simulation cycle for kernel 0 is = 1045000
Simulation cycle for kernel 0 is = 1050000
Simulation cycle for kernel 0 is = 1055000
Simulation cycle for kernel 0 is = 1060000
Simulation cycle for kernel 0 is = 1065000
Simulation cycle for kernel 0 is = 1070000
Simulation cycle for kernel 0 is = 1075000
Simulation cycle for kernel 0 is = 1080000
Simulation cycle for kernel 0 is = 1085000
Simulation cycle for kernel 0 is = 1090000
Simulation cycle for kernel 0 is = 1095000
Simulation cycle for kernel 0 is = 1100000
Simulation cycle for kernel 0 is = 1105000
Simulation cycle for kernel 0 is = 1110000
Simulation cycle for kernel 0 is = 1115000
Simulation cycle for kernel 0 is = 1120000
Simulation cycle for kernel 0 is = 1125000
Simulation cycle for kernel 0 is = 1130000
Simulation cycle for kernel 0 is = 1135000
Simulation cycle for kernel 0 is = 1140000
Simulation cycle for kernel 0 is = 1145000
Simulation cycle for kernel 0 is = 1150000
Simulation cycle for kernel 0 is = 1155000
Simulation cycle for kernel 0 is = 1160000
Simulation cycle for kernel 0 is = 1165000
Simulation cycle for kernel 0 is = 1170000
Simulation cycle for kernel 0 is = 1175000
Simulation cycle for kernel 0 is = 1180000
Simulation cycle for kernel 0 is = 1185000
Simulation cycle for kernel 0 is = 1190000
Simulation cycle for kernel 0 is = 1195000
Simulation cycle for kernel 0 is = 1200000
Simulation cycle for kernel 0 is = 1205000
Simulation cycle for kernel 0 is = 1210000
Simulation cycle for kernel 0 is = 1215000
Simulation cycle for kernel 0 is = 1220000
Simulation cycle for kernel 0 is = 1225000
Simulation cycle for kernel 0 is = 1230000
Simulation cycle for kernel 0 is = 1235000
Simulation cycle for kernel 0 is = 1240000
Simulation cycle for kernel 0 is = 1245000
Simulation cycle for kernel 0 is = 1250000
Simulation cycle for kernel 0 is = 1255000
Simulation cycle for kernel 0 is = 1260000
Simulation cycle for kernel 0 is = 1265000
Simulation cycle for kernel 0 is = 1270000
Simulation cycle for kernel 0 is = 1275000
Simulation cycle for kernel 0 is = 1280000
Simulation cycle for kernel 0 is = 1285000
Simulation cycle for kernel 0 is = 1290000
Simulation cycle for kernel 0 is = 1295000
Destroy streams for kernel 1: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 1295864
gpu_sim_insn = 754516080
gpu_ipc =     582.2495
gpu_tot_sim_cycle = 1295864
gpu_tot_sim_insn = 754516080
gpu_tot_ipc =     582.2495
gpu_tot_issued_cta = 65536
gpu_occupancy = 60.8571% 
gpu_tot_occupancy = 60.8571% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.5881
partiton_level_parallism_total  =       4.5881
partiton_level_parallism_util =       4.6863
partiton_level_parallism_util_total  =       4.6863
L2_BW  =     200.4084 GB/Sec
L2_BW_total  =     200.4084 GB/Sec
gpu_total_sim_rate=54588

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 802365, Miss = 198179, Miss_rate = 0.247, Pending_hits = 84499, Reservation_fails = 14862
	L1D_cache_core[1]: Access = 801768, Miss = 197654, Miss_rate = 0.247, Pending_hits = 84752, Reservation_fails = 15756
	L1D_cache_core[2]: Access = 802280, Miss = 198068, Miss_rate = 0.247, Pending_hits = 84726, Reservation_fails = 16639
	L1D_cache_core[3]: Access = 802146, Miss = 197724, Miss_rate = 0.246, Pending_hits = 84882, Reservation_fails = 15202
	L1D_cache_core[4]: Access = 802304, Miss = 198124, Miss_rate = 0.247, Pending_hits = 84627, Reservation_fails = 14902
	L1D_cache_core[5]: Access = 802896, Miss = 198668, Miss_rate = 0.247, Pending_hits = 84586, Reservation_fails = 15628
	L1D_cache_core[6]: Access = 804224, Miss = 198880, Miss_rate = 0.247, Pending_hits = 84893, Reservation_fails = 15270
	L1D_cache_core[7]: Access = 801701, Miss = 197671, Miss_rate = 0.247, Pending_hits = 84653, Reservation_fails = 14927
	L1D_cache_core[8]: Access = 802400, Miss = 197122, Miss_rate = 0.246, Pending_hits = 85022, Reservation_fails = 14634
	L1D_cache_core[9]: Access = 801818, Miss = 198424, Miss_rate = 0.247, Pending_hits = 84457, Reservation_fails = 16198
	L1D_cache_core[10]: Access = 802754, Miss = 198022, Miss_rate = 0.247, Pending_hits = 84889, Reservation_fails = 15278
	L1D_cache_core[11]: Access = 803266, Miss = 198448, Miss_rate = 0.247, Pending_hits = 84727, Reservation_fails = 15733
	L1D_cache_core[12]: Access = 801912, Miss = 197826, Miss_rate = 0.247, Pending_hits = 84645, Reservation_fails = 16172
	L1D_cache_core[13]: Access = 802848, Miss = 198668, Miss_rate = 0.247, Pending_hits = 84586, Reservation_fails = 15360
	L1D_cache_core[14]: Access = 802610, Miss = 197760, Miss_rate = 0.246, Pending_hits = 84940, Reservation_fails = 16068
	L1D_cache_core[15]: Access = 801936, Miss = 198092, Miss_rate = 0.247, Pending_hits = 84570, Reservation_fails = 15811
	L1D_cache_core[16]: Access = 801624, Miss = 197770, Miss_rate = 0.247, Pending_hits = 84610, Reservation_fails = 15458
	L1D_cache_core[17]: Access = 803634, Miss = 198472, Miss_rate = 0.247, Pending_hits = 84827, Reservation_fails = 14697
	L1D_cache_core[18]: Access = 803540, Miss = 198452, Miss_rate = 0.247, Pending_hits = 84737, Reservation_fails = 15165
	L1D_cache_core[19]: Access = 803266, Miss = 198274, Miss_rate = 0.247, Pending_hits = 84976, Reservation_fails = 15492
	L1D_cache_core[20]: Access = 803565, Miss = 198449, Miss_rate = 0.247, Pending_hits = 84974, Reservation_fails = 16033
	L1D_cache_core[21]: Access = 802898, Miss = 198668, Miss_rate = 0.247, Pending_hits = 84688, Reservation_fails = 15069
	L1D_cache_core[22]: Access = 802648, Miss = 198190, Miss_rate = 0.247, Pending_hits = 84715, Reservation_fails = 15671
	L1D_cache_core[23]: Access = 803832, Miss = 198394, Miss_rate = 0.247, Pending_hits = 84881, Reservation_fails = 15322
	L1D_cache_core[24]: Access = 803120, Miss = 198240, Miss_rate = 0.247, Pending_hits = 84642, Reservation_fails = 15510
	L1D_cache_core[25]: Access = 801106, Miss = 197298, Miss_rate = 0.246, Pending_hits = 84704, Reservation_fails = 16001
	L1D_cache_core[26]: Access = 804055, Miss = 198765, Miss_rate = 0.247, Pending_hits = 84879, Reservation_fails = 15451
	L1D_cache_core[27]: Access = 802160, Miss = 198294, Miss_rate = 0.247, Pending_hits = 84698, Reservation_fails = 15193
	L1D_cache_core[28]: Access = 802552, Miss = 198130, Miss_rate = 0.247, Pending_hits = 84701, Reservation_fails = 15512
	L1D_cache_core[29]: Access = 803680, Miss = 198834, Miss_rate = 0.247, Pending_hits = 84617, Reservation_fails = 15695
	L1D_total_cache_accesses = 24080908
	L1D_total_cache_misses = 5945560
	L1D_total_cache_miss_rate = 0.2469
	L1D_total_cache_pending_hits = 2542103
	L1D_total_cache_reservation_fails = 464709
	L1D_cache_data_port_util = 0.403
	L1D_cache_fill_port_util = 0.099
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15593245
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2542103
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1879123
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 458622
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1970309
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2542103
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 524032
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6087
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1572096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 21984780
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2096128

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 458622
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 6087
ctas_completed 65536, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
25087, 25116, 25116, 25116, 25116, 25116, 25116, 25087, 25087, 25116, 25116, 25116, 25116, 25116, 25116, 25087, 25058, 25116, 25116, 25116, 25116, 25116, 25116, 25087, 25087, 25116, 25116, 25116, 25116, 25116, 25116, 25087, 
gpgpu_n_tot_thrd_icount = 771514368
gpgpu_n_tot_w_icount = 24109824
gpgpu_n_stall_shd_mem = 3130714
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3849432
gpgpu_n_mem_write_global = 2096128
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 150847524
gpgpu_n_store_insn = 16760836
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 33554432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 11312
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3119402
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2516554	W0_Idle:16924917	W0_Scoreboard:111278949	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:237452	W32:23872372
single_issue_nums: WS0:6025600	WS1:6029312	WS2:6029312	WS3:6025600	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 30795456 {8:3849432,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 83845120 {40:2096128,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 153977280 {40:3849432,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16769024 {8:2096128,}
maxmflatency = 753 
max_icnt2mem_latency = 184 
maxmrqlatency = 290 
max_icnt2sh_latency = 43 
averagemflatency = 293 
avg_icnt2mem_latency = 41 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 2 
mrq_lat_table:1547096 	191222 	130158 	133656 	305386 	229079 	68672 	3515 	111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3304541 	2637852 	3167 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	5893495 	51021 	1044 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5181677 	619076 	132825 	11865 	117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	1290 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     11765     11761     12862     12857     12870     12865     15210     15244     15233     15229     15899     15923     17624     17620     17642     17640 
dram[1]:     11770     11765     12852     12869     12872     12874     15234     15230     15235     15245     15919     15917     17654     17625     17650     17635 
dram[2]:     11778     11772     12855     12849     12868     12878     15237     15261     15254     15272     15910     15917     17620     17658     17629     17624 
dram[3]:     11788     11759     12886     12887     12866     12862     15252     15247     15285     15281     15948     15934     17628     17624     17640     17636 
dram[4]:     11755     11810     12859     12855     12890     12886     15226     15255     15236     15234     15928     15929     17630     17632     17634     17627 
dram[5]:     11806     11806     12857     12858     12910     12918     15240     15235     15239     15240     15924     15923     17627     17624     17623     17643 
dram[6]:     11802     11804     12853     12863     12918     12917     15243     15253     15248     15257     15933     15938     17625     17635     17634     17629 
dram[7]:     11818     11814     12861     12857     12923     12926     15256     15252     15275     15269     15934     15912     17641     17642     17658     17654 
dram[8]:     11828     11829     12878     12839     12922     12937     15222     15224     15239     15250     15908     15946     17638     17645     17669     17676 
dram[9]:     11798     11793     12835     12858     12951     12929     15229     15240     15245     15251     15942     15950     17648     17638     17703     17718 
dram[10]:     11819     11863     12858     12855     12921     12945     15247     15243     15264     15262     15982     15979     17635     17639     17666     17662 
dram[11]:     11872     11864     12875     12872     12951     12947     15261     15257     15280     15271     15977     15973     17653     17646     17670     17681 
average row accesses per activate:
dram[0]: 17.158890 17.071518 22.767559 22.920876 13.463897 13.749495 12.727783 12.811676 20.795107 20.923077 11.313595 11.389588 16.982456 17.554403 20.348349 20.047337 
dram[1]: 17.157629 16.899380 22.466997 22.541391 13.791286 13.847405 12.692164 13.007648 20.481928 20.826952 11.370495 11.389588 17.003763 17.419024 20.658537 20.849232 
dram[2]: 17.114466 17.069008 22.138212 22.617941 13.517379 13.517379 12.921178 12.872280 20.955317 21.020092 11.447257 11.389588 17.329924 17.622887 20.409639 20.166666 
dram[3]: 16.692024 17.485861 22.541391 22.653910 13.358194 13.571286 12.574862 12.799623 20.668694 21.316614 11.466610 11.389588 17.509045 17.554403 19.755102 20.047337 
dram[4]: 16.651163 16.530985 22.100649 21.959677 12.925926 13.000956 12.369091 12.290876 20.606060 20.420420 10.892369 11.016247 17.486452 17.738220 18.069334 18.117647 
dram[5]: 16.632029 16.590244 22.030745 22.208809 13.000000 12.757263 12.051373 12.115762 20.795107 20.795107 10.927478 10.927478 17.738220 17.463917 18.166220 18.215054 
dram[6]: 16.371841 16.293413 21.959677 21.959677 12.926876 12.781220 12.380345 12.402917 20.058996 21.183800 10.980567 10.892369 17.645834 17.509045 18.021276 17.738220 
dram[7]: 16.633251 17.199747 21.784000 22.283142 12.476627 13.113680 12.369091 12.324275 20.420420 20.923077 10.788385 11.179720 17.645834 17.925926 18.069334 17.645834 
dram[8]: 17.243345 16.692024 23.194208 22.174267 13.410837 13.598402 12.921178 13.020096 20.389805 20.389805 10.653574 10.570538 17.784777 18.021276 18.045273 17.668840 
dram[9]: 16.775585 16.690798 22.504131 22.504131 13.490584 13.304985 12.958096 12.775587 20.208023 20.058996 10.687155 10.636863 17.645834 17.738220 17.577173 17.622887 
dram[10]: 16.941469 17.218987 22.504131 22.578773 13.331048 13.279024 12.668529 12.739700 20.328850 20.298508 10.488786 10.408289 17.554403 17.691906 17.577173 17.738220 
dram[11]: 17.132242 17.090452 22.653910 22.578773 12.925926 15.919298 12.528545 12.811676 20.058996 20.543806 10.456438 10.720948 17.925926 17.925926 16.961201 19.332382 
average row locality = 2608895/165746 = 15.740319
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     10944     10944     10944     10944     10944     10944     10944     10944     10944     10944     10904     10904     10880     10880     10880     10880 
dram[1]:     10944     10944     10944     10944     10944     10944     10944     10944     10944     10944     10904     10904     10880     10880     10880     10880 
dram[2]:     10944     10944     10944     10944     10944     10944     10944     10944     10944     10944     10904     10904     10880     10880     10880     10880 
dram[3]:     10944     10944     10944     10944     10944     10944     10944     10944     10944     10944     10904     10904     10880     10880     10880     10880 
dram[4]:     10944     10944     10944     10944     10944     10944     10944     10944     10944     10944     10900     10900     10880     10880     10880     10880 
dram[5]:     10944     10944     10944     10944     10944     10944     10944     10944     10944     10944     10900     10900     10880     10880     10880     10880 
dram[6]:     10944     10944     10944     10944     10944     10944     10944     10944     10944     10944     10900     10900     10880     10880     10880     10880 
dram[7]:     10944     10944     10944     10944     10944     10944     10944     10944     10944     10944     10900     10900     10880     10880     10880     10880 
dram[8]:     10944     10944     10944     10944     10944     10944     10944     10944     10944     10944     10900     10900     10880     10880     10880     10880 
dram[9]:     10944     10944     10944     10944     10944     10944     10944     10944     10944     10944     10900     10900     10880     10880     10880     10880 
dram[10]:     10944     10944     10944     10944     10944     10944     10944     10944     10944     10944     10900     10900     10880     10880     10880     10880 
dram[11]:     10944     10944     10944     10944     10944     10944     10944     10944     10944     10944     10900     10900     10880     10880     10880     10880 
total dram reads = 2097152
bank skew: 10944/10880 = 1.01
chip skew: 174768/174760 = 1.00
number of total write accesses:
dram[0]:     10652     10648     10684     10684     10672     10672     10648     10648     10624     10624     10644     10644     10688     10688     10688     10688 
dram[1]:     10648     10640     10684     10684     10672     10672     10648     10648     10624     10624     10644     10644     10688     10688     10688     10688 
dram[2]:     10648     10640     10684     10688     10672     10672     10648     10648     10624     10624     10644     10644     10688     10688     10688     10688 
dram[3]:     10640     10640     10684     10684     10672     10672     10648     10648     10624     10624     10644     10644     10688     10688     10688     10688 
dram[4]:     10640     10644     10680     10684     10668     10672     10648     10648     10624     10624     10644     10644     10688     10688     10688     10688 
dram[5]:     10644     10640     10684     10680     10668     10672     10648     10648     10624     10624     10644     10644     10688     10688     10688     10688 
dram[6]:     10644     10644     10684     10684     10672     10672     10648     10648     10624     10624     10644     10644     10688     10688     10688     10688 
dram[7]:     10648     10644     10684     10684     10672     10672     10648     10648     10624     10624     10644     10644     10688     10688     10688     10688 
dram[8]:     10644     10640     10684     10684     10672     10672     10648     10648     10624     10624     10648     10648     10688     10688     10688     10688 
dram[9]:     10644     10636     10684     10684     10672     10668     10648     10648     10624     10624     10648     10648     10688     10688     10688     10688 
dram[10]:     10640     10636     10684     10684     10668     10668     10648     10648     10624     10624     10648     10648     10688     10688     10688     10688 
dram[11]:     10636     10640     10684     10684     10668     10668     10648     10648     10624     10624     10648     10648     10688     10688     10688     10688 
total dram writes = 2046972
bank skew: 10688/10624 = 1.01
chip skew: 170596/170572 = 1.00
average mf latency per bank:
dram[0]:        437       440       380       383       482       484       377       380       380       384       488       491       378       381       430       432
dram[1]:        440       441       382       383       483       484       380       380       383       384       491       491       380       380       431       432
dram[2]:        439       440       382       383       483       483       379       379       382       384       490       491       379       380       431       431
dram[3]:        438       435       382       381       483       480       379       377       382       381       489       487       379       377       431       430
dram[4]:        428       430       380       383       490       493       377       380       381       383       488       491       378       380       429       433
dram[5]:        429       430       382       383       494       493       379       380       382       383       490       491       379       380       432       433
dram[6]:        430       430       382       383       493       493       378       380       382       383       490       491       379       380       432       433
dram[7]:        429       427       382       381       491       489       379       377       381       380       489       486       379       377       431       429
dram[8]:        427       430       380       383       489       492       378       380       380       383       479       481       377       380       438       442
dram[9]:        430       431       382       383       492       492       379       380       382       383       480       480       379       380       442       442
dram[10]:        430       431       382       383       492       492       379       380       381       383       479       480       379       380       441       443
dram[11]:        430       427       383       381       491       488       379       376       382       380       480       477       379       377       440       437
maximum mf latency per bank:
dram[0]:        579       599       665       753       695       719       488       496       541       530       511       511       532       504       563       526
dram[1]:        576       578       665       706       702       728       519       532       547       555       601       565       532       519       538       555
dram[2]:        573       580       663       726       698       729       520       487       520       550       490       527       482       504       615       610
dram[3]:        567       579       648       745       653       679       529       516       515       531       489       501       520       534       571       551
dram[4]:        545       572       672       738       660       683       509       545       524       518       552       552       526       545       531       575
dram[5]:        546       545       664       710       672       691       519       515       542       531       514       501       523       516       528       546
dram[6]:        576       584       657       722       711       735       562       577       654       618       566       563       508       509       508       522
dram[7]:        583       591       650       729       706       675       550       525       544       549       497       489       522       513       501       527
dram[8]:        598       590       677       726       701       744       545       550       573       606       501       551       487       531       507       517
dram[9]:        579       590       670       743       663       690       508       520       508       542       497       501       494       545       534       533
dram[10]:        592       588       672       737       661       691       493       534       511       534       495       590       495       494       568       545
dram[11]:        584       600       672       745       668       684       516       481       528       530       516       495       490       529       564       546

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3323201 n_nop=2951326 n_act=13536 n_pre=13520 n_ref_event=4572360550251980812 n_req=217417 n_rd=174768 n_rd_L2_A=0 n_write=0 n_wr_bk=170596 bw_util=0.4157
n_activity=2349230 dram_eff=0.588
bk0: 10944a 3024665i bk1: 10944a 3019781i bk2: 10944a 3014641i bk3: 10944a 3002534i bk4: 10944a 3002097i bk5: 10944a 2994334i bk6: 10944a 3012645i bk7: 10944a 3000878i bk8: 10944a 3013502i bk9: 10944a 3003708i bk10: 10904a 3001247i bk11: 10904a 3000672i bk12: 10880a 3012887i bk13: 10880a 3007521i bk14: 10880a 2999925i bk15: 10880a 2990061i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937815
Row_Buffer_Locality_read = 0.961217
Row_Buffer_Locality_write = 0.841919
Bank_Level_Parallism = 2.676087
Bank_Level_Parallism_Col = 2.608298
Bank_Level_Parallism_Ready = 1.439116
write_to_read_ratio_blp_rw_average = 0.544006
GrpLevelPara = 2.096723 

BW Util details:
bwutil = 0.415700 
total_CMD = 3323201 
util_bw = 1381456 
Wasted_Col = 593999 
Wasted_Row = 69209 
Idle = 1278537 

BW Util Bottlenecks: 
RCDc_limit = 79735 
RCDWRc_limit = 49769 
WTRc_limit = 370033 
RTWc_limit = 496230 
CCDLc_limit = 296870 
rwq = 0 
CCDLc_limit_alone = 214998 
WTRc_limit_alone = 337186 
RTWc_limit_alone = 447205 

Commands details: 
total_CMD = 3323201 
n_nop = 2951326 
Read = 174768 
Write = 0 
L2_Alloc = 0 
L2_WB = 170596 
n_act = 13536 
n_pre = 13520 
n_ref = 4572360550251980812 
n_req = 217417 
total_req = 345364 

Dual Bus Interface Util: 
issued_total_row = 27056 
issued_total_col = 345364 
Row_Bus_Util =  0.008142 
CoL_Bus_Util = 0.103925 
Either_Row_CoL_Bus_Util = 0.111903 
Issued_on_Two_Bus_Simul_Util = 0.000164 
issued_two_Eff = 0.001466 
queue_avg = 1.660868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66087
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3323201 n_nop=2951459 n_act=13494 n_pre=13478 n_ref_event=0 n_req=217414 n_rd=174768 n_rd_L2_A=0 n_write=0 n_wr_bk=170584 bw_util=0.4157
n_activity=2336619 dram_eff=0.5912
bk0: 10944a 3020213i bk1: 10944a 3011534i bk2: 10944a 3013895i bk3: 10944a 3003841i bk4: 10944a 2999505i bk5: 10944a 2988498i bk6: 10944a 3011809i bk7: 10944a 3009456i bk8: 10944a 3016039i bk9: 10944a 3008953i bk10: 10904a 2999355i bk11: 10904a 2996519i bk12: 10880a 3009037i bk13: 10880a 3004022i bk14: 10880a 2996819i bk15: 10880a 2992252i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938008
Row_Buffer_Locality_read = 0.961337
Row_Buffer_Locality_write = 0.842400
Bank_Level_Parallism = 2.696544
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.445114
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.415686 
total_CMD = 3323201 
util_bw = 1381408 
Wasted_Col = 588040 
Wasted_Row = 67085 
Idle = 1286668 

BW Util Bottlenecks: 
RCDc_limit = 78335 
RCDWRc_limit = 49069 
WTRc_limit = 367266 
RTWc_limit = 501740 
CCDLc_limit = 294563 
rwq = 0 
CCDLc_limit_alone = 212724 
WTRc_limit_alone = 334969 
RTWc_limit_alone = 452198 

Commands details: 
total_CMD = 3323201 
n_nop = 2951459 
Read = 174768 
Write = 0 
L2_Alloc = 0 
L2_WB = 170584 
n_act = 13494 
n_pre = 13478 
n_ref = 0 
n_req = 217414 
total_req = 345352 

Dual Bus Interface Util: 
issued_total_row = 26972 
issued_total_col = 345352 
Row_Bus_Util =  0.008116 
CoL_Bus_Util = 0.103921 
Either_Row_CoL_Bus_Util = 0.111863 
Issued_on_Two_Bus_Simul_Util = 0.000175 
issued_two_Eff = 0.001566 
queue_avg = 1.658675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65868
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3323201 n_nop=2951452 n_act=13508 n_pre=13492 n_ref_event=0 n_req=217415 n_rd=174768 n_rd_L2_A=0 n_write=0 n_wr_bk=170588 bw_util=0.4157
n_activity=2340084 dram_eff=0.5903
bk0: 10944a 3019551i bk1: 10944a 3016640i bk2: 10944a 3013409i bk3: 10944a 3004534i bk4: 10944a 2994319i bk5: 10944a 2989658i bk6: 10944a 3012379i bk7: 10944a 3006696i bk8: 10944a 3021004i bk9: 10944a 3008394i bk10: 10904a 3001953i bk11: 10904a 2995406i bk12: 10880a 3016254i bk13: 10880a 3009342i bk14: 10880a 3008757i bk15: 10880a 2996457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937944
Row_Buffer_Locality_read = 0.961303
Row_Buffer_Locality_write = 0.842216
Bank_Level_Parallism = 2.679561
Bank_Level_Parallism_Col = 2.565646
Bank_Level_Parallism_Ready = 1.438808
write_to_read_ratio_blp_rw_average = 0.548147
GrpLevelPara = 2.097196 

BW Util details:
bwutil = 0.415691 
total_CMD = 3323201 
util_bw = 1381424 
Wasted_Col = 589459 
Wasted_Row = 66610 
Idle = 1285708 

BW Util Bottlenecks: 
RCDc_limit = 78775 
RCDWRc_limit = 49144 
WTRc_limit = 363641 
RTWc_limit = 497681 
CCDLc_limit = 295535 
rwq = 0 
CCDLc_limit_alone = 214273 
WTRc_limit_alone = 332239 
RTWc_limit_alone = 447821 

Commands details: 
total_CMD = 3323201 
n_nop = 2951452 
Read = 174768 
Write = 0 
L2_Alloc = 0 
L2_WB = 170588 
n_act = 13508 
n_pre = 13492 
n_ref = 0 
n_req = 217415 
total_req = 345356 

Dual Bus Interface Util: 
issued_total_row = 27000 
issued_total_col = 345356 
Row_Bus_Util =  0.008125 
CoL_Bus_Util = 0.103923 
Either_Row_CoL_Bus_Util = 0.111865 
Issued_on_Two_Bus_Simul_Util = 0.000183 
issued_two_Eff = 0.001633 
queue_avg = 1.639219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63922
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3323201 n_nop=2951331 n_act=13559 n_pre=13543 n_ref_event=0 n_req=217412 n_rd=174768 n_rd_L2_A=0 n_write=0 n_wr_bk=170576 bw_util=0.4157
n_activity=2346099 dram_eff=0.5888
bk0: 10944a 3020927i bk1: 10944a 3017559i bk2: 10944a 3012379i bk3: 10944a 3001685i bk4: 10944a 2993099i bk5: 10944a 2989321i bk6: 10944a 3010599i bk7: 10944a 3008029i bk8: 10944a 3015283i bk9: 10944a 3009413i bk10: 10904a 3004744i bk11: 10904a 2998088i bk12: 10880a 3014141i bk13: 10880a 3006220i bk14: 10880a 2999686i bk15: 10880a 2990636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937708
Row_Buffer_Locality_read = 0.961154
Row_Buffer_Locality_write = 0.841619
Bank_Level_Parallism = 2.687394
Bank_Level_Parallism_Col = 2.576550
Bank_Level_Parallism_Ready = 1.440609
write_to_read_ratio_blp_rw_average = 0.545869
GrpLevelPara = 2.100487 

BW Util details:
bwutil = 0.415676 
total_CMD = 3323201 
util_bw = 1381376 
Wasted_Col = 589925 
Wasted_Row = 68818 
Idle = 1283082 

BW Util Bottlenecks: 
RCDc_limit = 79483 
RCDWRc_limit = 48705 
WTRc_limit = 365464 
RTWc_limit = 497969 
CCDLc_limit = 296033 
rwq = 0 
CCDLc_limit_alone = 215415 
WTRc_limit_alone = 333699 
RTWc_limit_alone = 449116 

Commands details: 
total_CMD = 3323201 
n_nop = 2951331 
Read = 174768 
Write = 0 
L2_Alloc = 0 
L2_WB = 170576 
n_act = 13559 
n_pre = 13543 
n_ref = 0 
n_req = 217412 
total_req = 345344 

Dual Bus Interface Util: 
issued_total_row = 27102 
issued_total_col = 345344 
Row_Bus_Util =  0.008155 
CoL_Bus_Util = 0.103919 
Either_Row_CoL_Bus_Util = 0.111901 
Issued_on_Two_Bus_Simul_Util = 0.000173 
issued_two_Eff = 0.001549 
queue_avg = 1.651523 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65152
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3323201 n_nop=2950398 n_act=14038 n_pre=14022 n_ref_event=0 n_req=217403 n_rd=174760 n_rd_L2_A=0 n_write=0 n_wr_bk=170572 bw_util=0.4157
n_activity=2348088 dram_eff=0.5883
bk0: 10944a 3015669i bk1: 10944a 3013415i bk2: 10944a 3011786i bk3: 10944a 3002173i bk4: 10944a 3003498i bk5: 10944a 2995948i bk6: 10944a 3010010i bk7: 10944a 2999629i bk8: 10944a 3012327i bk9: 10944a 3003086i bk10: 10900a 3000794i bk11: 10900a 2997709i bk12: 10880a 3014199i bk13: 10880a 3010210i bk14: 10880a 3001895i bk15: 10880a 2986717i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935502
Row_Buffer_Locality_read = 0.959796
Row_Buffer_Locality_write = 0.835940
Bank_Level_Parallism = 2.684337
Bank_Level_Parallism_Col = 2.568238
Bank_Level_Parallism_Ready = 1.440696
write_to_read_ratio_blp_rw_average = 0.547259
GrpLevelPara = 2.097895 

BW Util details:
bwutil = 0.415662 
total_CMD = 3323201 
util_bw = 1381328 
Wasted_Col = 595865 
Wasted_Row = 68742 
Idle = 1277266 

BW Util Bottlenecks: 
RCDc_limit = 81360 
RCDWRc_limit = 51028 
WTRc_limit = 364300 
RTWc_limit = 505845 
CCDLc_limit = 296717 
rwq = 0 
CCDLc_limit_alone = 215723 
WTRc_limit_alone = 332641 
RTWc_limit_alone = 456510 

Commands details: 
total_CMD = 3323201 
n_nop = 2950398 
Read = 174760 
Write = 0 
L2_Alloc = 0 
L2_WB = 170572 
n_act = 14038 
n_pre = 14022 
n_ref = 0 
n_req = 217403 
total_req = 345332 

Dual Bus Interface Util: 
issued_total_row = 28060 
issued_total_col = 345332 
Row_Bus_Util =  0.008444 
CoL_Bus_Util = 0.103915 
Either_Row_CoL_Bus_Util = 0.112182 
Issued_on_Two_Bus_Simul_Util = 0.000177 
issued_two_Eff = 0.001580 
queue_avg = 1.663151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66315
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3323201 n_nop=2950361 n_act=14071 n_pre=14055 n_ref_event=0 n_req=217403 n_rd=174760 n_rd_L2_A=0 n_write=0 n_wr_bk=170572 bw_util=0.4157
n_activity=2340134 dram_eff=0.5903
bk0: 10944a 3013080i bk1: 10944a 3010899i bk2: 10944a 3007950i bk3: 10944a 3001863i bk4: 10944a 3000607i bk5: 10944a 2991551i bk6: 10944a 3012108i bk7: 10944a 3001071i bk8: 10944a 3019253i bk9: 10944a 3010908i bk10: 10900a 3000629i bk11: 10900a 2993589i bk12: 10880a 3016624i bk13: 10880a 3012295i bk14: 10880a 3001783i bk15: 10880a 2987888i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935350
Row_Buffer_Locality_read = 0.959688
Row_Buffer_Locality_write = 0.835612
Bank_Level_Parallism = 2.690783
Bank_Level_Parallism_Col = 2.573600
Bank_Level_Parallism_Ready = 1.439536
write_to_read_ratio_blp_rw_average = 0.544210
GrpLevelPara = 2.104639 

BW Util details:
bwutil = 0.415662 
total_CMD = 3323201 
util_bw = 1381328 
Wasted_Col = 590276 
Wasted_Row = 68462 
Idle = 1283135 

BW Util Bottlenecks: 
RCDc_limit = 81476 
RCDWRc_limit = 50574 
WTRc_limit = 366281 
RTWc_limit = 496963 
CCDLc_limit = 292735 
rwq = 0 
CCDLc_limit_alone = 212624 
WTRc_limit_alone = 334567 
RTWc_limit_alone = 448566 

Commands details: 
total_CMD = 3323201 
n_nop = 2950361 
Read = 174760 
Write = 0 
L2_Alloc = 0 
L2_WB = 170572 
n_act = 14071 
n_pre = 14055 
n_ref = 0 
n_req = 217403 
total_req = 345332 

Dual Bus Interface Util: 
issued_total_row = 28126 
issued_total_col = 345332 
Row_Bus_Util =  0.008464 
CoL_Bus_Util = 0.103915 
Either_Row_CoL_Bus_Util = 0.112193 
Issued_on_Two_Bus_Simul_Util = 0.000186 
issued_two_Eff = 0.001658 
queue_avg = 1.672608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67261
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3323201 n_nop=2950362 n_act=14094 n_pre=14078 n_ref_event=0 n_req=217406 n_rd=174760 n_rd_L2_A=0 n_write=0 n_wr_bk=170584 bw_util=0.4157
n_activity=2347292 dram_eff=0.5885
bk0: 10944a 3008524i bk1: 10944a 3005796i bk2: 10944a 3008493i bk3: 10944a 3001245i bk4: 10944a 2991636i bk5: 10944a 2987398i bk6: 10944a 3015762i bk7: 10944a 3006127i bk8: 10944a 3018504i bk9: 10944a 3006526i bk10: 10900a 2999368i bk11: 10900a 2996840i bk12: 10880a 3021032i bk13: 10880a 3011261i bk14: 10880a 2998359i bk15: 10880a 2985298i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935246
Row_Buffer_Locality_read = 0.959613
Row_Buffer_Locality_write = 0.835389
Bank_Level_Parallism = 2.693422
Bank_Level_Parallism_Col = 2.573928
Bank_Level_Parallism_Ready = 1.441630
write_to_read_ratio_blp_rw_average = 0.545372
GrpLevelPara = 2.098695 

BW Util details:
bwutil = 0.415676 
total_CMD = 3323201 
util_bw = 1381376 
Wasted_Col = 595690 
Wasted_Row = 68819 
Idle = 1277316 

BW Util Bottlenecks: 
RCDc_limit = 81478 
RCDWRc_limit = 50473 
WTRc_limit = 365451 
RTWc_limit = 507735 
CCDLc_limit = 296255 
rwq = 0 
CCDLc_limit_alone = 215261 
WTRc_limit_alone = 334098 
RTWc_limit_alone = 458094 

Commands details: 
total_CMD = 3323201 
n_nop = 2950362 
Read = 174760 
Write = 0 
L2_Alloc = 0 
L2_WB = 170584 
n_act = 14094 
n_pre = 14078 
n_ref = 0 
n_req = 217406 
total_req = 345344 

Dual Bus Interface Util: 
issued_total_row = 28172 
issued_total_col = 345344 
Row_Bus_Util =  0.008477 
CoL_Bus_Util = 0.103919 
Either_Row_CoL_Bus_Util = 0.112193 
Issued_on_Two_Bus_Simul_Util = 0.000204 
issued_two_Eff = 0.001816 
queue_avg = 1.671498 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6715
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3323201 n_nop=2950411 n_act=14022 n_pre=14006 n_ref_event=0 n_req=217407 n_rd=174760 n_rd_L2_A=0 n_write=0 n_wr_bk=170588 bw_util=0.4157
n_activity=2349610 dram_eff=0.5879
bk0: 10944a 3018903i bk1: 10944a 3013743i bk2: 10944a 3011999i bk3: 10944a 2998194i bk4: 10944a 2995284i bk5: 10944a 2994752i bk6: 10944a 3014033i bk7: 10944a 3006481i bk8: 10944a 3019794i bk9: 10944a 3006082i bk10: 10900a 3001251i bk11: 10900a 2997057i bk12: 10880a 3020566i bk13: 10880a 3014285i bk14: 10880a 3001423i bk15: 10880a 2988578i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935577
Row_Buffer_Locality_read = 0.959825
Row_Buffer_Locality_write = 0.836214
Bank_Level_Parallism = 2.673303
Bank_Level_Parallism_Col = 2.556359
Bank_Level_Parallism_Ready = 1.432094
write_to_read_ratio_blp_rw_average = 0.547224
GrpLevelPara = 2.087877 

BW Util details:
bwutil = 0.415681 
total_CMD = 3323201 
util_bw = 1381392 
Wasted_Col = 595737 
Wasted_Row = 68802 
Idle = 1277270 

BW Util Bottlenecks: 
RCDc_limit = 81874 
RCDWRc_limit = 50362 
WTRc_limit = 362464 
RTWc_limit = 499784 
CCDLc_limit = 297493 
rwq = 0 
CCDLc_limit_alone = 217192 
WTRc_limit_alone = 331094 
RTWc_limit_alone = 450853 

Commands details: 
total_CMD = 3323201 
n_nop = 2950411 
Read = 174760 
Write = 0 
L2_Alloc = 0 
L2_WB = 170588 
n_act = 14022 
n_pre = 14006 
n_ref = 0 
n_req = 217407 
total_req = 345348 

Dual Bus Interface Util: 
issued_total_row = 28028 
issued_total_col = 345348 
Row_Bus_Util =  0.008434 
CoL_Bus_Util = 0.103920 
Either_Row_CoL_Bus_Util = 0.112178 
Issued_on_Two_Bus_Simul_Util = 0.000176 
issued_two_Eff = 0.001572 
queue_avg = 1.631244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63124
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3323201 n_nop=2950722 n_act=13857 n_pre=13841 n_ref_event=0 n_req=217407 n_rd=174760 n_rd_L2_A=0 n_write=0 n_wr_bk=170588 bw_util=0.4157
n_activity=2351822 dram_eff=0.5874
bk0: 10944a 3016600i bk1: 10944a 3011574i bk2: 10944a 3016441i bk3: 10944a 3006448i bk4: 10944a 3003821i bk5: 10944a 2996656i bk6: 10944a 3016552i bk7: 10944a 3010605i bk8: 10944a 3022875i bk9: 10944a 3009865i bk10: 10900a 3000210i bk11: 10900a 2994282i bk12: 10880a 3016683i bk13: 10880a 3010574i bk14: 10880a 2998039i bk15: 10880a 2990002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936336
Row_Buffer_Locality_read = 0.960311
Row_Buffer_Locality_write = 0.838089
Bank_Level_Parallism = 2.663306
Bank_Level_Parallism_Col = 2.549249
Bank_Level_Parallism_Ready = 1.426166
write_to_read_ratio_blp_rw_average = 0.544688
GrpLevelPara = 2.088241 

BW Util details:
bwutil = 0.415681 
total_CMD = 3323201 
util_bw = 1381392 
Wasted_Col = 597925 
Wasted_Row = 67449 
Idle = 1276435 

BW Util Bottlenecks: 
RCDc_limit = 79993 
RCDWRc_limit = 50492 
WTRc_limit = 369719 
RTWc_limit = 498670 
CCDLc_limit = 299083 
rwq = 0 
CCDLc_limit_alone = 217471 
WTRc_limit_alone = 337102 
RTWc_limit_alone = 449675 

Commands details: 
total_CMD = 3323201 
n_nop = 2950722 
Read = 174760 
Write = 0 
L2_Alloc = 0 
L2_WB = 170588 
n_act = 13857 
n_pre = 13841 
n_ref = 0 
n_req = 217407 
total_req = 345348 

Dual Bus Interface Util: 
issued_total_row = 27698 
issued_total_col = 345348 
Row_Bus_Util =  0.008335 
CoL_Bus_Util = 0.103920 
Either_Row_CoL_Bus_Util = 0.112084 
Issued_on_Two_Bus_Simul_Util = 0.000171 
issued_two_Eff = 0.001522 
queue_avg = 1.658820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65882
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3323201 n_nop=2950517 n_act=13966 n_pre=13950 n_ref_event=0 n_req=217405 n_rd=174760 n_rd_L2_A=0 n_write=0 n_wr_bk=170580 bw_util=0.4157
n_activity=2344175 dram_eff=0.5893
bk0: 10944a 3011537i bk1: 10944a 3008503i bk2: 10944a 3014283i bk3: 10944a 3007329i bk4: 10944a 3002153i bk5: 10944a 2993335i bk6: 10944a 3018275i bk7: 10944a 3007960i bk8: 10944a 3018624i bk9: 10944a 3009054i bk10: 10900a 2994968i bk11: 10900a 2990815i bk12: 10880a 3018472i bk13: 10880a 3006355i bk14: 10880a 3003217i bk15: 10880a 2994562i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935834
Row_Buffer_Locality_read = 0.959985
Row_Buffer_Locality_write = 0.836862
Bank_Level_Parallism = 2.681663
Bank_Level_Parallism_Col = 2.564933
Bank_Level_Parallism_Ready = 1.433814
write_to_read_ratio_blp_rw_average = 0.544525
GrpLevelPara = 2.099236 

BW Util details:
bwutil = 0.415672 
total_CMD = 3323201 
util_bw = 1381360 
Wasted_Col = 592402 
Wasted_Row = 66961 
Idle = 1282478 

BW Util Bottlenecks: 
RCDc_limit = 80013 
RCDWRc_limit = 50997 
WTRc_limit = 368728 
RTWc_limit = 497566 
CCDLc_limit = 295047 
rwq = 0 
CCDLc_limit_alone = 214164 
WTRc_limit_alone = 336810 
RTWc_limit_alone = 448601 

Commands details: 
total_CMD = 3323201 
n_nop = 2950517 
Read = 174760 
Write = 0 
L2_Alloc = 0 
L2_WB = 170580 
n_act = 13966 
n_pre = 13950 
n_ref = 0 
n_req = 217405 
total_req = 345340 

Dual Bus Interface Util: 
issued_total_row = 27916 
issued_total_col = 345340 
Row_Bus_Util =  0.008400 
CoL_Bus_Util = 0.103918 
Either_Row_CoL_Bus_Util = 0.112146 
Issued_on_Two_Bus_Simul_Util = 0.000172 
issued_two_Eff = 0.001535 
queue_avg = 1.654766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65477
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3323201 n_nop=2950465 n_act=14013 n_pre=13997 n_ref_event=0 n_req=217403 n_rd=174760 n_rd_L2_A=0 n_write=0 n_wr_bk=170572 bw_util=0.4157
n_activity=2348219 dram_eff=0.5882
bk0: 10944a 3012629i bk1: 10944a 3011821i bk2: 10944a 3013894i bk3: 10944a 3007112i bk4: 10944a 3003841i bk5: 10944a 2995195i bk6: 10944a 3010613i bk7: 10944a 3004787i bk8: 10944a 3022137i bk9: 10944a 3005734i bk10: 10900a 2997756i bk11: 10900a 2992881i bk12: 10880a 3019134i bk13: 10880a 3009229i bk14: 10880a 3000493i bk15: 10880a 2988876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935617
Row_Buffer_Locality_read = 0.959848
Row_Buffer_Locality_write = 0.836315
Bank_Level_Parallism = 2.676133
Bank_Level_Parallism_Col = 2.563913
Bank_Level_Parallism_Ready = 1.437950
write_to_read_ratio_blp_rw_average = 0.543913
GrpLevelPara = 2.095376 

BW Util details:
bwutil = 0.415662 
total_CMD = 3323201 
util_bw = 1381328 
Wasted_Col = 594542 
Wasted_Row = 69863 
Idle = 1277468 

BW Util Bottlenecks: 
RCDc_limit = 81570 
RCDWRc_limit = 51169 
WTRc_limit = 369860 
RTWc_limit = 497850 
CCDLc_limit = 295698 
rwq = 0 
CCDLc_limit_alone = 214588 
WTRc_limit_alone = 337698 
RTWc_limit_alone = 448902 

Commands details: 
total_CMD = 3323201 
n_nop = 2950465 
Read = 174760 
Write = 0 
L2_Alloc = 0 
L2_WB = 170572 
n_act = 14013 
n_pre = 13997 
n_ref = 0 
n_req = 217403 
total_req = 345332 

Dual Bus Interface Util: 
issued_total_row = 28010 
issued_total_col = 345332 
Row_Bus_Util =  0.008429 
CoL_Bus_Util = 0.103915 
Either_Row_CoL_Bus_Util = 0.112162 
Issued_on_Two_Bus_Simul_Util = 0.000182 
issued_two_Eff = 0.001626 
queue_avg = 1.665291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66529
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3323201 n_nop=2950913 n_act=13780 n_pre=13764 n_ref_event=0 n_req=217403 n_rd=174760 n_rd_L2_A=0 n_write=0 n_wr_bk=170572 bw_util=0.4157
n_activity=2350846 dram_eff=0.5876
bk0: 10944a 3010979i bk1: 10944a 3011056i bk2: 10944a 3009343i bk3: 10944a 2999371i bk4: 10944a 2998718i bk5: 10944a 3003029i bk6: 10944a 3013871i bk7: 10944a 3005939i bk8: 10944a 3018406i bk9: 10944a 3011043i bk10: 10900a 2997865i bk11: 10900a 2996084i bk12: 10880a 3018444i bk13: 10880a 3009881i bk14: 10880a 2997341i bk15: 10880a 2992430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936689
Row_Buffer_Locality_read = 0.960512
Row_Buffer_Locality_write = 0.839059
Bank_Level_Parallism = 2.680994
Bank_Level_Parallism_Col = 2.569475
Bank_Level_Parallism_Ready = 1.437384
write_to_read_ratio_blp_rw_average = 0.541872
GrpLevelPara = 2.097854 

BW Util details:
bwutil = 0.415662 
total_CMD = 3323201 
util_bw = 1381328 
Wasted_Col = 594041 
Wasted_Row = 68967 
Idle = 1278865 

BW Util Bottlenecks: 
RCDc_limit = 79409 
RCDWRc_limit = 50440 
WTRc_limit = 371722 
RTWc_limit = 495111 
CCDLc_limit = 295358 
rwq = 0 
CCDLc_limit_alone = 214966 
WTRc_limit_alone = 339944 
RTWc_limit_alone = 446497 

Commands details: 
total_CMD = 3323201 
n_nop = 2950913 
Read = 174760 
Write = 0 
L2_Alloc = 0 
L2_WB = 170572 
n_act = 13780 
n_pre = 13764 
n_ref = 0 
n_req = 217403 
total_req = 345332 

Dual Bus Interface Util: 
issued_total_row = 27544 
issued_total_col = 345332 
Row_Bus_Util =  0.008288 
CoL_Bus_Util = 0.103915 
Either_Row_CoL_Bus_Util = 0.112027 
Issued_on_Two_Bus_Simul_Util = 0.000177 
issued_two_Eff = 0.001579 
queue_avg = 1.673005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67301

========= L2 cache stats =========
L2_cache_bank[0]: Access = 246656, Miss = 174724, Miss_rate = 0.708, Pending_hits = 20978, Reservation_fails = 0
L2_cache_bank[1]: Access = 248256, Miss = 174724, Miss_rate = 0.704, Pending_hits = 20913, Reservation_fails = 0
L2_cache_bank[2]: Access = 248221, Miss = 174724, Miss_rate = 0.704, Pending_hits = 21017, Reservation_fails = 0
L2_cache_bank[3]: Access = 248174, Miss = 174724, Miss_rate = 0.704, Pending_hits = 21002, Reservation_fails = 0
L2_cache_bank[4]: Access = 248067, Miss = 174724, Miss_rate = 0.704, Pending_hits = 20896, Reservation_fails = 0
L2_cache_bank[5]: Access = 247974, Miss = 174724, Miss_rate = 0.705, Pending_hits = 20984, Reservation_fails = 0
L2_cache_bank[6]: Access = 248036, Miss = 174724, Miss_rate = 0.704, Pending_hits = 20665, Reservation_fails = 0
L2_cache_bank[7]: Access = 246450, Miss = 174724, Miss_rate = 0.709, Pending_hits = 19548, Reservation_fails = 0
L2_cache_bank[8]: Access = 246652, Miss = 174716, Miss_rate = 0.708, Pending_hits = 20994, Reservation_fails = 0
L2_cache_bank[9]: Access = 248298, Miss = 174716, Miss_rate = 0.704, Pending_hits = 20916, Reservation_fails = 0
L2_cache_bank[10]: Access = 248207, Miss = 174716, Miss_rate = 0.704, Pending_hits = 20974, Reservation_fails = 0
L2_cache_bank[11]: Access = 248214, Miss = 174716, Miss_rate = 0.704, Pending_hits = 21024, Reservation_fails = 0
L2_cache_bank[12]: Access = 248128, Miss = 174716, Miss_rate = 0.704, Pending_hits = 20935, Reservation_fails = 0
L2_cache_bank[13]: Access = 248045, Miss = 174716, Miss_rate = 0.704, Pending_hits = 21012, Reservation_fails = 0
L2_cache_bank[14]: Access = 248018, Miss = 174716, Miss_rate = 0.704, Pending_hits = 20616, Reservation_fails = 0
L2_cache_bank[15]: Access = 246486, Miss = 174716, Miss_rate = 0.709, Pending_hits = 19591, Reservation_fails = 0
L2_cache_bank[16]: Access = 246656, Miss = 174720, Miss_rate = 0.708, Pending_hits = 20983, Reservation_fails = 0
L2_cache_bank[17]: Access = 248190, Miss = 174720, Miss_rate = 0.704, Pending_hits = 20923, Reservation_fails = 0
L2_cache_bank[18]: Access = 248174, Miss = 174720, Miss_rate = 0.704, Pending_hits = 20960, Reservation_fails = 0
L2_cache_bank[19]: Access = 248100, Miss = 174720, Miss_rate = 0.704, Pending_hits = 20987, Reservation_fails = 0
L2_cache_bank[20]: Access = 248061, Miss = 174720, Miss_rate = 0.704, Pending_hits = 20910, Reservation_fails = 0
L2_cache_bank[21]: Access = 248083, Miss = 174720, Miss_rate = 0.704, Pending_hits = 20997, Reservation_fails = 0
L2_cache_bank[22]: Access = 247998, Miss = 174720, Miss_rate = 0.705, Pending_hits = 20630, Reservation_fails = 0
L2_cache_bank[23]: Access = 246416, Miss = 174720, Miss_rate = 0.709, Pending_hits = 19570, Reservation_fails = 0
L2_total_cache_accesses = 5945560
L2_total_cache_misses = 4193280
L2_total_cache_miss_rate = 0.7053
L2_total_cache_pending_hits = 498025
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1254255
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 498025
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 524288
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1572864
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 498025
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 524032
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1572096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3849432
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2096128
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.073
L2_cache_fill_port_util = 0.067

icnt_total_pkts_mem_to_simt=5945560
icnt_total_pkts_simt_to_mem=5945560
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 5945560
Req_Network_cycles = 1295864
Req_Network_injected_packets_per_cycle =       4.5881 
Req_Network_conflicts_per_cycle =       0.6595
Req_Network_conflicts_per_cycle_util =       0.6736
Req_Bank_Level_Parallism =       4.6863
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1730
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1912

Reply_Network_injected_packets_num = 5945560
Reply_Network_cycles = 1295864
Reply_Network_injected_packets_per_cycle =        4.5881
Reply_Network_conflicts_per_cycle =        1.0882
Reply_Network_conflicts_per_cycle_util =       1.1095
Reply_Bank_Level_Parallism =       4.6783
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1222
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1529
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 50 min, 22 sec (13822 sec)
gpgpu_simulation_rate = 54588 (inst/sec)
gpgpu_simulation_rate = 93 (cycle/sec)
gpgpu_silicon_slowdown = 14677419x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPU Runtime: 13806.069876s
CPU Runtime: 0.310675s
Non-Matching CPU-GPU Outputs Beyond Error Threshold of 0.05 Percent: 0
GPGPU-Sim: *** exit detected ***
