library ieee;
use IEEE.STD_LOGIC_1164.ALL;

entity forwardingUnit is
port(
	i_id_ex_Rs, i_id_ex_Rt, i_ex_mem_Rd, i_mem_wb_Rd : in std_logic_vector(4 downto 0);
	i_ex_mem_RegWrite, i_mem_wb_RegWrite : in std_logic;
	o_forwardA, o_forwardB : out std_logic_vector(1 downto 0));
end forwardingUnit;

architecture rtl of forwardingUnit is

signal zero : std_logic;
signal 

begin 

	--If (EX/MEM.RegWrite & (EX/MEM.RegisterRd ≠ 0) & (EX/MEM.RegisterRd=ID/EX.RegisterRs)) ForwardA= 10
	--If (EX/MEM.RegWrite & (EX/MEM.RegisterRd ≠ 0) & (EX/MEM.RegisterRd=ID/EX.RegisterRt)) ForwardB= 10
	--If (MEM/WB.RegWrite & (MEM/WB.RegisterRd ≠ 0) & (MEM/WB.RegisterRd=ID/EX.RegisterRs)) ForwardA= 01
	--If (MEM/WB.RegWrite & (MEM/WB.RegisterRd ≠ 0) & (MEM/WB.RegisterRd=ID/EX.RegisterRt)) ForwardB= 01

end rtl;
