<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,  8704, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 16712, user unroll pragmas are applied</column>
            <column name="">(2) simplification, 14434, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline, 13502, user inline pragmas are applied</column>
            <column name="">(4) simplification, 13235, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 39854, user array partition pragmas are applied</column>
            <column name="">(2) simplification, 27134, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate , 31274, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape, 31202, apply array reshape pragmas</column>
            <column name="">(5) access patterns, 31163, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification, 27386, loop and instruction simplification</column>
            <column name="">(2) parallelization, 27377, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition, 27377, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification, 27362, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering, 27740, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations, 27930, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="Cnn" col1="__merlinkernel_Cnn.c:170" col2="8704" col3="13235" col4="31163" col5="27362" col6="27930">
                    <row id="13" col0="mars_kernel_0_1" col1="__merlinkernel_Cnn.c:162" col2="8616" col2_disp="8,616 (3 calls)" col3="13188" col3_disp="13,188 (3 calls)" col4="30840" col4_disp="30,840 (3 calls)" col5="27039" col5_disp="27,039 (3 calls)" col6="27600" col6_disp="27,600 (3 calls)">
                        <row id="1" col0="mars_kernel_0_1_bus" col1="__merlinkernel_Cnn.c:146" col2="8604" col2_disp="8,604 (3 calls)" col3="13182" col3_disp="13,182 (3 calls)" col4="30834" col4_disp="30,834 (3 calls)" col5="27033" col5_disp="27,033 (3 calls)" col6="27591" col6_disp="27,591 (3 calls)">
                            <row id="6" col0="mars_kernel_0_1_node_0_stage_0" col1="__merlinkernel_Cnn.c:28" col2="2850" col2_disp="2,850 (3 calls)" col3="4770" col3_disp="4,770 (3 calls)" col4="6576" col4_disp="6,576 (3 calls)" col5="5760" col5_disp="5,760 (3 calls)" col6="5928" col6_disp="5,928 (3 calls)">
                                <row id="14" col0="memcpy_wide_bus_read_float_4d_28_8_224_512" col1="mars_wide_bus_4d.h:2010" col2="2826" col2_disp="2,826 (3 calls)" col3="" col4="" col5="" col6="">
                                    <row id="12" col0="merlin_get_range_512" col1="memcpy_512.h:32" col2="1404" col2_disp="1,404 (18 calls)" col3="" col4="" col5="" col6=""/>
                                </row>
                            </row>
                            <row id="9" col0="mars_kernel_0_1_node_1_stage_0" col1="__merlinkernel_Cnn.c:56" col2="159" col2_disp=" 159 (3 calls)" col3="72" col3_disp="   72 (3 calls)" col4="588" col4_disp="  588 (3 calls)" col5="588" col5_disp="  588 (3 calls)" col6="615" col6_disp="  615 (3 calls)">
                                <row id="3" col0="merlin_memcpy_0" col1="__merlinkernel_Cnn.c:37" col2="138" col2_disp=" 138 (3 calls)" col3="51" col3_disp="   51 (3 calls)" col4="567" col4_disp="  567 (3 calls)" col5="567" col5_disp="  567 (3 calls)" col6="591" col6_disp="  591 (3 calls)"/>
                            </row>
                            <row id="7" col0="mars_kernel_0_1_node_2_stage_1" col1="__merlinkernel_Cnn.c:65" col2="2022" col2_disp="2,022 (3 calls)" col3="912" col3_disp="  912 (3 calls)" col4="7065" col4_disp="7,065 (3 calls)" col5="6969" col5_disp="6,969 (3 calls)" col6="6834" col6_disp="6,834 (3 calls)">
                                <row id="5" col0="memcpy_wide_bus_read_float_2d_228_128" col1="mars_wide_bus_2d.h:1326" col2="1686" col2_disp="1,686 (3 calls)" col3="" col4="" col5="" col6="">
                                    <row id="2" col0="merlin_get_range_128" col1="memcpy_128.h:32" col2="936" col2_disp=" 936 (12 calls)" col3="" col4="" col5="" col6=""/>
                                </row>
                            </row>
                            <row id="11" col0="mars_kernel_0_1_node_3_stage_2" col1="__merlinkernel_Cnn.c:137" col2="3462" col2_disp="3,462 (3 calls)" col3="7380" col3_disp="7,380 (3 calls)" col4="16557" col4_disp="16,557 (3 calls)" col5="13668" col5_disp="13,668 (3 calls)" col6="14163" col6_disp="14,163 (3 calls)">
                                <row id="8" col0="memcpy_wide_bus_write_float_4d_28_8_224_512" col1="mars_wide_bus_4d.h:2163" col2="3438" col2_disp="3,438 (3 calls)" col3="" col4="" col5="" col6="">
                                    <row id="10" col0="merlin_set_range_512" col1="memcpy_512.h:72" col2="1848" col2_disp="1,848 (24 calls)" col3="" col4="" col5="" col6=""/>
                                </row>
                            </row>
                        </row>
                        <row id="4" col0="mars_kernel_0_1_comp" col1="__merlinkernel_Cnn.c:156" col2="3" col2_disp="   3 (3 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

