{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608065324670 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608065324672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 15:48:44 2020 " "Processing started: Tue Dec 15 15:48:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608065324672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608065324672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MDE -c MDE " "Command: quartus_map --read_settings_files=on --write_settings_files=off MDE -c MDE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608065324672 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608065326125 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608065326125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispensador.v 1 1 " "Found 1 design units, including 1 entities, in source file dispensador.v" { { "Info" "ISGN_ENTITY_NAME" "1 DISPENSADOR " "Found entity 1: DISPENSADOR" {  } { { "DISPENSADOR.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/DISPENSADOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608065367020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608065367020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divfreq.v 1 1 " "Found 1 design units, including 1 entities, in source file divfreq.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIVFREQ " "Found entity 1: DIVFREQ" {  } { { "DIVFREQ.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/DIVFREQ.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608065367027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608065367027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinadeestados.v 1 1 " "Found 1 design units, including 1 entities, in source file maquinadeestados.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDE " "Found entity 1: MDE" {  } { { "MaquinaDeEstados.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/MaquinaDeEstados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608065367034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608065367034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "TOP.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608065367042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608065367042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_baudrate_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_baudrate_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_BaudRate_generator " "Found entity 1: UART_BaudRate_generator" {  } { { "UART_baudrate_generator.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/UART_baudrate_generator.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608065367047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608065367047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rs232_rx " "Found entity 1: UART_rs232_rx" {  } { { "UART_rx.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/UART_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608065367053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608065367053 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UART_tx.v(80) " "Verilog HDL information at UART_tx.v(80): always construct contains both blocking and non-blocking assignments" {  } { { "UART_tx.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/UART_tx.v" 80 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1608065367058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rs232_tx " "Found entity 1: UART_rs232_tx" {  } { { "UART_tx.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/UART_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608065367060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608065367060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer.v 1 1 " "Found 1 design units, including 1 entities, in source file buzzer.v" { { "Info" "ISGN_ENTITY_NAME" "1 buzzer " "Found entity 1: buzzer" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/buzzer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608065367066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608065367066 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_2 DISPENSADOR.v(11) " "Verilog HDL Implicit Net warning at DISPENSADOR.v(11): created implicit net for \"clk_2\"" {  } { { "DISPENSADOR.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/DISPENSADOR.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608065367067 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MDE " "Elaborating entity \"MDE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608065367192 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D MaquinaDeEstados.v(17) " "Verilog HDL or VHDL warning at MaquinaDeEstados.v(17): object \"D\" assigned a value but never read" {  } { { "MaquinaDeEstados.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/MaquinaDeEstados.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608065367194 "|MDE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T MaquinaDeEstados.v(18) " "Verilog HDL or VHDL warning at MaquinaDeEstados.v(18): object \"T\" assigned a value but never read" {  } { { "MaquinaDeEstados.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/MaquinaDeEstados.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608065367194 "|MDE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LCD MaquinaDeEstados.v(21) " "Verilog HDL or VHDL warning at MaquinaDeEstados.v(21): object \"LCD\" assigned a value but never read" {  } { { "MaquinaDeEstados.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/MaquinaDeEstados.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608065367194 "|MDE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "E MaquinaDeEstados.v(22) " "Verilog HDL or VHDL warning at MaquinaDeEstados.v(22): object \"E\" assigned a value but never read" {  } { { "MaquinaDeEstados.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/MaquinaDeEstados.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608065367195 "|MDE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MaquinaDeEstados.v(95) " "Verilog HDL assignment warning at MaquinaDeEstados.v(95): truncated value with size 32 to match size of target (1)" {  } { { "MaquinaDeEstados.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/MaquinaDeEstados.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065367197 "|MDE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MaquinaDeEstados.v(124) " "Verilog HDL assignment warning at MaquinaDeEstados.v(124): truncated value with size 32 to match size of target (1)" {  } { { "MaquinaDeEstados.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/MaquinaDeEstados.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065367199 "|MDE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:uartSC " "Elaborating entity \"UART\" for hierarchy \"UART:uartSC\"" {  } { { "MaquinaDeEstados.v" "uartSC" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/MaquinaDeEstados.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608065367293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_rs232_rx UART:uartSC\|UART_rs232_rx:I_RS232RX " "Elaborating entity \"UART_rs232_rx\" for hierarchy \"UART:uartSC\|UART_rs232_rx:I_RS232RX\"" {  } { { "TOP.v" "I_RS232RX" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/TOP.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608065367299 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_rx.v(83) " "Verilog HDL assignment warning at UART_rx.v(83): truncated value with size 32 to match size of target (4)" {  } { { "UART_rx.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/UART_rx.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065367303 "|MDE|UART:uartSC|UART_rs232_rx:I_RS232RX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 UART_rx.v(92) " "Verilog HDL assignment warning at UART_rx.v(92): truncated value with size 32 to match size of target (5)" {  } { { "UART_rx.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/UART_rx.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065367303 "|MDE|UART:uartSC|UART_rs232_rx:I_RS232RX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_rs232_tx UART:uartSC\|UART_rs232_tx:I_RS232TX " "Elaborating entity \"UART_rs232_tx\" for hierarchy \"UART:uartSC\|UART_rs232_tx:I_RS232TX\"" {  } { { "TOP.v" "I_RS232TX" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/TOP.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608065367305 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_tx.v(92) " "Verilog HDL assignment warning at UART_tx.v(92): truncated value with size 32 to match size of target (4)" {  } { { "UART_tx.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/UART_tx.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065367309 "|MDE|UART:uartSC|UART_rs232_tx:I_RS232TX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 UART_tx.v(110) " "Verilog HDL assignment warning at UART_tx.v(110): truncated value with size 32 to match size of target (5)" {  } { { "UART_tx.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/UART_tx.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065367311 "|MDE|UART:uartSC|UART_rs232_tx:I_RS232TX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_BaudRate_generator UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN " "Elaborating entity \"UART_BaudRate_generator\" for hierarchy \"UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\"" {  } { { "TOP.v" "I_BAUDGEN" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/TOP.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608065367315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DISPENSADOR DISPENSADOR:dsp " "Elaborating entity \"DISPENSADOR\" for hierarchy \"DISPENSADOR:dsp\"" {  } { { "MaquinaDeEstados.v" "dsp" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/MaquinaDeEstados.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608065367333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIVFREQ DISPENSADOR:dsp\|DIVFREQ:div " "Elaborating entity \"DIVFREQ\" for hierarchy \"DISPENSADOR:dsp\|DIVFREQ:div\"" {  } { { "DISPENSADOR.v" "div" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/DISPENSADOR.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608065367336 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 DIVFREQ.v(12) " "Verilog HDL assignment warning at DIVFREQ.v(12): truncated value with size 32 to match size of target (28)" {  } { { "DIVFREQ.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/DIVFREQ.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065367339 "|MDE|DISPENSADOR:dsp|DIVFREQ:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzer buzzer:bzz " "Elaborating entity \"buzzer\" for hierarchy \"buzzer:bzz\"" {  } { { "MaquinaDeEstados.v" "bzz" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/MaquinaDeEstados.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608065367343 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 buzzer.v(29) " "Verilog HDL assignment warning at buzzer.v(29): truncated value with size 32 to match size of target (4)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/buzzer.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065367346 "|MDE|buzzer:bzz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 buzzer.v(47) " "Verilog HDL assignment warning at buzzer.v(47): truncated value with size 32 to match size of target (22)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/buzzer.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065367346 "|MDE|buzzer:bzz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 buzzer.v(51) " "Verilog HDL assignment warning at buzzer.v(51): truncated value with size 32 to match size of target (13)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/buzzer.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065367347 "|MDE|buzzer:bzz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 buzzer.v(58) " "Verilog HDL assignment warning at buzzer.v(58): truncated value with size 32 to match size of target (22)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/buzzer.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065367347 "|MDE|buzzer:bzz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 buzzer.v(62) " "Verilog HDL assignment warning at buzzer.v(62): truncated value with size 32 to match size of target (13)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/buzzer.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065367347 "|MDE|buzzer:bzz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 buzzer.v(69) " "Verilog HDL assignment warning at buzzer.v(69): truncated value with size 32 to match size of target (22)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/buzzer.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065367347 "|MDE|buzzer:bzz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 buzzer.v(73) " "Verilog HDL assignment warning at buzzer.v(73): truncated value with size 32 to match size of target (13)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/buzzer.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065367347 "|MDE|buzzer:bzz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 buzzer.v(80) " "Verilog HDL assignment warning at buzzer.v(80): truncated value with size 32 to match size of target (22)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/buzzer.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065367347 "|MDE|buzzer:bzz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 buzzer.v(84) " "Verilog HDL assignment warning at buzzer.v(84): truncated value with size 32 to match size of target (13)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/buzzer.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065367347 "|MDE|buzzer:bzz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 buzzer.v(91) " "Verilog HDL assignment warning at buzzer.v(91): truncated value with size 32 to match size of target (22)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/buzzer.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065367347 "|MDE|buzzer:bzz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 buzzer.v(95) " "Verilog HDL assignment warning at buzzer.v(95): truncated value with size 32 to match size of target (13)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/buzzer.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065367347 "|MDE|buzzer:bzz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 buzzer.v(102) " "Verilog HDL assignment warning at buzzer.v(102): truncated value with size 32 to match size of target (22)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/buzzer.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065367347 "|MDE|buzzer:bzz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 buzzer.v(106) " "Verilog HDL assignment warning at buzzer.v(106): truncated value with size 32 to match size of target (13)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/buzzer.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065367347 "|MDE|buzzer:bzz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 buzzer.v(113) " "Verilog HDL assignment warning at buzzer.v(113): truncated value with size 32 to match size of target (22)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/buzzer.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065367348 "|MDE|buzzer:bzz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 buzzer.v(117) " "Verilog HDL assignment warning at buzzer.v(117): truncated value with size 32 to match size of target (13)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/buzzer.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065367348 "|MDE|buzzer:bzz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 buzzer.v(124) " "Verilog HDL assignment warning at buzzer.v(124): truncated value with size 32 to match size of target (22)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/buzzer.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065367348 "|MDE|buzzer:bzz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 buzzer.v(128) " "Verilog HDL assignment warning at buzzer.v(128): truncated value with size 32 to match size of target (13)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/buzzer.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608065367349 "|MDE|buzzer:bzz"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1608065369966 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1608065371677 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/output_files/MDE.map.smsg " "Generated suppressed messages file C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/PROYECTO/CONTROL-DE-DESINFECCION-Y-ACCESO-DIG-1/CODIGOS/MDE/output_files/MDE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608065371807 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1608065372241 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608065372241 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "266 " "Implemented 266 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608065372651 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608065372651 ""} { "Info" "ICUT_CUT_TM_LCELLS" "249 " "Implemented 249 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1608065372651 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608065372651 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608065372842 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 15:49:32 2020 " "Processing ended: Tue Dec 15 15:49:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608065372842 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608065372842 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608065372842 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608065372842 ""}
