5 c 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd named_block4.vcd -o named_block4.cdd -v named_block4.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" named_block4.v 8 32 1
2 1 13 20006 6 3d 5002 0 0 1 26 2 foo
1 a 10 830004 1 0 0 0 1 25 1102
1 b 10 30007 1 0 0 0 1 25 1102
4 1 7 1 0
3 1 main.foo "main.foo" named_block4.v 13 16 1
2 2 14 50005 1 0 1008 0 0 32 52 11 0 0 0 0 0 0 0
2 3 14 40005 b 2c 900a 2 0 32 26 aa aa aa aa aa aa aa aa
2 4 15 80008 3 1 100c 0 0 1 9 b
2 5 15 40004 0 1 1400 0 0 1 9 a
2 6 15 40008 5 37 1e 4 5
4 6 0 0 0
4 3 11 6 0
3 1 main.$u0 "main.$u0" named_block4.v 0 30 1
