Time resolution is 1 ps
$finish called at time : 120 ns : File "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/4_0/ring_buffer/ring_buffer.srcs/sim_1/new/ring_buffer_tb.v" Line 36
