;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 8/16/2017 8:57:01 AM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x186D0000  	6253
0x0008	0x18150000  	6165
0x000C	0x18150000  	6165
0x0010	0x18150000  	6165
0x0014	0x18150000  	6165
0x0018	0x18150000  	6165
0x001C	0x18150000  	6165
0x0020	0x18150000  	6165
0x0024	0x18150000  	6165
0x0028	0x18150000  	6165
0x002C	0x18150000  	6165
0x0030	0x18150000  	6165
0x0034	0x18150000  	6165
0x0038	0x18150000  	6165
0x003C	0x18150000  	6165
0x0040	0x18150000  	6165
0x0044	0x18150000  	6165
0x0048	0x18150000  	6165
0x004C	0x18150000  	6165
0x0050	0x18150000  	6165
0x0054	0x18150000  	6165
0x0058	0x18150000  	6165
0x005C	0x18150000  	6165
0x0060	0x18150000  	6165
0x0064	0x18150000  	6165
0x0068	0x18150000  	6165
0x006C	0x18150000  	6165
0x0070	0x18150000  	6165
0x0074	0x18150000  	6165
0x0078	0x18150000  	6165
0x007C	0x18150000  	6165
0x0080	0x18150000  	6165
0x0084	0x18150000  	6165
0x0088	0x18150000  	6165
0x008C	0x18150000  	6165
0x0090	0x18150000  	6165
0x0094	0x18150000  	6165
0x0098	0x18150000  	6165
0x009C	0x18150000  	6165
0x00A0	0x18150000  	6165
0x00A4	0x18150000  	6165
0x00A8	0x18150000  	6165
0x00AC	0x18150000  	6165
0x00B0	0x18150000  	6165
0x00B4	0x18150000  	6165
0x00B8	0x18150000  	6165
0x00BC	0x18150000  	6165
0x00C0	0x18150000  	6165
0x00C4	0x18150000  	6165
0x00C8	0x18150000  	6165
0x00CC	0x18150000  	6165
0x00D0	0x18150000  	6165
0x00D4	0x18150000  	6165
0x00D8	0x18150000  	6165
0x00DC	0x18150000  	6165
0x00E0	0x18150000  	6165
0x00E4	0x18150000  	6165
0x00E8	0x18150000  	6165
0x00EC	0x18150000  	6165
0x00F0	0x18150000  	6165
0x00F4	0x18150000  	6165
0x00F8	0x18150000  	6165
0x00FC	0x18150000  	6165
0x0100	0x18150000  	6165
0x0104	0x18150000  	6165
0x0108	0x18150000  	6165
0x010C	0x18150000  	6165
0x0110	0x18150000  	6165
0x0114	0x18150000  	6165
0x0118	0x18150000  	6165
0x011C	0x18150000  	6165
0x0120	0x18150000  	6165
0x0124	0x18150000  	6165
0x0128	0x18150000  	6165
0x012C	0x18150000  	6165
0x0130	0x18150000  	6165
0x0134	0x18150000  	6165
0x0138	0x18150000  	6165
0x013C	0x18150000  	6165
0x0140	0x18150000  	6165
0x0144	0x18150000  	6165
0x0148	0x18150000  	6165
0x014C	0x18150000  	6165
0x0150	0x18150000  	6165
0x0154	0x18150000  	6165
0x0158	0x18150000  	6165
0x015C	0x18150000  	6165
0x0160	0x18150000  	6165
0x0164	0x18150000  	6165
0x0168	0x18150000  	6165
0x016C	0x18150000  	6165
0x0170	0x18150000  	6165
0x0174	0x18150000  	6165
0x0178	0x18150000  	6165
0x017C	0x18150000  	6165
0x0180	0x18150000  	6165
0x0184	0x18150000  	6165
; end of ____SysVT
_main:
;clicker_2_STM32.c, 120 :: 		void main() {
0x186C	0xF000F830  BL	6352
0x1870	0xF7FFFFD4  BL	6172
0x1874	0xF000FADA  BL	7724
0x1878	0xF7FFFFE6  BL	6216
0x187C	0xF000FA96  BL	7596
;clicker_2_STM32.c, 122 :: 		GPIO_Digital_Output(&GPIOE_BASE, _GPIO_PINMASK_12 | _GPIO_PINMASK_15);
0x1880	0xF2490100  MOVW	R1, #36864
0x1884	0x480F    LDR	R0, [PC, #60]
0x1886	0xF7FFFD6B  BL	_GPIO_Digital_Output+0
;clicker_2_STM32.c, 123 :: 		LD1 = 0;
0x188A	0x2100    MOVS	R1, #0
0x188C	0xB249    SXTB	R1, R1
0x188E	0x480E    LDR	R0, [PC, #56]
0x1890	0x6001    STR	R1, [R0, #0]
;clicker_2_STM32.c, 124 :: 		LD2 = 0;
0x1892	0x480E    LDR	R0, [PC, #56]
0x1894	0x6001    STR	R1, [R0, #0]
;clicker_2_STM32.c, 126 :: 		init_uart4();
0x1896	0xF7FFFF7F  BL	_init_uart4+0
;clicker_2_STM32.c, 127 :: 		init_i2c2();
0x189A	0xF7FFFDBD  BL	_init_i2c2+0
;clicker_2_STM32.c, 129 :: 		if (checkMPU6050() == 1) {
0x189E	0xF7FFFF9D  BL	_checkMPU6050+0
0x18A2	0x2801    CMP	R0, #1
0x18A4	0xD100    BNE	L_main6
;clicker_2_STM32.c, 130 :: 		return;
0x18A6	0xE00B    B	L_end_main
;clicker_2_STM32.c, 131 :: 		}
L_main6:
;clicker_2_STM32.c, 133 :: 		if (selfTestMPU6050() == 1) {
0x18A8	0xF7FFFDC6  BL	_selfTestMPU6050+0
0x18AC	0x2801    CMP	R0, #1
0x18AE	0xD100    BNE	L_main7
;clicker_2_STM32.c, 134 :: 		return;
0x18B0	0xE006    B	L_end_main
;clicker_2_STM32.c, 135 :: 		}
L_main7:
;clicker_2_STM32.c, 137 :: 		LD1 = 1;
0x18B2	0x2101    MOVS	R1, #1
0x18B4	0xB249    SXTB	R1, R1
0x18B6	0x4804    LDR	R0, [PC, #16]
0x18B8	0x6001    STR	R1, [R0, #0]
;clicker_2_STM32.c, 138 :: 		LD2 = 1;
0x18BA	0x4804    LDR	R0, [PC, #16]
0x18BC	0x6001    STR	R1, [R0, #0]
;clicker_2_STM32.c, 139 :: 		while(1);
L_main8:
0x18BE	0xE7FE    B	L_main8
;clicker_2_STM32.c, 140 :: 		}
L_end_main:
L__main_end_loop:
0x18C0	0xE7FE    B	L__main_end_loop
0x18C2	0xBF00    NOP
0x18C4	0x10004002  	GPIOE_BASE+0
0x18C8	0x02B04242  	ODR12_GPIOE_ODR_bit+0
0x18CC	0x02BC4242  	ODR15_GPIOE_ODR_bit+0
; end of _main
_GPIO_Digital_Output:
;__Lib_GPIO_32F4xx.c, 233 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1360	0xB081    SUB	SP, SP, #4
0x1362	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 234 :: 		
0x1366	0x4A04    LDR	R2, [PC, #16]
0x1368	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x136A	0xF7FFFE95  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 235 :: 		
L_end_GPIO_Digital_Output:
0x136E	0xF8DDE000  LDR	LR, [SP, #0]
0x1372	0xB001    ADD	SP, SP, #4
0x1374	0x4770    BX	LR
0x1376	0xBF00    NOP
0x1378	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO_32F4xx.c, 74 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1098	0xB084    SUB	SP, SP, #16
0x109A	0xF8CDE000  STR	LR, [SP, #0]
0x109E	0xB28D    UXTH	R5, R1
0x10A0	0x4616    MOV	R6, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 20 (R5)
; config start address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 75 :: 		
;__Lib_GPIO_32F4xx.c, 76 :: 		
;__Lib_GPIO_32F4xx.c, 80 :: 		
0x10A2	0x4B86    LDR	R3, [PC, #536]
0x10A4	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 28 (R7)
0x10A8	0x461F    MOV	R7, R3
;__Lib_GPIO_32F4xx.c, 82 :: 		
0x10AA	0x4618    MOV	R0, R3
0x10AC	0xF7FFFF2A  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F4xx.c, 85 :: 		
0x10B0	0xF1B50FFF  CMP	R5, #255
0x10B4	0xD120    BNE	L_GPIO_Config22
;__Lib_GPIO_32F4xx.c, 86 :: 		
0x10B6	0x683C    LDR	R4, [R7, #0]
;__Lib_GPIO_32F4xx.c, 87 :: 		
0x10B8	0x4B81    LDR	R3, [PC, #516]
0x10BA	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x10BE	0x4618    MOV	R0, R3
;__Lib_GPIO_32F4xx.c, 88 :: 		
0x10C0	0x4B80    LDR	R3, [PC, #512]
0x10C2	0x429E    CMP	R6, R3
0x10C4	0xD114    BNE	L_GPIO_Config23
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 89 :: 		
0x10C6	0xF2455355  MOVW	R3, #21845
0x10CA	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 90 :: 		
0x10CE	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 91 :: 		
0x10D0	0x1D3D    ADDS	R5, R7, #4
0x10D2	0x682C    LDR	R4, [R5, #0]
0x10D4	0xF06F03FF  MVN	R3, #255
0x10D8	0xEA040303  AND	R3, R4, R3, LSL #0
0x10DC	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 92 :: 		
0x10DE	0xF2070508  ADDW	R5, R7, #8
; port end address is: 28 (R7)
0x10E2	0x682C    LDR	R4, [R5, #0]
0x10E4	0xF64F73FF  MOVW	R3, #65535
0x10E8	0xEA440303  ORR	R3, R4, R3, LSL #0
0x10EC	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 93 :: 		
0x10EE	0xE0E1    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 94 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F4xx.c, 95 :: 		
; port start address is: 28 (R7)
; tmp start address is: 0 (R0)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x10F0	0x2E42    CMP	R6, #66
0x10F2	0xD101    BNE	L_GPIO_Config24
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 96 :: 		
0x10F4	0x6038    STR	R0, [R7, #0]
; tmp end address is: 0 (R0)
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 97 :: 		
0x10F6	0xE0DD    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 98 :: 		
L_GPIO_Config24:
;__Lib_GPIO_32F4xx.c, 99 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config22:
;__Lib_GPIO_32F4xx.c, 101 :: 		
0x10F8	0xF64F73FF  MOVW	R3, #65535
0x10FC	0x429D    CMP	R5, R3
0x10FE	0xD113    BNE	L_GPIO_Config25
;__Lib_GPIO_32F4xx.c, 102 :: 		
0x1100	0x4B70    LDR	R3, [PC, #448]
0x1102	0x429E    CMP	R6, R3
0x1104	0xD10B    BNE	L_GPIO_Config26
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 103 :: 		
0x1106	0xF04F3355  MOV	R3, #1431655765
0x110A	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 104 :: 		
0x110C	0x1D3C    ADDS	R4, R7, #4
0x110E	0x2300    MOVS	R3, #0
0x1110	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 105 :: 		
0x1112	0xF2070408  ADDW	R4, R7, #8
; port end address is: 28 (R7)
0x1116	0xF04F33FF  MOV	R3, #-1
0x111A	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 106 :: 		
0x111C	0xE0CA    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 107 :: 		
L_GPIO_Config26:
;__Lib_GPIO_32F4xx.c, 108 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x111E	0x2E42    CMP	R6, #66
0x1120	0xD102    BNE	L_GPIO_Config27
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 109 :: 		
0x1122	0x2300    MOVS	R3, #0
0x1124	0x603B    STR	R3, [R7, #0]
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 110 :: 		
0x1126	0xE0C5    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 111 :: 		
L_GPIO_Config27:
;__Lib_GPIO_32F4xx.c, 112 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config25:
;__Lib_GPIO_32F4xx.c, 114 :: 		
0x1128	0xF0060301  AND	R3, R6, #1
0x112C	0xB10B    CBZ	R3, L_GPIO_Config28
;__Lib_GPIO_32F4xx.c, 115 :: 		
; mode start address is: 0 (R0)
0x112E	0x2003    MOVS	R0, #3
; mode end address is: 0 (R0)
0x1130	0xE00A    B	L_GPIO_Config29
L_GPIO_Config28:
;__Lib_GPIO_32F4xx.c, 116 :: 		
0x1132	0xF0060308  AND	R3, R6, #8
0x1136	0xB10B    CBZ	R3, L_GPIO_Config30
;__Lib_GPIO_32F4xx.c, 117 :: 		
; mode start address is: 0 (R0)
0x1138	0x2002    MOVS	R0, #2
; mode end address is: 0 (R0)
0x113A	0xE005    B	L_GPIO_Config31
L_GPIO_Config30:
;__Lib_GPIO_32F4xx.c, 118 :: 		
0x113C	0xF0060304  AND	R3, R6, #4
0x1140	0xB10B    CBZ	R3, L_GPIO_Config32
;__Lib_GPIO_32F4xx.c, 119 :: 		
; mode start address is: 0 (R0)
0x1142	0x2001    MOVS	R0, #1
; mode end address is: 0 (R0)
0x1144	0xE000    B	L_GPIO_Config33
L_GPIO_Config32:
;__Lib_GPIO_32F4xx.c, 121 :: 		
; mode start address is: 0 (R0)
0x1146	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
L_GPIO_Config33:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config31:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config29:
;__Lib_GPIO_32F4xx.c, 123 :: 		
; mode start address is: 0 (R0)
0x1148	0xF4062301  AND	R3, R6, #528384
0x114C	0xB10B    CBZ	R3, L_GPIO_Config34
;__Lib_GPIO_32F4xx.c, 124 :: 		
; speed start address is: 4 (R1)
0x114E	0x2103    MOVS	R1, #3
; speed end address is: 4 (R1)
0x1150	0xE00A    B	L_GPIO_Config35
L_GPIO_Config34:
;__Lib_GPIO_32F4xx.c, 125 :: 		
0x1152	0xF4066300  AND	R3, R6, #2048
0x1156	0xB10B    CBZ	R3, L_GPIO_Config36
;__Lib_GPIO_32F4xx.c, 126 :: 		
; speed start address is: 4 (R1)
0x1158	0x2102    MOVS	R1, #2
; speed end address is: 4 (R1)
0x115A	0xE005    B	L_GPIO_Config37
L_GPIO_Config36:
;__Lib_GPIO_32F4xx.c, 127 :: 		
0x115C	0xF4066380  AND	R3, R6, #1024
0x1160	0xB10B    CBZ	R3, L_GPIO_Config38
;__Lib_GPIO_32F4xx.c, 128 :: 		
; speed start address is: 4 (R1)
0x1162	0x2101    MOVS	R1, #1
; speed end address is: 4 (R1)
0x1164	0xE000    B	L_GPIO_Config39
L_GPIO_Config38:
;__Lib_GPIO_32F4xx.c, 130 :: 		
; speed start address is: 4 (R1)
0x1166	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
L_GPIO_Config39:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config37:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config35:
;__Lib_GPIO_32F4xx.c, 132 :: 		
; speed start address is: 4 (R1)
0x1168	0xF0060320  AND	R3, R6, #32
0x116C	0xB10B    CBZ	R3, L_GPIO_Config40
;__Lib_GPIO_32F4xx.c, 133 :: 		
; otype start address is: 8 (R2)
0x116E	0x2201    MOVS	R2, #1
; otype end address is: 8 (R2)
0x1170	0xE000    B	L_GPIO_Config41
L_GPIO_Config40:
;__Lib_GPIO_32F4xx.c, 135 :: 		
; otype start address is: 8 (R2)
0x1172	0x2200    MOVS	R2, #0
; otype end address is: 8 (R2)
L_GPIO_Config41:
;__Lib_GPIO_32F4xx.c, 137 :: 		
; otype start address is: 8 (R2)
0x1174	0xF4067380  AND	R3, R6, #256
0x1178	0xB10B    CBZ	R3, L_GPIO_Config42
;__Lib_GPIO_32F4xx.c, 138 :: 		
; pull start address is: 12 (R3)
0x117A	0x2302    MOVS	R3, #2
; pull end address is: 12 (R3)
0x117C	0xE005    B	L_GPIO_Config43
L_GPIO_Config42:
;__Lib_GPIO_32F4xx.c, 139 :: 		
0x117E	0xF0060380  AND	R3, R6, #128
0x1182	0xB10B    CBZ	R3, L_GPIO_Config44
;__Lib_GPIO_32F4xx.c, 140 :: 		
; pull start address is: 12 (R3)
0x1184	0x2301    MOVS	R3, #1
; pull end address is: 12 (R3)
0x1186	0xE000    B	L_GPIO_Config45
L_GPIO_Config44:
;__Lib_GPIO_32F4xx.c, 142 :: 		
; pull start address is: 12 (R3)
0x1188	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config45:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config43:
;__Lib_GPIO_32F4xx.c, 146 :: 		
; pull start address is: 12 (R3)
; pinpos start address is: 40 (R10)
0x118A	0xF2400A00  MOVW	R10, #0
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
; mode end address is: 0 (R0)
; speed end address is: 4 (R1)
; otype end address is: 8 (R2)
; pull end address is: 12 (R3)
; pinpos end address is: 40 (R10)
0x118E	0x9201    STR	R2, [SP, #4]
0x1190	0xFA1FF985  UXTH	R9, R5
0x1194	0x46B0    MOV	R8, R6
0x1196	0x4606    MOV	R6, R0
0x1198	0x4618    MOV	R0, R3
0x119A	0x460A    MOV	R2, R1
0x119C	0x9901    LDR	R1, [SP, #4]
L_GPIO_Config46:
; pinpos start address is: 40 (R10)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; port start address is: 28 (R7)
; port end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pin_mask start address is: 36 (R9)
; pin_mask end address is: 36 (R9)
0x119E	0xF1BA0F10  CMP	R10, #16
0x11A2	0xF0808087  BCS	L_GPIO_Config47
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
;__Lib_GPIO_32F4xx.c, 148 :: 		
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; port start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x11A6	0xF04F0301  MOV	R3, #1
0x11AA	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F4xx.c, 150 :: 		
0x11AE	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F4xx.c, 152 :: 		
0x11B2	0x42A3    CMP	R3, R4
0x11B4	0xF040807B  BNE	L_GPIO_Config49
;__Lib_GPIO_32F4xx.c, 154 :: 		
0x11B8	0xEA4F044A  LSL	R4, R10, #1
0x11BC	0xF04F0303  MOV	R3, #3
0x11C0	0x40A3    LSLS	R3, R4
0x11C2	0x43DC    MVN	R4, R3
0x11C4	0x683B    LDR	R3, [R7, #0]
0x11C6	0x4023    ANDS	R3, R4
0x11C8	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 155 :: 		
0x11CA	0xEA4F034A  LSL	R3, R10, #1
0x11CE	0xFA06F403  LSL	R4, R6, R3
0x11D2	0x683B    LDR	R3, [R7, #0]
0x11D4	0x4323    ORRS	R3, R4
0x11D6	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 157 :: 		
0x11D8	0xF008030C  AND	R3, R8, #12
0x11DC	0xB33B    CBZ	R3, L_GPIO_Config50
;__Lib_GPIO_32F4xx.c, 160 :: 		
0x11DE	0xF2070508  ADDW	R5, R7, #8
0x11E2	0xEA4F044A  LSL	R4, R10, #1
0x11E6	0xF04F0303  MOV	R3, #3
0x11EA	0x40A3    LSLS	R3, R4
0x11EC	0x43DC    MVN	R4, R3
0x11EE	0x682B    LDR	R3, [R5, #0]
0x11F0	0x4023    ANDS	R3, R4
0x11F2	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 161 :: 		
0x11F4	0xF2070508  ADDW	R5, R7, #8
0x11F8	0xEA4F034A  LSL	R3, R10, #1
0x11FC	0xFA02F403  LSL	R4, R2, R3
0x1200	0x682B    LDR	R3, [R5, #0]
0x1202	0x4323    ORRS	R3, R4
0x1204	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 164 :: 		
0x1206	0x1D3D    ADDS	R5, R7, #4
0x1208	0xFA1FF48A  UXTH	R4, R10
0x120C	0xF04F0301  MOV	R3, #1
0x1210	0x40A3    LSLS	R3, R4
0x1212	0x43DC    MVN	R4, R3
0x1214	0x682B    LDR	R3, [R5, #0]
0x1216	0x4023    ANDS	R3, R4
0x1218	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 165 :: 		
0x121A	0x1D3D    ADDS	R5, R7, #4
0x121C	0xFA1FF48A  UXTH	R4, R10
0x1220	0xB28B    UXTH	R3, R1
0x1222	0xFA03F404  LSL	R4, R3, R4
0x1226	0xB2A4    UXTH	R4, R4
0x1228	0x682B    LDR	R3, [R5, #0]
0x122A	0x4323    ORRS	R3, R4
0x122C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 166 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F4xx.c, 169 :: 		
0x122E	0xF207050C  ADDW	R5, R7, #12
0x1232	0xFA1FF38A  UXTH	R3, R10
0x1236	0x005C    LSLS	R4, R3, #1
0x1238	0xB2A4    UXTH	R4, R4
0x123A	0xF04F0303  MOV	R3, #3
0x123E	0x40A3    LSLS	R3, R4
0x1240	0x43DC    MVN	R4, R3
0x1242	0x682B    LDR	R3, [R5, #0]
0x1244	0x4023    ANDS	R3, R4
0x1246	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 170 :: 		
0x1248	0xF207050C  ADDW	R5, R7, #12
0x124C	0xEA4F034A  LSL	R3, R10, #1
0x1250	0xFA00F403  LSL	R4, R0, R3
0x1254	0x682B    LDR	R3, [R5, #0]
0x1256	0x4323    ORRS	R3, R4
0x1258	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 172 :: 		
0x125A	0xF0080308  AND	R3, R8, #8
0x125E	0xB333    CBZ	R3, L_GPIO_Config51
;__Lib_GPIO_32F4xx.c, 173 :: 		
0x1260	0xF4080370  AND	R3, R8, #15728640
0x1264	0x0D1B    LSRS	R3, R3, #20
0x1266	0xF88D300C  STRB	R3, [SP, #12]
;__Lib_GPIO_32F4xx.c, 174 :: 		
0x126A	0xF1BA0F07  CMP	R10, #7
0x126E	0xD905    BLS	L_GPIO_Config52
;__Lib_GPIO_32F4xx.c, 175 :: 		
0x1270	0xF2070324  ADDW	R3, R7, #36
0x1274	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 176 :: 		
0x1276	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 177 :: 		
; pos end address is: 20 (R5)
0x127A	0xE003    B	L_GPIO_Config53
L_GPIO_Config52:
;__Lib_GPIO_32F4xx.c, 178 :: 		
0x127C	0xF2070320  ADDW	R3, R7, #32
0x1280	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 179 :: 		
; pos start address is: 20 (R5)
0x1282	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 180 :: 		
L_GPIO_Config53:
;__Lib_GPIO_32F4xx.c, 181 :: 		
; pos start address is: 20 (R5)
0x1284	0x00AC    LSLS	R4, R5, #2
0x1286	0xF04F030F  MOV	R3, #15
0x128A	0x40A3    LSLS	R3, R4
0x128C	0x43DC    MVN	R4, R3
0x128E	0x9B02    LDR	R3, [SP, #8]
0x1290	0x681B    LDR	R3, [R3, #0]
0x1292	0xEA030404  AND	R4, R3, R4, LSL #0
0x1296	0x9B02    LDR	R3, [SP, #8]
0x1298	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 182 :: 		
0x129A	0xF89D400C  LDRB	R4, [SP, #12]
0x129E	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x12A0	0x409C    LSLS	R4, R3
0x12A2	0x9B02    LDR	R3, [SP, #8]
0x12A4	0x681B    LDR	R3, [R3, #0]
0x12A6	0xEA430404  ORR	R4, R3, R4, LSL #0
0x12AA	0x9B02    LDR	R3, [SP, #8]
0x12AC	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 183 :: 		
L_GPIO_Config51:
;__Lib_GPIO_32F4xx.c, 185 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F4xx.c, 146 :: 		
0x12AE	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F4xx.c, 186 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pinpos end address is: 40 (R10)
0x12B2	0xE774    B	L_GPIO_Config46
L_GPIO_Config47:
;__Lib_GPIO_32F4xx.c, 187 :: 		
L_end_GPIO_Config:
0x12B4	0xF8DDE000  LDR	LR, [SP, #0]
0x12B8	0xB004    ADD	SP, SP, #16
0x12BA	0x4770    BX	LR
0x12BC	0xFC00FFFF  	#-1024
0x12C0	0x0000FFFF  	#-65536
0x12C4	0x00140008  	#524308
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F4xx.c, 26 :: 		
; gpio_port start address is: 0 (R0)
0x0F04	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 28 :: 		
0x0F06	0x491E    LDR	R1, [PC, #120]
0x0F08	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0F0C	0x4608    MOV	R0, R1
;__Lib_GPIO_32F4xx.c, 29 :: 		
; pos start address is: 8 (R2)
0x0F0E	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F4xx.c, 30 :: 		
0x0F10	0xE012    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F4xx.c, 31 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x0F12	0x2001    MOVS	R0, #1
; pos end address is: 0 (R0)
0x0F14	0xE02C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 32 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0F16	0x2002    MOVS	R0, #2
; pos end address is: 0 (R0)
0x0F18	0xE02A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 33 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x0F1A	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0F1C	0xE028    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 34 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x0F1E	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0F20	0xE026    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 35 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x0F22	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0F24	0xE024    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 36 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0F26	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x0F28	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 37 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x0F2A	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0F2C	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 38 :: 		
L_GPIO_Clk_Enable9:
; pos start address is: 0 (R0)
0x0F2E	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0F30	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 39 :: 		
L_GPIO_Clk_Enable10:
; pos start address is: 0 (R0)
0x0F32	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x0F36	0xE01B    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 40 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x0F38	0x4912    LDR	R1, [PC, #72]
0x0F3A	0x4288    CMP	R0, R1
0x0F3C	0xD0E9    BEQ	L_GPIO_Clk_Enable2
0x0F3E	0x4912    LDR	R1, [PC, #72]
0x0F40	0x4288    CMP	R0, R1
0x0F42	0xD0E8    BEQ	L_GPIO_Clk_Enable3
0x0F44	0x4911    LDR	R1, [PC, #68]
0x0F46	0x4288    CMP	R0, R1
0x0F48	0xD0E7    BEQ	L_GPIO_Clk_Enable4
0x0F4A	0x4911    LDR	R1, [PC, #68]
0x0F4C	0x4288    CMP	R0, R1
0x0F4E	0xD0E6    BEQ	L_GPIO_Clk_Enable5
0x0F50	0x4910    LDR	R1, [PC, #64]
0x0F52	0x4288    CMP	R0, R1
0x0F54	0xD0E5    BEQ	L_GPIO_Clk_Enable6
0x0F56	0x4910    LDR	R1, [PC, #64]
0x0F58	0x4288    CMP	R0, R1
0x0F5A	0xD0E4    BEQ	L_GPIO_Clk_Enable7
0x0F5C	0x490F    LDR	R1, [PC, #60]
0x0F5E	0x4288    CMP	R0, R1
0x0F60	0xD0E3    BEQ	L_GPIO_Clk_Enable8
0x0F62	0x490F    LDR	R1, [PC, #60]
0x0F64	0x4288    CMP	R0, R1
0x0F66	0xD0E2    BEQ	L_GPIO_Clk_Enable9
0x0F68	0x490E    LDR	R1, [PC, #56]
0x0F6A	0x4288    CMP	R0, R1
0x0F6C	0xD0E1    BEQ	L_GPIO_Clk_Enable10
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x0F6E	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F4xx.c, 42 :: 		
; pos start address is: 0 (R0)
0x0F70	0x490D    LDR	R1, [PC, #52]
0x0F72	0x6809    LDR	R1, [R1, #0]
0x0F74	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0F78	0x490B    LDR	R1, [PC, #44]
0x0F7A	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 43 :: 		
L_end_GPIO_Clk_Enable:
0x0F7C	0xB001    ADD	SP, SP, #4
0x0F7E	0x4770    BX	LR
0x0F80	0xFC00FFFF  	#-1024
0x0F84	0x00004002  	#1073872896
0x0F88	0x04004002  	#1073873920
0x0F8C	0x08004002  	#1073874944
0x0F90	0x0C004002  	#1073875968
0x0F94	0x10004002  	#1073876992
0x0F98	0x14004002  	#1073878016
0x0F9C	0x18004002  	#1073879040
0x0FA0	0x1C004002  	#1073880064
0x0FA4	0x20004002  	#1073881088
0x0FA8	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
_init_uart4:
;clicker_2_STM32.c, 15 :: 		void init_uart4() {
0x1798	0xB081    SUB	SP, SP, #4
0x179A	0xF8CDE000  STR	LR, [SP, #0]
;clicker_2_STM32.c, 16 :: 		UART4_Init_Advanced(9600, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_UART4_PA01);
0x179E	0x480E    LDR	R0, [PC, #56]
0x17A0	0xB401    PUSH	(R0)
0x17A2	0xF2400300  MOVW	R3, #0
0x17A6	0xF2400200  MOVW	R2, #0
0x17AA	0xF2400100  MOVW	R1, #0
0x17AE	0xF2425080  MOVW	R0, #9600
0x17B2	0xF7FFFD89  BL	_UART4_Init_Advanced+0
0x17B6	0xB001    ADD	SP, SP, #4
;clicker_2_STM32.c, 17 :: 		Delay_ms(200);
0x17B8	0xF24117FE  MOVW	R7, #4606
0x17BC	0xF2C0077A  MOVT	R7, #122
L_init_uart40:
0x17C0	0x1E7F    SUBS	R7, R7, #1
0x17C2	0xD1FD    BNE	L_init_uart40
0x17C4	0xBF00    NOP
0x17C6	0xBF00    NOP
0x17C8	0xBF00    NOP
0x17CA	0xBF00    NOP
0x17CC	0xBF00    NOP
;clicker_2_STM32.c, 18 :: 		}
L_end_init_uart4:
0x17CE	0xF8DDE000  LDR	LR, [SP, #0]
0x17D2	0xB001    ADD	SP, SP, #4
0x17D4	0x4770    BX	LR
0x17D6	0xBF00    NOP
0x17D8	0x1C300000  	__GPIO_MODULE_UART4_PA01+0
; end of _init_uart4
_UART4_Init_Advanced:
;__Lib_UART_123_45_6.c, 422 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x12C8	0xB081    SUB	SP, SP, #4
0x12CA	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x12CE	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45_6.c, 424 :: 		
0x12D0	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x12D2	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x12D4	0xB408    PUSH	(R3)
0x12D6	0xB293    UXTH	R3, R2
0x12D8	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x12DA	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x12DC	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x12DE	0xF7FFFCC7  BL	__Lib_UART_123_45_6_UARTx_Init_Advanced+0
0x12E2	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45_6.c, 425 :: 		
L_end_UART4_Init_Advanced:
0x12E4	0xF8DDE000  LDR	LR, [SP, #0]
0x12E8	0xB001    ADD	SP, SP, #4
0x12EA	0x4770    BX	LR
0x12EC	0x4C004000  	UART4_SR+0
; end of _UART4_Init_Advanced
__Lib_UART_123_45_6_UARTx_Init_Advanced:
;__Lib_UART_123_45_6.c, 319 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0C70	0xB08B    SUB	SP, SP, #44
0x0C72	0xF8CDE000  STR	LR, [SP, #0]
0x0C76	0xB29A    UXTH	R2, R3
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; baud_rate start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
0x0C78	0xF8BD302C  LDRH	R3, [SP, #44]
; module start address is: 24 (R6)
0x0C7C	0x9E0C    LDR	R6, [SP, #48]
;__Lib_UART_123_45_6.c, 323 :: 		
0x0C7E	0xAC06    ADD	R4, SP, #24
0x0C80	0xF8AD3004  STRH	R3, [SP, #4]
0x0C84	0xF8AD2008  STRH	R2, [SP, #8]
0x0C88	0x9103    STR	R1, [SP, #12]
0x0C8A	0x9004    STR	R0, [SP, #16]
0x0C8C	0x4620    MOV	R0, R4
0x0C8E	0xF7FFFD8B  BL	_RCC_GetClocksFrequency+0
0x0C92	0x9804    LDR	R0, [SP, #16]
0x0C94	0x9903    LDR	R1, [SP, #12]
0x0C96	0xF8BD2008  LDRH	R2, [SP, #8]
0x0C9A	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 325 :: 		
0x0C9E	0x4C71    LDR	R4, [PC, #452]
0x0CA0	0x42A0    CMP	R0, R4
0x0CA2	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced15
;__Lib_UART_123_45_6.c, 326 :: 		
0x0CA4	0x2501    MOVS	R5, #1
0x0CA6	0xB26D    SXTB	R5, R5
0x0CA8	0x4C6F    LDR	R4, [PC, #444]
0x0CAA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 327 :: 		
0x0CAC	0x4D6F    LDR	R5, [PC, #444]
0x0CAE	0x4C70    LDR	R4, [PC, #448]
0x0CB0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 328 :: 		
0x0CB2	0x4D70    LDR	R5, [PC, #448]
0x0CB4	0x4C70    LDR	R4, [PC, #448]
0x0CB6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 329 :: 		
0x0CB8	0x4D70    LDR	R5, [PC, #448]
0x0CBA	0x4C71    LDR	R4, [PC, #452]
0x0CBC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 330 :: 		
0x0CBE	0x4D71    LDR	R5, [PC, #452]
0x0CC0	0x4C71    LDR	R4, [PC, #452]
0x0CC2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 331 :: 		
0x0CC4	0x9C09    LDR	R4, [SP, #36]
0x0CC6	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 332 :: 		
0x0CC8	0xE06C    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced16
L___Lib_UART_123_45_6_UARTx_Init_Advanced15:
;__Lib_UART_123_45_6.c, 333 :: 		
0x0CCA	0x4C70    LDR	R4, [PC, #448]
0x0CCC	0x42A0    CMP	R0, R4
0x0CCE	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced17
;__Lib_UART_123_45_6.c, 334 :: 		
0x0CD0	0x2501    MOVS	R5, #1
0x0CD2	0xB26D    SXTB	R5, R5
0x0CD4	0x4C6E    LDR	R4, [PC, #440]
0x0CD6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 335 :: 		
0x0CD8	0x4D6E    LDR	R5, [PC, #440]
0x0CDA	0x4C65    LDR	R4, [PC, #404]
0x0CDC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 336 :: 		
0x0CDE	0x4D6E    LDR	R5, [PC, #440]
0x0CE0	0x4C65    LDR	R4, [PC, #404]
0x0CE2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 337 :: 		
0x0CE4	0x4D6D    LDR	R5, [PC, #436]
0x0CE6	0x4C66    LDR	R4, [PC, #408]
0x0CE8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 338 :: 		
0x0CEA	0x4D6D    LDR	R5, [PC, #436]
0x0CEC	0x4C66    LDR	R4, [PC, #408]
0x0CEE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 339 :: 		
0x0CF0	0x9C08    LDR	R4, [SP, #32]
0x0CF2	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 340 :: 		
0x0CF4	0xE056    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced18
L___Lib_UART_123_45_6_UARTx_Init_Advanced17:
;__Lib_UART_123_45_6.c, 341 :: 		
0x0CF6	0x4C6B    LDR	R4, [PC, #428]
0x0CF8	0x42A0    CMP	R0, R4
0x0CFA	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced19
;__Lib_UART_123_45_6.c, 342 :: 		
0x0CFC	0x2501    MOVS	R5, #1
0x0CFE	0xB26D    SXTB	R5, R5
0x0D00	0x4C69    LDR	R4, [PC, #420]
0x0D02	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 343 :: 		
0x0D04	0x4D69    LDR	R5, [PC, #420]
0x0D06	0x4C5A    LDR	R4, [PC, #360]
0x0D08	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 344 :: 		
0x0D0A	0x4D69    LDR	R5, [PC, #420]
0x0D0C	0x4C5A    LDR	R4, [PC, #360]
0x0D0E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 345 :: 		
0x0D10	0x4D68    LDR	R5, [PC, #416]
0x0D12	0x4C5B    LDR	R4, [PC, #364]
0x0D14	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 346 :: 		
0x0D16	0x4D68    LDR	R5, [PC, #416]
0x0D18	0x4C5B    LDR	R4, [PC, #364]
0x0D1A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 347 :: 		
0x0D1C	0x9C08    LDR	R4, [SP, #32]
0x0D1E	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 348 :: 		
0x0D20	0xE040    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced20
L___Lib_UART_123_45_6_UARTx_Init_Advanced19:
;__Lib_UART_123_45_6.c, 349 :: 		
0x0D22	0x4C66    LDR	R4, [PC, #408]
0x0D24	0x42A0    CMP	R0, R4
0x0D26	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced21
;__Lib_UART_123_45_6.c, 350 :: 		
0x0D28	0x2501    MOVS	R5, #1
0x0D2A	0xB26D    SXTB	R5, R5
0x0D2C	0x4C64    LDR	R4, [PC, #400]
0x0D2E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 351 :: 		
0x0D30	0x4D64    LDR	R5, [PC, #400]
0x0D32	0x4C4F    LDR	R4, [PC, #316]
0x0D34	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 352 :: 		
0x0D36	0x4D64    LDR	R5, [PC, #400]
0x0D38	0x4C4F    LDR	R4, [PC, #316]
0x0D3A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 353 :: 		
0x0D3C	0x4D63    LDR	R5, [PC, #396]
0x0D3E	0x4C50    LDR	R4, [PC, #320]
0x0D40	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 354 :: 		
0x0D42	0x4D63    LDR	R5, [PC, #396]
0x0D44	0x4C50    LDR	R4, [PC, #320]
0x0D46	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 355 :: 		
0x0D48	0x9C08    LDR	R4, [SP, #32]
0x0D4A	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 356 :: 		
0x0D4C	0xE02A    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced22
L___Lib_UART_123_45_6_UARTx_Init_Advanced21:
;__Lib_UART_123_45_6.c, 357 :: 		
0x0D4E	0x4C61    LDR	R4, [PC, #388]
0x0D50	0x42A0    CMP	R0, R4
0x0D52	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced23
;__Lib_UART_123_45_6.c, 358 :: 		
0x0D54	0x2501    MOVS	R5, #1
0x0D56	0xB26D    SXTB	R5, R5
0x0D58	0x4C5F    LDR	R4, [PC, #380]
0x0D5A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 359 :: 		
0x0D5C	0x4D5F    LDR	R5, [PC, #380]
0x0D5E	0x4C44    LDR	R4, [PC, #272]
0x0D60	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 360 :: 		
0x0D62	0x4D5F    LDR	R5, [PC, #380]
0x0D64	0x4C44    LDR	R4, [PC, #272]
0x0D66	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 361 :: 		
0x0D68	0x4D5E    LDR	R5, [PC, #376]
0x0D6A	0x4C45    LDR	R4, [PC, #276]
0x0D6C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 362 :: 		
0x0D6E	0x4D5E    LDR	R5, [PC, #376]
0x0D70	0x4C45    LDR	R4, [PC, #276]
0x0D72	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 363 :: 		
0x0D74	0x9C08    LDR	R4, [SP, #32]
0x0D76	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 364 :: 		
0x0D78	0xE014    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced24
L___Lib_UART_123_45_6_UARTx_Init_Advanced23:
;__Lib_UART_123_45_6.c, 365 :: 		
0x0D7A	0x4C5C    LDR	R4, [PC, #368]
0x0D7C	0x42A0    CMP	R0, R4
0x0D7E	0xD111    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced25
;__Lib_UART_123_45_6.c, 366 :: 		
0x0D80	0x2501    MOVS	R5, #1
0x0D82	0xB26D    SXTB	R5, R5
0x0D84	0x4C5A    LDR	R4, [PC, #360]
0x0D86	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 367 :: 		
0x0D88	0x4D5A    LDR	R5, [PC, #360]
0x0D8A	0x4C39    LDR	R4, [PC, #228]
0x0D8C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 368 :: 		
0x0D8E	0x4D5A    LDR	R5, [PC, #360]
0x0D90	0x4C39    LDR	R4, [PC, #228]
0x0D92	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 369 :: 		
0x0D94	0x4D59    LDR	R5, [PC, #356]
0x0D96	0x4C3A    LDR	R4, [PC, #232]
0x0D98	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 370 :: 		
0x0D9A	0x4D59    LDR	R5, [PC, #356]
0x0D9C	0x4C3A    LDR	R4, [PC, #232]
0x0D9E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 371 :: 		
0x0DA0	0x9C09    LDR	R4, [SP, #36]
0x0DA2	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 372 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced25:
L___Lib_UART_123_45_6_UARTx_Init_Advanced24:
L___Lib_UART_123_45_6_UARTx_Init_Advanced22:
L___Lib_UART_123_45_6_UARTx_Init_Advanced20:
L___Lib_UART_123_45_6_UARTx_Init_Advanced18:
L___Lib_UART_123_45_6_UARTx_Init_Advanced16:
;__Lib_UART_123_45_6.c, 374 :: 		
0x0DA4	0xF8AD3004  STRH	R3, [SP, #4]
; module end address is: 24 (R6)
0x0DA8	0xF8AD2008  STRH	R2, [SP, #8]
0x0DAC	0x9103    STR	R1, [SP, #12]
0x0DAE	0x9004    STR	R0, [SP, #16]
0x0DB0	0x4630    MOV	R0, R6
0x0DB2	0xF7FFFD61  BL	_GPIO_Alternate_Function_Enable+0
0x0DB6	0x9804    LDR	R0, [SP, #16]
0x0DB8	0x9903    LDR	R1, [SP, #12]
0x0DBA	0xF8BD2008  LDRH	R2, [SP, #8]
0x0DBE	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 376 :: 		
0x0DC2	0xF2000510  ADDW	R5, R0, #16
0x0DC6	0x2400    MOVS	R4, #0
0x0DC8	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 377 :: 		
0x0DCA	0xF2000510  ADDW	R5, R0, #16
0x0DCE	0x682C    LDR	R4, [R5, #0]
0x0DD0	0x431C    ORRS	R4, R3
; stop_bits end address is: 12 (R3)
0x0DD2	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 378 :: 		
0x0DD4	0xF200050C  ADDW	R5, R0, #12
0x0DD8	0x2400    MOVS	R4, #0
0x0DDA	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 380 :: 		
0x0DDC	0xB11A    CBZ	R2, L___Lib_UART_123_45_6_UARTx_Init_Advanced40
;__Lib_UART_123_45_6.c, 381 :: 		
0x0DDE	0xF4426280  ORR	R2, R2, #1024
0x0DE2	0xB292    UXTH	R2, R2
; parity end address is: 8 (R2)
;__Lib_UART_123_45_6.c, 382 :: 		
0x0DE4	0xE7FF    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced26
L___Lib_UART_123_45_6_UARTx_Init_Advanced40:
;__Lib_UART_123_45_6.c, 380 :: 		
;__Lib_UART_123_45_6.c, 382 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced26:
;__Lib_UART_123_45_6.c, 384 :: 		
; parity start address is: 8 (R2)
0x0DE6	0xF200050C  ADDW	R5, R0, #12
0x0DEA	0x682C    LDR	R4, [R5, #0]
0x0DEC	0x4314    ORRS	R4, R2
; parity end address is: 8 (R2)
0x0DEE	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 386 :: 		
0x0DF0	0xF200060C  ADDW	R6, R0, #12
0x0DF4	0x2501    MOVS	R5, #1
0x0DF6	0x6834    LDR	R4, [R6, #0]
0x0DF8	0xF365344D  BFI	R4, R5, #13, #1
0x0DFC	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 387 :: 		
0x0DFE	0xF200060C  ADDW	R6, R0, #12
0x0E02	0x2501    MOVS	R5, #1
0x0E04	0x6834    LDR	R4, [R6, #0]
0x0E06	0xF36504C3  BFI	R4, R5, #3, #1
0x0E0A	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 388 :: 		
0x0E0C	0xF200060C  ADDW	R6, R0, #12
0x0E10	0x2501    MOVS	R5, #1
0x0E12	0x6834    LDR	R4, [R6, #0]
0x0E14	0xF3650482  BFI	R4, R5, #2, #1
0x0E18	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 389 :: 		
0x0E1A	0xF2000514  ADDW	R5, R0, #20
0x0E1E	0x2400    MOVS	R4, #0
0x0E20	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 394 :: 		
0x0E22	0x9D05    LDR	R5, [SP, #20]
0x0E24	0x2419    MOVS	R4, #25
0x0E26	0x4365    MULS	R5, R4, R5
0x0E28	0x008C    LSLS	R4, R1, #2
; baud_rate end address is: 4 (R1)
0x0E2A	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45_6.c, 395 :: 		
0x0E2E	0x2464    MOVS	R4, #100
0x0E30	0xFBB7F4F4  UDIV	R4, R7, R4
0x0E34	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45_6.c, 397 :: 		
0x0E36	0x0935    LSRS	R5, R6, #4
0x0E38	0x2464    MOVS	R4, #100
0x0E3A	0x436C    MULS	R4, R5, R4
0x0E3C	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45_6.c, 398 :: 		
0x0E3E	0x0124    LSLS	R4, R4, #4
0x0E40	0xF2040532  ADDW	R5, R4, #50
0x0E44	0x2464    MOVS	R4, #100
0x0E46	0xFBB5F4F4  UDIV	R4, R5, R4
0x0E4A	0xF004040F  AND	R4, R4, #15
0x0E4E	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45_6.c, 400 :: 		
0x0E52	0xF2000508  ADDW	R5, R0, #8
; UART_Base end address is: 0 (R0)
0x0E56	0xB2A4    UXTH	R4, R4
0x0E58	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 401 :: 		
L_end_UARTx_Init_Advanced:
0x0E5A	0xF8DDE000  LDR	LR, [SP, #0]
0x0E5E	0xB00B    ADD	SP, SP, #44
0x0E60	0x4770    BX	LR
0x0E62	0xBF00    NOP
0x0E64	0x10004001  	USART1_SR+0
0x0E68	0x08904247  	RCC_APB2ENR+0
0x0E6C	0xFFFFFFFF  	_UART1_Write+0
0x0E70	0x006C2000  	_UART_Wr_Ptr+0
0x0E74	0xFFFFFFFF  	_UART1_Read+0
0x0E78	0x00702000  	_UART_Rd_Ptr+0
0x0E7C	0xFFFFFFFF  	_UART1_Data_Ready+0
0x0E80	0x00742000  	_UART_Rdy_Ptr+0
0x0E84	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x0E88	0x00782000  	_UART_Tx_Idle_Ptr+0
0x0E8C	0x44004000  	USART2_SR+0
0x0E90	0x08444247  	RCC_APB1ENR+0
0x0E94	0xFFFFFFFF  	_UART2_Write+0
0x0E98	0xFFFFFFFF  	_UART2_Read+0
0x0E9C	0xFFFFFFFF  	_UART2_Data_Ready+0
0x0EA0	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x0EA4	0x48004000  	USART3_SR+0
0x0EA8	0x08484247  	RCC_APB1ENR+0
0x0EAC	0xFFFFFFFF  	_UART3_Write+0
0x0EB0	0xFFFFFFFF  	_UART3_Read+0
0x0EB4	0xFFFFFFFF  	_UART3_Data_Ready+0
0x0EB8	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x0EBC	0x4C004000  	UART4_SR+0
0x0EC0	0x084C4247  	RCC_APB1ENR+0
0x0EC4	0xFFFFFFFF  	_UART4_Write+0
0x0EC8	0xFFFFFFFF  	_UART4_Read+0
0x0ECC	0xFFFFFFFF  	_UART4_Data_Ready+0
0x0ED0	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x0ED4	0x50004000  	UART5_SR+0
0x0ED8	0x08504247  	RCC_APB1ENR+0
0x0EDC	0xFFFFFFFF  	_UART5_Write+0
0x0EE0	0xFFFFFFFF  	_UART5_Read+0
0x0EE4	0xFFFFFFFF  	_UART5_Data_Ready+0
0x0EE8	0xFFFFFFFF  	_UART5_Tx_Idle+0
0x0EEC	0x14004001  	USART6_SR+0
0x0EF0	0x08944247  	RCC_APB2ENR+0
0x0EF4	0xFFFFFFFF  	_UART6_Write+0
0x0EF8	0xFFFFFFFF  	_UART6_Read+0
0x0EFC	0xFFFFFFFF  	_UART6_Data_Ready+0
0x0F00	0xFFFFFFFF  	_UART6_Tx_Idle+0
; end of __Lib_UART_123_45_6_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_4XX.c, 389 :: 		
; RCC_Clocks start address is: 0 (R0)
0x07A8	0xB082    SUB	SP, SP, #8
0x07AA	0xF8CDE000  STR	LR, [SP, #0]
0x07AE	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_4XX.c, 391 :: 		
;__Lib_System_4XX.c, 393 :: 		
0x07B0	0x4619    MOV	R1, R3
0x07B2	0x9101    STR	R1, [SP, #4]
0x07B4	0xF7FFFD02  BL	_Get_Fosc_kHz+0
0x07B8	0xF24031E8  MOVW	R1, #1000
0x07BC	0xFB00F201  MUL	R2, R0, R1
0x07C0	0x9901    LDR	R1, [SP, #4]
0x07C2	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 396 :: 		
0x07C4	0x4917    LDR	R1, [PC, #92]
0x07C6	0x6809    LDR	R1, [R1, #0]
0x07C8	0xF00101F0  AND	R1, R1, #240
;__Lib_System_4XX.c, 397 :: 		
0x07CC	0x090A    LSRS	R2, R1, #4
;__Lib_System_4XX.c, 398 :: 		
0x07CE	0x4916    LDR	R1, [PC, #88]
0x07D0	0x1889    ADDS	R1, R1, R2
0x07D2	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x07D4	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 400 :: 		
0x07D6	0x1D1A    ADDS	R2, R3, #4
0x07D8	0x6819    LDR	R1, [R3, #0]
0x07DA	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x07DC	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 403 :: 		
0x07DE	0x4911    LDR	R1, [PC, #68]
0x07E0	0x6809    LDR	R1, [R1, #0]
0x07E2	0xF40151E0  AND	R1, R1, #7168
;__Lib_System_4XX.c, 404 :: 		
0x07E6	0x0A8A    LSRS	R2, R1, #10
;__Lib_System_4XX.c, 405 :: 		
0x07E8	0x490F    LDR	R1, [PC, #60]
0x07EA	0x1889    ADDS	R1, R1, R2
0x07EC	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x07EE	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 407 :: 		
0x07F0	0xF2030208  ADDW	R2, R3, #8
0x07F4	0x1D19    ADDS	R1, R3, #4
0x07F6	0x6809    LDR	R1, [R1, #0]
0x07F8	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x07FA	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 410 :: 		
0x07FC	0x4909    LDR	R1, [PC, #36]
0x07FE	0x6809    LDR	R1, [R1, #0]
0x0800	0xF4014160  AND	R1, R1, #57344
;__Lib_System_4XX.c, 411 :: 		
0x0804	0x0B4A    LSRS	R2, R1, #13
;__Lib_System_4XX.c, 412 :: 		
0x0806	0x4908    LDR	R1, [PC, #32]
0x0808	0x1889    ADDS	R1, R1, R2
0x080A	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x080C	0xB2C8    UXTB	R0, R1
;__Lib_System_4XX.c, 414 :: 		
0x080E	0xF203020C  ADDW	R2, R3, #12
0x0812	0x1D19    ADDS	R1, R3, #4
; RCC_Clocks end address is: 12 (R3)
0x0814	0x6809    LDR	R1, [R1, #0]
0x0816	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0818	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 415 :: 		
L_end_RCC_GetClocksFrequency:
0x081A	0xF8DDE000  LDR	LR, [SP, #0]
0x081E	0xB002    ADD	SP, SP, #8
0x0820	0x4770    BX	LR
0x0822	0xBF00    NOP
0x0824	0x38084002  	RCC_CFGR+0
0x0828	0x00482000  	__Lib_System_4XX_APBAHBPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x01BC	0x4801    LDR	R0, [PC, #4]
0x01BE	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x01C0	0x4770    BX	LR
0x01C2	0xBF00    NOP
0x01C4	0x00582000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F4xx.c, 223 :: 		
; module start address is: 0 (R0)
0x0878	0xB083    SUB	SP, SP, #12
0x087A	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 226 :: 		
; i start address is: 16 (R4)
0x087E	0x2400    MOVS	R4, #0
; module end address is: 0 (R0)
; i end address is: 16 (R4)
;__Lib_GPIO_32F4xx.c, 227 :: 		
L_GPIO_Alternate_Function_Enable66:
; i start address is: 16 (R4)
; module start address is: 0 (R0)
0x0880	0x00A1    LSLS	R1, R4, #2
0x0882	0x1841    ADDS	R1, R0, R1
0x0884	0x6809    LDR	R1, [R1, #0]
0x0886	0xF1B13FFF  CMP	R1, #-1
0x088A	0xD014    BEQ	L_GPIO_Alternate_Function_Enable67
;__Lib_GPIO_32F4xx.c, 228 :: 		
0x088C	0xF2000134  ADDW	R1, R0, #52
0x0890	0x00A3    LSLS	R3, R4, #2
0x0892	0x18C9    ADDS	R1, R1, R3
0x0894	0x6809    LDR	R1, [R1, #0]
0x0896	0x460A    MOV	R2, R1
0x0898	0x18C1    ADDS	R1, R0, R3
0x089A	0x6809    LDR	R1, [R1, #0]
0x089C	0x9001    STR	R0, [SP, #4]
0x089E	0xF8AD4008  STRH	R4, [SP, #8]
0x08A2	0x4608    MOV	R0, R1
0x08A4	0x4611    MOV	R1, R2
0x08A6	0xF7FFFC8F  BL	__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function+0
0x08AA	0xF8BD4008  LDRH	R4, [SP, #8]
0x08AE	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 229 :: 		
0x08B0	0x1C64    ADDS	R4, R4, #1
0x08B2	0xB2A4    UXTH	R4, R4
;__Lib_GPIO_32F4xx.c, 230 :: 		
; module end address is: 0 (R0)
; i end address is: 16 (R4)
0x08B4	0xE7E4    B	L_GPIO_Alternate_Function_Enable66
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F4xx.c, 231 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x08B6	0xF8DDE000  LDR	LR, [SP, #0]
0x08BA	0xB003    ADD	SP, SP, #12
0x08BC	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO_32F4xx.c, 190 :: 		
; configs start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x01C8	0xB083    SUB	SP, SP, #12
0x01CA	0xF8CDE000  STR	LR, [SP, #0]
0x01CE	0x4604    MOV	R4, R0
; configs end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 16 (R4)
; configs start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 195 :: 		
0x01D0	0xF00403FF  AND	R3, R4, #255
0x01D4	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x01D6	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 196 :: 		
0x01D8	0xF003020F  AND	R2, R3, #15
; pin start address is: 48 (R12)
0x01DC	0x4694    MOV	R12, R2
;__Lib_GPIO_32F4xx.c, 197 :: 		
0x01DE	0x0A22    LSRS	R2, R4, #8
; af_pin end address is: 16 (R4)
0x01E0	0xF002020F  AND	R2, R2, #15
; af start address is: 44 (R11)
0x01E4	0x4693    MOV	R11, R2
;__Lib_GPIO_32F4xx.c, 199 :: 		
0x01E6	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54
; port end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 200 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56:
0x01E8	0x4A2D    LDR	R2, [PC, #180]
0x01EA	0x9202    STR	R2, [SP, #8]
0x01EC	0xE029    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 201 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57:
0x01EE	0x4A2D    LDR	R2, [PC, #180]
0x01F0	0x9202    STR	R2, [SP, #8]
0x01F2	0xE026    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 202 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58:
0x01F4	0x4A2C    LDR	R2, [PC, #176]
0x01F6	0x9202    STR	R2, [SP, #8]
0x01F8	0xE023    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 203 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59:
0x01FA	0x4A2C    LDR	R2, [PC, #176]
0x01FC	0x9202    STR	R2, [SP, #8]
0x01FE	0xE020    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 204 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60:
0x0200	0x4A2B    LDR	R2, [PC, #172]
0x0202	0x9202    STR	R2, [SP, #8]
0x0204	0xE01D    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 205 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61:
0x0206	0x4A2B    LDR	R2, [PC, #172]
0x0208	0x9202    STR	R2, [SP, #8]
0x020A	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 206 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62:
0x020C	0x4A2A    LDR	R2, [PC, #168]
0x020E	0x9202    STR	R2, [SP, #8]
0x0210	0xE017    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 207 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63:
0x0212	0x4A2A    LDR	R2, [PC, #168]
0x0214	0x9202    STR	R2, [SP, #8]
0x0216	0xE014    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 208 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64:
0x0218	0x4A29    LDR	R2, [PC, #164]
0x021A	0x9202    STR	R2, [SP, #8]
0x021C	0xE011    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 209 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54:
; port start address is: 0 (R0)
0x021E	0x2800    CMP	R0, #0
0x0220	0xD0E2    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56
0x0222	0x2801    CMP	R0, #1
0x0224	0xD0E3    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57
0x0226	0x2802    CMP	R0, #2
0x0228	0xD0E4    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58
0x022A	0x2803    CMP	R0, #3
0x022C	0xD0E5    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59
0x022E	0x2804    CMP	R0, #4
0x0230	0xD0E6    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60
0x0232	0x2805    CMP	R0, #5
0x0234	0xD0E7    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61
0x0236	0x2806    CMP	R0, #6
0x0238	0xD0E8    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62
0x023A	0x2807    CMP	R0, #7
0x023C	0xD0E9    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63
0x023E	0x2808    CMP	R0, #8
0x0240	0xD0EA    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64
; port end address is: 0 (R0)
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55:
;__Lib_GPIO_32F4xx.c, 211 :: 		
0x0242	0x2201    MOVS	R2, #1
0x0244	0xB212    SXTH	R2, R2
0x0246	0xFA02F20C  LSL	R2, R2, R12
0x024A	0xF8AD2004  STRH	R2, [SP, #4]
; configs end address is: 4 (R1)
0x024E	0x9802    LDR	R0, [SP, #8]
0x0250	0x460A    MOV	R2, R1
0x0252	0xF8BD1004  LDRH	R1, [SP, #4]
0x0256	0xF000FF1F  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 213 :: 		
0x025A	0x9A02    LDR	R2, [SP, #8]
0x025C	0xF2020120  ADDW	R1, R2, #32
; tmp_ptr start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x0260	0xF1BC0F07  CMP	R12, #7
0x0264	0xD908    BLS	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90
;__Lib_GPIO_32F4xx.c, 215 :: 		
0x0266	0x1D0A    ADDS	R2, R1, #4
; tmp_ptr end address is: 4 (R1)
; tmp_ptr start address is: 0 (R0)
0x0268	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 216 :: 		
0x026A	0xF1AC0208  SUB	R2, R12, #8
; pin end address is: 48 (R12)
; pin start address is: 4 (R1)
0x026E	0x4611    MOV	R1, R2
; tmp_ptr end address is: 0 (R0)
; pin end address is: 4 (R1)
0x0270	0x9101    STR	R1, [SP, #4]
0x0272	0x4601    MOV	R1, R0
0x0274	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 217 :: 		
0x0276	0xE000    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90:
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x0278	0x4660    MOV	R0, R12
;__Lib_GPIO_32F4xx.c, 217 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65:
;__Lib_GPIO_32F4xx.c, 218 :: 		
; pin start address is: 0 (R0)
; tmp_ptr start address is: 4 (R1)
0x027A	0x0083    LSLS	R3, R0, #2
0x027C	0xF04F020F  MOV	R2, #15
0x0280	0x409A    LSLS	R2, R3
0x0282	0x43D3    MVN	R3, R2
0x0284	0x680A    LDR	R2, [R1, #0]
0x0286	0x401A    ANDS	R2, R3
0x0288	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 219 :: 		
0x028A	0x0082    LSLS	R2, R0, #2
; pin end address is: 0 (R0)
0x028C	0xFA0BF302  LSL	R3, R11, R2
; af end address is: 44 (R11)
0x0290	0x680A    LDR	R2, [R1, #0]
0x0292	0x431A    ORRS	R2, R3
0x0294	0x600A    STR	R2, [R1, #0]
; tmp_ptr end address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 220 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x0296	0xF8DDE000  LDR	LR, [SP, #0]
0x029A	0xB003    ADD	SP, SP, #12
0x029C	0x4770    BX	LR
0x029E	0xBF00    NOP
0x02A0	0x00004002  	#1073872896
0x02A4	0x04004002  	#1073873920
0x02A8	0x08004002  	#1073874944
0x02AC	0x0C004002  	#1073875968
0x02B0	0x10004002  	#1073876992
0x02B4	0x14004002  	#1073878016
0x02B8	0x18004002  	#1073879040
0x02BC	0x1C004002  	#1073880064
0x02C0	0x20004002  	#1073881088
; end of __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
_init_i2c2:
;clicker_2_STM32.c, 21 :: 		void init_i2c2() {
0x1418	0xB081    SUB	SP, SP, #4
0x141A	0xF8CDE000  STR	LR, [SP, #0]
;clicker_2_STM32.c, 22 :: 		I2C2_Init_Advanced(100000, &_GPIO_MODULE_I2C2_PB10_11);
0x141E	0x4904    LDR	R1, [PC, #16]
0x1420	0x4804    LDR	R0, [PC, #16]
0x1422	0xF7FFFF65  BL	_I2C2_Init_Advanced+0
;clicker_2_STM32.c, 23 :: 		}
L_end_init_i2c2:
0x1426	0xF8DDE000  LDR	LR, [SP, #0]
0x142A	0xB001    ADD	SP, SP, #4
0x142C	0x4770    BX	LR
0x142E	0xBF00    NOP
0x1430	0x1C9C0000  	__GPIO_MODULE_I2C2_PB10_11+0
0x1434	0x86A00001  	#100000
; end of _init_i2c2
_I2C2_Init_Advanced:
;__Lib_I2C_123.c, 338 :: 		
; module start address is: 4 (R1)
; I2C_ClockSpeed start address is: 0 (R0)
0x12F0	0xB081    SUB	SP, SP, #4
0x12F2	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; I2C_ClockSpeed end address is: 0 (R0)
; I2C_ClockSpeed start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_I2C_123.c, 339 :: 		
0x12F6	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x12F8	0x4601    MOV	R1, R0
; I2C_ClockSpeed end address is: 0 (R0)
0x12FA	0x4803    LDR	R0, [PC, #12]
0x12FC	0xF7FFFBCE  BL	_I2Cx_Init_Advanced+0
;__Lib_I2C_123.c, 340 :: 		
L_end_I2C2_Init_Advanced:
0x1300	0xF8DDE000  LDR	LR, [SP, #0]
0x1304	0xB001    ADD	SP, SP, #4
0x1306	0x4770    BX	LR
0x1308	0x58004000  	I2C2_CR1+0
; end of _I2C2_Init_Advanced
_I2Cx_Init_Advanced:
;__Lib_I2C_123.c, 388 :: 		
; module start address is: 8 (R2)
; I2C_ClockSpeed start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0A9C	0xB088    SUB	SP, SP, #32
0x0A9E	0xF8CDE000  STR	LR, [SP, #0]
0x0AA2	0x460E    MOV	R6, R1
; module end address is: 8 (R2)
; I2C_ClockSpeed end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; I2C_ClockSpeed start address is: 24 (R6)
; module start address is: 8 (R2)
;__Lib_I2C_123.c, 390 :: 		
;__Lib_I2C_123.c, 397 :: 		
0x0AA4	0x4B5E    LDR	R3, [PC, #376]
0x0AA6	0x4298    CMP	R0, R3
0x0AA8	0xD10D    BNE	L_I2Cx_Init_Advanced61
;__Lib_I2C_123.c, 398 :: 		
0x0AAA	0x2401    MOVS	R4, #1
0x0AAC	0xB264    SXTB	R4, R4
0x0AAE	0x4B5D    LDR	R3, [PC, #372]
0x0AB0	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 399 :: 		
0x0AB2	0x4C5D    LDR	R4, [PC, #372]
0x0AB4	0x4B5D    LDR	R3, [PC, #372]
0x0AB6	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 400 :: 		
0x0AB8	0x4C5D    LDR	R4, [PC, #372]
0x0ABA	0x4B5E    LDR	R3, [PC, #376]
0x0ABC	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 401 :: 		
0x0ABE	0x4C5E    LDR	R4, [PC, #376]
0x0AC0	0x4B5E    LDR	R3, [PC, #376]
0x0AC2	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 402 :: 		
0x0AC4	0xE020    B	L_I2Cx_Init_Advanced62
L_I2Cx_Init_Advanced61:
;__Lib_I2C_123.c, 403 :: 		
0x0AC6	0x4B5E    LDR	R3, [PC, #376]
0x0AC8	0x4298    CMP	R0, R3
0x0ACA	0xD10D    BNE	L_I2Cx_Init_Advanced63
;__Lib_I2C_123.c, 404 :: 		
0x0ACC	0x2401    MOVS	R4, #1
0x0ACE	0xB264    SXTB	R4, R4
0x0AD0	0x4B5C    LDR	R3, [PC, #368]
0x0AD2	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 405 :: 		
0x0AD4	0x4C5C    LDR	R4, [PC, #368]
0x0AD6	0x4B55    LDR	R3, [PC, #340]
0x0AD8	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 406 :: 		
0x0ADA	0x4C5C    LDR	R4, [PC, #368]
0x0ADC	0x4B55    LDR	R3, [PC, #340]
0x0ADE	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 407 :: 		
0x0AE0	0x4C5B    LDR	R4, [PC, #364]
0x0AE2	0x4B56    LDR	R3, [PC, #344]
0x0AE4	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 408 :: 		
0x0AE6	0xE00F    B	L_I2Cx_Init_Advanced64
L_I2Cx_Init_Advanced63:
0x0AE8	0x4B5A    LDR	R3, [PC, #360]
0x0AEA	0x4298    CMP	R0, R3
0x0AEC	0xD10C    BNE	L_I2Cx_Init_Advanced65
;__Lib_I2C_123.c, 409 :: 		
0x0AEE	0x2401    MOVS	R4, #1
0x0AF0	0xB264    SXTB	R4, R4
0x0AF2	0x4B59    LDR	R3, [PC, #356]
0x0AF4	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 410 :: 		
0x0AF6	0x4C59    LDR	R4, [PC, #356]
0x0AF8	0x4B4C    LDR	R3, [PC, #304]
0x0AFA	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 411 :: 		
0x0AFC	0x4C58    LDR	R4, [PC, #352]
0x0AFE	0x4B4D    LDR	R3, [PC, #308]
0x0B00	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 412 :: 		
0x0B02	0x4C58    LDR	R4, [PC, #352]
0x0B04	0x4B4D    LDR	R3, [PC, #308]
0x0B06	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 413 :: 		
L_I2Cx_Init_Advanced65:
L_I2Cx_Init_Advanced64:
L_I2Cx_Init_Advanced62:
;__Lib_I2C_123.c, 414 :: 		
0x0B08	0x9601    STR	R6, [SP, #4]
; module end address is: 8 (R2)
0x0B0A	0x9002    STR	R0, [SP, #8]
0x0B0C	0x4610    MOV	R0, R2
0x0B0E	0xF7FFFEB3  BL	_GPIO_Alternate_Function_Enable+0
0x0B12	0x9802    LDR	R0, [SP, #8]
0x0B14	0x9E01    LDR	R6, [SP, #4]
;__Lib_I2C_123.c, 419 :: 		
0x0B16	0x1D03    ADDS	R3, R0, #4
0x0B18	0x681B    LDR	R3, [R3, #0]
;__Lib_I2C_123.c, 421 :: 		
0x0B1A	0xB29C    UXTH	R4, R3
0x0B1C	0xF06F033F  MVN	R3, #63
0x0B20	0xEA040303  AND	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x0B24	0xB29D    UXTH	R5, R3
;__Lib_I2C_123.c, 423 :: 		
0x0B26	0xAB03    ADD	R3, SP, #12
0x0B28	0x9001    STR	R0, [SP, #4]
0x0B2A	0x4618    MOV	R0, R3
0x0B2C	0xF7FFFE3C  BL	_RCC_GetClocksFrequency+0
0x0B30	0x9801    LDR	R0, [SP, #4]
;__Lib_I2C_123.c, 424 :: 		
; pclk1 start address is: 28 (R7)
0x0B32	0x9F05    LDR	R7, [SP, #20]
;__Lib_I2C_123.c, 426 :: 		
0x0B34	0x9C05    LDR	R4, [SP, #20]
0x0B36	0x4B4C    LDR	R3, [PC, #304]
0x0B38	0xFBB4F3F3  UDIV	R3, R4, R3
; freqrange start address is: 4 (R1)
0x0B3C	0xB299    UXTH	R1, R3
;__Lib_I2C_123.c, 427 :: 		
0x0B3E	0xB29B    UXTH	R3, R3
0x0B40	0xEA450403  ORR	R4, R5, R3, LSL #0
0x0B44	0xB2A4    UXTH	R4, R4
; tmpreg end address is: 20 (R5)
;__Lib_I2C_123.c, 429 :: 		
0x0B46	0x1D03    ADDS	R3, R0, #4
0x0B48	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 433 :: 		
0x0B4A	0x2400    MOVS	R4, #0
0x0B4C	0x6803    LDR	R3, [R0, #0]
0x0B4E	0xF3640300  BFI	R3, R4, #0, #1
0x0B52	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_123.c, 436 :: 		
; tmpreg start address is: 8 (R2)
0x0B54	0x2200    MOVS	R2, #0
;__Lib_I2C_123.c, 439 :: 		
0x0B56	0x4B45    LDR	R3, [PC, #276]
0x0B58	0x429E    CMP	R6, R3
0x0B5A	0xD812    BHI	L_I2Cx_Init_Advanced66
;__Lib_I2C_123.c, 442 :: 		
0x0B5C	0x0073    LSLS	R3, R6, #1
; I2C_ClockSpeed end address is: 24 (R6)
0x0B5E	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x0B62	0xB2A4    UXTH	R4, R4
;__Lib_I2C_123.c, 444 :: 		
0x0B64	0x2C04    CMP	R4, #4
0x0B66	0xD202    BCS	L__I2Cx_Init_Advanced72
; result end address is: 16 (R4)
;__Lib_I2C_123.c, 447 :: 		
; result start address is: 12 (R3)
0x0B68	0x2304    MOVS	R3, #4
; result end address is: 12 (R3)
0x0B6A	0x461C    MOV	R4, R3
;__Lib_I2C_123.c, 448 :: 		
0x0B6C	0xE7FF    B	L_I2Cx_Init_Advanced67
L__I2Cx_Init_Advanced72:
;__Lib_I2C_123.c, 444 :: 		
;__Lib_I2C_123.c, 448 :: 		
L_I2Cx_Init_Advanced67:
;__Lib_I2C_123.c, 450 :: 		
; result start address is: 16 (R4)
0x0B6E	0xEA420304  ORR	R3, R2, R4, LSL #0
; result end address is: 16 (R4)
0x0B72	0xB29A    UXTH	R2, R3
;__Lib_I2C_123.c, 452 :: 		
0x0B74	0xF2000420  ADDW	R4, R0, #32
0x0B78	0x1C4B    ADDS	R3, R1, #1
0x0B7A	0xB29B    UXTH	R3, R3
; freqrange end address is: 4 (R1)
0x0B7C	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_123.c, 453 :: 		
0x0B7E	0xB291    UXTH	R1, R2
0x0B80	0xE03F    B	L_I2Cx_Init_Advanced68
L_I2Cx_Init_Advanced66:
;__Lib_I2C_123.c, 458 :: 		
; freqrange start address is: 4 (R1)
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x0B82	0x2303    MOVS	R3, #3
0x0B84	0xFB06F403  MUL	R4, R6, R3
0x0B88	0xFBB7F3F4  UDIV	R3, R7, R4
; result start address is: 32 (R8)
0x0B8C	0xFA1FF883  UXTH	R8, R3
;__Lib_I2C_123.c, 461 :: 		
0x0B90	0x2319    MOVS	R3, #25
0x0B92	0xFB06F503  MUL	R5, R6, R3
0x0B96	0xFBB7F3F5  UDIV	R3, R7, R5
; result25 start address is: 36 (R9)
0x0B9A	0xFA1FF983  UXTH	R9, R3
;__Lib_I2C_123.c, 463 :: 		
0x0B9E	0xFB08F404  MUL	R4, R8, R4
; result end address is: 32 (R8)
;__Lib_I2C_123.c, 465 :: 		
0x0BA2	0xFB09F305  MUL	R3, R9, R5
; result25 end address is: 36 (R9)
;__Lib_I2C_123.c, 467 :: 		
0x0BA6	0x1B3C    SUB	R4, R7, R4
0x0BA8	0x1AFB    SUB	R3, R7, R3
0x0BAA	0x429C    CMP	R4, R3
0x0BAC	0xD205    BCS	L_I2Cx_Init_Advanced69
;__Lib_I2C_123.c, 468 :: 		
0x0BAE	0x2303    MOVS	R3, #3
0x0BB0	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x0BB2	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x0BB6	0xB2A4    UXTH	R4, R4
;__Lib_I2C_123.c, 469 :: 		
; result end address is: 16 (R4)
0x0BB8	0xE006    B	L_I2Cx_Init_Advanced70
L_I2Cx_Init_Advanced69:
;__Lib_I2C_123.c, 471 :: 		
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x0BBA	0x2319    MOVS	R3, #25
0x0BBC	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x0BBE	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x0BC2	0xB2A4    UXTH	R4, R4
;__Lib_I2C_123.c, 472 :: 		
0x0BC4	0xF4444480  ORR	R4, R4, #16384
; result end address is: 16 (R4)
;__Lib_I2C_123.c, 473 :: 		
L_I2Cx_Init_Advanced70:
;__Lib_I2C_123.c, 476 :: 		
; result start address is: 16 (R4)
0x0BC8	0xF64073FF  MOVW	R3, #4095
0x0BCC	0xEA040303  AND	R3, R4, R3, LSL #0
0x0BD0	0xB913    CBNZ	R3, L__I2Cx_Init_Advanced73
;__Lib_I2C_123.c, 479 :: 		
0x0BD2	0xF0440401  ORR	R4, R4, #1
; result end address is: 16 (R4)
;__Lib_I2C_123.c, 480 :: 		
0x0BD6	0xE7FF    B	L_I2Cx_Init_Advanced71
L__I2Cx_Init_Advanced73:
;__Lib_I2C_123.c, 476 :: 		
;__Lib_I2C_123.c, 480 :: 		
L_I2Cx_Init_Advanced71:
;__Lib_I2C_123.c, 482 :: 		
; result start address is: 16 (R4)
0x0BD8	0xF4444300  ORR	R3, R4, #32768
; result end address is: 16 (R4)
0x0BDC	0xB29B    UXTH	R3, R3
0x0BDE	0x431A    ORRS	R2, R3
0x0BE0	0xB292    UXTH	R2, R2
;__Lib_I2C_123.c, 484 :: 		
0x0BE2	0xF2000520  ADDW	R5, R0, #32
0x0BE6	0xF240132C  MOVW	R3, #300
0x0BEA	0xFB01F403  MUL	R4, R1, R3
0x0BEE	0xB2A4    UXTH	R4, R4
; freqrange end address is: 4 (R1)
0x0BF0	0xF24033E8  MOVW	R3, #1000
0x0BF4	0xFBB4F3F3  UDIV	R3, R4, R3
0x0BF8	0xB29B    UXTH	R3, R3
0x0BFA	0x1C5B    ADDS	R3, R3, #1
0x0BFC	0xB29B    UXTH	R3, R3
0x0BFE	0x602B    STR	R3, [R5, #0]
; tmpreg end address is: 8 (R2)
0x0C00	0xB291    UXTH	R1, R2
;__Lib_I2C_123.c, 485 :: 		
L_I2Cx_Init_Advanced68:
;__Lib_I2C_123.c, 487 :: 		
; tmpreg start address is: 4 (R1)
0x0C02	0xF200031C  ADDW	R3, R0, #28
0x0C06	0x6019    STR	R1, [R3, #0]
; tmpreg end address is: 4 (R1)
;__Lib_I2C_123.c, 489 :: 		
0x0C08	0x2300    MOVS	R3, #0
0x0C0A	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_123.c, 490 :: 		
0x0C0C	0x2401    MOVS	R4, #1
0x0C0E	0x6803    LDR	R3, [R0, #0]
0x0C10	0xF3640300  BFI	R3, R4, #0, #1
0x0C14	0x6003    STR	R3, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_123.c, 491 :: 		
L_end_I2Cx_Init_Advanced:
0x0C16	0xF8DDE000  LDR	LR, [SP, #0]
0x0C1A	0xB008    ADD	SP, SP, #32
0x0C1C	0x4770    BX	LR
0x0C1E	0xBF00    NOP
0x0C20	0x54004000  	I2C1_CR1+0
0x0C24	0x08544247  	RCC_APB1ENR+0
0x0C28	0xFFFFFFFF  	_I2C1_Start+0
0x0C2C	0x005C2000  	_I2C_Start_Ptr+0
0x0C30	0xFFFFFFFF  	_I2C1_Read+0
0x0C34	0x00602000  	_I2C_Read_Ptr+0
0x0C38	0xFFFFFFFF  	_I2C1_Write+0
0x0C3C	0x00642000  	_I2C_Write_Ptr+0
0x0C40	0x58004000  	I2C2_CR1+0
0x0C44	0x08584247  	RCC_APB1ENR+0
0x0C48	0x0FAD0000  	_I2C2_Start+0
0x0C4C	0x0A790000  	_I2C2_Read+0
0x0C50	0x0A550000  	_I2C2_Write+0
0x0C54	0x5C004000  	I2C3_CR1+0
0x0C58	0x085C4247  	RCC_APB1ENR+0
0x0C5C	0xFFFFFFFF  	_I2C3_Start+0
0x0C60	0xFFFFFFFF  	_I2C3_Read+0
0x0C64	0xFFFFFFFF  	_I2C3_Write+0
0x0C68	0x4240000F  	#1000000
0x0C6C	0x86A00001  	#100000
; end of _I2Cx_Init_Advanced
_checkMPU6050:
;clicker_2_STM32.c, 55 :: 		int checkMPU6050() {
0x17DC	0xB081    SUB	SP, SP, #4
0x17DE	0xF8CDE000  STR	LR, [SP, #0]
;clicker_2_STM32.c, 56 :: 		if (readByte(WHO_AM_I) !=  'h') { // Ascii for 'h' is 0x68
0x17E2	0x2075    MOVS	R0, #117
0x17E4	0xF7FFFD92  BL	_readByte+0
0x17E8	0x2868    CMP	R0, #104
0x17EA	0xD005    BEQ	L_checkMPU60502
;clicker_2_STM32.c, 57 :: 		UART4_Write_Text("Failed to read 'WHO AM I' from MPU6050\r\n");
0x17EC	0x4807    LDR	R0, [PC, #28]
0x17EE	0xF7FFFDA9  BL	_UART4_Write_Text+0
;clicker_2_STM32.c, 58 :: 		return 1;
0x17F2	0x2001    MOVS	R0, #1
0x17F4	0xB200    SXTH	R0, R0
0x17F6	0xE004    B	L_end_checkMPU6050
;clicker_2_STM32.c, 59 :: 		}
L_checkMPU60502:
;clicker_2_STM32.c, 61 :: 		UART4_Write_Text("Read 'WHO AM I' from MPU6050\r\n");
0x17F8	0x4805    LDR	R0, [PC, #20]
0x17FA	0xF7FFFDA3  BL	_UART4_Write_Text+0
;clicker_2_STM32.c, 62 :: 		return 0;
0x17FE	0x2000    MOVS	R0, #0
0x1800	0xB200    SXTH	R0, R0
;clicker_2_STM32.c, 63 :: 		}
L_end_checkMPU6050:
0x1802	0xF8DDE000  LDR	LR, [SP, #0]
0x1806	0xB001    ADD	SP, SP, #4
0x1808	0x4770    BX	LR
0x180A	0xBF00    NOP
0x180C	0x00002000  	?lstr1_clicker_2_STM32+0
0x1810	0x00292000  	?lstr2_clicker_2_STM32+0
; end of _checkMPU6050
_readByte:
;clicker_2_STM32.c, 25 :: 		unsigned char readByte(unsigned char registerAddress) {
; registerAddress start address is: 0 (R0)
0x130C	0xB082    SUB	SP, SP, #8
0x130E	0xF8CDE000  STR	LR, [SP, #0]
; registerAddress end address is: 0 (R0)
; registerAddress start address is: 0 (R0)
;clicker_2_STM32.c, 27 :: 		read_data[0] = registerAddress;
0x1312	0xA901    ADD	R1, SP, #4
0x1314	0x7008    STRB	R0, [R1, #0]
; registerAddress end address is: 0 (R0)
;clicker_2_STM32.c, 29 :: 		I2C2_Start();
0x1316	0xF7FFFE49  BL	_I2C2_Start+0
;clicker_2_STM32.c, 30 :: 		I2C2_Write(MPU6050_ADDRESS, read_data, 1, END_MODE_RESTART);
0x131A	0xA901    ADD	R1, SP, #4
0x131C	0xF2400300  MOVW	R3, #0
0x1320	0x2201    MOVS	R2, #1
0x1322	0x2068    MOVS	R0, #104
0x1324	0xF7FFFB96  BL	_I2C2_Write+0
;clicker_2_STM32.c, 31 :: 		I2C2_Read(MPU6050_ADDRESS, read_data, 1, END_MODE_STOP);
0x1328	0xA901    ADD	R1, SP, #4
0x132A	0xF2400301  MOVW	R3, #1
0x132E	0x2201    MOVS	R2, #1
0x1330	0x2068    MOVS	R0, #104
0x1332	0xF7FFFBA1  BL	_I2C2_Read+0
;clicker_2_STM32.c, 33 :: 		return read_data[0];
0x1336	0xA901    ADD	R1, SP, #4
0x1338	0x7809    LDRB	R1, [R1, #0]
0x133A	0xB2C8    UXTB	R0, R1
;clicker_2_STM32.c, 34 :: 		}
L_end_readByte:
0x133C	0xF8DDE000  LDR	LR, [SP, #0]
0x1340	0xB002    ADD	SP, SP, #8
0x1342	0x4770    BX	LR
; end of _readByte
_I2C2_Start:
;__Lib_I2C_123.c, 330 :: 		
0x0FAC	0xB081    SUB	SP, SP, #4
0x0FAE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_123.c, 331 :: 		
0x0FB2	0x4803    LDR	R0, [PC, #12]
0x0FB4	0xF7FFFBA6  BL	_I2Cx_Start+0
;__Lib_I2C_123.c, 332 :: 		
L_end_I2C2_Start:
0x0FB8	0xF8DDE000  LDR	LR, [SP, #0]
0x0FBC	0xB001    ADD	SP, SP, #4
0x0FBE	0x4770    BX	LR
0x0FC0	0x58004000  	I2C2_CR1+0
; end of _I2C2_Start
_I2Cx_Start:
;__Lib_I2C_123.c, 157 :: 		
; I2C_BASE start address is: 0 (R0)
0x0704	0xB081    SUB	SP, SP, #4
0x0706	0xF8CDE000  STR	LR, [SP, #0]
0x070A	0x4604    MOV	R4, R0
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 16 (R4)
;__Lib_I2C_123.c, 158 :: 		
0x070C	0x4620    MOV	R0, R4
0x070E	0xF7FFFDEB  BL	__Lib_I2C_123_I2Cx_Wait_For_Idle+0
;__Lib_I2C_123.c, 161 :: 		
0x0712	0x2201    MOVS	R2, #1
0x0714	0x6821    LDR	R1, [R4, #0]
0x0716	0xF3622108  BFI	R1, R2, #8, #1
0x071A	0x6021    STR	R1, [R4, #0]
;__Lib_I2C_123.c, 163 :: 		
0x071C	0xF2040114  ADDW	R1, R4, #20
0x0720	0x680A    LDR	R2, [R1, #0]
0x0722	0xF3C22140  UBFX	R1, R2, #9, #1
0x0726	0xB111    CBZ	R1, L_I2Cx_Start2
; I2C_BASE end address is: 16 (R4)
;__Lib_I2C_123.c, 164 :: 		
0x0728	0xF64F70FF  MOVW	R0, #65535
0x072C	0xE006    B	L_end_I2Cx_Start
;__Lib_I2C_123.c, 165 :: 		
L_I2Cx_Start2:
;__Lib_I2C_123.c, 166 :: 		
; I2C_BASE start address is: 16 (R4)
L_I2Cx_Start3:
; I2C_BASE end address is: 16 (R4)
; I2C_BASE start address is: 16 (R4)
0x072E	0x4905    LDR	R1, [PC, #20]
0x0730	0x4620    MOV	R0, R4
0x0732	0xF7FFFDC7  BL	_ChekXForEvent+0
0x0736	0xB900    CBNZ	R0, L_I2Cx_Start4
;__Lib_I2C_123.c, 167 :: 		
; I2C_BASE end address is: 16 (R4)
0x0738	0xE7F9    B	L_I2Cx_Start3
L_I2Cx_Start4:
;__Lib_I2C_123.c, 168 :: 		
0x073A	0x2000    MOVS	R0, #0
;__Lib_I2C_123.c, 169 :: 		
L_end_I2Cx_Start:
0x073C	0xF8DDE000  LDR	LR, [SP, #0]
0x0740	0xB001    ADD	SP, SP, #4
0x0742	0x4770    BX	LR
0x0744	0x00010003  	#196609
; end of _I2Cx_Start
__Lib_I2C_123_I2Cx_Wait_For_Idle:
;__Lib_I2C_123.c, 147 :: 		
; I2C_BASE start address is: 0 (R0)
0x02E8	0xB081    SUB	SP, SP, #4
0x02EA	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
0x02EE	0x4603    MOV	R3, R0
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_123.c, 148 :: 		
L___Lib_I2C_123_I2Cx_Wait_For_Idle0:
; I2C_BASE start address is: 12 (R3)
0x02F0	0x4618    MOV	R0, R3
0x02F2	0xF7FFFF57  BL	_I2Cx_Is_Idle+0
0x02F6	0xB900    CBNZ	R0, L___Lib_I2C_123_I2Cx_Wait_For_Idle1
;__Lib_I2C_123.c, 149 :: 		
; I2C_BASE end address is: 12 (R3)
0x02F8	0xE7FA    B	L___Lib_I2C_123_I2Cx_Wait_For_Idle0
L___Lib_I2C_123_I2Cx_Wait_For_Idle1:
;__Lib_I2C_123.c, 150 :: 		
L_end_I2Cx_Wait_For_Idle:
0x02FA	0xF8DDE000  LDR	LR, [SP, #0]
0x02FE	0xB001    ADD	SP, SP, #4
0x0300	0x4770    BX	LR
; end of __Lib_I2C_123_I2Cx_Wait_For_Idle
_I2Cx_Is_Idle:
;__Lib_I2C_123.c, 142 :: 		
; I2C_BASE start address is: 0 (R0)
0x01A4	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_123.c, 143 :: 		
0x01A6	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x01AA	0x680A    LDR	R2, [R1, #0]
0x01AC	0xF3C20140  UBFX	R1, R2, #1, #1
0x01B0	0xF0810101  EOR	R1, R1, #1
0x01B4	0xB2C9    UXTB	R1, R1
0x01B6	0xB2C8    UXTB	R0, R1
;__Lib_I2C_123.c, 144 :: 		
L_end_I2Cx_Is_Idle:
0x01B8	0xB001    ADD	SP, SP, #4
0x01BA	0x4770    BX	LR
; end of _I2Cx_Is_Idle
_ChekXForEvent:
;__Lib_I2C_123.c, 152 :: 		
; Event start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x02C4	0xB081    SUB	SP, SP, #4
0x02C6	0xF8CDE000  STR	LR, [SP, #0]
0x02CA	0x460B    MOV	R3, R1
; Event end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; Event start address is: 12 (R3)
;__Lib_I2C_123.c, 153 :: 		
; I2C_BASE end address is: 0 (R0)
0x02CC	0xF7FFFF5C  BL	_I2Cx_Get_Status+0
0x02D0	0xEA000203  AND	R2, R0, R3, LSL #0
0x02D4	0x429A    CMP	R2, R3
0x02D6	0xF2400200  MOVW	R2, #0
0x02DA	0xD100    BNE	L__ChekXForEvent82
0x02DC	0x2201    MOVS	R2, #1
L__ChekXForEvent82:
; Event end address is: 12 (R3)
0x02DE	0xB2D0    UXTB	R0, R2
;__Lib_I2C_123.c, 154 :: 		
L_end_ChekXForEvent:
0x02E0	0xF8DDE000  LDR	LR, [SP, #0]
0x02E4	0xB001    ADD	SP, SP, #4
0x02E6	0x4770    BX	LR
; end of _ChekXForEvent
_I2Cx_Get_Status:
;__Lib_I2C_123.c, 129 :: 		
; I2C_BASE start address is: 0 (R0)
0x0188	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_123.c, 132 :: 		
0x018A	0xF2000114  ADDW	R1, R0, #20
0x018E	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_123.c, 133 :: 		
0x0190	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x0194	0x6809    LDR	R1, [R1, #0]
;__Lib_I2C_123.c, 135 :: 		
0x0196	0x0409    LSLS	R1, R1, #16
0x0198	0xEA420101  ORR	R1, R2, R1, LSL #0
0x019C	0x4608    MOV	R0, R1
;__Lib_I2C_123.c, 136 :: 		
L_end_I2Cx_Get_Status:
0x019E	0xB001    ADD	SP, SP, #4
0x01A0	0x4770    BX	LR
; end of _I2Cx_Get_Status
_I2C2_Write:
;__Lib_I2C_123.c, 351 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0A54	0xB081    SUB	SP, SP, #4
0x0A56	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_123.c, 352 :: 		
0x0A5A	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0A5C	0x4613    MOV	R3, R2
0x0A5E	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0A60	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0A62	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0A64	0xF7FFFDD4  BL	_I2Cx_Write+0
0x0A68	0xB001    ADD	SP, SP, #4
;__Lib_I2C_123.c, 353 :: 		
L_end_I2C2_Write:
0x0A6A	0xF8DDE000  LDR	LR, [SP, #0]
0x0A6E	0xB001    ADD	SP, SP, #4
0x0A70	0x4770    BX	LR
0x0A72	0xBF00    NOP
0x0A74	0x58004000  	I2C2_CR1+0
; end of _I2C2_Write
_I2Cx_Write:
;__Lib_I2C_123.c, 175 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0610	0xB081    SUB	SP, SP, #4
0x0612	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; slave_address start address is: 4 (R1)
; buf start address is: 8 (R2)
; count start address is: 12 (R3)
; END_mode start address is: 24 (R6)
0x0616	0x9E01    LDR	R6, [SP, #4]
;__Lib_I2C_123.c, 177 :: 		
0x0618	0xF2000510  ADDW	R5, R0, #16
0x061C	0x004C    LSLS	R4, R1, #1
0x061E	0xB2A4    UXTH	R4, R4
; slave_address end address is: 4 (R1)
0x0620	0x602C    STR	R4, [R5, #0]
; I2C_BASE end address is: 0 (R0)
; buf end address is: 8 (R2)
; count end address is: 12 (R3)
; END_mode end address is: 24 (R6)
0x0622	0x4634    MOV	R4, R6
0x0624	0x4606    MOV	R6, R0
0x0626	0x4690    MOV	R8, R2
0x0628	0x461F    MOV	R7, R3
;__Lib_I2C_123.c, 178 :: 		
L_I2Cx_Write5:
; END_mode start address is: 16 (R4)
; count start address is: 28 (R7)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 24 (R6)
0x062A	0x4922    LDR	R1, [PC, #136]
0x062C	0x4630    MOV	R0, R6
0x062E	0xF7FFFE49  BL	_ChekXForEvent+0
0x0632	0xB900    CBNZ	R0, L_I2Cx_Write6
;__Lib_I2C_123.c, 179 :: 		
0x0634	0xE7F9    B	L_I2Cx_Write5
L_I2Cx_Write6:
;__Lib_I2C_123.c, 180 :: 		
; i start address is: 0 (R0)
0x0636	0x2000    MOVS	R0, #0
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
; END_mode end address is: 16 (R4)
; I2C_BASE end address is: 24 (R6)
0x0638	0x4621    MOV	R1, R4
L_I2Cx_Write7:
; i start address is: 0 (R0)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 32 (R8)
; count start address is: 28 (R7)
; END_mode start address is: 4 (R1)
0x063A	0x1E7C    SUBS	R4, R7, #1
0x063C	0x42A0    CMP	R0, R4
0x063E	0xD212    BCS	L_I2Cx_Write8
;__Lib_I2C_123.c, 181 :: 		
0x0640	0xF2060510  ADDW	R5, R6, #16
0x0644	0xEB080400  ADD	R4, R8, R0, LSL #0
0x0648	0x7824    LDRB	R4, [R4, #0]
0x064A	0x602C    STR	R4, [R5, #0]
; END_mode end address is: 4 (R1)
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
; I2C_BASE end address is: 24 (R6)
0x064C	0x4681    MOV	R9, R0
0x064E	0x460D    MOV	R5, R1
;__Lib_I2C_123.c, 182 :: 		
L_I2Cx_Write10:
; END_mode start address is: 20 (R5)
; count start address is: 28 (R7)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 24 (R6)
; i start address is: 36 (R9)
0x0650	0x4919    LDR	R1, [PC, #100]
0x0652	0x4630    MOV	R0, R6
0x0654	0xF7FFFE36  BL	_ChekXForEvent+0
0x0658	0xB900    CBNZ	R0, L_I2Cx_Write11
;__Lib_I2C_123.c, 183 :: 		
0x065A	0xE7F9    B	L_I2Cx_Write10
L_I2Cx_Write11:
;__Lib_I2C_123.c, 180 :: 		
0x065C	0xF1090401  ADD	R4, R9, #1
; i end address is: 36 (R9)
; i start address is: 0 (R0)
0x0660	0x4620    MOV	R0, R4
;__Lib_I2C_123.c, 184 :: 		
0x0662	0x4629    MOV	R1, R5
; END_mode end address is: 20 (R5)
; count end address is: 28 (R7)
0x0664	0xE7E9    B	L_I2Cx_Write7
L_I2Cx_Write8:
;__Lib_I2C_123.c, 186 :: 		
; END_mode start address is: 4 (R1)
0x0666	0xF2060510  ADDW	R5, R6, #16
0x066A	0xEB080400  ADD	R4, R8, R0, LSL #0
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
0x066E	0x7824    LDRB	R4, [R4, #0]
0x0670	0x602C    STR	R4, [R5, #0]
; END_mode end address is: 4 (R1)
; I2C_BASE end address is: 24 (R6)
0x0672	0x460C    MOV	R4, R1
;__Lib_I2C_123.c, 187 :: 		
L_I2Cx_Write12:
; END_mode start address is: 16 (R4)
; I2C_BASE start address is: 24 (R6)
0x0674	0x4911    LDR	R1, [PC, #68]
0x0676	0x4630    MOV	R0, R6
0x0678	0xF7FFFE24  BL	_ChekXForEvent+0
0x067C	0xB900    CBNZ	R0, L_I2Cx_Write13
;__Lib_I2C_123.c, 188 :: 		
0x067E	0xE7F9    B	L_I2Cx_Write12
L_I2Cx_Write13:
;__Lib_I2C_123.c, 189 :: 		
0x0680	0x2C01    CMP	R4, #1
0x0682	0xD105    BNE	L_I2Cx_Write14
; END_mode end address is: 16 (R4)
;__Lib_I2C_123.c, 190 :: 		
0x0684	0x2501    MOVS	R5, #1
0x0686	0x6834    LDR	R4, [R6, #0]
0x0688	0xF3652449  BFI	R4, R5, #9, #1
0x068C	0x6034    STR	R4, [R6, #0]
; I2C_BASE end address is: 24 (R6)
0x068E	0xE00B    B	L_I2Cx_Write15
L_I2Cx_Write14:
;__Lib_I2C_123.c, 192 :: 		
; I2C_BASE start address is: 24 (R6)
0x0690	0x2501    MOVS	R5, #1
0x0692	0x6834    LDR	R4, [R6, #0]
0x0694	0xF3652408  BFI	R4, R5, #8, #1
0x0698	0x6034    STR	R4, [R6, #0]
; I2C_BASE end address is: 24 (R6)
0x069A	0x4634    MOV	R4, R6
;__Lib_I2C_123.c, 193 :: 		
L_I2Cx_Write16:
; I2C_BASE start address is: 16 (R4)
0x069C	0x4908    LDR	R1, [PC, #32]
0x069E	0x4620    MOV	R0, R4
0x06A0	0xF7FFFE10  BL	_ChekXForEvent+0
0x06A4	0xB900    CBNZ	R0, L_I2Cx_Write17
;__Lib_I2C_123.c, 194 :: 		
; I2C_BASE end address is: 16 (R4)
0x06A6	0xE7F9    B	L_I2Cx_Write16
L_I2Cx_Write17:
;__Lib_I2C_123.c, 195 :: 		
L_I2Cx_Write15:
;__Lib_I2C_123.c, 196 :: 		
0x06A8	0x2000    MOVS	R0, #0
;__Lib_I2C_123.c, 197 :: 		
L_end_I2Cx_Write:
0x06AA	0xF8DDE000  LDR	LR, [SP, #0]
0x06AE	0xB001    ADD	SP, SP, #4
0x06B0	0x4770    BX	LR
0x06B2	0xBF00    NOP
0x06B4	0x00820007  	#458882
0x06B8	0x00800007  	#458880
0x06BC	0x00840007  	#458884
0x06C0	0x00010003  	#196609
; end of _I2Cx_Write
_I2C2_Read:
;__Lib_I2C_123.c, 347 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0A78	0xB081    SUB	SP, SP, #4
0x0A7A	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_123.c, 348 :: 		
0x0A7E	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0A80	0x4613    MOV	R3, R2
0x0A82	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0A84	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0A86	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0A88	0xF7FFFC3C  BL	_I2Cx_Read+0
0x0A8C	0xB001    ADD	SP, SP, #4
;__Lib_I2C_123.c, 349 :: 		
L_end_I2C2_Read:
0x0A8E	0xF8DDE000  LDR	LR, [SP, #0]
0x0A92	0xB001    ADD	SP, SP, #4
0x0A94	0x4770    BX	LR
0x0A96	0xBF00    NOP
0x0A98	0x58004000  	I2C2_CR1+0
; end of _I2C2_Read
_I2Cx_Read:
;__Lib_I2C_123.c, 201 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0304	0xB082    SUB	SP, SP, #8
0x0306	0xF8CDE000  STR	LR, [SP, #0]
0x030A	0x461F    MOV	R7, R3
0x030C	0xB2CB    UXTB	R3, R1
0x030E	0x4601    MOV	R1, R0
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 4 (R1)
; slave_address start address is: 12 (R3)
; buf start address is: 8 (R2)
; count start address is: 28 (R7)
; END_mode start address is: 24 (R6)
0x0310	0x9E02    LDR	R6, [SP, #8]
;__Lib_I2C_123.c, 203 :: 		
; i start address is: 32 (R8)
0x0312	0xF04F0800  MOV	R8, #0
;__Lib_I2C_123.c, 204 :: 		
0x0316	0xE129    B	L_I2Cx_Read18
; count end address is: 28 (R7)
;__Lib_I2C_123.c, 205 :: 		
L_I2Cx_Read20:
;__Lib_I2C_123.c, 206 :: 		
0x0318	0xF2010510  ADDW	R5, R1, #16
0x031C	0x005C    LSLS	R4, R3, #1
0x031E	0xB2A4    UXTH	R4, R4
; slave_address end address is: 12 (R3)
0x0320	0xF0440401  ORR	R4, R4, #1
0x0324	0xB2A4    UXTH	R4, R4
0x0326	0x602C    STR	R4, [R5, #0]
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
; i end address is: 32 (R8)
0x0328	0x4633    MOV	R3, R6
0x032A	0x4616    MOV	R6, R2
0x032C	0x4642    MOV	R2, R8
;__Lib_I2C_123.c, 207 :: 		
L_I2Cx_Read21:
; i start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 4 (R1)
0x032E	0xF2010414  ADDW	R4, R1, #20
0x0332	0x6825    LDR	R5, [R4, #0]
0x0334	0xF3C50440  UBFX	R4, R5, #1, #1
0x0338	0xB904    CBNZ	R4, L_I2Cx_Read22
;__Lib_I2C_123.c, 208 :: 		
0x033A	0xE7F8    B	L_I2Cx_Read21
L_I2Cx_Read22:
;__Lib_I2C_123.c, 209 :: 		
0x033C	0x2500    MOVS	R5, #0
0x033E	0x680C    LDR	R4, [R1, #0]
0x0340	0xF365248A  BFI	R4, R5, #10, #1
0x0344	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_123.c, 210 :: 		
0x0346	0xF2010414  ADDW	R4, R1, #20
0x034A	0x6820    LDR	R0, [R4, #0]
; temp start address is: 0 (R0)
;__Lib_I2C_123.c, 211 :: 		
0x034C	0xBF00    NOP
;__Lib_I2C_123.c, 212 :: 		
0x034E	0xF2010418  ADDW	R4, R1, #24
0x0352	0x6824    LDR	R4, [R4, #0]
0x0354	0x0424    LSLS	R4, R4, #16
0x0356	0xEA400404  ORR	R4, R0, R4, LSL #0
0x035A	0x4620    MOV	R0, R4
; temp end address is: 0 (R0)
;__Lib_I2C_123.c, 213 :: 		
0x035C	0x2B01    CMP	R3, #1
0x035E	0xD105    BNE	L_I2Cx_Read23
;__Lib_I2C_123.c, 214 :: 		
0x0360	0x2501    MOVS	R5, #1
0x0362	0x680C    LDR	R4, [R1, #0]
0x0364	0xF3652449  BFI	R4, R5, #9, #1
0x0368	0x600C    STR	R4, [R1, #0]
0x036A	0xE004    B	L_I2Cx_Read24
L_I2Cx_Read23:
;__Lib_I2C_123.c, 216 :: 		
0x036C	0x2501    MOVS	R5, #1
0x036E	0x680C    LDR	R4, [R1, #0]
0x0370	0xF3652408  BFI	R4, R5, #8, #1
0x0374	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_123.c, 217 :: 		
L_I2Cx_Read24:
;__Lib_I2C_123.c, 218 :: 		
0x0376	0x4690    MOV	R8, R2
; END_mode end address is: 12 (R3)
; buf end address is: 24 (R6)
; I2C_BASE end address is: 4 (R1)
0x0378	0x461F    MOV	R7, R3
0x037A	0x4634    MOV	R4, R6
0x037C	0x460E    MOV	R6, R1
L_I2Cx_Read25:
; i end address is: 8 (R2)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 16 (R4)
; END_mode start address is: 28 (R7)
; i start address is: 32 (R8)
0x037E	0x4981    LDR	R1, [PC, #516]
0x0380	0x4630    MOV	R0, R6
0x0382	0xF7FFFF9F  BL	_ChekXForEvent+0
0x0386	0xB900    CBNZ	R0, L_I2Cx_Read26
;__Lib_I2C_123.c, 219 :: 		
0x0388	0xE7F9    B	L_I2Cx_Read25
L_I2Cx_Read26:
;__Lib_I2C_123.c, 220 :: 		
0x038A	0xEB040508  ADD	R5, R4, R8, LSL #0
; buf end address is: 16 (R4)
; i end address is: 32 (R8)
0x038E	0xF2060410  ADDW	R4, R6, #16
0x0392	0x6824    LDR	R4, [R4, #0]
0x0394	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_123.c, 221 :: 		
0x0396	0x2F01    CMP	R7, #1
0x0398	0xD107    BNE	L_I2Cx_Read27
; I2C_BASE end address is: 24 (R6)
; END_mode end address is: 28 (R7)
0x039A	0x4630    MOV	R0, R6
;__Lib_I2C_123.c, 222 :: 		
L_I2Cx_Read28:
; I2C_BASE start address is: 0 (R0)
0x039C	0x6805    LDR	R5, [R0, #0]
0x039E	0xF3C52440  UBFX	R4, R5, #9, #1
0x03A2	0x2C00    CMP	R4, #0
0x03A4	0xD100    BNE	L_I2Cx_Read29
;__Lib_I2C_123.c, 223 :: 		
; I2C_BASE end address is: 0 (R0)
0x03A6	0xE7F9    B	L_I2Cx_Read28
L_I2Cx_Read29:
;__Lib_I2C_123.c, 224 :: 		
0x03A8	0xE006    B	L_I2Cx_Read30
L_I2Cx_Read27:
;__Lib_I2C_123.c, 226 :: 		
; I2C_BASE start address is: 24 (R6)
0x03AA	0x4630    MOV	R0, R6
L_I2Cx_Read31:
; I2C_BASE end address is: 24 (R6)
; I2C_BASE start address is: 0 (R0)
0x03AC	0x6805    LDR	R5, [R0, #0]
0x03AE	0xF3C52400  UBFX	R4, R5, #8, #1
0x03B2	0x2C00    CMP	R4, #0
0x03B4	0xD100    BNE	L_I2Cx_Read32
;__Lib_I2C_123.c, 227 :: 		
; I2C_BASE end address is: 0 (R0)
0x03B6	0xE7F9    B	L_I2Cx_Read31
L_I2Cx_Read32:
;__Lib_I2C_123.c, 228 :: 		
L_I2Cx_Read30:
;__Lib_I2C_123.c, 229 :: 		
0x03B8	0xE0DF    B	L_I2Cx_Read19
;__Lib_I2C_123.c, 231 :: 		
L_I2Cx_Read33:
;__Lib_I2C_123.c, 232 :: 		
; i start address is: 32 (R8)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 24 (R6)
; slave_address start address is: 12 (R3)
0x03BA	0x2501    MOVS	R5, #1
0x03BC	0x680C    LDR	R4, [R1, #0]
0x03BE	0xF365248A  BFI	R4, R5, #10, #1
0x03C2	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_123.c, 233 :: 		
0x03C4	0x2501    MOVS	R5, #1
0x03C6	0x680C    LDR	R4, [R1, #0]
0x03C8	0xF36524CB  BFI	R4, R5, #11, #1
0x03CC	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_123.c, 234 :: 		
0x03CE	0xF2010510  ADDW	R5, R1, #16
0x03D2	0x005C    LSLS	R4, R3, #1
0x03D4	0xB2A4    UXTH	R4, R4
; slave_address end address is: 12 (R3)
0x03D6	0xF0440401  ORR	R4, R4, #1
0x03DA	0xB2A4    UXTH	R4, R4
0x03DC	0x602C    STR	R4, [R5, #0]
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
; i end address is: 32 (R8)
0x03DE	0x4643    MOV	R3, R8
;__Lib_I2C_123.c, 235 :: 		
L_I2Cx_Read34:
; i start address is: 12 (R3)
; END_mode start address is: 24 (R6)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x03E0	0xF2010414  ADDW	R4, R1, #20
0x03E4	0x6825    LDR	R5, [R4, #0]
0x03E6	0xF3C50440  UBFX	R4, R5, #1, #1
0x03EA	0xB904    CBNZ	R4, L_I2Cx_Read35
;__Lib_I2C_123.c, 236 :: 		
0x03EC	0xE7F8    B	L_I2Cx_Read34
L_I2Cx_Read35:
;__Lib_I2C_123.c, 237 :: 		
0x03EE	0xF2010414  ADDW	R4, R1, #20
0x03F2	0x6820    LDR	R0, [R4, #0]
; temp start address is: 0 (R0)
;__Lib_I2C_123.c, 238 :: 		
0x03F4	0xBF00    NOP
;__Lib_I2C_123.c, 239 :: 		
0x03F6	0xF2010418  ADDW	R4, R1, #24
0x03FA	0x6824    LDR	R4, [R4, #0]
0x03FC	0x0424    LSLS	R4, R4, #16
0x03FE	0x4320    ORRS	R0, R4
; temp end address is: 0 (R0)
;__Lib_I2C_123.c, 240 :: 		
0x0400	0x2500    MOVS	R5, #0
0x0402	0x680C    LDR	R4, [R1, #0]
0x0404	0xF365248A  BFI	R4, R5, #10, #1
0x0408	0x600C    STR	R4, [R1, #0]
; i end address is: 12 (R3)
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
0x040A	0x9601    STR	R6, [SP, #4]
0x040C	0x461E    MOV	R6, R3
0x040E	0x9B01    LDR	R3, [SP, #4]
;__Lib_I2C_123.c, 241 :: 		
L_I2Cx_Read36:
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
0x0410	0xF2010414  ADDW	R4, R1, #20
0x0414	0x6825    LDR	R5, [R4, #0]
0x0416	0xF3C50480  UBFX	R4, R5, #2, #1
0x041A	0xB904    CBNZ	R4, L_I2Cx_Read37
;__Lib_I2C_123.c, 242 :: 		
0x041C	0xE7F8    B	L_I2Cx_Read36
L_I2Cx_Read37:
;__Lib_I2C_123.c, 243 :: 		
0x041E	0x2B01    CMP	R3, #1
0x0420	0xD105    BNE	L_I2Cx_Read38
;__Lib_I2C_123.c, 244 :: 		
0x0422	0x2501    MOVS	R5, #1
0x0424	0x680C    LDR	R4, [R1, #0]
0x0426	0xF3652449  BFI	R4, R5, #9, #1
0x042A	0x600C    STR	R4, [R1, #0]
0x042C	0xE004    B	L_I2Cx_Read39
L_I2Cx_Read38:
;__Lib_I2C_123.c, 246 :: 		
0x042E	0x2501    MOVS	R5, #1
0x0430	0x680C    LDR	R4, [R1, #0]
0x0432	0xF3652408  BFI	R4, R5, #8, #1
0x0436	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_123.c, 247 :: 		
L_I2Cx_Read39:
;__Lib_I2C_123.c, 248 :: 		
0x0438	0x1995    ADDS	R5, R2, R6
0x043A	0xF2010410  ADDW	R4, R1, #16
0x043E	0x6824    LDR	R4, [R4, #0]
0x0440	0x702C    STRB	R4, [R5, #0]
0x0442	0x1C74    ADDS	R4, R6, #1
; i end address is: 24 (R6)
;__Lib_I2C_123.c, 249 :: 		
0x0444	0x1915    ADDS	R5, R2, R4
; buf end address is: 8 (R2)
0x0446	0xF2010410  ADDW	R4, R1, #16
0x044A	0x6824    LDR	R4, [R4, #0]
0x044C	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_123.c, 250 :: 		
0x044E	0x2B01    CMP	R3, #1
0x0450	0xD106    BNE	L_I2Cx_Read40
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_123.c, 251 :: 		
L_I2Cx_Read41:
; I2C_BASE start address is: 4 (R1)
0x0452	0x680D    LDR	R5, [R1, #0]
0x0454	0xF3C52440  UBFX	R4, R5, #9, #1
0x0458	0xB904    CBNZ	R4, L_I2Cx_Read42
;__Lib_I2C_123.c, 252 :: 		
0x045A	0xE7FA    B	L_I2Cx_Read41
L_I2Cx_Read42:
;__Lib_I2C_123.c, 253 :: 		
0x045C	0x4608    MOV	R0, R1
0x045E	0xE005    B	L_I2Cx_Read43
L_I2Cx_Read40:
;__Lib_I2C_123.c, 255 :: 		
L_I2Cx_Read44:
; I2C_BASE end address is: 4 (R1)
; I2C_BASE start address is: 4 (R1)
0x0460	0x680D    LDR	R5, [R1, #0]
0x0462	0xF3C52400  UBFX	R4, R5, #8, #1
0x0466	0xB904    CBNZ	R4, L_I2Cx_Read45
;__Lib_I2C_123.c, 256 :: 		
0x0468	0xE7FA    B	L_I2Cx_Read44
L_I2Cx_Read45:
;__Lib_I2C_123.c, 257 :: 		
0x046A	0x4608    MOV	R0, R1
L_I2Cx_Read43:
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_123.c, 259 :: 		
; I2C_BASE start address is: 0 (R0)
0x046C	0x2500    MOVS	R5, #0
0x046E	0x6804    LDR	R4, [R0, #0]
0x0470	0xF36524CB  BFI	R4, R5, #11, #1
0x0474	0x6004    STR	R4, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_123.c, 261 :: 		
0x0476	0xE080    B	L_I2Cx_Read19
;__Lib_I2C_123.c, 263 :: 		
L_I2Cx_Read46:
;__Lib_I2C_123.c, 264 :: 		
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 24 (R6)
; count start address is: 28 (R7)
; slave_address start address is: 12 (R3)
0x0478	0x2501    MOVS	R5, #1
0x047A	0x680C    LDR	R4, [R1, #0]
0x047C	0xF365248A  BFI	R4, R5, #10, #1
0x0480	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_123.c, 265 :: 		
0x0482	0xF2010510  ADDW	R5, R1, #16
0x0486	0x005C    LSLS	R4, R3, #1
0x0488	0xB2A4    UXTH	R4, R4
; slave_address end address is: 12 (R3)
0x048A	0xF0440401  ORR	R4, R4, #1
0x048E	0xB2A4    UXTH	R4, R4
0x0490	0x602C    STR	R4, [R5, #0]
; count end address is: 28 (R7)
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
0x0492	0x460D    MOV	R5, R1
0x0494	0x4614    MOV	R4, R2
0x0496	0x46B9    MOV	R9, R7
0x0498	0x46B0    MOV	R8, R6
;__Lib_I2C_123.c, 266 :: 		
L_I2Cx_Read47:
; END_mode start address is: 32 (R8)
; count start address is: 36 (R9)
; buf start address is: 16 (R4)
; I2C_BASE start address is: 20 (R5)
0x049A	0x493B    LDR	R1, [PC, #236]
0x049C	0x4628    MOV	R0, R5
0x049E	0xF7FFFF11  BL	_ChekXForEvent+0
0x04A2	0xB900    CBNZ	R0, L_I2Cx_Read48
;__Lib_I2C_123.c, 267 :: 		
0x04A4	0xE7F9    B	L_I2Cx_Read47
L_I2Cx_Read48:
;__Lib_I2C_123.c, 268 :: 		
; i start address is: 4 (R1)
0x04A6	0x2100    MOVS	R1, #0
; END_mode end address is: 32 (R8)
; count end address is: 36 (R9)
; i end address is: 4 (R1)
; I2C_BASE end address is: 20 (R5)
; buf end address is: 16 (R4)
0x04A8	0x4623    MOV	R3, R4
0x04AA	0x462A    MOV	R2, R5
;__Lib_I2C_123.c, 269 :: 		
L_I2Cx_Read49:
; i start address is: 4 (R1)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 12 (R3)
; count start address is: 36 (R9)
; END_mode start address is: 32 (R8)
0x04AC	0xF1A90403  SUB	R4, R9, #3
0x04B0	0x42A1    CMP	R1, R4
0x04B2	0xD214    BCS	L_I2Cx_Read50
; buf end address is: 12 (R3)
; END_mode end address is: 32 (R8)
; count end address is: 36 (R9)
; i end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
0x04B4	0x468A    MOV	R10, R1
0x04B6	0x4617    MOV	R7, R2
0x04B8	0x461E    MOV	R6, R3
;__Lib_I2C_123.c, 270 :: 		
L_I2Cx_Read51:
; END_mode start address is: 32 (R8)
; count start address is: 36 (R9)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 28 (R7)
; i start address is: 40 (R10)
0x04BA	0x4932    LDR	R1, [PC, #200]
0x04BC	0x4638    MOV	R0, R7
0x04BE	0xF7FFFF01  BL	_ChekXForEvent+0
0x04C2	0xB900    CBNZ	R0, L_I2Cx_Read52
;__Lib_I2C_123.c, 271 :: 		
0x04C4	0xE7F9    B	L_I2Cx_Read51
L_I2Cx_Read52:
;__Lib_I2C_123.c, 272 :: 		
0x04C6	0xEB06050A  ADD	R5, R6, R10, LSL #0
0x04CA	0xF2070410  ADDW	R4, R7, #16
0x04CE	0x6824    LDR	R4, [R4, #0]
0x04D0	0x702C    STRB	R4, [R5, #0]
0x04D2	0xF10A0401  ADD	R4, R10, #1
; i end address is: 40 (R10)
; i start address is: 4 (R1)
0x04D6	0x4621    MOV	R1, R4
;__Lib_I2C_123.c, 273 :: 		
; count end address is: 36 (R9)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 24 (R6)
0x04D8	0x4633    MOV	R3, R6
0x04DA	0x463A    MOV	R2, R7
0x04DC	0xE7E6    B	L_I2Cx_Read49
L_I2Cx_Read50:
;__Lib_I2C_123.c, 274 :: 		
; I2C_BASE start address is: 8 (R2)
; buf start address is: 12 (R3)
0x04DE	0x9301    STR	R3, [SP, #4]
; END_mode end address is: 32 (R8)
; i end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
0x04E0	0x460B    MOV	R3, R1
0x04E2	0x4616    MOV	R6, R2
0x04E4	0x4642    MOV	R2, R8
0x04E6	0x9901    LDR	R1, [SP, #4]
L_I2Cx_Read53:
; buf end address is: 12 (R3)
; END_mode start address is: 8 (R2)
; buf start address is: 4 (R1)
; I2C_BASE start address is: 24 (R6)
; i start address is: 12 (R3)
0x04E8	0xF2060414  ADDW	R4, R6, #20
0x04EC	0x6825    LDR	R5, [R4, #0]
0x04EE	0xF3C50480  UBFX	R4, R5, #2, #1
0x04F2	0xB904    CBNZ	R4, L_I2Cx_Read54
;__Lib_I2C_123.c, 275 :: 		
0x04F4	0xE7F8    B	L_I2Cx_Read53
L_I2Cx_Read54:
;__Lib_I2C_123.c, 276 :: 		
0x04F6	0x2500    MOVS	R5, #0
0x04F8	0x6834    LDR	R4, [R6, #0]
0x04FA	0xF365248A  BFI	R4, R5, #10, #1
0x04FE	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_123.c, 277 :: 		
0x0500	0x18CD    ADDS	R5, R1, R3
0x0502	0xF2060410  ADDW	R4, R6, #16
0x0506	0x6824    LDR	R4, [R4, #0]
0x0508	0x702C    STRB	R4, [R5, #0]
0x050A	0x1C58    ADDS	R0, R3, #1
; i end address is: 12 (R3)
; i start address is: 0 (R0)
; END_mode end address is: 8 (R2)
; i end address is: 0 (R0)
; buf end address is: 4 (R1)
; I2C_BASE end address is: 24 (R6)
0x050C	0x4613    MOV	R3, R2
0x050E	0x4602    MOV	R2, R0
;__Lib_I2C_123.c, 278 :: 		
L_I2Cx_Read55:
; i start address is: 8 (R2)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 4 (R1)
; END_mode start address is: 12 (R3)
0x0510	0xF2060414  ADDW	R4, R6, #20
0x0514	0x6825    LDR	R5, [R4, #0]
0x0516	0xF3C50480  UBFX	R4, R5, #2, #1
0x051A	0xB904    CBNZ	R4, L_I2Cx_Read56
;__Lib_I2C_123.c, 279 :: 		
0x051C	0xE7F8    B	L_I2Cx_Read55
L_I2Cx_Read56:
;__Lib_I2C_123.c, 280 :: 		
0x051E	0x2B01    CMP	R3, #1
0x0520	0xD107    BNE	L_I2Cx_Read57
; END_mode end address is: 12 (R3)
;__Lib_I2C_123.c, 281 :: 		
0x0522	0x2501    MOVS	R5, #1
0x0524	0x6834    LDR	R4, [R6, #0]
0x0526	0xF3652449  BFI	R4, R5, #9, #1
0x052A	0x6034    STR	R4, [R6, #0]
0x052C	0x4610    MOV	R0, R2
0x052E	0x4632    MOV	R2, R6
0x0530	0xE010    B	L_I2Cx_Read58
L_I2Cx_Read57:
;__Lib_I2C_123.c, 283 :: 		
0x0532	0x2501    MOVS	R5, #1
0x0534	0x6834    LDR	R4, [R6, #0]
0x0536	0xF3652408  BFI	R4, R5, #8, #1
0x053A	0x6034    STR	R4, [R6, #0]
; buf end address is: 4 (R1)
; i end address is: 8 (R2)
; I2C_BASE end address is: 24 (R6)
0x053C	0x4635    MOV	R5, R6
0x053E	0x4616    MOV	R6, R2
0x0540	0x460C    MOV	R4, R1
;__Lib_I2C_123.c, 284 :: 		
L_I2Cx_Read59:
; buf start address is: 16 (R4)
; I2C_BASE start address is: 20 (R5)
; i start address is: 24 (R6)
0x0542	0x4912    LDR	R1, [PC, #72]
0x0544	0x4628    MOV	R0, R5
0x0546	0xF7FFFEBD  BL	_ChekXForEvent+0
0x054A	0xB900    CBNZ	R0, L_I2Cx_Read60
;__Lib_I2C_123.c, 285 :: 		
0x054C	0xE7F9    B	L_I2Cx_Read59
L_I2Cx_Read60:
;__Lib_I2C_123.c, 286 :: 		
0x054E	0x4621    MOV	R1, R4
; i end address is: 24 (R6)
; buf end address is: 16 (R4)
0x0550	0x462A    MOV	R2, R5
0x0552	0x4630    MOV	R0, R6
L_I2Cx_Read58:
; I2C_BASE end address is: 20 (R5)
;__Lib_I2C_123.c, 287 :: 		
; i start address is: 0 (R0)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 4 (R1)
0x0554	0x180D    ADDS	R5, R1, R0
0x0556	0xF2020410  ADDW	R4, R2, #16
0x055A	0x6824    LDR	R4, [R4, #0]
0x055C	0x702C    STRB	R4, [R5, #0]
0x055E	0x1C44    ADDS	R4, R0, #1
; i end address is: 0 (R0)
;__Lib_I2C_123.c, 288 :: 		
0x0560	0x190D    ADDS	R5, R1, R4
; buf end address is: 4 (R1)
0x0562	0xF2020410  ADDW	R4, R2, #16
; I2C_BASE end address is: 8 (R2)
0x0566	0x6824    LDR	R4, [R4, #0]
0x0568	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_123.c, 289 :: 		
0x056A	0xE006    B	L_I2Cx_Read19
;__Lib_I2C_123.c, 291 :: 		
L_I2Cx_Read18:
; i start address is: 32 (R8)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 24 (R6)
; count start address is: 28 (R7)
; slave_address start address is: 12 (R3)
0x056C	0x2F01    CMP	R7, #1
0x056E	0xF43FAED3  BEQ	L_I2Cx_Read20
0x0572	0x2F02    CMP	R7, #2
0x0574	0xF43FAF21  BEQ	L_I2Cx_Read33
; i end address is: 32 (R8)
0x0578	0xE77E    B	L_I2Cx_Read46
; slave_address end address is: 12 (R3)
; count end address is: 28 (R7)
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
L_I2Cx_Read19:
;__Lib_I2C_123.c, 292 :: 		
L_end_I2Cx_Read:
0x057A	0xF8DDE000  LDR	LR, [SP, #0]
0x057E	0xB002    ADD	SP, SP, #8
0x0580	0x4770    BX	LR
0x0582	0xBF00    NOP
0x0584	0x00400003  	#196672
0x0588	0x00020003  	#196610
0x058C	0x00010003  	#196609
; end of _I2Cx_Read
_UART4_Write_Text:
;__Lib_UART_123_45_6.c, 90 :: 		
; uart_text start address is: 0 (R0)
0x1344	0xB081    SUB	SP, SP, #4
0x1346	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 91 :: 		
0x134A	0x4601    MOV	R1, R0
; uart_text end address is: 0 (R0)
0x134C	0x4803    LDR	R0, [PC, #12]
0x134E	0xF7FFFB2F  BL	__Lib_UART_123_45_6_UARTx_Write_Text+0
;__Lib_UART_123_45_6.c, 92 :: 		
L_end_UART4_Write_Text:
0x1352	0xF8DDE000  LDR	LR, [SP, #0]
0x1356	0xB001    ADD	SP, SP, #4
0x1358	0x4770    BX	LR
0x135A	0xBF00    NOP
0x135C	0x4C004000  	UART4_SR+0
; end of _UART4_Write_Text
__Lib_UART_123_45_6_UARTx_Write_Text:
;__Lib_UART_123_45_6.c, 67 :: 		
; uart_text start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x09B0	0xB081    SUB	SP, SP, #4
0x09B2	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; uart_text start address is: 4 (R1)
;__Lib_UART_123_45_6.c, 68 :: 		
; counter start address is: 24 (R6)
0x09B6	0x2600    MOVS	R6, #0
;__Lib_UART_123_45_6.c, 70 :: 		
0x09B8	0x780A    LDRB	R2, [R1, #0]
; data_ start address is: 12 (R3)
0x09BA	0xB2D3    UXTB	R3, R2
; UART_Base end address is: 0 (R0)
; uart_text end address is: 4 (R1)
; data_ end address is: 12 (R3)
; counter end address is: 24 (R6)
0x09BC	0x4605    MOV	R5, R0
0x09BE	0xB2D8    UXTB	R0, R3
0x09C0	0x460C    MOV	R4, R1
;__Lib_UART_123_45_6.c, 71 :: 		
L___Lib_UART_123_45_6_UARTx_Write_Text2:
; data_ start address is: 0 (R0)
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
; counter start address is: 24 (R6)
; uart_text start address is: 16 (R4)
; uart_text end address is: 16 (R4)
; UART_Base start address is: 20 (R5)
; UART_Base end address is: 20 (R5)
0x09C2	0xB150    CBZ	R0, L___Lib_UART_123_45_6_UARTx_Write_Text3
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
;__Lib_UART_123_45_6.c, 72 :: 		
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
0x09C4	0xB2C1    UXTB	R1, R0
; data_ end address is: 0 (R0)
0x09C6	0x4628    MOV	R0, R5
0x09C8	0xF7FFFF30  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 73 :: 		
0x09CC	0x1C72    ADDS	R2, R6, #1
0x09CE	0xB2D2    UXTB	R2, R2
0x09D0	0xB2D6    UXTB	R6, R2
;__Lib_UART_123_45_6.c, 74 :: 		
0x09D2	0x18A2    ADDS	R2, R4, R2
0x09D4	0x7812    LDRB	R2, [R2, #0]
; data_ start address is: 0 (R0)
0x09D6	0xB2D0    UXTB	R0, R2
;__Lib_UART_123_45_6.c, 75 :: 		
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
; counter end address is: 24 (R6)
; data_ end address is: 0 (R0)
0x09D8	0xE7F3    B	L___Lib_UART_123_45_6_UARTx_Write_Text2
L___Lib_UART_123_45_6_UARTx_Write_Text3:
;__Lib_UART_123_45_6.c, 76 :: 		
L_end_UARTx_Write_Text:
0x09DA	0xF8DDE000  LDR	LR, [SP, #0]
0x09DE	0xB001    ADD	SP, SP, #4
0x09E0	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Write_Text
__Lib_UART_123_45_6_UARTx_Write:
;__Lib_UART_123_45_6.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x082C	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x082E	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x0832	0x4601    MOV	R1, R0
0x0834	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45_6.c, 36 :: 		
L___Lib_UART_123_45_6_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x0838	0x680B    LDR	R3, [R1, #0]
0x083A	0xF3C312C0  UBFX	R2, R3, #7, #1
0x083E	0xB902    CBNZ	R2, L___Lib_UART_123_45_6_UARTx_Write1
;__Lib_UART_123_45_6.c, 37 :: 		
0x0840	0xE7FA    B	L___Lib_UART_123_45_6_UARTx_Write0
L___Lib_UART_123_45_6_UARTx_Write1:
;__Lib_UART_123_45_6.c, 38 :: 		
0x0842	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x0844	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45_6.c, 39 :: 		
L_end_UARTx_Write:
0x0846	0xB001    ADD	SP, SP, #4
0x0848	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Write
_selfTestMPU6050:
;clicker_2_STM32.c, 66 :: 		int selfTestMPU6050() {
0x1438	0xB082    SUB	SP, SP, #8
0x143A	0xF8CDE000  STR	LR, [SP, #0]
;clicker_2_STM32.c, 73 :: 		writeByte(ACCEL_CONFIG, 0xF0);
0x143E	0x21F0    MOVS	R1, #240
0x1440	0x201C    MOVS	R0, #28
0x1442	0xF7FFFDBF  BL	_writeByte+0
;clicker_2_STM32.c, 74 :: 		writeByte(GYRO_CONFIG, 0xE0);
0x1446	0x21E0    MOVS	R1, #224
0x1448	0x201B    MOVS	R0, #27
0x144A	0xF7FFFDBB  BL	_writeByte+0
;clicker_2_STM32.c, 75 :: 		Delay_ms(250);
0x144E	0xF249677E  MOVW	R7, #38526
0x1452	0xF2C00798  MOVT	R7, #152
0x1456	0xBF00    NOP
0x1458	0xBF00    NOP
L_selfTestMPU60503:
0x145A	0x1E7F    SUBS	R7, R7, #1
0x145C	0xD1FD    BNE	L_selfTestMPU60503
0x145E	0xBF00    NOP
0x1460	0xBF00    NOP
0x1462	0xBF00    NOP
;clicker_2_STM32.c, 78 :: 		rdx = readByte(SELF_TEST_X);
0x1464	0x200D    MOVS	R0, #13
0x1466	0xF7FFFF51  BL	_readByte+0
; rdx start address is: 48 (R12)
0x146A	0xFA5FFC80  UXTB	R12, R0
;clicker_2_STM32.c, 79 :: 		rdy = readByte(SELF_TEST_Y);
0x146E	0x200E    MOVS	R0, #14
0x1470	0xF7FFFF4C  BL	_readByte+0
; rdy start address is: 44 (R11)
0x1474	0xFA5FFB80  UXTB	R11, R0
;clicker_2_STM32.c, 80 :: 		rdz = readByte(SELF_TEST_Z);
0x1478	0x200F    MOVS	R0, #15
0x147A	0xF7FFFF47  BL	_readByte+0
; rdz start address is: 16 (R4)
0x147E	0xB2C4    UXTB	R4, R0
;clicker_2_STM32.c, 81 :: 		rda = readByte(SELF_TEST_A);
0x1480	0xF88D4004  STRB	R4, [SP, #4]
0x1484	0x2010    MOVS	R0, #16
0x1486	0xF7FFFF41  BL	_readByte+0
0x148A	0xF89D4004  LDRB	R4, [SP, #4]
;clicker_2_STM32.c, 84 :: 		stax = ((rdx >> 3) & 0x1C) | ((rda >> 4) & 0x03);
0x148E	0xEA4F01DC  LSR	R1, R12, #3
0x1492	0xB2C9    UXTB	R1, R1
0x1494	0xF001021C  AND	R2, R1, #28
0x1498	0xB2D2    UXTB	R2, R2
0x149A	0x0901    LSRS	R1, R0, #4
0x149C	0xB2C9    UXTB	R1, R1
0x149E	0xF0010103  AND	R1, R1, #3
0x14A2	0xB2C9    UXTB	R1, R1
0x14A4	0xEA420301  ORR	R3, R2, R1, LSL #0
0x14A8	0xB2DB    UXTB	R3, R3
; stax start address is: 24 (R6)
0x14AA	0xB2DE    UXTB	R6, R3
;clicker_2_STM32.c, 85 :: 		stay = ((rdy >> 3) & 0x1C) | ((rda >> 2) & 0x03);
0x14AC	0xEA4F01DB  LSR	R1, R11, #3
0x14B0	0xB2C9    UXTB	R1, R1
0x14B2	0xF001021C  AND	R2, R1, #28
0x14B6	0xB2D2    UXTB	R2, R2
0x14B8	0x0881    LSRS	R1, R0, #2
0x14BA	0xB2C9    UXTB	R1, R1
0x14BC	0xF0010103  AND	R1, R1, #3
0x14C0	0xB2C9    UXTB	R1, R1
0x14C2	0xEA420101  ORR	R1, R2, R1, LSL #0
; stay start address is: 28 (R7)
0x14C6	0xB2CF    UXTB	R7, R1
;clicker_2_STM32.c, 86 :: 		staz = ((rdz >> 3) & 0x1C) | ((rda >> 0) & 0x03);
0x14C8	0x08E1    LSRS	R1, R4, #3
0x14CA	0xB2C9    UXTB	R1, R1
; rdz end address is: 16 (R4)
0x14CC	0xF001011C  AND	R1, R1, #28
0x14D0	0xB2C9    UXTB	R1, R1
0x14D2	0xF0000003  AND	R0, R0, #3
0x14D6	0xB2C0    UXTB	R0, R0
0x14D8	0xEA410000  ORR	R0, R1, R0, LSL #0
; staz start address is: 32 (R8)
0x14DC	0xFA5FF880  UXTB	R8, R0
;clicker_2_STM32.c, 89 :: 		stgx = rdx & 0x1F;
0x14E0	0xF00C001F  AND	R0, R12, #31
; rdx end address is: 48 (R12)
; stgx start address is: 36 (R9)
0x14E4	0xFA5FF980  UXTB	R9, R0
;clicker_2_STM32.c, 90 :: 		stgy = rdy & 0x1F;
0x14E8	0xF00B001F  AND	R0, R11, #31
; rdy end address is: 44 (R11)
; stgy start address is: 40 (R10)
0x14EC	0xFA5FFA80  UXTB	R10, R0
;clicker_2_STM32.c, 91 :: 		stgz = rdy & 0x1F;
; stgz start address is: 44 (R11)
0x14F0	0xFA5FFB80  UXTB	R11, R0
;clicker_2_STM32.c, 94 :: 		ftax = (4096.0*0.34)*(pow((0.92/0.34), (((float)stax - 1.0)/30.0)));
0x14F4	0xEE003A90  VMOV	S1, R3
0x14F8	0xEEF80A60  VCVT.F32.U32	S1, S1
0x14FC	0xEEB70A00  VMOV.F32	S0, #1
0x1500	0xEE700AC0  VSUB.F32	S1, S1, S0
0x1504	0xEEB30A0E  VMOV.F32	S0, #30
0x1508	0xEE800A80  VDIV.F32	S0, S1, S0
0x150C	0x489C    LDR	R0, [PC, #624]
0x150E	0xEEF00A40  VMOV.F32	S1, S0
0x1512	0xEE000A10  VMOV	S0, R0
0x1516	0xF7FFFD6B  BL	_pow+0
0x151A	0x489A    LDR	R0, [PC, #616]
0x151C	0xEE000A90  VMOV	S1, R0
0x1520	0xEE200A80  VMUL.F32	S0, S1, S0
; ftax start address is: 28 (S7)
0x1524	0xEEF03A40  VMOV.F32	S7, S0
;clicker_2_STM32.c, 95 :: 		ftay = (4096.0*0.34)*(pow((0.92/0.34), (((float)stay - 1.0)/30.0)));
0x1528	0xEE007A90  VMOV	S1, R7
0x152C	0xEEF80A60  VCVT.F32.U32	S1, S1
0x1530	0xEEB70A00  VMOV.F32	S0, #1
0x1534	0xEE700AC0  VSUB.F32	S1, S1, S0
0x1538	0xEEB30A0E  VMOV.F32	S0, #30
0x153C	0xEE800A80  VDIV.F32	S0, S1, S0
0x1540	0x488F    LDR	R0, [PC, #572]
0x1542	0xEEF00A40  VMOV.F32	S1, S0
0x1546	0xEE000A10  VMOV	S0, R0
0x154A	0xF7FFFD51  BL	_pow+0
0x154E	0x488D    LDR	R0, [PC, #564]
0x1550	0xEE000A90  VMOV	S1, R0
0x1554	0xEE200A80  VMUL.F32	S0, S1, S0
; ftay start address is: 24 (S6)
0x1558	0xEEB03A40  VMOV.F32	S6, S0
;clicker_2_STM32.c, 96 :: 		ftaz = (4096.0*0.34)*(pow((0.92/0.34), (((float)staz - 1.0)/30.0)));
0x155C	0xEE008A90  VMOV	S1, R8
0x1560	0xEEF80A60  VCVT.F32.U32	S1, S1
0x1564	0xEEB70A00  VMOV.F32	S0, #1
0x1568	0xEE700AC0  VSUB.F32	S1, S1, S0
0x156C	0xEEB30A0E  VMOV.F32	S0, #30
0x1570	0xEE800A80  VDIV.F32	S0, S1, S0
0x1574	0x4882    LDR	R0, [PC, #520]
0x1576	0xEEF00A40  VMOV.F32	S1, S0
0x157A	0xEE000A10  VMOV	S0, R0
0x157E	0xF7FFFD37  BL	_pow+0
0x1582	0x4880    LDR	R0, [PC, #512]
0x1584	0xEE000A90  VMOV	S1, R0
0x1588	0xEE200A80  VMUL.F32	S0, S1, S0
; ftaz start address is: 40 (S10)
0x158C	0xEEB05A40  VMOV.F32	S10, S0
;clicker_2_STM32.c, 99 :: 		ftgx =  ( 25.0*131.0)*(pow(1.046, ((float)stgx - 1.0)));
0x1590	0xEE009A90  VMOV	S1, R9
0x1594	0xEEF80A60  VCVT.F32.U32	S1, S1
0x1598	0xEEB70A00  VMOV.F32	S0, #1
0x159C	0xEE300AC0  VSUB.F32	S0, S1, S0
0x15A0	0x4879    LDR	R0, [PC, #484]
0x15A2	0xEEF00A40  VMOV.F32	S1, S0
0x15A6	0xEE000A10  VMOV	S0, R0
0x15AA	0xF7FFFD21  BL	_pow+0
0x15AE	0x4877    LDR	R0, [PC, #476]
0x15B0	0xEE000A90  VMOV	S1, R0
0x15B4	0xEE200A80  VMUL.F32	S0, S1, S0
; ftgx start address is: 36 (S9)
0x15B8	0xEEF04A40  VMOV.F32	S9, S0
;clicker_2_STM32.c, 100 :: 		ftgy =  (-25.0*131.0)*(pow(1.046, ((float)stgy - 1.0)));
0x15BC	0xEE00AA90  VMOV	S1, R10
0x15C0	0xEEF80A60  VCVT.F32.U32	S1, S1
0x15C4	0xEEB70A00  VMOV.F32	S0, #1
0x15C8	0xEE300AC0  VSUB.F32	S0, S1, S0
0x15CC	0x486E    LDR	R0, [PC, #440]
0x15CE	0xEEF00A40  VMOV.F32	S1, S0
0x15D2	0xEE000A10  VMOV	S0, R0
0x15D6	0xF7FFFD0B  BL	_pow+0
0x15DA	0x486D    LDR	R0, [PC, #436]
0x15DC	0xEE000A90  VMOV	S1, R0
0x15E0	0xEE200A80  VMUL.F32	S0, S1, S0
; ftgy start address is: 32 (S8)
0x15E4	0xEEB04A40  VMOV.F32	S8, S0
;clicker_2_STM32.c, 101 :: 		ftgz =  ( 25.0*131.0)*(pow(1.046, ((float)stgz - 1.0)));
0x15E8	0xEE00BA90  VMOV	S1, R11
0x15EC	0xEEF80A60  VCVT.F32.U32	S1, S1
0x15F0	0xEEB70A00  VMOV.F32	S0, #1
0x15F4	0xEE300AC0  VSUB.F32	S0, S1, S0
0x15F8	0x4863    LDR	R0, [PC, #396]
0x15FA	0xEEF00A40  VMOV.F32	S1, S0
0x15FE	0xEE000A10  VMOV	S0, R0
0x1602	0xF7FFFCF5  BL	_pow+0
0x1606	0x4861    LDR	R0, [PC, #388]
0x1608	0xEE000A90  VMOV	S1, R0
0x160C	0xEE201A80  VMUL.F32	S2, S1, S0
;clicker_2_STM32.c, 104 :: 		dpax = 100.0 + 100.0*((float)stax - ftax)/ftax;
0x1610	0xEE006A10  VMOV	S0, R6
0x1614	0xEEB80A40  VCVT.F32.U32	S0, S0
; stax end address is: 24 (R6)
0x1618	0xEE700A63  VSUB.F32	S1, S0, S7
0x161C	0x485D    LDR	R0, [PC, #372]
0x161E	0xEE000A10  VMOV	S0, R0
0x1622	0xEE200A20  VMUL.F32	S0, S0, S1
0x1626	0xEEC00A23  VDIV.F32	S1, S0, S7
; ftax end address is: 28 (S7)
0x162A	0x485A    LDR	R0, [PC, #360]
0x162C	0xEE000A10  VMOV	S0, R0
0x1630	0xEE703A20  VADD.F32	S7, S0, S1
;clicker_2_STM32.c, 105 :: 		dpay = 100.0 + 100.0*((float)stay - ftay)/ftay;
0x1634	0xEE007A10  VMOV	S0, R7
0x1638	0xEEB80A40  VCVT.F32.U32	S0, S0
; stay end address is: 28 (R7)
0x163C	0xEE700A43  VSUB.F32	S1, S0, S6
0x1640	0x4854    LDR	R0, [PC, #336]
0x1642	0xEE000A10  VMOV	S0, R0
0x1646	0xEE200A20  VMUL.F32	S0, S0, S1
0x164A	0xEEC00A03  VDIV.F32	S1, S0, S6
; ftay end address is: 24 (S6)
0x164E	0x4851    LDR	R0, [PC, #324]
0x1650	0xEE000A10  VMOV	S0, R0
0x1654	0xEE303A20  VADD.F32	S6, S0, S1
;clicker_2_STM32.c, 106 :: 		dpaz = 100.0 + 100.0*((float)staz - ftaz)/ftaz;
0x1658	0xEE008A10  VMOV	S0, R8
0x165C	0xEEB80A40  VCVT.F32.U32	S0, S0
; staz end address is: 32 (R8)
0x1660	0xEE700A45  VSUB.F32	S1, S0, S10
0x1664	0x484B    LDR	R0, [PC, #300]
0x1666	0xEE000A10  VMOV	S0, R0
0x166A	0xEE200A20  VMUL.F32	S0, S0, S1
0x166E	0xEEC00A05  VDIV.F32	S1, S0, S10
; ftaz end address is: 40 (S10)
0x1672	0x4848    LDR	R0, [PC, #288]
0x1674	0xEE000A10  VMOV	S0, R0
0x1678	0xEE702A20  VADD.F32	S5, S0, S1
;clicker_2_STM32.c, 107 :: 		dpgx = 100.0 + 100.0*((float)stgx - ftgx)/ftgx;
0x167C	0xEE009A10  VMOV	S0, R9
0x1680	0xEEB80A40  VCVT.F32.U32	S0, S0
; stgx end address is: 36 (R9)
0x1684	0xEE700A64  VSUB.F32	S1, S0, S9
0x1688	0x4842    LDR	R0, [PC, #264]
0x168A	0xEE000A10  VMOV	S0, R0
0x168E	0xEE200A20  VMUL.F32	S0, S0, S1
0x1692	0xEEC00A24  VDIV.F32	S1, S0, S9
; ftgx end address is: 36 (S9)
0x1696	0x483F    LDR	R0, [PC, #252]
0x1698	0xEE000A10  VMOV	S0, R0
0x169C	0xEE302A20  VADD.F32	S4, S0, S1
;clicker_2_STM32.c, 108 :: 		dpgy = 100.0 + 100.0*((float)stgy - ftgy)/ftgy;
0x16A0	0xEE00AA10  VMOV	S0, R10
0x16A4	0xEEB80A40  VCVT.F32.U32	S0, S0
; stgy end address is: 40 (R10)
0x16A8	0xEE700A44  VSUB.F32	S1, S0, S8
0x16AC	0x4839    LDR	R0, [PC, #228]
0x16AE	0xEE000A10  VMOV	S0, R0
0x16B2	0xEE200A20  VMUL.F32	S0, S0, S1
0x16B6	0xEEC00A04  VDIV.F32	S1, S0, S8
; ftgy end address is: 32 (S8)
0x16BA	0x4836    LDR	R0, [PC, #216]
0x16BC	0xEE000A10  VMOV	S0, R0
0x16C0	0xEE701A20  VADD.F32	S3, S0, S1
;clicker_2_STM32.c, 109 :: 		dpgz = 100.0 + 100.0*((float)stgz - ftgz)/ftgz;
0x16C4	0xEE00BA10  VMOV	S0, R11
0x16C8	0xEEB80A40  VCVT.F32.U32	S0, S0
; stgz end address is: 44 (R11)
0x16CC	0xEE700A41  VSUB.F32	S1, S0, S2
0x16D0	0x4830    LDR	R0, [PC, #192]
0x16D2	0xEE000A10  VMOV	S0, R0
0x16D6	0xEE200A20  VMUL.F32	S0, S0, S1
0x16DA	0xEEC00A01  VDIV.F32	S1, S0, S2
0x16DE	0x482D    LDR	R0, [PC, #180]
0x16E0	0xEE000A10  VMOV	S0, R0
0x16E4	0xEE700A20  VADD.F32	S1, S0, S1
;clicker_2_STM32.c, 112 :: 		if (dpax > 1f | dpay > 1f | dpaz > 1f | dpgx > 1f | dpgy > 1f | dpgz > 1f) {
0x16E8	0xEEB70A00  VMOV.F32	S0, #1
0x16EC	0xEEF43AC0  VCMPE.F32	S7, S0
0x16F0	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x16F4	0xF2400100  MOVW	R1, #0
0x16F8	0xDD00    BLE	L__selfTestMPU605017
0x16FA	0x2101    MOVS	R1, #1
L__selfTestMPU605017:
0x16FC	0xEEB70A00  VMOV.F32	S0, #1
0x1700	0xEEB43AC0  VCMPE.F32	S6, S0
0x1704	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1708	0xF2400000  MOVW	R0, #0
0x170C	0xDD00    BLE	L__selfTestMPU605018
0x170E	0x2001    MOVS	R0, #1
L__selfTestMPU605018:
0x1710	0x4301    ORRS	R1, R0
0x1712	0xEEB70A00  VMOV.F32	S0, #1
0x1716	0xEEF42AC0  VCMPE.F32	S5, S0
0x171A	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x171E	0xF2400000  MOVW	R0, #0
0x1722	0xDD00    BLE	L__selfTestMPU605019
0x1724	0x2001    MOVS	R0, #1
L__selfTestMPU605019:
0x1726	0x4301    ORRS	R1, R0
0x1728	0xEEB70A00  VMOV.F32	S0, #1
0x172C	0xEEB42AC0  VCMPE.F32	S4, S0
0x1730	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1734	0xF2400000  MOVW	R0, #0
0x1738	0xDD00    BLE	L__selfTestMPU605020
0x173A	0x2001    MOVS	R0, #1
L__selfTestMPU605020:
0x173C	0x4301    ORRS	R1, R0
0x173E	0xEEB70A00  VMOV.F32	S0, #1
0x1742	0xEEF41AC0  VCMPE.F32	S3, S0
0x1746	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x174A	0xF2400000  MOVW	R0, #0
0x174E	0xDD00    BLE	L__selfTestMPU605021
0x1750	0x2001    MOVS	R0, #1
L__selfTestMPU605021:
0x1752	0x4301    ORRS	R1, R0
0x1754	0xEEB70A00  VMOV.F32	S0, #1
0x1758	0xEEF40AC0  VCMPE.F32	S1, S0
0x175C	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1760	0xF2400000  MOVW	R0, #0
0x1764	0xDD00    BLE	L__selfTestMPU605022
0x1766	0x2001    MOVS	R0, #1
L__selfTestMPU605022:
0x1768	0xEA410000  ORR	R0, R1, R0, LSL #0
0x176C	0xB110    CBZ	R0, L_selfTestMPU60505
;clicker_2_STM32.c, 113 :: 		return 1;
0x176E	0x2001    MOVS	R0, #1
0x1770	0xB200    SXTH	R0, R0
0x1772	0xE001    B	L_end_selfTestMPU6050
;clicker_2_STM32.c, 114 :: 		}
L_selfTestMPU60505:
;clicker_2_STM32.c, 116 :: 		return 0;
0x1774	0x2000    MOVS	R0, #0
0x1776	0xB200    SXTH	R0, R0
;clicker_2_STM32.c, 117 :: 		}
L_end_selfTestMPU6050:
0x1778	0xF8DDE000  LDR	LR, [SP, #0]
0x177C	0xB002    ADD	SP, SP, #8
0x177E	0x4770    BX	LR
0x1780	0x2D2D402D  	#1076702509
0x1784	0x147B44AE  	#1152259195
0x1788	0xE3543F85  	#1065739092
0x178C	0xB000454C  	#1162653696
0x1790	0xB000C54C  	#-984829952
0x1794	0x000042C8  	#1120403456
; end of _selfTestMPU6050
_writeByte:
;clicker_2_STM32.c, 44 :: 		void writeByte(unsigned char registerAddress, unsigned char byte){
; byte start address is: 4 (R1)
; registerAddress start address is: 0 (R0)
0x0FC4	0xB082    SUB	SP, SP, #8
0x0FC6	0xF8CDE000  STR	LR, [SP, #0]
; byte end address is: 4 (R1)
; registerAddress end address is: 0 (R0)
; registerAddress start address is: 0 (R0)
; byte start address is: 4 (R1)
;clicker_2_STM32.c, 46 :: 		write_data[0] = registerAddress;
0x0FCA	0xAA01    ADD	R2, SP, #4
0x0FCC	0x7010    STRB	R0, [R2, #0]
; registerAddress end address is: 0 (R0)
;clicker_2_STM32.c, 47 :: 		write_data[1] = byte;
0x0FCE	0x1C52    ADDS	R2, R2, #1
0x0FD0	0x7011    STRB	R1, [R2, #0]
; byte end address is: 4 (R1)
;clicker_2_STM32.c, 49 :: 		I2C2_Start();
0x0FD2	0xF7FFFFEB  BL	_I2C2_Start+0
;clicker_2_STM32.c, 50 :: 		I2C2_Write(MPU6050_ADDRESS, write_data, 2, END_MODE_STOP);
0x0FD6	0xAA01    ADD	R2, SP, #4
0x0FD8	0xF2400301  MOVW	R3, #1
0x0FDC	0x4611    MOV	R1, R2
0x0FDE	0x2202    MOVS	R2, #2
0x0FE0	0x2068    MOVS	R0, #104
0x0FE2	0xF7FFFD37  BL	_I2C2_Write+0
;clicker_2_STM32.c, 51 :: 		}
L_end_writeByte:
0x0FE6	0xF8DDE000  LDR	LR, [SP, #0]
0x0FEA	0xB002    ADD	SP, SP, #8
0x0FEC	0x4770    BX	LR
; end of _writeByte
_pow:
;__Lib_CMath.c, 397 :: 		
0x0FF0	0xB082    SUB	SP, SP, #8
0x0FF2	0xF8CDE000  STR	LR, [SP, #0]
; y start address is: 4 (S1)
; x start address is: 0 (S0)
0x0FF6	0xEEF02A40  VMOV.F32	S5, S0
0x0FFA	0xEEB02A60  VMOV.F32	S4, S1
; y end address is: 4 (S1)
; x end address is: 0 (S0)
; x start address is: 20 (S5)
; y start address is: 16 (S4)
;__Lib_CMath.c, 398 :: 		
; sign start address is: 0 (R0)
0x0FFE	0x2000    MOVS	R0, #0
;__Lib_CMath.c, 402 :: 		
0x1000	0xEEB52AC0  VCMPE.F32	S4, #0.0
0x1004	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1008	0xD102    BNE	L_pow60
; x end address is: 20 (S5)
; y end address is: 16 (S4)
; sign end address is: 0 (R0)
;__Lib_CMath.c, 403 :: 		
0x100A	0xEEB70A00  VMOV.F32	S0, #1
0x100E	0xE03E    B	L_end_pow
L_pow60:
;__Lib_CMath.c, 404 :: 		
; sign start address is: 0 (R0)
; y start address is: 16 (S4)
; x start address is: 20 (S5)
0x1010	0xEEF52AC0  VCMPE.F32	S5, #0.0
0x1014	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1018	0xD104    BNE	L_pow61
; x end address is: 20 (S5)
; y end address is: 16 (S4)
; sign end address is: 0 (R0)
;__Lib_CMath.c, 405 :: 		
0x101A	0xF04F0200  MOV	R2, #0
0x101E	0xEE002A10  VMOV	S0, R2
0x1022	0xE034    B	L_end_pow
L_pow61:
;__Lib_CMath.c, 406 :: 		
; sign start address is: 0 (R0)
; y start address is: 16 (S4)
; x start address is: 20 (S5)
0x1024	0xEEF52AC0  VCMPE.F32	S5, #0.0
0x1028	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x102C	0xDA1B    BGE	L__pow80
; sign end address is: 0 (R0)
;__Lib_CMath.c, 407 :: 		
0x102E	0xEEBD0A42  VCVT.S32.F32	S0, S4
0x1032	0xEE102A10  VMOV	R2, S0
; yi start address is: 0 (R0)
0x1036	0x4610    MOV	R0, R2
;__Lib_CMath.c, 408 :: 		
0x1038	0xEE002A10  VMOV	S0, R2
0x103C	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x1040	0xEEB40AC2  VCMPE.F32	S0, S4
0x1044	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1048	0xD004    BEQ	L_pow63
; x end address is: 20 (S5)
; y end address is: 16 (S4)
; yi end address is: 0 (R0)
;__Lib_CMath.c, 409 :: 		
0x104A	0xF04F0200  MOV	R2, #0
0x104E	0xEE002A10  VMOV	S0, R2
0x1052	0xE01C    B	L_end_pow
L_pow63:
;__Lib_CMath.c, 410 :: 		
; yi start address is: 0 (R0)
; y start address is: 16 (S4)
; x start address is: 20 (S5)
0x1054	0xF0000201  AND	R2, R0, #1
; yi end address is: 0 (R0)
; sign start address is: 0 (R0)
0x1058	0xB2D0    UXTB	R0, R2
;__Lib_CMath.c, 411 :: 		
0x105A	0xEEF10A62  VNEG.F32	S1, S5
; x end address is: 20 (S5)
; x start address is: 4 (S1)
; sign end address is: 0 (R0)
; x end address is: 4 (S1)
0x105E	0xB2C5    UXTB	R5, R0
0x1060	0xEEB00A60  VMOV.F32	S0, S1
;__Lib_CMath.c, 412 :: 		
0x1064	0xE005    B	L_pow62
L__pow80:
;__Lib_CMath.c, 406 :: 		
0x1066	0xF88D0004  STRB	R0, [SP, #4]
0x106A	0xEEB00A62  VMOV.F32	S0, S5
0x106E	0xF89D5004  LDRB	R5, [SP, #4]
;__Lib_CMath.c, 412 :: 		
L_pow62:
;__Lib_CMath.c, 413 :: 		
; x start address is: 0 (S0)
; sign start address is: 20 (R5)
; x end address is: 0 (S0)
0x1072	0xF7FFFCB7  BL	_log+0
;__Lib_CMath.c, 414 :: 		
0x1076	0xEE200A02  VMUL.F32	S0, S0, S4
; y end address is: 16 (S4)
;__Lib_CMath.c, 415 :: 		
0x107A	0xF7FFFC21  BL	_exp+0
; x start address is: 4 (S1)
0x107E	0xEEF00A40  VMOV.F32	S1, S0
;__Lib_CMath.c, 417 :: 		
0x1082	0xB115    CBZ	R5, L_pow64
; sign end address is: 20 (R5)
;__Lib_CMath.c, 418 :: 		
0x1084	0xEEB10A60  VNEG.F32	S0, S1
; x end address is: 4 (S1)
0x1088	0xE001    B	L_end_pow
L_pow64:
;__Lib_CMath.c, 419 :: 		
; x start address is: 4 (S1)
0x108A	0xEEB00A60  VMOV.F32	S0, S1
; x end address is: 4 (S1)
;__Lib_CMath.c, 420 :: 		
L_end_pow:
0x108E	0xF8DDE000  LDR	LR, [SP, #0]
0x1092	0xB002    ADD	SP, SP, #8
0x1094	0x4770    BX	LR
; end of _pow
_log:
;__Lib_CMath.c, 365 :: 		
0x09E4	0xB082    SUB	SP, SP, #8
0x09E6	0xF8CDE000  STR	LR, [SP, #0]
; x start address is: 0 (S0)
; x end address is: 0 (S0)
; x start address is: 0 (S0)
;__Lib_CMath.c, 381 :: 		
0x09EA	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x09EE	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x09F2	0xDC04    BGT	L_log59
; x end address is: 0 (S0)
;__Lib_CMath.c, 382 :: 		
0x09F4	0xF04F0100  MOV	R1, #0
0x09F8	0xEE001A10  VMOV	S0, R1
0x09FC	0xE022    B	L_end_log
L_log59:
;__Lib_CMath.c, 383 :: 		
; x start address is: 0 (S0)
0x09FE	0xA901    ADD	R1, SP, #4
0x0A00	0x4608    MOV	R0, R1
; x end address is: 0 (S0)
0x0A02	0xF7FFFF23  BL	_frexp+0
0x0A06	0xEEF00A00  VMOV.F32	S1, #2
0x0A0A	0xEE600A20  VMUL.F32	S1, S0, S1
0x0A0E	0xEEB70A00  VMOV.F32	S0, #1
0x0A12	0xEE300AC0  VSUB.F32	S0, S1, S0
;__Lib_CMath.c, 384 :: 		
0x0A16	0xF9BD1004  LDRSH	R1, [SP, #4]
0x0A1A	0x1E49    SUBS	R1, R1, #1
0x0A1C	0xF8AD1004  STRH	R1, [SP, #4]
;__Lib_CMath.c, 385 :: 		
0x0A20	0x2108    MOVS	R1, #8
0x0A22	0xB209    SXTH	R1, R1
0x0A24	0x4809    LDR	R0, [PC, #36]
0x0A26	0xF7FFFE4D  BL	__Lib_CMath_eval_poly+0
;__Lib_CMath.c, 386 :: 		
0x0A2A	0xF9BD1004  LDRSH	R1, [SP, #4]
0x0A2E	0xEE011A10  VMOV	S2, R1
0x0A32	0xEEB81AC1  VCVT.F32.S32	S2, S2
0x0A36	0x4906    LDR	R1, [PC, #24]
0x0A38	0xEE001A90  VMOV	S1, R1
0x0A3C	0xEE600A81  VMUL.F32	S1, S1, S2
0x0A40	0xEE300A20  VADD.F32	S0, S0, S1
;__Lib_CMath.c, 388 :: 		
L_end_log:
0x0A44	0xF8DDE000  LDR	LR, [SP, #0]
0x0A48	0xB002    ADD	SP, SP, #8
0x0A4A	0x4770    BX	LR
0x0A4C	0x1D880000  	log_coeff_L0+0
0x0A50	0x72183F31  	#1060205080
; end of _log
_frexp:
;__Lib_CMath.c, 79 :: 		
; eptr start address is: 0 (R0)
0x084C	0xB082    SUB	SP, SP, #8
; value start address is: 0 (S0)
; eptr end address is: 0 (R0)
; value end address is: 0 (S0)
; value start address is: 0 (S0)
; eptr start address is: 0 (R0)
;__Lib_CMath.c, 83 :: 		
0x084E	0xED8D0A01  VSTR.32	S0, [SP, #4]
; value end address is: 0 (S0)
;__Lib_CMath.c, 84 :: 		
0x0852	0xF8BD1006  LDRH	R1, [SP, #6]
0x0856	0xF3C111C7  UBFX	R1, R1, #7, #8
0x085A	0x397E    SUBS	R1, #126
; bb start address is: 4 (R1)
0x085C	0xB209    SXTH	R1, R1
;__Lib_CMath.c, 85 :: 		
0x085E	0x8001    STRH	R1, [R0, #0]
; eptr end address is: 0 (R0)
; bb end address is: 4 (R1)
;__Lib_CMath.c, 86 :: 		
0x0860	0x227E    MOVS	R2, #126
0x0862	0xF8BD1006  LDRH	R1, [SP, #6]
0x0866	0xF36211CE  BFI	R1, R2, #7, #8
0x086A	0xF8AD1006  STRH	R1, [SP, #6]
;__Lib_CMath.c, 87 :: 		
0x086E	0xED9D0A01  VLDR.32	S0, [SP, #4]
;__Lib_CMath.c, 94 :: 		
L_end_frexp:
0x0872	0xB002    ADD	SP, SP, #8
0x0874	0x4770    BX	LR
; end of _frexp
__Lib_CMath_eval_poly:
;__Lib_CMath.c, 117 :: 		
; n start address is: 4 (R1)
; d start address is: 0 (R0)
0x06C4	0xB081    SUB	SP, SP, #4
; x start address is: 0 (S0)
0x06C6	0xEEF00A40  VMOV.F32	S1, S0
; n end address is: 4 (R1)
; d end address is: 0 (R0)
; x end address is: 0 (S0)
; x start address is: 4 (S1)
; d start address is: 0 (R0)
; n start address is: 4 (R1)
;__Lib_CMath.c, 120 :: 		
0x06CA	0x008A    LSLS	R2, R1, #2
0x06CC	0x1882    ADDS	R2, R0, R2
0x06CE	0xED120A00  VLDR.32	S0, [R2, #0]
; res start address is: 8 (S2)
0x06D2	0xEEB01A40  VMOV.F32	S2, S0
; x end address is: 4 (S1)
; res end address is: 8 (S2)
; n end address is: 4 (R1)
0x06D6	0xEEB00A41  VMOV.F32	S0, S2
0x06DA	0xEEB01A60  VMOV.F32	S2, S1
;__Lib_CMath.c, 121 :: 		
L___Lib_CMath_eval_poly17:
; res start address is: 0 (S0)
; x start address is: 8 (S2)
; n start address is: 4 (R1)
; d start address is: 0 (R0)
; d end address is: 0 (R0)
; x start address is: 8 (S2)
; x end address is: 8 (S2)
0x06DE	0xB179    CBZ	R1, L___Lib_CMath_eval_poly18
; d end address is: 0 (R0)
; x end address is: 8 (S2)
;__Lib_CMath.c, 122 :: 		
; x start address is: 8 (S2)
; d start address is: 0 (R0)
0x06E0	0xEE610A00  VMUL.F32	S1, S2, S0
; res end address is: 0 (S0)
0x06E4	0x1E4A    SUBS	R2, R1, #1
0x06E6	0xB212    SXTH	R2, R2
0x06E8	0xB211    SXTH	R1, R2
0x06EA	0x0092    LSLS	R2, R2, #2
0x06EC	0x1882    ADDS	R2, R0, R2
0x06EE	0xED120A00  VLDR.32	S0, [R2, #0]
0x06F2	0xEE300A80  VADD.F32	S0, S1, S0
; res start address is: 0 (S0)
0x06F6	0xED0D0A00  VSTR.32	S0, [SP, #0]
; d end address is: 0 (R0)
; x end address is: 8 (S2)
; n end address is: 4 (R1)
0x06FA	0xED1D0A00  VLDR.32	S0, [SP, #0]
0x06FE	0xE7EE    B	L___Lib_CMath_eval_poly17
L___Lib_CMath_eval_poly18:
;__Lib_CMath.c, 124 :: 		
; res end address is: 0 (S0)
;__Lib_CMath.c, 125 :: 		
L_end_eval_poly:
0x0700	0xB001    ADD	SP, SP, #4
0x0702	0x4770    BX	LR
; end of __Lib_CMath_eval_poly
_exp:
;__Lib_CMath.c, 324 :: 		
0x08C0	0xB081    SUB	SP, SP, #4
0x08C2	0xF8CDE000  STR	LR, [SP, #0]
; x start address is: 0 (S0)
0x08C6	0xEEF01A40  VMOV.F32	S3, S0
; x end address is: 0 (S0)
; x start address is: 12 (S3)
;__Lib_CMath.c, 342 :: 		
0x08CA	0xEEF51AC0  VCMPE.F32	S3, #0.0
0x08CE	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x08D2	0xD102    BNE	L_exp53
; x end address is: 12 (S3)
;__Lib_CMath.c, 343 :: 		
0x08D4	0xEEB70A00  VMOV.F32	S0, #1
0x08D8	0xE05C    B	L_end_exp
L_exp53:
;__Lib_CMath.c, 344 :: 		
; x start address is: 12 (S3)
0x08DA	0x4930    LDR	R1, [PC, #192]
0x08DC	0xEE001A10  VMOV	S0, R1
0x08E0	0xEEF41AC0  VCMPE.F32	S3, S0
0x08E4	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x08E8	0xDD03    BLE	L_exp54
; x end address is: 12 (S3)
;__Lib_CMath.c, 345 :: 		
0x08EA	0x492D    LDR	R1, [PC, #180]
0x08EC	0xEE001A10  VMOV	S0, R1
0x08F0	0xE050    B	L_end_exp
L_exp54:
;__Lib_CMath.c, 346 :: 		
; x start address is: 12 (S3)
0x08F2	0x492C    LDR	R1, [PC, #176]
0x08F4	0xEE001A10  VMOV	S0, R1
0x08F8	0xEEF41AC0  VCMPE.F32	S3, S0
0x08FC	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0900	0xDA04    BGE	L_exp55
; x end address is: 12 (S3)
;__Lib_CMath.c, 347 :: 		
0x0902	0xF04F0100  MOV	R1, #0
0x0906	0xEE001A10  VMOV	S0, R1
0x090A	0xE043    B	L_end_exp
L_exp55:
;__Lib_CMath.c, 348 :: 		
; x start address is: 12 (S3)
0x090C	0xEEF51AC0  VCMPE.F32	S3, #0.0
0x0910	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0914	0xF2400100  MOVW	R1, #0
0x0918	0xDA00    BGE	L__exp99
0x091A	0x2101    MOVS	R1, #1
L__exp99:
; sign start address is: 12 (R3)
0x091C	0xB2CB    UXTB	R3, R1
;__Lib_CMath.c, 349 :: 		
0x091E	0xB2C9    UXTB	R1, R1
0x0920	0xB111    CBZ	R1, L__exp79
;__Lib_CMath.c, 350 :: 		
0x0922	0xEEF10A61  VNEG.F32	S1, S3
; x end address is: 12 (S3)
; x start address is: 4 (S1)
; x end address is: 4 (S1)
0x0926	0xE001    B	L_exp56
L__exp79:
;__Lib_CMath.c, 349 :: 		
0x0928	0xEEF00A61  VMOV.F32	S1, S3
;__Lib_CMath.c, 350 :: 		
L_exp56:
;__Lib_CMath.c, 351 :: 		
; x start address is: 4 (S1)
0x092C	0x491E    LDR	R1, [PC, #120]
0x092E	0xEE001A10  VMOV	S0, R1
0x0932	0xEE200A80  VMUL.F32	S0, S1, S0
; x end address is: 4 (S1)
; x start address is: 12 (S3)
0x0936	0xEEF01A40  VMOV.F32	S3, S0
;__Lib_CMath.c, 352 :: 		
0x093A	0xF7FFFE29  BL	_floor+0
0x093E	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x0942	0xEE101A10  VMOV	R1, S0
0x0946	0xB209    SXTH	R1, R1
; exp start address is: 16 (R4)
0x0948	0xB20C    SXTH	R4, R1
;__Lib_CMath.c, 353 :: 		
0x094A	0xEE001A10  VMOV	S0, R1
0x094E	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x0952	0xEE310AC0  VSUB.F32	S0, S3, S0
; x end address is: 12 (S3)
;__Lib_CMath.c, 354 :: 		
0x0956	0x2109    MOVS	R1, #9
0x0958	0xB209    SXTH	R1, R1
0x095A	0x4814    LDR	R0, [PC, #80]
0x095C	0xF7FFFEB2  BL	__Lib_CMath_eval_poly+0
0x0960	0xB220    SXTH	R0, R4
; exp end address is: 16 (R4)
0x0962	0xF7FFFEF1  BL	_ldexp+0
; x start address is: 4 (S1)
0x0966	0xEEF00A40  VMOV.F32	S1, S0
;__Lib_CMath.c, 355 :: 		
0x096A	0xB18B    CBZ	R3, L_exp57
; sign end address is: 12 (R3)
;__Lib_CMath.c, 356 :: 		
0x096C	0x490C    LDR	R1, [PC, #48]
0x096E	0xEE001A10  VMOV	S0, R1
0x0972	0xEEF40AC0  VCMPE.F32	S1, S0
0x0976	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x097A	0xD104    BNE	L_exp58
; x end address is: 4 (S1)
;__Lib_CMath.c, 357 :: 		
0x097C	0xF04F0100  MOV	R1, #0
0x0980	0xEE001A10  VMOV	S0, R1
0x0984	0xE006    B	L_end_exp
L_exp58:
;__Lib_CMath.c, 358 :: 		
; x start address is: 4 (S1)
0x0986	0xEEB70A00  VMOV.F32	S0, #1
0x098A	0xEE800A20  VDIV.F32	S0, S0, S1
; x end address is: 4 (S1)
0x098E	0xE001    B	L_end_exp
;__Lib_CMath.c, 359 :: 		
L_exp57:
;__Lib_CMath.c, 360 :: 		
; x start address is: 4 (S1)
0x0990	0xEEB00A60  VMOV.F32	S0, S1
; x end address is: 4 (S1)
;__Lib_CMath.c, 361 :: 		
L_end_exp:
0x0994	0xF8DDE000  LDR	LR, [SP, #0]
0x0998	0xB001    ADD	SP, SP, #4
0x099A	0x4770    BX	LR
0x099C	0xD4FE42B2  	#1119016190
0x09A0	0xFFFF7F7F  	#2139095039
0x09A4	0xAC50C2AE  	#-1028740016
0x09A8	0xAA3B3FB8  	#1069066811
0x09AC	0x1D600000  	exp_coeff_L0+0
; end of _exp
_floor:
;__Lib_CMath.c, 38 :: 		
0x0590	0xB082    SUB	SP, SP, #8
0x0592	0xED8D0A01  VSTR.32	S0, [SP, #4]
;__Lib_CMath.c, 42 :: 		
0x0596	0xA901    ADD	R1, SP, #4
0x0598	0x6809    LDR	R1, [R1, #0]
0x059A	0x0DC9    LSRS	R1, R1, #23
0x059C	0xF00101FF  AND	R1, R1, #255
;__Lib_CMath.c, 43 :: 		
0x05A0	0xB209    SXTH	R1, R1
0x05A2	0x397F    SUBS	R1, #127
0x05A4	0xB209    SXTH	R1, R1
; expon start address is: 0 (R0)
0x05A6	0xB208    SXTH	R0, R1
;__Lib_CMath.c, 44 :: 		
0x05A8	0x2900    CMP	R1, #0
0x05AA	0xDA0E    BGE	L_floor1
; expon end address is: 0 (R0)
;__Lib_CMath.c, 45 :: 		
0x05AC	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x05B0	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x05B4	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x05B8	0xDA02    BGE	L_floor2
;__Lib_CMath.c, 46 :: 		
0x05BA	0xEEBF0A00  VMOV.F32	S0, #-1
0x05BE	0xE024    B	L_end_floor
L_floor2:
;__Lib_CMath.c, 48 :: 		
0x05C0	0xF04F0100  MOV	R1, #0
0x05C4	0xEE001A10  VMOV	S0, R1
0x05C8	0xE01F    B	L_end_floor
L_floor1:
;__Lib_CMath.c, 49 :: 		
; expon start address is: 0 (R0)
0x05CA	0xB281    UXTH	R1, R0
; expon end address is: 0 (R0)
0x05CC	0x2918    CMP	R1, #24
0x05CE	0xD902    BLS	L_floor4
;__Lib_CMath.c, 50 :: 		
0x05D0	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x05D4	0xE019    B	L_end_floor
L_floor4:
;__Lib_CMath.c, 51 :: 		
0x05D6	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x05DA	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x05DE	0xEE101A10  VMOV	R1, S0
0x05E2	0xEE001A90  VMOV	S1, R1
0x05E6	0xEEF80AE0  VCVT.F32.S32	S1, S1
; i start address is: 8 (S2)
0x05EA	0xEEB01A60  VMOV.F32	S2, S1
;__Lib_CMath.c, 53 :: 		
0x05EE	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x05F2	0xEEF40AC0  VCMPE.F32	S1, S0
0x05F6	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x05FA	0xDD04    BLE	L_floor5
;__Lib_CMath.c, 54 :: 		
0x05FC	0xEEB70A00  VMOV.F32	S0, #1
0x0600	0xEE310A40  VSUB.F32	S0, S2, S0
; i end address is: 8 (S2)
0x0604	0xE001    B	L_end_floor
L_floor5:
;__Lib_CMath.c, 55 :: 		
; i start address is: 8 (S2)
0x0606	0xEEB00A41  VMOV.F32	S0, S2
; i end address is: 8 (S2)
;__Lib_CMath.c, 56 :: 		
L_end_floor:
0x060A	0xB002    ADD	SP, SP, #8
0x060C	0x4770    BX	LR
; end of _floor
_ldexp:
;__Lib_CMath.c, 97 :: 		
; newexp start address is: 0 (R0)
0x0748	0xB082    SUB	SP, SP, #8
; value start address is: 0 (S0)
; newexp end address is: 0 (R0)
; value end address is: 0 (S0)
; value start address is: 0 (S0)
; newexp start address is: 0 (R0)
;__Lib_CMath.c, 100 :: 		
0x074A	0xED8D0A01  VSTR.32	S0, [SP, #4]
;__Lib_CMath.c, 101 :: 		
0x074E	0xF8BD1006  LDRH	R1, [SP, #6]
0x0752	0xF3C111C7  UBFX	R1, R1, #7, #8
0x0756	0x1841    ADDS	R1, R0, R1
0x0758	0xB208    SXTH	R0, R1
;__Lib_CMath.c, 102 :: 		
0x075A	0xB209    SXTH	R1, R1
0x075C	0x2900    CMP	R1, #0
0x075E	0xDA04    BGE	L_ldexp11
; value end address is: 0 (S0)
; newexp end address is: 0 (R0)
;__Lib_CMath.c, 103 :: 		
0x0760	0xF04F0100  MOV	R1, #0
0x0764	0xEE001A10  VMOV	S0, R1
0x0768	0xE019    B	L_end_ldexp
L_ldexp11:
;__Lib_CMath.c, 105 :: 		
; newexp start address is: 0 (R0)
; value start address is: 0 (S0)
0x076A	0xF1B00FFF  CMP	R0, #255
0x076E	0xDD0D    BLE	L_ldexp13
; newexp end address is: 0 (R0)
;__Lib_CMath.c, 106 :: 		
0x0770	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x0774	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0778	0xDA04    BGE	L_ldexp14
; value end address is: 0 (S0)
;__Lib_CMath.c, 107 :: 		
0x077A	0xF46F0100  MVN	R1, #8388608
0x077E	0xEE001A10  VMOV	S0, R1
0x0782	0xE00C    B	L_end_ldexp
L_ldexp14:
;__Lib_CMath.c, 109 :: 		
0x0784	0x4907    LDR	R1, [PC, #28]
0x0786	0xEE001A10  VMOV	S0, R1
0x078A	0xE008    B	L_end_ldexp
L_ldexp13:
;__Lib_CMath.c, 111 :: 		
; newexp start address is: 0 (R0)
0x078C	0xB282    UXTH	R2, R0
; newexp end address is: 0 (R0)
0x078E	0xF8BD1006  LDRH	R1, [SP, #6]
0x0792	0xF36211CE  BFI	R1, R2, #7, #8
0x0796	0xF8AD1006  STRH	R1, [SP, #6]
;__Lib_CMath.c, 112 :: 		
0x079A	0xED9D0A01  VLDR.32	S0, [SP, #4]
;__Lib_CMath.c, 114 :: 		
L_end_ldexp:
0x079E	0xB002    ADD	SP, SP, #8
0x07A0	0x4770    BX	LR
0x07A2	0xBF00    NOP
0x07A4	0xFFFF7F7F  	#2139095039
; end of _ldexp
___CC2DW:
;__Lib_System_4XX.c, 43 :: 		
0x1404	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 45 :: 		
L_loopDW:
;__Lib_System_4XX.c, 46 :: 		
0x1406	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 47 :: 		
0x140A	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 48 :: 		
0x140E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 49 :: 		
0x1412	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 51 :: 		
L_end___CC2DW:
0x1414	0xB001    ADD	SP, SP, #4
0x1416	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 85 :: 		
0x13C8	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 87 :: 		
0x13CA	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 88 :: 		
0x13CE	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 89 :: 		
0x13D2	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 90 :: 		
0x13D6	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 91 :: 		
0x13D8	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 92 :: 		
0x13DC	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 93 :: 		
0x13DE	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 94 :: 		
0x13E0	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 95 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 96 :: 		
0x13E2	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 97 :: 		
0x13E6	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 98 :: 		
0x13EA	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 99 :: 		
0x13EC	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 100 :: 		
0x13F0	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 101 :: 		
0x13F2	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 102 :: 		
0x13F4	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 103 :: 		
0x13F8	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 104 :: 		
0x13FC	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 105 :: 		
L_norep:
;__Lib_System_4XX.c, 107 :: 		
L_end___FillZeros:
0x13FE	0xB001    ADD	SP, SP, #4
0x1400	0x4770    BX	LR
; end of ___FillZeros
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 452 :: 		
0x18D0	0xB082    SUB	SP, SP, #8
0x18D2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 455 :: 		
; ulRCC_CR start address is: 8 (R2)
0x18D6	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 456 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x18D8	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 457 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x18DA	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 458 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x18DC	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 459 :: 		
; Fosc_kHz start address is: 4 (R1)
0x18DE	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 461 :: 		
0x18E0	0x2803    CMP	R0, #3
0x18E2	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC231
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 462 :: 		
0x18E6	0x4893    LDR	R0, [PC, #588]
0x18E8	0x4281    CMP	R1, R0
0x18EA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 463 :: 		
0x18EC	0x4892    LDR	R0, [PC, #584]
0x18EE	0x6800    LDR	R0, [R0, #0]
0x18F0	0xF0400105  ORR	R1, R0, #5
0x18F4	0x4890    LDR	R0, [PC, #576]
0x18F6	0x6001    STR	R1, [R0, #0]
0x18F8	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC233
L___Lib_System_4XX_InitialSetUpRCCRCC232:
;__Lib_System_4XX.c, 464 :: 		
; Fosc_kHz start address is: 4 (R1)
0x18FA	0x4890    LDR	R0, [PC, #576]
0x18FC	0x4281    CMP	R1, R0
0x18FE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 465 :: 		
0x1900	0x488D    LDR	R0, [PC, #564]
0x1902	0x6800    LDR	R0, [R0, #0]
0x1904	0xF0400104  ORR	R1, R0, #4
0x1908	0x488B    LDR	R0, [PC, #556]
0x190A	0x6001    STR	R1, [R0, #0]
0x190C	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC235
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 466 :: 		
; Fosc_kHz start address is: 4 (R1)
0x190E	0x488C    LDR	R0, [PC, #560]
0x1910	0x4281    CMP	R1, R0
0x1912	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC236
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 467 :: 		
0x1914	0x4888    LDR	R0, [PC, #544]
0x1916	0x6800    LDR	R0, [R0, #0]
0x1918	0xF0400103  ORR	R1, R0, #3
0x191C	0x4886    LDR	R0, [PC, #536]
0x191E	0x6001    STR	R1, [R0, #0]
0x1920	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC237
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 468 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1922	0xF64E2060  MOVW	R0, #60000
0x1926	0x4281    CMP	R1, R0
0x1928	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC238
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 469 :: 		
0x192A	0x4883    LDR	R0, [PC, #524]
0x192C	0x6800    LDR	R0, [R0, #0]
0x192E	0xF0400102  ORR	R1, R0, #2
0x1932	0x4881    LDR	R0, [PC, #516]
0x1934	0x6001    STR	R1, [R0, #0]
0x1936	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC239
L___Lib_System_4XX_InitialSetUpRCCRCC238:
;__Lib_System_4XX.c, 470 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1938	0xF2475030  MOVW	R0, #30000
0x193C	0x4281    CMP	R1, R0
0x193E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC240
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 471 :: 		
0x1940	0x487D    LDR	R0, [PC, #500]
0x1942	0x6800    LDR	R0, [R0, #0]
0x1944	0xF0400101  ORR	R1, R0, #1
0x1948	0x487B    LDR	R0, [PC, #492]
0x194A	0x6001    STR	R1, [R0, #0]
0x194C	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC241
L___Lib_System_4XX_InitialSetUpRCCRCC240:
;__Lib_System_4XX.c, 473 :: 		
0x194E	0x487A    LDR	R0, [PC, #488]
0x1950	0x6801    LDR	R1, [R0, #0]
0x1952	0xF06F0007  MVN	R0, #7
0x1956	0x4001    ANDS	R1, R0
0x1958	0x4877    LDR	R0, [PC, #476]
0x195A	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC241:
L___Lib_System_4XX_InitialSetUpRCCRCC239:
L___Lib_System_4XX_InitialSetUpRCCRCC237:
L___Lib_System_4XX_InitialSetUpRCCRCC235:
L___Lib_System_4XX_InitialSetUpRCCRCC233:
;__Lib_System_4XX.c, 474 :: 		
0x195C	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC231:
;__Lib_System_4XX.c, 475 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x195E	0x2802    CMP	R0, #2
0x1960	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC243
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 476 :: 		
0x1964	0x4877    LDR	R0, [PC, #476]
0x1966	0x4281    CMP	R1, R0
0x1968	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC244
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 477 :: 		
0x196A	0x4873    LDR	R0, [PC, #460]
0x196C	0x6800    LDR	R0, [R0, #0]
0x196E	0xF0400106  ORR	R1, R0, #6
0x1972	0x4871    LDR	R0, [PC, #452]
0x1974	0x6001    STR	R1, [R0, #0]
0x1976	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC244:
;__Lib_System_4XX.c, 478 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1978	0x4870    LDR	R0, [PC, #448]
0x197A	0x4281    CMP	R1, R0
0x197C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC246
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 479 :: 		
0x197E	0x486E    LDR	R0, [PC, #440]
0x1980	0x6800    LDR	R0, [R0, #0]
0x1982	0xF0400105  ORR	R1, R0, #5
0x1986	0x486C    LDR	R0, [PC, #432]
0x1988	0x6001    STR	R1, [R0, #0]
0x198A	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC247
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 480 :: 		
; Fosc_kHz start address is: 4 (R1)
0x198C	0x486E    LDR	R0, [PC, #440]
0x198E	0x4281    CMP	R1, R0
0x1990	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC248
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 481 :: 		
0x1992	0x4869    LDR	R0, [PC, #420]
0x1994	0x6800    LDR	R0, [R0, #0]
0x1996	0xF0400104  ORR	R1, R0, #4
0x199A	0x4867    LDR	R0, [PC, #412]
0x199C	0x6001    STR	R1, [R0, #0]
0x199E	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC249
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 482 :: 		
; Fosc_kHz start address is: 4 (R1)
0x19A0	0x486A    LDR	R0, [PC, #424]
0x19A2	0x4281    CMP	R1, R0
0x19A4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC250
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 483 :: 		
0x19A6	0x4864    LDR	R0, [PC, #400]
0x19A8	0x6800    LDR	R0, [R0, #0]
0x19AA	0xF0400103  ORR	R1, R0, #3
0x19AE	0x4862    LDR	R0, [PC, #392]
0x19B0	0x6001    STR	R1, [R0, #0]
0x19B2	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC251
L___Lib_System_4XX_InitialSetUpRCCRCC250:
;__Lib_System_4XX.c, 484 :: 		
; Fosc_kHz start address is: 4 (R1)
0x19B4	0xF64B3080  MOVW	R0, #48000
0x19B8	0x4281    CMP	R1, R0
0x19BA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC252
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 485 :: 		
0x19BC	0x485E    LDR	R0, [PC, #376]
0x19BE	0x6800    LDR	R0, [R0, #0]
0x19C0	0xF0400102  ORR	R1, R0, #2
0x19C4	0x485C    LDR	R0, [PC, #368]
0x19C6	0x6001    STR	R1, [R0, #0]
0x19C8	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC253
L___Lib_System_4XX_InitialSetUpRCCRCC252:
;__Lib_System_4XX.c, 486 :: 		
; Fosc_kHz start address is: 4 (R1)
0x19CA	0xF64550C0  MOVW	R0, #24000
0x19CE	0x4281    CMP	R1, R0
0x19D0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC254
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 487 :: 		
0x19D2	0x4859    LDR	R0, [PC, #356]
0x19D4	0x6800    LDR	R0, [R0, #0]
0x19D6	0xF0400101  ORR	R1, R0, #1
0x19DA	0x4857    LDR	R0, [PC, #348]
0x19DC	0x6001    STR	R1, [R0, #0]
0x19DE	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC255
L___Lib_System_4XX_InitialSetUpRCCRCC254:
;__Lib_System_4XX.c, 489 :: 		
0x19E0	0x4855    LDR	R0, [PC, #340]
0x19E2	0x6801    LDR	R1, [R0, #0]
0x19E4	0xF06F0007  MVN	R0, #7
0x19E8	0x4001    ANDS	R1, R0
0x19EA	0x4853    LDR	R0, [PC, #332]
0x19EC	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC255:
L___Lib_System_4XX_InitialSetUpRCCRCC253:
L___Lib_System_4XX_InitialSetUpRCCRCC251:
L___Lib_System_4XX_InitialSetUpRCCRCC249:
L___Lib_System_4XX_InitialSetUpRCCRCC247:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 490 :: 		
0x19EE	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x19F0	0x2801    CMP	R0, #1
0x19F2	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC257
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 492 :: 		
0x19F6	0x4851    LDR	R0, [PC, #324]
0x19F8	0x4281    CMP	R1, R0
0x19FA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC258
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 493 :: 		
0x19FC	0x484E    LDR	R0, [PC, #312]
0x19FE	0x6800    LDR	R0, [R0, #0]
0x1A00	0xF0400107  ORR	R1, R0, #7
0x1A04	0x484C    LDR	R0, [PC, #304]
0x1A06	0x6001    STR	R1, [R0, #0]
0x1A08	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC258:
;__Lib_System_4XX.c, 494 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1A0A	0x4851    LDR	R0, [PC, #324]
0x1A0C	0x4281    CMP	R1, R0
0x1A0E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC260
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 495 :: 		
0x1A10	0x4849    LDR	R0, [PC, #292]
0x1A12	0x6800    LDR	R0, [R0, #0]
0x1A14	0xF0400106  ORR	R1, R0, #6
0x1A18	0x4847    LDR	R0, [PC, #284]
0x1A1A	0x6001    STR	R1, [R0, #0]
0x1A1C	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC261
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 496 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1A1E	0x4848    LDR	R0, [PC, #288]
0x1A20	0x4281    CMP	R1, R0
0x1A22	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC262
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 497 :: 		
0x1A24	0x4844    LDR	R0, [PC, #272]
0x1A26	0x6800    LDR	R0, [R0, #0]
0x1A28	0xF0400105  ORR	R1, R0, #5
0x1A2C	0x4842    LDR	R0, [PC, #264]
0x1A2E	0x6001    STR	R1, [R0, #0]
0x1A30	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC263
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 498 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1A32	0x4846    LDR	R0, [PC, #280]
0x1A34	0x4281    CMP	R1, R0
0x1A36	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC264
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 499 :: 		
0x1A38	0x483F    LDR	R0, [PC, #252]
0x1A3A	0x6800    LDR	R0, [R0, #0]
0x1A3C	0xF0400104  ORR	R1, R0, #4
0x1A40	0x483D    LDR	R0, [PC, #244]
0x1A42	0x6001    STR	R1, [R0, #0]
0x1A44	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC265
L___Lib_System_4XX_InitialSetUpRCCRCC264:
;__Lib_System_4XX.c, 500 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1A46	0xF24D20F0  MOVW	R0, #54000
0x1A4A	0x4281    CMP	R1, R0
0x1A4C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC266
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 501 :: 		
0x1A4E	0x483A    LDR	R0, [PC, #232]
0x1A50	0x6800    LDR	R0, [R0, #0]
0x1A52	0xF0400103  ORR	R1, R0, #3
0x1A56	0x4838    LDR	R0, [PC, #224]
0x1A58	0x6001    STR	R1, [R0, #0]
0x1A5A	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC267
L___Lib_System_4XX_InitialSetUpRCCRCC266:
;__Lib_System_4XX.c, 502 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1A5C	0xF64840A0  MOVW	R0, #36000
0x1A60	0x4281    CMP	R1, R0
0x1A62	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC268
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 503 :: 		
0x1A64	0x4834    LDR	R0, [PC, #208]
0x1A66	0x6800    LDR	R0, [R0, #0]
0x1A68	0xF0400102  ORR	R1, R0, #2
0x1A6C	0x4832    LDR	R0, [PC, #200]
0x1A6E	0x6001    STR	R1, [R0, #0]
0x1A70	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC269
L___Lib_System_4XX_InitialSetUpRCCRCC268:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1A72	0xF2446050  MOVW	R0, #18000
0x1A76	0x4281    CMP	R1, R0
0x1A78	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC270
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 505 :: 		
0x1A7A	0x482F    LDR	R0, [PC, #188]
0x1A7C	0x6800    LDR	R0, [R0, #0]
0x1A7E	0xF0400101  ORR	R1, R0, #1
0x1A82	0x482D    LDR	R0, [PC, #180]
0x1A84	0x6001    STR	R1, [R0, #0]
0x1A86	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC271
L___Lib_System_4XX_InitialSetUpRCCRCC270:
;__Lib_System_4XX.c, 507 :: 		
0x1A88	0x482B    LDR	R0, [PC, #172]
0x1A8A	0x6801    LDR	R1, [R0, #0]
0x1A8C	0xF06F0007  MVN	R0, #7
0x1A90	0x4001    ANDS	R1, R0
0x1A92	0x4829    LDR	R0, [PC, #164]
0x1A94	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC271:
L___Lib_System_4XX_InitialSetUpRCCRCC269:
L___Lib_System_4XX_InitialSetUpRCCRCC267:
L___Lib_System_4XX_InitialSetUpRCCRCC265:
L___Lib_System_4XX_InitialSetUpRCCRCC263:
L___Lib_System_4XX_InitialSetUpRCCRCC261:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
;__Lib_System_4XX.c, 508 :: 		
0x1A96	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x1A98	0x2800    CMP	R0, #0
0x1A9A	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC273
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 510 :: 		
0x1A9E	0x482D    LDR	R0, [PC, #180]
0x1AA0	0x4281    CMP	R1, R0
0x1AA2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC274
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 511 :: 		
0x1AA4	0x4824    LDR	R0, [PC, #144]
0x1AA6	0x6800    LDR	R0, [R0, #0]
0x1AA8	0xF0400107  ORR	R1, R0, #7
0x1AAC	0x4822    LDR	R0, [PC, #136]
0x1AAE	0x6001    STR	R1, [R0, #0]
0x1AB0	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC274:
;__Lib_System_4XX.c, 512 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1AB2	0x4825    LDR	R0, [PC, #148]
0x1AB4	0x4281    CMP	R1, R0
0x1AB6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC276
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 513 :: 		
0x1AB8	0x481F    LDR	R0, [PC, #124]
0x1ABA	0x6800    LDR	R0, [R0, #0]
0x1ABC	0xF0400106  ORR	R1, R0, #6
0x1AC0	0x481D    LDR	R0, [PC, #116]
0x1AC2	0x6001    STR	R1, [R0, #0]
0x1AC4	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC277
L___Lib_System_4XX_InitialSetUpRCCRCC276:
;__Lib_System_4XX.c, 514 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1AC6	0x4824    LDR	R0, [PC, #144]
0x1AC8	0x4281    CMP	R1, R0
0x1ACA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC278
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 515 :: 		
0x1ACC	0x481A    LDR	R0, [PC, #104]
0x1ACE	0x6800    LDR	R0, [R0, #0]
0x1AD0	0xF0400105  ORR	R1, R0, #5
0x1AD4	0x4818    LDR	R0, [PC, #96]
0x1AD6	0x6001    STR	R1, [R0, #0]
0x1AD8	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC279
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 516 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1ADA	0xF5B14F7A  CMP	R1, #64000
0x1ADE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC280
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 517 :: 		
0x1AE0	0x4815    LDR	R0, [PC, #84]
0x1AE2	0x6800    LDR	R0, [R0, #0]
0x1AE4	0xF0400104  ORR	R1, R0, #4
0x1AE8	0x4813    LDR	R0, [PC, #76]
0x1AEA	0x6001    STR	R1, [R0, #0]
0x1AEC	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC281
L___Lib_System_4XX_InitialSetUpRCCRCC280:
;__Lib_System_4XX.c, 518 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1AEE	0xF64B3080  MOVW	R0, #48000
0x1AF2	0x4281    CMP	R1, R0
0x1AF4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC282
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 519 :: 		
0x1AF6	0x4810    LDR	R0, [PC, #64]
0x1AF8	0x6800    LDR	R0, [R0, #0]
0x1AFA	0xF0400103  ORR	R1, R0, #3
0x1AFE	0x480E    LDR	R0, [PC, #56]
0x1B00	0x6001    STR	R1, [R0, #0]
0x1B02	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC283
L___Lib_System_4XX_InitialSetUpRCCRCC282:
;__Lib_System_4XX.c, 520 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1B04	0xF5B14FFA  CMP	R1, #32000
0x1B08	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC284
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 521 :: 		
0x1B0A	0x480B    LDR	R0, [PC, #44]
0x1B0C	0x6800    LDR	R0, [R0, #0]
0x1B0E	0xF0400102  ORR	R1, R0, #2
0x1B12	0x4809    LDR	R0, [PC, #36]
0x1B14	0x6001    STR	R1, [R0, #0]
0x1B16	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC285
L___Lib_System_4XX_InitialSetUpRCCRCC284:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1B18	0xF5B15F7A  CMP	R1, #16000
0x1B1C	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC286
0x1B1E	0xE01D    B	#58
0x1B20	0x00810100  	#16777345
0x1B24	0x1E080500  	#83893768
0x1B28	0x94020000  	#37890
0x1B2C	0x00030000  	#3
0x1B30	0xD4C00001  	#120000
0x1B34	0x49F00002  	#150000
0x1B38	0x3C004002  	FLASH_ACR+0
0x1B3C	0xD4C00001  	#120000
0x1B40	0x5F900001  	#90000
0x1B44	0x32800002  	#144000
0x1B48	0x77000001  	#96000
0x1B4C	0x19400001  	#72000
0x1B50	0xA5E00001  	#108000
0x1B54	0xB5800001  	#112000
0x1B58	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 523 :: 		
0x1B5C	0x482D    LDR	R0, [PC, #180]
0x1B5E	0x6800    LDR	R0, [R0, #0]
0x1B60	0xF0400101  ORR	R1, R0, #1
0x1B64	0x482B    LDR	R0, [PC, #172]
0x1B66	0x6001    STR	R1, [R0, #0]
0x1B68	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC287
L___Lib_System_4XX_InitialSetUpRCCRCC286:
;__Lib_System_4XX.c, 525 :: 		
0x1B6A	0x482A    LDR	R0, [PC, #168]
0x1B6C	0x6801    LDR	R1, [R0, #0]
0x1B6E	0xF06F0007  MVN	R0, #7
0x1B72	0x4001    ANDS	R1, R0
0x1B74	0x4827    LDR	R0, [PC, #156]
0x1B76	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC287:
L___Lib_System_4XX_InitialSetUpRCCRCC285:
L___Lib_System_4XX_InitialSetUpRCCRCC283:
L___Lib_System_4XX_InitialSetUpRCCRCC281:
L___Lib_System_4XX_InitialSetUpRCCRCC279:
L___Lib_System_4XX_InitialSetUpRCCRCC277:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
;__Lib_System_4XX.c, 526 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC273:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
;__Lib_System_4XX.c, 528 :: 		
0x1B78	0x2101    MOVS	R1, #1
0x1B7A	0xB249    SXTB	R1, R1
0x1B7C	0x4826    LDR	R0, [PC, #152]
0x1B7E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 529 :: 		
0x1B80	0x4826    LDR	R0, [PC, #152]
0x1B82	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 531 :: 		
0x1B84	0xF7FFFBFA  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 533 :: 		
0x1B88	0x4825    LDR	R0, [PC, #148]
0x1B8A	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 534 :: 		
0x1B8C	0x4825    LDR	R0, [PC, #148]
0x1B8E	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 535 :: 		
0x1B90	0x4825    LDR	R0, [PC, #148]
0x1B92	0xEA020100  AND	R1, R2, R0, LSL #0
0x1B96	0x4825    LDR	R0, [PC, #148]
0x1B98	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 537 :: 		
0x1B9A	0xF0020001  AND	R0, R2, #1
0x1B9E	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x1BA0	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 538 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC289:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1BA2	0x4822    LDR	R0, [PC, #136]
0x1BA4	0x6800    LDR	R0, [R0, #0]
0x1BA6	0xF0000002  AND	R0, R0, #2
0x1BAA	0x2800    CMP	R0, #0
0x1BAC	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC290
;__Lib_System_4XX.c, 539 :: 		
0x1BAE	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC289
L___Lib_System_4XX_InitialSetUpRCCRCC290:
;__Lib_System_4XX.c, 540 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x1BB0	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 537 :: 		
0x1BB2	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 540 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC288:
;__Lib_System_4XX.c, 542 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1BB4	0xF4023080  AND	R0, R2, #65536
0x1BB8	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2100
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 543 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x1BBA	0x481C    LDR	R0, [PC, #112]
0x1BBC	0x6800    LDR	R0, [R0, #0]
0x1BBE	0xF4003000  AND	R0, R0, #131072
0x1BC2	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 544 :: 		
0x1BC4	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 545 :: 		
0x1BC6	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x1BC8	0x460A    MOV	R2, R1
0x1BCA	0x9901    LDR	R1, [SP, #4]
0x1BCC	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
;__Lib_System_4XX.c, 542 :: 		
0x1BCE	0x9101    STR	R1, [SP, #4]
0x1BD0	0x4611    MOV	R1, R2
0x1BD2	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 545 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 547 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x1BD4	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x1BD8	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 548 :: 		
0x1BDA	0x4814    LDR	R0, [PC, #80]
0x1BDC	0x6800    LDR	R0, [R0, #0]
0x1BDE	0xF0407180  ORR	R1, R0, #16777216
0x1BE2	0x4812    LDR	R0, [PC, #72]
0x1BE4	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x1BE6	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 549 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CFGR start address is: 4 (R1)
0x1BE8	0x4810    LDR	R0, [PC, #64]
0x1BEA	0x6800    LDR	R0, [R0, #0]
0x1BEC	0xF0007000  AND	R0, R0, #33554432
0x1BF0	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 550 :: 		
0x1BF2	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 551 :: 		
0x1BF4	0x460A    MOV	R2, R1
0x1BF6	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 547 :: 		
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 554 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC297:
; ulRCC_CFGR start address is: 8 (R2)
0x1BF8	0x480A    LDR	R0, [PC, #40]
0x1BFA	0x6800    LDR	R0, [R0, #0]
0x1BFC	0xF000010C  AND	R1, R0, #12
0x1C00	0x0090    LSLS	R0, R2, #2
0x1C02	0xF000000C  AND	R0, R0, #12
0x1C06	0x4281    CMP	R1, R0
0x1C08	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC298
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x1C0A	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
L___Lib_System_4XX_InitialSetUpRCCRCC298:
;__Lib_System_4XX.c, 557 :: 		
L_end_InitialSetUpRCCRCC2:
0x1C0C	0xF8DDE000  LDR	LR, [SP, #0]
0x1C10	0xB002    ADD	SP, SP, #8
0x1C12	0x4770    BX	LR
0x1C14	0x3C004002  	FLASH_ACR+0
0x1C18	0x80204247  	FLASH_ACR+0
0x1C1C	0x80244247  	FLASH_ACR+0
0x1C20	0x38044002  	RCC_PLLCFGR+0
0x1C24	0x38084002  	RCC_CFGR+0
0x1C28	0xFFFF000F  	#1048575
0x1C2C	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 431 :: 		
0x137C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 434 :: 		
0x137E	0x480D    LDR	R0, [PC, #52]
0x1380	0x6800    LDR	R0, [R0, #0]
0x1382	0xF0400101  ORR	R1, R0, #1
0x1386	0x480B    LDR	R0, [PC, #44]
0x1388	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 437 :: 		
0x138A	0x2100    MOVS	R1, #0
0x138C	0x480A    LDR	R0, [PC, #40]
0x138E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 440 :: 		
0x1390	0x4808    LDR	R0, [PC, #32]
0x1392	0x6801    LDR	R1, [R0, #0]
0x1394	0x4809    LDR	R0, [PC, #36]
0x1396	0x4001    ANDS	R1, R0
0x1398	0x4806    LDR	R0, [PC, #24]
0x139A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 443 :: 		
0x139C	0x4908    LDR	R1, [PC, #32]
0x139E	0x4809    LDR	R0, [PC, #36]
0x13A0	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 446 :: 		
0x13A2	0x4804    LDR	R0, [PC, #16]
0x13A4	0x6801    LDR	R1, [R0, #0]
0x13A6	0xF46F2080  MVN	R0, #262144
0x13AA	0x4001    ANDS	R1, R0
0x13AC	0x4801    LDR	R0, [PC, #4]
0x13AE	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
L_end_SystemClockSetDefault:
0x13B0	0xB001    ADD	SP, SP, #4
0x13B2	0x4770    BX	LR
0x13B4	0x38004002  	RCC_CR+0
0x13B8	0x38084002  	RCC_CFGR+0
0x13BC	0xFFFFFEF6  	#-17367041
0x13C0	0x30102400  	#603992080
0x13C4	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 369 :: 		
0x1848	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 370 :: 		
0x184A	0x4904    LDR	R1, [PC, #16]
0x184C	0x4804    LDR	R0, [PC, #16]
0x184E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 371 :: 		
0x1850	0x4904    LDR	R1, [PC, #16]
0x1852	0x4805    LDR	R0, [PC, #20]
0x1854	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
L_end_InitialSetUpFosc:
0x1856	0xB001    ADD	SP, SP, #4
0x1858	0x4770    BX	LR
0x185A	0xBF00    NOP
0x185C	0xD4C00001  	#120000
0x1860	0x00582000  	___System_CLOCK_IN_KHZ+0
0x1864	0x00030000  	#3
0x1868	0x00682000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 314 :: 		
0x1814	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 315 :: 		
L___GenExcept27:
0x1816	0xE7FE    B	L___GenExcept27
;__Lib_System_4XX.c, 316 :: 		
L_end___GenExcept:
0x1818	0xB001    ADD	SP, SP, #4
0x181A	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 347 :: 		
0x181C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 350 :: 		
0x181E	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 351 :: 		
0x1822	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 353 :: 		
0x1826	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 355 :: 		
0x1828	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 357 :: 		
0x182C	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 359 :: 		
0x182E	0xBF00    NOP
;__Lib_System_4XX.c, 360 :: 		
0x1830	0xBF00    NOP
;__Lib_System_4XX.c, 361 :: 		
0x1832	0xBF00    NOP
;__Lib_System_4XX.c, 362 :: 		
0x1834	0xBF00    NOP
;__Lib_System_4XX.c, 364 :: 		
0x1836	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 365 :: 		
0x183A	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 366 :: 		
0x183E	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 367 :: 		
L_end___EnableFPU:
0x1842	0xB001    ADD	SP, SP, #4
0x1844	0x4770    BX	LR
; end of ___EnableFPU
0x1DAC	0xB500    PUSH	(R14)
0x1DAE	0xF8DFB014  LDR	R11, [PC, #20]
0x1DB2	0xF8DFA014  LDR	R10, [PC, #20]
0x1DB6	0xF8DFC014  LDR	R12, [PC, #20]
0x1DBA	0xF7FFFB23  BL	5124
0x1DBE	0xBD00    POP	(R15)
0x1DC0	0x4770    BX	LR
0x1DC2	0xBF00    NOP
0x1DC4	0x00002000  	#536870912
0x1DC8	0x00582000  	#536871000
0x1DCC	0x1D080000  	#7432
0x1E2C	0xB500    PUSH	(R14)
0x1E2E	0xF8DFB010  LDR	R11, [PC, #16]
0x1E32	0xF8DFA010  LDR	R10, [PC, #16]
0x1E36	0xF7FFFAC7  BL	5064
0x1E3A	0xBD00    POP	(R15)
0x1E3C	0x4770    BX	LR
0x1E3E	0xBF00    NOP
0x1E40	0x00002000  	#536870912
0x1E44	0x007C2000  	#536871036
;__Lib_GPIO_32F4xx_Defs.c,821 :: __GPIO_MODULE_UART4_PA01 [108]
0x1C30	0x00000800 ;__GPIO_MODULE_UART4_PA01+0
0x1C34	0x00000801 ;__GPIO_MODULE_UART4_PA01+4
0x1C38	0xFFFFFFFF ;__GPIO_MODULE_UART4_PA01+8
0x1C3C	0x00000000 ;__GPIO_MODULE_UART4_PA01+12
0x1C40	0x00000000 ;__GPIO_MODULE_UART4_PA01+16
0x1C44	0x00000000 ;__GPIO_MODULE_UART4_PA01+20
0x1C48	0x00000000 ;__GPIO_MODULE_UART4_PA01+24
0x1C4C	0x00000000 ;__GPIO_MODULE_UART4_PA01+28
0x1C50	0x00000000 ;__GPIO_MODULE_UART4_PA01+32
0x1C54	0x00000000 ;__GPIO_MODULE_UART4_PA01+36
0x1C58	0x00000000 ;__GPIO_MODULE_UART4_PA01+40
0x1C5C	0x00000000 ;__GPIO_MODULE_UART4_PA01+44
0x1C60	0x00000000 ;__GPIO_MODULE_UART4_PA01+48
0x1C64	0x00001018 ;__GPIO_MODULE_UART4_PA01+52
0x1C68	0x00001018 ;__GPIO_MODULE_UART4_PA01+56
0x1C6C	0x00000000 ;__GPIO_MODULE_UART4_PA01+60
0x1C70	0x00000000 ;__GPIO_MODULE_UART4_PA01+64
0x1C74	0x00000000 ;__GPIO_MODULE_UART4_PA01+68
0x1C78	0x00000000 ;__GPIO_MODULE_UART4_PA01+72
0x1C7C	0x00000000 ;__GPIO_MODULE_UART4_PA01+76
0x1C80	0x00000000 ;__GPIO_MODULE_UART4_PA01+80
0x1C84	0x00000000 ;__GPIO_MODULE_UART4_PA01+84
0x1C88	0x00000000 ;__GPIO_MODULE_UART4_PA01+88
0x1C8C	0x00000000 ;__GPIO_MODULE_UART4_PA01+92
0x1C90	0x00000000 ;__GPIO_MODULE_UART4_PA01+96
0x1C94	0x00000000 ;__GPIO_MODULE_UART4_PA01+100
0x1C98	0x00000000 ;__GPIO_MODULE_UART4_PA01+104
; end of __GPIO_MODULE_UART4_PA01
;__Lib_GPIO_32F4xx_Defs.c,769 :: __GPIO_MODULE_I2C2_PB10_11 [108]
0x1C9C	0x0000041A ;__GPIO_MODULE_I2C2_PB10_11+0
0x1CA0	0x0000041B ;__GPIO_MODULE_I2C2_PB10_11+4
0x1CA4	0xFFFFFFFF ;__GPIO_MODULE_I2C2_PB10_11+8
0x1CA8	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+12
0x1CAC	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+16
0x1CB0	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+20
0x1CB4	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+24
0x1CB8	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+28
0x1CBC	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+32
0x1CC0	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+36
0x1CC4	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+40
0x1CC8	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+44
0x1CCC	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+48
0x1CD0	0x00001028 ;__GPIO_MODULE_I2C2_PB10_11+52
0x1CD4	0x00001028 ;__GPIO_MODULE_I2C2_PB10_11+56
0x1CD8	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+60
0x1CDC	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+64
0x1CE0	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+68
0x1CE4	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+72
0x1CE8	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+76
0x1CEC	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+80
0x1CF0	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+84
0x1CF4	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+88
0x1CF8	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+92
0x1CFC	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+96
0x1D00	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+100
0x1D04	0x00000000 ;__GPIO_MODULE_I2C2_PB10_11+104
; end of __GPIO_MODULE_I2C2_PB10_11
;,0 :: _initBlock_2 [72]
; Containing: ?ICS?lstr1_clicker_2_STM32 [41]
;             ?ICS?lstr2_clicker_2_STM32 [31]
0x1D08	0x6C696146 ;_initBlock_2+0 : ?ICS?lstr1_clicker_2_STM32 at 0x1D08
0x1D0C	0x74206465 ;_initBlock_2+4
0x1D10	0x6572206F ;_initBlock_2+8
0x1D14	0x27206461 ;_initBlock_2+12
0x1D18	0x204F4857 ;_initBlock_2+16
0x1D1C	0x49204D41 ;_initBlock_2+20
0x1D20	0x72662027 ;_initBlock_2+24
0x1D24	0x4D206D6F ;_initBlock_2+28
0x1D28	0x30365550 ;_initBlock_2+32
0x1D2C	0x0A0D3035 ;_initBlock_2+36
0x1D30	0x61655200 ;_initBlock_2+40 : ?ICS?lstr2_clicker_2_STM32 at 0x1D31
0x1D34	0x57272064 ;_initBlock_2+44
0x1D38	0x41204F48 ;_initBlock_2+48
0x1D3C	0x2749204D ;_initBlock_2+52
0x1D40	0x6F726620 ;_initBlock_2+56
0x1D44	0x504D206D ;_initBlock_2+60
0x1D48	0x35303655 ;_initBlock_2+64
0x1D4C	0x000A0D30 ;_initBlock_2+68
; end of _initBlock_2
;__Lib_System_4XX.c,0 :: ?ICS__Lib_System_4XX_APBAHBPrescTable [16]
0x1D50	0x00000000 ;?ICS__Lib_System_4XX_APBAHBPrescTable+0
0x1D54	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+4
0x1D58	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+8
0x1D5C	0x09080706 ;?ICS__Lib_System_4XX_APBAHBPrescTable+12
; end of ?ICS__Lib_System_4XX_APBAHBPrescTable
;__Lib_CMath.c,329 :: exp_coeff_L0 [40]
0x1D60	0x3F800000 ;exp_coeff_L0+0
0x1D64	0x3F317218 ;exp_coeff_L0+4
0x1D68	0x3E75FDF0 ;exp_coeff_L0+8
0x1D6C	0x3D635847 ;exp_coeff_L0+12
0x1D70	0x3C1D9558 ;exp_coeff_L0+16
0x1D74	0x3AAEC482 ;exp_coeff_L0+20
0x1D78	0x392178A8 ;exp_coeff_L0+24
0x1D7C	0x378093EF ;exp_coeff_L0+28
0x1D80	0x35A792A0 ;exp_coeff_L0+32
0x1D84	0x34155646 ;exp_coeff_L0+36
; end of exp_coeff_L0
;__Lib_CMath.c,367 :: log_coeff_L0 [36]
0x1D88	0x2EDBE6FF ;log_coeff_L0+0
0x1D8C	0x3F7FFFC4 ;log_coeff_L0+4
0x1D90	0xBEFFEF80 ;log_coeff_L0+8
0x1D94	0x3EA9E190 ;log_coeff_L0+12
0x1D98	0xBE7682EC ;log_coeff_L0+16
0x1D9C	0x3E2BAD82 ;log_coeff_L0+20
0x1DA0	0xBDC33C0E ;log_coeff_L0+24
0x1DA4	0x3D13D187 ;log_coeff_L0+28
0x1DA8	0xBBD37841 ;log_coeff_L0+32
; end of log_coeff_L0
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188      [26]    _I2Cx_Get_Status
0x01A4      [24]    _I2Cx_Is_Idle
0x01BC      [12]    _Get_Fosc_kHz
0x01C8     [252]    __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
0x02C4      [36]    _ChekXForEvent
0x02E8      [26]    __Lib_I2C_123_I2Cx_Wait_For_Idle
0x0304     [652]    _I2Cx_Read
0x0590     [126]    _floor
0x0610     [180]    _I2Cx_Write
0x06C4      [64]    __Lib_CMath_eval_poly
0x0704      [68]    _I2Cx_Start
0x0748      [96]    _ldexp
0x07A8     [132]    _RCC_GetClocksFrequency
0x082C      [30]    __Lib_UART_123_45_6_UARTx_Write
0x084C      [42]    _frexp
0x0878      [70]    _GPIO_Alternate_Function_Enable
0x08C0     [240]    _exp
0x09B0      [50]    __Lib_UART_123_45_6_UARTx_Write_Text
0x09E4     [112]    _log
0x0A54      [36]    _I2C2_Write
0x0A78      [36]    _I2C2_Read
0x0A9C     [468]    _I2Cx_Init_Advanced
0x0C70     [660]    __Lib_UART_123_45_6_UARTx_Init_Advanced
0x0F04     [168]    _GPIO_Clk_Enable
0x0FAC      [24]    _I2C2_Start
0x0FC4      [42]    _writeByte
0x0FF0     [166]    _pow
0x1098     [560]    _GPIO_Config
0x12C8      [40]    _UART4_Init_Advanced
0x12F0      [28]    _I2C2_Init_Advanced
0x130C      [56]    _readByte
0x1344      [28]    _UART4_Write_Text
0x1360      [28]    _GPIO_Digital_Output
0x137C      [76]    __Lib_System_4XX_SystemClockSetDefault
0x13C8      [58]    ___FillZeros
0x1404      [20]    ___CC2DW
0x1418      [32]    _init_i2c2
0x1438     [864]    _selfTestMPU6050
0x1798      [68]    _init_uart4
0x17DC      [56]    _checkMPU6050
0x1814       [8]    ___GenExcept
0x181C      [42]    ___EnableFPU
0x1848      [36]    __Lib_System_4XX_InitialSetUpFosc
0x186C     [100]    _main
0x18D0     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG_ceil_x
0x0000       [4]    FARG_fabs_d
0x0000       [4]    FARG_floor_x
0x0000       [4]    FARG_atan2_y
0x0000       [4]    FARG_acos_x
0x0000       [4]    FARG_sin_f
0x0000       [4]    FARG_log_x
0x0000       [4]    FARG_log10_x
0x0000       [4]    FARG_exp_x
0x0000       [4]    FARG_cos_f
0x0000       [4]    FARG_tan_x
0x0000       [4]    FARG___Lib_CMath_eval_poly_x
0x0000       [4]    FARG_tanh_x
0x0000       [4]    FARG_ldexp_value
0x0000       [4]    FARG_frexp_value
0x0000       [4]    FARG_sinh_x
0x0000       [4]    FARG_atan_f
0x0000       [4]    FARG_pow_x
0x0000       [4]    FARG_asin_x
0x0000       [4]    FARG_modf_val
0x0000       [4]    FARG_sqrt_x
0x0000       [4]    FARG_cosh_x
0x0004       [4]    FARG_atan2_x
0x0004       [4]    FARG_pow_y
0x20000000      [41]    ?lstr1_clicker_2_STM32
0x20000029      [31]    ?lstr2_clicker_2_STM32
0x20000048      [16]    __Lib_System_4XX_APBAHBPrescTable
0x20000058       [4]    ___System_CLOCK_IN_KHZ
0x2000005C       [4]    _I2C_Start_Ptr
0x20000060       [4]    _I2C_Read_Ptr
0x20000064       [4]    _I2C_Write_Ptr
0x20000068       [4]    __VOLTAGE_RANGE
0x2000006C       [4]    _UART_Wr_Ptr
0x20000070       [4]    _UART_Rd_Ptr
0x20000074       [4]    _UART_Rdy_Ptr
0x20000078       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x1C30     [108]    __GPIO_MODULE_UART4_PA01
0x1C9C     [108]    __GPIO_MODULE_I2C2_PB10_11
0x1D08      [41]    ?ICS?lstr1_clicker_2_STM32
0x1D31      [31]    ?ICS?lstr2_clicker_2_STM32
0x1D50      [16]    ?ICS__Lib_System_4XX_APBAHBPrescTable
0x1D60      [40]    exp_coeff_L0
0x1D88      [36]    log_coeff_L0
