#Timing report of worst 77 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: a[11].inpad[0] (.input at (7,0) clocked by clk)
Endpoint  : reg_a[11].D[0] (dffsre at (8,1) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
a[11].inpad[0] (.input at (7,0))                                           0.000     1.000
| (intra 'io' routing)                                                     0.078     1.078
| (OPIN:2604 side:TOP (7,0))                                               0.000     1.078
| (CHANX:718802 L4 length:3 (7,0)->(10,0))                                 0.120     1.198
| (CHANY:1140628 L1 length:0 (8,1)->(8,1))                                 0.108     1.306
| (IPIN:33378 side:RIGHT (8,1))                                            0.164     1.470
| (intra 'clb' routing)                                                    0.143     1.613
$abc$1262$abc$741$li11_li11.in[0] (.names at (8,1))                        0.000     1.613
| (primitive '.names' combinational delay)                                 0.060     1.673
$abc$1262$abc$741$li11_li11.out[0] (.names at (8,1))                       0.000     1.673
| (intra 'clb' routing)                                                    0.000     1.673
reg_a[11].D[0] (dffsre at (8,1))                                           0.000     1.673
data arrival time                                                                    1.673

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,0))                                             0.000     0.000
| (intra 'io' routing)                                                     0.078     0.078
| (inter-block routing:global net)                                         0.000     0.078
| (intra 'clb' routing)                                                    2.000     2.078
reg_a[11].C[0] (dffsre at (8,1))                                           0.000     2.078
clock uncertainty                                                          0.000     2.078
cell hold time                                                             0.029     2.107
data required time                                                                   2.107
------------------------------------------------------------------------------------------
data required time                                                                  -2.107
data arrival time                                                                    1.673
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.434


#Path 2
Startpoint: b[3].inpad[0] (.input at (13,0) clocked by clk)
Endpoint  : reg_b[3].D[0] (dffsre at (11,1) clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
b[3].inpad[0] (.input at (13,0))                                            0.000     1.000
| (intra 'io' routing)                                                      0.078     1.078
| (OPIN:5026 side:TOP (13,0))                                               0.000     1.078
| (CHANX:719029 L4 length:3 (13,0)->(10,0))                                 0.120     1.198
| (CHANY:1155238 L4 length:0 (11,1)->(11,1))                                0.120     1.318
| (IPIN:33889 side:RIGHT (11,1))                                            0.164     1.482
| (intra 'clb' routing)                                                     0.143     1.625
$abc$1262$abc$741$li23_li23.in[0] (.names at (11,1))                        0.000     1.625
| (primitive '.names' combinational delay)                                  0.110     1.735
$abc$1262$abc$741$li23_li23.out[0] (.names at (11,1))                       0.000     1.735
| (intra 'clb' routing)                                                     0.000     1.735
reg_b[3].D[0] (dffsre at (11,1))                                            0.000     1.735
data arrival time                                                                     1.735

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,0))                                              0.000     0.000
| (intra 'io' routing)                                                      0.078     0.078
| (inter-block routing:global net)                                          0.000     0.078
| (intra 'clb' routing)                                                     2.000     2.078
reg_b[3].C[0] (dffsre at (11,1))                                            0.000     2.078
clock uncertainty                                                           0.000     2.078
cell hold time                                                              0.029     2.107
data required time                                                                    2.107
-------------------------------------------------------------------------------------------
data required time                                                                   -2.107
data arrival time                                                                     1.735
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.372


#Path 3
Startpoint: a[19].inpad[0] (.input at (11,0) clocked by clk)
Endpoint  : reg_a[19].D[0] (dffsre at (11,1) clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
a[19].inpad[0] (.input at (11,0))                                           0.000     1.000
| (intra 'io' routing)                                                      0.078     1.078
| (OPIN:4208 side:TOP (11,0))                                               0.000     1.078
| (CHANX:719058 L1 length:0 (11,0)->(11,0))                                 0.108     1.186
| (CHANY:1155358 L4 length:0 (11,1)->(11,1))                                0.120     1.306
| (IPIN:33877 side:RIGHT (11,1))                                            0.164     1.470
| (intra 'clb' routing)                                                     0.143     1.613
$abc$1262$abc$741$li19_li19.in[0] (.names at (11,1))                        0.000     1.613
| (primitive '.names' combinational delay)                                  0.150     1.763
$abc$1262$abc$741$li19_li19.out[0] (.names at (11,1))                       0.000     1.763
| (intra 'clb' routing)                                                     0.000     1.763
reg_a[19].D[0] (dffsre at (11,1))                                           0.000     1.763
data arrival time                                                                     1.763

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,0))                                              0.000     0.000
| (intra 'io' routing)                                                      0.078     0.078
| (inter-block routing:global net)                                          0.000     0.078
| (intra 'clb' routing)                                                     2.000     2.078
reg_a[19].C[0] (dffsre at (11,1))                                           0.000     2.078
clock uncertainty                                                           0.000     2.078
cell hold time                                                              0.029     2.107
data required time                                                                    2.107
-------------------------------------------------------------------------------------------
data required time                                                                   -2.107
data arrival time                                                                     1.763
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.344


#Path 4
Startpoint: b[2].inpad[0] (.input at (13,0) clocked by clk)
Endpoint  : reg_b[2].D[0] (dffsre at (11,1) clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
b[2].inpad[0] (.input at (13,0))                                            0.000     1.000
| (intra 'io' routing)                                                      0.078     1.078
| (OPIN:5002 side:TOP (13,0))                                               0.000     1.078
| (CHANX:719017 L4 length:3 (13,0)->(10,0))                                 0.120     1.198
| (CHANY:1155202 L1 length:0 (11,1)->(11,1))                                0.108     1.306
| (IPIN:33881 side:RIGHT (11,1))                                            0.164     1.470
| (intra 'clb' routing)                                                     0.143     1.613
$abc$1262$abc$741$li22_li22.in[0] (.names at (11,1))                        0.000     1.613
| (primitive '.names' combinational delay)                                  0.150     1.763
$abc$1262$abc$741$li22_li22.out[0] (.names at (11,1))                       0.000     1.763
| (intra 'clb' routing)                                                     0.000     1.763
reg_b[2].D[0] (dffsre at (11,1))                                            0.000     1.763
data arrival time                                                                     1.763

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,0))                                              0.000     0.000
| (intra 'io' routing)                                                      0.078     0.078
| (inter-block routing:global net)                                          0.000     0.078
| (intra 'clb' routing)                                                     2.000     2.078
reg_b[2].C[0] (dffsre at (11,1))                                            0.000     2.078
clock uncertainty                                                           0.000     2.078
cell hold time                                                              0.029     2.107
data required time                                                                    2.107
-------------------------------------------------------------------------------------------
data required time                                                                   -2.107
data arrival time                                                                     1.763
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.344


#Path 5
Startpoint: a[15].inpad[0] (.input at (9,0) clocked by clk)
Endpoint  : reg_a[15].D[0] (dffsre at (8,1) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
a[15].inpad[0] (.input at (9,0))                                           0.000     1.000
| (intra 'io' routing)                                                     0.078     1.078
| (OPIN:3402 side:TOP (9,0))                                               0.000     1.078
| (CHANX:718729 L4 length:3 (9,0)->(6,0))                                  0.120     1.198
| (CHANY:1140620 L1 length:0 (8,1)->(8,1))                                 0.108     1.306
| (IPIN:33374 side:RIGHT (8,1))                                            0.164     1.470
| (intra 'clb' routing)                                                    0.143     1.613
$abc$1262$abc$741$li15_li15.in[0] (.names at (8,1))                        0.000     1.613
| (primitive '.names' combinational delay)                                 0.150     1.763
$abc$1262$abc$741$li15_li15.out[0] (.names at (8,1))                       0.000     1.763
| (intra 'clb' routing)                                                    0.000     1.763
reg_a[15].D[0] (dffsre at (8,1))                                           0.000     1.763
data arrival time                                                                    1.763

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,0))                                             0.000     0.000
| (intra 'io' routing)                                                     0.078     0.078
| (inter-block routing:global net)                                         0.000     0.078
| (intra 'clb' routing)                                                    2.000     2.078
reg_a[15].C[0] (dffsre at (8,1))                                           0.000     2.078
clock uncertainty                                                          0.000     2.078
cell hold time                                                             0.029     2.107
data required time                                                                   2.107
------------------------------------------------------------------------------------------
data required time                                                                  -2.107
data arrival time                                                                    1.763
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.344


#Path 6
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_b[7].D[0] (dffsre at (11,1) clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
reset.inpad[0] (.input at (12,0))                                           0.000     1.000
| (intra 'io' routing)                                                      0.078     1.078
| (OPIN:4604 side:TOP (12,0))                                               0.000     1.078
| (CHANX:718945 L4 length:3 (12,0)->(9,0))                                  0.120     1.198
| (CHANY:1155200 L1 length:0 (11,1)->(11,1))                                0.108     1.306
| (CHANX:724787 L1 length:0 (11,1)->(11,1))                                 0.108     1.414
| (IPIN:33856 side:TOP (11,1))                                              0.164     1.578
| (intra 'clb' routing)                                                     0.143     1.721
$abc$1262$abc$741$li27_li27.in[1] (.names at (11,1))                       -0.000     1.721
| (primitive '.names' combinational delay)                                  0.060     1.781
$abc$1262$abc$741$li27_li27.out[0] (.names at (11,1))                       0.000     1.781
| (intra 'clb' routing)                                                     0.000     1.781
reg_b[7].D[0] (dffsre at (11,1))                                            0.000     1.781
data arrival time                                                                     1.781

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,0))                                              0.000     0.000
| (intra 'io' routing)                                                      0.078     0.078
| (inter-block routing:global net)                                          0.000     0.078
| (intra 'clb' routing)                                                     2.000     2.078
reg_b[7].C[0] (dffsre at (11,1))                                            0.000     2.078
clock uncertainty                                                           0.000     2.078
cell hold time                                                              0.029     2.107
data required time                                                                    2.107
-------------------------------------------------------------------------------------------
data required time                                                                   -2.107
data arrival time                                                                     1.781
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.326


#Path 7
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_b[8].D[0] (dffsre at (11,1) clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
reset.inpad[0] (.input at (12,0))                                           0.000     1.000
| (intra 'io' routing)                                                      0.078     1.078
| (OPIN:4604 side:TOP (12,0))                                               0.000     1.078
| (CHANX:718945 L4 length:3 (12,0)->(9,0))                                  0.120     1.198
| (CHANY:1155200 L1 length:0 (11,1)->(11,1))                                0.108     1.306
| (CHANX:724787 L1 length:0 (11,1)->(11,1))                                 0.108     1.414
| (IPIN:33856 side:TOP (11,1))                                              0.164     1.578
| (intra 'clb' routing)                                                     0.143     1.721
$abc$1262$abc$741$li28_li28.in[1] (.names at (11,1))                       -0.000     1.721
| (primitive '.names' combinational delay)                                  0.060     1.781
$abc$1262$abc$741$li28_li28.out[0] (.names at (11,1))                       0.000     1.781
| (intra 'clb' routing)                                                     0.000     1.781
reg_b[8].D[0] (dffsre at (11,1))                                            0.000     1.781
data arrival time                                                                     1.781

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,0))                                              0.000     0.000
| (intra 'io' routing)                                                      0.078     0.078
| (inter-block routing:global net)                                          0.000     0.078
| (intra 'clb' routing)                                                     2.000     2.078
reg_b[8].C[0] (dffsre at (11,1))                                            0.000     2.078
clock uncertainty                                                           0.000     2.078
cell hold time                                                              0.029     2.107
data required time                                                                    2.107
-------------------------------------------------------------------------------------------
data required time                                                                   -2.107
data arrival time                                                                     1.781
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.326


#Path 8
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_b[9].D[0] (dffsre at (11,1) clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
reset.inpad[0] (.input at (12,0))                                           0.000     1.000
| (intra 'io' routing)                                                      0.078     1.078
| (OPIN:4604 side:TOP (12,0))                                               0.000     1.078
| (CHANX:718945 L4 length:3 (12,0)->(9,0))                                  0.120     1.198
| (CHANY:1155200 L1 length:0 (11,1)->(11,1))                                0.108     1.306
| (CHANX:724787 L1 length:0 (11,1)->(11,1))                                 0.108     1.414
| (IPIN:33856 side:TOP (11,1))                                              0.164     1.578
| (intra 'clb' routing)                                                     0.143     1.721
$abc$1262$abc$741$li29_li29.in[1] (.names at (11,1))                       -0.000     1.721
| (primitive '.names' combinational delay)                                  0.060     1.781
$abc$1262$abc$741$li29_li29.out[0] (.names at (11,1))                       0.000     1.781
| (intra 'clb' routing)                                                     0.000     1.781
reg_b[9].D[0] (dffsre at (11,1))                                            0.000     1.781
data arrival time                                                                     1.781

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,0))                                              0.000     0.000
| (intra 'io' routing)                                                      0.078     0.078
| (inter-block routing:global net)                                          0.000     0.078
| (intra 'clb' routing)                                                     2.000     2.078
reg_b[9].C[0] (dffsre at (11,1))                                            0.000     2.078
clock uncertainty                                                           0.000     2.078
cell hold time                                                              0.029     2.107
data required time                                                                    2.107
-------------------------------------------------------------------------------------------
data required time                                                                   -2.107
data arrival time                                                                     1.781
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.326


#Path 9
Startpoint: a[12].inpad[0] (.input at (7,0) clocked by clk)
Endpoint  : reg_a[12].D[0] (dffsre at (8,1) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
a[12].inpad[0] (.input at (7,0))                                           0.000     1.000
| (intra 'io' routing)                                                     0.078     1.078
| (OPIN:2624 side:TOP (7,0))                                               0.000     1.078
| (CHANX:718798 L4 length:3 (7,0)->(10,0))                                 0.120     1.198
| (CHANY:1140616 L1 length:0 (8,1)->(8,1))                                 0.108     1.306
| (CHANX:724567 L1 length:0 (8,1)->(8,1))                                  0.108     1.414
| (IPIN:33348 side:TOP (8,1))                                              0.164     1.578
| (intra 'clb' routing)                                                    0.143     1.721
$abc$1262$abc$741$li12_li12.in[0] (.names at (8,1))                       -0.000     1.721
| (primitive '.names' combinational delay)                                 0.060     1.781
$abc$1262$abc$741$li12_li12.out[0] (.names at (8,1))                       0.000     1.781
| (intra 'clb' routing)                                                    0.000     1.781
reg_a[12].D[0] (dffsre at (8,1))                                           0.000     1.781
data arrival time                                                                    1.781

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,0))                                             0.000     0.000
| (intra 'io' routing)                                                     0.078     0.078
| (inter-block routing:global net)                                         0.000     0.078
| (intra 'clb' routing)                                                    2.000     2.078
reg_a[12].C[0] (dffsre at (8,1))                                           0.000     2.078
clock uncertainty                                                          0.000     2.078
cell hold time                                                             0.029     2.107
data required time                                                                   2.107
------------------------------------------------------------------------------------------
data required time                                                                  -2.107
data arrival time                                                                    1.781
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.326


#Path 10
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_b[14].D[0] (dffsre at (11,1) clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
reset.inpad[0] (.input at (12,0))                                           0.000     1.000
| (intra 'io' routing)                                                      0.078     1.078
| (OPIN:4604 side:TOP (12,0))                                               0.000     1.078
| (CHANX:718945 L4 length:3 (12,0)->(9,0))                                  0.120     1.198
| (CHANY:1155200 L1 length:0 (11,1)->(11,1))                                0.108     1.306
| (CHANX:724787 L1 length:0 (11,1)->(11,1))                                 0.108     1.414
| (IPIN:33856 side:TOP (11,1))                                              0.164     1.578
| (intra 'clb' routing)                                                     0.143     1.721
$abc$1262$abc$741$li34_li34.in[1] (.names at (11,1))                       -0.000     1.721
| (primitive '.names' combinational delay)                                  0.060     1.781
$abc$1262$abc$741$li34_li34.out[0] (.names at (11,1))                       0.000     1.781
| (intra 'clb' routing)                                                     0.000     1.781
reg_b[14].D[0] (dffsre at (11,1))                                           0.000     1.781
data arrival time                                                                     1.781

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,0))                                              0.000     0.000
| (intra 'io' routing)                                                      0.078     0.078
| (inter-block routing:global net)                                          0.000     0.078
| (intra 'clb' routing)                                                     2.000     2.078
reg_b[14].C[0] (dffsre at (11,1))                                           0.000     2.078
clock uncertainty                                                           0.000     2.078
cell hold time                                                              0.029     2.107
data required time                                                                    2.107
-------------------------------------------------------------------------------------------
data required time                                                                   -2.107
data arrival time                                                                     1.781
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.326


#Path 11
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_b[15].D[0] (dffsre at (11,1) clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
reset.inpad[0] (.input at (12,0))                                           0.000     1.000
| (intra 'io' routing)                                                      0.078     1.078
| (OPIN:4604 side:TOP (12,0))                                               0.000     1.078
| (CHANX:718945 L4 length:3 (12,0)->(9,0))                                  0.120     1.198
| (CHANY:1155200 L1 length:0 (11,1)->(11,1))                                0.108     1.306
| (CHANX:724787 L1 length:0 (11,1)->(11,1))                                 0.108     1.414
| (IPIN:33856 side:TOP (11,1))                                              0.164     1.578
| (intra 'clb' routing)                                                     0.143     1.721
$abc$1262$abc$741$li35_li35.in[1] (.names at (11,1))                       -0.000     1.721
| (primitive '.names' combinational delay)                                  0.060     1.781
$abc$1262$abc$741$li35_li35.out[0] (.names at (11,1))                       0.000     1.781
| (intra 'clb' routing)                                                     0.000     1.781
reg_b[15].D[0] (dffsre at (11,1))                                           0.000     1.781
data arrival time                                                                     1.781

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,0))                                              0.000     0.000
| (intra 'io' routing)                                                      0.078     0.078
| (inter-block routing:global net)                                          0.000     0.078
| (intra 'clb' routing)                                                     2.000     2.078
reg_b[15].C[0] (dffsre at (11,1))                                           0.000     2.078
clock uncertainty                                                           0.000     2.078
cell hold time                                                              0.029     2.107
data required time                                                                    2.107
-------------------------------------------------------------------------------------------
data required time                                                                   -2.107
data arrival time                                                                     1.781
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.326


#Path 12
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_a[1].D[0] (dffsre at (8,1) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
reset.inpad[0] (.input at (12,0))                                          0.000     1.000
| (intra 'io' routing)                                                     0.078     1.078
| (OPIN:4604 side:TOP (12,0))                                              0.000     1.078
| (CHANX:718945 L4 length:3 (12,0)->(9,0))                                 0.120     1.198
| (CHANY:1140646 L4 length:2 (8,1)->(8,3))                                 0.120     1.318
| (CHANX:724559 L1 length:0 (8,1)->(8,1))                                  0.108     1.426
| (IPIN:33344 side:TOP (8,1))                                              0.164     1.590
| (intra 'clb' routing)                                                    0.143     1.733
$abc$1262$abc$741$li01_li01.in[1] (.names at (8,1))                        0.000     1.733
| (primitive '.names' combinational delay)                                 0.060     1.793
$abc$1262$abc$741$li01_li01.out[0] (.names at (8,1))                       0.000     1.793
| (intra 'clb' routing)                                                    0.000     1.793
reg_a[1].D[0] (dffsre at (8,1))                                            0.000     1.793
data arrival time                                                                    1.793

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,0))                                             0.000     0.000
| (intra 'io' routing)                                                     0.078     0.078
| (inter-block routing:global net)                                         0.000     0.078
| (intra 'clb' routing)                                                    2.000     2.078
reg_a[1].C[0] (dffsre at (8,1))                                            0.000     2.078
clock uncertainty                                                          0.000     2.078
cell hold time                                                             0.029     2.107
data required time                                                                   2.107
------------------------------------------------------------------------------------------
data required time                                                                  -2.107
data arrival time                                                                    1.793
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.314


#Path 13
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_a[2].D[0] (dffsre at (8,1) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
reset.inpad[0] (.input at (12,0))                                          0.000     1.000
| (intra 'io' routing)                                                     0.078     1.078
| (OPIN:4604 side:TOP (12,0))                                              0.000     1.078
| (CHANX:718945 L4 length:3 (12,0)->(9,0))                                 0.120     1.198
| (CHANY:1140646 L4 length:2 (8,1)->(8,3))                                 0.120     1.318
| (CHANX:724559 L1 length:0 (8,1)->(8,1))                                  0.108     1.426
| (IPIN:33344 side:TOP (8,1))                                              0.164     1.590
| (intra 'clb' routing)                                                    0.143     1.733
$abc$1262$abc$741$li02_li02.in[1] (.names at (8,1))                        0.000     1.733
| (primitive '.names' combinational delay)                                 0.060     1.793
$abc$1262$abc$741$li02_li02.out[0] (.names at (8,1))                       0.000     1.793
| (intra 'clb' routing)                                                    0.000     1.793
reg_a[2].D[0] (dffsre at (8,1))                                            0.000     1.793
data arrival time                                                                    1.793

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,0))                                             0.000     0.000
| (intra 'io' routing)                                                     0.078     0.078
| (inter-block routing:global net)                                         0.000     0.078
| (intra 'clb' routing)                                                    2.000     2.078
reg_a[2].C[0] (dffsre at (8,1))                                            0.000     2.078
clock uncertainty                                                          0.000     2.078
cell hold time                                                             0.029     2.107
data required time                                                                   2.107
------------------------------------------------------------------------------------------
data required time                                                                  -2.107
data arrival time                                                                    1.793
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.314


#Path 14
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_a[3].D[0] (dffsre at (8,1) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
reset.inpad[0] (.input at (12,0))                                          0.000     1.000
| (intra 'io' routing)                                                     0.078     1.078
| (OPIN:4604 side:TOP (12,0))                                              0.000     1.078
| (CHANX:718945 L4 length:3 (12,0)->(9,0))                                 0.120     1.198
| (CHANY:1140646 L4 length:2 (8,1)->(8,3))                                 0.120     1.318
| (CHANX:724559 L1 length:0 (8,1)->(8,1))                                  0.108     1.426
| (IPIN:33344 side:TOP (8,1))                                              0.164     1.590
| (intra 'clb' routing)                                                    0.143     1.733
$abc$1262$abc$741$li03_li03.in[1] (.names at (8,1))                        0.000     1.733
| (primitive '.names' combinational delay)                                 0.060     1.793
$abc$1262$abc$741$li03_li03.out[0] (.names at (8,1))                       0.000     1.793
| (intra 'clb' routing)                                                    0.000     1.793
reg_a[3].D[0] (dffsre at (8,1))                                            0.000     1.793
data arrival time                                                                    1.793

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,0))                                             0.000     0.000
| (intra 'io' routing)                                                     0.078     0.078
| (inter-block routing:global net)                                         0.000     0.078
| (intra 'clb' routing)                                                    2.000     2.078
reg_a[3].C[0] (dffsre at (8,1))                                            0.000     2.078
clock uncertainty                                                          0.000     2.078
cell hold time                                                             0.029     2.107
data required time                                                                   2.107
------------------------------------------------------------------------------------------
data required time                                                                  -2.107
data arrival time                                                                    1.793
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.314


#Path 15
Startpoint: a[5].inpad[0] (.input at (4,0) clocked by clk)
Endpoint  : reg_a[5].D[0] (dffsre at (8,1) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
a[5].inpad[0] (.input at (4,0))                                            0.000     1.000
| (intra 'io' routing)                                                     0.078     1.078
| (OPIN:1406 side:TOP (4,0))                                               0.000     1.078
| (CHANX:718588 L4 length:3 (4,0)->(7,0))                                  0.120     1.198
| (CHANY:1130916 L1 length:0 (6,1)->(6,1))                                 0.108     1.306
| (CHANX:724524 L4 length:3 (7,1)->(10,1))                                 0.120     1.426
| (IPIN:33352 side:TOP (8,1))                                              0.164     1.590
| (intra 'clb' routing)                                                    0.143     1.733
$abc$1262$abc$741$li05_li05.in[0] (.names at (8,1))                        0.000     1.733
| (primitive '.names' combinational delay)                                 0.060     1.793
$abc$1262$abc$741$li05_li05.out[0] (.names at (8,1))                       0.000     1.793
| (intra 'clb' routing)                                                    0.000     1.793
reg_a[5].D[0] (dffsre at (8,1))                                            0.000     1.793
data arrival time                                                                    1.793

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,0))                                             0.000     0.000
| (intra 'io' routing)                                                     0.078     0.078
| (inter-block routing:global net)                                         0.000     0.078
| (intra 'clb' routing)                                                    2.000     2.078
reg_a[5].C[0] (dffsre at (8,1))                                            0.000     2.078
clock uncertainty                                                          0.000     2.078
cell hold time                                                             0.029     2.107
data required time                                                                   2.107
------------------------------------------------------------------------------------------
data required time                                                                  -2.107
data arrival time                                                                    1.793
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.314


#Path 16
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_a[8].D[0] (dffsre at (8,1) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
reset.inpad[0] (.input at (12,0))                                          0.000     1.000
| (intra 'io' routing)                                                     0.078     1.078
| (OPIN:4604 side:TOP (12,0))                                              0.000     1.078
| (CHANX:718945 L4 length:3 (12,0)->(9,0))                                 0.120     1.198
| (CHANY:1140646 L4 length:2 (8,1)->(8,3))                                 0.120     1.318
| (CHANX:724559 L1 length:0 (8,1)->(8,1))                                  0.108     1.426
| (IPIN:33344 side:TOP (8,1))                                              0.164     1.590
| (intra 'clb' routing)                                                    0.143     1.733
$abc$1262$abc$741$li08_li08.in[1] (.names at (8,1))                        0.000     1.733
| (primitive '.names' combinational delay)                                 0.060     1.793
$abc$1262$abc$741$li08_li08.out[0] (.names at (8,1))                       0.000     1.793
| (intra 'clb' routing)                                                    0.000     1.793
reg_a[8].D[0] (dffsre at (8,1))                                            0.000     1.793
data arrival time                                                                    1.793

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,0))                                             0.000     0.000
| (intra 'io' routing)                                                     0.078     0.078
| (inter-block routing:global net)                                         0.000     0.078
| (intra 'clb' routing)                                                    2.000     2.078
reg_a[8].C[0] (dffsre at (8,1))                                            0.000     2.078
clock uncertainty                                                          0.000     2.078
cell hold time                                                             0.029     2.107
data required time                                                                   2.107
------------------------------------------------------------------------------------------
data required time                                                                  -2.107
data arrival time                                                                    1.793
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.314


#Path 17
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_a[9].D[0] (dffsre at (8,1) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
reset.inpad[0] (.input at (12,0))                                          0.000     1.000
| (intra 'io' routing)                                                     0.078     1.078
| (OPIN:4604 side:TOP (12,0))                                              0.000     1.078
| (CHANX:718945 L4 length:3 (12,0)->(9,0))                                 0.120     1.198
| (CHANY:1140646 L4 length:2 (8,1)->(8,3))                                 0.120     1.318
| (CHANX:724559 L1 length:0 (8,1)->(8,1))                                  0.108     1.426
| (IPIN:33344 side:TOP (8,1))                                              0.164     1.590
| (intra 'clb' routing)                                                    0.143     1.733
$abc$1262$abc$741$li09_li09.in[1] (.names at (8,1))                        0.000     1.733
| (primitive '.names' combinational delay)                                 0.060     1.793
$abc$1262$abc$741$li09_li09.out[0] (.names at (8,1))                       0.000     1.793
| (intra 'clb' routing)                                                    0.000     1.793
reg_a[9].D[0] (dffsre at (8,1))                                            0.000     1.793
data arrival time                                                                    1.793

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,0))                                             0.000     0.000
| (intra 'io' routing)                                                     0.078     0.078
| (inter-block routing:global net)                                         0.000     0.078
| (intra 'clb' routing)                                                    2.000     2.078
reg_a[9].C[0] (dffsre at (8,1))                                            0.000     2.078
clock uncertainty                                                          0.000     2.078
cell hold time                                                             0.029     2.107
data required time                                                                   2.107
------------------------------------------------------------------------------------------
data required time                                                                  -2.107
data arrival time                                                                    1.793
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.314


#Path 18
Startpoint: b[0].inpad[0] (.input at (11,0) clocked by clk)
Endpoint  : reg_b[0].D[0] (dffsre at (11,1) clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
b[0].inpad[0] (.input at (11,0))                                            0.000     1.000
| (intra 'io' routing)                                                      0.078     1.078
| (OPIN:4228 side:TOP (11,0))                                               0.000     1.078
| (CHANX:719078 L1 length:0 (11,0)->(11,0))                                 0.108     1.186
| (CHANY:1155338 L4 length:2 (11,1)->(11,3))                                0.120     1.306
| (IPIN:33875 side:RIGHT (11,1))                                            0.164     1.470
| (intra 'clb' routing)                                                     0.143     1.613
$abc$1262$abc$741$li20_li20.in[0] (.names at (11,1))                        0.000     1.613
| (primitive '.names' combinational delay)                                  0.200     1.813
$abc$1262$abc$741$li20_li20.out[0] (.names at (11,1))                       0.000     1.813
| (intra 'clb' routing)                                                     0.000     1.813
reg_b[0].D[0] (dffsre at (11,1))                                            0.000     1.813
data arrival time                                                                     1.813

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,0))                                              0.000     0.000
| (intra 'io' routing)                                                      0.078     0.078
| (inter-block routing:global net)                                          0.000     0.078
| (intra 'clb' routing)                                                     2.000     2.078
reg_b[0].C[0] (dffsre at (11,1))                                            0.000     2.078
clock uncertainty                                                           0.000     2.078
cell hold time                                                              0.029     2.107
data required time                                                                    2.107
-------------------------------------------------------------------------------------------
data required time                                                                   -2.107
data arrival time                                                                     1.813
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.294


#Path 19
Startpoint: a[14].inpad[0] (.input at (8,0) clocked by clk)
Endpoint  : reg_a[14].D[0] (dffsre at (8,1) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
a[14].inpad[0] (.input at (8,0))                                           0.000     1.000
| (intra 'io' routing)                                                     0.078     1.078
| (OPIN:3032 side:TOP (8,0))                                               0.000     1.078
| (CHANX:718866 L1 length:0 (8,0)->(8,0))                                  0.108     1.186
| (CHANY:1140754 L4 length:0 (8,1)->(8,1))                                 0.120     1.306
| (IPIN:33375 side:RIGHT (8,1))                                            0.164     1.470
| (intra 'clb' routing)                                                    0.143     1.613
$abc$1262$abc$741$li14_li14.in[0] (.names at (8,1))                        0.000     1.613
| (primitive '.names' combinational delay)                                 0.200     1.813
$abc$1262$abc$741$li14_li14.out[0] (.names at (8,1))                       0.000     1.813
| (intra 'clb' routing)                                                    0.000     1.813
reg_a[14].D[0] (dffsre at (8,1))                                           0.000     1.813
data arrival time                                                                    1.813

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,0))                                             0.000     0.000
| (intra 'io' routing)                                                     0.078     0.078
| (inter-block routing:global net)                                         0.000     0.078
| (intra 'clb' routing)                                                    2.000     2.078
reg_a[14].C[0] (dffsre at (8,1))                                           0.000     2.078
clock uncertainty                                                          0.000     2.078
cell hold time                                                             0.029     2.107
data required time                                                                   2.107
------------------------------------------------------------------------------------------
data required time                                                                  -2.107
data arrival time                                                                    1.813
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.294


#Path 20
Startpoint: b[1].inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_b[1].D[0] (dffsre at (11,1) clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
b[1].inpad[0] (.input at (12,0))                                            0.000     1.000
| (intra 'io' routing)                                                      0.078     1.078
| (OPIN:4622 side:TOP (12,0))                                               0.000     1.078
| (CHANX:719143 L1 length:0 (12,0)->(12,0))                                 0.108     1.186
| (CHANY:1155208 L1 length:0 (11,1)->(11,1))                                0.108     1.294
| (CHANX:724795 L1 length:0 (11,1)->(11,1))                                 0.108     1.402
| (IPIN:33860 side:TOP (11,1))                                              0.164     1.566
| (intra 'clb' routing)                                                     0.143     1.709
$abc$1262$abc$741$li21_li21.in[0] (.names at (11,1))                       -0.000     1.709
| (primitive '.names' combinational delay)                                  0.110     1.819
$abc$1262$abc$741$li21_li21.out[0] (.names at (11,1))                       0.000     1.819
| (intra 'clb' routing)                                                     0.000     1.819
reg_b[1].D[0] (dffsre at (11,1))                                            0.000     1.819
data arrival time                                                                     1.819

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,0))                                              0.000     0.000
| (intra 'io' routing)                                                      0.078     0.078
| (inter-block routing:global net)                                          0.000     0.078
| (intra 'clb' routing)                                                     2.000     2.078
reg_b[1].C[0] (dffsre at (11,1))                                            0.000     2.078
clock uncertainty                                                           0.000     2.078
cell hold time                                                              0.029     2.107
data required time                                                                    2.107
-------------------------------------------------------------------------------------------
data required time                                                                   -2.107
data arrival time                                                                     1.819
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.288


#Path 21
Startpoint: a[17].inpad[0] (.input at (10,0) clocked by clk)
Endpoint  : reg_a[17].D[0] (dffsre at (8,1) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
a[17].inpad[0] (.input at (10,0))                                          0.000     1.000
| (intra 'io' routing)                                                     0.078     1.078
| (OPIN:3806 side:TOP (10,0))                                              0.000     1.078
| (CHANX:718817 L4 length:3 (10,0)->(7,0))                                 0.120     1.198
| (CHANY:1140670 L4 length:2 (8,1)->(8,3))                                 0.120     1.318
| (IPIN:33373 side:RIGHT (8,1))                                            0.164     1.482
| (intra 'clb' routing)                                                    0.143     1.625
$abc$1262$abc$741$li17_li17.in[0] (.names at (8,1))                        0.000     1.625
| (primitive '.names' combinational delay)                                 0.200     1.825
$abc$1262$abc$741$li17_li17.out[0] (.names at (8,1))                       0.000     1.825
| (intra 'clb' routing)                                                    0.000     1.825
reg_a[17].D[0] (dffsre at (8,1))                                           0.000     1.825
data arrival time                                                                    1.825

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,0))                                             0.000     0.000
| (intra 'io' routing)                                                     0.078     0.078
| (inter-block routing:global net)                                         0.000     0.078
| (intra 'clb' routing)                                                    2.000     2.078
reg_a[17].C[0] (dffsre at (8,1))                                           0.000     2.078
clock uncertainty                                                          0.000     2.078
cell hold time                                                             0.029     2.107
data required time                                                                   2.107
------------------------------------------------------------------------------------------
data required time                                                                  -2.107
data arrival time                                                                    1.825
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.282


#Path 22
Startpoint: a[13].inpad[0] (.input at (8,0) clocked by clk)
Endpoint  : reg_a[13].D[0] (dffsre at (8,1) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
a[13].inpad[0] (.input at (8,0))                                           0.000     1.000
| (intra 'io' routing)                                                     0.078     1.078
| (OPIN:3014 side:TOP (8,0))                                               0.000     1.078
| (CHANX:718849 L1 length:0 (8,0)->(8,0))                                  0.108     1.186
| (CHANY:1135762 L1 length:0 (7,1)->(7,1))                                 0.108     1.294
| (CHANX:724610 L4 length:3 (8,1)->(11,1))                                 0.120     1.414
| (IPIN:33355 side:TOP (8,1))                                              0.164     1.578
| (intra 'clb' routing)                                                    0.143     1.721
$abc$1262$abc$741$li13_li13.in[0] (.names at (8,1))                       -0.000     1.721
| (primitive '.names' combinational delay)                                 0.110     1.831
$abc$1262$abc$741$li13_li13.out[0] (.names at (8,1))                       0.000     1.831
| (intra 'clb' routing)                                                    0.000     1.831
reg_a[13].D[0] (dffsre at (8,1))                                           0.000     1.831
data arrival time                                                                    1.831

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,0))                                             0.000     0.000
| (intra 'io' routing)                                                     0.078     0.078
| (inter-block routing:global net)                                         0.000     0.078
| (intra 'clb' routing)                                                    2.000     2.078
reg_a[13].C[0] (dffsre at (8,1))                                           0.000     2.078
clock uncertainty                                                          0.000     2.078
cell hold time                                                             0.029     2.107
data required time                                                                   2.107
------------------------------------------------------------------------------------------
data required time                                                                  -2.107
data arrival time                                                                    1.831
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.276


#Path 23
Startpoint: b[6].inpad[0] (.input at (15,0) clocked by clk)
Endpoint  : reg_b[6].D[0] (dffsre at (11,1) clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
b[6].inpad[0] (.input at (15,0))                                            0.000     1.000
| (intra 'io' routing)                                                      0.078     1.078
| (OPIN:5808 side:TOP (15,0))                                               0.000     1.078
| (CHANX:719191 L4 length:3 (15,0)->(12,0))                                 0.120     1.198
| (CHANY:1155256 L4 length:3 (11,1)->(11,4))                                0.120     1.318
| (CHANX:724797 L1 length:0 (11,1)->(11,1))                                 0.108     1.426
| (IPIN:33861 side:TOP (11,1))                                              0.164     1.590
| (intra 'clb' routing)                                                     0.143     1.733
$abc$1262$abc$741$li26_li26.in[0] (.names at (11,1))                        0.000     1.733
| (primitive '.names' combinational delay)                                  0.110     1.843
$abc$1262$abc$741$li26_li26.out[0] (.names at (11,1))                       0.000     1.843
| (intra 'clb' routing)                                                     0.000     1.843
reg_b[6].D[0] (dffsre at (11,1))                                            0.000     1.843
data arrival time                                                                     1.843

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,0))                                              0.000     0.000
| (intra 'io' routing)                                                      0.078     0.078
| (inter-block routing:global net)                                          0.000     0.078
| (intra 'clb' routing)                                                     2.000     2.078
reg_b[6].C[0] (dffsre at (11,1))                                            0.000     2.078
clock uncertainty                                                           0.000     2.078
cell hold time                                                              0.029     2.107
data required time                                                                    2.107
-------------------------------------------------------------------------------------------
data required time                                                                   -2.107
data arrival time                                                                     1.843
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.264


#Path 24
Startpoint: a[16].inpad[0] (.input at (9,0) clocked by clk)
Endpoint  : reg_a[16].D[0] (dffsre at (8,1) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
a[16].inpad[0] (.input at (9,0))                                           0.000     1.000
| (intra 'io' routing)                                                     0.078     1.078
| (OPIN:3434 side:TOP (9,0))                                               0.000     1.078
| (CHANX:718725 L4 length:3 (9,0)->(6,0))                                  0.120     1.198
| (CHANY:1130892 L1 length:0 (6,1)->(6,1))                                 0.108     1.306
| (CHANX:724548 L4 length:3 (7,1)->(10,1))                                 0.120     1.426
| (IPIN:33360 side:TOP (8,1))                                              0.164     1.590
| (intra 'clb' routing)                                                    0.143     1.733
$abc$1262$abc$741$li16_li16.in[0] (.names at (8,1))                        0.000     1.733
| (primitive '.names' combinational delay)                                 0.110     1.843
$abc$1262$abc$741$li16_li16.out[0] (.names at (8,1))                       0.000     1.843
| (intra 'clb' routing)                                                    0.000     1.843
reg_a[16].D[0] (dffsre at (8,1))                                           0.000     1.843
data arrival time                                                                    1.843

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,0))                                             0.000     0.000
| (intra 'io' routing)                                                     0.078     0.078
| (inter-block routing:global net)                                         0.000     0.078
| (intra 'clb' routing)                                                    2.000     2.078
reg_a[16].C[0] (dffsre at (8,1))                                           0.000     2.078
clock uncertainty                                                          0.000     2.078
cell hold time                                                             0.029     2.107
data required time                                                                   2.107
------------------------------------------------------------------------------------------
data required time                                                                  -2.107
data arrival time                                                                    1.843
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.264


#Path 25
Startpoint: a[6].inpad[0] (.input at (4,0) clocked by clk)
Endpoint  : reg_a[6].D[0] (dffsre at (8,1) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
a[6].inpad[0] (.input at (4,0))                                            0.000     1.000
| (intra 'io' routing)                                                     0.078     1.078
| (OPIN:1426 side:TOP (4,0))                                               0.000     1.078
| (CHANX:718608 L4 length:3 (4,0)->(7,0))                                  0.120     1.198
| (CHANY:1135864 L4 length:3 (7,1)->(7,4))                                 0.120     1.318
| (CHANX:724616 L4 length:3 (8,1)->(11,1))                                 0.120     1.438
| (IPIN:33359 side:TOP (8,1))                                              0.164     1.602
| (intra 'clb' routing)                                                    0.143     1.745
$abc$1262$abc$741$li06_li06.in[0] (.names at (8,1))                        0.000     1.745
| (primitive '.names' combinational delay)                                 0.110     1.855
$abc$1262$abc$741$li06_li06.out[0] (.names at (8,1))                       0.000     1.855
| (intra 'clb' routing)                                                    0.000     1.855
reg_a[6].D[0] (dffsre at (8,1))                                            0.000     1.855
data arrival time                                                                    1.855

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,0))                                             0.000     0.000
| (intra 'io' routing)                                                     0.078     0.078
| (inter-block routing:global net)                                         0.000     0.078
| (intra 'clb' routing)                                                    2.000     2.078
reg_a[6].C[0] (dffsre at (8,1))                                            0.000     2.078
clock uncertainty                                                          0.000     2.078
cell hold time                                                             0.029     2.107
data required time                                                                   2.107
------------------------------------------------------------------------------------------
data required time                                                                  -2.107
data arrival time                                                                    1.855
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.252


#Path 26
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_b[11].D[0] (dffsre at (11,1) clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
reset.inpad[0] (.input at (12,0))                                           0.000     1.000
| (intra 'io' routing)                                                      0.078     1.078
| (OPIN:4604 side:TOP (12,0))                                               0.000     1.078
| (CHANX:718945 L4 length:3 (12,0)->(9,0))                                  0.120     1.198
| (CHANY:1155200 L1 length:0 (11,1)->(11,1))                                0.108     1.306
| (CHANX:724787 L1 length:0 (11,1)->(11,1))                                 0.108     1.414
| (IPIN:33856 side:TOP (11,1))                                              0.164     1.578
| (intra 'clb' routing)                                                     0.143     1.721
$abc$1262$abc$741$li31_li31.in[1] (.names at (11,1))                       -0.000     1.721
| (primitive '.names' combinational delay)                                  0.150     1.871
$abc$1262$abc$741$li31_li31.out[0] (.names at (11,1))                       0.000     1.871
| (intra 'clb' routing)                                                     0.000     1.871
reg_b[11].D[0] (dffsre at (11,1))                                           0.000     1.871
data arrival time                                                                     1.871

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,0))                                              0.000     0.000
| (intra 'io' routing)                                                      0.078     0.078
| (inter-block routing:global net)                                          0.000     0.078
| (intra 'clb' routing)                                                     2.000     2.078
reg_b[11].C[0] (dffsre at (11,1))                                           0.000     2.078
clock uncertainty                                                           0.000     2.078
cell hold time                                                              0.029     2.107
data required time                                                                    2.107
-------------------------------------------------------------------------------------------
data required time                                                                   -2.107
data arrival time                                                                     1.871
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.236


#Path 27
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_b[5].D[0] (dffsre at (11,1) clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
reset.inpad[0] (.input at (12,0))                                           0.000     1.000
| (intra 'io' routing)                                                      0.078     1.078
| (OPIN:4604 side:TOP (12,0))                                               0.000     1.078
| (CHANX:718945 L4 length:3 (12,0)->(9,0))                                  0.120     1.198
| (CHANY:1155200 L1 length:0 (11,1)->(11,1))                                0.108     1.306
| (CHANX:724787 L1 length:0 (11,1)->(11,1))                                 0.108     1.414
| (IPIN:33856 side:TOP (11,1))                                              0.164     1.578
| (intra 'clb' routing)                                                     0.143     1.721
$abc$1262$abc$741$li25_li25.in[1] (.names at (11,1))                       -0.000     1.721
| (primitive '.names' combinational delay)                                  0.150     1.871
$abc$1262$abc$741$li25_li25.out[0] (.names at (11,1))                       0.000     1.871
| (intra 'clb' routing)                                                     0.000     1.871
reg_b[5].D[0] (dffsre at (11,1))                                            0.000     1.871
data arrival time                                                                     1.871

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,0))                                              0.000     0.000
| (intra 'io' routing)                                                      0.078     0.078
| (inter-block routing:global net)                                          0.000     0.078
| (intra 'clb' routing)                                                     2.000     2.078
reg_b[5].C[0] (dffsre at (11,1))                                            0.000     2.078
clock uncertainty                                                           0.000     2.078
cell hold time                                                              0.029     2.107
data required time                                                                    2.107
-------------------------------------------------------------------------------------------
data required time                                                                   -2.107
data arrival time                                                                     1.871
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.236


#Path 28
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_b[10].D[0] (dffsre at (11,1) clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
reset.inpad[0] (.input at (12,0))                                           0.000     1.000
| (intra 'io' routing)                                                      0.078     1.078
| (OPIN:4604 side:TOP (12,0))                                               0.000     1.078
| (CHANX:718945 L4 length:3 (12,0)->(9,0))                                  0.120     1.198
| (CHANY:1155200 L1 length:0 (11,1)->(11,1))                                0.108     1.306
| (CHANX:724787 L1 length:0 (11,1)->(11,1))                                 0.108     1.414
| (IPIN:33856 side:TOP (11,1))                                              0.164     1.578
| (intra 'clb' routing)                                                     0.143     1.721
$abc$1262$abc$741$li30_li30.in[1] (.names at (11,1))                       -0.000     1.721
| (primitive '.names' combinational delay)                                  0.150     1.871
$abc$1262$abc$741$li30_li30.out[0] (.names at (11,1))                       0.000     1.871
| (intra 'clb' routing)                                                     0.000     1.871
reg_b[10].D[0] (dffsre at (11,1))                                           0.000     1.871
data arrival time                                                                     1.871

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,0))                                              0.000     0.000
| (intra 'io' routing)                                                      0.078     0.078
| (inter-block routing:global net)                                          0.000     0.078
| (intra 'clb' routing)                                                     2.000     2.078
reg_b[10].C[0] (dffsre at (11,1))                                           0.000     2.078
clock uncertainty                                                           0.000     2.078
cell hold time                                                              0.029     2.107
data required time                                                                    2.107
-------------------------------------------------------------------------------------------
data required time                                                                   -2.107
data arrival time                                                                     1.871
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.236


#Path 29
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_b[12].D[0] (dffsre at (11,1) clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
reset.inpad[0] (.input at (12,0))                                           0.000     1.000
| (intra 'io' routing)                                                      0.078     1.078
| (OPIN:4604 side:TOP (12,0))                                               0.000     1.078
| (CHANX:718945 L4 length:3 (12,0)->(9,0))                                  0.120     1.198
| (CHANY:1155200 L1 length:0 (11,1)->(11,1))                                0.108     1.306
| (CHANX:724787 L1 length:0 (11,1)->(11,1))                                 0.108     1.414
| (IPIN:33856 side:TOP (11,1))                                              0.164     1.578
| (intra 'clb' routing)                                                     0.143     1.721
$abc$1262$abc$741$li32_li32.in[1] (.names at (11,1))                       -0.000     1.721
| (primitive '.names' combinational delay)                                  0.150     1.871
$abc$1262$abc$741$li32_li32.out[0] (.names at (11,1))                       0.000     1.871
| (intra 'clb' routing)                                                     0.000     1.871
reg_b[12].D[0] (dffsre at (11,1))                                           0.000     1.871
data arrival time                                                                     1.871

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,0))                                              0.000     0.000
| (intra 'io' routing)                                                      0.078     0.078
| (inter-block routing:global net)                                          0.000     0.078
| (intra 'clb' routing)                                                     2.000     2.078
reg_b[12].C[0] (dffsre at (11,1))                                           0.000     2.078
clock uncertainty                                                           0.000     2.078
cell hold time                                                              0.029     2.107
data required time                                                                    2.107
-------------------------------------------------------------------------------------------
data required time                                                                   -2.107
data arrival time                                                                     1.871
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.236


#Path 30
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_b[13].D[0] (dffsre at (11,1) clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
reset.inpad[0] (.input at (12,0))                                           0.000     1.000
| (intra 'io' routing)                                                      0.078     1.078
| (OPIN:4604 side:TOP (12,0))                                               0.000     1.078
| (CHANX:718945 L4 length:3 (12,0)->(9,0))                                  0.120     1.198
| (CHANY:1155200 L1 length:0 (11,1)->(11,1))                                0.108     1.306
| (CHANX:724787 L1 length:0 (11,1)->(11,1))                                 0.108     1.414
| (IPIN:33856 side:TOP (11,1))                                              0.164     1.578
| (intra 'clb' routing)                                                     0.143     1.721
$abc$1262$abc$741$li33_li33.in[1] (.names at (11,1))                       -0.000     1.721
| (primitive '.names' combinational delay)                                  0.150     1.871
$abc$1262$abc$741$li33_li33.out[0] (.names at (11,1))                       0.000     1.871
| (intra 'clb' routing)                                                     0.000     1.871
reg_b[13].D[0] (dffsre at (11,1))                                           0.000     1.871
data arrival time                                                                     1.871

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,0))                                              0.000     0.000
| (intra 'io' routing)                                                      0.078     0.078
| (inter-block routing:global net)                                          0.000     0.078
| (intra 'clb' routing)                                                     2.000     2.078
reg_b[13].C[0] (dffsre at (11,1))                                           0.000     2.078
clock uncertainty                                                           0.000     2.078
cell hold time                                                              0.029     2.107
data required time                                                                    2.107
-------------------------------------------------------------------------------------------
data required time                                                                   -2.107
data arrival time                                                                     1.871
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.236


#Path 31
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_b[16].D[0] (dffsre at (11,1) clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
reset.inpad[0] (.input at (12,0))                                           0.000     1.000
| (intra 'io' routing)                                                      0.078     1.078
| (OPIN:4604 side:TOP (12,0))                                               0.000     1.078
| (CHANX:718945 L4 length:3 (12,0)->(9,0))                                  0.120     1.198
| (CHANY:1155200 L1 length:0 (11,1)->(11,1))                                0.108     1.306
| (CHANX:724787 L1 length:0 (11,1)->(11,1))                                 0.108     1.414
| (IPIN:33856 side:TOP (11,1))                                              0.164     1.578
| (intra 'clb' routing)                                                     0.143     1.721
$abc$1262$abc$741$li36_li36.in[1] (.names at (11,1))                       -0.000     1.721
| (primitive '.names' combinational delay)                                  0.150     1.871
$abc$1262$abc$741$li36_li36.out[0] (.names at (11,1))                       0.000     1.871
| (intra 'clb' routing)                                                     0.000     1.871
reg_b[16].D[0] (dffsre at (11,1))                                           0.000     1.871
data arrival time                                                                     1.871

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,0))                                              0.000     0.000
| (intra 'io' routing)                                                      0.078     0.078
| (inter-block routing:global net)                                          0.000     0.078
| (intra 'clb' routing)                                                     2.000     2.078
reg_b[16].C[0] (dffsre at (11,1))                                           0.000     2.078
clock uncertainty                                                           0.000     2.078
cell hold time                                                              0.029     2.107
data required time                                                                    2.107
-------------------------------------------------------------------------------------------
data required time                                                                   -2.107
data arrival time                                                                     1.871
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.236


#Path 32
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_b[17].D[0] (dffsre at (11,1) clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
reset.inpad[0] (.input at (12,0))                                           0.000     1.000
| (intra 'io' routing)                                                      0.078     1.078
| (OPIN:4604 side:TOP (12,0))                                               0.000     1.078
| (CHANX:718945 L4 length:3 (12,0)->(9,0))                                  0.120     1.198
| (CHANY:1155200 L1 length:0 (11,1)->(11,1))                                0.108     1.306
| (CHANX:724787 L1 length:0 (11,1)->(11,1))                                 0.108     1.414
| (IPIN:33856 side:TOP (11,1))                                              0.164     1.578
| (intra 'clb' routing)                                                     0.143     1.721
$abc$1262$abc$741$li37_li37.in[1] (.names at (11,1))                       -0.000     1.721
| (primitive '.names' combinational delay)                                  0.150     1.871
$abc$1262$abc$741$li37_li37.out[0] (.names at (11,1))                       0.000     1.871
| (intra 'clb' routing)                                                     0.000     1.871
reg_b[17].D[0] (dffsre at (11,1))                                           0.000     1.871
data arrival time                                                                     1.871

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,0))                                              0.000     0.000
| (intra 'io' routing)                                                      0.078     0.078
| (inter-block routing:global net)                                          0.000     0.078
| (intra 'clb' routing)                                                     2.000     2.078
reg_b[17].C[0] (dffsre at (11,1))                                           0.000     2.078
clock uncertainty                                                           0.000     2.078
cell hold time                                                              0.029     2.107
data required time                                                                    2.107
-------------------------------------------------------------------------------------------
data required time                                                                   -2.107
data arrival time                                                                     1.871
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.236


#Path 33
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_a[10].D[0] (dffsre at (8,1) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
reset.inpad[0] (.input at (12,0))                                          0.000     1.000
| (intra 'io' routing)                                                     0.078     1.078
| (OPIN:4604 side:TOP (12,0))                                              0.000     1.078
| (CHANX:718945 L4 length:3 (12,0)->(9,0))                                 0.120     1.198
| (CHANY:1140646 L4 length:2 (8,1)->(8,3))                                 0.120     1.318
| (CHANX:724559 L1 length:0 (8,1)->(8,1))                                  0.108     1.426
| (IPIN:33344 side:TOP (8,1))                                              0.164     1.590
| (intra 'clb' routing)                                                    0.143     1.733
$abc$1262$abc$741$li10_li10.in[1] (.names at (8,1))                        0.000     1.733
| (primitive '.names' combinational delay)                                 0.150     1.883
$abc$1262$abc$741$li10_li10.out[0] (.names at (8,1))                       0.000     1.883
| (intra 'clb' routing)                                                    0.000     1.883
reg_a[10].D[0] (dffsre at (8,1))                                           0.000     1.883
data arrival time                                                                    1.883

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,0))                                             0.000     0.000
| (intra 'io' routing)                                                     0.078     0.078
| (inter-block routing:global net)                                         0.000     0.078
| (intra 'clb' routing)                                                    2.000     2.078
reg_a[10].C[0] (dffsre at (8,1))                                           0.000     2.078
clock uncertainty                                                          0.000     2.078
cell hold time                                                             0.029     2.107
data required time                                                                   2.107
------------------------------------------------------------------------------------------
data required time                                                                  -2.107
data arrival time                                                                    1.883
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.224


#Path 34
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_a[0].D[0] (dffsre at (8,1) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
reset.inpad[0] (.input at (12,0))                                          0.000     1.000
| (intra 'io' routing)                                                     0.078     1.078
| (OPIN:4604 side:TOP (12,0))                                              0.000     1.078
| (CHANX:718945 L4 length:3 (12,0)->(9,0))                                 0.120     1.198
| (CHANY:1140646 L4 length:2 (8,1)->(8,3))                                 0.120     1.318
| (CHANX:724559 L1 length:0 (8,1)->(8,1))                                  0.108     1.426
| (IPIN:33344 side:TOP (8,1))                                              0.164     1.590
| (intra 'clb' routing)                                                    0.143     1.733
$abc$1262$abc$741$li00_li00.in[1] (.names at (8,1))                        0.000     1.733
| (primitive '.names' combinational delay)                                 0.150     1.883
$abc$1262$abc$741$li00_li00.out[0] (.names at (8,1))                       0.000     1.883
| (intra 'clb' routing)                                                    0.000     1.883
reg_a[0].D[0] (dffsre at (8,1))                                            0.000     1.883
data arrival time                                                                    1.883

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,0))                                             0.000     0.000
| (intra 'io' routing)                                                     0.078     0.078
| (inter-block routing:global net)                                         0.000     0.078
| (intra 'clb' routing)                                                    2.000     2.078
reg_a[0].C[0] (dffsre at (8,1))                                            0.000     2.078
clock uncertainty                                                          0.000     2.078
cell hold time                                                             0.029     2.107
data required time                                                                   2.107
------------------------------------------------------------------------------------------
data required time                                                                  -2.107
data arrival time                                                                    1.883
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.224


#Path 35
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_a[18].D[0] (dffsre at (8,1) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
reset.inpad[0] (.input at (12,0))                                          0.000     1.000
| (intra 'io' routing)                                                     0.078     1.078
| (OPIN:4604 side:TOP (12,0))                                              0.000     1.078
| (CHANX:718945 L4 length:3 (12,0)->(9,0))                                 0.120     1.198
| (CHANY:1140646 L4 length:2 (8,1)->(8,3))                                 0.120     1.318
| (CHANX:724559 L1 length:0 (8,1)->(8,1))                                  0.108     1.426
| (IPIN:33344 side:TOP (8,1))                                              0.164     1.590
| (intra 'clb' routing)                                                    0.143     1.733
$abc$1262$abc$741$li18_li18.in[1] (.names at (8,1))                        0.000     1.733
| (primitive '.names' combinational delay)                                 0.150     1.883
$abc$1262$abc$741$li18_li18.out[0] (.names at (8,1))                       0.000     1.883
| (intra 'clb' routing)                                                    0.000     1.883
reg_a[18].D[0] (dffsre at (8,1))                                           0.000     1.883
data arrival time                                                                    1.883

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,0))                                             0.000     0.000
| (intra 'io' routing)                                                     0.078     0.078
| (inter-block routing:global net)                                         0.000     0.078
| (intra 'clb' routing)                                                    2.000     2.078
reg_a[18].C[0] (dffsre at (8,1))                                           0.000     2.078
clock uncertainty                                                          0.000     2.078
cell hold time                                                             0.029     2.107
data required time                                                                   2.107
------------------------------------------------------------------------------------------
data required time                                                                  -2.107
data arrival time                                                                    1.883
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.224


#Path 36
Startpoint: reset.inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : reg_a[7].D[0] (dffsre at (8,1) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
reset.inpad[0] (.input at (12,0))                                          0.000     1.000
| (intra 'io' routing)                                                     0.078     1.078
| (OPIN:4604 side:TOP (12,0))                                              0.000     1.078
| (CHANX:718945 L4 length:3 (12,0)->(9,0))                                 0.120     1.198
| (CHANY:1140646 L4 length:2 (8,1)->(8,3))                                 0.120     1.318
| (CHANX:724559 L1 length:0 (8,1)->(8,1))                                  0.108     1.426
| (IPIN:33344 side:TOP (8,1))                                              0.164     1.590
| (intra 'clb' routing)                                                    0.143     1.733
$abc$1262$abc$741$li07_li07.in[1] (.names at (8,1))                        0.000     1.733
| (primitive '.names' combinational delay)                                 0.150     1.883
$abc$1262$abc$741$li07_li07.out[0] (.names at (8,1))                       0.000     1.883
| (intra 'clb' routing)                                                    0.000     1.883
reg_a[7].D[0] (dffsre at (8,1))                                            0.000     1.883
data arrival time                                                                    1.883

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,0))                                             0.000     0.000
| (intra 'io' routing)                                                     0.078     0.078
| (inter-block routing:global net)                                         0.000     0.078
| (intra 'clb' routing)                                                    2.000     2.078
reg_a[7].C[0] (dffsre at (8,1))                                            0.000     2.078
clock uncertainty                                                          0.000     2.078
cell hold time                                                             0.029     2.107
data required time                                                                   2.107
------------------------------------------------------------------------------------------
data required time                                                                  -2.107
data arrival time                                                                    1.883
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.224


#Path 37
Startpoint: a[4].inpad[0] (.input at (3,0) clocked by clk)
Endpoint  : reg_a[4].D[0] (dffsre at (8,1) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       1.000     1.000
a[4].inpad[0] (.input at (3,0))                                            0.000     1.000
| (intra 'io' routing)                                                     0.078     1.078
| (OPIN:1038 side:TOP (3,0))                                               0.000     1.078
| (CHANX:718524 L4 length:3 (3,0)->(6,0))                                  0.120     1.198
| (CHANX:718740 L4 length:3 (6,0)->(9,0))                                  0.120     1.318
| (CHANY:1140660 L4 length:3 (8,1)->(8,4))                                 0.120     1.438
| (IPIN:33376 side:RIGHT (8,1))                                            0.164     1.602
| (intra 'clb' routing)                                                    0.143     1.745
$abc$1262$abc$741$li04_li04.in[0] (.names at (8,1))                        0.000     1.745
| (primitive '.names' combinational delay)                                 0.150     1.895
$abc$1262$abc$741$li04_li04.out[0] (.names at (8,1))                       0.000     1.895
| (intra 'clb' routing)                                                    0.000     1.895
reg_a[4].D[0] (dffsre at (8,1))                                            0.000     1.895
data arrival time                                                                    1.895

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,0))                                             0.000     0.000
| (intra 'io' routing)                                                     0.078     0.078
| (inter-block routing:global net)                                         0.000     0.078
| (intra 'clb' routing)                                                    2.000     2.078
reg_a[4].C[0] (dffsre at (8,1))                                            0.000     2.078
clock uncertainty                                                          0.000     2.078
cell hold time                                                             0.029     2.107
data required time                                                                   2.107
------------------------------------------------------------------------------------------
data required time                                                                  -2.107
data arrival time                                                                    1.895
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.212


#Path 38
Startpoint: b[4].inpad[0] (.input at (14,0) clocked by clk)
Endpoint  : reg_b[4].D[0] (dffsre at (11,1) clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        1.000     1.000
b[4].inpad[0] (.input at (14,0))                                            0.000     1.000
| (intra 'io' routing)                                                      0.078     1.078
| (OPIN:5404 side:TOP (14,0))                                               0.000     1.078
| (CHANX:719115 L4 length:3 (14,0)->(11,0))                                 0.120     1.198
| (CHANX:719071 L1 length:0 (11,0)->(11,0))                                 0.108     1.306
| (CHANY:1150348 L1 length:0 (10,1)->(10,1))                                0.108     1.414
| (CHANX:724820 L4 length:3 (11,1)->(14,1))                                 0.120     1.534
| (IPIN:33849 side:TOP (11,1))                                              0.164     1.698
| (intra 'clb' routing)                                                     0.143     1.841
$abc$1262$abc$741$li24_li24.in[0] (.names at (11,1))                       -0.000     1.841
| (primitive '.names' combinational delay)                                  0.060     1.901
$abc$1262$abc$741$li24_li24.out[0] (.names at (11,1))                       0.000     1.901
| (intra 'clb' routing)                                                     0.000     1.901
reg_b[4].D[0] (dffsre at (11,1))                                            0.000     1.901
data arrival time                                                                     1.901

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,0))                                              0.000     0.000
| (intra 'io' routing)                                                      0.078     0.078
| (inter-block routing:global net)                                          0.000     0.078
| (intra 'clb' routing)                                                     2.000     2.078
reg_b[4].C[0] (dffsre at (11,1))                                            0.000     2.078
clock uncertainty                                                           0.000     2.078
cell hold time                                                              0.029     2.107
data required time                                                                    2.107
-------------------------------------------------------------------------------------------
data required time                                                                   -2.107
data arrival time                                                                     1.901
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.206


#Path 39
Startpoint: reg_a[1].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[1] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
reg_a[1].C[0] (dffsre at (8,1))                                  0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
reg_a[1].Q[0] (dffsre at (8,1)) [clock-to-output]                0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:33330 side:RIGHT (8,1))                                  0.000     2.629
| (CHANY:1140609 L1 length:0 (8,1)->(8,1))                       0.108     2.737
| (CHANX:718906 L1 length:0 (9,0)->(9,0))                        0.108     2.845
| (IPIN:33616 side:BOTTOM (9,1))                                 0.164     3.009
| (intra 'dsp' routing)                                          0.000     3.009
z_w[0].a[1] (RS_DSP2_MULTACC at (9,1))                           0.000     3.009
data arrival time                                                          3.009

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'dsp' routing)                                          0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     0.078
clock uncertainty                                                0.000     0.078
cell hold time                                                   0.200     0.278
data required time                                                         0.278
--------------------------------------------------------------------------------
data required time                                                        -0.278
data arrival time                                                          3.009
--------------------------------------------------------------------------------
slack (MET)                                                                2.731


#Path 40
Startpoint: reg_a[12].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[12] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
reg_a[12].C[0] (dffsre at (8,1))                                 0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
reg_a[12].Q[0] (dffsre at (8,1)) [clock-to-output]               0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:33326 side:TOP (8,1))                                    0.000     2.629
| (CHANX:724618 L4 length:3 (8,1)->(11,1))                       0.120     2.749
| (CHANY:1145656 L1 length:0 (9,2)->(9,2))                       0.108     2.857
| (IPIN:33636 side:RIGHT (9,2))                                  0.164     3.021
| (intra 'dsp' routing)                                          0.000     3.021
z_w[0].a[12] (RS_DSP2_MULTACC at (9,1))                          0.000     3.021
data arrival time                                                          3.021

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'dsp' routing)                                          0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     0.078
clock uncertainty                                                0.000     0.078
cell hold time                                                   0.200     0.278
data required time                                                         0.278
--------------------------------------------------------------------------------
data required time                                                        -0.278
data arrival time                                                          3.021
--------------------------------------------------------------------------------
slack (MET)                                                                2.743


#Path 41
Startpoint: reg_b[5].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[5] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
reg_b[5].C[0] (dffsre at (11,1))                                 0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
reg_b[5].Q[0] (dffsre at (11,1)) [clock-to-output]               0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:33829 side:TOP (11,1))                                   0.000     2.629
| (CHANX:724625 L4 length:3 (11,1)->(8,1))                       0.120     2.749
| (CHANY:1145495 L1 length:0 (9,1)->(9,1))                       0.108     2.857
| (IPIN:33612 side:RIGHT (9,1))                                  0.164     3.021
| (intra 'dsp' routing)                                          0.000     3.021
z_w[0].b[5] (RS_DSP2_MULTACC at (9,1))                           0.000     3.021
data arrival time                                                          3.021

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'dsp' routing)                                          0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     0.078
clock uncertainty                                                0.000     0.078
cell hold time                                                   0.200     0.278
data required time                                                         0.278
--------------------------------------------------------------------------------
data required time                                                        -0.278
data arrival time                                                          3.021
--------------------------------------------------------------------------------
slack (MET)                                                                2.743


#Path 42
Startpoint: reg_a[6].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[6] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
reg_a[6].C[0] (dffsre at (8,1))                                  0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
reg_a[6].Q[0] (dffsre at (8,1)) [clock-to-output]                0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:33323 side:TOP (8,1))                                    0.000     2.629
| (CHANX:724612 L4 length:3 (8,1)->(11,1))                       0.120     2.749
| (CHANY:1145609 L4 length:0 (9,1)->(9,1))                       0.120     2.869
| (IPIN:33603 side:RIGHT (9,1))                                  0.164     3.033
| (intra 'dsp' routing)                                          0.000     3.033
z_w[0].a[6] (RS_DSP2_MULTACC at (9,1))                           0.000     3.033
data arrival time                                                          3.033

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'dsp' routing)                                          0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     0.078
clock uncertainty                                                0.000     0.078
cell hold time                                                   0.200     0.278
data required time                                                         0.278
--------------------------------------------------------------------------------
data required time                                                        -0.278
data arrival time                                                          3.033
--------------------------------------------------------------------------------
slack (MET)                                                                2.755


#Path 43
Startpoint: reg_a[8].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[8] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
reg_a[8].C[0] (dffsre at (8,1))                                  0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
reg_a[8].Q[0] (dffsre at (8,1)) [clock-to-output]                0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:33324 side:TOP (8,1))                                    0.000     2.629
| (CHANX:724614 L4 length:3 (8,1)->(11,1))                       0.120     2.749
| (CHANY:1145716 L4 length:3 (9,2)->(9,5))                       0.120     2.869
| (IPIN:33632 side:RIGHT (9,2))                                  0.164     3.033
| (intra 'dsp' routing)                                          0.000     3.033
z_w[0].a[8] (RS_DSP2_MULTACC at (9,1))                           0.000     3.033
data arrival time                                                          3.033

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'dsp' routing)                                          0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     0.078
clock uncertainty                                                0.000     0.078
cell hold time                                                   0.200     0.278
data required time                                                         0.278
--------------------------------------------------------------------------------
data required time                                                        -0.278
data arrival time                                                          3.033
--------------------------------------------------------------------------------
slack (MET)                                                                2.755


#Path 44
Startpoint: reg_a[7].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[7] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
reg_a[7].C[0] (dffsre at (8,1))                                  0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
reg_a[7].Q[0] (dffsre at (8,1)) [clock-to-output]                0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:33333 side:RIGHT (8,1))                                  0.000     2.629
| (CHANY:1140730 L4 length:0 (8,1)->(8,1))                       0.120     2.749
| (CHANX:724640 L1 length:0 (9,1)->(9,1))                        0.108     2.857
| (CHANY:1145479 L1 length:0 (9,1)->(9,1))                       0.108     2.965
| (IPIN:33604 side:RIGHT (9,1))                                  0.164     3.129
| (intra 'dsp' routing)                                          0.000     3.129
z_w[0].a[7] (RS_DSP2_MULTACC at (9,1))                           0.000     3.129
data arrival time                                                          3.129

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'dsp' routing)                                          0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     0.078
clock uncertainty                                                0.000     0.078
cell hold time                                                   0.200     0.278
data required time                                                         0.278
--------------------------------------------------------------------------------
data required time                                                        -0.278
data arrival time                                                          3.129
--------------------------------------------------------------------------------
slack (MET)                                                                2.851


#Path 45
Startpoint: reg_a[11].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[11] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
reg_a[11].C[0] (dffsre at (8,1))                                 0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
reg_a[11].Q[0] (dffsre at (8,1)) [clock-to-output]               0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:33335 side:RIGHT (8,1))                                  0.000     2.629
| (CHANY:1140619 L1 length:0 (8,1)->(8,1))                       0.108     2.737
| (CHANX:718916 L1 length:0 (9,0)->(9,0))                        0.108     2.845
| (CHANY:1145636 L4 length:1 (9,1)->(9,2))                       0.120     2.965
| (IPIN:33635 side:RIGHT (9,2))                                  0.164     3.129
| (intra 'dsp' routing)                                          0.000     3.129
z_w[0].a[11] (RS_DSP2_MULTACC at (9,1))                          0.000     3.129
data arrival time                                                          3.129

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'dsp' routing)                                          0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     0.078
clock uncertainty                                                0.000     0.078
cell hold time                                                   0.200     0.278
data required time                                                         0.278
--------------------------------------------------------------------------------
data required time                                                        -0.278
data arrival time                                                          3.129
--------------------------------------------------------------------------------
slack (MET)                                                                2.851


#Path 46
Startpoint: reg_a[13].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[13] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
reg_a[13].C[0] (dffsre at (8,1))                                 0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
reg_a[13].Q[0] (dffsre at (8,1)) [clock-to-output]               0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:33336 side:RIGHT (8,1))                                  0.000     2.629
| (CHANY:1140728 L4 length:1 (8,1)->(8,2))                       0.120     2.749
| (CHANX:730364 L1 length:0 (9,2)->(9,2))                        0.108     2.857
| (CHANY:1145659 L1 length:0 (9,2)->(9,2))                       0.108     2.965
| (IPIN:33637 side:RIGHT (9,2))                                  0.164     3.129
| (intra 'dsp' routing)                                          0.000     3.129
z_w[0].a[13] (RS_DSP2_MULTACC at (9,1))                          0.000     3.129
data arrival time                                                          3.129

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'dsp' routing)                                          0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     0.078
clock uncertainty                                                0.000     0.078
cell hold time                                                   0.200     0.278
data required time                                                         0.278
--------------------------------------------------------------------------------
data required time                                                        -0.278
data arrival time                                                          3.129
--------------------------------------------------------------------------------
slack (MET)                                                                2.851


#Path 47
Startpoint: reg_b[8].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[8] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
reg_b[8].C[0] (dffsre at (11,1))                                 0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
reg_b[8].Q[0] (dffsre at (11,1)) [clock-to-output]               0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:33844 side:RIGHT (11,1))                                 0.000     2.629
| (CHANY:1155312 L4 length:3 (11,1)->(11,4))                     0.120     2.749
| (CHANX:724623 L4 length:3 (11,1)->(8,1))                       0.120     2.869
| (CHANY:1145668 L1 length:0 (9,2)->(9,2))                       0.108     2.977
| (IPIN:33642 side:RIGHT (9,2))                                  0.164     3.141
| (intra 'dsp' routing)                                          0.000     3.141
z_w[0].b[8] (RS_DSP2_MULTACC at (9,1))                           0.000     3.141
data arrival time                                                          3.141

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'dsp' routing)                                          0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     0.078
clock uncertainty                                                0.000     0.078
cell hold time                                                   0.200     0.278
data required time                                                         0.278
--------------------------------------------------------------------------------
data required time                                                        -0.278
data arrival time                                                          3.141
--------------------------------------------------------------------------------
slack (MET)                                                                2.863


#Path 48
Startpoint: reg_a[15].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[15] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
reg_a[15].C[0] (dffsre at (8,1))                                 0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
reg_a[15].Q[0] (dffsre at (8,1)) [clock-to-output]               0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:33337 side:RIGHT (8,1))                                  0.000     2.629
| (CHANY:1140676 L4 length:3 (8,1)->(8,4))                       0.120     2.749
| (CHANX:724652 L1 length:0 (9,1)->(9,1))                        0.108     2.857
| (CHANY:1145696 L4 length:3 (9,2)->(9,5))                       0.120     2.977
| (IPIN:33649 side:RIGHT (9,3))                                  0.164     3.141
| (intra 'dsp' routing)                                          0.000     3.141
z_w[0].a[15] (RS_DSP2_MULTACC at (9,1))                          0.000     3.141
data arrival time                                                          3.141

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'dsp' routing)                                          0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     0.078
clock uncertainty                                                0.000     0.078
cell hold time                                                   0.200     0.278
data required time                                                         0.278
--------------------------------------------------------------------------------
data required time                                                        -0.278
data arrival time                                                          3.141
--------------------------------------------------------------------------------
slack (MET)                                                                2.863


#Path 49
Startpoint: reg_a[17].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[17] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
reg_a[17].C[0] (dffsre at (8,1))                                 0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
reg_a[17].Q[0] (dffsre at (8,1)) [clock-to-output]               0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:33338 side:RIGHT (8,1))                                  0.000     2.629
| (CHANY:1140750 L4 length:2 (8,1)->(8,3))                       0.120     2.749
| (CHANX:724636 L1 length:0 (9,1)->(9,1))                        0.108     2.857
| (CHANY:1145712 L4 length:3 (9,2)->(9,5))                       0.120     2.977
| (IPIN:33651 side:RIGHT (9,3))                                  0.164     3.141
| (intra 'dsp' routing)                                          0.000     3.141
z_w[0].a[17] (RS_DSP2_MULTACC at (9,1))                          0.000     3.141
data arrival time                                                          3.141

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'dsp' routing)                                          0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     0.078
clock uncertainty                                                0.000     0.078
cell hold time                                                   0.200     0.278
data required time                                                         0.278
--------------------------------------------------------------------------------
data required time                                                        -0.278
data arrival time                                                          3.141
--------------------------------------------------------------------------------
slack (MET)                                                                2.863


#Path 50
Startpoint: reg_a[18].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[18] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
reg_a[18].C[0] (dffsre at (8,1))                                 0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
reg_a[18].Q[0] (dffsre at (8,1)) [clock-to-output]               0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:33339 side:RIGHT (8,1))                                  0.000     2.629
| (CHANY:1140626 L1 length:0 (8,1)->(8,1))                       0.108     2.737
| (CHANX:724678 L4 length:3 (9,1)->(12,1))                       0.120     2.857
| (CHANY:1145690 L4 length:3 (9,2)->(9,5))                       0.120     2.977
| (IPIN:33652 side:RIGHT (9,3))                                  0.164     3.141
| (intra 'dsp' routing)                                          0.000     3.141
z_w[0].a[18] (RS_DSP2_MULTACC at (9,1))                          0.000     3.141
data arrival time                                                          3.141

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'dsp' routing)                                          0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     0.078
clock uncertainty                                                0.000     0.078
cell hold time                                                   0.200     0.278
data required time                                                         0.278
--------------------------------------------------------------------------------
data required time                                                        -0.278
data arrival time                                                          3.141
--------------------------------------------------------------------------------
slack (MET)                                                                2.863


#Path 51
Startpoint: reg_b[16].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[16] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
reg_b[16].C[0] (dffsre at (11,1))                                0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
reg_b[16].Q[0] (dffsre at (11,1)) [clock-to-output]              0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:33840 side:RIGHT (11,1))                                 0.000     2.629
| (CHANY:1155280 L4 length:3 (11,1)->(11,4))                     0.120     2.749
| (CHANX:741781 L4 length:3 (11,4)->(8,4))                       0.120     2.869
| (CHANY:1145567 L4 length:3 (9,4)->(9,1))                       0.120     2.989
| (IPIN:33659 side:RIGHT (9,3))                                  0.164     3.153
| (intra 'dsp' routing)                                          0.000     3.153
z_w[0].b[16] (RS_DSP2_MULTACC at (9,1))                          0.000     3.153
data arrival time                                                          3.153

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'dsp' routing)                                          0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     0.078
clock uncertainty                                                0.000     0.078
cell hold time                                                   0.200     0.278
data required time                                                         0.278
--------------------------------------------------------------------------------
data required time                                                        -0.278
data arrival time                                                          3.153
--------------------------------------------------------------------------------
slack (MET)                                                                2.875


#Path 52
Startpoint: reg_a[2].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[2] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
reg_a[2].C[0] (dffsre at (8,1))                                  0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
reg_a[2].Q[0] (dffsre at (8,1)) [clock-to-output]                0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:33321 side:TOP (8,1))                                    0.000     2.629
| (CHANX:724608 L4 length:3 (8,1)->(11,1))                       0.120     2.749
| (CHANX:724676 L4 length:3 (9,1)->(12,1))                       0.120     2.869
| (CHANY:1145505 L4 length:0 (9,1)->(9,1))                       0.120     2.989
| (IPIN:33599 side:RIGHT (9,1))                                  0.164     3.153
| (intra 'dsp' routing)                                          0.000     3.153
z_w[0].a[2] (RS_DSP2_MULTACC at (9,1))                           0.000     3.153
data arrival time                                                          3.153

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'dsp' routing)                                          0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     0.078
clock uncertainty                                                0.000     0.078
cell hold time                                                   0.200     0.278
data required time                                                         0.278
--------------------------------------------------------------------------------
data required time                                                        -0.278
data arrival time                                                          3.153
--------------------------------------------------------------------------------
slack (MET)                                                                2.875


#Path 53
Startpoint: reg_a[3].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[3] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
reg_a[3].C[0] (dffsre at (8,1))                                  0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
reg_a[3].Q[0] (dffsre at (8,1)) [clock-to-output]                0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:33331 side:RIGHT (8,1))                                  0.000     2.629
| (CHANY:1140749 L4 length:0 (8,1)->(8,1))                       0.120     2.749
| (CHANX:718974 L4 length:3 (9,0)->(12,0))                       0.120     2.869
| (CHANY:1145570 L4 length:2 (9,1)->(9,3))                       0.120     2.989
| (IPIN:33600 side:RIGHT (9,1))                                  0.164     3.153
| (intra 'dsp' routing)                                          0.000     3.153
z_w[0].a[3] (RS_DSP2_MULTACC at (9,1))                           0.000     3.153
data arrival time                                                          3.153

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'dsp' routing)                                          0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     0.078
clock uncertainty                                                0.000     0.078
cell hold time                                                   0.200     0.278
data required time                                                         0.278
--------------------------------------------------------------------------------
data required time                                                        -0.278
data arrival time                                                          3.153
--------------------------------------------------------------------------------
slack (MET)                                                                2.875


#Path 54
Startpoint: reg_b[2].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[2] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
reg_b[2].C[0] (dffsre at (11,1))                                 0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
reg_b[2].Q[0] (dffsre at (11,1)) [clock-to-output]               0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:33837 side:RIGHT (11,1))                                 0.000     2.629
| (CHANY:1155290 L4 length:2 (11,1)->(11,3))                     0.120     2.749
| (CHANX:736059 L4 length:3 (11,3)->(8,3))                       0.120     2.869
| (CHANY:1145589 L4 length:2 (9,3)->(9,1))                       0.120     2.989
| (IPIN:33609 side:RIGHT (9,1))                                  0.164     3.153
| (intra 'dsp' routing)                                          0.000     3.153
z_w[0].b[2] (RS_DSP2_MULTACC at (9,1))                           0.000     3.153
data arrival time                                                          3.153

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'dsp' routing)                                          0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     0.078
clock uncertainty                                                0.000     0.078
cell hold time                                                   0.200     0.278
data required time                                                         0.278
--------------------------------------------------------------------------------
data required time                                                        -0.278
data arrival time                                                          3.153
--------------------------------------------------------------------------------
slack (MET)                                                                2.875


#Path 55
Startpoint: reg_b[4].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[4] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
reg_b[4].C[0] (dffsre at (11,1))                                 0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
reg_b[4].Q[0] (dffsre at (11,1)) [clock-to-output]               0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:33838 side:RIGHT (11,1))                                 0.000     2.629
| (CHANY:1155292 L4 length:1 (11,1)->(11,2))                     0.120     2.749
| (CHANX:724609 L4 length:3 (11,1)->(8,1))                       0.120     2.869
| (CHANY:1145561 L4 length:0 (9,1)->(9,1))                       0.120     2.989
| (IPIN:33611 side:RIGHT (9,1))                                  0.164     3.153
| (intra 'dsp' routing)                                          0.000     3.153
z_w[0].b[4] (RS_DSP2_MULTACC at (9,1))                           0.000     3.153
data arrival time                                                          3.153

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'dsp' routing)                                          0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     0.078
clock uncertainty                                                0.000     0.078
cell hold time                                                   0.200     0.278
data required time                                                         0.278
--------------------------------------------------------------------------------
data required time                                                        -0.278
data arrival time                                                          3.153
--------------------------------------------------------------------------------
slack (MET)                                                                2.875


#Path 56
Startpoint: reg_b[1].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[1] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
reg_b[1].C[0] (dffsre at (11,1))                                 0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
reg_b[1].Q[0] (dffsre at (11,1)) [clock-to-output]               0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:33827 side:TOP (11,1))                                   0.000     2.629
| (CHANX:724777 L1 length:0 (11,1)->(11,1))                      0.108     2.737
| (CHANY:1150510 L1 length:0 (10,2)->(10,2))                     0.108     2.845
| (CHANX:730429 L1 length:0 (10,2)->(10,2))                      0.108     2.953
| (CHANY:1145619 L4 length:1 (9,2)->(9,1))                       0.120     3.073
| (IPIN:33608 side:RIGHT (9,1))                                  0.164     3.237
| (intra 'dsp' routing)                                          0.000     3.237
z_w[0].b[1] (RS_DSP2_MULTACC at (9,1))                           0.000     3.237
data arrival time                                                          3.237

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'dsp' routing)                                          0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     0.078
clock uncertainty                                                0.000     0.078
cell hold time                                                   0.200     0.278
data required time                                                         0.278
--------------------------------------------------------------------------------
data required time                                                        -0.278
data arrival time                                                          3.237
--------------------------------------------------------------------------------
slack (MET)                                                                2.959


#Path 57
Startpoint: reg_b[13].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[13] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
reg_b[13].C[0] (dffsre at (11,1))                                0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
reg_b[13].Q[0] (dffsre at (11,1)) [clock-to-output]              0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:33832 side:TOP (11,1))                                   0.000     2.629
| (CHANX:724607 L4 length:3 (11,1)->(8,1))                       0.120     2.749
| (CHANY:1150550 L4 length:3 (10,2)->(10,5))                     0.120     2.869
| (CHANX:730443 L1 length:0 (10,2)->(10,2))                      0.108     2.977
| (CHANY:1145736 L1 length:0 (9,3)->(9,3))                       0.108     3.085
| (IPIN:33656 side:RIGHT (9,3))                                  0.164     3.249
| (intra 'dsp' routing)                                          0.000     3.249
z_w[0].b[13] (RS_DSP2_MULTACC at (9,1))                          0.000     3.249
data arrival time                                                          3.249

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'dsp' routing)                                          0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     0.078
clock uncertainty                                                0.000     0.078
cell hold time                                                   0.200     0.278
data required time                                                         0.278
--------------------------------------------------------------------------------
data required time                                                        -0.278
data arrival time                                                          3.249
--------------------------------------------------------------------------------
slack (MET)                                                                2.971


#Path 58
Startpoint: reg_b[10].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[10] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
reg_b[10].C[0] (dffsre at (11,1))                                0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
reg_b[10].Q[0] (dffsre at (11,1)) [clock-to-output]              0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:33843 side:RIGHT (11,1))                                 0.000     2.629
| (CHANY:1155203 L1 length:0 (11,1)->(11,1))                     0.108     2.737
| (CHANX:718891 L4 length:3 (11,0)->(8,0))                       0.120     2.857
| (CHANY:1145536 L4 length:3 (9,1)->(9,4))                       0.120     2.977
| (CHANY:1145672 L1 length:0 (9,2)->(9,2))                       0.108     3.085
| (IPIN:33644 side:RIGHT (9,2))                                  0.164     3.249
| (intra 'dsp' routing)                                          0.000     3.249
z_w[0].b[10] (RS_DSP2_MULTACC at (9,1))                          0.000     3.249
data arrival time                                                          3.249

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'dsp' routing)                                          0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     0.078
clock uncertainty                                                0.000     0.078
cell hold time                                                   0.200     0.278
data required time                                                         0.278
--------------------------------------------------------------------------------
data required time                                                        -0.278
data arrival time                                                          3.249
--------------------------------------------------------------------------------
slack (MET)                                                                2.971


#Path 59
Startpoint: reg_a[4].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[4] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
reg_a[4].C[0] (dffsre at (8,1))                                  0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
reg_a[4].Q[0] (dffsre at (8,1)) [clock-to-output]                0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:33322 side:TOP (8,1))                                    0.000     2.629
| (CHANX:724563 L1 length:0 (8,1)->(8,1))                        0.108     2.737
| (CHANY:1135889 L4 length:0 (7,1)->(7,1))                       0.120     2.857
| (CHANX:718902 L4 length:3 (8,0)->(11,0))                       0.120     2.977
| (CHANY:1145572 L4 length:1 (9,1)->(9,2))                       0.120     3.097
| (IPIN:33601 side:RIGHT (9,1))                                  0.164     3.261
| (intra 'dsp' routing)                                          0.000     3.261
z_w[0].a[4] (RS_DSP2_MULTACC at (9,1))                           0.000     3.261
data arrival time                                                          3.261

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'dsp' routing)                                          0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     0.078
clock uncertainty                                                0.000     0.078
cell hold time                                                   0.200     0.278
data required time                                                         0.278
--------------------------------------------------------------------------------
data required time                                                        -0.278
data arrival time                                                          3.261
--------------------------------------------------------------------------------
slack (MET)                                                                2.983


#Path 60
Startpoint: reg_b[9].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[9] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
reg_b[9].C[0] (dffsre at (11,1))                                 0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
reg_b[9].Q[0] (dffsre at (11,1)) [clock-to-output]               0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:33834 side:TOP (11,1))                                   0.000     2.629
| (CHANX:724838 L4 length:3 (11,1)->(14,1))                      0.120     2.749
| (CHANY:1155207 L1 length:0 (11,1)->(11,1))                     0.108     2.857
| (CHANX:718887 L4 length:3 (11,0)->(8,0))                       0.120     2.977
| (CHANY:1145524 L4 length:1 (9,1)->(9,2))                       0.120     3.097
| (IPIN:33643 side:RIGHT (9,2))                                  0.164     3.261
| (intra 'dsp' routing)                                          0.000     3.261
z_w[0].b[9] (RS_DSP2_MULTACC at (9,1))                           0.000     3.261
data arrival time                                                          3.261

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'dsp' routing)                                          0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     0.078
clock uncertainty                                                0.000     0.078
cell hold time                                                   0.200     0.278
data required time                                                         0.278
--------------------------------------------------------------------------------
data required time                                                        -0.278
data arrival time                                                          3.261
--------------------------------------------------------------------------------
slack (MET)                                                                2.983


#Path 61
Startpoint: reg_b[7].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[7] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
reg_b[7].C[0] (dffsre at (11,1))                                 0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
reg_b[7].Q[0] (dffsre at (11,1)) [clock-to-output]               0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:33835 side:TOP (11,1))                                   0.000     2.629
| (CHANX:724792 L1 length:0 (11,1)->(11,1))                      0.108     2.737
| (CHANY:1155420 L4 length:3 (11,2)->(11,5))                     0.120     2.857
| (CHANX:736055 L4 length:3 (11,3)->(8,3))                       0.120     2.977
| (CHANY:1145541 L4 length:2 (9,3)->(9,1))                       0.120     3.097
| (IPIN:33641 side:RIGHT (9,2))                                  0.164     3.261
| (intra 'dsp' routing)                                          0.000     3.261
z_w[0].b[7] (RS_DSP2_MULTACC at (9,1))                           0.000     3.261
data arrival time                                                          3.261

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'dsp' routing)                                          0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     0.078
clock uncertainty                                                0.000     0.078
cell hold time                                                   0.200     0.278
data required time                                                         0.278
--------------------------------------------------------------------------------
data required time                                                        -0.278
data arrival time                                                          3.261
--------------------------------------------------------------------------------
slack (MET)                                                                2.983


#Path 62
Startpoint: reg_b[0].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[0] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
reg_b[0].C[0] (dffsre at (11,1))                                 0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
reg_b[0].Q[0] (dffsre at (11,1)) [clock-to-output]               0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:33836 side:RIGHT (11,1))                                 0.000     2.629
| (CHANY:1155304 L4 length:3 (11,1)->(11,4))                     0.120     2.749
| (CHANX:724617 L4 length:3 (11,1)->(8,1))                       0.120     2.869
| (CHANX:724701 L1 length:0 (10,1)->(10,1))                      0.108     2.977
| (CHANY:1145633 L4 length:0 (9,1)->(9,1))                       0.120     3.097
| (IPIN:33607 side:RIGHT (9,1))                                  0.164     3.261
| (intra 'dsp' routing)                                          0.000     3.261
z_w[0].b[0] (RS_DSP2_MULTACC at (9,1))                           0.000     3.261
data arrival time                                                          3.261

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'dsp' routing)                                          0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     0.078
clock uncertainty                                                0.000     0.078
cell hold time                                                   0.200     0.278
data required time                                                         0.278
--------------------------------------------------------------------------------
data required time                                                        -0.278
data arrival time                                                          3.261
--------------------------------------------------------------------------------
slack (MET)                                                                2.983


#Path 63
Startpoint: reg_a[16].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[16] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
reg_a[16].C[0] (dffsre at (8,1))                                 0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
reg_a[16].Q[0] (dffsre at (8,1)) [clock-to-output]               0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:33328 side:TOP (8,1))                                    0.000     2.629
| (CHANX:724395 L4 length:3 (8,1)->(5,1))                        0.120     2.749
| (CHANY:1126153 L4 length:0 (5,1)->(5,1))                       0.120     2.869
| (CHANX:718742 L4 length:3 (6,0)->(9,0))                        0.120     2.989
| (CHANY:1145594 L4 length:2 (9,1)->(9,3))                       0.120     3.109
| (IPIN:33650 side:RIGHT (9,3))                                  0.164     3.273
| (intra 'dsp' routing)                                          0.000     3.273
z_w[0].a[16] (RS_DSP2_MULTACC at (9,1))                          0.000     3.273
data arrival time                                                          3.273

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'dsp' routing)                                          0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     0.078
clock uncertainty                                                0.000     0.078
cell hold time                                                   0.200     0.278
data required time                                                         0.278
--------------------------------------------------------------------------------
data required time                                                        -0.278
data arrival time                                                          3.273
--------------------------------------------------------------------------------
slack (MET)                                                                2.995


#Path 64
Startpoint: reg_a[14].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[14] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
reg_a[14].C[0] (dffsre at (8,1))                                 0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
reg_a[14].Q[0] (dffsre at (8,1)) [clock-to-output]               0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:33327 side:TOP (8,1))                                    0.000     2.629
| (CHANX:724393 L4 length:3 (8,1)->(5,1))                        0.120     2.749
| (CHANY:1126260 L4 length:3 (5,2)->(5,5))                       0.120     2.869
| (CHANX:735910 L4 length:3 (6,3)->(9,3))                        0.120     2.989
| (CHANY:1145557 L4 length:2 (9,3)->(9,1))                       0.120     3.109
| (IPIN:33648 side:RIGHT (9,3))                                  0.164     3.273
| (intra 'dsp' routing)                                          0.000     3.273
z_w[0].a[14] (RS_DSP2_MULTACC at (9,1))                          0.000     3.273
data arrival time                                                          3.273

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'dsp' routing)                                          0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     0.078
clock uncertainty                                                0.000     0.078
cell hold time                                                   0.200     0.278
data required time                                                         0.278
--------------------------------------------------------------------------------
data required time                                                        -0.278
data arrival time                                                          3.273
--------------------------------------------------------------------------------
slack (MET)                                                                2.995


#Path 65
Startpoint: reg_b[3].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[3] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
reg_b[3].C[0] (dffsre at (11,1))                                 0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
reg_b[3].Q[0] (dffsre at (11,1)) [clock-to-output]               0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:33828 side:TOP (11,1))                                   0.000     2.629
| (CHANX:724826 L4 length:3 (11,1)->(14,1))                      0.120     2.749
| (CHANY:1155422 L4 length:3 (11,2)->(11,5))                     0.120     2.869
| (CHANX:741787 L4 length:3 (11,4)->(8,4))                       0.120     2.989
| (CHANY:1145639 L4 length:3 (9,4)->(9,1))                       0.120     3.109
| (IPIN:33610 side:RIGHT (9,1))                                  0.164     3.273
| (intra 'dsp' routing)                                          0.000     3.273
z_w[0].b[3] (RS_DSP2_MULTACC at (9,1))                           0.000     3.273
data arrival time                                                          3.273

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'dsp' routing)                                          0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     0.078
clock uncertainty                                                0.000     0.078
cell hold time                                                   0.200     0.278
data required time                                                         0.278
--------------------------------------------------------------------------------
data required time                                                        -0.278
data arrival time                                                          3.273
--------------------------------------------------------------------------------
slack (MET)                                                                2.995


#Path 66
Startpoint: reg_a[9].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[9] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
reg_a[9].C[0] (dffsre at (8,1))                                  0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
reg_a[9].Q[0] (dffsre at (8,1)) [clock-to-output]                0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:33334 side:RIGHT (8,1))                                  0.000     2.629
| (CHANY:1140716 L4 length:3 (8,1)->(8,4))                       0.120     2.749
| (CHANY:1140842 L4 length:3 (8,2)->(8,5))                       0.120     2.869
| (CHANX:736132 L4 length:3 (9,3)->(12,3))                       0.120     2.989
| (CHANY:1145605 L4 length:2 (9,3)->(9,1))                       0.120     3.109
| (IPIN:33633 side:RIGHT (9,2))                                  0.164     3.273
| (intra 'dsp' routing)                                          0.000     3.273
z_w[0].a[9] (RS_DSP2_MULTACC at (9,1))                           0.000     3.273
data arrival time                                                          3.273

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'dsp' routing)                                          0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     0.078
clock uncertainty                                                0.000     0.078
cell hold time                                                   0.200     0.278
data required time                                                         0.278
--------------------------------------------------------------------------------
data required time                                                        -0.278
data arrival time                                                          3.273
--------------------------------------------------------------------------------
slack (MET)                                                                2.995


#Path 67
Startpoint: reg_a[5].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[5] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
reg_a[5].C[0] (dffsre at (8,1))                                  0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
reg_a[5].Q[0] (dffsre at (8,1)) [clock-to-output]                0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:33332 side:RIGHT (8,1))                                  0.000     2.629
| (CHANY:1140712 L4 length:1 (8,1)->(8,2))                       0.120     2.749
| (CHANY:1140840 L4 length:3 (8,2)->(8,5))                       0.120     2.869
| (CHANX:741852 L4 length:3 (9,4)->(12,4))                       0.120     2.989
| (CHANY:1145559 L4 length:3 (9,4)->(9,1))                       0.120     3.109
| (IPIN:33602 side:RIGHT (9,1))                                  0.164     3.273
| (intra 'dsp' routing)                                          0.000     3.273
z_w[0].a[5] (RS_DSP2_MULTACC at (9,1))                           0.000     3.273
data arrival time                                                          3.273

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'dsp' routing)                                          0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     0.078
clock uncertainty                                                0.000     0.078
cell hold time                                                   0.200     0.278
data required time                                                         0.278
--------------------------------------------------------------------------------
data required time                                                        -0.278
data arrival time                                                          3.273
--------------------------------------------------------------------------------
slack (MET)                                                                2.995


#Path 68
Startpoint: reg_b[6].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[6] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
reg_b[6].C[0] (dffsre at (11,1))                                 0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
reg_b[6].Q[0] (dffsre at (11,1)) [clock-to-output]               0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:33839 side:RIGHT (11,1))                                 0.000     2.629
| (CHANY:1155194 L1 length:0 (11,1)->(11,1))                     0.108     2.737
| (CHANX:724781 L1 length:0 (11,1)->(11,1))                      0.108     2.845
| (CHANY:1150514 L1 length:0 (10,2)->(10,2))                     0.108     2.953
| (CHANX:730433 L1 length:0 (10,2)->(10,2))                      0.108     3.061
| (CHANY:1145603 L4 length:1 (9,2)->(9,1))                       0.120     3.181
| (IPIN:33640 side:RIGHT (9,2))                                  0.164     3.345
| (intra 'dsp' routing)                                          0.000     3.345
z_w[0].b[6] (RS_DSP2_MULTACC at (9,1))                          -0.000     3.345
data arrival time                                                          3.345

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'dsp' routing)                                          0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     0.078
clock uncertainty                                                0.000     0.078
cell hold time                                                   0.200     0.278
data required time                                                         0.278
--------------------------------------------------------------------------------
data required time                                                        -0.278
data arrival time                                                          3.345
--------------------------------------------------------------------------------
slack (MET)                                                                3.067


#Path 69
Startpoint: reg_a[0].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[0] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
reg_a[0].C[0] (dffsre at (8,1))                                  0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
reg_a[0].Q[0] (dffsre at (8,1)) [clock-to-output]                0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:33329 side:TOP (8,1))                                    0.000     2.629
| (CHANX:724577 L1 length:0 (8,1)->(8,1))                        0.108     2.737
| (CHANY:1135946 L1 length:0 (7,2)->(7,2))                       0.108     2.845
| (CHANX:730330 L4 length:3 (8,2)->(11,2))                       0.120     2.965
| (CHANY:1140671 L4 length:1 (8,2)->(8,1))                       0.120     3.085
| (CHANX:718968 L4 length:3 (9,0)->(12,0))                       0.120     3.205
| (IPIN:33615 side:BOTTOM (9,1))                                 0.164     3.369
| (intra 'dsp' routing)                                          0.000     3.369
z_w[0].a[0] (RS_DSP2_MULTACC at (9,1))                           0.000     3.369
data arrival time                                                          3.369

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'dsp' routing)                                          0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     0.078
clock uncertainty                                                0.000     0.078
cell hold time                                                   0.200     0.278
data required time                                                         0.278
--------------------------------------------------------------------------------
data required time                                                        -0.278
data arrival time                                                          3.369
--------------------------------------------------------------------------------
slack (MET)                                                                3.091


#Path 70
Startpoint: reg_a[10].Q[0] (dffsre at (8,1) clocked by clk)
Endpoint  : z_w[0].a[10] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
reg_a[10].C[0] (dffsre at (8,1))                                 0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
reg_a[10].Q[0] (dffsre at (8,1)) [clock-to-output]               0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:33325 side:TOP (8,1))                                    0.000     2.629
| (CHANX:724569 L1 length:0 (8,1)->(8,1))                        0.108     2.737
| (CHANY:1135865 L4 length:0 (7,1)->(7,1))                       0.120     2.857
| (CHANX:718878 L4 length:3 (8,0)->(11,0))                       0.120     2.977
| (CHANX:718934 L1 length:0 (9,0)->(9,0))                        0.108     3.085
| (CHANY:1145618 L4 length:2 (9,1)->(9,3))                       0.120     3.205
| (IPIN:33634 side:RIGHT (9,2))                                  0.164     3.369
| (intra 'dsp' routing)                                          0.000     3.369
z_w[0].a[10] (RS_DSP2_MULTACC at (9,1))                          0.000     3.369
data arrival time                                                          3.369

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'dsp' routing)                                          0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     0.078
clock uncertainty                                                0.000     0.078
cell hold time                                                   0.200     0.278
data required time                                                         0.278
--------------------------------------------------------------------------------
data required time                                                        -0.278
data arrival time                                                          3.369
--------------------------------------------------------------------------------
slack (MET)                                                                3.091


#Path 71
Startpoint: reg_b[12].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[12] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
reg_b[12].C[0] (dffsre at (11,1))                                0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
reg_b[12].Q[0] (dffsre at (11,1)) [clock-to-output]              0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:33842 side:RIGHT (11,1))                                 0.000     2.629
| (CHANY:1155272 L4 length:3 (11,1)->(11,4))                     0.120     2.749
| (CHANX:724593 L4 length:3 (11,1)->(8,1))                       0.120     2.869
| (CHANY:1140613 L1 length:0 (8,1)->(8,1))                       0.108     2.977
| (CHANX:718910 L1 length:0 (9,0)->(9,0))                        0.108     3.085
| (CHANY:1145642 L4 length:2 (9,1)->(9,3))                       0.120     3.205
| (IPIN:33655 side:RIGHT (9,3))                                  0.164     3.369
| (intra 'dsp' routing)                                          0.000     3.369
z_w[0].b[12] (RS_DSP2_MULTACC at (9,1))                          0.000     3.369
data arrival time                                                          3.369

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'dsp' routing)                                          0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     0.078
clock uncertainty                                                0.000     0.078
cell hold time                                                   0.200     0.278
data required time                                                         0.278
--------------------------------------------------------------------------------
data required time                                                        -0.278
data arrival time                                                          3.369
--------------------------------------------------------------------------------
slack (MET)                                                                3.091


#Path 72
Startpoint: reg_b[15].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[15] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
reg_b[15].C[0] (dffsre at (11,1))                                0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
reg_b[15].Q[0] (dffsre at (11,1)) [clock-to-output]              0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:33831 side:TOP (11,1))                                   0.000     2.629
| (CHANX:724605 L4 length:3 (11,1)->(8,1))                       0.120     2.749
| (CHANY:1140828 L4 length:3 (8,2)->(8,5))                       0.120     2.869
| (CHANY:1140946 L1 length:0 (8,4)->(8,4))                       0.108     2.977
| (CHANX:741854 L4 length:3 (9,4)->(12,4))                       0.120     3.097
| (CHANY:1145583 L4 length:3 (9,4)->(9,1))                       0.120     3.217
| (IPIN:33658 side:RIGHT (9,3))                                  0.164     3.381
| (intra 'dsp' routing)                                          0.000     3.381
z_w[0].b[15] (RS_DSP2_MULTACC at (9,1))                          0.000     3.381
data arrival time                                                          3.381

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'dsp' routing)                                          0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     0.078
clock uncertainty                                                0.000     0.078
cell hold time                                                   0.200     0.278
data required time                                                         0.278
--------------------------------------------------------------------------------
data required time                                                        -0.278
data arrival time                                                          3.381
--------------------------------------------------------------------------------
slack (MET)                                                                3.103


#Path 73
Startpoint: reg_b[11].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[11] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
reg_b[11].C[0] (dffsre at (11,1))                                0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
reg_b[11].Q[0] (dffsre at (11,1)) [clock-to-output]              0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:33833 side:TOP (11,1))                                   0.000     2.629
| (CHANX:724836 L4 length:3 (11,1)->(14,1))                      0.120     2.749
| (CHANY:1160063 L1 length:0 (12,1)->(12,1))                     0.108     2.857
| (CHANX:718963 L4 length:3 (12,0)->(9,0))                       0.120     2.977
| (CHANX:718899 L4 length:3 (11,0)->(8,0))                       0.120     3.097
| (CHANY:1145560 L4 length:3 (9,1)->(9,4))                       0.120     3.217
| (IPIN:33645 side:RIGHT (9,2))                                  0.164     3.381
| (intra 'dsp' routing)                                          0.000     3.381
z_w[0].b[11] (RS_DSP2_MULTACC at (9,1))                          0.000     3.381
data arrival time                                                          3.381

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'dsp' routing)                                          0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     0.078
clock uncertainty                                                0.000     0.078
cell hold time                                                   0.200     0.278
data required time                                                         0.278
--------------------------------------------------------------------------------
data required time                                                        -0.278
data arrival time                                                          3.381
--------------------------------------------------------------------------------
slack (MET)                                                                3.103


#Path 74
Startpoint: reg_b[14].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[14] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
reg_b[14].C[0] (dffsre at (11,1))                                0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
reg_b[14].Q[0] (dffsre at (11,1)) [clock-to-output]              0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:33841 side:RIGHT (11,1))                                 0.000     2.629
| (CHANY:1155250 L4 length:2 (11,1)->(11,3))                     0.120     2.749
| (CHANX:724864 L1 length:0 (12,1)->(12,1))                      0.108     2.857
| (CHANY:1160280 L4 length:3 (12,2)->(12,5))                     0.120     2.977
| (CHANX:741853 L4 length:3 (12,4)->(9,4))                       0.120     3.097
| (CHANY:1145575 L4 length:3 (9,4)->(9,1))                       0.120     3.217
| (IPIN:33657 side:RIGHT (9,3))                                  0.164     3.381
| (intra 'dsp' routing)                                          0.000     3.381
z_w[0].b[14] (RS_DSP2_MULTACC at (9,1))                          0.000     3.381
data arrival time                                                          3.381

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'dsp' routing)                                          0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     0.078
clock uncertainty                                                0.000     0.078
cell hold time                                                   0.200     0.278
data required time                                                         0.278
--------------------------------------------------------------------------------
data required time                                                        -0.278
data arrival time                                                          3.381
--------------------------------------------------------------------------------
slack (MET)                                                                3.103


#Path 75
Startpoint: reg_a[19].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].a[19] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
reg_a[19].C[0] (dffsre at (11,1))                                0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
reg_a[19].Q[0] (dffsre at (11,1)) [clock-to-output]              0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:33826 side:TOP (11,1))                                   0.000     2.629
| (CHANX:724619 L4 length:3 (11,1)->(8,1))                       0.120     2.749
| (CHANX:724637 L1 length:0 (9,1)->(9,1))                        0.108     2.857
| (CHANY:1140741 L4 length:0 (8,1)->(8,1))                       0.120     2.977
| (CHANX:718966 L4 length:3 (9,0)->(12,0))                       0.120     3.097
| (CHANY:1145546 L4 length:2 (9,1)->(9,3))                       0.120     3.217
| (IPIN:33653 side:RIGHT (9,3))                                  0.164     3.381
| (intra 'dsp' routing)                                          0.000     3.381
z_w[0].a[19] (RS_DSP2_MULTACC at (9,1))                          0.000     3.381
data arrival time                                                          3.381

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'dsp' routing)                                          0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     0.078
clock uncertainty                                                0.000     0.078
cell hold time                                                   0.200     0.278
data required time                                                         0.278
--------------------------------------------------------------------------------
data required time                                                        -0.278
data arrival time                                                          3.381
--------------------------------------------------------------------------------
slack (MET)                                                                3.103


#Path 76
Startpoint: reg_b[17].Q[0] (dffsre at (11,1) clocked by clk)
Endpoint  : z_w[0].b[17] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'clb' routing)                                          2.000     2.078
reg_b[17].C[0] (dffsre at (11,1))                                0.000     2.078
| (primitive 'dffsre' Tcq_min)                                   0.409     2.487
reg_b[17].Q[0] (dffsre at (11,1)) [clock-to-output]              0.000     2.487
| (intra 'clb' routing)                                          0.142     2.629
| (OPIN:33830 side:TOP (11,1))                                   0.000     2.629
| (CHANX:724830 L4 length:3 (11,1)->(14,1))                      0.120     2.749
| (CHANY:1160213 L4 length:0 (12,1)->(12,1))                     0.120     2.869
| (CHANX:718957 L4 length:3 (12,0)->(9,0))                       0.120     2.989
| (CHANX:718881 L4 length:3 (11,0)->(8,0))                       0.120     3.109
| (CHANY:1145506 L4 length:2 (9,1)->(9,3))                       0.120     3.229
| (IPIN:33660 side:RIGHT (9,3))                                  0.164     3.393
| (intra 'dsp' routing)                                          0.000     3.393
z_w[0].b[17] (RS_DSP2_MULTACC at (9,1))                          0.000     3.393
data arrival time                                                          3.393

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'dsp' routing)                                          0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     0.078
clock uncertainty                                                0.000     0.078
cell hold time                                                   0.200     0.278
data required time                                                         0.278
--------------------------------------------------------------------------------
data required time                                                        -0.278
data arrival time                                                          3.393
--------------------------------------------------------------------------------
slack (MET)                                                                3.115


#Path 77
Startpoint: z_w[0].z[0] (RS_DSP2_MULTACC at (9,1) clocked by clk)
Endpoint  : out:z_out.outpad[0] (.output at (21,0) clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.078     0.078
| (inter-block routing:global net)                               0.000     0.078
| (intra 'dsp' routing)                                          0.000     0.078
z_w[0].clk[0] (RS_DSP2_MULTACC at (9,1))                         0.000     0.078
| (primitive 'RS_DSP2_MULTACC' Tcq_min)                          0.200     0.278
z_w[0].z[0] (RS_DSP2_MULTACC at (9,1)) [clock-to-output]         0.000     0.278
| (intra 'dsp' routing)                                          0.000     0.278
| (OPIN:33546 side:BOTTOM (9,1))                                 0.000     0.278
| (CHANX:718940 L4 length:3 (9,0)->(12,0))                       0.120     0.398
| (CHANY:1155192 L1 length:0 (11,1)->(11,1))                     0.108     0.506
| (IPIN:33876 side:RIGHT (11,1))                                 0.164     0.670
| (intra 'clb' routing)                                          0.143     0.813
z_out.in[0] (.names at (11,1))                                   0.000     0.813
| (primitive '.names' combinational delay)                       0.200     1.013
z_out.out[0] (.names at (11,1))                                  0.000     1.013
| (intra 'clb' routing)                                          0.141     1.154
| (OPIN:33845 side:RIGHT (11,1))                                 0.000     1.154
| (CHANY:1155296 L4 length:3 (11,1)->(11,4))                     0.120     1.274
| (CHANX:724898 L4 length:3 (12,1)->(15,1))                      0.120     1.394
| (CHANY:1169893 L4 length:0 (14,1)->(14,1))                     0.120     1.514
| (CHANX:719390 L4 length:3 (15,0)->(18,0))                      0.120     1.634
| (CHANX:719610 L4 length:3 (18,0)->(21,0))                      0.120     1.754
| (CHANX:719838 L4 length:3 (21,0)->(24,0))                      0.120     1.874
| (IPIN:8264 side:TOP (21,0))                                    0.164     2.038
| (intra 'io' routing)                                           0.108     2.146
out:z_out.outpad[0] (.output at (21,0))                          0.000     2.146
data arrival time                                                          2.146

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                           -1.000    -1.000
data required time                                                        -1.000
--------------------------------------------------------------------------------
data required time                                                         1.000
data arrival time                                                          2.146
--------------------------------------------------------------------------------
slack (MET)                                                                3.146


#End of timing report
