Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto e655552baae4415481817521d065c0b9 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_7 -L zynq_ultra_ps_e_vip_v1_0_7 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_21 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_20 -L axi_crossbar_v2_1_22 -L axi_protocol_converter_v2_1_21 -L axi_clock_converter_v2_1_20 -L blk_mem_gen_v8_4_4 -L axi_dwidth_converter_v2_1_21 -L lib_cdc_v1_0_2 -L lib_pkg_v1_0_2 -L lib_fifo_v1_0_14 -L lib_bmg_v1_0_13 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_23 -L axi_vdma_v6_3_9 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_21 -L axis_subset_converter_v1_1_21 -L proc_sys_reset_v5_0_13 -L mipi_csi2_rx_ctrl_v1_0_8 -L high_speed_selectio_wiz_v3_6_0 -L mipi_dphy_v4_2_0 -L axis_dwidth_converter_v1_1_20 -L vfb_v1_0_15 -L axi_lite_ipif_v3_0_4 -L v_tc_v6_1_13 -L v_vid_in_axi4s_v4_0_9 -L v_axi4s_vid_out_v4_0_10 -L v_demosaic_v1_0_7 -L v_gamma_lut_v1_0_7 -L v_tc_v6_2_0 -L xlconcat_v2_1_3 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-1393] static function called recursively - might cause difference in behavior across tools [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/axi_vdma_v6_3_9.vh:111]
WARNING: [VRFC 10-1393] static function called recursively - might cause difference in behavior across tools [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/axi_vdma_v6_3_9.vh:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axi_awready' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/sim/design_1.v:1635]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 's_axi_bresp' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/sim/design_1.v:1639]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axi_bvalid' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/sim/design_1.v:1640]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axi_wready' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/sim/design_1.v:1648]
WARNING: [VRFC 10-1393] static function called recursively - might cause difference in behavior across tools [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/axi_vdma_v6_3_9.vh:111]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 32 for port 'hs_settle_reg' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/mipi_dphy_v4_2/hdl/mipi_dphy_v4_2_vl_rfs.sv:15660]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'n23_riu_nibble_sel_in' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_3/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0.v:2577]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'n3_riu_nibble_sel_in' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_3/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0.v:2589]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'n45_riu_nibble_sel_in' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_3/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0.v:2595]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'n67_riu_nibble_sel_in' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_3/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_0.v:2613]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'm_axis_tuser' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_4/bd_d10d_vfb_0_0/src/verilog/bd_d10d_vfb_0_0_axis_dconverter.v:75]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 21 for port 'm_axi_arprot' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/sim/design_1.v:2845]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 21 for port 'm_axi_awprot' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/sim/design_1.v:2849]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:364]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:368]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:404]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:405]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:408]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2WDATA' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:429]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'MAXIGP2WSTRB' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:437]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:449]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:477]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:480]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:484]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:485]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:486]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:488]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:491]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:493]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:522]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:525]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:529]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:530]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:531]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:533]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:536]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:538]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP2RACOUNT' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:545]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP2WACOUNT' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:546]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP2RCOUNT' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP2WCOUNT' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:548]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:574]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:575]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP3ARLOCK' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:612]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP3AWLOCK' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:615]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:619]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:620]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP3WDATA' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:621]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP3ARLEN' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:623]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP3AWLEN' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:626]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP3WSTRB' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:628]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:657]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:660]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:664]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:665]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:666]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:668]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:673]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:702]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:705]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:709]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:710]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:711]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:713]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:716]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:718]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:747]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:750]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:755]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:756]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:758]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:761]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:763]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:784]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:786]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:788]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:789]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:791]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:794]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:797]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:800]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:802]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:803]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:804]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:805]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 8 for port 'PLPSIRQ0' [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:871]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'pxl_clk_5x_o' is not connected on this instance [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/sim/design_1.v:388]
WARNING: [VRFC 10-5021] port 's2mm_frame_ptr_out' is not connected on this instance [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/sim/design_1.v:487]
WARNING: [VRFC 10-5021] port 'mm2s_frame_ptr_out' is not connected on this instance [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/sim/design_1.v:531]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/sim/design_1.v:626]
WARNING: [VRFC 10-5021] port 'irq' is not connected on this instance [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/sim/design_1.v:912]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v:13138]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v:14235]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/sim/bd_d10d.v:300]
WARNING: [VRFC 10-5021] port 'sleep' is not connected on this instance [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/mipi_csi2_rx_ctrl_v1_0/hdl/mipi_csi2_rx_ctrl_v1_0_rfs.v:3235]
WARNING: [VRFC 10-5021] port 'sleep' is not connected on this instance [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/mipi_csi2_rx_ctrl_v1_0/hdl/mipi_csi2_rx_ctrl_v1_0_rfs.v:3430]
WARNING: [VRFC 10-5021] port 'sleep' is not connected on this instance [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/mipi_csi2_rx_ctrl_v1_0/hdl/mipi_csi2_rx_ctrl_v1_0_rfs.v:3858]
WARNING: [VRFC 10-5021] port 'sleep' is not connected on this instance [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/mipi_csi2_rx_ctrl_v1_0/hdl/mipi_csi2_rx_ctrl_v1_0_rfs.v:672]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4376]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4631]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:301]
WARNING: [VRFC 10-3283] element index 4096 into 'wrp_strb' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3283] element index 4096 into 'wrp_strb' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_vdma_v6_3_9.axi_vdma_pkg
Compiling package xpm.vcomponents
Compiling package ieee.std_logic_signed
Compiling package v_tc_v6_2_0.video_ctrl_pkg
Compiling package v_tc_v6_2_0.hwt_pkg
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module unisims_ver.IOBUF
Compiling architecture arch_imp of entity xil_defaultlib.axi_dynclk_S00_AXI [axi_dynclk_s00_axi_default]
Compiling architecture bufio_v of entity unisim.BUFIO [bufio_default]
Compiling architecture bufr_v of entity unisim.BUFR [\BUFR(bufr_divide="5")(1,1)(1,7)...]
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.mmcme2_drp(DIV_F=2)
Compiling architecture arch_imp of entity xil_defaultlib.axi_dynclk [axi_dynclk_default]
Compiling architecture design_1_axi_dynclk_0_0_arch of entity xil_defaultlib.design_1_axi_dynclk_0_0 [design_1_axi_dynclk_0_0_default]
Compiling module xil_defaultlib.m00_couplers_imp_1CA5Z32
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axi_r...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comman...
Compiling module axi_dwidth_converter_v2_1_21.axi_dwidth_converter_v2_1_21_a_u...
Compiling module axi_dwidth_converter_v2_1_21.axi_dwidth_converter_v2_1_21_w_u...
Compiling module axi_dwidth_converter_v2_1_21.axi_dwidth_converter_v2_1_21_axi...
Compiling module axi_dwidth_converter_v2_1_21.axi_dwidth_converter_v2_1_21_top...
Compiling module xil_defaultlib.design_1_auto_us_0
Compiling module xil_defaultlib.s00_couplers_imp_O7FAN0
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axi_r...
Compiling module axi_dwidth_converter_v2_1_21.axi_dwidth_converter_v2_1_21_r_u...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axi_r...
Compiling module axi_dwidth_converter_v2_1_21.axi_dwidth_converter_v2_1_21_axi...
Compiling module axi_dwidth_converter_v2_1_21.axi_dwidth_converter_v2_1_21_top...
Compiling module xil_defaultlib.design_1_auto_us_1
Compiling module xil_defaultlib.s01_couplers_imp_1F69D31
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_data_fifo_v2_1_20.axi_data_fifo_v2_1_20_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_20.axi_data_fifo_v2_1_20_axic_srl_f...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_si_transact...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_splitter
Compiling module axi_data_fifo_v2_1_20.axi_data_fifo_v2_1_20_axic_reg_s...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_wdata_route...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_si_transact...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_addr_decode...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_addr_decode...
Compiling module axi_data_fifo_v2_1_20.axi_data_fifo_v2_1_20_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_20.axi_data_fifo_v2_1_20_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_20.axi_data_fifo_v2_1_20_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axi_r...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_addr_decode...
Compiling module axi_data_fifo_v2_1_20.axi_data_fifo_v2_1_20_axic_reg_s...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_20.axi_data_fifo_v2_1_20_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_addr_arbite...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_decerr_slav...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_crossbar(C_...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_axi_interconnect_0_0
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_skid_buf [\axi_vdma_skid_buf(c_wdata_width...]
Compiling module axi_vdma_v6_3_9.axi_vdma_v6_3_9_axis_infrastruct...
Compiling module axi_vdma_v6_3_9.axi_vdma_v6_3_9_axis_register_sl...
Compiling module axi_vdma_v6_3_9.axi_vdma_v6_3_9_axis_infrastruct...
Compiling module axi_vdma_v6_3_9.axi_vdma_v6_3_9_axis_register_sl...
Compiling module axi_vdma_v6_3_9.axi_vdma_v6_3_9_axis_dwidth_conv...
Compiling module axi_vdma_v6_3_9.axi_vdma_v6_3_9_axis_dwidth_conv...
Compiling module axi_vdma_v6_3_9.axi_vdma_v6_3_9_axis_infrastruct...
Compiling module axi_vdma_v6_3_9.axi_vdma_v6_3_9_axis_register_sl...
Compiling module axi_vdma_v6_3_9.axi_vdma_v6_3_9_axis_infrastruct...
Compiling module axi_vdma_v6_3_9.axi_vdma_v6_3_9_axis_register_sl...
Compiling module axi_vdma_v6_3_9.axi_vdma_v6_3_9_axis_dwidth_conv...
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_s2mm_axis_dwidth_converter [\axi_vdma_s2mm_axis_dwidth_conve...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_us...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_m_axi_addr...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_sts_mngr [axi_vdma_sts_mngr_default]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_vregister_64 [\axi_vdma_vregister_64(c_num_fst...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_vaddrreg_mux_64 [\axi_vdma_vaddrreg_mux_64(c_num_...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_vidreg_module_64 [\axi_vdma_vidreg_module_64(c_inc...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=5)\]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_num_fst...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_mngr_64 [\axi_vdma_mngr_64(c_prmy_cmdfifo...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_register [\axi_vdma_register(c_num_fstores...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_use_fsync=...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_vid_cdc [\axi_vdma_vid_cdc(c_genlock_mstr...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_sof_gen [axi_vdma_sof_gen_default]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=4...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture xilinx of entity axi_vdma_v6_3_9.axi_vdma_sfifo [\axi_vdma_sfifo(c_family="zynqup...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_s2mm_linebuf [\axi_vdma_s2mm_linebuf(c_include...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_cdc_type=0,c_flop_in...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_flop_input=1,c_mtbf_...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_reset [\axi_vdma_reset(c_prmry_is_aclk_...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_rst_module [\axi_vdma_rst_module(c_include_m...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_cdc_type=0,c_reset_s...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_lite_if [\axi_vdma_lite_if(c_mm2s_is=0,c_...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_reg_if [\axi_vdma_reg_if(c_include_mm2s=...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_intrpt [\axi_vdma_intrpt(c_include_ch1=0...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_mm2s_omit_wrap [\axi_datamover_mm2s_omit_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_dre_mux2_1_x_n [\axi_datamover_dre_mux2_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_dre_mux4_1_x_n [\axi_datamover_dre_mux4_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_s2mm_dre [\axi_datamover_s2mm_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_mssai_skid_buf [axi_datamover_mssai_skid_buf_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture working of entity axi_datamover_v5_1_23.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=9,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=9,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_23.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=9,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_23.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_stbs_set [\axi_datamover_stbs_set(c_strobe...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_stbs_set [axi_datamover_stbs_set_default]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_14.sync_fifo_fg [\sync_fifo_fg(c_family="zynquplu...]
Compiling architecture imp of entity axi_datamover_v5_1_23.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_3
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_14.sync_fifo_fg [\sync_fifo_fg(c_family="zynquplu...]
Compiling architecture imp of entity axi_datamover_v5_1_23.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_sf_fi...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=32,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=32,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_23.axi_datamover_fifo [\axi_datamover_fifo(c_family="zy...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=100,c_d...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=100,c_depth...]
Compiling architecture imp of entity axi_datamover_v5_1_23.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=100...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_addr...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=23,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=23,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_23.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=23,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_23.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=9...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=91,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=91,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_23.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=91,...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_strb_gen2 [axi_datamover_strb_gen2_default]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=36,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=36,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_23.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=36,...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_mda...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover [\axi_datamover(c_include_mm2s=0,...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma [\axi_vdma(c_prmry_is_aclk_async=...]
Compiling architecture design_1_axi_vdma_0_0_arch of entity xil_defaultlib.design_1_axi_vdma_0_0 [design_1_axi_vdma_0_0_default]
Compiling module axi_vdma_v6_3_9.axi_vdma_v6_3_9_axis_dwidth_conv...
Compiling module axi_vdma_v6_3_9.axi_vdma_v6_3_9_axis_dwidth_conv...
Compiling module axi_vdma_v6_3_9.axi_vdma_v6_3_9_axis_dwidth_conv...
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_mm2s_axis_dwidth_converter [\axi_vdma_mm2s_axis_dwidth_conve...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_m_...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_m_axi_addr...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_genlock_mux [axi_vdma_genlock_mux_default]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=2)\]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_mngr_64 [\axi_vdma_mngr_64(c_prmy_cmdfifo...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_register [\axi_vdma_register(c_num_fstores...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_mm...]
Compiling module xpm.xpm_fifo_rst_default_4
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=4...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture xilinx of entity axi_vdma_v6_3_9.axi_vdma_sfifo [\axi_vdma_sfifo(c_family="zynqup...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_skid_buf [axi_vdma_skid_buf_default]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_mm2s_linebuf [\axi_vdma_mm2s_linebuf(c_m_axis_...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_rst_module [\axi_vdma_rst_module(c_include_s...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_lite_if [\axi_vdma_lite_if(c_s2mm_is=0,c_...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_reg_if [\axi_vdma_reg_if(c_include_s2mm=...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma_intrpt [\axi_vdma_intrpt(c_enable_debug_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=12,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=12,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_23.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=12,...]
Compiling module xpm.xpm_fifo_rst_default_5
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_14.sync_fifo_fg [\sync_fifo_fg(c_family="zynquplu...]
Compiling architecture imp of entity axi_datamover_v5_1_23.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_mm2s_dre [\axi_datamover_mm2s_dre(c_dwidth...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_depth=4...]
Compiling architecture imp of entity axi_datamover_v5_1_23.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_addr...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=4...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=40,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=40,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_23.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=40,...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_inc...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_s2mm_omit_wrap [\axi_datamover_s2mm_omit_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_vdma_v6_3_9.axi_vdma [\axi_vdma(c_prmry_is_aclk_async=...]
Compiling architecture design_1_axi_vdma_1_0_arch of entity xil_defaultlib.design_1_axi_vdma_1_0 [design_1_axi_vdma_1_0_default]
Compiling module axis_subset_converter_v1_1_21.axis_subset_converter_v1_1_21_co...
Compiling module xil_defaultlib.tdata_design_1_axis_subset_conve...
Compiling module xil_defaultlib.tuser_design_1_axis_subset_conve...
Compiling module xil_defaultlib.tid_design_1_axis_subset_convert...
Compiling module xil_defaultlib.tdest_design_1_axis_subset_conve...
Compiling module xil_defaultlib.tstrb_design_1_axis_subset_conve...
Compiling module xil_defaultlib.tkeep_design_1_axis_subset_conve...
Compiling module xil_defaultlib.tlast_design_1_axis_subset_conve...
Compiling module xil_defaultlib.top_design_1_axis_subset_convert...
Compiling module xil_defaultlib.design_1_axis_subset_converter_0...
Compiling module high_speed_selectio_wiz_v3_6_0.high_speed_selectio_wiz_v3_6_0_t...
Compiling module high_speed_selectio_wiz_v3_6_0.high_speed_selectio_wiz_v3_6_0_t...
Compiling module unisims_ver.RX_BITSLICE(DATA_TYPE="DATA_AND_...
Compiling module unisims_ver.RX_BITSLICE(REFCLK_FREQUENCY=150...
Compiling module high_speed_selectio_wiz_v3_6_0.high_speed_selectio_wiz_v3_6_0_r...
Compiling module high_speed_selectio_wiz_v3_6_0.high_speed_selectio_wiz_v3_6_0_r...
Compiling module high_speed_selectio_wiz_v3_6_0.high_speed_selectio_wiz_v3_6_0_b...
Compiling module unisims_ver.BITSLICE_CONTROL(DIV_MODE="DIV4"...
Compiling module unisims_ver.RIU_OR(SIM_DEVICE="ULTRASCALE_PL...
Compiling module high_speed_selectio_wiz_v3_6_0.high_speed_selectio_wiz_v3_6_0_b...
Compiling module unisims_ver.PLLE4_ADV(CLKFBOUT_MULT=15,CLKIN...
Compiling module unisims_ver.BUFGCE
Compiling module high_speed_selectio_wiz_v3_6_0.high_speed_selectio_wiz_v3_6_0_c...
Compiling module high_speed_selectio_wiz_v3_6_0.high_speed_selectio_wiz_v3_6_0_s...
Compiling module high_speed_selectio_wiz_v3_6_0.high_speed_selectio_wiz_v3_6_0_r...
Compiling module high_speed_selectio_wiz_v3_6_0.high_speed_selectio_wiz_v3_6_0_c...
Compiling module unisims_ver.IBUFDS_DPHY(IOSTANDARD="MIPI_DPH...
Compiling module xil_defaultlib.bd_d10d_phy_0_hssio_rx_mipi_iobu...
Compiling module xil_defaultlib.bd_d10d_phy_0_hssio_rx_hssio_wiz...
Compiling module xil_defaultlib.bd_d10d_phy_0_hssio_rx_high_spee...
Compiling module xil_defaultlib.bd_d10d_phy_0_hssio_rx
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.bd_d10d_phy_0_clock_module(C_STA...
Compiling module xil_defaultlib.bd_d10d_phy_0_support_default
Compiling module xil_defaultlib.bd_d10d_phy_0_c1
Compiling module xil_defaultlib.bd_d10d_phy_0_core
Compiling module xil_defaultlib.bd_d10d_phy_0
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture bd_d10d_r_sync_0_arch of entity xil_defaultlib.bd_d10d_r_sync_0 [bd_d10d_r_sync_0_default]
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=3...
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,SR...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=2,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0)
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=5)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=6)
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xpm.xpm_cdc_array_single(DEST_SYNC_F...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=0...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=0...
Compiling module xpm.xpm_cdc_pulse(DEST_SYNC_FF=3)
Compiling module xpm.xpm_cdc_array_single(DEST_SYNC_F...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3)
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=0...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.bd_d10d_rx_0
Compiling module vfb_v1_0_15.vfb_v1_0_15_reorder(AXIS_TDATA_W...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_21.axis_register_slice_v1_1_21_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_21.axis_register_slice_v1_1_21_axis...
Compiling module axis_dwidth_converter_v1_1_20.axis_dwidth_converter_v1_1_20_ax...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_21.axis_register_slice_v1_1_21_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_21.axis_register_slice_v1_1_21_axis...
Compiling module axis_dwidth_converter_v1_1_20.axis_dwidth_converter_v1_1_20_ax...
Compiling module xil_defaultlib.bd_d10d_vfb_0_0_axis_converter
Compiling module xil_defaultlib.bd_d10d_vfb_0_0_axis_dconverter
Compiling module vfb_v1_0_15.vfb_v1_0_15_op_inf(VFB_TU_WIDTH=...
Compiling module xil_defaultlib.bd_d10d_vfb_0_0_core_default
Compiling module xil_defaultlib.bd_d10d_vfb_0_0
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_addr_decode...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_splitter(C_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_decerr_slav...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_crossbar_sa...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_axi_crossba...
Compiling module xil_defaultlib.bd_d10d_xbar_0
Compiling module xil_defaultlib.bd_d10d
Compiling module xil_defaultlib.design_1_mipi_csi2_rx_subsyst_0_...
Compiling architecture design_1_proc_sys_reset_150m_0_arch of entity xil_defaultlib.design_1_proc_sys_reset_150M_0 [design_1_proc_sys_reset_150m_0_d...]
Compiling module xil_defaultlib.m00_couplers_imp_QJIMLI
Compiling module xil_defaultlib.m01_couplers_imp_1D3SAH3
Compiling module xil_defaultlib.m02_couplers_imp_P3UMW5
Compiling module xil_defaultlib.m03_couplers_imp_1E9R4HW
Compiling module xil_defaultlib.m04_couplers_imp_NB1YAO
Compiling module xil_defaultlib.m05_couplers_imp_1FZ4A9T
Compiling module xil_defaultlib.m06_couplers_imp_MPDFMR
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axi_r...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axi_r...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_a...
Compiling module xil_defaultlib.design_1_auto_pc_0
Compiling module xil_defaultlib.s00_couplers_imp_1A7ZMW4
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_crossbar_sa...
Compiling module axi_crossbar_v2_1_22.axi_crossbar_v2_1_22_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_1
Compiling module xil_defaultlib.design_1_ps8_0_axi_periph_0
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
Compiling module v_axi4s_vid_out_v4_0_10.v_axi4s_vid_out_v4_0_10_cdc_sing...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=11)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=6,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=12)
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,WRI...
Compiling module xpm.xpm_fifo_async(WRITE_DATA_WIDTH=...
Compiling module v_axi4s_vid_out_v4_0_10.v_axi4s_vid_out_v4_0_10_fifo_asy...
Compiling module v_axi4s_vid_out_v4_0_10.v_axi4s_vid_out_v4_0_10_coupler(...
Compiling module v_axi4s_vid_out_v4_0_10.v_axi4s_vid_out_v4_0_10_sync(C_A...
Compiling module v_axi4s_vid_out_v4_0_10.v_axi4s_vid_out_v4_0_10_formatte...
Compiling module v_axi4s_vid_out_v4_0_10.v_axi4s_vid_out_v4_0_10(C_FAMILY...
Compiling module xil_defaultlib.design_1_v_axi4s_vid_out_0_0
Compiling module xil_defaultlib.design_1_v_demosaic_0_0_v_demosa...
Compiling module xil_defaultlib.design_1_v_demosaic_0_0_reg_unsi...
Compiling module xil_defaultlib.ibuf(W=17)
Compiling module xil_defaultlib.obuf(W=17)
Compiling module xil_defaultlib.regslice_both(DataWidth=16)
Compiling module xil_defaultlib.ibuf(W=3)
Compiling module xil_defaultlib.obuf(W=3)
Compiling module xil_defaultlib.regslice_both(DataWidth=2)
Compiling module xil_defaultlib.ibuf(W=2)
Compiling module xil_defaultlib.obuf(W=2)
Compiling module xil_defaultlib.regslice_both(DataWidth=1)
Compiling module xil_defaultlib.design_1_v_demosaic_0_0_DebayerG...
Compiling module xil_defaultlib.design_1_v_demosaic_0_0_DebayerG...
Compiling module xil_defaultlib.design_1_v_demosaic_0_0_DebayerG...
Compiling module xil_defaultlib.design_1_v_demosaic_0_0_DebayerG...
Compiling module xil_defaultlib.design_1_v_demosaic_0_0_DebayerG...
Compiling module xil_defaultlib.design_1_v_demosaic_0_0_DebayerG...
Compiling module xil_defaultlib.design_1_v_demosaic_0_0_v_demosa...
Compiling module xil_defaultlib.design_1_v_demosaic_0_0_v_demosa...
Compiling module xil_defaultlib.design_1_v_demosaic_0_0_v_demosa...
Compiling module xil_defaultlib.design_1_v_demosaic_0_0_v_demosa...
Compiling module xil_defaultlib.design_1_v_demosaic_0_0_v_demosa...
Compiling module xil_defaultlib.design_1_v_demosaic_0_0_v_demosa...
Compiling module xil_defaultlib.design_1_v_demosaic_0_0_v_demosa...
Compiling module xil_defaultlib.design_1_v_demosaic_0_0_v_demosa...
Compiling module xil_defaultlib.design_1_v_demosaic_0_0_v_demosa...
Compiling module xil_defaultlib.design_1_v_demosaic_0_0_DebayerR...
Compiling module xil_defaultlib.design_1_v_demosaic_0_0_DebayerR...
Compiling module xil_defaultlib.design_1_v_demosaic_0_0_v_demosa...
Compiling module xil_defaultlib.design_1_v_demosaic_0_0_fifo_w10...
Compiling module xil_defaultlib.design_1_v_demosaic_0_0_fifo_w10...
Compiling module xil_defaultlib.design_1_v_demosaic_0_0_fifo_w16...
Compiling module xil_defaultlib.design_1_v_demosaic_0_0_fifo_w16...
Compiling module xil_defaultlib.ibuf(W=33)
Compiling module xil_defaultlib.obuf(W=33)
Compiling module xil_defaultlib.regslice_both_default
Compiling module xil_defaultlib.ibuf(W=5)
Compiling module xil_defaultlib.obuf(W=5)
Compiling module xil_defaultlib.regslice_both(DataWidth=4)
Compiling module xil_defaultlib.design_1_v_demosaic_0_0_fifo_w10...
Compiling module xil_defaultlib.design_1_v_demosaic_0_0_fifo_w10...
Compiling module xil_defaultlib.design_1_v_demosaic_0_0_fifo_w16...
Compiling module xil_defaultlib.design_1_v_demosaic_0_0_fifo_w16...
Compiling module xil_defaultlib.design_1_v_demosaic_0_0_start_fo...
Compiling module xil_defaultlib.design_1_v_demosaic_0_0_start_fo...
Compiling module xil_defaultlib.design_1_v_demosaic_0_0_start_fo...
Compiling module xil_defaultlib.design_1_v_demosaic_0_0_start_fo...
Compiling module xil_defaultlib.design_1_v_demosaic_0_0_start_fo...
Compiling module xil_defaultlib.design_1_v_demosaic_0_0_start_fo...
Compiling module xil_defaultlib.design_1_v_demosaic_0_0
Compiling module xil_defaultlib.design_1_v_gamma_lut_0_0_v_gamma...
Compiling module xil_defaultlib.design_1_v_gamma_lut_0_0_v_gamma...
Compiling module xil_defaultlib.design_1_v_gamma_lut_0_0_reg_uns...
Compiling module xil_defaultlib.design_1_v_gamma_lut_0_0_Gamma_l...
Compiling module xil_defaultlib.design_1_v_gamma_lut_0_0_Gamma_l...
Compiling module xil_defaultlib.design_1_v_gamma_lut_0_0_fifo_w1...
Compiling module xil_defaultlib.design_1_v_gamma_lut_0_0_fifo_w1...
Compiling module xil_defaultlib.design_1_v_gamma_lut_0_0_start_f...
Compiling module xil_defaultlib.design_1_v_gamma_lut_0_0_start_f...
Compiling module xil_defaultlib.design_1_v_gamma_lut_0_0
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity v_tc_v6_2_0.video_clock_cross [\video_clock_cross(c_data_width=...]
Compiling architecture rtl of entity v_tc_v6_2_0.video_clock_cross [\video_clock_cross(c_data_width=...]
Compiling architecture rtl of entity v_tc_v6_2_0.mux_tree [\mux_tree(register_sel=18724,inp...]
Compiling architecture rtl of entity v_tc_v6_2_0.mux_tree [\mux_tree(register_sel=18724,inp...]
Compiling architecture rtl of entity v_tc_v6_2_0.video_ctrl [\video_ctrl(c_family="virtex5",c...]
Compiling architecture rtl of entity v_tc_v6_2_0.tc_generator [\tc_generator(c_max_pixels=4096,...]
Compiling architecture rtl of entity v_tc_v6_2_0.tc_top [\tc_top(c_detect_en=0,c_det_achr...]
Compiling architecture imp of entity v_tc_v6_2_0.v_tc [\v_tc(c_gen_video_format=2,c_gen...]
Compiling architecture design_1_v_tc_0_0_arch of entity xil_defaultlib.design_1_v_tc_0_0 [design_1_v_tc_0_0_default]
Compiling module xlconcat_v2_1_3.xlconcat_v2_1_3_xlconcat(dout_wi...
Compiling module xil_defaultlib.design_1_xlconcat_0_0
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_gen_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_gen_c...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_arb_w...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_arb_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_spars...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_ddrc_...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_ocm_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_ocmc_...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_reg_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_regc_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_INTERFA...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_axi_s...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_INTERFA...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_axi_s...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_INTERFA...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_axi_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_axi_m...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_INTERFA...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_axi_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_arb_w...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_arb_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_arb_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_ddr_i...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_inter...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7(C_FCL...
Compiling module xil_defaultlib.design_1_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_behav
