

================================================================
== Vivado HLS Report for 'convert_to_gray'
================================================================
* Date:           Thu Jul  2 12:41:12 2015

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        cvt_prj
* Solution:       solution3
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+--------+----------+------------+
    |  Clock  | Target | Estimated| Uncertainty|
    +---------+--------+----------+------------+
    |default  |  125.00|     18.91|       15.62|
    +---------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+----------+
    |    Latency    |    Interval   | Pipeline |
    | min |   max   | min |   max   |   Type   |
    +-----+---------+-----+---------+----------+
    |    9|  6233770|    4|  2080085| dataflow |
    +-----+---------+-----+---------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: cols_read [1/1] 0.00ns
:32  %cols_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %cols)

ST_1: rows_read [1/1] 0.00ns
:33  %rows_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %rows)

ST_1: img_0_data_stream_0_V [1/1] 0.00ns
:34  %img_0_data_stream_0_V = alloca i8, align 1

ST_1: img_0_data_stream_1_V [1/1] 0.00ns
:37  %img_0_data_stream_1_V = alloca i8, align 1

ST_1: img_0_data_stream_2_V [1/1] 0.00ns
:40  %img_0_data_stream_2_V = alloca i8, align 1

ST_1: img_1_data_stream_0_V [1/1] 0.00ns
:43  %img_1_data_stream_0_V = alloca i8, align 1

ST_1: img_1_data_stream_1_V [1/1] 0.00ns
:46  %img_1_data_stream_1_V = alloca i8, align 1

ST_1: img_1_data_stream_2_V [1/1] 0.00ns
:49  %img_1_data_stream_2_V = alloca i8, align 1

ST_1: call_ret [1/1] 0.00ns
:59  %call_ret = call fastcc { i12, i12, i12, i12 } @init(i32 %rows_read, i32 %cols_read)

ST_1: img_0_rows_V [1/1] 0.00ns
:60  %img_0_rows_V = extractvalue { i12, i12, i12, i12 } %call_ret, 0

ST_1: img_0_rows_V_channel5 [1/1] 0.00ns
:61  %img_0_rows_V_channel5 = extractvalue { i12, i12, i12, i12 } %call_ret, 1

ST_1: img_0_cols_V [1/1] 0.00ns
:62  %img_0_cols_V = extractvalue { i12, i12, i12, i12 } %call_ret, 2

ST_1: img_0_cols_V_channel6 [1/1] 0.00ns
:63  %img_0_cols_V_channel6 = extractvalue { i12, i12, i12, i12 } %call_ret, 3

ST_1: call_ret1 [1/1] 0.00ns
:64  %call_ret1 = call fastcc { i12, i12 } @init.1(i32 %rows_read, i32 %cols_read)

ST_1: img_1_rows_V [1/1] 0.00ns
:65  %img_1_rows_V = extractvalue { i12, i12 } %call_ret1, 0

ST_1: img_1_cols_V [1/1] 0.00ns
:66  %img_1_cols_V = extractvalue { i12, i12 } %call_ret1, 1

ST_1: stg_23 [2/2] 0.00ns
:67  call fastcc void @"AXIvideo2Mat<32,1080,1920,32>"(i32* %input_V_data_V, i4* %input_V_keep_V, i4* %input_V_strb_V, i1* %input_V_user_V, i1* %input_V_last_V, i1* %input_V_id_V, i1* %input_V_dest_V, i12 %img_0_rows_V, i12 %img_0_cols_V, i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V)


 <State 2>: 0.00ns
ST_2: stg_24 [1/2] 0.00ns
:67  call fastcc void @"AXIvideo2Mat<32,1080,1920,32>"(i32* %input_V_data_V, i4* %input_V_keep_V, i4* %input_V_strb_V, i1* %input_V_user_V, i1* %input_V_last_V, i1* %input_V_id_V, i1* %input_V_dest_V, i12 %img_0_rows_V, i12 %img_0_cols_V, i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V)


 <State 3>: 0.00ns
ST_3: stg_25 [2/2] 0.00ns
:68  call fastcc void @"CvtColor<0,32,32,1080,1920>"(i12 %img_0_rows_V_channel5, i12 %img_0_cols_V_channel6, i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V, i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_2_V)


 <State 4>: 0.00ns
ST_4: stg_26 [1/2] 0.00ns
:68  call fastcc void @"CvtColor<0,32,32,1080,1920>"(i12 %img_0_rows_V_channel5, i12 %img_0_cols_V_channel6, i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V, i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_2_V)


 <State 5>: 1.84ns
ST_5: stg_27 [2/2] 1.84ns
:69  call fastcc void @"Mat2AXIvideo<32,1080,1920,32>"(i12 %img_1_rows_V, i12 %img_1_cols_V, i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_2_V, i32* %output_V_data_V, i4* %output_V_keep_V, i4* %output_V_strb_V, i1* %output_V_user_V, i1* %output_V_last_V, i1* %output_V_id_V, i1* %output_V_dest_V)


 <State 6>: 0.00ns
ST_6: stg_28 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1808) nounwind

ST_6: stg_29 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_V_data_V), !map !7

ST_6: stg_30 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %input_V_keep_V), !map !11

ST_6: stg_31 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i4* %input_V_strb_V), !map !15

ST_6: stg_32 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_V_user_V), !map !19

ST_6: stg_33 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_V_last_V), !map !23

ST_6: stg_34 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_V_id_V), !map !27

ST_6: stg_35 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_V_dest_V), !map !31

ST_6: stg_36 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_V_data_V), !map !35

ST_6: stg_37 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i4* %output_V_keep_V), !map !39

ST_6: stg_38 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i4* %output_V_strb_V), !map !43

ST_6: stg_39 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_V_user_V), !map !47

ST_6: stg_40 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_V_last_V), !map !51

ST_6: stg_41 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_V_id_V), !map !55

ST_6: stg_42 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_V_dest_V), !map !59

ST_6: stg_43 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap(i32 %rows), !map !63

ST_6: stg_44 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap(i32 %cols), !map !69

ST_6: empty [1/1] 0.00ns
:17  %empty = call i32 (...)* @_ssdm_op_SpecFifo(i1* %output_V_dest_V, [8 x i8]* @str122, i32 0, i32 0, i32 0, [8 x i8]* @str122)

ST_6: empty_24 [1/1] 0.00ns
:18  %empty_24 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %output_V_id_V, [8 x i8]* @str121, i32 0, i32 0, i32 0, [8 x i8]* @str121)

ST_6: empty_25 [1/1] 0.00ns
:19  %empty_25 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %output_V_last_V, [8 x i8]* @str120, i32 0, i32 0, i32 0, [8 x i8]* @str120)

ST_6: empty_26 [1/1] 0.00ns
:20  %empty_26 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %output_V_user_V, [8 x i8]* @str119, i32 0, i32 0, i32 0, [8 x i8]* @str119)

ST_6: empty_27 [1/1] 0.00ns
:21  %empty_27 = call i32 (...)* @_ssdm_op_SpecFifo(i4* %output_V_strb_V, [8 x i8]* @str118, i32 0, i32 0, i32 0, [8 x i8]* @str118)

ST_6: empty_28 [1/1] 0.00ns
:22  %empty_28 = call i32 (...)* @_ssdm_op_SpecFifo(i4* %output_V_keep_V, [8 x i8]* @str117, i32 0, i32 0, i32 0, [8 x i8]* @str117)

ST_6: empty_29 [1/1] 0.00ns
:23  %empty_29 = call i32 (...)* @_ssdm_op_SpecFifo(i32* %output_V_data_V, [8 x i8]* @str116, i32 0, i32 0, i32 0, [8 x i8]* @str116)

ST_6: empty_30 [1/1] 0.00ns
:24  %empty_30 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %input_V_dest_V, [8 x i8]* @str115, i32 0, i32 0, i32 0, [8 x i8]* @str115)

ST_6: empty_31 [1/1] 0.00ns
:25  %empty_31 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %input_V_id_V, [8 x i8]* @str114, i32 0, i32 0, i32 0, [8 x i8]* @str114)

ST_6: empty_32 [1/1] 0.00ns
:26  %empty_32 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %input_V_last_V, [8 x i8]* @str113, i32 0, i32 0, i32 0, [8 x i8]* @str113)

ST_6: empty_33 [1/1] 0.00ns
:27  %empty_33 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %input_V_user_V, [8 x i8]* @str112, i32 0, i32 0, i32 0, [8 x i8]* @str112)

ST_6: empty_34 [1/1] 0.00ns
:28  %empty_34 = call i32 (...)* @_ssdm_op_SpecFifo(i4* %input_V_strb_V, [8 x i8]* @str111, i32 0, i32 0, i32 0, [8 x i8]* @str111)

ST_6: empty_35 [1/1] 0.00ns
:29  %empty_35 = call i32 (...)* @_ssdm_op_SpecFifo(i4* %input_V_keep_V, [8 x i8]* @str110, i32 0, i32 0, i32 0, [8 x i8]* @str110)

ST_6: empty_36 [1/1] 0.00ns
:30  %empty_36 = call i32 (...)* @_ssdm_op_SpecFifo(i32* %input_V_data_V, [8 x i8]* @str109, i32 0, i32 0, i32 0, [8 x i8]* @str109)

ST_6: stg_59 [1/1] 0.00ns
:31  call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @str) nounwind

ST_6: empty_37 [1/1] 0.00ns
:35  %empty_37 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @str130, i32 1, [1 x i8]* @str131, [1 x i8]* @str131, i32 1, i32 1, i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_0_V)

ST_6: empty_38 [1/1] 0.00ns
:36  %empty_38 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_0_data_stream_0_V, [8 x i8]* @str132, i32 0, i32 0, i32 0, [8 x i8]* @str132)

ST_6: empty_39 [1/1] 0.00ns
:38  %empty_39 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @str133, i32 1, [1 x i8]* @str134, [1 x i8]* @str134, i32 1, i32 1, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_1_V)

ST_6: empty_40 [1/1] 0.00ns
:39  %empty_40 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_0_data_stream_1_V, [8 x i8]* @str135, i32 0, i32 0, i32 0, [8 x i8]* @str135)

ST_6: empty_41 [1/1] 0.00ns
:41  %empty_41 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @str136, i32 1, [1 x i8]* @str137, [1 x i8]* @str137, i32 1, i32 1, i8* %img_0_data_stream_2_V, i8* %img_0_data_stream_2_V)

ST_6: empty_42 [1/1] 0.00ns
:42  %empty_42 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_0_data_stream_2_V, [8 x i8]* @str138, i32 0, i32 0, i32 0, [8 x i8]* @str138)

ST_6: empty_43 [1/1] 0.00ns
:44  %empty_43 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @str139, i32 1, [1 x i8]* @str140, [1 x i8]* @str140, i32 1, i32 1, i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_0_V)

ST_6: empty_44 [1/1] 0.00ns
:45  %empty_44 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_1_data_stream_0_V, [8 x i8]* @str141, i32 0, i32 0, i32 0, [8 x i8]* @str141)

ST_6: empty_45 [1/1] 0.00ns
:47  %empty_45 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @str142, i32 1, [1 x i8]* @str143, [1 x i8]* @str143, i32 1, i32 1, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_1_V)

ST_6: empty_46 [1/1] 0.00ns
:48  %empty_46 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_1_data_stream_1_V, [8 x i8]* @str144, i32 0, i32 0, i32 0, [8 x i8]* @str144)

ST_6: empty_47 [1/1] 0.00ns
:50  %empty_47 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @str145, i32 1, [1 x i8]* @str146, [1 x i8]* @str146, i32 1, i32 1, i8* %img_1_data_stream_2_V, i8* %img_1_data_stream_2_V)

ST_6: empty_48 [1/1] 0.00ns
:51  %empty_48 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_1_data_stream_2_V, [8 x i8]* @str147, i32 0, i32 0, i32 0, [8 x i8]* @str147)

ST_6: stg_72 [1/1] 0.00ns
:52  call void (...)* @_ssdm_op_SpecIFCore(i32* %input_V_data_V, i4* %input_V_keep_V, i4* %input_V_strb_V, i1* %input_V_user_V, i1* %input_V_last_V, i1* %input_V_id_V, i1* %input_V_dest_V, [1 x i8]* @p_str1808, [5 x i8]* @p_str1810, [1 x i8]* @p_str1808, [1 x i8]* @p_str1808, [1 x i8]* @p_str1808, [25 x i8]* @p_str1811)

ST_6: stg_73 [1/1] 0.00ns
:53  call void (...)* @_ssdm_op_SpecIFCore(i32* %output_V_data_V, i4* %output_V_keep_V, i4* %output_V_strb_V, i1* %output_V_user_V, i1* %output_V_last_V, i1* %output_V_id_V, i1* %output_V_dest_V, [1 x i8]* @p_str1808, [5 x i8]* @p_str1810, [1 x i8]* @p_str1808, [1 x i8]* @p_str1808, [1 x i8]* @p_str1808, [26 x i8]* @p_str1812)

ST_6: stg_74 [1/1] 0.00ns
:54  call void (...)* @_ssdm_op_SpecIFCore(i32 %rows, [1 x i8]* @p_str1808, [10 x i8]* @p_str1813, [1 x i8]* @p_str1808, [1 x i8]* @p_str1808, [1 x i8]* @p_str1808, [24 x i8]* @p_str1814)

ST_6: stg_75 [1/1] 0.00ns
:55  call void (...)* @_ssdm_op_SpecIFCore(i32 %cols, [1 x i8]* @p_str1808, [10 x i8]* @p_str1813, [1 x i8]* @p_str1808, [1 x i8]* @p_str1808, [1 x i8]* @p_str1808, [24 x i8]* @p_str1814)

ST_6: stg_76 [1/1] 0.00ns
:56  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1808, [10 x i8]* @p_str1813, [1 x i8]* @p_str1808, [1 x i8]* @p_str1808, [1 x i8]* @p_str1808, [24 x i8]* @p_str1814)

ST_6: stg_77 [1/1] 0.00ns
:57  call void (...)* @_ssdm_op_SpecWire(i32 %rows, [10 x i8]* @p_str1815, i32 0, i32 0, i32 0, [1 x i8]* @p_str1808) nounwind

ST_6: stg_78 [1/1] 0.00ns
:58  call void (...)* @_ssdm_op_SpecWire(i32 %cols, [10 x i8]* @p_str1815, i32 0, i32 0, i32 0, [1 x i8]* @p_str1808) nounwind

ST_6: stg_79 [1/2] 0.00ns
:69  call fastcc void @"Mat2AXIvideo<32,1080,1920,32>"(i12 %img_1_rows_V, i12 %img_1_cols_V, i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_2_V, i32* %output_V_data_V, i4* %output_V_keep_V, i4* %output_V_strb_V, i1* %output_V_user_V, i1* %output_V_last_V, i1* %output_V_id_V, i1* %output_V_dest_V)

ST_6: stg_80 [1/1] 0.00ns
:70  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0xd76cc40; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0xd76bf40; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x89b8a10; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0xa384e50; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0xa35dfb0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0xd76b990; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x8484460; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0xd76b3e0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0xd76ae30; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0xd76a2d0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x718a180; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0xd76a880; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x804ed90; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x80521c0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x83af0c0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xd769d20; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cols_read             (read                ) [ 0000000]
rows_read             (read                ) [ 0000000]
img_0_data_stream_0_V (alloca              ) [ 0111111]
img_0_data_stream_1_V (alloca              ) [ 0111111]
img_0_data_stream_2_V (alloca              ) [ 0111111]
img_1_data_stream_0_V (alloca              ) [ 0011111]
img_1_data_stream_1_V (alloca              ) [ 0011111]
img_1_data_stream_2_V (alloca              ) [ 0011111]
call_ret              (call                ) [ 0000000]
img_0_rows_V          (extractvalue        ) [ 0010000]
img_0_rows_V_channel5 (extractvalue        ) [ 0011100]
img_0_cols_V          (extractvalue        ) [ 0010000]
img_0_cols_V_channel6 (extractvalue        ) [ 0011100]
call_ret1             (call                ) [ 0000000]
img_1_rows_V          (extractvalue        ) [ 0011111]
img_1_cols_V          (extractvalue        ) [ 0011111]
stg_24                (call                ) [ 0000000]
stg_26                (call                ) [ 0000000]
stg_28                (specdataflowpipeline) [ 0000000]
stg_29                (specbitsmap         ) [ 0000000]
stg_30                (specbitsmap         ) [ 0000000]
stg_31                (specbitsmap         ) [ 0000000]
stg_32                (specbitsmap         ) [ 0000000]
stg_33                (specbitsmap         ) [ 0000000]
stg_34                (specbitsmap         ) [ 0000000]
stg_35                (specbitsmap         ) [ 0000000]
stg_36                (specbitsmap         ) [ 0000000]
stg_37                (specbitsmap         ) [ 0000000]
stg_38                (specbitsmap         ) [ 0000000]
stg_39                (specbitsmap         ) [ 0000000]
stg_40                (specbitsmap         ) [ 0000000]
stg_41                (specbitsmap         ) [ 0000000]
stg_42                (specbitsmap         ) [ 0000000]
stg_43                (specbitsmap         ) [ 0000000]
stg_44                (specbitsmap         ) [ 0000000]
empty                 (specfifo            ) [ 0000000]
empty_24              (specfifo            ) [ 0000000]
empty_25              (specfifo            ) [ 0000000]
empty_26              (specfifo            ) [ 0000000]
empty_27              (specfifo            ) [ 0000000]
empty_28              (specfifo            ) [ 0000000]
empty_29              (specfifo            ) [ 0000000]
empty_30              (specfifo            ) [ 0000000]
empty_31              (specfifo            ) [ 0000000]
empty_32              (specfifo            ) [ 0000000]
empty_33              (specfifo            ) [ 0000000]
empty_34              (specfifo            ) [ 0000000]
empty_35              (specfifo            ) [ 0000000]
empty_36              (specfifo            ) [ 0000000]
stg_59                (spectopmodule       ) [ 0000000]
empty_37              (specchannel         ) [ 0000000]
empty_38              (specfifo            ) [ 0000000]
empty_39              (specchannel         ) [ 0000000]
empty_40              (specfifo            ) [ 0000000]
empty_41              (specchannel         ) [ 0000000]
empty_42              (specfifo            ) [ 0000000]
empty_43              (specchannel         ) [ 0000000]
empty_44              (specfifo            ) [ 0000000]
empty_45              (specchannel         ) [ 0000000]
empty_46              (specfifo            ) [ 0000000]
empty_47              (specchannel         ) [ 0000000]
empty_48              (specfifo            ) [ 0000000]
stg_72                (specifcore          ) [ 0000000]
stg_73                (specifcore          ) [ 0000000]
stg_74                (specifcore          ) [ 0000000]
stg_75                (specifcore          ) [ 0000000]
stg_76                (specifcore          ) [ 0000000]
stg_77                (specwire            ) [ 0000000]
stg_78                (specwire            ) [ 0000000]
stg_79                (call                ) [ 0000000]
stg_80                (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="rows">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="cols">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_stable.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init.1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIvideo2Mat<32,1080,1920,32>"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CvtColor<0,32,32,1080,1920>"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2AXIvideo<32,1080,1920,32>"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1808"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFifo"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str122"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str121"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str120"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str119"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str118"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str117"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str116"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str115"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str114"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str113"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str112"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str111"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str110"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str109"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str130"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str131"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str132"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str133"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str134"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str135"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str136"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str137"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str138"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str139"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str140"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str141"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str142"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str143"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str144"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str145"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str146"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str147"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1810"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1811"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1812"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1813"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1814"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecWire"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1815"/></StgValue>
</bind>
</comp>

<comp id="146" class="1004" name="img_0_data_stream_0_V_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_0_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="img_0_data_stream_1_V_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_0_data_stream_1_V/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="img_0_data_stream_2_V_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_0_data_stream_2_V/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="img_1_data_stream_0_V_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_1_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="img_1_data_stream_1_V_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_1_data_stream_1_V/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="img_1_data_stream_2_V_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_1_data_stream_2_V/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="cols_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="rows_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_AXIvideo2Mat_32_1080_1920_32_s_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="0" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="0" index="2" bw="4" slack="0"/>
<pin id="187" dir="0" index="3" bw="4" slack="0"/>
<pin id="188" dir="0" index="4" bw="1" slack="0"/>
<pin id="189" dir="0" index="5" bw="1" slack="0"/>
<pin id="190" dir="0" index="6" bw="1" slack="0"/>
<pin id="191" dir="0" index="7" bw="1" slack="0"/>
<pin id="192" dir="0" index="8" bw="12" slack="0"/>
<pin id="193" dir="0" index="9" bw="12" slack="0"/>
<pin id="194" dir="0" index="10" bw="8" slack="0"/>
<pin id="195" dir="0" index="11" bw="8" slack="0"/>
<pin id="196" dir="0" index="12" bw="8" slack="0"/>
<pin id="197" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_23/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_CvtColor_0_32_32_1080_1920_s_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="0" slack="0"/>
<pin id="208" dir="0" index="1" bw="12" slack="2"/>
<pin id="209" dir="0" index="2" bw="12" slack="2"/>
<pin id="210" dir="0" index="3" bw="8" slack="2"/>
<pin id="211" dir="0" index="4" bw="8" slack="2"/>
<pin id="212" dir="0" index="5" bw="8" slack="2"/>
<pin id="213" dir="0" index="6" bw="8" slack="2"/>
<pin id="214" dir="0" index="7" bw="8" slack="2"/>
<pin id="215" dir="0" index="8" bw="8" slack="2"/>
<pin id="216" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_25/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_Mat2AXIvideo_32_1080_1920_32_s_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="0" slack="0"/>
<pin id="220" dir="0" index="1" bw="12" slack="4"/>
<pin id="221" dir="0" index="2" bw="12" slack="4"/>
<pin id="222" dir="0" index="3" bw="8" slack="4"/>
<pin id="223" dir="0" index="4" bw="8" slack="4"/>
<pin id="224" dir="0" index="5" bw="8" slack="4"/>
<pin id="225" dir="0" index="6" bw="32" slack="0"/>
<pin id="226" dir="0" index="7" bw="4" slack="0"/>
<pin id="227" dir="0" index="8" bw="4" slack="0"/>
<pin id="228" dir="0" index="9" bw="1" slack="0"/>
<pin id="229" dir="0" index="10" bw="1" slack="0"/>
<pin id="230" dir="0" index="11" bw="1" slack="0"/>
<pin id="231" dir="0" index="12" bw="1" slack="0"/>
<pin id="232" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_27/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="call_ret_init_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="48" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="0" index="2" bw="32" slack="0"/>
<pin id="245" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="call_ret1_init_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="24" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="252" dir="0" index="2" bw="32" slack="0"/>
<pin id="253" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="img_0_rows_V_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="48" slack="0"/>
<pin id="259" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="img_0_rows_V/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="img_0_rows_V_channel5_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="48" slack="0"/>
<pin id="264" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="img_0_rows_V_channel5/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="img_0_cols_V_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="48" slack="0"/>
<pin id="268" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="img_0_cols_V/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="img_0_cols_V_channel6_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="48" slack="0"/>
<pin id="273" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="img_0_cols_V_channel6/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="img_1_rows_V_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="24" slack="0"/>
<pin id="277" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="img_1_rows_V/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="img_1_cols_V_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="24" slack="0"/>
<pin id="281" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="img_1_cols_V/1 "/>
</bind>
</comp>

<comp id="283" class="1005" name="img_0_data_stream_0_V_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_0_data_stream_0_V "/>
</bind>
</comp>

<comp id="289" class="1005" name="img_0_data_stream_1_V_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_0_data_stream_1_V "/>
</bind>
</comp>

<comp id="295" class="1005" name="img_0_data_stream_2_V_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_0_data_stream_2_V "/>
</bind>
</comp>

<comp id="301" class="1005" name="img_1_data_stream_0_V_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="2"/>
<pin id="303" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="img_1_data_stream_0_V "/>
</bind>
</comp>

<comp id="307" class="1005" name="img_1_data_stream_1_V_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="2"/>
<pin id="309" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="img_1_data_stream_1_V "/>
</bind>
</comp>

<comp id="313" class="1005" name="img_1_data_stream_2_V_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="2"/>
<pin id="315" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="img_1_data_stream_2_V "/>
</bind>
</comp>

<comp id="319" class="1005" name="img_0_rows_V_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="12" slack="1"/>
<pin id="321" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="img_0_rows_V "/>
</bind>
</comp>

<comp id="324" class="1005" name="img_0_rows_V_channel5_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="12" slack="2"/>
<pin id="326" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="img_0_rows_V_channel5 "/>
</bind>
</comp>

<comp id="329" class="1005" name="img_0_cols_V_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="12" slack="1"/>
<pin id="331" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="img_0_cols_V "/>
</bind>
</comp>

<comp id="334" class="1005" name="img_0_cols_V_channel6_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="12" slack="2"/>
<pin id="336" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="img_0_cols_V_channel6 "/>
</bind>
</comp>

<comp id="339" class="1005" name="img_1_rows_V_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="12" slack="4"/>
<pin id="341" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="img_1_rows_V "/>
</bind>
</comp>

<comp id="344" class="1005" name="img_1_cols_V_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="12" slack="4"/>
<pin id="346" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="img_1_cols_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="149"><net_src comp="34" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="34" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="34" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="34" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="34" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="32" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="30" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="32" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="28" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="198"><net_src comp="40" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="199"><net_src comp="0" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="200"><net_src comp="2" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="201"><net_src comp="4" pin="0"/><net_sink comp="183" pin=3"/></net>

<net id="202"><net_src comp="6" pin="0"/><net_sink comp="183" pin=4"/></net>

<net id="203"><net_src comp="8" pin="0"/><net_sink comp="183" pin=5"/></net>

<net id="204"><net_src comp="10" pin="0"/><net_sink comp="183" pin=6"/></net>

<net id="205"><net_src comp="12" pin="0"/><net_sink comp="183" pin=7"/></net>

<net id="217"><net_src comp="42" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="233"><net_src comp="44" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="234"><net_src comp="14" pin="0"/><net_sink comp="218" pin=6"/></net>

<net id="235"><net_src comp="16" pin="0"/><net_sink comp="218" pin=7"/></net>

<net id="236"><net_src comp="18" pin="0"/><net_sink comp="218" pin=8"/></net>

<net id="237"><net_src comp="20" pin="0"/><net_sink comp="218" pin=9"/></net>

<net id="238"><net_src comp="22" pin="0"/><net_sink comp="218" pin=10"/></net>

<net id="239"><net_src comp="24" pin="0"/><net_sink comp="218" pin=11"/></net>

<net id="240"><net_src comp="26" pin="0"/><net_sink comp="218" pin=12"/></net>

<net id="246"><net_src comp="36" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="176" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="170" pin="2"/><net_sink comp="241" pin=2"/></net>

<net id="254"><net_src comp="38" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="176" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="170" pin="2"/><net_sink comp="249" pin=2"/></net>

<net id="260"><net_src comp="241" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="183" pin=8"/></net>

<net id="265"><net_src comp="241" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="241" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="183" pin=9"/></net>

<net id="274"><net_src comp="241" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="249" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="249" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="146" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="183" pin=10"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="206" pin=3"/></net>

<net id="292"><net_src comp="150" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="183" pin=11"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="206" pin=4"/></net>

<net id="298"><net_src comp="154" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="183" pin=12"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="206" pin=5"/></net>

<net id="304"><net_src comp="158" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="206" pin=6"/></net>

<net id="306"><net_src comp="301" pin="1"/><net_sink comp="218" pin=3"/></net>

<net id="310"><net_src comp="162" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="206" pin=7"/></net>

<net id="312"><net_src comp="307" pin="1"/><net_sink comp="218" pin=4"/></net>

<net id="316"><net_src comp="166" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="206" pin=8"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="218" pin=5"/></net>

<net id="322"><net_src comp="257" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="183" pin=8"/></net>

<net id="327"><net_src comp="262" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="332"><net_src comp="266" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="183" pin=9"/></net>

<net id="337"><net_src comp="271" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="342"><net_src comp="275" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="347"><net_src comp="279" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="218" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V_data_V | {5 6 }
	Port: output_V_keep_V | {5 6 }
	Port: output_V_strb_V | {5 6 }
	Port: output_V_user_V | {5 6 }
	Port: output_V_last_V | {5 6 }
	Port: output_V_id_V | {5 6 }
	Port: output_V_dest_V | {5 6 }
  - Chain level:
	State 1
		img_0_rows_V : 1
		img_0_rows_V_channel5 : 1
		img_0_cols_V : 1
		img_0_cols_V_channel6 : 1
		img_1_rows_V : 1
		img_1_cols_V : 1
		stg_23 : 2
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|---------|
| Operation|              Functional Unit              |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          | grp_AXIvideo2Mat_32_1080_1920_32_s_fu_183 |    0    |  4.169  |   277   |    92   |
|          |  grp_CvtColor_0_32_32_1080_1920_s_fu_206  |    3    |    0    |    73   |   127   |
|   call   | grp_Mat2AXIvideo_32_1080_1920_32_s_fu_218 |    0    |    0    |    88   |    80   |
|          |            call_ret_init_fu_241           |    0    |    0    |    0    |    0    |
|          |          call_ret1_init_1_fu_249          |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   read   |           cols_read_read_fu_170           |    0    |    0    |    0    |    0    |
|          |           rows_read_read_fu_176           |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |            img_0_rows_V_fu_257            |    0    |    0    |    0    |    0    |
|          |        img_0_rows_V_channel5_fu_262       |    0    |    0    |    0    |    0    |
|extractvalue|            img_0_cols_V_fu_266            |    0    |    0    |    0    |    0    |
|          |        img_0_cols_V_channel6_fu_271       |    0    |    0    |    0    |    0    |
|          |            img_1_rows_V_fu_275            |    0    |    0    |    0    |    0    |
|          |            img_1_cols_V_fu_279            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   Total  |                                           |    3    |  4.169  |   438   |   299   |
|----------|-------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|img_0_cols_V_channel6_reg_334|   12   |
|     img_0_cols_V_reg_329    |   12   |
|img_0_data_stream_0_V_reg_283|    8   |
|img_0_data_stream_1_V_reg_289|    8   |
|img_0_data_stream_2_V_reg_295|    8   |
|img_0_rows_V_channel5_reg_324|   12   |
|     img_0_rows_V_reg_319    |   12   |
|     img_1_cols_V_reg_344    |   12   |
|img_1_data_stream_0_V_reg_301|    8   |
|img_1_data_stream_1_V_reg_307|    8   |
|img_1_data_stream_2_V_reg_313|    8   |
|     img_1_rows_V_reg_339    |   12   |
+-----------------------------+--------+
|            Total            |   120  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------|------|------|------|--------||---------||---------|
|                    Comp                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------|------|------|------|--------||---------||---------|
| grp_AXIvideo2Mat_32_1080_1920_32_s_fu_183 |  p8  |   2  |  12  |   24   ||    12   |
| grp_AXIvideo2Mat_32_1080_1920_32_s_fu_183 |  p9  |   2  |  12  |   24   ||    12   |
|-------------------------------------------|------|------|------|--------||---------||---------|
|                   Total                   |      |      |      |   48   ||  2.784  ||    24   |
|-------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    4   |   438  |   299  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   24   |
|  Register |    -   |    -   |   120  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    6   |   558  |   323  |
+-----------+--------+--------+--------+--------+
