@W: MT529 :"/home/elicahill/icemachine/examples/ipassurance_designs/amber_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/generic_sram_line_en.v":71:0:71:5|Found inferred clock generic_sram_line_en|i_clk which controls 256 sequential elements including o_read_data[127:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
