// Seed: 2285023208
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41
);
  output wire id_41;
  output wire id_40;
  input wire id_39;
  output wire id_38;
  input wire id_37;
  output wire id_36;
  inout wire id_35;
  output wire id_34;
  output wire id_33;
  inout wire id_32;
  inout wire id_31;
  input wire id_30;
  output wire id_29;
  input wire id_28;
  output wire id_27;
  output wire id_26;
  input wire id_25;
  input wire id_24;
  output wire id_23;
  input wire id_22;
  input wire id_21;
  output wire id_20;
  inout wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  id_42(
      .id_0(1), .id_1(id_6), .id_2()
  );
  wire id_43 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_15;
  wire id_16;
  wire id_17;
  logic [7:0] id_18;
  wire id_19 = id_6;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_6,
      id_4,
      id_10,
      id_6,
      id_4,
      id_15,
      id_2,
      id_3,
      id_15,
      id_16,
      id_14,
      id_6,
      id_4,
      id_9,
      id_17,
      id_7,
      id_4,
      id_15,
      id_15,
      id_17,
      id_11,
      id_16,
      id_4,
      id_16,
      id_5,
      id_1,
      id_19,
      id_17,
      id_17,
      id_19,
      id_3,
      id_3,
      id_15,
      id_2,
      id_8,
      id_16,
      id_14,
      id_3,
      id_7
  );
  assign id_7 = $realtime;
  wire id_20;
  id_21(
      .id_0(~(-1)),
      .id_1(id_9),
      .id_2($realtime),
      .id_3(id_5),
      .id_4(id_19),
      .id_5($realtime),
      .id_6(-1),
      .id_7(1),
      .id_8(id_15),
      .id_9({id_18[1]{$realtime}})
  );
  wire id_22;
endmodule
