strict digraph "" {
	node [label="\N"];
	"1260:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13eb408510>",
		fillcolor=springgreen,
		label="1260:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1260:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13eb411150>",
		fillcolor=firebrick,
		label="1260:NS
pid <= 8'hf0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13eb411150>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1260:IF" -> "1260:NS"	 [cond="['rst']",
		label="(!rst)",
		lineno=1260];
	"1262:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13eb404350>",
		fillcolor=springgreen,
		label="1262:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1260:IF" -> "1262:IF"	 [cond="['rst']",
		label="!((!rst))",
		lineno=1260];
	"Leaf_1258:AL"	 [def_var="['pid']",
		label="Leaf_1258:AL"];
	"1260:NS" -> "Leaf_1258:AL"	 [cond="[]",
		lineno=None];
	"1262:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13eb404590>",
		fillcolor=firebrick,
		label="1262:NS
pid <= rx_data;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13eb404590>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1262:IF" -> "1262:NS"	 [cond="['pid_ld_en']",
		label=pid_ld_en,
		lineno=1262];
	"1258:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f13eb411390>",
		clk_sens=True,
		fillcolor=gold,
		label="1258:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'rx_data', 'pid_ld_en']"];
	"1258:AL" -> "1260:IF"	 [cond="[]",
		lineno=None];
	"1262:NS" -> "Leaf_1258:AL"	 [cond="[]",
		lineno=None];
}
