# Full Adder

### circuit

    i0 -> D.i0:D.o0 -> E.i0:E.o0 -> o0
              :D.o0 -> A.i0:A.o0 -> C.i0:C.o0 -> o1
                 i0 -> B.i0:B.o0 -> C.i1:
    i1 -> D.i1:
                 i1 -> B.i1:
                 i2 -> E.i1:
                 i2 -> A.i1:

### and: A, B

    0 0 -> 0
    0 1 -> 0
    1 0 -> 0
    1 1 -> 1

### or: C

    0 0 -> 0
    0 1 -> 1
    1 0 -> 1
    1 1 -> 0

### xor: D, E

    0 0 -> 0
    0 1 -> 1
    1 0 -> 1
    1 1 -> 0

### test

    0 0 0 -> 0 0
    0 0 1 -> 0 1
    0 1 0 -> 0 1
    0 1 1 -> 1 0
    1 0 0 -> 0 1
    1 0 1 -> 1 0
    1 1 0 -> 1 0
    1 1 1 -> 1 1
