 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -max_paths 1
        -transition_time
        -capacitance
Design : ExampleRocketSystem
Version: Q-2019.12-SP3
Date   : Wed Mar 16 20:34:43 2022
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95vn40c   Library: saed32rvt_ss0p95vn40c
Wire Load Model Mode: Inactive.

  Startpoint: tile/core/csr/reg_pmp_7_addr_reg_0_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: tile/frontend/tlb/sectored_entries_3_data_0_reg_6_
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.90       0.90
  tile/core/csr/reg_pmp_7_addr_reg_0_/CLK (SDFFX1_RVT)
                                                          0.13      0.00 #     0.90 r
  tile/core/csr/reg_pmp_7_addr_reg_0_/Q (SDFFX1_RVT)
                                                1.94      0.04      0.22       1.12 r
  tile/core/csr/U2658/A0 (HADDX2_RVT)                     0.04      0.00 *     1.12 r
  tile/core/csr/U2658/C1 (HADDX2_RVT)           3.45      0.04      0.09       1.21 r
  tile/core/csr/U1693/A1 (AND2X1_RVT)                     0.04      0.00 *     1.21 r
  tile/core/csr/U1693/Y (AND2X1_RVT)            1.30      0.03      0.06       1.27 r
  tile/core/csr/U1692/A1 (AND2X1_RVT)                     0.03      0.00 *     1.27 r
  tile/core/csr/U1692/Y (AND2X1_RVT)            2.18      0.04      0.07       1.34 r
  tile/core/csr/U52/A1 (AND2X1_RVT)                       0.04      0.00 *     1.34 r
  tile/core/csr/U52/Y (AND2X1_RVT)              1.75      0.03      0.07       1.40 r
  tile/core/csr/U2671/B0 (HADDX2_RVT)                     0.03      0.00 *     1.40 r
  tile/core/csr/U2671/C1 (HADDX2_RVT)           2.10      0.04      0.08       1.48 r
  tile/core/csr/U2674/B0 (HADDX1_RVT)                     0.04      0.00 *     1.48 r
  tile/core/csr/U2674/C1 (HADDX1_RVT)           1.55      0.04      0.08       1.56 r
  tile/core/csr/U2677/B0 (HADDX1_RVT)                     0.04      0.00 *     1.56 r
  tile/core/csr/U2677/C1 (HADDX1_RVT)           1.38      0.04      0.08       1.63 r
  tile/core/csr/U2680/B0 (HADDX2_RVT)                     0.04      0.00 *     1.63 r
  tile/core/csr/U2680/C1 (HADDX2_RVT)           2.34      0.04      0.08       1.71 r
  tile/core/csr/U2683/B0 (HADDX2_RVT)                     0.04      0.00 *     1.71 r
  tile/core/csr/U2683/C1 (HADDX2_RVT)           2.19      0.04      0.08       1.79 r
  tile/core/csr/U2686/B0 (HADDX1_RVT)                     0.04      0.00 *     1.79 r
  tile/core/csr/U2686/C1 (HADDX1_RVT)           1.47      0.04      0.08       1.87 r
  tile/core/csr/U2689/B0 (HADDX2_RVT)                     0.04      0.00 *     1.87 r
  tile/core/csr/U2689/C1 (HADDX2_RVT)           2.52      0.04      0.08       1.95 r
  tile/core/csr/U53/A1 (AND2X1_RVT)                       0.04      0.00 *     1.95 r
  tile/core/csr/U53/Y (AND2X1_RVT)              2.20      0.04      0.07       2.02 r
  tile/core/csr/U54/A1 (AND2X1_RVT)                       0.04      0.00 *     2.02 r
  tile/core/csr/U54/Y (AND2X1_RVT)              1.97      0.03      0.07       2.09 r
  tile/core/csr/U55/A1 (AND2X1_RVT)                       0.03      0.00 *     2.09 r
  tile/core/csr/U55/Y (AND2X1_RVT)              2.28      0.04      0.07       2.16 r
  tile/core/csr/U56/A1 (AND2X1_RVT)                       0.04      0.00 *     2.16 r
  tile/core/csr/U56/Y (AND2X1_RVT)              1.94      0.03      0.07       2.22 r
  tile/core/csr/U57/A1 (AND2X1_RVT)                       0.03      0.00 *     2.22 r
  tile/core/csr/U57/Y (AND2X1_RVT)              1.93      0.03      0.07       2.29 r
  tile/core/csr/U58/A1 (AND2X1_RVT)                       0.03      0.00 *     2.29 r
  tile/core/csr/U58/Y (AND2X1_RVT)              1.56      0.03      0.06       2.35 r
  tile/core/csr/U59/A1 (AND2X1_RVT)                       0.03      0.00 *     2.35 r
  tile/core/csr/U59/Y (AND2X1_RVT)              1.73      0.03      0.06       2.42 r
  tile/core/csr/U60/A1 (AND2X1_RVT)                       0.03      0.00 *     2.42 r
  tile/core/csr/U60/Y (AND2X1_RVT)              1.18      0.03      0.06       2.48 r
  tile/core/csr/U2715/B0 (HADDX2_RVT)                     0.03      0.00 *     2.48 r
  tile/core/csr/U2715/C1 (HADDX2_RVT)           1.93      0.04      0.07       2.55 r
  tile/core/csr/U1687/A1 (AND2X1_RVT)                     0.04      0.00 *     2.55 r
  tile/core/csr/U1687/Y (AND2X1_RVT)            1.76      0.03      0.07       2.62 r
  tile/core/csr/U62/A1 (AND2X1_RVT)                       0.03      0.00 *     2.62 r
  tile/core/csr/U62/Y (AND2X1_RVT)              1.71      0.03      0.06       2.68 r
  tile/core/csr/U2722/B0 (HADDX2_RVT)                     0.03      0.00 *     2.68 r
  tile/core/csr/U2722/C1 (HADDX2_RVT)           2.53      0.04      0.08       2.76 r
  tile/core/csr/U1690/A1 (AND2X1_RVT)                     0.04      0.00 *     2.76 r
  tile/core/csr/U1690/Y (AND2X1_RVT)            1.62      0.03      0.07       2.83 r
  tile/core/csr/U67/A1 (AND2X1_RVT)                       0.03      0.00 *     2.83 r
  tile/core/csr/U67/Y (AND2X1_RVT)              2.20      0.04      0.07       2.90 r
  tile/core/csr/U68/A1 (AND2X1_RVT)                       0.04      0.00 *     2.90 r
  tile/core/csr/U68/Y (AND2X1_RVT)              1.39      0.03      0.06       2.96 r
  tile/core/csr/U2731/B0 (HADDX1_RVT)                     0.03      0.00 *     2.96 r
  tile/core/csr/U2731/SO (HADDX1_RVT)           0.74      0.03      0.11       3.07 f
  tile/core/csr/U1691/A2 (NOR2X1_RVT)                     0.03      0.00 *     3.07 f
  tile/core/csr/U1691/Y (NOR2X1_RVT)            1.48      0.03      0.08       3.16 r
  tile/core/csr/io_pmp_7_mask[29] (CSRFile)                         0.00       3.16 r
  tile/core/io_ptw_pmp_7_mask[29] (Rocket)                          0.00       3.16 r
  tile/ptw/io_dpath_pmp_7_mask[29] (PTW)                            0.00       3.16 r
  tile/ptw/io_requestor_1_pmp_7_mask[29] (PTW) <-                   0.00       3.16 r
  tile/frontend/io_ptw_pmp_7_mask[29] (Frontend)                    0.00       3.16 r
  tile/frontend/tlb/io_ptw_pmp_7_mask[29] (TLB_1)                   0.00       3.16 r
  tile/frontend/tlb/pmp/io_pmp_7_mask[29] (PMPChecker_1)            0.00       3.16 r
  tile/frontend/tlb/pmp/U104/A2 (OR2X1_RVT)               0.03      0.00 *     3.16 r
  tile/frontend/tlb/pmp/U104/Y (OR2X1_RVT)      0.61      0.02      0.05       3.21 r
  tile/frontend/tlb/pmp/U105/A2 (AND2X1_RVT)              0.02      0.00 *     3.21 r
  tile/frontend/tlb/pmp/U105/Y (AND2X1_RVT)     2.57      0.04      0.07       3.28 r
  tile/frontend/tlb/pmp/U118/A1 (NAND3X0_RVT)             0.04      0.00 *     3.28 r
  tile/frontend/tlb/pmp/U118/Y (NAND3X0_RVT)
                                                0.58      0.05      0.05       3.33 f
  tile/frontend/tlb/pmp/U158/A1 (NAND2X0_RVT)             0.05      0.00 *     3.33 f
  tile/frontend/tlb/pmp/U158/Y (NAND2X0_RVT)
                                                1.21      0.11      0.06       3.39 r
  tile/frontend/tlb/pmp/U547/A1 (NAND2X0_RVT)             0.11      0.00 *     3.39 r
  tile/frontend/tlb/pmp/U547/Y (NAND2X0_RVT)
                                                0.69      0.06      0.06       3.44 f
  tile/frontend/tlb/pmp/U550/A1 (NAND3X0_RVT)             0.06      0.00 *     3.44 f
  tile/frontend/tlb/pmp/U550/Y (NAND3X0_RVT)
                                                1.66      0.07      0.07       3.51 r
  tile/frontend/tlb/pmp/U116/A1 (NAND3X0_RVT)             0.07      0.00 *     3.51 r
  tile/frontend/tlb/pmp/U116/Y (NAND3X0_RVT)
                                                0.55      0.06      0.06       3.57 f
  tile/frontend/tlb/pmp/U115/A3 (NAND3X0_RVT)             0.06      0.00 *     3.57 f
  tile/frontend/tlb/pmp/U115/Y (NAND3X0_RVT)
                                                1.11      0.05      0.07       3.63 r
  tile/frontend/tlb/pmp/U67/A2 (NAND3X0_RVT)              0.05      0.00 *     3.63 r
  tile/frontend/tlb/pmp/U67/Y (NAND3X0_RVT)     1.74      0.09      0.09       3.72 f
  tile/frontend/tlb/pmp/U65/A (NBUFFX8_RVT)               0.09      0.00 *     3.72 f
  tile/frontend/tlb/pmp/U65/Y (NBUFFX8_RVT)    49.95      0.07      0.11       3.83 f
  tile/frontend/tlb/pmp/io_x (PMPChecker_1)                         0.00       3.83 f
  tile/frontend/tlb/U113/A1 (AND2X2_RVT)                  0.07      0.02 *     3.85 f
  tile/frontend/tlb/U113/Y (AND2X2_RVT)        11.25      0.07      0.12       3.98 f
  tile/frontend/tlb/U1638/A (NBUFFX32_RVT)                0.07      0.00 *     3.98 f
  tile/frontend/tlb/U1638/Y (NBUFFX32_RVT)     63.40      0.04      0.09       4.07 f
  tile/frontend/tlb/U1430/A1 (NAND2X0_RVT)                0.04      0.00 *     4.07 f
  tile/frontend/tlb/U1430/Y (NAND2X0_RVT)       0.56      0.05      0.04       4.12 r
  tile/frontend/tlb/U1429/A1 (NAND2X0_RVT)                0.05      0.00 *     4.12 r
  tile/frontend/tlb/U1429/Y (NAND2X0_RVT)       0.64      0.04      0.04       4.16 f
  tile/frontend/tlb/sectored_entries_3_data_0_reg_6_/D (SDFFX1_RVT)
                                                          0.04      0.00 *     4.16 f
  data arrival time                                                            4.16

  clock clock (rise edge)                                           3.50       3.50
  clock network delay (ideal)                                       0.90       4.40
  clock uncertainty                                                -0.16       4.24
  tile/frontend/tlb/sectored_entries_3_data_0_reg_6_/CLK (SDFFX1_RVT)
                                                                    0.00       4.24 r
  library setup time                                               -0.11       4.13
  data required time                                                           4.13
  ------------------------------------------------------------------------------------
  data required time                                                           4.13
  data arrival time                                                           -4.16
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.03


1
