<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<!-- <title>SysCtl Register PCLKSEL1</title> -->
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<table cellspacing="0" cellpadding="0">
 <tbody>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">SysCtl Register PCLKSEL1<div class="ingroups"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register.html">System Control Register Hardware Layer.</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Defines for the bit fields in the PCLKSEL1 register.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gadbe1aa2d6d7844804a98a0d7ac522672"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#gadbe1aa2d6d7844804a98a0d7ac522672">PCLKSEL1_QEI_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 1 , 0)</td></tr>
<tr class="memdesc:gadbe1aa2d6d7844804a98a0d7ac522672"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for the Quadrature Encoder Interface.  <a href="#gadbe1aa2d6d7844804a98a0d7ac522672">More...</a><br/></td></tr>
<tr class="separator:gadbe1aa2d6d7844804a98a0d7ac522672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab67d4ad4acdd3282b93ad2769ca84e90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#gab67d4ad4acdd3282b93ad2769ca84e90">PCLKSEL1_QEI_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gab67d4ad4acdd3282b93ad2769ca84e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f39795df471e9bc6ca28b654330d205"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga3f39795df471e9bc6ca28b654330d205">PCLKSEL1_GPIOINT_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 3 , 2)</td></tr>
<tr class="memdesc:ga3f39795df471e9bc6ca28b654330d205"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for GPIO interrupts.  <a href="#ga3f39795df471e9bc6ca28b654330d205">More...</a><br/></td></tr>
<tr class="separator:ga3f39795df471e9bc6ca28b654330d205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a5d82cc8b966d2d9855c205a6a29cb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga9a5d82cc8b966d2d9855c205a6a29cb4">PCLKSEL1_GPIOINT_S</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga9a5d82cc8b966d2d9855c205a6a29cb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c08466aeeda3fc4e477d0c2765f2370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga4c08466aeeda3fc4e477d0c2765f2370">PCLKSEL1_PCB_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 5 , 4)</td></tr>
<tr class="memdesc:ga4c08466aeeda3fc4e477d0c2765f2370"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for the Pin Connect block.  <a href="#ga4c08466aeeda3fc4e477d0c2765f2370">More...</a><br/></td></tr>
<tr class="separator:ga4c08466aeeda3fc4e477d0c2765f2370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc42431d34ba70eac5293e7ecd053d2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#gadc42431d34ba70eac5293e7ecd053d2e">PCLKSEL1_PCB_S</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gadc42431d34ba70eac5293e7ecd053d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6375b57d5895b2653db8199fa17d2cc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga6375b57d5895b2653db8199fa17d2cc7">PCLKSEL1_I2C1_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 7 , 6)</td></tr>
<tr class="memdesc:ga6375b57d5895b2653db8199fa17d2cc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for I2C1.  <a href="#ga6375b57d5895b2653db8199fa17d2cc7">More...</a><br/></td></tr>
<tr class="separator:ga6375b57d5895b2653db8199fa17d2cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga007fa323a115f359a506af7b4ab0cf3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga007fa323a115f359a506af7b4ab0cf3b">PCLKSEL1_I2C1_S</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga007fa323a115f359a506af7b4ab0cf3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga830e565184242d268f9aa8767398271c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga830e565184242d268f9aa8767398271c">PCLKSEL1_SSP0_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 11,10)</td></tr>
<tr class="memdesc:ga830e565184242d268f9aa8767398271c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for SSP0.  <a href="#ga830e565184242d268f9aa8767398271c">More...</a><br/></td></tr>
<tr class="separator:ga830e565184242d268f9aa8767398271c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57183f016cff3ed1ed66f3b2d7d52752"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga57183f016cff3ed1ed66f3b2d7d52752">PCLKSEL1_SSP0_S</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga57183f016cff3ed1ed66f3b2d7d52752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2718614c4fef5d3e8850294d1499b02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#gab2718614c4fef5d3e8850294d1499b02">PCLKSEL1_TIMER2_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 13,12)</td></tr>
<tr class="memdesc:gab2718614c4fef5d3e8850294d1499b02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for TIMER2.  <a href="#gab2718614c4fef5d3e8850294d1499b02">More...</a><br/></td></tr>
<tr class="separator:gab2718614c4fef5d3e8850294d1499b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa79bc746bc57b06b8cab03b29f1d280"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#gaaa79bc746bc57b06b8cab03b29f1d280">PCLKSEL1_TIMER2_S</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gaaa79bc746bc57b06b8cab03b29f1d280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a6e1cfcf8d5400d773cb34e88a62914"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga9a6e1cfcf8d5400d773cb34e88a62914">PCLKSEL1_TIMER3_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 15,14)</td></tr>
<tr class="memdesc:ga9a6e1cfcf8d5400d773cb34e88a62914"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for TIMER3.  <a href="#ga9a6e1cfcf8d5400d773cb34e88a62914">More...</a><br/></td></tr>
<tr class="separator:ga9a6e1cfcf8d5400d773cb34e88a62914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21e80f9ce6d515720dd34e74440ffd1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga21e80f9ce6d515720dd34e74440ffd1b">PCLKSEL1_TIMER3_S</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga21e80f9ce6d515720dd34e74440ffd1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60603cab4c7ebf727bdd420a5d419978"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga60603cab4c7ebf727bdd420a5d419978">PCLKSEL1_UART2_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 17,16)</td></tr>
<tr class="memdesc:ga60603cab4c7ebf727bdd420a5d419978"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for UART2.  <a href="#ga60603cab4c7ebf727bdd420a5d419978">More...</a><br/></td></tr>
<tr class="separator:ga60603cab4c7ebf727bdd420a5d419978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a307c12b5ebb9f440837c9f78707b19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga6a307c12b5ebb9f440837c9f78707b19">PCLKSEL1_UART2_S</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga6a307c12b5ebb9f440837c9f78707b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53423a41eb8f13302b2a4c0f3e43bc2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga53423a41eb8f13302b2a4c0f3e43bc2f">PCLKSEL1_UART3_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 19,18)</td></tr>
<tr class="memdesc:ga53423a41eb8f13302b2a4c0f3e43bc2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for UART3.  <a href="#ga53423a41eb8f13302b2a4c0f3e43bc2f">More...</a><br/></td></tr>
<tr class="separator:ga53423a41eb8f13302b2a4c0f3e43bc2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7050b20921d5d2f55eb9d78355c58044"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga7050b20921d5d2f55eb9d78355c58044">PCLKSEL1_UART3_S</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga7050b20921d5d2f55eb9d78355c58044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ef14ede12cf3c76f689427fb8f931dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga5ef14ede12cf3c76f689427fb8f931dd">PCLKSEL1_I2C2_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 21,20)</td></tr>
<tr class="memdesc:ga5ef14ede12cf3c76f689427fb8f931dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for I2C2.  <a href="#ga5ef14ede12cf3c76f689427fb8f931dd">More...</a><br/></td></tr>
<tr class="separator:ga5ef14ede12cf3c76f689427fb8f931dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e0d09026f105d53cf2d17f1930a65f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga1e0d09026f105d53cf2d17f1930a65f6">PCLKSEL1_I2C2_S</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ga1e0d09026f105d53cf2d17f1930a65f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf95c6e9c3efc702929ad4ddc09e84872"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#gaf95c6e9c3efc702929ad4ddc09e84872">PCLKSEL1_I2S_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 23,22)</td></tr>
<tr class="memdesc:gaf95c6e9c3efc702929ad4ddc09e84872"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for I2S.  <a href="#gaf95c6e9c3efc702929ad4ddc09e84872">More...</a><br/></td></tr>
<tr class="separator:gaf95c6e9c3efc702929ad4ddc09e84872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e2ea7d1ffae940d213d18701a16836b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga3e2ea7d1ffae940d213d18701a16836b">PCLKSEL1_I2S_S</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ga3e2ea7d1ffae940d213d18701a16836b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bf46e66a72490fe2923e0f681a1894a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga8bf46e66a72490fe2923e0f681a1894a">PCLKSEL1_RIT_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 27,26)</td></tr>
<tr class="memdesc:ga8bf46e66a72490fe2923e0f681a1894a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for Repetitive Interrupt Timer.  <a href="#ga8bf46e66a72490fe2923e0f681a1894a">More...</a><br/></td></tr>
<tr class="separator:ga8bf46e66a72490fe2923e0f681a1894a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59c1a856587b9fcc279f0659d2d41578"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga59c1a856587b9fcc279f0659d2d41578">PCLKSEL1_RIT_S</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:ga59c1a856587b9fcc279f0659d2d41578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa76529896ca6f83b130d05c2bb76b9ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#gaa76529896ca6f83b130d05c2bb76b9ab">PCLKSEL1_SYSCON_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 29,28)</td></tr>
<tr class="memdesc:gaa76529896ca6f83b130d05c2bb76b9ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for the System Control block.  <a href="#gaa76529896ca6f83b130d05c2bb76b9ab">More...</a><br/></td></tr>
<tr class="separator:gaa76529896ca6f83b130d05c2bb76b9ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0762c8d9047af624d967ca521f98f0b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga0762c8d9047af624d967ca521f98f0b4">PCLKSEL1_SYSCON_S</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ga0762c8d9047af624d967ca521f98f0b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12fbcb00e520c81620f9686b3dc12db2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga12fbcb00e520c81620f9686b3dc12db2">PCLKSEL1_MC_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 31,30)</td></tr>
<tr class="memdesc:ga12fbcb00e520c81620f9686b3dc12db2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock selection for the Motor Control PWM.  <a href="#ga12fbcb00e520c81620f9686b3dc12db2">More...</a><br/></td></tr>
<tr class="separator:ga12fbcb00e520c81620f9686b3dc12db2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga764208f3c744a45c8968aaf594bd8df6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga764208f3c744a45c8968aaf594bd8df6">PCLKSEL1_MC_S</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:ga764208f3c744a45c8968aaf594bd8df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Defines for the bit fields in the PCLKSEL1 register. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga3f39795df471e9bc6ca28b654330d205"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL1_GPIOINT_M&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 3 , 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral clock selection for GPIO interrupts. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01049">1049</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9a5d82cc8b966d2d9855c205a6a29cb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL1_GPIOINT_S&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01050">1050</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6375b57d5895b2653db8199fa17d2cc7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL1_I2C1_M&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 7 , 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral clock selection for I2C1. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01057">1057</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga007fa323a115f359a506af7b4ab0cf3b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL1_I2C1_S&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01058">1058</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5ef14ede12cf3c76f689427fb8f931dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL1_I2C2_M&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 21,20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral clock selection for I2C2. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01081">1081</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1e0d09026f105d53cf2d17f1930a65f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL1_I2C2_S&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01082">1082</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf95c6e9c3efc702929ad4ddc09e84872"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL1_I2S_M&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 23,22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral clock selection for I2S. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01085">1085</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3e2ea7d1ffae940d213d18701a16836b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL1_I2S_S&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01086">1086</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga12fbcb00e520c81620f9686b3dc12db2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL1_MC_M&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 31,30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral clock selection for the Motor Control PWM. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01097">1097</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga764208f3c744a45c8968aaf594bd8df6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL1_MC_S&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01098">1098</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4c08466aeeda3fc4e477d0c2765f2370"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL1_PCB_M&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 5 , 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral clock selection for the Pin Connect block. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01053">1053</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadc42431d34ba70eac5293e7ecd053d2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL1_PCB_S&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01054">1054</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadbe1aa2d6d7844804a98a0d7ac522672"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL1_QEI_M&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 1 , 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral clock selection for the Quadrature Encoder Interface. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01045">1045</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab67d4ad4acdd3282b93ad2769ca84e90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL1_QEI_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01046">1046</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8bf46e66a72490fe2923e0f681a1894a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL1_RIT_M&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 27,26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral clock selection for Repetitive Interrupt Timer. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01089">1089</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga59c1a856587b9fcc279f0659d2d41578"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL1_RIT_S&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01090">1090</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga830e565184242d268f9aa8767398271c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL1_SSP0_M&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 11,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral clock selection for SSP0. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01061">1061</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga57183f016cff3ed1ed66f3b2d7d52752"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL1_SSP0_S&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01062">1062</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa76529896ca6f83b130d05c2bb76b9ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL1_SYSCON_M&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 29,28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral clock selection for the System Control block. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01093">1093</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0762c8d9047af624d967ca521f98f0b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL1_SYSCON_S&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01094">1094</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab2718614c4fef5d3e8850294d1499b02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL1_TIMER2_M&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 13,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral clock selection for TIMER2. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01065">1065</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaa79bc746bc57b06b8cab03b29f1d280"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL1_TIMER2_S&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01066">1066</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9a6e1cfcf8d5400d773cb34e88a62914"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL1_TIMER3_M&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 15,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral clock selection for TIMER3. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01069">1069</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga21e80f9ce6d515720dd34e74440ffd1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL1_TIMER3_S&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01070">1070</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga60603cab4c7ebf727bdd420a5d419978"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL1_UART2_M&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 17,16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral clock selection for UART2. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01073">1073</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6a307c12b5ebb9f440837c9f78707b19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL1_UART2_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01074">1074</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga53423a41eb8f13302b2a4c0f3e43bc2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL1_UART3_M&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 19,18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral clock selection for UART3. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01077">1077</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7050b20921d5d2f55eb9d78355c58044"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL1_UART3_S&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01078">1078</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
</body>
</html>
