{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637180215485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637180215486 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 18 00:16:55 2021 " "Processing started: Thu Nov 18 00:16:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637180215486 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1637180215486 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_ALU -c CPU_ALU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_ALU -c CPU_ALU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1637180215486 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1637180218020 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1637180218021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_ALU " "Found entity 1: CPU_ALU" {  } { { "CPU_ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/CPU_ALU/CPU_ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637180258224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637180258224 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry CPU_ALU.v(19) " "Verilog HDL Implicit Net warning at CPU_ALU.v(19): created implicit net for \"carry\"" {  } { { "CPU_ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/CPU_ALU/CPU_ALU.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1637180258225 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_ALU " "Elaborating entity \"CPU_ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1637180258868 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 CPU_ALU.v(75) " "Verilog HDL assignment warning at CPU_ALU.v(75): truncated value with size 32 to match size of target (31)" {  } { { "CPU_ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/CPU_ALU/CPU_ALU.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1637180259032 "|CPU_ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 33 CPU_ALU.v(82) " "Verilog HDL assignment warning at CPU_ALU.v(82): truncated value with size 64 to match size of target (33)" {  } { { "CPU_ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/CPU_ALU/CPU_ALU.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1637180259033 "|CPU_ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CPU_ALU.v(91) " "Verilog HDL assignment warning at CPU_ALU.v(91): truncated value with size 32 to match size of target (1)" {  } { { "CPU_ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/CPU_ALU/CPU_ALU.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1637180259037 "|CPU_ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NZCV CPU_ALU.v(36) " "Verilog HDL Always Construct warning at CPU_ALU.v(36): inferring latch(es) for variable \"NZCV\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU_ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/CPU_ALU/CPU_ALU.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1637180259040 "|CPU_ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result CPU_ALU.v(36) " "Verilog HDL Always Construct warning at CPU_ALU.v(36): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU_ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/CPU_ALU/CPU_ALU.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1637180259042 "|CPU_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] CPU_ALU.v(36) " "Inferred latch for \"result\[0\]\" at CPU_ALU.v(36)" {  } { { "CPU_ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/CPU_ALU/CPU_ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637180259060 "|CPU_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] CPU_ALU.v(36) " "Inferred latch for \"result\[1\]\" at CPU_ALU.v(36)" {  } { { "CPU_ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/CPU_ALU/CPU_ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637180259060 "|CPU_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] CPU_ALU.v(36) " "Inferred latch for \"result\[2\]\" at CPU_ALU.v(36)" {  } { { "CPU_ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/CPU_ALU/CPU_ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637180259061 "|CPU_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] CPU_ALU.v(36) " "Inferred latch for \"result\[3\]\" at CPU_ALU.v(36)" {  } { { "CPU_ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/CPU_ALU/CPU_ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637180259061 "|CPU_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] CPU_ALU.v(36) " "Inferred latch for \"result\[4\]\" at CPU_ALU.v(36)" {  } { { "CPU_ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/CPU_ALU/CPU_ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637180259061 "|CPU_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] CPU_ALU.v(36) " "Inferred latch for \"result\[5\]\" at CPU_ALU.v(36)" {  } { { "CPU_ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/CPU_ALU/CPU_ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637180259062 "|CPU_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] CPU_ALU.v(36) " "Inferred latch for \"result\[6\]\" at CPU_ALU.v(36)" {  } { { "CPU_ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/CPU_ALU/CPU_ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637180259062 "|CPU_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] CPU_ALU.v(36) " "Inferred latch for \"result\[7\]\" at CPU_ALU.v(36)" {  } { { "CPU_ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/CPU_ALU/CPU_ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637180259063 "|CPU_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] CPU_ALU.v(36) " "Inferred latch for \"result\[8\]\" at CPU_ALU.v(36)" {  } { { "CPU_ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/CPU_ALU/CPU_ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637180259063 "|CPU_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] CPU_ALU.v(36) " "Inferred latch for \"result\[9\]\" at CPU_ALU.v(36)" {  } { { "CPU_ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/CPU_ALU/CPU_ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637180259064 "|CPU_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] CPU_ALU.v(36) " "Inferred latch for \"result\[10\]\" at CPU_ALU.v(36)" {  } { { "CPU_ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/CPU_ALU/CPU_ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637180259064 "|CPU_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] CPU_ALU.v(36) " "Inferred latch for \"result\[11\]\" at CPU_ALU.v(36)" {  } { { "CPU_ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/CPU_ALU/CPU_ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637180259064 "|CPU_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] CPU_ALU.v(36) " "Inferred latch for \"result\[12\]\" at CPU_ALU.v(36)" {  } { { "CPU_ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/CPU_ALU/CPU_ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637180259065 "|CPU_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] CPU_ALU.v(36) " "Inferred latch for \"result\[13\]\" at CPU_ALU.v(36)" {  } { { "CPU_ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/CPU_ALU/CPU_ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637180259065 "|CPU_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] CPU_ALU.v(36) " "Inferred latch for \"result\[14\]\" at CPU_ALU.v(36)" {  } { { "CPU_ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/CPU_ALU/CPU_ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637180259066 "|CPU_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] CPU_ALU.v(36) " "Inferred latch for \"result\[15\]\" at CPU_ALU.v(36)" {  } { { "CPU_ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/CPU_ALU/CPU_ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637180259066 "|CPU_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] CPU_ALU.v(36) " "Inferred latch for \"result\[16\]\" at CPU_ALU.v(36)" {  } { { "CPU_ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/CPU_ALU/CPU_ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637180259066 "|CPU_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] CPU_ALU.v(36) " "Inferred latch for \"result\[17\]\" at CPU_ALU.v(36)" {  } { { "CPU_ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/CPU_ALU/CPU_ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637180259067 "|CPU_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] CPU_ALU.v(36) " "Inferred latch for \"result\[18\]\" at CPU_ALU.v(36)" {  } { { "CPU_ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/CPU_ALU/CPU_ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637180259067 "|CPU_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] CPU_ALU.v(36) " "Inferred latch for \"result\[19\]\" at CPU_ALU.v(36)" {  } { { "CPU_ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/CPU_ALU/CPU_ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637180259068 "|CPU_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] CPU_ALU.v(36) " "Inferred latch for \"result\[20\]\" at CPU_ALU.v(36)" {  } { { "CPU_ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/CPU_ALU/CPU_ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637180259069 "|CPU_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] CPU_ALU.v(36) " "Inferred latch for \"result\[21\]\" at CPU_ALU.v(36)" {  } { { "CPU_ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/CPU_ALU/CPU_ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637180259069 "|CPU_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] CPU_ALU.v(36) " "Inferred latch for \"result\[22\]\" at CPU_ALU.v(36)" {  } { { "CPU_ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/CPU_ALU/CPU_ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637180259070 "|CPU_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] CPU_ALU.v(36) " "Inferred latch for \"result\[23\]\" at CPU_ALU.v(36)" {  } { { "CPU_ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/CPU_ALU/CPU_ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637180259070 "|CPU_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] CPU_ALU.v(36) " "Inferred latch for \"result\[24\]\" at CPU_ALU.v(36)" {  } { { "CPU_ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/CPU_ALU/CPU_ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637180259071 "|CPU_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] CPU_ALU.v(36) " "Inferred latch for \"result\[25\]\" at CPU_ALU.v(36)" {  } { { "CPU_ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/CPU_ALU/CPU_ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637180259071 "|CPU_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] CPU_ALU.v(36) " "Inferred latch for \"result\[26\]\" at CPU_ALU.v(36)" {  } { { "CPU_ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/CPU_ALU/CPU_ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637180259071 "|CPU_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] CPU_ALU.v(36) " "Inferred latch for \"result\[27\]\" at CPU_ALU.v(36)" {  } { { "CPU_ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/CPU_ALU/CPU_ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637180259072 "|CPU_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] CPU_ALU.v(36) " "Inferred latch for \"result\[28\]\" at CPU_ALU.v(36)" {  } { { "CPU_ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/CPU_ALU/CPU_ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637180259072 "|CPU_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] CPU_ALU.v(36) " "Inferred latch for \"result\[29\]\" at CPU_ALU.v(36)" {  } { { "CPU_ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/CPU_ALU/CPU_ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637180259072 "|CPU_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] CPU_ALU.v(36) " "Inferred latch for \"result\[30\]\" at CPU_ALU.v(36)" {  } { { "CPU_ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/CPU_ALU/CPU_ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637180259073 "|CPU_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] CPU_ALU.v(36) " "Inferred latch for \"result\[31\]\" at CPU_ALU.v(36)" {  } { { "CPU_ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/CPU_ALU/CPU_ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637180259084 "|CPU_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[32\] CPU_ALU.v(36) " "Inferred latch for \"result\[32\]\" at CPU_ALU.v(36)" {  } { { "CPU_ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/CPU_ALU/CPU_ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637180259085 "|CPU_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZCV\[0\] CPU_ALU.v(36) " "Inferred latch for \"NZCV\[0\]\" at CPU_ALU.v(36)" {  } { { "CPU_ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/CPU_ALU/CPU_ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637180259085 "|CPU_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZCV\[1\] CPU_ALU.v(36) " "Inferred latch for \"NZCV\[1\]\" at CPU_ALU.v(36)" {  } { { "CPU_ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/CPU_ALU/CPU_ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637180259092 "|CPU_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZCV\[2\] CPU_ALU.v(36) " "Inferred latch for \"NZCV\[2\]\" at CPU_ALU.v(36)" {  } { { "CPU_ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/CPU_ALU/CPU_ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637180259092 "|CPU_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZCV\[3\] CPU_ALU.v(36) " "Inferred latch for \"NZCV\[3\]\" at CPU_ALU.v(36)" {  } { { "CPU_ALU.v" "" { Text "C:/Users/user/Desktop/Verilog/CPU_ALU/CPU_ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637180259092 "|CPU_ALU"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637180261257 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 18 00:17:41 2021 " "Processing ended: Thu Nov 18 00:17:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637180261257 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637180261257 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637180261257 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1637180261257 ""}
