(module "MSP432P401RIRGCR" (layer F.Cu) (tedit 620D2CD2)
  (descr "MSP432P401RIRGCR, VQFN-64 TI MCU ROHS")
  (tags "VQFN-64 TI MCU ROHS, Embedded Processors & Controllers, TI MCU")
  (fp_text reference REF** (at 0 -6.68998) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value MSP432P401RIRGCR (at 0 6.68998) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_arc (start 5.303213 4.638621) (end 5.180023 4.639891) (angle 1.181314) (layer F.SilkS) (width 0.24892))
  (fp_circle (center 4.500038 4.499886) (end 4.530036 4.499886) (layer F.SilkS) (width 0.059995))
  (fp_circle (center 5.322085 3.749949) (end 5.522085 3.749949) (layer F.Fab) (width 0.4))
  (fp_line (start -4.27507 4.68998) (end -4.690107 4.68998) (layer F.SilkS) (width 0.199898))
  (fp_line (start -4.690107 4.68998) (end -4.690107 4.274943) (layer F.SilkS) (width 0.199898))
  (fp_line (start -4.27507 -4.68998) (end -4.690107 -4.68998) (layer F.SilkS) (width 0.199898))
  (fp_line (start -4.690107 -4.68998) (end -4.690107 -4.274943) (layer F.SilkS) (width 0.199898))
  (fp_line (start 4.690107 -4.274943) (end 4.690107 -4.68998) (layer F.SilkS) (width 0.199898))
  (fp_line (start 4.690107 -4.68998) (end 4.275121 -4.68998) (layer F.SilkS) (width 0.199898))
  (fp_line (start 4.690107 4.274943) (end 4.690107 4.68998) (layer F.SilkS) (width 0.199898))
  (fp_line (start 4.690107 4.68998) (end 4.275121 4.68998) (layer F.SilkS) (width 0.199898))
  (pad 1 smd rect (at 4.57507 3.749949 180) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 2 smd rect (at 4.57507 3.249822 180) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 3 smd rect (at 4.57507 2.749949 180) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 4 smd rect (at 4.57507 2.249822 180) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 5 smd rect (at 4.57507 1.749949 180) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 6 smd rect (at 4.57507 1.249822 180) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 7 smd rect (at 4.57507 0.749949 180) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 8 smd rect (at 4.57507 0.249822 180) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 9 smd rect (at 4.57507 -0.250051 180) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 10 smd rect (at 4.57507 -0.750178 180) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 11 smd rect (at 4.57507 -1.250051 180) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 12 smd rect (at 4.57507 -1.750178 180) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 13 smd rect (at 4.57507 -2.250051 180) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 14 smd rect (at 4.57507 -2.750178 180) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 15 smd rect (at 4.57507 -3.250051 180) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 16 smd rect (at 4.57507 -3.750178 180) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 17 smd rect (at 3.750076 -4.575171 270) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 18 smd rect (at 3.249949 -4.575171 270) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 19 smd rect (at 2.750076 -4.575171 270) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 20 smd rect (at 2.249949 -4.575171 270) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 21 smd rect (at 1.750076 -4.575171 270) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 22 smd rect (at 1.249949 -4.575171 270) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 23 smd rect (at 0.750076 -4.575171 270) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 24 smd rect (at 0.249949 -4.575171 270) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 25 smd rect (at -0.249924 -4.575171 270) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 26 smd rect (at -0.750051 -4.575171 270) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 27 smd rect (at -1.249924 -4.575171 270) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 28 smd rect (at -1.750051 -4.575171 270) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 29 smd rect (at -2.249924 -4.575171 270) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 30 smd rect (at -2.750051 -4.575171 270) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 31 smd rect (at -3.249924 -4.575171 270) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 32 smd rect (at -3.750051 -4.575171 270) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 33 smd rect (at -4.575044 -3.750178) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 34 smd rect (at -4.575044 -3.250051 180) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 35 smd rect (at -4.575044 -2.750178 180) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 36 smd rect (at -4.575044 -2.250051 180) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 37 smd rect (at -4.575044 -1.750178 180) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 38 smd rect (at -4.575044 -1.250051 180) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 39 smd rect (at -4.575044 -0.750178 180) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 40 smd rect (at -4.575044 -0.250051 180) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 41 smd rect (at -4.575044 0.249822 180) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 42 smd rect (at -4.575044 0.749949 180) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 43 smd rect (at -4.575044 1.249822 180) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 44 smd rect (at -4.575044 1.749949 180) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 45 smd rect (at -4.575044 2.249822 180) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 46 smd rect (at -4.575044 2.749949 180) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 47 smd rect (at -4.575044 3.249822 180) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 48 smd rect (at -4.575044 3.749949 180) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 49 smd rect (at -3.750051 4.574943 270) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 50 smd rect (at -3.249924 4.574943 270) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 51 smd rect (at -2.750051 4.574943 270) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 52 smd rect (at -2.249924 4.574943 270) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 53 smd rect (at -1.750051 4.574943 270) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 54 smd rect (at -1.249924 4.574943 270) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 55 smd rect (at -0.750051 4.574943 270) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 56 smd rect (at -0.249924 4.574943 270) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 57 smd rect (at 0.249949 4.574943 270) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 58 smd rect (at 0.750076 4.574943 270) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 59 smd rect (at 1.249949 4.574943 270) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 60 smd rect (at 1.750076 4.574943 270) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 61 smd rect (at 2.249949 4.574943 270) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 62 smd rect (at 2.750076 4.574943 270) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 63 smd rect (at 3.249949 4.574943 270) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 64 smd rect (at 3.750076 4.574943 270) (size 0.9 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 65 smd rect (at 0.000013 -0.000368 180) (size 4.5 4.5) (layers F.Cu F.Mask F.Paste))
  (fp_text user REF** (at 0 8.68998) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (model Z:\footprint/lcsc_embedded_processors_controllers/packages3d/MSP432P401RIRGCR.wrl
    (at (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 -180))
  )
)