// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fiat_25519_carry_square_fiat_25519_carry_square,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=95,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=5776,HLS_SYN_LUT=7766,HLS_VERSION=2023_1_1}" *)

module fiat_25519_carry_square (
        ap_clk,
        ap_rst_n,
        m_axi_mem_AWVALID,
        m_axi_mem_AWREADY,
        m_axi_mem_AWADDR,
        m_axi_mem_AWID,
        m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT,
        m_axi_mem_AWQOS,
        m_axi_mem_AWREGION,
        m_axi_mem_AWUSER,
        m_axi_mem_WVALID,
        m_axi_mem_WREADY,
        m_axi_mem_WDATA,
        m_axi_mem_WSTRB,
        m_axi_mem_WLAST,
        m_axi_mem_WID,
        m_axi_mem_WUSER,
        m_axi_mem_ARVALID,
        m_axi_mem_ARREADY,
        m_axi_mem_ARADDR,
        m_axi_mem_ARID,
        m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT,
        m_axi_mem_ARQOS,
        m_axi_mem_ARREGION,
        m_axi_mem_ARUSER,
        m_axi_mem_RVALID,
        m_axi_mem_RREADY,
        m_axi_mem_RDATA,
        m_axi_mem_RLAST,
        m_axi_mem_RID,
        m_axi_mem_RUSER,
        m_axi_mem_RRESP,
        m_axi_mem_BVALID,
        m_axi_mem_BREADY,
        m_axi_mem_BRESP,
        m_axi_mem_BID,
        m_axi_mem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 39'd1;
parameter    ap_ST_fsm_state2 = 39'd2;
parameter    ap_ST_fsm_state3 = 39'd4;
parameter    ap_ST_fsm_state4 = 39'd8;
parameter    ap_ST_fsm_state5 = 39'd16;
parameter    ap_ST_fsm_state6 = 39'd32;
parameter    ap_ST_fsm_state7 = 39'd64;
parameter    ap_ST_fsm_state8 = 39'd128;
parameter    ap_ST_fsm_state9 = 39'd256;
parameter    ap_ST_fsm_state10 = 39'd512;
parameter    ap_ST_fsm_state11 = 39'd1024;
parameter    ap_ST_fsm_state12 = 39'd2048;
parameter    ap_ST_fsm_state13 = 39'd4096;
parameter    ap_ST_fsm_state14 = 39'd8192;
parameter    ap_ST_fsm_state15 = 39'd16384;
parameter    ap_ST_fsm_state16 = 39'd32768;
parameter    ap_ST_fsm_state17 = 39'd65536;
parameter    ap_ST_fsm_state18 = 39'd131072;
parameter    ap_ST_fsm_state19 = 39'd262144;
parameter    ap_ST_fsm_state20 = 39'd524288;
parameter    ap_ST_fsm_state21 = 39'd1048576;
parameter    ap_ST_fsm_state22 = 39'd2097152;
parameter    ap_ST_fsm_state23 = 39'd4194304;
parameter    ap_ST_fsm_state24 = 39'd8388608;
parameter    ap_ST_fsm_state25 = 39'd16777216;
parameter    ap_ST_fsm_state26 = 39'd33554432;
parameter    ap_ST_fsm_state27 = 39'd67108864;
parameter    ap_ST_fsm_state28 = 39'd134217728;
parameter    ap_ST_fsm_state29 = 39'd268435456;
parameter    ap_ST_fsm_state30 = 39'd536870912;
parameter    ap_ST_fsm_state31 = 39'd1073741824;
parameter    ap_ST_fsm_state32 = 39'd2147483648;
parameter    ap_ST_fsm_state33 = 39'd4294967296;
parameter    ap_ST_fsm_state34 = 39'd8589934592;
parameter    ap_ST_fsm_state35 = 39'd17179869184;
parameter    ap_ST_fsm_state36 = 39'd34359738368;
parameter    ap_ST_fsm_state37 = 39'd68719476736;
parameter    ap_ST_fsm_state38 = 39'd137438953472;
parameter    ap_ST_fsm_state39 = 39'd274877906944;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_ID_WIDTH = 1;
parameter    C_M_AXI_MEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_MEM_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_USER_VALUE = 0;
parameter    C_M_AXI_MEM_PROT_VALUE = 0;
parameter    C_M_AXI_MEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_MEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_mem_AWVALID;
input   m_axi_mem_AWREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_AWADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_AWID;
output  [7:0] m_axi_mem_AWLEN;
output  [2:0] m_axi_mem_AWSIZE;
output  [1:0] m_axi_mem_AWBURST;
output  [1:0] m_axi_mem_AWLOCK;
output  [3:0] m_axi_mem_AWCACHE;
output  [2:0] m_axi_mem_AWPROT;
output  [3:0] m_axi_mem_AWQOS;
output  [3:0] m_axi_mem_AWREGION;
output  [C_M_AXI_MEM_AWUSER_WIDTH - 1:0] m_axi_mem_AWUSER;
output   m_axi_mem_WVALID;
input   m_axi_mem_WREADY;
output  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_WDATA;
output  [C_M_AXI_MEM_WSTRB_WIDTH - 1:0] m_axi_mem_WSTRB;
output   m_axi_mem_WLAST;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_WID;
output  [C_M_AXI_MEM_WUSER_WIDTH - 1:0] m_axi_mem_WUSER;
output   m_axi_mem_ARVALID;
input   m_axi_mem_ARREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_ARADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_ARID;
output  [7:0] m_axi_mem_ARLEN;
output  [2:0] m_axi_mem_ARSIZE;
output  [1:0] m_axi_mem_ARBURST;
output  [1:0] m_axi_mem_ARLOCK;
output  [3:0] m_axi_mem_ARCACHE;
output  [2:0] m_axi_mem_ARPROT;
output  [3:0] m_axi_mem_ARQOS;
output  [3:0] m_axi_mem_ARREGION;
output  [C_M_AXI_MEM_ARUSER_WIDTH - 1:0] m_axi_mem_ARUSER;
input   m_axi_mem_RVALID;
output   m_axi_mem_RREADY;
input  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_RDATA;
input   m_axi_mem_RLAST;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_RID;
input  [C_M_AXI_MEM_RUSER_WIDTH - 1:0] m_axi_mem_RUSER;
input  [1:0] m_axi_mem_RRESP;
input   m_axi_mem_BVALID;
output   m_axi_mem_BREADY;
input  [1:0] m_axi_mem_BRESP;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_BID;
input  [C_M_AXI_MEM_BUSER_WIDTH - 1:0] m_axi_mem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [38:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] out1;
wire   [63:0] arg1;
reg    mem_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    mem_blk_n_AW;
wire    ap_CS_fsm_state32;
reg    mem_blk_n_B;
wire    ap_CS_fsm_state39;
wire   [63:0] arr_q1;
reg   [63:0] reg_674;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state20;
wire   [63:0] arr_q0;
wire    ap_CS_fsm_state22;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_ap_done;
reg   [63:0] reg_681;
wire    ap_CS_fsm_state23;
reg   [63:0] reg_687;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state21;
reg   [63:0] reg_693;
wire    ap_CS_fsm_state24;
wire   [31:0] grp_fu_653_p2;
reg   [31:0] reg_699;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state16;
reg   [63:0] reg_704;
reg   [61:0] trunc_ln_reg_1868;
reg   [61:0] trunc_ln1_reg_1874;
wire   [3:0] arr_addr_reg_1885;
wire    ap_CS_fsm_state9;
wire   [3:0] arr_addr_1_reg_1891;
wire   [3:0] arr_addr_2_reg_1897;
wire   [3:0] arr_addr_3_reg_1903;
wire   [3:0] arr_addr_4_reg_1909;
wire   [3:0] arr_addr_5_reg_1915;
wire   [30:0] empty_38_fu_750_p1;
reg   [30:0] empty_38_reg_1923;
reg   [63:0] arr_load_5_reg_1928;
wire   [3:0] arr_addr_6_reg_1933;
wire   [3:0] arr_addr_7_reg_1938;
wire   [30:0] empty_36_fu_760_p1;
reg   [30:0] empty_36_reg_1950;
wire   [30:0] empty_40_fu_764_p1;
reg   [30:0] empty_40_reg_1955;
wire   [63:0] conv17_fu_768_p1;
reg   [63:0] conv17_reg_1960;
wire   [63:0] zext_ln30_fu_773_p1;
reg   [63:0] zext_ln30_reg_1966;
wire   [62:0] zext_ln30_8_fu_778_p1;
reg   [62:0] zext_ln30_8_reg_1971;
wire   [30:0] empty_37_fu_809_p1;
reg   [30:0] empty_37_reg_1982;
wire    ap_CS_fsm_state14;
wire   [30:0] empty_39_fu_813_p1;
reg   [30:0] empty_39_reg_1987;
wire   [63:0] zext_ln30_2_fu_817_p1;
reg   [63:0] zext_ln30_2_reg_1992;
wire   [62:0] zext_ln30_10_fu_829_p1;
reg   [62:0] zext_ln30_10_reg_1998;
wire   [30:0] empty_32_fu_855_p1;
reg   [30:0] empty_32_reg_2010;
wire    ap_CS_fsm_state15;
wire   [30:0] empty_41_fu_859_p1;
reg   [30:0] empty_41_reg_2015;
wire   [63:0] zext_ln30_4_fu_863_p1;
reg   [63:0] zext_ln30_4_reg_2020;
wire   [62:0] zext_ln30_11_fu_875_p1;
reg   [62:0] zext_ln30_11_reg_2028;
wire   [30:0] empty_33_fu_900_p1;
reg   [30:0] empty_33_reg_2039;
wire   [30:0] empty_34_fu_904_p1;
reg   [30:0] empty_34_reg_2044;
wire   [63:0] zext_ln30_6_fu_908_p1;
reg   [63:0] zext_ln30_6_reg_2049;
wire   [63:0] grp_fu_562_p2;
reg   [63:0] mul211_reg_2056;
wire   [30:0] empty_35_fu_941_p1;
reg   [30:0] empty_35_reg_2064;
wire    ap_CS_fsm_state17;
wire   [63:0] grp_fu_558_p2;
reg   [63:0] mul157_reg_2069;
wire    ap_CS_fsm_state19;
wire   [31:0] mul244_fu_659_p2;
reg   [31:0] mul244_reg_2086;
wire   [31:0] mul316_fu_664_p2;
reg   [31:0] mul316_reg_2092;
wire   [3:0] arr_addr_8_reg_2097;
wire   [63:0] add_ln50_fu_1037_p2;
reg   [63:0] add_ln50_reg_2102;
wire   [63:0] add_ln50_2_fu_1049_p2;
reg   [63:0] add_ln50_2_reg_2107;
wire   [24:0] trunc_ln50_fu_1055_p1;
reg   [24:0] trunc_ln50_reg_2112;
wire   [24:0] trunc_ln50_1_fu_1059_p1;
reg   [24:0] trunc_ln50_1_reg_2117;
wire   [63:0] mul202_fu_578_p2;
reg   [63:0] mul202_reg_2128;
wire   [63:0] mul221_fu_583_p2;
reg   [63:0] mul221_reg_2133;
wire   [63:0] mul229_fu_588_p2;
reg   [63:0] mul229_reg_2138;
wire   [63:0] mul237_fu_593_p2;
reg   [63:0] mul237_reg_2143;
wire   [63:0] mul246_fu_598_p2;
reg   [63:0] mul246_reg_2148;
wire   [63:0] mul254_fu_603_p2;
reg   [63:0] mul254_reg_2153;
wire   [63:0] mul262_fu_608_p2;
reg   [63:0] mul262_reg_2158;
wire   [63:0] mul3_fu_1120_p3;
reg   [63:0] mul3_reg_2163;
wire   [63:0] mul4_fu_1134_p3;
reg   [63:0] mul4_reg_2168;
wire   [63:0] mul290_fu_613_p2;
reg   [63:0] mul290_reg_2173;
wire   [63:0] mul299_fu_618_p2;
reg   [63:0] mul299_reg_2178;
wire   [63:0] mul5_fu_1147_p3;
reg   [63:0] mul5_reg_2183;
wire   [63:0] mul318_fu_623_p2;
reg   [63:0] mul318_reg_2188;
wire   [63:0] mul325_fu_628_p2;
reg   [63:0] mul325_reg_2193;
wire   [63:0] mul6_fu_1160_p3;
reg   [63:0] mul6_reg_2198;
wire   [63:0] mul344_fu_633_p2;
reg   [63:0] mul344_reg_2203;
wire   [63:0] mul353_fu_638_p2;
reg   [63:0] mul353_reg_2208;
wire   [63:0] mul360_fu_643_p2;
reg   [63:0] mul360_reg_2213;
wire   [63:0] mul369_fu_648_p2;
reg   [63:0] mul369_reg_2218;
wire   [24:0] trunc_ln113_12_fu_1189_p1;
reg   [24:0] trunc_ln113_12_reg_2223;
wire   [24:0] trunc_ln50_2_fu_1197_p1;
reg   [24:0] trunc_ln50_2_reg_2228;
wire    ap_CS_fsm_state25;
wire   [63:0] add_ln50_4_fu_1201_p2;
reg   [63:0] add_ln50_4_reg_2233;
wire   [24:0] trunc_ln113_8_fu_1212_p1;
reg   [24:0] trunc_ln113_8_reg_2241;
wire   [25:0] trunc_ln113_fu_1236_p1;
reg   [25:0] trunc_ln113_reg_2258;
wire    ap_CS_fsm_state26;
reg   [37:0] lshr_ln113_6_reg_2264;
reg   [24:0] trunc_ln113_13_reg_2269;
wire   [24:0] add_ln114_2_fu_1459_p2;
reg   [24:0] add_ln114_2_reg_2274;
wire   [25:0] add_ln115_2_fu_1465_p2;
reg   [25:0] add_ln115_2_reg_2280;
wire   [24:0] add_ln116_fu_1471_p2;
reg   [24:0] add_ln116_reg_2285;
wire   [25:0] add_ln117_fu_1477_p2;
reg   [25:0] add_ln117_reg_2290;
wire   [24:0] add_ln118_fu_1483_p2;
reg   [24:0] add_ln118_reg_2295;
wire   [25:0] add_ln119_fu_1488_p2;
reg   [25:0] add_ln119_reg_2300;
reg   [38:0] trunc_ln113_17_reg_2305;
wire    ap_CS_fsm_state27;
wire   [24:0] add_ln120_fu_1582_p2;
reg   [24:0] add_ln120_reg_2310;
wire   [25:0] add_ln121_fu_1586_p2;
reg   [25:0] add_ln121_reg_2315;
wire   [24:0] add_ln122_fu_1597_p2;
reg   [24:0] add_ln122_reg_2320;
reg   [0:0] tmp_reg_2325;
wire    ap_CS_fsm_state28;
reg   [3:0] out1_w_address0;
reg    out1_w_ce0;
reg    out1_w_we0;
reg   [26:0] out1_w_d0;
wire   [26:0] out1_w_q0;
reg   [3:0] out1_w_address1;
reg    out1_w_ce1;
reg    out1_w_we1;
reg   [26:0] out1_w_d1;
reg   [3:0] arr_address0;
reg    arr_ce0;
reg    arr_we0;
reg   [63:0] arr_d0;
reg   [3:0] arr_address1;
reg    arr_ce1;
reg    arr_we1;
reg   [63:0] arr_d1;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_425_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_425_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_425_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_425_ap_ready;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_address0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_d0;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_ap_ready;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_BREADY;
wire   [30:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_3_2_0273_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_3_2_0273_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_3_1_0272_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_3_1_0272_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_3_0_0271_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_3_0_0271_out_ap_vld;
wire   [30:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_2_2_0270_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_2_2_0270_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_2_1_0269_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_2_1_0269_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_2_0_0268_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_2_0_0268_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_1_2_0267_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_1_2_0267_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_1_1_0266_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_1_1_0266_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_1_0_0265_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_1_0_0265_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_231_0264_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_231_0264_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_130_0263_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_130_0263_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_0_0262_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_0_0262_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_450_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_450_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_450_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_450_ap_ready;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_450_arr_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_450_arr_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_450_arr_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_450_arr_d0;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_450_arr_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_450_arr_ce1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_ap_ready;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_add18016_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_add18016_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_add15115_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_add15115_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_add13114_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_add13114_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_add11813_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_add11813_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_ap_ready;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_add371_129_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_add371_129_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_add239_127_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_add239_127_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_add301_125_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_add301_125_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_add21323_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_add21323_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_add33720_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_add33720_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_add27418_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_add27418_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_p_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_p_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_ap_ready;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_BREADY;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_out1_w_address0;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_out1_w_ce0;
reg    mem_AWVALID;
wire    mem_AWREADY;
reg   [63:0] mem_AWADDR;
reg   [31:0] mem_AWLEN;
reg    mem_WVALID;
wire    mem_WREADY;
reg    mem_ARVALID;
wire    mem_ARREADY;
reg   [63:0] mem_ARADDR;
reg   [31:0] mem_ARLEN;
wire    mem_RVALID;
reg    mem_RREADY;
wire   [31:0] mem_RDATA;
wire   [8:0] mem_RFIFONUM;
wire    mem_BVALID;
reg    mem_BREADY;
reg    grp_fiat_25519_carry_square_Pipeline_1_fu_425_ap_start_reg;
reg    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_ap_start_reg;
reg   [30:0] arg1_r_3_2_0273_loc_fu_208;
reg   [30:0] arg1_r_2_2_0270_loc_fu_196;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_450_ap_start_reg;
wire    ap_CS_fsm_state18;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_ap_start_reg;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_ap_start_reg;
reg    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_ap_start_reg;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
wire  signed [63:0] sext_ln17_fu_736_p1;
wire  signed [63:0] sext_ln126_fu_1720_p1;
wire   [63:0] grp_fu_709_p2;
wire   [63:0] add_ln30_1_fu_796_p2;
wire   [63:0] add_ln30_2_fu_822_p2;
wire   [63:0] add_ln30_3_fu_842_p2;
wire   [63:0] add_ln30_4_fu_868_p2;
wire   [63:0] add_ln30_5_fu_888_p2;
wire   [63:0] add_ln30_7_fu_926_p2;
wire   [26:0] zext_ln113_1_fu_1620_p1;
wire   [26:0] zext_ln114_1_fu_1657_p1;
wire   [26:0] add_ln115_1_fu_1685_p2;
wire   [26:0] zext_ln116_fu_1692_p1;
wire   [26:0] zext_ln117_fu_1696_p1;
wire   [26:0] zext_ln118_fu_1700_p1;
wire   [26:0] zext_ln119_fu_1704_p1;
wire   [26:0] zext_ln120_fu_1708_p1;
wire   [26:0] zext_ln121_fu_1712_p1;
wire   [26:0] zext_ln122_fu_1716_p1;
reg   [31:0] grp_fu_542_p0;
wire   [62:0] mul219_cast_fu_1114_p1;
reg   [31:0] grp_fu_542_p1;
wire   [62:0] zext_ln30_9_fu_783_p1;
wire   [62:0] zext_ln30_12_fu_913_p1;
wire   [31:0] mul2822026_fu_546_p0;
wire   [62:0] mul244_cast_fu_1129_p1;
wire   [31:0] mul2822026_fu_546_p1;
wire   [31:0] mul3091924_fu_550_p0;
wire   [31:0] mul3091924_fu_550_p1;
wire   [31:0] mul3351822_fu_554_p0;
wire   [31:0] mul3351822_fu_554_p1;
reg   [31:0] grp_fu_558_p0;
wire   [63:0] conv46_fu_945_p1;
wire   [63:0] zext_ln50_fu_977_p1;
reg   [31:0] grp_fu_558_p1;
wire   [63:0] zext_ln50_1_fu_992_p1;
reg   [31:0] grp_fu_562_p0;
wire   [63:0] zext_ln30_7_fu_970_p1;
reg   [31:0] grp_fu_562_p1;
wire   [63:0] conv206_fu_933_p1;
wire   [63:0] zext_ln50_2_fu_1002_p1;
wire   [31:0] mul_ln50_2_fu_566_p0;
wire   [31:0] mul_ln50_2_fu_566_p1;
wire   [31:0] mul_ln50_3_fu_570_p0;
wire   [31:0] mul_ln50_3_fu_570_p1;
wire   [31:0] mul_ln50_4_fu_574_p0;
wire   [31:0] mul_ln50_4_fu_574_p1;
wire   [31:0] mul202_fu_578_p0;
wire   [31:0] mul202_fu_578_p1;
wire   [31:0] mul221_fu_583_p0;
wire   [31:0] mul221_fu_583_p1;
wire   [63:0] conv220_fu_1071_p1;
wire   [31:0] mul229_fu_588_p0;
wire   [31:0] mul229_fu_588_p1;
wire   [31:0] mul237_fu_593_p0;
wire   [31:0] mul237_fu_593_p1;
wire   [63:0] conv236_fu_1093_p1;
wire   [31:0] mul246_fu_598_p0;
wire   [31:0] mul246_fu_598_p1;
wire   [31:0] mul254_fu_603_p0;
wire   [31:0] mul254_fu_603_p1;
wire   [31:0] mul262_fu_608_p0;
wire   [63:0] conv261_fu_1108_p1;
wire   [31:0] mul262_fu_608_p1;
wire   [31:0] mul290_fu_613_p0;
wire   [31:0] mul290_fu_613_p1;
wire   [31:0] mul299_fu_618_p0;
wire   [31:0] mul299_fu_618_p1;
wire   [31:0] mul318_fu_623_p0;
wire   [31:0] mul318_fu_623_p1;
wire   [31:0] mul325_fu_628_p0;
wire   [31:0] mul325_fu_628_p1;
wire   [31:0] mul344_fu_633_p0;
wire   [31:0] mul344_fu_633_p1;
wire   [31:0] mul353_fu_638_p0;
wire   [31:0] mul353_fu_638_p1;
wire   [31:0] mul360_fu_643_p0;
wire   [31:0] mul360_fu_643_p1;
wire   [31:0] mul369_fu_648_p0;
wire   [31:0] mul369_fu_648_p1;
reg  signed [31:0] grp_fu_653_p0;
reg   [6:0] grp_fu_653_p1;
wire   [5:0] mul244_fu_659_p1;
wire   [6:0] mul316_fu_664_p1;
wire   [38:0] mul_ln113_fu_669_p0;
wire   [5:0] mul_ln113_fu_669_p1;
wire  signed [31:0] empty_38_fu_750_p0;
wire  signed [31:0] empty_36_fu_760_p0;
wire  signed [31:0] empty_40_fu_764_p0;
wire  signed [31:0] zext_ln30_fu_773_p0;
wire  signed [31:0] zext_ln30_9_fu_783_p0;
wire   [62:0] grp_fu_542_p2;
wire   [63:0] shl_ln_fu_788_p3;
wire  signed [31:0] empty_37_fu_809_p0;
wire  signed [31:0] empty_39_fu_813_p0;
wire  signed [31:0] zext_ln30_2_fu_817_p0;
wire  signed [31:0] zext_ln30_10_fu_829_p0;
wire   [63:0] shl_ln30_1_fu_834_p3;
wire   [63:0] shl_ln30_2_fu_880_p3;
wire   [63:0] shl_ln30_3_fu_918_p3;
wire  signed [31:0] conv206_fu_933_p0;
wire  signed [31:0] zext_ln30_1_fu_958_p0;
wire  signed [31:0] zext_ln30_3_fu_962_p0;
wire  signed [31:0] shl_ln50_fu_987_p0;
wire   [31:0] shl_ln50_fu_987_p2;
wire  signed [31:0] shl_ln50_1_fu_997_p0;
wire   [31:0] shl_ln50_1_fu_997_p2;
wire  signed [31:0] shl_ln50_2_fu_1007_p0;
wire   [31:0] shl_ln50_2_fu_1007_p2;
wire  signed [31:0] shl_ln50_3_fu_1017_p0;
wire   [31:0] shl_ln50_3_fu_1017_p2;
wire  signed [31:0] shl_ln50_4_fu_1027_p0;
wire   [31:0] shl_ln50_4_fu_1027_p2;
wire   [63:0] mul_ln50_2_fu_566_p2;
wire   [63:0] mul_ln50_3_fu_570_p2;
wire   [63:0] add_ln50_1_fu_1043_p2;
wire   [63:0] mul_ln50_4_fu_574_p2;
wire   [31:0] empty_42_fu_1078_p2;
wire   [31:0] empty_43_fu_1088_p2;
wire   [31:0] empty_44_fu_1103_p2;
wire   [62:0] mul2822026_fu_546_p2;
wire   [62:0] mul3091924_fu_550_p2;
wire   [62:0] mul3351822_fu_554_p2;
wire   [31:0] empty_45_fu_1169_p2;
wire   [31:0] empty_46_fu_1179_p2;
wire   [63:0] add_ln50_3_fu_1193_p2;
wire   [37:0] lshr_ln_fu_1240_p4;
wire   [63:0] zext_ln113_2_fu_1250_p1;
wire   [63:0] add_ln113_fu_1268_p2;
wire   [38:0] lshr_ln113_1_fu_1274_p4;
wire   [63:0] zext_ln113_3_fu_1284_p1;
wire   [63:0] add_ln113_1_fu_1302_p2;
wire   [37:0] lshr_ln113_2_fu_1308_p4;
wire   [63:0] zext_ln113_4_fu_1318_p1;
wire   [63:0] add_ln113_2_fu_1336_p2;
wire   [38:0] lshr_ln113_3_fu_1342_p4;
wire   [63:0] zext_ln113_5_fu_1352_p1;
wire   [63:0] add_ln113_3_fu_1370_p2;
wire   [37:0] lshr_ln113_4_fu_1376_p4;
wire   [63:0] zext_ln113_6_fu_1386_p1;
wire   [63:0] add_ln113_4_fu_1400_p2;
wire   [38:0] lshr_ln113_5_fu_1405_p4;
wire   [63:0] zext_ln113_7_fu_1415_p1;
wire   [63:0] add_ln113_5_fu_1433_p2;
wire   [24:0] trunc_ln113_1_fu_1264_p1;
wire   [24:0] trunc_ln113_2_fu_1254_p4;
wire   [25:0] trunc_ln113_5_fu_1292_p4;
wire   [25:0] trunc_ln113_3_fu_1288_p1;
wire   [24:0] trunc_ln113_7_fu_1326_p4;
wire   [24:0] trunc_ln113_4_fu_1322_p1;
wire   [25:0] trunc_ln113_9_fu_1360_p4;
wire   [25:0] trunc_ln113_6_fu_1356_p1;
wire   [24:0] trunc_ln113_s_fu_1390_p4;
wire   [25:0] trunc_ln113_11_fu_1423_p4;
wire   [25:0] trunc_ln113_10_fu_1419_p1;
wire   [63:0] zext_ln113_8_fu_1501_p1;
wire   [63:0] add_ln113_6_fu_1504_p2;
wire   [38:0] lshr_ln113_7_fu_1509_p4;
wire   [63:0] zext_ln113_9_fu_1519_p1;
wire   [63:0] add_ln113_7_fu_1537_p2;
wire   [37:0] lshr_ln113_8_fu_1543_p4;
wire   [63:0] zext_ln113_10_fu_1553_p1;
wire   [63:0] add_ln113_8_fu_1567_p2;
wire   [25:0] trunc_ln113_15_fu_1527_p4;
wire   [25:0] trunc_ln113_14_fu_1523_p1;
wire   [24:0] trunc_ln113_16_fu_1557_p4;
wire   [24:0] add_ln122_1_fu_1592_p2;
wire   [24:0] add_ln50_5_fu_1494_p2;
wire   [43:0] mul_ln113_fu_669_p2;
wire   [25:0] trunc_ln113_18_fu_1611_p1;
wire   [25:0] add_ln113_9_fu_1615_p2;
wire   [43:0] zext_ln114_fu_1625_p1;
wire   [43:0] add_ln114_fu_1628_p2;
wire   [17:0] tmp_s_fu_1634_p4;
wire   [24:0] zext_ln114_3_fu_1648_p1;
wire   [24:0] add_ln114_1_fu_1652_p2;
wire   [25:0] zext_ln114_2_fu_1644_p1;
wire   [25:0] zext_ln115_fu_1662_p1;
wire   [25:0] add_ln115_fu_1665_p2;
wire   [26:0] zext_ln115_2_fu_1682_p1;
wire   [26:0] zext_ln115_1_fu_1679_p1;
reg   [38:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
reg    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
reg    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
reg    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
reg    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
reg    ap_ST_fsm_state39_blk;
wire   [63:0] mul229_fu_588_p10;
wire   [63:0] mul246_fu_598_p00;
wire   [62:0] mul3091924_fu_550_p10;
wire   [63:0] mul318_fu_623_p00;
wire   [63:0] mul318_fu_623_p10;
wire   [62:0] mul3351822_fu_554_p00;
wire   [63:0] mul344_fu_633_p10;
wire   [63:0] mul353_fu_638_p10;
wire   [63:0] mul369_fu_648_p10;
wire   [43:0] mul_ln113_fu_669_p00;
wire   [63:0] mul_ln50_2_fu_566_p10;
wire   [63:0] mul_ln50_3_fu_570_p00;
wire   [63:0] mul_ln50_3_fu_570_p10;
wire   [63:0] mul_ln50_4_fu_574_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 39'd1;
#0 grp_fiat_25519_carry_square_Pipeline_1_fu_425_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_450_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_ap_start_reg = 1'b0;
end

fiat_25519_carry_square_out1_w_RAM_AUTO_1R1W #(
    .DataWidth( 27 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
out1_w_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out1_w_address0),
    .ce0(out1_w_ce0),
    .we0(out1_w_we0),
    .d0(out1_w_d0),
    .q0(out1_w_q0),
    .address1(out1_w_address1),
    .ce1(out1_w_ce1),
    .we1(out1_w_we1),
    .d1(out1_w_d1)
);

fiat_25519_carry_square_arr_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
arr_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(arr_address0),
    .ce0(arr_ce0),
    .we0(arr_we0),
    .d0(arr_d0),
    .q0(arr_q0),
    .address1(arr_address1),
    .ce1(arr_ce1),
    .we1(arr_we1),
    .d1(arr_d1),
    .q1(arr_q1)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_1 grp_fiat_25519_carry_square_Pipeline_1_fu_425(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_1_fu_425_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_1_fu_425_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_1_fu_425_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_1_fu_425_ap_ready),
    .arr_address0(grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_address0),
    .arr_ce0(grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_ce0),
    .arr_we0(grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_we0),
    .arr_d0(grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_d0)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_1_READ grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(1'b0),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(1'b0),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(mem_ARREADY),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(mem_RVALID),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(mem_RDATA),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(mem_RFIFONUM),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(1'b0),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln17(trunc_ln_reg_1868),
    .arg1_r_3_2_0273_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_3_2_0273_out),
    .arg1_r_3_2_0273_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_3_2_0273_out_ap_vld),
    .arg1_r_3_1_0272_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_3_1_0272_out),
    .arg1_r_3_1_0272_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_3_1_0272_out_ap_vld),
    .arg1_r_3_0_0271_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_3_0_0271_out),
    .arg1_r_3_0_0271_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_3_0_0271_out_ap_vld),
    .arg1_r_2_2_0270_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_2_2_0270_out),
    .arg1_r_2_2_0270_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_2_2_0270_out_ap_vld),
    .arg1_r_2_1_0269_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_2_1_0269_out),
    .arg1_r_2_1_0269_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_2_1_0269_out_ap_vld),
    .arg1_r_2_0_0268_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_2_0_0268_out),
    .arg1_r_2_0_0268_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_2_0_0268_out_ap_vld),
    .arg1_r_1_2_0267_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_1_2_0267_out),
    .arg1_r_1_2_0267_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_1_2_0267_out_ap_vld),
    .arg1_r_1_1_0266_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_1_1_0266_out),
    .arg1_r_1_1_0266_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_1_1_0266_out_ap_vld),
    .arg1_r_1_0_0265_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_1_0_0265_out),
    .arg1_r_1_0_0265_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_1_0_0265_out_ap_vld),
    .arg1_r_231_0264_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_231_0264_out),
    .arg1_r_231_0264_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_231_0264_out_ap_vld),
    .arg1_r_130_0263_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_130_0263_out),
    .arg1_r_130_0263_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_130_0263_out_ap_vld),
    .arg1_r_0_0262_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_0_0262_out),
    .arg1_r_0_0262_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_0_0262_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_450(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_450_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_450_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_450_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_450_ap_ready),
    .arg1_r_130_0263_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_130_0263_out),
    .arg1_r_0_0262_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_0_0262_out),
    .arg1_r_1_1_0266_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_1_1_0266_out),
    .arg1_r_1_0_0265_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_1_0_0265_out),
    .arg1_r_2_1_0269_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_2_1_0269_out),
    .arg1_r_2_0_0268_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_2_0_0268_out),
    .arg1_r_3_1_0272_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_3_1_0272_out),
    .arg1_r_3_0_0271_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_3_0_0271_out),
    .zext_ln40(reg_699),
    .arr_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_450_arr_address0),
    .arr_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_450_arr_ce0),
    .arr_we0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_450_arr_we0),
    .arr_d0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_450_arr_d0),
    .arr_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_450_arr_address1),
    .arr_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_450_arr_ce1),
    .arr_q1(arr_q1)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_ap_ready),
    .arr_load_12(reg_693),
    .arr_load_11(reg_687),
    .arr_load_10(reg_681),
    .arr_load_9(reg_674),
    .arg1_r_0_0262_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_0_0262_out),
    .arg1_r_1_0_0265_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_1_0_0265_out),
    .arg1_r_2_0_0268_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_2_0_0268_out),
    .arg1_r_3_0_0271_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_3_0_0271_out),
    .arg1_r_130_0263_cast(empty_41_reg_2015),
    .arg1_r_231_0264_cast(empty_40_reg_1955),
    .arg1_r_1_1_0266_cast(empty_39_reg_1987),
    .arg1_r_1_2_0267_cast(empty_38_reg_1923),
    .arg1_r_2_1_0269_cast(empty_37_reg_1982),
    .arg1_r_2_2_0270_cast(arg1_r_2_2_0270_loc_fu_196),
    .arg1_r_3_1_0272_cast(empty_36_reg_1950),
    .arg1_r_3_2_0273_cast(arg1_r_3_2_0273_loc_fu_208),
    .arg1_r_0_0262_cast(empty_35_reg_2064),
    .arg1_r_1_0_0265_cast(empty_34_reg_2044),
    .arg1_r_2_0_0268_cast(empty_33_reg_2039),
    .arg1_r_3_0_0271_cast(empty_32_reg_2010),
    .mul157(mul157_reg_2069),
    .add18016_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_add18016_out),
    .add18016_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_add18016_out_ap_vld),
    .add15115_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_add15115_out),
    .add15115_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_add15115_out_ap_vld),
    .add13114_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_add13114_out),
    .add13114_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_add13114_out_ap_vld),
    .add11813_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_add11813_out),
    .add11813_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_add11813_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_ap_ready),
    .arr_load_18(reg_704),
    .arr_load_17(reg_693),
    .arr_load_16(reg_687),
    .add11813_reload(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_add11813_out),
    .arr_load_15(reg_681),
    .arr_load_14(reg_674),
    .mul211(mul211_reg_2056),
    .mul202(mul202_reg_2128),
    .mul3(mul3_reg_2163),
    .mul246(mul246_reg_2148),
    .mul254(mul254_reg_2153),
    .mul262(mul262_reg_2158),
    .mul5(mul5_reg_2183),
    .mul318(mul318_reg_2188),
    .mul325(mul325_reg_2193),
    .mul6(mul6_reg_2198),
    .mul360(mul360_reg_2213),
    .mul369(mul369_reg_2218),
    .mul344(mul344_reg_2203),
    .mul353(mul353_reg_2208),
    .mul299(mul299_reg_2178),
    .mul4(mul4_reg_2168),
    .mul290(mul290_reg_2173),
    .mul237(mul237_reg_2143),
    .mul221(mul221_reg_2133),
    .mul229(mul229_reg_2138),
    .add371_129_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_add371_129_out),
    .add371_129_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_add371_129_out_ap_vld),
    .add239_127_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_add239_127_out),
    .add239_127_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_add239_127_out_ap_vld),
    .add301_125_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_add301_125_out),
    .add301_125_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_add301_125_out_ap_vld),
    .add21323_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_add21323_out),
    .add21323_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_add21323_out_ap_vld),
    .add33720_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_add33720_out),
    .add33720_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_add33720_out_ap_vld),
    .add27418_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_add27418_out),
    .add27418_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_add27418_out_ap_vld),
    .p_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_p_out),
    .p_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_p_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_WRITE grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(mem_AWREADY),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(mem_WREADY),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(1'b0),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(1'b0),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(32'd0),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(9'd0),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(mem_BVALID),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln126(trunc_ln1_reg_1874),
    .out1_w_address0(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_out1_w_address0),
    .out1_w_ce0(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_out1_w_ce0),
    .out1_w_q0(out1_w_q0)
);

fiat_25519_carry_square_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .out1(out1),
    .arg1(arg1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

fiat_25519_carry_square_mem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_MEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_MEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_MEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_MEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_MEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_MEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_MEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_MEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_MEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_MEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_MEM_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
mem_m_axi_U(
    .AWVALID(m_axi_mem_AWVALID),
    .AWREADY(m_axi_mem_AWREADY),
    .AWADDR(m_axi_mem_AWADDR),
    .AWID(m_axi_mem_AWID),
    .AWLEN(m_axi_mem_AWLEN),
    .AWSIZE(m_axi_mem_AWSIZE),
    .AWBURST(m_axi_mem_AWBURST),
    .AWLOCK(m_axi_mem_AWLOCK),
    .AWCACHE(m_axi_mem_AWCACHE),
    .AWPROT(m_axi_mem_AWPROT),
    .AWQOS(m_axi_mem_AWQOS),
    .AWREGION(m_axi_mem_AWREGION),
    .AWUSER(m_axi_mem_AWUSER),
    .WVALID(m_axi_mem_WVALID),
    .WREADY(m_axi_mem_WREADY),
    .WDATA(m_axi_mem_WDATA),
    .WSTRB(m_axi_mem_WSTRB),
    .WLAST(m_axi_mem_WLAST),
    .WID(m_axi_mem_WID),
    .WUSER(m_axi_mem_WUSER),
    .ARVALID(m_axi_mem_ARVALID),
    .ARREADY(m_axi_mem_ARREADY),
    .ARADDR(m_axi_mem_ARADDR),
    .ARID(m_axi_mem_ARID),
    .ARLEN(m_axi_mem_ARLEN),
    .ARSIZE(m_axi_mem_ARSIZE),
    .ARBURST(m_axi_mem_ARBURST),
    .ARLOCK(m_axi_mem_ARLOCK),
    .ARCACHE(m_axi_mem_ARCACHE),
    .ARPROT(m_axi_mem_ARPROT),
    .ARQOS(m_axi_mem_ARQOS),
    .ARREGION(m_axi_mem_ARREGION),
    .ARUSER(m_axi_mem_ARUSER),
    .RVALID(m_axi_mem_RVALID),
    .RREADY(m_axi_mem_RREADY),
    .RDATA(m_axi_mem_RDATA),
    .RLAST(m_axi_mem_RLAST),
    .RID(m_axi_mem_RID),
    .RUSER(m_axi_mem_RUSER),
    .RRESP(m_axi_mem_RRESP),
    .BVALID(m_axi_mem_BVALID),
    .BREADY(m_axi_mem_BREADY),
    .BRESP(m_axi_mem_BRESP),
    .BID(m_axi_mem_BID),
    .BUSER(m_axi_mem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(mem_ARVALID),
    .I_ARREADY(mem_ARREADY),
    .I_ARADDR(mem_ARADDR),
    .I_ARLEN(mem_ARLEN),
    .I_RVALID(mem_RVALID),
    .I_RREADY(mem_RREADY),
    .I_RDATA(mem_RDATA),
    .I_RFIFONUM(mem_RFIFONUM),
    .I_AWVALID(mem_AWVALID),
    .I_AWREADY(mem_AWREADY),
    .I_AWADDR(mem_AWADDR),
    .I_AWLEN(mem_AWLEN),
    .I_WVALID(mem_WVALID),
    .I_WREADY(mem_WREADY),
    .I_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_WDATA),
    .I_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_WSTRB),
    .I_BVALID(mem_BVALID),
    .I_BREADY(mem_BREADY)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U103(
    .din0(grp_fu_542_p0),
    .din1(grp_fu_542_p1),
    .dout(grp_fu_542_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U104(
    .din0(mul2822026_fu_546_p0),
    .din1(mul2822026_fu_546_p1),
    .dout(mul2822026_fu_546_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U105(
    .din0(mul3091924_fu_550_p0),
    .din1(mul3091924_fu_550_p1),
    .dout(mul3091924_fu_550_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U106(
    .din0(mul3351822_fu_554_p0),
    .din1(mul3351822_fu_554_p1),
    .dout(mul3351822_fu_554_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U107(
    .din0(grp_fu_558_p0),
    .din1(grp_fu_558_p1),
    .dout(grp_fu_558_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U108(
    .din0(grp_fu_562_p0),
    .din1(grp_fu_562_p1),
    .dout(grp_fu_562_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U109(
    .din0(mul_ln50_2_fu_566_p0),
    .din1(mul_ln50_2_fu_566_p1),
    .dout(mul_ln50_2_fu_566_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U110(
    .din0(mul_ln50_3_fu_570_p0),
    .din1(mul_ln50_3_fu_570_p1),
    .dout(mul_ln50_3_fu_570_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U111(
    .din0(mul_ln50_4_fu_574_p0),
    .din1(mul_ln50_4_fu_574_p1),
    .dout(mul_ln50_4_fu_574_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U112(
    .din0(mul202_fu_578_p0),
    .din1(mul202_fu_578_p1),
    .dout(mul202_fu_578_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U113(
    .din0(mul221_fu_583_p0),
    .din1(mul221_fu_583_p1),
    .dout(mul221_fu_583_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U114(
    .din0(mul229_fu_588_p0),
    .din1(mul229_fu_588_p1),
    .dout(mul229_fu_588_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U115(
    .din0(mul237_fu_593_p0),
    .din1(mul237_fu_593_p1),
    .dout(mul237_fu_593_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U116(
    .din0(mul246_fu_598_p0),
    .din1(mul246_fu_598_p1),
    .dout(mul246_fu_598_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U117(
    .din0(mul254_fu_603_p0),
    .din1(mul254_fu_603_p1),
    .dout(mul254_fu_603_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U118(
    .din0(mul262_fu_608_p0),
    .din1(mul262_fu_608_p1),
    .dout(mul262_fu_608_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U119(
    .din0(mul290_fu_613_p0),
    .din1(mul290_fu_613_p1),
    .dout(mul290_fu_613_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U120(
    .din0(mul299_fu_618_p0),
    .din1(mul299_fu_618_p1),
    .dout(mul299_fu_618_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U121(
    .din0(mul318_fu_623_p0),
    .din1(mul318_fu_623_p1),
    .dout(mul318_fu_623_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U122(
    .din0(mul325_fu_628_p0),
    .din1(mul325_fu_628_p1),
    .dout(mul325_fu_628_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U123(
    .din0(mul344_fu_633_p0),
    .din1(mul344_fu_633_p1),
    .dout(mul344_fu_633_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U124(
    .din0(mul353_fu_638_p0),
    .din1(mul353_fu_638_p1),
    .dout(mul353_fu_638_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U125(
    .din0(mul360_fu_643_p0),
    .din1(mul360_fu_643_p1),
    .dout(mul360_fu_643_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U126(
    .din0(mul369_fu_648_p0),
    .din1(mul369_fu_648_p1),
    .dout(mul369_fu_648_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U127(
    .din0(grp_fu_653_p0),
    .din1(grp_fu_653_p1),
    .dout(grp_fu_653_p2)
);

fiat_25519_carry_square_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U128(
    .din0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_2_1_0269_out),
    .din1(mul244_fu_659_p1),
    .dout(mul244_fu_659_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U129(
    .din0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_1_1_0266_out),
    .din1(mul316_fu_664_p1),
    .dout(mul316_fu_664_p2)
);

fiat_25519_carry_square_mul_39ns_6ns_44_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 39 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 44 ))
mul_39ns_6ns_44_1_1_U130(
    .din0(mul_ln113_fu_669_p0),
    .din1(mul_ln113_fu_669_p1),
    .dout(mul_ln113_fu_669_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_1_fu_425_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_fiat_25519_carry_square_Pipeline_1_fu_425_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_1_fu_425_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_1_fu_425_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state33)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_450_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state17)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_450_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_450_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_450_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state21)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state24)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) & (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_ap_done == 1'b1))) begin
        reg_674 <= arr_q0;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state10))) begin
        reg_674 <= arr_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        add_ln114_2_reg_2274 <= add_ln114_2_fu_1459_p2;
        add_ln115_2_reg_2280 <= add_ln115_2_fu_1465_p2;
        add_ln116_reg_2285 <= add_ln116_fu_1471_p2;
        add_ln117_reg_2290 <= add_ln117_fu_1477_p2;
        add_ln118_reg_2295 <= add_ln118_fu_1483_p2;
        add_ln119_reg_2300 <= add_ln119_fu_1488_p2;
        lshr_ln113_6_reg_2264 <= {{add_ln113_5_fu_1433_p2[63:26]}};
        trunc_ln113_13_reg_2269 <= {{add_ln113_5_fu_1433_p2[50:26]}};
        trunc_ln113_reg_2258 <= trunc_ln113_fu_1236_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        add_ln120_reg_2310 <= add_ln120_fu_1582_p2;
        add_ln121_reg_2315 <= add_ln121_fu_1586_p2;
        add_ln122_reg_2320 <= add_ln122_fu_1597_p2;
        trunc_ln113_17_reg_2305 <= {{add_ln113_8_fu_1567_p2[63:25]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        add_ln50_2_reg_2107 <= add_ln50_2_fu_1049_p2;
        add_ln50_reg_2102 <= add_ln50_fu_1037_p2;
        mul202_reg_2128 <= mul202_fu_578_p2;
        mul221_reg_2133 <= mul221_fu_583_p2;
        mul229_reg_2138 <= mul229_fu_588_p2;
        mul237_reg_2143 <= mul237_fu_593_p2;
        mul246_reg_2148 <= mul246_fu_598_p2;
        mul254_reg_2153 <= mul254_fu_603_p2;
        mul262_reg_2158 <= mul262_fu_608_p2;
        mul290_reg_2173 <= mul290_fu_613_p2;
        mul299_reg_2178 <= mul299_fu_618_p2;
        mul318_reg_2188 <= mul318_fu_623_p2;
        mul325_reg_2193 <= mul325_fu_628_p2;
        mul344_reg_2203 <= mul344_fu_633_p2;
        mul353_reg_2208 <= mul353_fu_638_p2;
        mul360_reg_2213 <= mul360_fu_643_p2;
        mul369_reg_2218 <= mul369_fu_648_p2;
        mul3_reg_2163[63 : 1] <= mul3_fu_1120_p3[63 : 1];
        mul4_reg_2168[63 : 1] <= mul4_fu_1134_p3[63 : 1];
        mul5_reg_2183[63 : 1] <= mul5_fu_1147_p3[63 : 1];
        mul6_reg_2198[63 : 1] <= mul6_fu_1160_p3[63 : 1];
        trunc_ln113_12_reg_2223 <= trunc_ln113_12_fu_1189_p1;
        trunc_ln50_1_reg_2117 <= trunc_ln50_1_fu_1059_p1;
        trunc_ln50_reg_2112 <= trunc_ln50_fu_1055_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        add_ln50_4_reg_2233 <= add_ln50_4_fu_1201_p2;
        trunc_ln113_8_reg_2241 <= trunc_ln113_8_fu_1212_p1;
        trunc_ln50_2_reg_2228 <= trunc_ln50_2_fu_1197_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_2_2_0270_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        arg1_r_2_2_0270_loc_fu_196 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_2_2_0270_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_3_2_0273_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        arg1_r_3_2_0273_loc_fu_208 <= grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_3_2_0273_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        arr_load_5_reg_1928 <= arr_q0;
        empty_38_reg_1923 <= empty_38_fu_750_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        conv17_reg_1960[31 : 0] <= conv17_fu_768_p1[31 : 0];
        empty_36_reg_1950 <= empty_36_fu_760_p1;
        empty_40_reg_1955 <= empty_40_fu_764_p1;
        zext_ln30_8_reg_1971[31 : 0] <= zext_ln30_8_fu_778_p1[31 : 0];
        zext_ln30_reg_1966[31 : 0] <= zext_ln30_fu_773_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        empty_32_reg_2010 <= empty_32_fu_855_p1;
        empty_41_reg_2015 <= empty_41_fu_859_p1;
        zext_ln30_11_reg_2028[31 : 0] <= zext_ln30_11_fu_875_p1[31 : 0];
        zext_ln30_4_reg_2020[31 : 0] <= zext_ln30_4_fu_863_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        empty_33_reg_2039 <= empty_33_fu_900_p1;
        empty_34_reg_2044 <= empty_34_fu_904_p1;
        mul211_reg_2056 <= grp_fu_562_p2;
        zext_ln30_6_reg_2049[31 : 0] <= zext_ln30_6_fu_908_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        empty_35_reg_2064 <= empty_35_fu_941_p1;
        mul157_reg_2069 <= grp_fu_558_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        empty_37_reg_1982 <= empty_37_fu_809_p1;
        empty_39_reg_1987 <= empty_39_fu_813_p1;
        zext_ln30_10_reg_1998[31 : 0] <= zext_ln30_10_fu_829_p1[31 : 0];
        zext_ln30_2_reg_1992[31 : 0] <= zext_ln30_2_fu_817_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        mul244_reg_2086 <= mul244_fu_659_p2;
        mul316_reg_2092 <= mul316_fu_664_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state10))) begin
        reg_681 <= arr_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state23))) begin
        reg_687 <= arr_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state11))) begin
        reg_693 <= arr_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state23))) begin
        reg_699 <= grp_fu_653_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state24))) begin
        reg_704 <= arr_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        tmp_reg_2325 <= add_ln115_fu_1665_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln1_reg_1874 <= {{out1[63:2]}};
        trunc_ln_reg_1868 <= {{arg1[63:2]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_450_ap_done == 1'b0)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_ap_done == 1'b0)) begin
        ap_ST_fsm_state22_blk = 1'b1;
    end else begin
        ap_ST_fsm_state22_blk = 1'b0;
    end
end

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_ap_done == 1'b0)) begin
        ap_ST_fsm_state25_blk = 1'b1;
    end else begin
        ap_ST_fsm_state25_blk = 1'b0;
    end
end

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if (((mem_ARREADY == 1'b0) | (grp_fiat_25519_carry_square_Pipeline_1_fu_425_ap_done == 1'b0))) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

always @ (*) begin
    if ((mem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state32_blk = 1'b1;
    end else begin
        ap_ST_fsm_state32_blk = 1'b0;
    end
end

assign ap_ST_fsm_state33_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_ap_done == 1'b0)) begin
        ap_ST_fsm_state34_blk = 1'b1;
    end else begin
        ap_ST_fsm_state34_blk = 1'b0;
    end
end

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

always @ (*) begin
    if ((mem_BVALID == 1'b0)) begin
        ap_ST_fsm_state39_blk = 1'b1;
    end else begin
        ap_ST_fsm_state39_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state39))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state39))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        arr_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        arr_address0 = arr_addr_8_reg_2097;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        arr_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        arr_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        arr_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_address0 = 64'd1;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state22))) begin
        arr_address0 = arr_addr_7_reg_1938;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state21))) begin
        arr_address0 = arr_addr_5_reg_1915;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_address0 = arr_addr_3_reg_1903;
    end else if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state13))) begin
        arr_address0 = arr_addr_1_reg_1891;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        arr_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        arr_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        arr_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_450_arr_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        arr_address0 = grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_address0;
    end else begin
        arr_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        arr_address1 = 64'd8;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state23))) begin
        arr_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        arr_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_address1 = 64'd0;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state22))) begin
        arr_address1 = arr_addr_6_reg_1933;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state15))) begin
        arr_address1 = arr_addr_4_reg_1909;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state14))) begin
        arr_address1 = arr_addr_2_reg_1897;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state13))) begin
        arr_address1 = arr_addr_reg_1885;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        arr_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        arr_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        arr_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_450_arr_address1;
    end else begin
        arr_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state10) | ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((1'b1 == ap_CS_fsm_state22) & (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_ap_done == 1'b1)) | ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state25)))) begin
        arr_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_450_arr_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        arr_ce0 = grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_ce0;
    end else begin
        arr_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state10) | ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((1'b1 == ap_CS_fsm_state22) & (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_ap_done == 1'b1)) | ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state25)))) begin
        arr_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_450_arr_ce1;
    end else begin
        arr_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_add21323_out;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_add27418_out;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_add15115_out;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        arr_d0 = add_ln50_4_fu_1201_p2;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_d0 = add_ln30_7_fu_926_p2;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_d0 = add_ln30_5_fu_888_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_d0 = add_ln30_3_fu_842_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        arr_d0 = add_ln30_1_fu_796_p2;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_450_arr_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_d0;
    end else begin
        arr_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        arr_d1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_add239_127_out;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        arr_d1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_add371_129_out;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        arr_d1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_add301_125_out;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        arr_d1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_add33720_out;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        arr_d1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_add18016_out;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        arr_d1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_add13114_out;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_d1 = add_ln30_4_fu_868_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_d1 = add_ln30_2_fu_822_p2;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state13))) begin
        arr_d1 = grp_fu_709_p2;
    end else begin
        arr_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state13) | ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state25)))) begin
        arr_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_we0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_450_arr_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        arr_we0 = grp_fiat_25519_carry_square_Pipeline_1_fu_425_arr_we0;
    end else begin
        arr_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state13) | ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state25)))) begin
        arr_we1 = 1'b1;
    end else begin
        arr_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_542_p0 = mul219_cast_fu_1114_p1;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_fu_542_p0 = zext_ln30_8_reg_1971;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_542_p0 = zext_ln30_8_fu_778_p1;
    end else begin
        grp_fu_542_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_542_p1 = zext_ln30_10_reg_1998;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_542_p1 = zext_ln30_12_fu_913_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_542_p1 = zext_ln30_11_fu_875_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_542_p1 = zext_ln30_10_fu_829_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_542_p1 = zext_ln30_9_fu_783_p1;
    end else begin
        grp_fu_542_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_558_p0 = zext_ln50_fu_977_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_558_p0 = conv46_fu_945_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_558_p0 = zext_ln30_6_fu_908_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_558_p0 = zext_ln30_4_fu_863_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_558_p0 = zext_ln30_2_fu_817_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_558_p0 = zext_ln30_fu_773_p1;
    end else begin
        grp_fu_558_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_558_p1 = zext_ln50_1_fu_992_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_558_p1 = zext_ln30_reg_1966;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_fu_558_p1 = conv17_reg_1960;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_558_p1 = conv17_fu_768_p1;
    end else begin
        grp_fu_558_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_562_p0 = zext_ln30_7_fu_970_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_562_p0 = conv17_reg_1960;
    end else begin
        grp_fu_562_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_562_p1 = zext_ln50_2_fu_1002_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_562_p1 = conv206_fu_933_p1;
    end else begin
        grp_fu_562_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_653_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_3_1_0272_out;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_653_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_231_0264_out;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_653_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_1_2_0267_out;
    end else begin
        grp_fu_653_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_653_p1 = 32'd19;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state23))) begin
        grp_fu_653_p1 = 32'd38;
    end else begin
        grp_fu_653_p1 = 'bx;
    end
end

always @ (*) begin
    if ((~((mem_ARREADY == 1'b0) | (grp_fiat_25519_carry_square_Pipeline_1_fu_425_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARADDR = sext_ln17_fu_736_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARADDR = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_ARADDR;
    end else begin
        mem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((~((mem_ARREADY == 1'b0) | (grp_fiat_25519_carry_square_Pipeline_1_fu_425_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARLEN = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_ARLEN;
    end else begin
        mem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if ((~((mem_ARREADY == 1'b0) | (grp_fiat_25519_carry_square_Pipeline_1_fu_425_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_ARVALID;
    end else begin
        mem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
        mem_AWADDR = sext_ln126_fu_1720_p1;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        mem_AWADDR = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWADDR;
    end else begin
        mem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
        mem_AWLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        mem_AWLEN = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWLEN;
    end else begin
        mem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
        mem_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        mem_AWVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWVALID;
    end else begin
        mem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state39))) begin
        mem_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        mem_BREADY = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_BREADY;
    end else begin
        mem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_RREADY = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_m_axi_mem_RREADY;
    end else begin
        mem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        mem_WVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_WVALID;
    end else begin
        mem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        mem_blk_n_AR = m_axi_mem_ARREADY;
    end else begin
        mem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        mem_blk_n_AW = m_axi_mem_AWREADY;
    end else begin
        mem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        mem_blk_n_B = m_axi_mem_BVALID;
    end else begin
        mem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        out1_w_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        out1_w_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        out1_w_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        out1_w_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out1_w_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        out1_w_address0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_out1_w_address0;
    end else begin
        out1_w_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        out1_w_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        out1_w_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        out1_w_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        out1_w_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out1_w_address1 = 64'd0;
    end else begin
        out1_w_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state32)))) begin
        out1_w_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        out1_w_ce0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_out1_w_ce0;
    end else begin
        out1_w_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state32)))) begin
        out1_w_ce1 = 1'b1;
    end else begin
        out1_w_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        out1_w_d0 = zext_ln122_fu_1716_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        out1_w_d0 = zext_ln120_fu_1708_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        out1_w_d0 = zext_ln118_fu_1700_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        out1_w_d0 = zext_ln116_fu_1692_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out1_w_d0 = zext_ln114_1_fu_1657_p1;
    end else begin
        out1_w_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        out1_w_d1 = zext_ln121_fu_1712_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        out1_w_d1 = zext_ln119_fu_1704_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        out1_w_d1 = zext_ln117_fu_1696_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        out1_w_d1 = add_ln115_1_fu_1685_p2;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out1_w_d1 = zext_ln113_1_fu_1620_p1;
    end else begin
        out1_w_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state32)))) begin
        out1_w_we0 = 1'b1;
    end else begin
        out1_w_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state32)))) begin
        out1_w_we1 = 1'b1;
    end else begin
        out1_w_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((mem_ARREADY == 1'b0) | (grp_fiat_25519_carry_square_Pipeline_1_fu_425_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_450_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            if (((1'b1 == ap_CS_fsm_state22) & (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state39))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln113_1_fu_1302_p2 = (zext_ln113_3_fu_1284_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_add27418_out);

assign add_ln113_2_fu_1336_p2 = (zext_ln113_4_fu_1318_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_add239_127_out);

assign add_ln113_3_fu_1370_p2 = (zext_ln113_5_fu_1352_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_add371_129_out);

assign add_ln113_4_fu_1400_p2 = (zext_ln113_6_fu_1386_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_add18016_out);

assign add_ln113_5_fu_1433_p2 = (zext_ln113_7_fu_1415_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_add15115_out);

assign add_ln113_6_fu_1504_p2 = (zext_ln113_8_fu_1501_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_add13114_out);

assign add_ln113_7_fu_1537_p2 = (zext_ln113_9_fu_1519_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_p_out);

assign add_ln113_8_fu_1567_p2 = (zext_ln113_10_fu_1553_p1 + add_ln50_4_reg_2233);

assign add_ln113_9_fu_1615_p2 = (trunc_ln113_18_fu_1611_p1 + trunc_ln113_reg_2258);

assign add_ln113_fu_1268_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_add301_125_out + zext_ln113_2_fu_1250_p1);

assign add_ln114_1_fu_1652_p2 = (zext_ln114_3_fu_1648_p1 + add_ln114_2_reg_2274);

assign add_ln114_2_fu_1459_p2 = (trunc_ln113_1_fu_1264_p1 + trunc_ln113_2_fu_1254_p4);

assign add_ln114_fu_1628_p2 = (mul_ln113_fu_669_p2 + zext_ln114_fu_1625_p1);

assign add_ln115_1_fu_1685_p2 = (zext_ln115_2_fu_1682_p1 + zext_ln115_1_fu_1679_p1);

assign add_ln115_2_fu_1465_p2 = (trunc_ln113_5_fu_1292_p4 + trunc_ln113_3_fu_1288_p1);

assign add_ln115_fu_1665_p2 = (zext_ln114_2_fu_1644_p1 + zext_ln115_fu_1662_p1);

assign add_ln116_fu_1471_p2 = (trunc_ln113_7_fu_1326_p4 + trunc_ln113_4_fu_1322_p1);

assign add_ln117_fu_1477_p2 = (trunc_ln113_9_fu_1360_p4 + trunc_ln113_6_fu_1356_p1);

assign add_ln118_fu_1483_p2 = (trunc_ln113_s_fu_1390_p4 + trunc_ln113_8_reg_2241);

assign add_ln119_fu_1488_p2 = (trunc_ln113_11_fu_1423_p4 + trunc_ln113_10_fu_1419_p1);

assign add_ln120_fu_1582_p2 = (trunc_ln113_13_reg_2269 + trunc_ln113_12_reg_2223);

assign add_ln121_fu_1586_p2 = (trunc_ln113_15_fu_1527_p4 + trunc_ln113_14_fu_1523_p1);

assign add_ln122_1_fu_1592_p2 = (trunc_ln50_2_reg_2228 + trunc_ln113_16_fu_1557_p4);

assign add_ln122_fu_1597_p2 = (add_ln122_1_fu_1592_p2 + add_ln50_5_fu_1494_p2);

assign add_ln30_1_fu_796_p2 = (reg_681 + shl_ln_fu_788_p3);

assign add_ln30_2_fu_822_p2 = (reg_687 + grp_fu_558_p2);

assign add_ln30_3_fu_842_p2 = (reg_693 + shl_ln30_1_fu_834_p3);

assign add_ln30_4_fu_868_p2 = (reg_704 + grp_fu_558_p2);

assign add_ln30_5_fu_888_p2 = (arr_load_5_reg_1928 + shl_ln30_2_fu_880_p3);

assign add_ln30_7_fu_926_p2 = (reg_681 + shl_ln30_3_fu_918_p3);

assign add_ln50_1_fu_1043_p2 = (mul_ln50_3_fu_570_p2 + grp_fu_558_p2);

assign add_ln50_2_fu_1049_p2 = (add_ln50_1_fu_1043_p2 + mul_ln50_4_fu_574_p2);

assign add_ln50_3_fu_1193_p2 = (add_ln50_2_reg_2107 + add_ln50_reg_2102);

assign add_ln50_4_fu_1201_p2 = (arr_q0 + add_ln50_3_fu_1193_p2);

assign add_ln50_5_fu_1494_p2 = (trunc_ln50_1_reg_2117 + trunc_ln50_reg_2112);

assign add_ln50_fu_1037_p2 = (mul_ln50_2_fu_566_p2 + grp_fu_562_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign arr_addr_1_reg_1891 = 64'd2;

assign arr_addr_2_reg_1897 = 64'd3;

assign arr_addr_3_reg_1903 = 64'd4;

assign arr_addr_4_reg_1909 = 64'd5;

assign arr_addr_5_reg_1915 = 64'd6;

assign arr_addr_6_reg_1933 = 64'd7;

assign arr_addr_7_reg_1938 = 64'd8;

assign arr_addr_8_reg_2097 = 64'd9;

assign arr_addr_reg_1885 = 64'd1;

assign conv17_fu_768_p1 = reg_699;

assign conv206_fu_933_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_1_2_0267_out;

assign conv206_fu_933_p1 = $unsigned(conv206_fu_933_p0);

assign conv220_fu_1071_p1 = reg_699;

assign conv236_fu_1093_p1 = empty_43_fu_1088_p2;

assign conv261_fu_1108_p1 = empty_44_fu_1103_p2;

assign conv46_fu_945_p1 = reg_699;

assign empty_32_fu_855_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_3_0_0271_out[30:0];

assign empty_33_fu_900_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_2_0_0268_out[30:0];

assign empty_34_fu_904_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_1_0_0265_out[30:0];

assign empty_35_fu_941_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_0_0262_out[30:0];

assign empty_36_fu_760_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_3_1_0272_out;

assign empty_36_fu_760_p1 = empty_36_fu_760_p0[30:0];

assign empty_37_fu_809_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_2_1_0269_out;

assign empty_37_fu_809_p1 = empty_37_fu_809_p0[30:0];

assign empty_38_fu_750_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_1_2_0267_out;

assign empty_38_fu_750_p1 = empty_38_fu_750_p0[30:0];

assign empty_39_fu_813_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_1_1_0266_out;

assign empty_39_fu_813_p1 = empty_39_fu_813_p0[30:0];

assign empty_40_fu_764_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_231_0264_out;

assign empty_40_fu_764_p1 = empty_40_fu_764_p0[30:0];

assign empty_41_fu_859_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_130_0263_out[30:0];

assign empty_42_fu_1078_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_3_0_0271_out << 32'd1;

assign empty_43_fu_1088_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_2_0_0268_out << 32'd1;

assign empty_44_fu_1103_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_1_0_0265_out << 32'd1;

assign empty_45_fu_1169_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_130_0263_out << 32'd1;

assign empty_46_fu_1179_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_3_0_0271_out << 32'd2;

assign grp_fiat_25519_carry_square_Pipeline_1_fu_425_ap_start = grp_fiat_25519_carry_square_Pipeline_1_fu_425_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_ap_start = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_ap_start = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_450_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_450_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_ap_start_reg;

assign grp_fu_709_p2 = (reg_674 + grp_fu_558_p2);

assign lshr_ln113_1_fu_1274_p4 = {{add_ln113_fu_1268_p2[63:25]}};

assign lshr_ln113_2_fu_1308_p4 = {{add_ln113_1_fu_1302_p2[63:26]}};

assign lshr_ln113_3_fu_1342_p4 = {{add_ln113_2_fu_1336_p2[63:25]}};

assign lshr_ln113_4_fu_1376_p4 = {{add_ln113_3_fu_1370_p2[63:26]}};

assign lshr_ln113_5_fu_1405_p4 = {{add_ln113_4_fu_1400_p2[63:25]}};

assign lshr_ln113_7_fu_1509_p4 = {{add_ln113_6_fu_1504_p2[63:25]}};

assign lshr_ln113_8_fu_1543_p4 = {{add_ln113_7_fu_1537_p2[63:26]}};

assign lshr_ln_fu_1240_p4 = {{grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_add33720_out[63:26]}};

assign mul202_fu_578_p0 = zext_ln30_4_reg_2020;

assign mul202_fu_578_p1 = zext_ln30_4_reg_2020;

assign mul219_cast_fu_1114_p1 = reg_699;

assign mul221_fu_583_p0 = zext_ln30_2_reg_1992;

assign mul221_fu_583_p1 = conv220_fu_1071_p1;

assign mul229_fu_588_p0 = zext_ln50_fu_977_p1;

assign mul229_fu_588_p1 = mul229_fu_588_p10;

assign mul229_fu_588_p10 = empty_42_fu_1078_p2;

assign mul237_fu_593_p0 = zext_ln30_7_fu_970_p1;

assign mul237_fu_593_p1 = conv236_fu_1093_p1;

assign mul244_cast_fu_1129_p1 = mul244_reg_2086;

assign mul244_fu_659_p1 = 32'd19;

assign mul246_fu_598_p0 = mul246_fu_598_p00;

assign mul246_fu_598_p00 = mul244_reg_2086;

assign mul246_fu_598_p1 = zext_ln30_2_reg_1992;

assign mul254_fu_603_p0 = zext_ln50_fu_977_p1;

assign mul254_fu_603_p1 = conv236_fu_1093_p1;

assign mul262_fu_608_p0 = conv261_fu_1108_p1;

assign mul262_fu_608_p1 = zext_ln30_7_fu_970_p1;

assign mul2822026_fu_546_p0 = mul244_cast_fu_1129_p1;

assign mul2822026_fu_546_p1 = zext_ln30_10_reg_1998;

assign mul290_fu_613_p0 = zext_ln50_fu_977_p1;

assign mul290_fu_613_p1 = conv261_fu_1108_p1;

assign mul299_fu_618_p0 = zext_ln30_4_reg_2020;

assign mul299_fu_618_p1 = conv220_fu_1071_p1;

assign mul3091924_fu_550_p0 = mul244_cast_fu_1129_p1;

assign mul3091924_fu_550_p1 = mul3091924_fu_550_p10;

assign mul3091924_fu_550_p10 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_130_0263_out;

assign mul316_fu_664_p1 = 32'd38;

assign mul318_fu_623_p0 = mul318_fu_623_p00;

assign mul318_fu_623_p00 = mul316_reg_2092;

assign mul318_fu_623_p1 = mul318_fu_623_p10;

assign mul318_fu_623_p10 = $unsigned(zext_ln30_3_fu_962_p0);

assign mul325_fu_628_p0 = zext_ln50_fu_977_p1;

assign mul325_fu_628_p1 = zext_ln50_fu_977_p1;

assign mul3351822_fu_554_p0 = mul3351822_fu_554_p00;

assign mul3351822_fu_554_p00 = reg_699;

assign mul3351822_fu_554_p1 = zext_ln30_11_reg_2028;

assign mul344_fu_633_p0 = zext_ln50_fu_977_p1;

assign mul344_fu_633_p1 = mul344_fu_633_p10;

assign mul344_fu_633_p10 = empty_45_fu_1169_p2;

assign mul353_fu_638_p0 = zext_ln30_7_fu_970_p1;

assign mul353_fu_638_p1 = mul353_fu_638_p10;

assign mul353_fu_638_p10 = empty_46_fu_1179_p2;

assign mul360_fu_643_p0 = zext_ln30_6_reg_2049;

assign mul360_fu_643_p1 = zext_ln30_6_reg_2049;

assign mul369_fu_648_p0 = conv220_fu_1071_p1;

assign mul369_fu_648_p1 = mul369_fu_648_p10;

assign mul369_fu_648_p10 = $unsigned(zext_ln30_1_fu_958_p0);

assign mul3_fu_1120_p3 = {{grp_fu_542_p2}, {1'd0}};

assign mul4_fu_1134_p3 = {{mul2822026_fu_546_p2}, {1'd0}};

assign mul5_fu_1147_p3 = {{mul3091924_fu_550_p2}, {1'd0}};

assign mul6_fu_1160_p3 = {{mul3351822_fu_554_p2}, {1'd0}};

assign mul_ln113_fu_669_p0 = mul_ln113_fu_669_p00;

assign mul_ln113_fu_669_p00 = trunc_ln113_17_reg_2305;

assign mul_ln113_fu_669_p1 = 44'd19;

assign mul_ln50_2_fu_566_p0 = zext_ln30_6_reg_2049;

assign mul_ln50_2_fu_566_p1 = mul_ln50_2_fu_566_p10;

assign mul_ln50_2_fu_566_p10 = shl_ln50_2_fu_1007_p2;

assign mul_ln50_3_fu_570_p0 = mul_ln50_3_fu_570_p00;

assign mul_ln50_3_fu_570_p00 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_3_0_0271_out;

assign mul_ln50_3_fu_570_p1 = mul_ln50_3_fu_570_p10;

assign mul_ln50_3_fu_570_p10 = shl_ln50_3_fu_1017_p2;

assign mul_ln50_4_fu_574_p0 = zext_ln30_4_reg_2020;

assign mul_ln50_4_fu_574_p1 = mul_ln50_4_fu_574_p10;

assign mul_ln50_4_fu_574_p10 = shl_ln50_4_fu_1027_p2;

assign sext_ln126_fu_1720_p1 = $signed(trunc_ln1_reg_1874);

assign sext_ln17_fu_736_p1 = $signed(trunc_ln_reg_1868);

assign shl_ln30_1_fu_834_p3 = {{grp_fu_542_p2}, {1'd0}};

assign shl_ln30_2_fu_880_p3 = {{grp_fu_542_p2}, {1'd0}};

assign shl_ln30_3_fu_918_p3 = {{grp_fu_542_p2}, {1'd0}};

assign shl_ln50_1_fu_997_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_231_0264_out;

assign shl_ln50_1_fu_997_p2 = shl_ln50_1_fu_997_p0 << 32'd1;

assign shl_ln50_2_fu_1007_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_3_1_0272_out;

assign shl_ln50_2_fu_1007_p2 = shl_ln50_2_fu_1007_p0 << 32'd1;

assign shl_ln50_3_fu_1017_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_2_1_0269_out;

assign shl_ln50_3_fu_1017_p2 = shl_ln50_3_fu_1017_p0 << 32'd1;

assign shl_ln50_4_fu_1027_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_1_1_0266_out;

assign shl_ln50_4_fu_1027_p2 = shl_ln50_4_fu_1027_p0 << 32'd1;

assign shl_ln50_fu_987_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_1_2_0267_out;

assign shl_ln50_fu_987_p2 = shl_ln50_fu_987_p0 << 32'd1;

assign shl_ln_fu_788_p3 = {{grp_fu_542_p2}, {1'd0}};

assign tmp_s_fu_1634_p4 = {{add_ln114_fu_1628_p2[43:26]}};

assign trunc_ln113_10_fu_1419_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_add15115_out[25:0];

assign trunc_ln113_11_fu_1423_p4 = {{add_ln113_4_fu_1400_p2[50:25]}};

assign trunc_ln113_12_fu_1189_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_add13114_out[24:0];

assign trunc_ln113_14_fu_1523_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_p_out[25:0];

assign trunc_ln113_15_fu_1527_p4 = {{add_ln113_6_fu_1504_p2[50:25]}};

assign trunc_ln113_16_fu_1557_p4 = {{add_ln113_7_fu_1537_p2[50:26]}};

assign trunc_ln113_18_fu_1611_p1 = mul_ln113_fu_669_p2[25:0];

assign trunc_ln113_1_fu_1264_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_add301_125_out[24:0];

assign trunc_ln113_2_fu_1254_p4 = {{grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_add33720_out[50:26]}};

assign trunc_ln113_3_fu_1288_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_add27418_out[25:0];

assign trunc_ln113_4_fu_1322_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_add239_127_out[24:0];

assign trunc_ln113_5_fu_1292_p4 = {{add_ln113_fu_1268_p2[50:25]}};

assign trunc_ln113_6_fu_1356_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_add371_129_out[25:0];

assign trunc_ln113_7_fu_1326_p4 = {{add_ln113_1_fu_1302_p2[50:26]}};

assign trunc_ln113_8_fu_1212_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_add18016_out[24:0];

assign trunc_ln113_9_fu_1360_p4 = {{add_ln113_2_fu_1336_p2[50:25]}};

assign trunc_ln113_fu_1236_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_add33720_out[25:0];

assign trunc_ln113_s_fu_1390_p4 = {{add_ln113_3_fu_1370_p2[50:26]}};

assign trunc_ln50_1_fu_1059_p1 = add_ln50_2_fu_1049_p2[24:0];

assign trunc_ln50_2_fu_1197_p1 = arr_q0[24:0];

assign trunc_ln50_fu_1055_p1 = add_ln50_fu_1037_p2[24:0];

assign zext_ln113_10_fu_1553_p1 = lshr_ln113_8_fu_1543_p4;

assign zext_ln113_1_fu_1620_p1 = add_ln113_9_fu_1615_p2;

assign zext_ln113_2_fu_1250_p1 = lshr_ln_fu_1240_p4;

assign zext_ln113_3_fu_1284_p1 = lshr_ln113_1_fu_1274_p4;

assign zext_ln113_4_fu_1318_p1 = lshr_ln113_2_fu_1308_p4;

assign zext_ln113_5_fu_1352_p1 = lshr_ln113_3_fu_1342_p4;

assign zext_ln113_6_fu_1386_p1 = lshr_ln113_4_fu_1376_p4;

assign zext_ln113_7_fu_1415_p1 = lshr_ln113_5_fu_1405_p4;

assign zext_ln113_8_fu_1501_p1 = lshr_ln113_6_reg_2264;

assign zext_ln113_9_fu_1519_p1 = lshr_ln113_7_fu_1509_p4;

assign zext_ln114_1_fu_1657_p1 = add_ln114_1_fu_1652_p2;

assign zext_ln114_2_fu_1644_p1 = tmp_s_fu_1634_p4;

assign zext_ln114_3_fu_1648_p1 = tmp_s_fu_1634_p4;

assign zext_ln114_fu_1625_p1 = trunc_ln113_reg_2258;

assign zext_ln115_1_fu_1679_p1 = tmp_reg_2325;

assign zext_ln115_2_fu_1682_p1 = add_ln115_2_reg_2280;

assign zext_ln115_fu_1662_p1 = add_ln114_2_reg_2274;

assign zext_ln116_fu_1692_p1 = add_ln116_reg_2285;

assign zext_ln117_fu_1696_p1 = add_ln117_reg_2290;

assign zext_ln118_fu_1700_p1 = add_ln118_reg_2295;

assign zext_ln119_fu_1704_p1 = add_ln119_reg_2300;

assign zext_ln120_fu_1708_p1 = add_ln120_reg_2310;

assign zext_ln121_fu_1712_p1 = add_ln121_reg_2315;

assign zext_ln122_fu_1716_p1 = add_ln122_reg_2320;

assign zext_ln30_10_fu_829_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_1_1_0266_out;

assign zext_ln30_10_fu_829_p1 = $unsigned(zext_ln30_10_fu_829_p0);

assign zext_ln30_11_fu_875_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_3_0_0271_out;

assign zext_ln30_12_fu_913_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_1_0_0265_out;

assign zext_ln30_1_fu_958_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_3_1_0272_out;

assign zext_ln30_2_fu_817_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_2_1_0269_out;

assign zext_ln30_2_fu_817_p1 = $unsigned(zext_ln30_2_fu_817_p0);

assign zext_ln30_3_fu_962_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_1_1_0266_out;

assign zext_ln30_4_fu_863_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_130_0263_out;

assign zext_ln30_6_fu_908_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_2_0_0268_out;

assign zext_ln30_7_fu_970_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_1_0_0265_out;

assign zext_ln30_8_fu_778_p1 = reg_699;

assign zext_ln30_9_fu_783_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_3_1_0272_out;

assign zext_ln30_9_fu_783_p1 = $unsigned(zext_ln30_9_fu_783_p0);

assign zext_ln30_fu_773_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_231_0264_out;

assign zext_ln30_fu_773_p1 = $unsigned(zext_ln30_fu_773_p0);

assign zext_ln50_1_fu_992_p1 = shl_ln50_fu_987_p2;

assign zext_ln50_2_fu_1002_p1 = shl_ln50_1_fu_997_p2;

assign zext_ln50_fu_977_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_arg1_r_0_0262_out;

always @ (posedge ap_clk) begin
    conv17_reg_1960[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln30_reg_1966[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln30_8_reg_1971[62:32] <= 31'b0000000000000000000000000000000;
    zext_ln30_2_reg_1992[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln30_10_reg_1998[62:32] <= 31'b0000000000000000000000000000000;
    zext_ln30_4_reg_2020[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln30_11_reg_2028[62:32] <= 31'b0000000000000000000000000000000;
    zext_ln30_6_reg_2049[63:32] <= 32'b00000000000000000000000000000000;
    mul3_reg_2163[0] <= 1'b0;
    mul4_reg_2168[0] <= 1'b0;
    mul5_reg_2183[0] <= 1'b0;
    mul6_reg_2198[0] <= 1'b0;
end

endmodule //fiat_25519_carry_square
