# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc -f verilator.f --exe sim_main.cpp"
S  13720096    79661  1736879714   996667174  1736820056           0 "/opt/oss-cad-suite/libexec/verilator_bin"
S      5345    72180  1736879712   486667945  1736820056           0 "/opt/oss-cad-suite/share/verilator/include/verilated_std.sv"
S      2787    72200  1736879712   486667945  1736820056           0 "/opt/oss-cad-suite/share/verilator/include/verilated_std_waiver.vlt"
S       708    47642  1736290726   771287503  1736290726   771287503 "design/adder.sv"
S      1786    47643  1736867831   450020748  1736867831   450020748 "design/alu.sv"
S      1612    50315  1736873220   378522223  1736873220   378522223 "design/branch_unit.sv"
S      1058    37513  1744028979   486712750  1744028979   486712750 "design/control_flow_unit.sv"
S      3124    47645  1744027495   877055648  1744027495   877055648 "design/control_unit.sv"
S       803    47647  1736293447   720105535  1736293447   720105535 "design/flop_reg.sv"
S      1625    50323  1744027563   347795433  1744027563   347795433 "design/imm_extension_unit.sv"
S      1145    36925  1744027651   191489105  1744027651   191489105 "design/ld_extension_unit.sv"
S      1008    50570  1744031545   950144805  1744031545   950144805 "design/mem.sv"
S       748    47648  1736293457   422024147  1736293457   422024147 "design/mux2.sv"
S       961    50532  1736667562   647813050  1736667562   647813050 "design/mux4.sv"
S      1516    47649  1736882467   555893767  1736882467   555893767 "design/regfile.sv"
S      4397    47641  1744034037   456474194  1744034037   456474194 "design/risc_v.sv"
S        46    43806  1736872954    88592717  1736872954    88592717 "lint.vlt"
S       649    42613  1736873925   358287449  1736873925   358287449 "risc_v.svh"
T      5546    38469  1744034252   707014571  1744034252   707014571 "v/Vtb_risc_v.cpp"
T      3623    38454  1744034252   707014571  1744034252   707014571 "v/Vtb_risc_v.h"
T      1990    38600  1744034252   707014571  1744034252   707014571 "v/Vtb_risc_v.mk"
T     31008    38443  1744034252   707014571  1744034252   707014571 "v/Vtb_risc_v__ConstPool_0.cpp"
T      1648    38441  1744034252   707014571  1744034252   707014571 "v/Vtb_risc_v__Syms.cpp"
T      1505    38442  1744034252   707014571  1744034252   707014571 "v/Vtb_risc_v__Syms.h"
T       308    38578  1744034252   707014571  1744034252   707014571 "v/Vtb_risc_v__TraceDecls__0__Slow.cpp"
T     16205    38577  1744034252   707014571  1744034252   707014571 "v/Vtb_risc_v__Trace__0.cpp"
T     43223    38576  1744034252   707014571  1744034252   707014571 "v/Vtb_risc_v__Trace__0__Slow.cpp"
T      2324    38473  1744034252   707014571  1744034252   707014571 "v/Vtb_risc_v___024root.h"
T     40387    38598  1744034252   707014571  1744034252   707014571 "v/Vtb_risc_v___024root__DepSet_h07d53d0b__0.cpp"
T     33409    38597  1744034252   707014571  1744034252   707014571 "v/Vtb_risc_v___024root__DepSet_h07d53d0b__0__Slow.cpp"
T      2137    38588  1744034252   707014571  1744034252   707014571 "v/Vtb_risc_v___024root__DepSet_h80affc67__0.cpp"
T       962    38579  1744034252   707014571  1744034252   707014571 "v/Vtb_risc_v___024root__DepSet_h80affc67__0__Slow.cpp"
T       740    38482  1744034252   707014571  1744034252   707014571 "v/Vtb_risc_v___024root__Slow.cpp"
T       717    38477  1744034252   707014571  1744034252   707014571 "v/Vtb_risc_v___024unit.h"
T       563    38580  1744034252   707014571  1744034252   707014571 "v/Vtb_risc_v___024unit__DepSet_he10ae417__0__Slow.cpp"
T       698    38575  1744034252   707014571  1744034252   707014571 "v/Vtb_risc_v___024unit__Slow.cpp"
T       776    38470  1744034252   707014571  1744034252   707014571 "v/Vtb_risc_v__pch.h"
T      1181    38601  1744034252   707014571  1744034252   707014571 "v/Vtb_risc_v__ver.d"
T         0        0  1744034252   707014571  1744034252   707014571 "v/Vtb_risc_v__verFiles.dat"
T      1905    38599  1744034252   707014571  1744034252   707014571 "v/Vtb_risc_v_classes.mk"
S       579    38323  1744034211   122670511  1744034211   122670511 "verif/tb_risc_v.sv"
S      1295    47656  1744033500   724652743  1744033500   724652743 "verilator.f"
