#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x56ec55c68850 .scope module, "microc_tb" "microc_tb" 2 2;
 .timescale -9 -11;
v0x56ec55cbc2f0_0 .var "Op", 2 0;
v0x56ec55cbc3d0_0 .net "Opcode", 5 0, L_0x56ec55cce3d0;  1 drivers
v0x56ec55cbc490_0 .var "clk", 0 0;
v0x56ec55cbc530_0 .var "reset", 0 0;
v0x56ec55cbc5d0_0 .var "s_inc", 0 0;
v0x56ec55cbc710_0 .var "s_inm", 0 0;
v0x56ec55cbc800_0 .var "we3", 0 0;
v0x56ec55cbc8f0_0 .var "wez", 0 0;
RS_0x724c0c0e60d8 .resolv tri, v0x56ec55cb6d80_0, v0x56ec55cb8cd0_0;
v0x56ec55cbc9e0_0 .net8 "z", 0 0, RS_0x724c0c0e60d8;  2 drivers
S_0x56ec55c7c300 .scope module, "micro" "microc" 2 11, 3 1 0, S_0x56ec55c68850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "Opcode";
    .port_info 1 /OUTPUT 1 "z";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "s_inc";
    .port_info 5 /INPUT 1 "s_inm";
    .port_info 6 /INPUT 1 "we3";
    .port_info 7 /INPUT 1 "wez";
    .port_info 8 /INPUT 3 "Op";
v0x56ec55cbb270_0 .net "Op", 2 0, v0x56ec55cbc2f0_0;  1 drivers
v0x56ec55cbb360_0 .net "Opcode", 5 0, L_0x56ec55cce3d0;  alias, 1 drivers
v0x56ec55cbb420_0 .net "alu_out", 7 0, v0x56ec55cb6ca0_0;  1 drivers
v0x56ec55cbb540_0 .net "clk", 0 0, v0x56ec55cbc490_0;  1 drivers
v0x56ec55cbb5e0_0 .net "dir_salto", 9 0, L_0x56ec55cbca80;  1 drivers
v0x56ec55cbb6c0_0 .net "instruccion", 15 0, L_0x56ec55cbcd40;  1 drivers
v0x56ec55cbb780_0 .net "pc_in", 9 0, L_0x56ec55ccdf20;  1 drivers
v0x56ec55cbb870_0 .net "pc_out", 9 0, v0x56ec55cb92a0_0;  1 drivers
v0x56ec55cbb930_0 .net "rd1", 7 0, L_0x56ec55ccd310;  1 drivers
v0x56ec55cbb9f0_0 .net "rd2", 7 0, L_0x56ec55ccda20;  1 drivers
v0x56ec55cbbb00_0 .net "reset", 0 0, v0x56ec55cbc530_0;  1 drivers
v0x56ec55cbbbf0_0 .net "s_inc", 0 0, v0x56ec55cbc5d0_0;  1 drivers
v0x56ec55cbbc90_0 .net "s_inm", 0 0, v0x56ec55cbc710_0;  1 drivers
v0x56ec55cbbd30_0 .net "sum_out", 9 0, L_0x56ec55ccde10;  1 drivers
v0x56ec55cbbe20_0 .net "wd3", 7 0, L_0x56ec55cce0f0;  1 drivers
v0x56ec55cbbf10_0 .net "we3", 0 0, v0x56ec55cbc800_0;  1 drivers
v0x56ec55cbbfb0_0 .net "wez", 0 0, v0x56ec55cbc8f0_0;  1 drivers
v0x56ec55cbc050_0 .net8 "z", 0 0, RS_0x724c0c0e60d8;  alias, 2 drivers
o0x724c0c0e67c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56ec55cbc140_0 .net "zero_flag_alu", 0 0, o0x724c0c0e67c8;  0 drivers
L_0x56ec55cbca80 .part L_0x56ec55cbcd40, 0, 10;
L_0x56ec55ccdb70 .part L_0x56ec55cbcd40, 0, 4;
L_0x56ec55ccdca0 .part L_0x56ec55cbcd40, 8, 4;
L_0x56ec55ccdd40 .part L_0x56ec55cbcd40, 4, 4;
L_0x56ec55cce050 .part L_0x56ec55cbcd40, 0, 10;
L_0x56ec55cce190 .part L_0x56ec55cbcd40, 4, 8;
L_0x56ec55cce3d0 .part L_0x56ec55cbcd40, 10, 6;
S_0x56ec55c7c570 .scope module, "ALU" "alu" 3 16, 4 1 0, S_0x56ec55c7c300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "S";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 3 "Op";
v0x56ec55c69280_0 .net "A", 7 0, L_0x56ec55ccd310;  alias, 1 drivers
v0x56ec55c69350_0 .net "B", 7 0, L_0x56ec55ccda20;  alias, 1 drivers
v0x56ec55cb6be0_0 .net "Op", 2 0, v0x56ec55cbc2f0_0;  alias, 1 drivers
v0x56ec55cb6ca0_0 .var "S", 7 0;
v0x56ec55cb6d80_0 .var "zero", 0 0;
E_0x56ec55c715b0 .event anyedge, v0x56ec55cb6be0_0, v0x56ec55c69350_0, v0x56ec55c69280_0;
S_0x56ec55cb6f30 .scope module, "Banco_reg" "regfile" 3 14, 5 4 0, S_0x56ec55c7c300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "RD1";
    .port_info 1 /OUTPUT 8 "RD2";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we3";
    .port_info 4 /INPUT 4 "RA1";
    .port_info 5 /INPUT 4 "RA2";
    .port_info 6 /INPUT 4 "WA3";
    .port_info 7 /INPUT 8 "WD3";
v0x56ec55cb7270 .array "R", 15 0, 7 0;
v0x56ec55cb7350_0 .net "RA1", 3 0, L_0x56ec55ccdb70;  1 drivers
v0x56ec55cb7430_0 .net "RA2", 3 0, L_0x56ec55ccdca0;  1 drivers
v0x56ec55cb74f0_0 .net "RD1", 7 0, L_0x56ec55ccd310;  alias, 1 drivers
v0x56ec55cb75b0_0 .net "RD2", 7 0, L_0x56ec55ccda20;  alias, 1 drivers
v0x56ec55cb76a0_0 .net "WA3", 3 0, L_0x56ec55ccdd40;  1 drivers
v0x56ec55cb7760_0 .net "WD3", 7 0, L_0x56ec55cce0f0;  alias, 1 drivers
v0x56ec55cb7840_0 .net *"_ivl_0", 31 0, L_0x56ec55cbce00;  1 drivers
v0x56ec55cb7920_0 .net *"_ivl_10", 5 0, L_0x56ec55ccd100;  1 drivers
L_0x724c0c09d0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56ec55cb7a00_0 .net *"_ivl_13", 1 0, L_0x724c0c09d0f0;  1 drivers
L_0x724c0c09d138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56ec55cb7ae0_0 .net/2u *"_ivl_14", 7 0, L_0x724c0c09d138;  1 drivers
v0x56ec55cb7bc0_0 .net *"_ivl_18", 31 0, L_0x56ec55ccd4a0;  1 drivers
L_0x724c0c09d180 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56ec55cb7ca0_0 .net *"_ivl_21", 27 0, L_0x724c0c09d180;  1 drivers
L_0x724c0c09d1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56ec55cb7d80_0 .net/2u *"_ivl_22", 31 0, L_0x724c0c09d1c8;  1 drivers
v0x56ec55cb7e60_0 .net *"_ivl_24", 0 0, L_0x56ec55ccd5d0;  1 drivers
v0x56ec55cb7f20_0 .net *"_ivl_26", 7 0, L_0x56ec55ccd710;  1 drivers
v0x56ec55cb8000_0 .net *"_ivl_28", 5 0, L_0x56ec55ccd800;  1 drivers
L_0x724c0c09d060 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56ec55cb80e0_0 .net *"_ivl_3", 27 0, L_0x724c0c09d060;  1 drivers
L_0x724c0c09d210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56ec55cb81c0_0 .net *"_ivl_31", 1 0, L_0x724c0c09d210;  1 drivers
L_0x724c0c09d258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56ec55cb82a0_0 .net/2u *"_ivl_32", 7 0, L_0x724c0c09d258;  1 drivers
L_0x724c0c09d0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56ec55cb8380_0 .net/2u *"_ivl_4", 31 0, L_0x724c0c09d0a8;  1 drivers
v0x56ec55cb8460_0 .net *"_ivl_6", 0 0, L_0x56ec55cccf20;  1 drivers
v0x56ec55cb8520_0 .net *"_ivl_8", 7 0, L_0x56ec55ccd060;  1 drivers
v0x56ec55cb8600_0 .net "clk", 0 0, v0x56ec55cbc490_0;  alias, 1 drivers
v0x56ec55cb86c0_0 .net "we3", 0 0, v0x56ec55cbc800_0;  alias, 1 drivers
E_0x56ec55c71a20 .event posedge, v0x56ec55cb8600_0;
L_0x56ec55cbce00 .concat [ 4 28 0 0], L_0x56ec55ccdb70, L_0x724c0c09d060;
L_0x56ec55cccf20 .cmp/ne 32, L_0x56ec55cbce00, L_0x724c0c09d0a8;
L_0x56ec55ccd060 .array/port v0x56ec55cb7270, L_0x56ec55ccd100;
L_0x56ec55ccd100 .concat [ 4 2 0 0], L_0x56ec55ccdb70, L_0x724c0c09d0f0;
L_0x56ec55ccd310 .functor MUXZ 8, L_0x724c0c09d138, L_0x56ec55ccd060, L_0x56ec55cccf20, C4<>;
L_0x56ec55ccd4a0 .concat [ 4 28 0 0], L_0x56ec55ccdca0, L_0x724c0c09d180;
L_0x56ec55ccd5d0 .cmp/ne 32, L_0x56ec55ccd4a0, L_0x724c0c09d1c8;
L_0x56ec55ccd710 .array/port v0x56ec55cb7270, L_0x56ec55ccd800;
L_0x56ec55ccd800 .concat [ 4 2 0 0], L_0x56ec55ccdca0, L_0x724c0c09d210;
L_0x56ec55ccda20 .functor MUXZ 8, L_0x724c0c09d258, L_0x56ec55ccd710, L_0x56ec55ccd5d0, C4<>;
S_0x56ec55cb8880 .scope module, "FFZ" "ffd" 3 26, 5 56 0, S_0x56ec55c7c300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /INPUT 1 "carga";
    .port_info 4 /OUTPUT 1 "q";
v0x56ec55cb8a30_0 .net "carga", 0 0, v0x56ec55cbc8f0_0;  alias, 1 drivers
v0x56ec55cb8b10_0 .net "clk", 0 0, v0x56ec55cbc490_0;  alias, 1 drivers
v0x56ec55cb8c00_0 .net "d", 0 0, o0x724c0c0e67c8;  alias, 0 drivers
v0x56ec55cb8cd0_0 .var "q", 0 0;
v0x56ec55cb8da0_0 .net "reset", 0 0, v0x56ec55cbc530_0;  alias, 1 drivers
E_0x56ec55c38a70 .event posedge, v0x56ec55cb8da0_0, v0x56ec55cb8600_0;
S_0x56ec55cb8ef0 .scope module, "PC" "registro" 3 12, 5 35 0, S_0x56ec55c7c300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "Q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 10 "D";
P_0x56ec55cb90d0 .param/l "WIDTH" 0 5 35, +C4<00000000000000000000000000001010>;
v0x56ec55cb91a0_0 .net "D", 9 0, L_0x56ec55ccdf20;  alias, 1 drivers
v0x56ec55cb92a0_0 .var "Q", 9 0;
v0x56ec55cb9380_0 .net "clk", 0 0, v0x56ec55cbc490_0;  alias, 1 drivers
v0x56ec55cb94a0_0 .net "reset", 0 0, v0x56ec55cbc530_0;  alias, 1 drivers
S_0x56ec55cb95b0 .scope module, "memoria" "memprog" 3 10, 6 3 0, S_0x56ec55c7c300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "Data";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 10 "Address";
L_0x56ec55cbcd40 .functor BUFZ 16, L_0x56ec55cbcb20, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x56ec55cb9850_0 .net "Address", 9 0, v0x56ec55cb92a0_0;  alias, 1 drivers
v0x56ec55cb9930_0 .net "Data", 15 0, L_0x56ec55cbcd40;  alias, 1 drivers
v0x56ec55cb99f0 .array "Mem", 1023 0, 15 0;
v0x56ec55cb9a90_0 .net *"_ivl_0", 15 0, L_0x56ec55cbcb20;  1 drivers
v0x56ec55cb9b70_0 .net *"_ivl_2", 11 0, L_0x56ec55cbcbc0;  1 drivers
L_0x724c0c09d018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56ec55cb9ca0_0 .net *"_ivl_5", 1 0, L_0x724c0c09d018;  1 drivers
v0x56ec55cb9d80_0 .net "clk", 0 0, v0x56ec55cbc490_0;  alias, 1 drivers
L_0x56ec55cbcb20 .array/port v0x56ec55cb99f0, L_0x56ec55cbcbc0;
L_0x56ec55cbcbc0 .concat [ 10 2 0 0], v0x56ec55cb92a0_0, L_0x724c0c09d018;
S_0x56ec55cb9ea0 .scope module, "mux1" "mux2" 3 21, 5 46 0, S_0x56ec55c7c300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "Y";
    .port_info 1 /INPUT 10 "D0";
    .port_info 2 /INPUT 10 "D1";
    .port_info 3 /INPUT 1 "s";
P_0x56ec55cba080 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000001010>;
v0x56ec55cba1c0_0 .net "D0", 9 0, L_0x56ec55ccde10;  alias, 1 drivers
v0x56ec55cba2a0_0 .net "D1", 9 0, L_0x56ec55cce050;  1 drivers
v0x56ec55cba380_0 .net "Y", 9 0, L_0x56ec55ccdf20;  alias, 1 drivers
v0x56ec55cba480_0 .net "s", 0 0, v0x56ec55cbc5d0_0;  alias, 1 drivers
L_0x56ec55ccdf20 .functor MUXZ 10, L_0x56ec55ccde10, L_0x56ec55cce050, v0x56ec55cbc5d0_0, C4<>;
S_0x56ec55cba5d0 .scope module, "mux3" "mux2" 3 24, 5 46 0, S_0x56ec55c7c300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "Y";
    .port_info 1 /INPUT 8 "D0";
    .port_info 2 /INPUT 8 "D1";
    .port_info 3 /INPUT 1 "s";
P_0x56ec55cba7b0 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000001000>;
v0x56ec55cba8f0_0 .net "D0", 7 0, v0x56ec55cb6ca0_0;  alias, 1 drivers
v0x56ec55cbaa00_0 .net "D1", 7 0, L_0x56ec55cce190;  1 drivers
v0x56ec55cbaac0_0 .net "Y", 7 0, L_0x56ec55cce0f0;  alias, 1 drivers
v0x56ec55cbabc0_0 .net "s", 0 0, v0x56ec55cbc710_0;  alias, 1 drivers
L_0x56ec55cce0f0 .functor MUXZ 8, v0x56ec55cb6ca0_0, L_0x56ec55cce190, v0x56ec55cbc710_0, C4<>;
S_0x56ec55cbad10 .scope module, "sumador" "sum" 3 18, 5 28 0, S_0x56ec55c7c300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "Y";
    .port_info 1 /INPUT 10 "A";
    .port_info 2 /INPUT 10 "B";
v0x56ec55cbaf60_0 .net "A", 9 0, v0x56ec55cb92a0_0;  alias, 1 drivers
L_0x724c0c09d2a0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x56ec55cbb090_0 .net "B", 9 0, L_0x724c0c09d2a0;  1 drivers
v0x56ec55cbb170_0 .net "Y", 9 0, L_0x56ec55ccde10;  alias, 1 drivers
L_0x56ec55ccde10 .arith/sum 10, v0x56ec55cb92a0_0, L_0x724c0c09d2a0;
    .scope S_0x56ec55cb95b0;
T_0 ;
    %vpi_call 6 11 "$readmemb", "progfile.dat", v0x56ec55cb99f0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x56ec55cb8ef0;
T_1 ;
    %wait E_0x56ec55c38a70;
    %load/vec4 v0x56ec55cb94a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x56ec55cb92a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x56ec55cb91a0_0;
    %assign/vec4 v0x56ec55cb92a0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56ec55cb6f30;
T_2 ;
    %vpi_call 5 14 "$readmemb", "regfile.dat", v0x56ec55cb7270 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x56ec55cb6f30;
T_3 ;
    %wait E_0x56ec55c71a20;
    %load/vec4 v0x56ec55cb86c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x56ec55cb7760_0;
    %load/vec4 v0x56ec55cb76a0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56ec55cb7270, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56ec55c7c570;
T_4 ;
    %wait E_0x56ec55c715b0;
    %load/vec4 v0x56ec55cb6be0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x56ec55cb6ca0_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x56ec55c69280_0;
    %store/vec4 v0x56ec55cb6ca0_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x56ec55c69280_0;
    %inv;
    %store/vec4 v0x56ec55cb6ca0_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x56ec55c69280_0;
    %load/vec4 v0x56ec55c69350_0;
    %add;
    %store/vec4 v0x56ec55cb6ca0_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x56ec55c69280_0;
    %load/vec4 v0x56ec55c69350_0;
    %sub;
    %store/vec4 v0x56ec55cb6ca0_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x56ec55c69280_0;
    %load/vec4 v0x56ec55c69350_0;
    %and;
    %store/vec4 v0x56ec55cb6ca0_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x56ec55c69280_0;
    %load/vec4 v0x56ec55c69350_0;
    %or;
    %store/vec4 v0x56ec55cb6ca0_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x56ec55c69280_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x56ec55cb6ca0_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x56ec55c69350_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x56ec55cb6ca0_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %load/vec4 v0x56ec55cb6ca0_0;
    %or/r;
    %inv;
    %store/vec4 v0x56ec55cb6d80_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x56ec55cb8880;
T_5 ;
    %wait E_0x56ec55c38a70;
    %load/vec4 v0x56ec55cb8da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56ec55cb8cd0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x56ec55cb8a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x56ec55cb8c00_0;
    %assign/vec4 v0x56ec55cb8cd0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x56ec55c68850;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56ec55cbc490_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56ec55cbc490_0, 0, 1;
    %delay 1000, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x56ec55c68850;
T_7 ;
    %vpi_call 2 35 "$dumpfile", "microc_tb.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x56ec55c68850 {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0x56ec55cb7270, 1> {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56ec55cbc5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56ec55cbc710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56ec55cbc800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56ec55cbc8f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56ec55cbc2f0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56ec55cbc530_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56ec55cbc530_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56ec55cbc5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56ec55cbc710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56ec55cbc800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56ec55cbc8f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56ec55cbc2f0_0, 0, 3;
    %delay 500, 0;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56ec55cbc5d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56ec55cbc710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56ec55cbc800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56ec55cbc8f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56ec55cbc2f0_0, 0, 3;
    %delay 500, 0;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56ec55cbc5d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56ec55cbc710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56ec55cbc800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56ec55cbc8f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56ec55cbc2f0_0, 0, 3;
    %delay 500, 0;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56ec55cbc5d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56ec55cbc710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56ec55cbc800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56ec55cbc8f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56ec55cbc2f0_0, 0, 3;
    %delay 500, 0;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56ec55cbc5d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56ec55cbc710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56ec55cbc800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56ec55cbc8f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56ec55cbc2f0_0, 0, 3;
    %delay 500, 0;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56ec55cbc5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56ec55cbc710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56ec55cbc800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56ec55cbc8f0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x56ec55cbc2f0_0, 0, 3;
    %delay 500, 0;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56ec55cbc5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56ec55cbc710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56ec55cbc800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56ec55cbc8f0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x56ec55cbc2f0_0, 0, 3;
    %delay 500, 0;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56ec55cbc5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56ec55cbc710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56ec55cbc800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56ec55cbc8f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56ec55cbc2f0_0, 0, 3;
    %delay 500, 0;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56ec55cbc5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56ec55cbc710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56ec55cbc800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56ec55cbc8f0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x56ec55cbc2f0_0, 0, 3;
    %delay 500, 0;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56ec55cbc5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56ec55cbc710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56ec55cbc800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56ec55cbc8f0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x56ec55cbc2f0_0, 0, 3;
    %delay 500, 0;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56ec55cbc5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56ec55cbc710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56ec55cbc800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56ec55cbc8f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56ec55cbc2f0_0, 0, 3;
    %delay 500, 0;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56ec55cbc5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56ec55cbc710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56ec55cbc800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56ec55cbc8f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56ec55cbc2f0_0, 0, 3;
    %delay 500, 0;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56ec55cbc5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56ec55cbc710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56ec55cbc800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56ec55cbc8f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56ec55cbc2f0_0, 0, 3;
    %delay 500, 0;
    %vpi_call 2 133 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "microc_tb.v";
    "microc.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
