<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <title>Wishbone I2C in SoC</title>
  <link href="https://fonts.googleapis.com/css2?family=Poppins:wght@400;600&display=swap" rel="stylesheet">
  <style>
    :root {
      --primary: #007bff;
      --dark: #0b1120;
      --light: #f5f5f5;
      --accent: #009688;
    }

    * {
      box-sizing: border-box;
      margin: 0;
      padding: 0;
    }

    body {
      font-family: 'Poppins', sans-serif;
      line-height: 1.6;
      background-color: #ffffff;
      color: var(--dark);
      padding-bottom: 50px;
    }

   header {
  background: linear-gradient(135deg, #0f172a, #1e293b);
  color: white;
  text-align: center;
  padding: 100px 20px 80px;
}

    header h1 {
      font-size: 2.8rem;
      font-weight: 600;
      background-color: rgba(0, 0, 0, 0.4);
      display: inline-block;
      padding: 10px 20px;
      border-radius: 10px;
    }

    .container {
      max-width: 900px;
      margin: auto;
      padding: 30px 20px;
    }

    .container img {
      width: 100%;
      max-width: 700px;
      border-radius: 10px;
      margin: 20px 0;
      display: block;
    }

    h2 {
      margin-top: 40px;
      color: var(--primary);
    }

    h3 {
      margin-top: 30px;
      color: var(--primary);
    }

    ul {
      margin-top: 10px;
      padding-left: 20px;
    }

    ul li {
      margin-bottom: 10px;
    }

    .btn {
      display: inline-block;
      margin-top: 30px;
      padding: 12px 25px;
      background-color: var(--accent);
      color: white;
      text-decoration: none;
      font-weight: 600;
      border-radius: 5px;
      transition: background-color 0.3s ease;
    }

    .btn:hover {
      background-color: #00796b;
    }

    @media screen and (max-width: 600px) {
      header h1 {
        font-size: 2rem;
        padding: 10px 15px;
      }

      .btn {
        padding: 10px 18px;
      }
    }
  </style>
</head>
<body>
  <header>
    <h1>Wishbone I2C in SoC</h1>
  </header>
  
  <section class="project-detail">
    <div class="container">
      <img src="images/Wishbone I2C.jpg" alt="Wishbone I2C in SoC">

      <p>
        In this project, Verilog HDL is used to implement this design both in core and pad. Physical verification and other results are determined by providing commands in Encounter. After optimizing the CTS we got the desired value of max_cap & max_trans of real Nr nets. But after postRoute optimization we got some undesired values of TNS in Setup mode, WNS & TNS in Hold mode and max_trans in DRVs. All Physical Verification passed except some Connectivity, Geometry and PG Short Violations. Overall, it was a successful implementation of SoC system. Advantages of this system include complete reusability and FPGA compatibility without design changes. The same concept can verify different IPs, enabling cost-effective device development. Further improvements can be made with minor modifications.
      </p>

      <h3>üîß Tools Used</h3>
      <ul>
        <li>WISHBONE I2C Master Core</li>
        <li>Encounter</li>
        <li>Genus</li>   
      </ul>

      <h2>üì∏ Implementation Screenshots</h2>
      
      <h3>RTL Design</h3>
      <img src="images/1.jpg" alt="RTL of the CORE">
      <img src="images/2.RTL of the PAD connection.jpg" alt="RTL of the PAD connection">
      
      <h3>SoC Integration</h3>
      <img src="images/3.SoC after adding PAD.jpg" alt="SoC after adding PAD">
      <img src="images/4. SoC after adding corner and PADVDD, PADVSS, PADVDDIOR 7 PADVSSIOR.jpg" alt="SoC after adding corner and power pads">
      
      <h3>Placement & Routing</h3>
      <img src="images/6. After placing cells.jpg" alt="After placing cells">
      <img src="images/13.Wire Routed.jpg" alt="Wire Routed">
      
      <h3>Static Timing Analysis</h3>
      <img src="images/7.STA of preCTS.jpg" alt="STA of preCTS">
      <img src="images/8.STA of optimized preCTS.jpg" alt="STA of optimized preCTS">
      <img src="images/10.STA of postRoute(For SETUP mode & DRVs).jpg" alt="STA of postRoute (SETUP & DRVs)">
      <img src="images/11.STA of postRoute(For HOLD mode).jpg" alt="STA of postRoute (HOLD mode)">
      <img src="images/12.STA of optimized postRoute.jpg" alt="STA of optimized postRoute">
      
      <h3>Physical Verification</h3>
      <img src="images/16.Check place.jpg" alt="Placement check">
      <img src="images/17.DRC check.jpg" alt="DRC check">
      <img src="images/18.Connectivity check.jpg" alt="Connectivity Check">
      <img src="images/19.Unconnected pin.jpg" alt="Unconnected pin">
      <img src="images/20.Geometry check.jpg" alt="Geometry check">
      <img src="images/21.Process antena check.jpg" alt="Process antenna check">
      <img src="images/22.PG short check.jpg" alt="PG short check">
      <img src="images/23.Shorted point.jpg" alt="Shorted point">
      <img src="images/24.Power via-stacked via check.jpg" alt="Power via-stacked via check">
      
      <h3>Final Implementation</h3>
      <img src="images/14.After adding fillers.jpg" alt="After adding fillers">
      <img src="images/15.After adding metal-fill.jpg" alt="After adding metal-fill">
      <img src="images/25.Final design with zero error.jpg" alt="Final design with zero error">
      <img src="images/26.SoC of Wishbone I2C master core.jpg" alt="SoC of Wishbone I2C master core">

      <a href="index.html" class="btn">‚Üê Back to Projects</a>
    </div>
  </section>
</body>
</html>
