library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity BCD is
	port(inputs : in std_logic_vector(3 downto 0);
	      outputs: out std_logic_vector(6 downto 0));