static bool F_1 ( unsigned int V_1 , struct V_2 * V_3 )\r\n{\r\n#ifdef F_2\r\nif ( V_3 -> V_4 . V_5 . V_1 != V_1 )\r\nreturn false ;\r\n#endif\r\nreturn V_6 [ V_1 ] == & V_3 -> V_4 ;\r\n}\r\nstatic void F_3 ( unsigned int V_1 , struct V_2 * V_3 )\r\n{\r\nif ( F_1 ( V_1 , V_3 ) ) {\r\nF_4 ( V_7 , F_5 ( V_7 ) & ~ V_8 ) ;\r\nV_6 [ V_1 ] = NULL ;\r\n}\r\n#ifdef F_2\r\nV_3 -> V_4 . V_5 . V_1 = V_9 ;\r\n#endif\r\n}\r\nstatic void F_6 ( struct V_2 * V_3 )\r\n{\r\nunion V_10 * V_11 = & V_3 -> V_4 ;\r\nunsigned int V_1 ;\r\nV_1 = F_7 () ;\r\nif ( V_6 [ V_1 ] == V_11 )\r\nV_6 [ V_1 ] = NULL ;\r\nF_4 ( V_7 , F_5 ( V_7 ) & ~ V_8 ) ;\r\nF_8 () ;\r\nmemset ( V_11 , 0 , sizeof( union V_10 ) ) ;\r\nV_11 -> V_5 . V_12 = V_8 ;\r\nV_11 -> V_5 . V_13 = V_14 ;\r\n#ifdef F_2\r\nV_11 -> V_5 . V_1 = V_9 ;\r\n#endif\r\n}\r\nstatic void F_9 ( struct V_2 * V_3 )\r\n{\r\nunion V_10 * V_11 = & V_3 -> V_4 ;\r\nunsigned int V_1 = F_7 () ;\r\nif ( V_6 [ V_1 ] == V_11 )\r\nV_6 [ V_1 ] = NULL ;\r\nF_8 () ;\r\n}\r\nstatic void F_10 ( struct V_2 * V_3 )\r\n{\r\nstruct V_2 * V_15 = F_11 () ;\r\nF_12 ( V_15 ) ;\r\nV_3 -> V_4 = V_15 -> V_4 ;\r\n#ifdef F_2\r\nV_3 -> V_4 . V_5 . V_1 = V_9 ;\r\n#endif\r\n}\r\nstatic int F_13 ( struct V_16 * V_17 , unsigned long V_18 , void * V_19 )\r\n{\r\nstruct V_2 * V_3 = V_19 ;\r\nT_1 V_12 ;\r\n#ifdef F_2\r\nunsigned int V_1 ;\r\n#endif\r\nswitch ( V_18 ) {\r\ncase V_20 :\r\nV_12 = F_5 ( V_7 ) ;\r\n#ifdef F_2\r\nV_1 = V_3 -> V_1 ;\r\nif ( ( V_12 & V_8 ) && V_6 [ V_1 ] )\r\nF_14 ( V_6 [ V_1 ] , V_12 ) ;\r\n#endif\r\nF_4 ( V_7 , V_12 & ~ V_8 ) ;\r\nbreak;\r\ncase V_21 :\r\nF_6 ( V_3 ) ;\r\nbreak;\r\ncase V_22 :\r\nF_9 ( V_3 ) ;\r\nbreak;\r\ncase V_23 :\r\nF_10 ( V_3 ) ;\r\nbreak;\r\n}\r\nreturn V_24 ;\r\n}\r\nstatic void F_15 ( unsigned int V_25 , struct V_26 * V_27 )\r\n{\r\nT_2 V_28 ;\r\nmemset ( & V_28 , 0 , sizeof( V_28 ) ) ;\r\nV_28 . V_29 = V_30 ;\r\nV_28 . V_31 = V_25 ;\r\nV_28 . V_32 = ( void V_33 * ) ( F_16 ( V_27 ) - 4 ) ;\r\nV_34 -> V_3 . V_35 = 0 ;\r\nV_34 -> V_3 . V_36 = 6 ;\r\nF_17 ( V_30 , & V_28 , V_34 ) ;\r\n}\r\nstatic void F_18 ( char * V_37 , T_1 V_38 )\r\n{\r\nint V_39 ;\r\nF_19 ( L_1 , V_37 ) ;\r\nF_19 ( L_2 ,\r\nF_5 ( V_7 ) , F_5 ( V_40 ) , V_38 ) ;\r\nfor ( V_39 = 0 ; V_39 < 32 ; V_39 += 2 )\r\nF_19 ( L_3 ,\r\nV_39 , F_20 ( V_39 ) , V_39 + 1 , F_20 ( V_39 + 1 ) ) ;\r\n}\r\nstatic void F_21 ( T_1 V_41 , T_1 V_38 , T_1 V_13 , struct V_26 * V_27 )\r\n{\r\nint V_31 = 0 ;\r\nF_22 ( L_4 , V_41 ) ;\r\nif ( V_41 == V_42 ) {\r\nF_18 ( L_5 , V_38 ) ;\r\nF_15 ( 0 , V_27 ) ;\r\nreturn;\r\n}\r\nif ( V_41 & ( V_43 | V_44 | V_45 | V_46 ) )\r\nV_13 &= ~ ( V_43 | V_44 | V_45 | V_46 ) ;\r\nV_13 |= V_41 ;\r\nF_4 ( V_40 , V_13 ) ;\r\n#define RAISE ( T_3 , T_4 , T_5 ) \\r\nif (exceptions & stat && fpscr & en) \\r\nsi_code = sig;\r\nRAISE ( V_47 , V_48 , V_49 ) ;\r\nRAISE ( V_50 , V_51 , V_52 ) ;\r\nRAISE ( V_53 , V_54 , V_55 ) ;\r\nRAISE ( V_56 , V_57 , V_58 ) ;\r\nRAISE ( V_59 , V_60 , V_61 ) ;\r\nif ( V_31 )\r\nF_15 ( V_31 , V_27 ) ;\r\n}\r\nstatic T_1 F_23 ( T_1 V_38 , T_1 V_13 , struct V_26 * V_27 )\r\n{\r\nT_1 V_41 = V_42 ;\r\nF_22 ( L_6 , V_38 , V_13 ) ;\r\nif ( F_24 ( V_38 ) ) {\r\nif ( ! F_25 ( V_38 ) ) {\r\nif ( F_26 ( V_38 ) ) {\r\nV_41 = F_27 ( V_38 , V_13 ) ;\r\n} else {\r\nV_41 = F_28 ( V_38 , V_13 ) ;\r\n}\r\n} else {\r\n}\r\n} else {\r\n}\r\nreturn V_41 & ~ V_62 ;\r\n}\r\nvoid F_29 ( T_1 V_63 , T_1 V_12 , struct V_26 * V_27 )\r\n{\r\nT_1 V_13 , V_64 , V_65 , V_41 ;\r\nF_22 ( L_7 , V_63 , V_12 ) ;\r\nF_4 ( V_7 , V_12 & ~ ( V_66 | V_67 | V_68 | V_69 | V_70 ) ) ;\r\nV_65 = F_5 ( V_71 ) ;\r\nV_64 = V_13 = F_5 ( V_40 ) ;\r\nif ( ( V_65 & V_72 ) == ( 1 << V_73 )\r\n&& ( V_13 & V_51 ) ) {\r\ngoto V_74;\r\n}\r\nif ( V_12 & V_66 ) {\r\n#ifndef F_30\r\nV_63 = F_5 ( V_75 ) ;\r\nV_27 -> V_76 -= 4 ;\r\n#endif\r\n} else if ( ! ( V_12 & V_67 ) ) {\r\nF_21 ( V_42 , V_63 , V_13 , V_27 ) ;\r\ngoto exit;\r\n}\r\nif ( V_12 & ( V_66 | V_69 ) ) {\r\nT_1 V_77 ;\r\nV_77 = V_12 + ( 1 << V_78 ) ;\r\nV_13 &= ~ V_79 ;\r\nV_13 |= ( V_77 & V_80 ) << ( V_81 - V_78 ) ;\r\n}\r\nV_41 = F_23 ( V_63 , V_13 , V_27 ) ;\r\nif ( V_41 )\r\nF_21 ( V_41 , V_63 , V_64 , V_27 ) ;\r\nif ( ( V_12 & ( V_66 | V_68 ) ) != ( V_66 | V_68 ) )\r\ngoto exit;\r\nF_31 () ;\r\nV_63 = F_5 ( V_82 ) ;\r\nV_74:\r\nV_41 = F_23 ( V_63 , V_64 , V_27 ) ;\r\nif ( V_41 )\r\nF_21 ( V_41 , V_63 , V_64 , V_27 ) ;\r\nexit:\r\nF_32 () ;\r\n}\r\nstatic void F_33 ( void * V_83 )\r\n{\r\nT_1 V_84 ;\r\nF_34 ( F_35 () ) ;\r\nV_84 = F_36 () ;\r\nF_37 ( V_84 | F_38 ( 10 ) | F_38 ( 11 ) ) ;\r\n}\r\nvoid F_39 ( void )\r\n{\r\nif ( V_85 ) {\r\nF_22 ( L_8 , V_86 ) ;\r\nreturn;\r\n}\r\nV_85 = 1 ;\r\n}\r\nstatic int F_40 ( void )\r\n{\r\nstruct V_2 * V_87 = F_11 () ;\r\nT_1 V_12 = F_5 ( V_7 ) ;\r\nif ( V_12 & V_8 ) {\r\nF_22 ( L_9 , V_86 ) ;\r\nF_14 ( & V_87 -> V_4 , V_12 ) ;\r\nF_4 ( V_7 , F_5 ( V_7 ) & ~ V_8 ) ;\r\n} else if ( V_6 [ V_87 -> V_1 ] ) {\r\n#ifndef F_2\r\nF_4 ( V_7 , V_12 | V_8 ) ;\r\nF_14 ( V_6 [ V_87 -> V_1 ] , V_12 ) ;\r\nF_4 ( V_7 , V_12 ) ;\r\n#endif\r\n}\r\nV_6 [ V_87 -> V_1 ] = NULL ;\r\nreturn 0 ;\r\n}\r\nstatic void F_41 ( void )\r\n{\r\nF_33 ( NULL ) ;\r\nF_4 ( V_7 , F_5 ( V_7 ) & ~ V_8 ) ;\r\n}\r\nstatic int F_42 ( struct V_16 * V_17 , unsigned long V_18 ,\r\nvoid * V_19 )\r\n{\r\nswitch ( V_18 ) {\r\ncase V_88 :\r\nF_40 () ;\r\nbreak;\r\ncase V_89 :\r\ncase V_90 :\r\nF_41 () ;\r\nbreak;\r\n}\r\nreturn V_91 ;\r\n}\r\nstatic void F_43 ( void )\r\n{\r\nF_44 ( & V_92 ) ;\r\n}\r\nstatic inline void F_43 ( void ) { }\r\nvoid F_12 ( struct V_2 * V_3 )\r\n{\r\nunsigned int V_1 = F_7 () ;\r\nif ( F_1 ( V_1 , V_3 ) ) {\r\nT_1 V_12 = F_5 ( V_7 ) ;\r\nF_4 ( V_7 , V_12 | V_8 ) ;\r\nF_14 ( & V_3 -> V_4 , V_12 | V_8 ) ;\r\nF_4 ( V_7 , V_12 ) ;\r\n}\r\nF_8 () ;\r\n}\r\nvoid F_45 ( struct V_2 * V_3 )\r\n{\r\nunsigned int V_1 = F_7 () ;\r\nF_3 ( V_1 , V_3 ) ;\r\nF_8 () ;\r\n}\r\nint F_46 ( struct V_93 V_33 * V_94 ,\r\nstruct V_95 V_33 * V_96 )\r\n{\r\nstruct V_2 * V_3 = F_11 () ;\r\nstruct V_97 * V_98 = & V_3 -> V_4 . V_5 ;\r\nint V_99 = 0 ;\r\nF_12 ( V_3 ) ;\r\nV_99 |= F_47 ( & V_94 -> V_100 , & V_98 -> V_100 ,\r\nsizeof( V_98 -> V_100 ) ) ;\r\nF_48 ( V_98 -> V_13 , & V_94 -> V_13 , V_99 ) ;\r\nF_48 ( V_98 -> V_12 , & V_96 -> V_12 , V_99 ) ;\r\nF_48 ( V_98 -> V_101 , & V_96 -> V_101 , V_99 ) ;\r\nF_48 ( V_98 -> V_102 , & V_96 -> V_102 , V_99 ) ;\r\nif ( V_99 )\r\nreturn - V_103 ;\r\nF_45 ( V_3 ) ;\r\nV_98 -> V_13 &= ~ ( V_79 | V_104 ) ;\r\nreturn 0 ;\r\n}\r\nint F_49 ( struct V_93 V_33 * V_94 ,\r\nstruct V_95 V_33 * V_96 )\r\n{\r\nstruct V_2 * V_3 = F_11 () ;\r\nstruct V_97 * V_98 = & V_3 -> V_4 . V_5 ;\r\nunsigned long V_12 ;\r\nint V_99 = 0 ;\r\nF_45 ( V_3 ) ;\r\nV_99 |= F_50 ( & V_98 -> V_100 , & V_94 -> V_100 ,\r\nsizeof( V_98 -> V_100 ) ) ;\r\nF_51 ( V_98 -> V_13 , & V_94 -> V_13 , V_99 ) ;\r\nF_51 ( V_12 , & V_96 -> V_12 , V_99 ) ;\r\nV_12 |= V_8 ;\r\nV_12 &= ~ ( V_66 | V_68 ) ;\r\nV_98 -> V_12 = V_12 ;\r\nF_51 ( V_98 -> V_101 , & V_96 -> V_101 , V_99 ) ;\r\nF_51 ( V_98 -> V_102 , & V_96 -> V_102 , V_99 ) ;\r\nreturn V_99 ? - V_103 : 0 ;\r\n}\r\nstatic int F_52 ( struct V_16 * V_105 , unsigned long V_106 ,\r\nvoid * V_107 )\r\n{\r\nif ( V_106 == V_108 || V_106 == V_109 )\r\nV_6 [ ( long ) V_107 ] = NULL ;\r\nelse if ( V_106 == V_110 || V_106 == V_111 )\r\nF_33 ( NULL ) ;\r\nreturn V_91 ;\r\n}\r\nvoid F_53 ( void )\r\n{\r\nif ( F_5 ( V_7 ) & V_8 )\r\nF_54 ( L_10 ) ;\r\nelse\r\nF_54 ( L_11 ) ;\r\n}\r\nvoid F_55 ( void )\r\n{\r\nstruct V_2 * V_3 = F_11 () ;\r\nunsigned int V_1 ;\r\nT_1 V_12 ;\r\nF_34 ( F_56 () ) ;\r\nV_1 = F_7 () ;\r\nV_12 = F_5 ( V_7 ) | V_8 ;\r\nF_4 ( V_7 , V_12 ) ;\r\nif ( F_1 ( V_1 , V_3 ) )\r\nF_14 ( & V_3 -> V_4 , V_12 ) ;\r\n#ifndef F_2\r\nelse if ( V_6 [ V_1 ] != NULL )\r\nF_14 ( V_6 [ V_1 ] , V_12 ) ;\r\n#endif\r\nV_6 [ V_1 ] = NULL ;\r\n}\r\nvoid F_57 ( void )\r\n{\r\nF_4 ( V_7 , F_5 ( V_7 ) & ~ V_8 ) ;\r\nF_8 () ;\r\n}\r\nstatic int T_6 F_58 ( void )\r\n{\r\nunsigned int V_112 ;\r\nunsigned int V_113 = F_59 () ;\r\nif ( V_113 >= V_114 )\r\nF_60 ( F_33 , NULL , 1 ) ;\r\nV_115 = V_116 ;\r\nF_31 () ;\r\nV_112 = F_5 ( V_71 ) ;\r\nF_31 () ;\r\nV_115 = V_117 ;\r\nF_61 ( L_12 ) ;\r\nif ( V_85 ) {\r\nF_62 ( L_13 ) ;\r\nreturn 0 ;\r\n} else if ( ( F_63 () & 0x000f0000 ) == 0x000f0000 ) {\r\nV_85 = V_112 & V_118 ;\r\nV_85 >>= V_73 ;\r\nif ( F_64 ( V_119 ) &&\r\n( F_5 ( V_120 ) & 0x000fff00 ) == 0x00011100 )\r\nV_121 |= V_122 ;\r\nif ( F_64 ( V_123 ) ) {\r\nT_1 V_124 = F_5 ( V_125 ) ;\r\nif ( ( ( V_124 & V_126 ) >> V_127 ) == 0x2 ||\r\n( ( V_124 & V_128 ) >> V_129 ) == 0x2 ) {\r\nV_121 |= V_130 ;\r\nif ( ( V_124 & V_131 ) == 1 )\r\nV_121 |= V_132 ;\r\nelse\r\nV_121 |= V_133 ;\r\n}\r\nif ( ( F_5 ( V_120 ) & 0xf0000000 ) == 0x10000000 )\r\nV_121 |= V_134 ;\r\n}\r\n} else {\r\nif ( V_112 & V_135 ) {\r\nF_62 ( L_14 ) ;\r\nreturn 0 ;\r\n}\r\nV_85 = ( V_112 & V_72 ) >> V_73 ;\r\n}\r\nF_65 ( F_52 , 0 ) ;\r\nV_115 = V_136 ;\r\nF_66 ( & V_137 ) ;\r\nF_43 () ;\r\nV_121 |= V_138 ;\r\nF_62 ( L_15 ,\r\n( V_112 & V_139 ) >> V_140 ,\r\nV_85 ,\r\n( V_112 & V_141 ) >> V_142 ,\r\n( V_112 & V_143 ) >> V_144 ,\r\n( V_112 & V_145 ) >> V_146 ) ;\r\nreturn 0 ;\r\n}
