m255
K4
z2
!s11f vlog 2021.4 2021.10, Oct 14 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dZ:/github/dvl/code/fpga/sim
<<<<<<< HEAD
Z1 tCvgOpt 0
R1
Z2 =======
Z3 o-work work -O0
R1
R0
<<<<<<< HEAD
R3
R2
!s108 1710438668.000000
R0
<<<<<<< HEAD
!s100 oY1VkO54T>JC][Y]o[;d80
IhLjlzcHL_T^TaQ3nPm6?<1
S1
R0
w1710440270
Z4 8Z:/github/dvl/code/fpga/source/impl_1/i2c_peripheral_tb.sv
Z5 FZ:/github/dvl/code/fpga/source/impl_1/i2c_peripheral_tb.sv
!i122 54
L0 5 117
R2
!s100 mT`E2jQ21:bXHRN6zbkiP2
Inf2h08bi2L=5MU4gJJRQi1
S1
R0
w1710438594
R4
R5
!i122 38
L0 5 88
<<<<<<< HEAD
R3
R1
R2
R3
R1
R0
<<<<<<< HEAD
!s108 1710440274.000000
R2
!s108 1710438667.000000
R0
<<<<<<< HEAD
!s110 1710440274
!i10b 1
!s100 7cR4c?UOJN=70aGmKmUf@3
IJT^DzQ:D`hc>gj]NoSL3I2
S1
R0
w1710440090
Z6 8Z:/github/dvl/code/fpga/source/impl_1/i2c_peripheral.sv
Z7 FZ:/github/dvl/code/fpga/source/impl_1/i2c_peripheral.sv
!i122 53
R2
!s110 1710438668
!i10b 1
!s100 g[A`A3fSnabOlC7K4gXmz1
I>M0[LnK8_g;T^]W1hZojz1
S1
R0
w1710438664
R6
R7
!i122 37
>>>>>>> 40f62bad6d332b2eebd677658579c306992eb437
R0
>>>>>>> 40f62bad6d332b2eebd677658579c306992eb437
!s107 Z:/github/dvl/code/fpga/source/impl_1/i2c_peripheral_tb.sv|
Z8 !s90 -reportprogress|300|-work|work|-stats=none|Z:/github/dvl/code/fpga/source/impl_1/i2c_peripheral_tb.sv|
!s101 -O0
!i113 1
R0
>>>>>>> 40f62bad6d332b2eebd677658579c306992eb437
Z9 VDg1SIo80bB@j0V0VzS_@n1
Z10 OT;L;2021.4;73
r1
!s85 0
31
R0
>>>>>>> 40f62bad6d332b2eebd677658579c306992eb437
R0
>>>>>>> 40f62bad6d332b2eebd677658579c306992eb437
Z11 !s107 Z:/github/dvl/code/fpga/source/impl_1/i2c_peripheral.sv|
Z12 !s90 -reportprogress|300|-work|work|-stats=none|Z:/github/dvl/code/fpga/source/impl_1/i2c_peripheral.sv|
!s101 -O0
!i113 1
R0
>>>>>>> 40f62bad6d332b2eebd677658579c306992eb437
L0 1 133
R9
R10
r1
!s85 0
31
R0
vi2c_peripheral
Z13 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z14 !s110 1710443423
!i10b 1
!s100 JEk=G>fV[lH;dYzfMX1cO0
I1gd85GkH]UNdT@IEFV;H[2
S1
R0
w1710443419
R6
R7
!i122 89
L0 1 146
R9
R10
r1
!s85 0
31
Z15 !s108 1710443423.000000
R11
R12
!s101 -O0
!i113 1
R3
R1
vi2c_peripheral_tb
R13
R14
!i10b 1
!s100 :^5^:[AnU<gAC3Kb[dh0=1
IJBeaiVP9^o;=?zGQ>CGgW1
S1
R0
w1710442491
R4
R5
!i122 90
L0 5 121
R9
R10
r1
!s85 0
31
R15
Z16 !s107 Z:/github/dvl/code/fpga/source/impl_1/i2c_peripheral_tb.sv|
R8
!s101 -O0
!i113 1
R3
R1
