Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jan 26 11:04:41 2022
| Host         : PC-Andy-VM running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file pl_key_detect_control_sets_placed.rpt
| Design       : pl_key_detect
| Device       : xc7z010
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     2 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              36 |            9 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               4 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------+---------------------------+------------------+----------------+
|  Clock Signal  |   Enable Signal  |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+------------------+---------------------------+------------------+----------------+
|  clk_IBUF_BUFG | sampled_key_info | key_press_down[3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG |                  | key_press_down[3]_i_1_n_0 |                9 |             36 |
+----------------+------------------+---------------------------+------------------+----------------+


