/*
 * Generated by Bluespec Compiler, version 2024.01-20-g9a97f9d0 (build 9a97f9d0)
 * 
 * On Thu Aug 15 20:29:51 CST 2024
 * 
 */
#include "bluesim_primitives.h"
#include "mkTbPipelineFunctional.h"
#include "imported_BDPI_functions.h"


/* String declarations */
static std::string const __str_literal_5("\tCleared fifo", 13u);
static std::string const __str_literal_3("\tDequeued %0d", 13u);
static std::string const __str_literal_13("\tERROR: Reached maximum cycle count!", 36u);
static std::string const __str_literal_4("\tERROR: should have dequeued %0d", 32u);
static std::string const __str_literal_9("\tERROR: test fifo is empty but reference fifo is not.",
					 53u);
static std::string const __str_literal_7("\tERROR: test fifo is full but reference fifo is not.",
					 52u);
static std::string const __str_literal_8("\tERROR: test fifo is not empty but reference fifo is.",
					 53u);
static std::string const __str_literal_6("\tERROR: test fifo is not full but reference fifo is.",
					 52u);
static std::string const __str_literal_2("\tEnqueued %0d", 13u);
static std::string const __str_literal_10("\tError: fifo.first = %0d but ref_fifo.first = %0d.",
					  50u);
static std::string const __str_literal_11("\tFinished Test", 14u);
static std::string const __str_literal_12("\tOutput count = %0d", 19u);
static std::string const __str_literal_1("= cycle %0d ====================", 32u);


/* Constructor */
MOD_mkTbPipelineFunctional::MOD_mkTbPipelineFunctional(tSimStateHdl simHdl,
						       char const *name,
						       Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_fifo_data_0(simHdl, "fifo_data_0", this, 8u),
    INST_fifo_data_1(simHdl, "fifo_data_1", this, 8u),
    INST_fifo_data_2(simHdl, "fifo_data_2", this, 8u),
    INST_fifo_deqP_ehrReg(simHdl, "fifo_deqP_ehrReg", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_fifo_deqP_ignored_wires_0(simHdl, "fifo_deqP_ignored_wires_0", this, 2u, (tUInt8)0u),
    INST_fifo_deqP_ignored_wires_1(simHdl, "fifo_deqP_ignored_wires_1", this, 2u, (tUInt8)0u),
    INST_fifo_deqP_ignored_wires_2(simHdl, "fifo_deqP_ignored_wires_2", this, 2u, (tUInt8)0u),
    INST_fifo_deqP_virtual_reg_0(simHdl, "fifo_deqP_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_fifo_deqP_virtual_reg_1(simHdl, "fifo_deqP_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_fifo_deqP_virtual_reg_2(simHdl, "fifo_deqP_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_fifo_deqP_wires_0(simHdl, "fifo_deqP_wires_0", this, 2u, (tUInt8)0u),
    INST_fifo_deqP_wires_1(simHdl, "fifo_deqP_wires_1", this, 2u, (tUInt8)0u),
    INST_fifo_deqP_wires_2(simHdl, "fifo_deqP_wires_2", this, 2u, (tUInt8)0u),
    INST_fifo_empty_ehrReg(simHdl, "fifo_empty_ehrReg", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_fifo_empty_ignored_wires_0(simHdl, "fifo_empty_ignored_wires_0", this, 1u, (tUInt8)0u),
    INST_fifo_empty_ignored_wires_1(simHdl, "fifo_empty_ignored_wires_1", this, 1u, (tUInt8)0u),
    INST_fifo_empty_ignored_wires_2(simHdl, "fifo_empty_ignored_wires_2", this, 1u, (tUInt8)0u),
    INST_fifo_empty_virtual_reg_0(simHdl, "fifo_empty_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_fifo_empty_virtual_reg_1(simHdl, "fifo_empty_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_fifo_empty_virtual_reg_2(simHdl, "fifo_empty_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_fifo_empty_wires_0(simHdl, "fifo_empty_wires_0", this, 1u, (tUInt8)0u),
    INST_fifo_empty_wires_1(simHdl, "fifo_empty_wires_1", this, 1u, (tUInt8)0u),
    INST_fifo_empty_wires_2(simHdl, "fifo_empty_wires_2", this, 1u, (tUInt8)0u),
    INST_fifo_enqP_ehrReg(simHdl, "fifo_enqP_ehrReg", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_fifo_enqP_ignored_wires_0(simHdl, "fifo_enqP_ignored_wires_0", this, 2u, (tUInt8)0u),
    INST_fifo_enqP_ignored_wires_1(simHdl, "fifo_enqP_ignored_wires_1", this, 2u, (tUInt8)0u),
    INST_fifo_enqP_ignored_wires_2(simHdl, "fifo_enqP_ignored_wires_2", this, 2u, (tUInt8)0u),
    INST_fifo_enqP_virtual_reg_0(simHdl, "fifo_enqP_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_fifo_enqP_virtual_reg_1(simHdl, "fifo_enqP_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_fifo_enqP_virtual_reg_2(simHdl, "fifo_enqP_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_fifo_enqP_wires_0(simHdl, "fifo_enqP_wires_0", this, 2u, (tUInt8)0u),
    INST_fifo_enqP_wires_1(simHdl, "fifo_enqP_wires_1", this, 2u, (tUInt8)0u),
    INST_fifo_enqP_wires_2(simHdl, "fifo_enqP_wires_2", this, 2u, (tUInt8)0u),
    INST_fifo_full_ehrReg(simHdl, "fifo_full_ehrReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_fifo_full_ignored_wires_0(simHdl, "fifo_full_ignored_wires_0", this, 1u, (tUInt8)0u),
    INST_fifo_full_ignored_wires_1(simHdl, "fifo_full_ignored_wires_1", this, 1u, (tUInt8)0u),
    INST_fifo_full_ignored_wires_2(simHdl, "fifo_full_ignored_wires_2", this, 1u, (tUInt8)0u),
    INST_fifo_full_virtual_reg_0(simHdl, "fifo_full_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_fifo_full_virtual_reg_1(simHdl, "fifo_full_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_fifo_full_virtual_reg_2(simHdl, "fifo_full_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_fifo_full_wires_0(simHdl, "fifo_full_wires_0", this, 1u, (tUInt8)0u),
    INST_fifo_full_wires_1(simHdl, "fifo_full_wires_1", this, 1u, (tUInt8)0u),
    INST_fifo_full_wires_2(simHdl, "fifo_full_wires_2", this, 1u, (tUInt8)0u),
    INST_m_cycle(simHdl, "m_cycle", this, 32u, 0u, (tUInt8)0u),
    INST_m_input_count(simHdl, "m_input_count", this, 32u, 0u, (tUInt8)0u),
    INST_m_output_count(simHdl, "m_output_count", this, 32u, 0u, (tUInt8)0u),
    INST_m_randomA_ignore(simHdl, "m_randomA_ignore", this, 2u, (tUInt8)0u),
    INST_m_randomA_initialized(simHdl, "m_randomA_initialized", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_m_randomA_zaz(simHdl, "m_randomA_zaz", this, 2u, (tUInt8)0u),
    INST_m_randomB_ignore(simHdl, "m_randomB_ignore", this, 2u, (tUInt8)0u),
    INST_m_randomB_initialized(simHdl, "m_randomB_initialized", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_m_randomB_zaz(simHdl, "m_randomB_zaz", this, 2u, (tUInt8)0u),
    INST_m_randomC_ignore(simHdl, "m_randomC_ignore", this, 4u, (tUInt8)0u),
    INST_m_randomC_initialized(simHdl, "m_randomC_initialized", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_m_randomC_zaz(simHdl, "m_randomC_zaz", this, 4u, (tUInt8)0u),
    INST_m_randomData_ignore(simHdl, "m_randomData_ignore", this, 8u, (tUInt8)0u),
    INST_m_randomData_initialized(simHdl, "m_randomData_initialized", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_m_randomData_zaz(simHdl, "m_randomData_zaz", this, 8u, (tUInt8)0u),
    INST_m_ref_fifo_elem_count_ehrReg(simHdl,
				      "m_ref_fifo_elem_count_ehrReg",
				      this,
				      2u,
				      (tUInt8)0u,
				      (tUInt8)0u),
    INST_m_ref_fifo_elem_count_ignored_wires_0(simHdl,
					       "m_ref_fifo_elem_count_ignored_wires_0",
					       this,
					       2u,
					       (tUInt8)0u),
    INST_m_ref_fifo_elem_count_ignored_wires_1(simHdl,
					       "m_ref_fifo_elem_count_ignored_wires_1",
					       this,
					       2u,
					       (tUInt8)0u),
    INST_m_ref_fifo_elem_count_ignored_wires_2(simHdl,
					       "m_ref_fifo_elem_count_ignored_wires_2",
					       this,
					       2u,
					       (tUInt8)0u),
    INST_m_ref_fifo_elem_count_virtual_reg_0(simHdl,
					     "m_ref_fifo_elem_count_virtual_reg_0",
					     this,
					     1u,
					     (tUInt8)0u),
    INST_m_ref_fifo_elem_count_virtual_reg_1(simHdl,
					     "m_ref_fifo_elem_count_virtual_reg_1",
					     this,
					     1u,
					     (tUInt8)0u),
    INST_m_ref_fifo_elem_count_virtual_reg_2(simHdl,
					     "m_ref_fifo_elem_count_virtual_reg_2",
					     this,
					     1u,
					     (tUInt8)0u),
    INST_m_ref_fifo_elem_count_wires_0(simHdl, "m_ref_fifo_elem_count_wires_0", this, 2u, (tUInt8)0u),
    INST_m_ref_fifo_elem_count_wires_1(simHdl, "m_ref_fifo_elem_count_wires_1", this, 2u, (tUInt8)0u),
    INST_m_ref_fifo_elem_count_wires_2(simHdl, "m_ref_fifo_elem_count_wires_2", this, 2u, (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_ehrReg(simHdl,
					      "m_ref_fifo_fake_pipeline_fifo_ehrReg",
					      this,
					      9u,
					      170u,
					      (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_1(simHdl,
						"m_ref_fifo_fake_pipeline_fifo_ehrReg_1",
						this,
						2u,
						(tUInt8)0u,
						(tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_2(simHdl,
						"m_ref_fifo_fake_pipeline_fifo_ehrReg_2",
						this,
						8u,
						(tUInt8)170u,
						(tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_3(simHdl,
						"m_ref_fifo_fake_pipeline_fifo_ehrReg_3",
						this,
						1u,
						(tUInt8)1u,
						(tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_4(simHdl,
						"m_ref_fifo_fake_pipeline_fifo_ehrReg_4",
						this,
						1u,
						(tUInt8)0u,
						(tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0(simHdl,
						       "m_ref_fifo_fake_pipeline_fifo_ignored_wires_0",
						       this,
						       9u,
						       (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_1(simHdl,
							 "m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_1",
							 this,
							 2u,
							 (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_2(simHdl,
							 "m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_2",
							 this,
							 8u,
							 (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_3(simHdl,
							 "m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_3",
							 this,
							 1u,
							 (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_4(simHdl,
							 "m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_4",
							 this,
							 1u,
							 (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1(simHdl,
						       "m_ref_fifo_fake_pipeline_fifo_ignored_wires_1",
						       this,
						       9u,
						       (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_1(simHdl,
							 "m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_1",
							 this,
							 2u,
							 (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_2(simHdl,
							 "m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_2",
							 this,
							 8u,
							 (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_3(simHdl,
							 "m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_3",
							 this,
							 1u,
							 (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_4(simHdl,
							 "m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_4",
							 this,
							 1u,
							 (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_2(simHdl,
						       "m_ref_fifo_fake_pipeline_fifo_ignored_wires_2",
						       this,
						       9u,
						       (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_2_1(simHdl,
							 "m_ref_fifo_fake_pipeline_fifo_ignored_wires_2_1",
							 this,
							 2u,
							 (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_ref_noncf_fifo(simHdl,
						      "m_ref_fifo_fake_pipeline_fifo_ref_noncf_fifo",
						      this,
						      8u,
						      4u,
						      (tUInt8)1u,
						      0u),
    INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0(simHdl,
						     "m_ref_fifo_fake_pipeline_fifo_virtual_reg_0",
						     this,
						     1u,
						     (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_1(simHdl,
						       "m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_1",
						       this,
						       1u,
						       (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_2(simHdl,
						       "m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_2",
						       this,
						       1u,
						       (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_3(simHdl,
						       "m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_3",
						       this,
						       1u,
						       (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_4(simHdl,
						       "m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_4",
						       this,
						       1u,
						       (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1(simHdl,
						     "m_ref_fifo_fake_pipeline_fifo_virtual_reg_1",
						     this,
						     1u,
						     (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_1(simHdl,
						       "m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_1",
						       this,
						       1u,
						       (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_2(simHdl,
						       "m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_2",
						       this,
						       1u,
						       (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_3(simHdl,
						       "m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_3",
						       this,
						       1u,
						       (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_4(simHdl,
						       "m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_4",
						       this,
						       1u,
						       (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2(simHdl,
						     "m_ref_fifo_fake_pipeline_fifo_virtual_reg_2",
						     this,
						     1u,
						     (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_1(simHdl,
						       "m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_1",
						       this,
						       1u,
						       (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_wires_0(simHdl,
					       "m_ref_fifo_fake_pipeline_fifo_wires_0",
					       this,
					       9u,
					       (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_wires_0_1(simHdl,
						 "m_ref_fifo_fake_pipeline_fifo_wires_0_1",
						 this,
						 2u,
						 (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_wires_0_2(simHdl,
						 "m_ref_fifo_fake_pipeline_fifo_wires_0_2",
						 this,
						 8u,
						 (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_wires_0_3(simHdl,
						 "m_ref_fifo_fake_pipeline_fifo_wires_0_3",
						 this,
						 1u,
						 (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_wires_0_4(simHdl,
						 "m_ref_fifo_fake_pipeline_fifo_wires_0_4",
						 this,
						 1u,
						 (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_wires_1(simHdl,
					       "m_ref_fifo_fake_pipeline_fifo_wires_1",
					       this,
					       9u,
					       (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_wires_1_1(simHdl,
						 "m_ref_fifo_fake_pipeline_fifo_wires_1_1",
						 this,
						 2u,
						 (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_wires_1_2(simHdl,
						 "m_ref_fifo_fake_pipeline_fifo_wires_1_2",
						 this,
						 8u,
						 (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_wires_1_3(simHdl,
						 "m_ref_fifo_fake_pipeline_fifo_wires_1_3",
						 this,
						 1u,
						 (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_wires_1_4(simHdl,
						 "m_ref_fifo_fake_pipeline_fifo_wires_1_4",
						 this,
						 1u,
						 (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_wires_2(simHdl,
					       "m_ref_fifo_fake_pipeline_fifo_wires_2",
					       this,
					       9u,
					       (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_wires_2_1(simHdl,
						 "m_ref_fifo_fake_pipeline_fifo_wires_2_1",
						 this,
						 2u,
						 (tUInt8)0u),
    PORT_RST_N((tUInt8)1u),
    DEF_v__h14918(2863311530u),
    DEF_v__h14541(2863311530u),
    DEF_v__h14167(2863311530u),
    DEF_v__h13791(2863311530u)
{
  symbol_count = 218u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkTbPipelineFunctional::init_symbols_0()
{
  init_symbol(&symbols[0u],
	      "CAN_FIRE_RL_fifo_deqP_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_fifo_deqP_canonicalize,
	      1u);
  init_symbol(&symbols[1u],
	      "CAN_FIRE_RL_fifo_empty_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_fifo_empty_canonicalize,
	      1u);
  init_symbol(&symbols[2u],
	      "CAN_FIRE_RL_fifo_enqP_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_fifo_enqP_canonicalize,
	      1u);
  init_symbol(&symbols[3u],
	      "CAN_FIRE_RL_fifo_full_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_fifo_full_canonicalize,
	      1u);
  init_symbol(&symbols[4u],
	      "CAN_FIRE_RL_m_check_fifos_first",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_check_fifos_first,
	      1u);
  init_symbol(&symbols[5u],
	      "CAN_FIRE_RL_m_check_fifos_not_empty",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_check_fifos_not_empty,
	      1u);
  init_symbol(&symbols[6u],
	      "CAN_FIRE_RL_m_check_fifos_not_full",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_check_fifos_not_full,
	      1u);
  init_symbol(&symbols[7u],
	      "CAN_FIRE_RL_m_check_outputs",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_check_outputs,
	      1u);
  init_symbol(&symbols[8u], "CAN_FIRE_RL_m_cycle_inc", SYM_DEF, &DEF_CAN_FIRE_RL_m_cycle_inc, 1u);
  init_symbol(&symbols[9u], "CAN_FIRE_RL_m_cycle_print", SYM_DEF, &DEF_CAN_FIRE_RL_m_cycle_print, 1u);
  init_symbol(&symbols[10u],
	      "CAN_FIRE_RL_m_feed_inputs",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_feed_inputs,
	      1u);
  init_symbol(&symbols[11u], "CAN_FIRE_RL_m_init", SYM_DEF, &DEF_CAN_FIRE_RL_m_init, 1u);
  init_symbol(&symbols[12u],
	      "CAN_FIRE_RL_m_maybe_clear",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_maybe_clear,
	      1u);
  init_symbol(&symbols[13u],
	      "CAN_FIRE_RL_m_randomA_every",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomA_every,
	      1u);
  init_symbol(&symbols[14u],
	      "CAN_FIRE_RL_m_randomA_every_1",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomA_every_1,
	      1u);
  init_symbol(&symbols[15u],
	      "CAN_FIRE_RL_m_randomB_every",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomB_every,
	      1u);
  init_symbol(&symbols[16u],
	      "CAN_FIRE_RL_m_randomB_every_1",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomB_every_1,
	      1u);
  init_symbol(&symbols[17u],
	      "CAN_FIRE_RL_m_randomC_every",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomC_every,
	      1u);
  init_symbol(&symbols[18u],
	      "CAN_FIRE_RL_m_randomC_every_1",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomC_every_1,
	      1u);
  init_symbol(&symbols[19u],
	      "CAN_FIRE_RL_m_randomData_every",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomData_every,
	      1u);
  init_symbol(&symbols[20u],
	      "CAN_FIRE_RL_m_randomData_every_1",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomData_every_1,
	      1u);
  init_symbol(&symbols[21u],
	      "CAN_FIRE_RL_m_ref_fifo_elem_count_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_elem_count_canonicalize,
	      1u);
  init_symbol(&symbols[22u],
	      "CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize,
	      1u);
  init_symbol(&symbols[23u],
	      "CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1,
	      1u);
  init_symbol(&symbols[24u],
	      "CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2,
	      1u);
  init_symbol(&symbols[25u],
	      "CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3,
	      1u);
  init_symbol(&symbols[26u],
	      "CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4,
	      1u);
  init_symbol(&symbols[27u],
	      "CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize,
	      1u);
  init_symbol(&symbols[28u],
	      "CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one,
	      1u);
  init_symbol(&symbols[29u],
	      "CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two,
	      1u);
  init_symbol(&symbols[30u], "CAN_FIRE_RL_m_stop_tb", SYM_DEF, &DEF_CAN_FIRE_RL_m_stop_tb, 1u);
  init_symbol(&symbols[31u], "def__h13335", SYM_DEF, &DEF_def__h13335, 2u);
  init_symbol(&symbols[32u], "def__h20858", SYM_DEF, &DEF_def__h20858, 2u);
  init_symbol(&symbols[33u], "fifo_data_0", SYM_MODULE, &INST_fifo_data_0);
  init_symbol(&symbols[34u], "fifo_data_1", SYM_MODULE, &INST_fifo_data_1);
  init_symbol(&symbols[35u], "fifo_data_2", SYM_MODULE, &INST_fifo_data_2);
  init_symbol(&symbols[36u], "fifo_deqP_ehrReg", SYM_MODULE, &INST_fifo_deqP_ehrReg);
  init_symbol(&symbols[37u],
	      "fifo_deqP_ignored_wires_0",
	      SYM_MODULE,
	      &INST_fifo_deqP_ignored_wires_0);
  init_symbol(&symbols[38u],
	      "fifo_deqP_ignored_wires_1",
	      SYM_MODULE,
	      &INST_fifo_deqP_ignored_wires_1);
  init_symbol(&symbols[39u],
	      "fifo_deqP_ignored_wires_2",
	      SYM_MODULE,
	      &INST_fifo_deqP_ignored_wires_2);
  init_symbol(&symbols[40u], "fifo_deqP_virtual_reg_0", SYM_MODULE, &INST_fifo_deqP_virtual_reg_0);
  init_symbol(&symbols[41u], "fifo_deqP_virtual_reg_1", SYM_MODULE, &INST_fifo_deqP_virtual_reg_1);
  init_symbol(&symbols[42u], "fifo_deqP_virtual_reg_2", SYM_MODULE, &INST_fifo_deqP_virtual_reg_2);
  init_symbol(&symbols[43u], "fifo_deqP_wires_0", SYM_MODULE, &INST_fifo_deqP_wires_0);
  init_symbol(&symbols[44u], "fifo_deqP_wires_1", SYM_MODULE, &INST_fifo_deqP_wires_1);
  init_symbol(&symbols[45u], "fifo_deqP_wires_2", SYM_MODULE, &INST_fifo_deqP_wires_2);
  init_symbol(&symbols[46u], "fifo_empty_ehrReg", SYM_MODULE, &INST_fifo_empty_ehrReg);
  init_symbol(&symbols[47u], "fifo_empty_ehrReg__h3485", SYM_DEF, &DEF_fifo_empty_ehrReg__h3485, 1u);
  init_symbol(&symbols[48u],
	      "fifo_empty_ignored_wires_0",
	      SYM_MODULE,
	      &INST_fifo_empty_ignored_wires_0);
  init_symbol(&symbols[49u],
	      "fifo_empty_ignored_wires_1",
	      SYM_MODULE,
	      &INST_fifo_empty_ignored_wires_1);
  init_symbol(&symbols[50u],
	      "fifo_empty_ignored_wires_2",
	      SYM_MODULE,
	      &INST_fifo_empty_ignored_wires_2);
  init_symbol(&symbols[51u], "fifo_empty_virtual_reg_0", SYM_MODULE, &INST_fifo_empty_virtual_reg_0);
  init_symbol(&symbols[52u], "fifo_empty_virtual_reg_1", SYM_MODULE, &INST_fifo_empty_virtual_reg_1);
  init_symbol(&symbols[53u], "fifo_empty_virtual_reg_2", SYM_MODULE, &INST_fifo_empty_virtual_reg_2);
  init_symbol(&symbols[54u], "fifo_empty_wires_0", SYM_MODULE, &INST_fifo_empty_wires_0);
  init_symbol(&symbols[55u], "fifo_empty_wires_1", SYM_MODULE, &INST_fifo_empty_wires_1);
  init_symbol(&symbols[56u], "fifo_empty_wires_2", SYM_MODULE, &INST_fifo_empty_wires_2);
  init_symbol(&symbols[57u], "fifo_enqP_ehrReg", SYM_MODULE, &INST_fifo_enqP_ehrReg);
  init_symbol(&symbols[58u],
	      "fifo_enqP_ignored_wires_0",
	      SYM_MODULE,
	      &INST_fifo_enqP_ignored_wires_0);
  init_symbol(&symbols[59u],
	      "fifo_enqP_ignored_wires_1",
	      SYM_MODULE,
	      &INST_fifo_enqP_ignored_wires_1);
  init_symbol(&symbols[60u],
	      "fifo_enqP_ignored_wires_2",
	      SYM_MODULE,
	      &INST_fifo_enqP_ignored_wires_2);
  init_symbol(&symbols[61u], "fifo_enqP_virtual_reg_0", SYM_MODULE, &INST_fifo_enqP_virtual_reg_0);
  init_symbol(&symbols[62u], "fifo_enqP_virtual_reg_1", SYM_MODULE, &INST_fifo_enqP_virtual_reg_1);
  init_symbol(&symbols[63u], "fifo_enqP_virtual_reg_2", SYM_MODULE, &INST_fifo_enqP_virtual_reg_2);
  init_symbol(&symbols[64u], "fifo_enqP_wires_0", SYM_MODULE, &INST_fifo_enqP_wires_0);
  init_symbol(&symbols[65u], "fifo_enqP_wires_1", SYM_MODULE, &INST_fifo_enqP_wires_1);
  init_symbol(&symbols[66u], "fifo_enqP_wires_2", SYM_MODULE, &INST_fifo_enqP_wires_2);
  init_symbol(&symbols[67u], "fifo_full_ehrReg", SYM_MODULE, &INST_fifo_full_ehrReg);
  init_symbol(&symbols[68u], "fifo_full_ehrReg__h4601", SYM_DEF, &DEF_fifo_full_ehrReg__h4601, 1u);
  init_symbol(&symbols[69u],
	      "fifo_full_ignored_wires_0",
	      SYM_MODULE,
	      &INST_fifo_full_ignored_wires_0);
  init_symbol(&symbols[70u],
	      "fifo_full_ignored_wires_1",
	      SYM_MODULE,
	      &INST_fifo_full_ignored_wires_1);
  init_symbol(&symbols[71u],
	      "fifo_full_ignored_wires_2",
	      SYM_MODULE,
	      &INST_fifo_full_ignored_wires_2);
  init_symbol(&symbols[72u], "fifo_full_virtual_reg_0", SYM_MODULE, &INST_fifo_full_virtual_reg_0);
  init_symbol(&symbols[73u], "fifo_full_virtual_reg_1", SYM_MODULE, &INST_fifo_full_virtual_reg_1);
  init_symbol(&symbols[74u], "fifo_full_virtual_reg_2", SYM_MODULE, &INST_fifo_full_virtual_reg_2);
  init_symbol(&symbols[75u], "fifo_full_wires_0", SYM_MODULE, &INST_fifo_full_wires_0);
  init_symbol(&symbols[76u], "fifo_full_wires_1", SYM_MODULE, &INST_fifo_full_wires_1);
  init_symbol(&symbols[77u], "fifo_full_wires_2", SYM_MODULE, &INST_fifo_full_wires_2);
  init_symbol(&symbols[78u], "m_cycle", SYM_MODULE, &INST_m_cycle);
  init_symbol(&symbols[79u], "m_input_count", SYM_MODULE, &INST_m_input_count);
  init_symbol(&symbols[80u], "m_output_count", SYM_MODULE, &INST_m_output_count);
  init_symbol(&symbols[81u], "m_randomA_ignore", SYM_MODULE, &INST_m_randomA_ignore);
  init_symbol(&symbols[82u], "m_randomA_initialized", SYM_MODULE, &INST_m_randomA_initialized);
  init_symbol(&symbols[83u], "m_randomA_zaz", SYM_MODULE, &INST_m_randomA_zaz);
  init_symbol(&symbols[84u], "m_randomB_ignore", SYM_MODULE, &INST_m_randomB_ignore);
  init_symbol(&symbols[85u], "m_randomB_initialized", SYM_MODULE, &INST_m_randomB_initialized);
  init_symbol(&symbols[86u], "m_randomB_zaz", SYM_MODULE, &INST_m_randomB_zaz);
  init_symbol(&symbols[87u], "m_randomC_ignore", SYM_MODULE, &INST_m_randomC_ignore);
  init_symbol(&symbols[88u], "m_randomC_initialized", SYM_MODULE, &INST_m_randomC_initialized);
  init_symbol(&symbols[89u], "m_randomC_zaz", SYM_MODULE, &INST_m_randomC_zaz);
  init_symbol(&symbols[90u], "m_randomData_ignore", SYM_MODULE, &INST_m_randomData_ignore);
  init_symbol(&symbols[91u], "m_randomData_initialized", SYM_MODULE, &INST_m_randomData_initialized);
  init_symbol(&symbols[92u], "m_randomData_zaz", SYM_MODULE, &INST_m_randomData_zaz);
  init_symbol(&symbols[93u],
	      "m_ref_fifo_elem_count_ehrReg",
	      SYM_MODULE,
	      &INST_m_ref_fifo_elem_count_ehrReg);
  init_symbol(&symbols[94u],
	      "m_ref_fifo_elem_count_ignored_wires_0",
	      SYM_MODULE,
	      &INST_m_ref_fifo_elem_count_ignored_wires_0);
  init_symbol(&symbols[95u],
	      "m_ref_fifo_elem_count_ignored_wires_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_elem_count_ignored_wires_1);
  init_symbol(&symbols[96u],
	      "m_ref_fifo_elem_count_ignored_wires_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_elem_count_ignored_wires_2);
  init_symbol(&symbols[97u],
	      "m_ref_fifo_elem_count_virtual_reg_0",
	      SYM_MODULE,
	      &INST_m_ref_fifo_elem_count_virtual_reg_0);
  init_symbol(&symbols[98u],
	      "m_ref_fifo_elem_count_virtual_reg_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_elem_count_virtual_reg_1);
  init_symbol(&symbols[99u],
	      "m_ref_fifo_elem_count_virtual_reg_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_elem_count_virtual_reg_2);
  init_symbol(&symbols[100u],
	      "m_ref_fifo_elem_count_wires_0",
	      SYM_MODULE,
	      &INST_m_ref_fifo_elem_count_wires_0);
  init_symbol(&symbols[101u],
	      "m_ref_fifo_elem_count_wires_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_elem_count_wires_1);
  init_symbol(&symbols[102u],
	      "m_ref_fifo_elem_count_wires_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_elem_count_wires_2);
  init_symbol(&symbols[103u],
	      "m_ref_fifo_fake_pipeline_fifo_ehrReg",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_ehrReg);
  init_symbol(&symbols[104u],
	      "m_ref_fifo_fake_pipeline_fifo_ehrReg_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_1);
  init_symbol(&symbols[105u],
	      "m_ref_fifo_fake_pipeline_fifo_ehrReg_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_2);
  init_symbol(&symbols[106u],
	      "m_ref_fifo_fake_pipeline_fifo_ehrReg_3",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_3);
  init_symbol(&symbols[107u],
	      "m_ref_fifo_fake_pipeline_fifo_ehrReg_3__h8953",
	      SYM_DEF,
	      &DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_3__h8953,
	      1u);
  init_symbol(&symbols[108u],
	      "m_ref_fifo_fake_pipeline_fifo_ehrReg_4",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_4);
  init_symbol(&symbols[109u],
	      "m_ref_fifo_fake_pipeline_fifo_ehrReg_4__h9782",
	      SYM_DEF,
	      &DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_4__h9782,
	      1u);
  init_symbol(&symbols[110u],
	      "m_ref_fifo_fake_pipeline_fifo_ignored_wires_0",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0);
  init_symbol(&symbols[111u],
	      "m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_1);
  init_symbol(&symbols[112u],
	      "m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_2);
  init_symbol(&symbols[113u],
	      "m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_3",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_3);
  init_symbol(&symbols[114u],
	      "m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_4",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_4);
  init_symbol(&symbols[115u],
	      "m_ref_fifo_fake_pipeline_fifo_ignored_wires_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1);
  init_symbol(&symbols[116u],
	      "m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_1);
  init_symbol(&symbols[117u],
	      "m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_2);
  init_symbol(&symbols[118u],
	      "m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_3",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_3);
  init_symbol(&symbols[119u],
	      "m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_4",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_4);
  init_symbol(&symbols[120u],
	      "m_ref_fifo_fake_pipeline_fifo_ignored_wires_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_2);
  init_symbol(&symbols[121u],
	      "m_ref_fifo_fake_pipeline_fifo_ignored_wires_2_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_2_1);
  init_symbol(&symbols[122u],
	      "m_ref_fifo_fake_pipeline_fifo_ref_noncf_fifo",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_ref_noncf_fifo);
  init_symbol(&symbols[123u],
	      "m_ref_fifo_fake_pipeline_fifo_virtual_reg_0",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0);
  init_symbol(&symbols[124u],
	      "m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_1);
  init_symbol(&symbols[125u],
	      "m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_2);
  init_symbol(&symbols[126u],
	      "m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_3",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_3);
  init_symbol(&symbols[127u],
	      "m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_4",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_4);
  init_symbol(&symbols[128u],
	      "m_ref_fifo_fake_pipeline_fifo_virtual_reg_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1);
  init_symbol(&symbols[129u],
	      "m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_1);
  init_symbol(&symbols[130u],
	      "m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_2);
  init_symbol(&symbols[131u],
	      "m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_3",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_3);
  init_symbol(&symbols[132u],
	      "m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_4",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_4);
  init_symbol(&symbols[133u],
	      "m_ref_fifo_fake_pipeline_fifo_virtual_reg_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2);
  init_symbol(&symbols[134u],
	      "m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_1);
  init_symbol(&symbols[135u],
	      "m_ref_fifo_fake_pipeline_fifo_wires_0",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_wires_0);
  init_symbol(&symbols[136u],
	      "m_ref_fifo_fake_pipeline_fifo_wires_0_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_wires_0_1);
  init_symbol(&symbols[137u],
	      "m_ref_fifo_fake_pipeline_fifo_wires_0_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_wires_0_2);
  init_symbol(&symbols[138u],
	      "m_ref_fifo_fake_pipeline_fifo_wires_0_3",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_wires_0_3);
  init_symbol(&symbols[139u],
	      "m_ref_fifo_fake_pipeline_fifo_wires_0_4",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_wires_0_4);
  init_symbol(&symbols[140u],
	      "m_ref_fifo_fake_pipeline_fifo_wires_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_wires_1);
  init_symbol(&symbols[141u],
	      "m_ref_fifo_fake_pipeline_fifo_wires_1_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_wires_1_1);
  init_symbol(&symbols[142u],
	      "m_ref_fifo_fake_pipeline_fifo_wires_1_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_wires_1_2);
  init_symbol(&symbols[143u],
	      "m_ref_fifo_fake_pipeline_fifo_wires_1_3",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_wires_1_3);
  init_symbol(&symbols[144u],
	      "m_ref_fifo_fake_pipeline_fifo_wires_1_4",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_wires_1_4);
  init_symbol(&symbols[145u],
	      "m_ref_fifo_fake_pipeline_fifo_wires_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_wires_2);
  init_symbol(&symbols[146u],
	      "m_ref_fifo_fake_pipeline_fifo_wires_2_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_wires_2_1);
  init_symbol(&symbols[147u], "n__read__h17654", SYM_DEF, &DEF_n__read__h17654, 2u);
  init_symbol(&symbols[148u], "n__read__h19297", SYM_DEF, &DEF_n__read__h19297, 2u);
  init_symbol(&symbols[149u], "RL_fifo_deqP_canonicalize", SYM_RULE);
  init_symbol(&symbols[150u], "RL_fifo_empty_canonicalize", SYM_RULE);
  init_symbol(&symbols[151u], "RL_fifo_enqP_canonicalize", SYM_RULE);
  init_symbol(&symbols[152u], "RL_fifo_full_canonicalize", SYM_RULE);
  init_symbol(&symbols[153u], "RL_m_check_fifos_first", SYM_RULE);
  init_symbol(&symbols[154u], "RL_m_check_fifos_not_empty", SYM_RULE);
  init_symbol(&symbols[155u], "RL_m_check_fifos_not_full", SYM_RULE);
  init_symbol(&symbols[156u], "RL_m_check_outputs", SYM_RULE);
  init_symbol(&symbols[157u], "RL_m_cycle_inc", SYM_RULE);
  init_symbol(&symbols[158u], "RL_m_cycle_print", SYM_RULE);
  init_symbol(&symbols[159u], "RL_m_feed_inputs", SYM_RULE);
  init_symbol(&symbols[160u], "RL_m_init", SYM_RULE);
  init_symbol(&symbols[161u], "RL_m_maybe_clear", SYM_RULE);
  init_symbol(&symbols[162u], "RL_m_randomA_every", SYM_RULE);
  init_symbol(&symbols[163u], "RL_m_randomA_every_1", SYM_RULE);
  init_symbol(&symbols[164u], "RL_m_randomB_every", SYM_RULE);
  init_symbol(&symbols[165u], "RL_m_randomB_every_1", SYM_RULE);
  init_symbol(&symbols[166u], "RL_m_randomC_every", SYM_RULE);
  init_symbol(&symbols[167u], "RL_m_randomC_every_1", SYM_RULE);
  init_symbol(&symbols[168u], "RL_m_randomData_every", SYM_RULE);
  init_symbol(&symbols[169u], "RL_m_randomData_every_1", SYM_RULE);
  init_symbol(&symbols[170u], "RL_m_ref_fifo_elem_count_canonicalize", SYM_RULE);
  init_symbol(&symbols[171u], "RL_m_ref_fifo_fake_pipeline_fifo_canonicalize", SYM_RULE);
  init_symbol(&symbols[172u], "RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1", SYM_RULE);
  init_symbol(&symbols[173u], "RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2", SYM_RULE);
  init_symbol(&symbols[174u], "RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3", SYM_RULE);
  init_symbol(&symbols[175u], "RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4", SYM_RULE);
  init_symbol(&symbols[176u], "RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize", SYM_RULE);
  init_symbol(&symbols[177u], "RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one", SYM_RULE);
  init_symbol(&symbols[178u], "RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two", SYM_RULE);
  init_symbol(&symbols[179u], "RL_m_stop_tb", SYM_RULE);
  init_symbol(&symbols[180u], "v__h13864", SYM_DEF, &DEF_v__h13864, 2u);
  init_symbol(&symbols[181u], "v__h14240", SYM_DEF, &DEF_v__h14240, 2u);
  init_symbol(&symbols[182u],
	      "WILL_FIRE_RL_fifo_deqP_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_fifo_deqP_canonicalize,
	      1u);
  init_symbol(&symbols[183u],
	      "WILL_FIRE_RL_fifo_empty_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_fifo_empty_canonicalize,
	      1u);
  init_symbol(&symbols[184u],
	      "WILL_FIRE_RL_fifo_enqP_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_fifo_enqP_canonicalize,
	      1u);
  init_symbol(&symbols[185u],
	      "WILL_FIRE_RL_fifo_full_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_fifo_full_canonicalize,
	      1u);
  init_symbol(&symbols[186u],
	      "WILL_FIRE_RL_m_check_fifos_first",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_check_fifos_first,
	      1u);
  init_symbol(&symbols[187u],
	      "WILL_FIRE_RL_m_check_fifos_not_empty",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_check_fifos_not_empty,
	      1u);
  init_symbol(&symbols[188u],
	      "WILL_FIRE_RL_m_check_fifos_not_full",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_check_fifos_not_full,
	      1u);
  init_symbol(&symbols[189u],
	      "WILL_FIRE_RL_m_check_outputs",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_check_outputs,
	      1u);
  init_symbol(&symbols[190u], "WILL_FIRE_RL_m_cycle_inc", SYM_DEF, &DEF_WILL_FIRE_RL_m_cycle_inc, 1u);
  init_symbol(&symbols[191u],
	      "WILL_FIRE_RL_m_cycle_print",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_cycle_print,
	      1u);
  init_symbol(&symbols[192u],
	      "WILL_FIRE_RL_m_feed_inputs",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_feed_inputs,
	      1u);
  init_symbol(&symbols[193u], "WILL_FIRE_RL_m_init", SYM_DEF, &DEF_WILL_FIRE_RL_m_init, 1u);
  init_symbol(&symbols[194u],
	      "WILL_FIRE_RL_m_maybe_clear",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_maybe_clear,
	      1u);
  init_symbol(&symbols[195u],
	      "WILL_FIRE_RL_m_randomA_every",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomA_every,
	      1u);
  init_symbol(&symbols[196u],
	      "WILL_FIRE_RL_m_randomA_every_1",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomA_every_1,
	      1u);
  init_symbol(&symbols[197u],
	      "WILL_FIRE_RL_m_randomB_every",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomB_every,
	      1u);
  init_symbol(&symbols[198u],
	      "WILL_FIRE_RL_m_randomB_every_1",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomB_every_1,
	      1u);
  init_symbol(&symbols[199u],
	      "WILL_FIRE_RL_m_randomC_every",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomC_every,
	      1u);
  init_symbol(&symbols[200u],
	      "WILL_FIRE_RL_m_randomC_every_1",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomC_every_1,
	      1u);
  init_symbol(&symbols[201u],
	      "WILL_FIRE_RL_m_randomData_every",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomData_every,
	      1u);
  init_symbol(&symbols[202u],
	      "WILL_FIRE_RL_m_randomData_every_1",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomData_every_1,
	      1u);
  init_symbol(&symbols[203u],
	      "WILL_FIRE_RL_m_ref_fifo_elem_count_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_elem_count_canonicalize,
	      1u);
  init_symbol(&symbols[204u],
	      "WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize,
	      1u);
  init_symbol(&symbols[205u],
	      "WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1,
	      1u);
  init_symbol(&symbols[206u],
	      "WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2,
	      1u);
  init_symbol(&symbols[207u],
	      "WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3,
	      1u);
  init_symbol(&symbols[208u],
	      "WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4,
	      1u);
  init_symbol(&symbols[209u],
	      "WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize,
	      1u);
  init_symbol(&symbols[210u],
	      "WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one,
	      1u);
  init_symbol(&symbols[211u],
	      "WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two,
	      1u);
  init_symbol(&symbols[212u], "WILL_FIRE_RL_m_stop_tb", SYM_DEF, &DEF_WILL_FIRE_RL_m_stop_tb, 1u);
  init_symbol(&symbols[213u], "x__h21258", SYM_DEF, &DEF_x__h21258, 32u);
  init_symbol(&symbols[214u], "x__h21405", SYM_DEF, &DEF_x__h21405, 32u);
  init_symbol(&symbols[215u], "x_wget__h12535", SYM_DEF, &DEF_x_wget__h12535, 2u);
  init_symbol(&symbols[216u], "x_wget__h13734", SYM_DEF, &DEF_x_wget__h13734, 2u);
  init_symbol(&symbols[217u], "x_wget__h14110", SYM_DEF, &DEF_x_wget__h14110, 2u);
}


/* Rule actions */

void MOD_mkTbPipelineFunctional::RL_fifo_enqP_canonicalize()
{
  tUInt8 DEF_x__h1103;
  tUInt8 DEF_x_wget__h550;
  DEF_x_wget__h550 = INST_fifo_enqP_wires_2.METH_wget();
  DEF_x_wget__h501 = INST_fifo_enqP_wires_1.METH_wget();
  DEF_x_wget__h452 = INST_fifo_enqP_wires_0.METH_wget();
  DEF_def__h20300 = INST_fifo_enqP_ehrReg.METH_read();
  DEF_def__h1255 = INST_fifo_enqP_wires_0.METH_whas() ? DEF_x_wget__h452 : DEF_def__h20300;
  DEF_def__h1137 = INST_fifo_enqP_wires_1.METH_whas() ? DEF_x_wget__h501 : DEF_def__h1255;
  DEF_x__h1103 = INST_fifo_enqP_wires_2.METH_whas() ? DEF_x_wget__h550 : DEF_def__h1137;
  INST_fifo_enqP_ehrReg.METH_write(DEF_x__h1103);
}

void MOD_mkTbPipelineFunctional::RL_fifo_deqP_canonicalize()
{
  tUInt8 DEF_x__h2200;
  tUInt8 DEF_x_wget__h1650;
  DEF_x_wget__h1650 = INST_fifo_deqP_wires_2.METH_wget();
  DEF_x_wget__h1601 = INST_fifo_deqP_wires_1.METH_wget();
  DEF_x_wget__h1552 = INST_fifo_deqP_wires_0.METH_wget();
  DEF_def__h20125 = INST_fifo_deqP_ehrReg.METH_read();
  DEF_def__h2352 = INST_fifo_deqP_wires_0.METH_whas() ? DEF_x_wget__h1552 : DEF_def__h20125;
  DEF_def__h2234 = INST_fifo_deqP_wires_1.METH_whas() ? DEF_x_wget__h1601 : DEF_def__h2352;
  DEF_x__h2200 = INST_fifo_deqP_wires_2.METH_whas() ? DEF_x_wget__h1650 : DEF_def__h2234;
  INST_fifo_deqP_ehrReg.METH_write(DEF_x__h2200);
}

void MOD_mkTbPipelineFunctional::RL_fifo_empty_canonicalize()
{
  tUInt8 DEF_IF_fifo_empty_wires_2_whas__1_THEN_fifo_empty__ETC___d30;
  DEF_fifo_empty_ehrReg__h3485 = INST_fifo_empty_ehrReg.METH_read();
  DEF_IF_fifo_empty_wires_0_whas__5_THEN_fifo_empty__ETC___d28 = INST_fifo_empty_wires_0.METH_whas() ? INST_fifo_empty_wires_0.METH_wget() : DEF_fifo_empty_ehrReg__h3485;
  DEF_IF_fifo_empty_wires_1_whas__3_THEN_fifo_empty__ETC___d29 = INST_fifo_empty_wires_1.METH_whas() ? INST_fifo_empty_wires_1.METH_wget() : DEF_IF_fifo_empty_wires_0_whas__5_THEN_fifo_empty__ETC___d28;
  DEF_IF_fifo_empty_wires_2_whas__1_THEN_fifo_empty__ETC___d30 = INST_fifo_empty_wires_2.METH_whas() ? INST_fifo_empty_wires_2.METH_wget() : DEF_IF_fifo_empty_wires_1_whas__3_THEN_fifo_empty__ETC___d29;
  INST_fifo_empty_ehrReg.METH_write(DEF_IF_fifo_empty_wires_2_whas__1_THEN_fifo_empty__ETC___d30);
}

void MOD_mkTbPipelineFunctional::RL_fifo_full_canonicalize()
{
  tUInt8 DEF_IF_fifo_full_wires_2_whas__1_THEN_fifo_full_wi_ETC___d40;
  DEF_fifo_full_wires_0_whas____d35 = INST_fifo_full_wires_0.METH_whas();
  DEF_fifo_full_wires_0_wget____d36 = INST_fifo_full_wires_0.METH_wget();
  DEF_fifo_full_ehrReg__h4601 = INST_fifo_full_ehrReg.METH_read();
  DEF_IF_fifo_full_wires_0_whas__5_THEN_fifo_full_wi_ETC___d38 = DEF_fifo_full_wires_0_whas____d35 ? DEF_fifo_full_wires_0_wget____d36 : DEF_fifo_full_ehrReg__h4601;
  DEF_IF_fifo_full_wires_1_whas__3_THEN_fifo_full_wi_ETC___d39 = INST_fifo_full_wires_1.METH_whas() ? INST_fifo_full_wires_1.METH_wget() : DEF_IF_fifo_full_wires_0_whas__5_THEN_fifo_full_wi_ETC___d38;
  DEF_IF_fifo_full_wires_2_whas__1_THEN_fifo_full_wi_ETC___d40 = INST_fifo_full_wires_2.METH_whas() ? INST_fifo_full_wires_2.METH_wget() : DEF_IF_fifo_full_wires_1_whas__3_THEN_fifo_full_wi_ETC___d39;
  INST_fifo_full_ehrReg.METH_write(DEF_IF_fifo_full_wires_2_whas__1_THEN_fifo_full_wi_ETC___d40);
}

void MOD_mkTbPipelineFunctional::RL_m_ref_fifo_fake_pipeline_fifo_canonicalize()
{
  tUInt32 DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_2_whas__ETC___d50;
  DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget____d46 = INST_m_ref_fifo_fake_pipeline_fifo_wires_0.METH_wget();
  DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg___d47 = INST_m_ref_fifo_fake_pipeline_fifo_ehrReg.METH_read();
  DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas____d45 = INST_m_ref_fifo_fake_pipeline_fifo_wires_0.METH_whas();
  DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas__ETC___d48 = DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas____d45 ? DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget____d46 : DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg___d47;
  DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_2_whas__ETC___d50 = INST_m_ref_fifo_fake_pipeline_fifo_wires_2.METH_whas() ? INST_m_ref_fifo_fake_pipeline_fifo_wires_2.METH_wget() : (INST_m_ref_fifo_fake_pipeline_fifo_wires_1.METH_whas() ? INST_m_ref_fifo_fake_pipeline_fifo_wires_1.METH_wget() : DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas__ETC___d48);
  INST_m_ref_fifo_fake_pipeline_fifo_ehrReg.METH_write(DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_2_whas__ETC___d50);
}

void MOD_mkTbPipelineFunctional::RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1()
{
  tUInt8 DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_2_1_wha_ETC___d60;
  DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget____d56 = INST_m_ref_fifo_fake_pipeline_fifo_wires_0_1.METH_wget();
  DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1___d57 = INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_1.METH_read();
  DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_whas____d55 = INST_m_ref_fifo_fake_pipeline_fifo_wires_0_1.METH_whas();
  DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wha_ETC___d58 = DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_whas____d55 ? DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget____d56 : DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1___d57;
  DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_2_1_wha_ETC___d60 = INST_m_ref_fifo_fake_pipeline_fifo_wires_2_1.METH_whas() ? INST_m_ref_fifo_fake_pipeline_fifo_wires_2_1.METH_wget() : (INST_m_ref_fifo_fake_pipeline_fifo_wires_1_1.METH_whas() ? INST_m_ref_fifo_fake_pipeline_fifo_wires_1_1.METH_wget() : DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wha_ETC___d58);
  INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_1.METH_write(DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_2_1_wha_ETC___d60);
}

void MOD_mkTbPipelineFunctional::RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2()
{
  tUInt8 DEF_x__h8002;
  tUInt8 DEF_x_wget__h7590;
  DEF_x_wget__h7590 = INST_m_ref_fifo_fake_pipeline_fifo_wires_1_2.METH_wget();
  DEF_x_wget__h7541 = INST_m_ref_fifo_fake_pipeline_fifo_wires_0_2.METH_wget();
  DEF_def__h19816 = INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_2.METH_read();
  DEF_def__h8029 = INST_m_ref_fifo_fake_pipeline_fifo_wires_0_2.METH_whas() ? DEF_x_wget__h7541 : DEF_def__h19816;
  DEF_x__h8002 = INST_m_ref_fifo_fake_pipeline_fifo_wires_1_2.METH_whas() ? DEF_x_wget__h7590 : DEF_def__h8029;
  INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_2.METH_write(DEF_x__h8002);
}

void MOD_mkTbPipelineFunctional::RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3()
{
  tUInt8 DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_1_3_wha_ETC___d74;
  DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_3__h8953 = INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_3.METH_read();
  DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_3_wha_ETC___d73 = INST_m_ref_fifo_fake_pipeline_fifo_wires_0_3.METH_whas() ? INST_m_ref_fifo_fake_pipeline_fifo_wires_0_3.METH_wget() : DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_3__h8953;
  DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_1_3_wha_ETC___d74 = INST_m_ref_fifo_fake_pipeline_fifo_wires_1_3.METH_whas() ? INST_m_ref_fifo_fake_pipeline_fifo_wires_1_3.METH_wget() : DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_3_wha_ETC___d73;
  INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_3.METH_write(DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_1_3_wha_ETC___d74);
}

void MOD_mkTbPipelineFunctional::RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4()
{
  tUInt8 DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_1_4_wha_ETC___d81;
  DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_4__h9782 = INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_4.METH_read();
  DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_4_wha_ETC___d80 = INST_m_ref_fifo_fake_pipeline_fifo_wires_0_4.METH_whas() ? INST_m_ref_fifo_fake_pipeline_fifo_wires_0_4.METH_wget() : DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_4__h9782;
  DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_1_4_wha_ETC___d81 = INST_m_ref_fifo_fake_pipeline_fifo_wires_1_4.METH_whas() ? INST_m_ref_fifo_fake_pipeline_fifo_wires_1_4.METH_wget() : DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_4_wha_ETC___d80;
  INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_4.METH_write(DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_1_4_wha_ETC___d81);
}

void MOD_mkTbPipelineFunctional::RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one()
{
  tUInt8 DEF_m_ref_fifo_fake_pipeline_fifo_ref_noncf_fifo_n_ETC___d82;
  tUInt8 DEF_m_ref_fifo_fake_pipeline_fifo_ref_noncf_fifo_n_ETC___d83;
  DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_4__h9782 = INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_4.METH_read();
  DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_3__h8953 = INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_3.METH_read();
  DEF_m_ref_fifo_fake_pipeline_fifo_ref_noncf_fifo_n_ETC___d83 = INST_m_ref_fifo_fake_pipeline_fifo_ref_noncf_fifo.METH_notEmpty();
  DEF_m_ref_fifo_fake_pipeline_fifo_ref_noncf_fifo_n_ETC___d82 = INST_m_ref_fifo_fake_pipeline_fifo_ref_noncf_fifo.METH_notFull();
  INST_m_ref_fifo_fake_pipeline_fifo_wires_0_3.METH_wset(DEF_m_ref_fifo_fake_pipeline_fifo_ref_noncf_fifo_n_ETC___d82);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_3.METH_wset(DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_3__h8953);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_3.METH_write((tUInt8)0u);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_0_4.METH_wset(DEF_m_ref_fifo_fake_pipeline_fifo_ref_noncf_fifo_n_ETC___d83);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_4.METH_wset(DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_4__h9782);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_4.METH_write((tUInt8)0u);
}

void MOD_mkTbPipelineFunctional::RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two()
{
  tUInt8 DEF_x__h10672;
  DEF_def__h19816 = INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_2.METH_read();
  DEF_x__h10672 = INST_m_ref_fifo_fake_pipeline_fifo_ref_noncf_fifo.METH_first();
  INST_m_ref_fifo_fake_pipeline_fifo_wires_0_2.METH_wset(DEF_x__h10672);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_2.METH_wset(DEF_def__h19816);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_2.METH_write((tUInt8)0u);
}

void MOD_mkTbPipelineFunctional::RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize()
{
  tUInt8 DEF_NOT_m_ref_fifo_fake_pipeline_fifo_virtual_reg__ETC___d112;
  tUInt8 DEF_NOT_m_ref_fifo_fake_pipeline_fifo_virtual_reg__ETC___d124;
  tUInt8 DEF__0_CONCAT_DONTCARE___d126;
  tUInt32 DEF__0_CONCAT_DONTCARE___d125;
  tUInt8 DEF_x__h11300;
  tUInt8 DEF_x__h6038;
  tUInt8 DEF_x__h6039;
  DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_read____d87 = INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1.METH_read();
  DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_read____d86 = INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2.METH_read();
  DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget____d46 = INST_m_ref_fifo_fake_pipeline_fifo_wires_0.METH_wget();
  DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg___d47 = INST_m_ref_fifo_fake_pipeline_fifo_ehrReg.METH_read();
  DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget____d56 = INST_m_ref_fifo_fake_pipeline_fifo_wires_0_1.METH_wget();
  DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1___d57 = INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_1.METH_read();
  DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_1__ETC___d97 = INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_1.METH_read();
  DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_1__ETC___d98 = INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_1.METH_read();
  DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_whas____d55 = INST_m_ref_fifo_fake_pipeline_fifo_wires_0_1.METH_whas();
  DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas____d45 = INST_m_ref_fifo_fake_pipeline_fifo_wires_0.METH_whas();
  DEF_x__h6039 = (tUInt8)((tUInt8)255u & DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget____d46);
  DEF_x__h6038 = (tUInt8)((tUInt8)255u & DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg___d47);
  DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget__6__ETC___d88 = (tUInt8)(DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget____d46 >> 8u);
  DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_7_BIT_8___d90 = (tUInt8)(DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg___d47 >> 8u);
  DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1_7_BIT_1___d101 = (tUInt8)(DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1___d57 >> 1u);
  DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget___ETC___d99 = (tUInt8)(DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget____d56 >> 1u);
  DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas__ETC___d48 = DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas____d45 ? DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget____d46 : DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg___d47;
  DEF_x__h11300 = DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas____d45 ? DEF_x__h6039 : DEF_x__h6038;
  DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wha_ETC___d58 = DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_whas____d55 ? DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget____d56 : DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1___d57;
  DEF__0_CONCAT_DONTCARE___d125 = 170u;
  DEF__0_CONCAT_DONTCARE___d126 = (tUInt8)0u;
  DEF_NOT_m_ref_fifo_fake_pipeline_fifo_virtual_reg__ETC___d124 = !DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_1__ETC___d97 && (!DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_1__ETC___d98 && (DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_whas____d55 ? DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget___ETC___d99 : DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1_7_BIT_1___d101));
  DEF_NOT_m_ref_fifo_fake_pipeline_fifo_virtual_reg__ETC___d112 = !DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_read____d86 && (!DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_read____d87 && (DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas____d45 ? DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget__6__ETC___d88 : DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_7_BIT_8___d90));
  if (DEF_NOT_m_ref_fifo_fake_pipeline_fifo_virtual_reg__ETC___d112)
    INST_m_ref_fifo_fake_pipeline_fifo_ref_noncf_fifo.METH_enq(DEF_x__h11300);
  if (DEF_NOT_m_ref_fifo_fake_pipeline_fifo_virtual_reg__ETC___d124)
    INST_m_ref_fifo_fake_pipeline_fifo_ref_noncf_fifo.METH_deq();
  INST_m_ref_fifo_fake_pipeline_fifo_wires_1.METH_wset(DEF__0_CONCAT_DONTCARE___d125);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1.METH_wset(DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas__ETC___d48);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1.METH_write((tUInt8)0u);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_1_1.METH_wset(DEF__0_CONCAT_DONTCARE___d126);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_1.METH_write((tUInt8)0u);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_1.METH_wset(DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wha_ETC___d58);
}

void MOD_mkTbPipelineFunctional::RL_m_ref_fifo_elem_count_canonicalize()
{
  tUInt8 DEF_x__h13183;
  tUInt8 DEF_x_wget__h12633;
  DEF_x_wget__h12633 = INST_m_ref_fifo_elem_count_wires_2.METH_wget();
  DEF_x_wget__h12584 = INST_m_ref_fifo_elem_count_wires_1.METH_wget();
  DEF_x_wget__h12535 = INST_m_ref_fifo_elem_count_wires_0.METH_wget();
  DEF_def__h20858 = INST_m_ref_fifo_elem_count_ehrReg.METH_read();
  DEF_def__h13335 = INST_m_ref_fifo_elem_count_wires_0.METH_whas() ? DEF_x_wget__h12535 : DEF_def__h20858;
  DEF_def__h13217 = INST_m_ref_fifo_elem_count_wires_1.METH_whas() ? DEF_x_wget__h12584 : DEF_def__h13335;
  DEF_x__h13183 = INST_m_ref_fifo_elem_count_wires_2.METH_whas() ? DEF_x_wget__h12633 : DEF_def__h13217;
  INST_m_ref_fifo_elem_count_ehrReg.METH_write(DEF_x__h13183);
}

void MOD_mkTbPipelineFunctional::RL_m_randomA_every()
{
  tUInt8 DEF_new_value__h13833;
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h13791 = rand32();
  DEF_new_value__h13833 = (tUInt8)((tUInt8)3u & DEF_v__h13791);
  INST_m_randomA_zaz.METH_wset(DEF_new_value__h13833);
}

void MOD_mkTbPipelineFunctional::RL_m_randomA_every_1()
{
  DEF_x_wget__h13734 = INST_m_randomA_zaz.METH_wget();
  DEF_v__h13864 = INST_m_randomA_zaz.METH_whas() ? DEF_x_wget__h13734 : (tUInt8)0u;
  INST_m_randomA_ignore.METH_wset(DEF_v__h13864);
}

void MOD_mkTbPipelineFunctional::RL_m_randomB_every()
{
  tUInt8 DEF_new_value__h14209;
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h14167 = rand32();
  DEF_new_value__h14209 = (tUInt8)((tUInt8)3u & DEF_v__h14167);
  INST_m_randomB_zaz.METH_wset(DEF_new_value__h14209);
}

void MOD_mkTbPipelineFunctional::RL_m_randomB_every_1()
{
  DEF_x_wget__h14110 = INST_m_randomB_zaz.METH_wget();
  DEF_v__h14240 = INST_m_randomB_zaz.METH_whas() ? DEF_x_wget__h14110 : (tUInt8)0u;
  INST_m_randomB_ignore.METH_wset(DEF_v__h14240);
}

void MOD_mkTbPipelineFunctional::RL_m_randomC_every()
{
  tUInt8 DEF_new_value__h14583;
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h14541 = rand32();
  DEF_new_value__h14583 = (tUInt8)((tUInt8)15u & DEF_v__h14541);
  INST_m_randomC_zaz.METH_wset(DEF_new_value__h14583);
}

void MOD_mkTbPipelineFunctional::RL_m_randomC_every_1()
{
  DEF_x_wget__h14484 = INST_m_randomC_zaz.METH_wget();
  DEF_v__h14614 = INST_m_randomC_zaz.METH_whas() ? DEF_x_wget__h14484 : (tUInt8)0u;
  INST_m_randomC_ignore.METH_wset(DEF_v__h14614);
}

void MOD_mkTbPipelineFunctional::RL_m_randomData_every()
{
  tUInt8 DEF_new_value__h14960;
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h14918 = rand32();
  DEF_new_value__h14960 = (tUInt8)((tUInt8)255u & DEF_v__h14918);
  INST_m_randomData_zaz.METH_wset(DEF_new_value__h14960);
}

void MOD_mkTbPipelineFunctional::RL_m_randomData_every_1()
{
  DEF_x_wget__h14861 = INST_m_randomData_zaz.METH_wget();
  DEF_v__h14991 = INST_m_randomData_zaz.METH_whas() ? DEF_x_wget__h14861 : (tUInt8)0u;
  INST_m_randomData_ignore.METH_wset(DEF_v__h14991);
}

void MOD_mkTbPipelineFunctional::RL_m_cycle_print()
{
  DEF_x__h21405 = INST_m_cycle.METH_read();
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s,32", &__str_literal_1, DEF_x__h21405);
}

void MOD_mkTbPipelineFunctional::RL_m_init()
{
  INST_m_randomA_initialized.METH_write((tUInt8)1u);
  INST_m_randomB_initialized.METH_write((tUInt8)1u);
  INST_m_randomC_initialized.METH_write((tUInt8)1u);
  INST_m_randomData_initialized.METH_write((tUInt8)1u);
}

void MOD_mkTbPipelineFunctional::RL_m_feed_inputs()
{
  tUInt8 DEF_x__h18092;
  tUInt32 DEF_x__h18357;
  tUInt8 DEF_IF_fifo_enqP_virtual_reg_2_read__92_OR_fifo_en_ETC___d198;
  tUInt8 DEF_IF_fifo_enqP_virtual_reg_2_read__92_OR_fifo_en_ETC___d200;
  tUInt8 DEF_IF_fifo_enqP_virtual_reg_2_read__92_OR_fifo_en_ETC___d202;
  tUInt8 DEF_NOT_IF_m_randomA_zaz_whas__41_THEN_m_randomA_z_ETC___d197;
  tUInt8 DEF_NOT_IF_m_randomA_zaz_whas__41_THEN_m_randomA_z_ETC___d210;
  tUInt32 DEF__1_CONCAT_IF_m_randomData_zaz_whas__62_THEN_m_r_ETC___d211;
  tUInt8 DEF_IF_fifo_enqP_virtual_reg_2_read__92_OR_fifo_en_ETC___d201;
  tUInt8 DEF_enqP_next__h16635;
  tUInt8 DEF_n__read__h16808;
  tUInt8 DEF_x__h15644;
  DEF_fifo_empty_ehrReg__h3485 = INST_fifo_empty_ehrReg.METH_read();
  DEF_x__h21258 = INST_m_input_count.METH_read();
  DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg___d47 = INST_m_ref_fifo_fake_pipeline_fifo_ehrReg.METH_read();
  DEF_x_wget__h12535 = INST_m_ref_fifo_elem_count_wires_0.METH_wget();
  DEF_x_wget__h14861 = INST_m_randomData_zaz.METH_wget();
  DEF_def__h20858 = INST_m_ref_fifo_elem_count_ehrReg.METH_read();
  DEF_x_wget__h1552 = INST_fifo_deqP_wires_0.METH_wget();
  DEF_def__h20125 = INST_fifo_deqP_ehrReg.METH_read();
  DEF_x_wget__h452 = INST_fifo_enqP_wires_0.METH_wget();
  DEF_def__h20300 = INST_fifo_enqP_ehrReg.METH_read();
  DEF_x_wget__h13734 = INST_m_randomA_zaz.METH_wget();
  DEF_m_ref_fifo_elem_count_virtual_reg_1_read____d169 = INST_m_ref_fifo_elem_count_virtual_reg_1.METH_read();
  DEF_m_ref_fifo_elem_count_virtual_reg_2_read____d168 = INST_m_ref_fifo_elem_count_virtual_reg_2.METH_read();
  DEF_fifo_full_wires_0_whas____d35 = INST_fifo_full_wires_0.METH_whas();
  DEF_fifo_full_wires_0_wget____d36 = INST_fifo_full_wires_0.METH_wget();
  DEF_fifo_deqP_virtual_reg_2_read____d205 = INST_fifo_deqP_virtual_reg_2.METH_read();
  DEF_fifo_full_ehrReg__h4601 = INST_fifo_full_ehrReg.METH_read();
  DEF_IF_fifo_full_wires_0_whas__5_THEN_fifo_full_wi_ETC___d38 = DEF_fifo_full_wires_0_whas____d35 ? DEF_fifo_full_wires_0_wget____d36 : DEF_fifo_full_ehrReg__h4601;
  DEF_fifo_deqP_virtual_reg_1_read____d206 = INST_fifo_deqP_virtual_reg_1.METH_read();
  DEF_fifo_enqP_virtual_reg_2_read____d192 = INST_fifo_enqP_virtual_reg_2.METH_read();
  DEF_fifo_enqP_virtual_reg_1_read____d193 = INST_fifo_enqP_virtual_reg_1.METH_read();
  DEF_v__h14991 = INST_m_randomData_zaz.METH_whas() ? DEF_x_wget__h14861 : (tUInt8)0u;
  DEF_def__h2352 = INST_fifo_deqP_wires_0.METH_whas() ? DEF_x_wget__h1552 : DEF_def__h20125;
  DEF_n__read__h16808 = DEF_fifo_deqP_virtual_reg_2_read____d205 || DEF_fifo_deqP_virtual_reg_1_read____d206 ? (tUInt8)0u : DEF_def__h2352;
  DEF_def__h13335 = INST_m_ref_fifo_elem_count_wires_0.METH_whas() ? DEF_x_wget__h12535 : DEF_def__h20858;
  DEF_def__h1255 = INST_fifo_enqP_wires_0.METH_whas() ? DEF_x_wget__h452 : DEF_def__h20300;
  DEF_x__h15644 = DEF_fifo_enqP_virtual_reg_2_read____d192 || DEF_fifo_enqP_virtual_reg_1_read____d193 ? (tUInt8)0u : DEF_def__h1255;
  DEF_IF_fifo_enqP_virtual_reg_2_read__92_OR_fifo_en_ETC___d201 = DEF_x__h15644 == (tUInt8)2u;
  DEF_enqP_next__h16635 = DEF_IF_fifo_enqP_virtual_reg_2_read__92_OR_fifo_en_ETC___d201 ? (tUInt8)0u : (tUInt8)3u & (DEF_x__h15644 + (tUInt8)1u);
  DEF_n__read__h17654 = DEF_m_ref_fifo_elem_count_virtual_reg_2_read____d168 || DEF_m_ref_fifo_elem_count_virtual_reg_1_read____d169 ? (tUInt8)0u : DEF_def__h13335;
  DEF_v__h13864 = INST_m_randomA_zaz.METH_whas() ? DEF_x_wget__h13734 : (tUInt8)0u;
  DEF_IF_fifo_empty_wires_0_whas__5_THEN_fifo_empty__ETC___d28 = INST_fifo_empty_wires_0.METH_whas() ? INST_fifo_empty_wires_0.METH_wget() : DEF_fifo_empty_ehrReg__h3485;
  DEF_IF_m_randomA_zaz_whas__41_THEN_m_randomA_zaz_w_ETC___d167 = DEF_v__h13864 == (tUInt8)0u;
  DEF__1_CONCAT_IF_m_randomData_zaz_whas__62_THEN_m_r_ETC___d211 = 511u & ((((tUInt32)((tUInt8)1u)) << 8u) | (tUInt32)(DEF_v__h14991));
  DEF_NOT_IF_m_randomA_zaz_whas__41_THEN_m_randomA_z_ETC___d197 = !DEF_IF_m_randomA_zaz_whas__41_THEN_m_randomA_zaz_w_ETC___d167;
  DEF_NOT_IF_m_randomA_zaz_whas__41_THEN_m_randomA_z_ETC___d210 = DEF_NOT_IF_m_randomA_zaz_whas__41_THEN_m_randomA_z_ETC___d197 && DEF_enqP_next__h16635 == DEF_n__read__h16808;
  DEF_IF_fifo_enqP_virtual_reg_2_read__92_OR_fifo_en_ETC___d202 = DEF_IF_fifo_enqP_virtual_reg_2_read__92_OR_fifo_en_ETC___d201 && DEF_NOT_IF_m_randomA_zaz_whas__41_THEN_m_randomA_z_ETC___d197;
  DEF_IF_fifo_enqP_virtual_reg_2_read__92_OR_fifo_en_ETC___d200 = DEF_x__h15644 == (tUInt8)1u && DEF_NOT_IF_m_randomA_zaz_whas__41_THEN_m_randomA_z_ETC___d197;
  DEF_IF_fifo_enqP_virtual_reg_2_read__92_OR_fifo_en_ETC___d198 = DEF_x__h15644 == (tUInt8)0u && DEF_NOT_IF_m_randomA_zaz_whas__41_THEN_m_randomA_z_ETC___d197;
  DEF_x__h18357 = DEF_x__h21258 + 1u;
  DEF_x__h18092 = (tUInt8)3u & (DEF_n__read__h17654 + (tUInt8)1u);
  if (DEF_IF_fifo_enqP_virtual_reg_2_read__92_OR_fifo_en_ETC___d198)
    INST_fifo_data_0.METH_write(DEF_v__h14991);
  if (DEF_IF_fifo_enqP_virtual_reg_2_read__92_OR_fifo_en_ETC___d200)
    INST_fifo_data_1.METH_write(DEF_v__h14991);
  if (DEF_IF_fifo_enqP_virtual_reg_2_read__92_OR_fifo_en_ETC___d202)
    INST_fifo_data_2.METH_write(DEF_v__h14991);
  if (DEF_NOT_IF_m_randomA_zaz_whas__41_THEN_m_randomA_z_ETC___d197)
    INST_fifo_empty_ignored_wires_1.METH_wset(DEF_IF_fifo_empty_wires_0_whas__5_THEN_fifo_empty__ETC___d28);
  if (DEF_NOT_IF_m_randomA_zaz_whas__41_THEN_m_randomA_z_ETC___d197)
    INST_fifo_empty_wires_1.METH_wset((tUInt8)0u);
  if (DEF_NOT_IF_m_randomA_zaz_whas__41_THEN_m_randomA_z_ETC___d197)
    INST_fifo_empty_virtual_reg_1.METH_write((tUInt8)0u);
  if (DEF_NOT_IF_m_randomA_zaz_whas__41_THEN_m_randomA_z_ETC___d210)
    INST_fifo_full_wires_1.METH_wset((tUInt8)1u);
  if (DEF_NOT_IF_m_randomA_zaz_whas__41_THEN_m_randomA_z_ETC___d210)
    INST_fifo_full_ignored_wires_1.METH_wset(DEF_IF_fifo_full_wires_0_whas__5_THEN_fifo_full_wi_ETC___d38);
  if (DEF_NOT_IF_m_randomA_zaz_whas__41_THEN_m_randomA_z_ETC___d210)
    INST_fifo_full_virtual_reg_1.METH_write((tUInt8)0u);
  if (DEF_NOT_IF_m_randomA_zaz_whas__41_THEN_m_randomA_z_ETC___d197)
    INST_fifo_enqP_wires_1.METH_wset(DEF_enqP_next__h16635);
  if (DEF_NOT_IF_m_randomA_zaz_whas__41_THEN_m_randomA_z_ETC___d197)
    INST_fifo_enqP_ignored_wires_1.METH_wset(DEF_def__h1255);
  if (DEF_NOT_IF_m_randomA_zaz_whas__41_THEN_m_randomA_z_ETC___d197)
    INST_fifo_enqP_virtual_reg_1.METH_write((tUInt8)0u);
  if (DEF_NOT_IF_m_randomA_zaz_whas__41_THEN_m_randomA_z_ETC___d197)
    INST_m_ref_fifo_fake_pipeline_fifo_wires_0.METH_wset(DEF__1_CONCAT_IF_m_randomData_zaz_whas__62_THEN_m_r_ETC___d211);
  if (DEF_NOT_IF_m_randomA_zaz_whas__41_THEN_m_randomA_z_ETC___d197)
    INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0.METH_wset(DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg___d47);
  if (DEF_NOT_IF_m_randomA_zaz_whas__41_THEN_m_randomA_z_ETC___d197)
    INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_NOT_IF_m_randomA_zaz_whas__41_THEN_m_randomA_z_ETC___d197)
    INST_m_ref_fifo_elem_count_wires_1.METH_wset(DEF_x__h18092);
  if (DEF_NOT_IF_m_randomA_zaz_whas__41_THEN_m_randomA_z_ETC___d197)
    INST_m_ref_fifo_elem_count_ignored_wires_1.METH_wset(DEF_def__h13335);
  if (DEF_NOT_IF_m_randomA_zaz_whas__41_THEN_m_randomA_z_ETC___d197)
    INST_m_ref_fifo_elem_count_virtual_reg_1.METH_write((tUInt8)0u);
  if (DEF_NOT_IF_m_randomA_zaz_whas__41_THEN_m_randomA_z_ETC___d197)
    INST_m_input_count.METH_write(DEF_x__h18357);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_IF_m_randomA_zaz_whas__41_THEN_m_randomA_z_ETC___d197)
      dollar_display(sim_hdl, this, "s,8", &__str_literal_2, DEF_v__h14991);
}

void MOD_mkTbPipelineFunctional::RL_m_check_outputs()
{
  tUInt32 DEF_x__h19929;
  tUInt8 DEF_x__h19623;
  tUInt8 DEF_NOT_IF_m_randomB_zaz_whas__48_THEN_m_randomB_z_ETC___d248;
  tUInt8 DEF_NOT_IF_m_randomB_zaz_whas__48_THEN_m_randomB_z_ETC___d235;
  tUInt8 DEF_NOT_IF_m_randomB_zaz_whas__48_THEN_m_randomB_z_ETC___d259;
  tUInt8 DEF_deqP_next__h18665;
  tUInt8 DEF_n__read__h18786;
  DEF_fifo_empty_ehrReg__h3485 = INST_fifo_empty_ehrReg.METH_read();
  DEF_x__h19933 = INST_m_output_count.METH_read();
  DEF_x_wget__h7541 = INST_m_ref_fifo_fake_pipeline_fifo_wires_0_2.METH_wget();
  DEF_def__h19816 = INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_2.METH_read();
  DEF__read__h226 = INST_fifo_data_2.METH_read();
  DEF__read__h174 = INST_fifo_data_0.METH_read();
  DEF__read__h200 = INST_fifo_data_1.METH_read();
  DEF_def__h20858 = INST_m_ref_fifo_elem_count_ehrReg.METH_read();
  DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1___d57 = INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_1.METH_read();
  DEF_def__h20125 = INST_fifo_deqP_ehrReg.METH_read();
  DEF_def__h20300 = INST_fifo_enqP_ehrReg.METH_read();
  DEF_m_ref_fifo_elem_count_virtual_reg_2_read____d168 = INST_m_ref_fifo_elem_count_virtual_reg_2.METH_read();
  DEF_x_wget__h14110 = INST_m_randomB_zaz.METH_wget();
  DEF_m_ref_fifo_elem_count_virtual_reg_1_read____d169 = INST_m_ref_fifo_elem_count_virtual_reg_1.METH_read();
  DEF_fifo_full_ehrReg__h4601 = INST_fifo_full_ehrReg.METH_read();
  DEF_fifo_deqP_virtual_reg_2_read____d205 = INST_fifo_deqP_virtual_reg_2.METH_read();
  DEF_fifo_deqP_virtual_reg_1_read____d206 = INST_fifo_deqP_virtual_reg_1.METH_read();
  DEF_fifo_enqP_virtual_reg_2_read____d192 = INST_fifo_enqP_virtual_reg_2.METH_read();
  DEF_fifo_enqP_virtual_reg_1_read____d193 = INST_fifo_enqP_virtual_reg_1.METH_read();
  DEF_n__read__h18687 = DEF_fifo_deqP_virtual_reg_2_read____d205 || (DEF_fifo_deqP_virtual_reg_1_read____d206 || INST_fifo_deqP_virtual_reg_0.METH_read()) ? (tUInt8)0u : DEF_def__h20125;
  switch (DEF_n__read__h18687) {
  case (tUInt8)0u:
    DEF_b__h18437 = DEF__read__h174;
    break;
  case (tUInt8)1u:
    DEF_b__h18437 = DEF__read__h200;
    break;
  case (tUInt8)2u:
    DEF_b__h18437 = DEF__read__h226;
    break;
  default:
    DEF_b__h18437 = (tUInt8)170u;
  }
  DEF_def__h8029 = INST_m_ref_fifo_fake_pipeline_fifo_wires_0_2.METH_whas() ? DEF_x_wget__h7541 : DEF_def__h19816;
  DEF_x_first__h13434 = INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_2.METH_read() ? (tUInt8)0u : DEF_def__h8029;
  DEF_n__read__h18786 = DEF_fifo_enqP_virtual_reg_2_read____d192 || (DEF_fifo_enqP_virtual_reg_1_read____d193 || INST_fifo_enqP_virtual_reg_0.METH_read()) ? (tUInt8)0u : DEF_def__h20300;
  DEF_deqP_next__h18665 = DEF_n__read__h18687 == (tUInt8)2u ? (tUInt8)0u : (tUInt8)3u & (DEF_n__read__h18687 + (tUInt8)1u);
  DEF_n__read__h19297 = DEF_m_ref_fifo_elem_count_virtual_reg_2_read____d168 || (DEF_m_ref_fifo_elem_count_virtual_reg_1_read____d169 || INST_m_ref_fifo_elem_count_virtual_reg_0.METH_read()) ? (tUInt8)0u : DEF_def__h20858;
  DEF_v__h14240 = INST_m_randomB_zaz.METH_whas() ? DEF_x_wget__h14110 : (tUInt8)0u;
  DEF_IF_m_randomB_zaz_whas__48_THEN_m_randomB_zaz_w_ETC___d214 = DEF_v__h14240 == (tUInt8)0u;
  DEF_NOT_IF_m_randomB_zaz_whas__48_THEN_m_randomB_z_ETC___d235 = !DEF_IF_m_randomB_zaz_whas__48_THEN_m_randomB_zaz_w_ETC___d214;
  DEF_NOT_IF_m_randomB_zaz_whas__48_THEN_m_randomB_z_ETC___d259 = DEF_NOT_IF_m_randomB_zaz_whas__48_THEN_m_randomB_z_ETC___d235 && !(DEF_b__h18437 == DEF_x_first__h13434);
  DEF_NOT_IF_m_randomB_zaz_whas__48_THEN_m_randomB_z_ETC___d248 = DEF_NOT_IF_m_randomB_zaz_whas__48_THEN_m_randomB_z_ETC___d235 && DEF_deqP_next__h18665 == DEF_n__read__h18786;
  DEF_x__h19623 = (tUInt8)3u & (DEF_n__read__h19297 - (tUInt8)1u);
  DEF_x__h19929 = DEF_x__h19933 + 1u;
  if (DEF_NOT_IF_m_randomB_zaz_whas__48_THEN_m_randomB_z_ETC___d235)
    INST_fifo_full_wires_0.METH_wset((tUInt8)0u);
  if (DEF_NOT_IF_m_randomB_zaz_whas__48_THEN_m_randomB_z_ETC___d235)
    INST_fifo_full_ignored_wires_0.METH_wset(DEF_fifo_full_ehrReg__h4601);
  if (DEF_NOT_IF_m_randomB_zaz_whas__48_THEN_m_randomB_z_ETC___d235)
    INST_fifo_full_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_NOT_IF_m_randomB_zaz_whas__48_THEN_m_randomB_z_ETC___d248)
    INST_fifo_empty_wires_0.METH_wset((tUInt8)1u);
  if (DEF_NOT_IF_m_randomB_zaz_whas__48_THEN_m_randomB_z_ETC___d248)
    INST_fifo_empty_ignored_wires_0.METH_wset(DEF_fifo_empty_ehrReg__h3485);
  if (DEF_NOT_IF_m_randomB_zaz_whas__48_THEN_m_randomB_z_ETC___d248)
    INST_fifo_empty_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_NOT_IF_m_randomB_zaz_whas__48_THEN_m_randomB_z_ETC___d235)
    INST_fifo_deqP_wires_0.METH_wset(DEF_deqP_next__h18665);
  if (DEF_NOT_IF_m_randomB_zaz_whas__48_THEN_m_randomB_z_ETC___d235)
    INST_fifo_deqP_ignored_wires_0.METH_wset(DEF_def__h20125);
  if (DEF_NOT_IF_m_randomB_zaz_whas__48_THEN_m_randomB_z_ETC___d235)
    INST_fifo_deqP_virtual_reg_0.METH_write((tUInt8)0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_IF_m_randomB_zaz_whas__48_THEN_m_randomB_z_ETC___d235)
      dollar_display(sim_hdl, this, "s,8", &__str_literal_3, DEF_b__h18437);
  if (DEF_NOT_IF_m_randomB_zaz_whas__48_THEN_m_randomB_z_ETC___d235)
    INST_m_ref_fifo_fake_pipeline_fifo_wires_0_1.METH_wset((tUInt8)2u);
  if (DEF_NOT_IF_m_randomB_zaz_whas__48_THEN_m_randomB_z_ETC___d235)
    INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_1.METH_write((tUInt8)0u);
  if (DEF_NOT_IF_m_randomB_zaz_whas__48_THEN_m_randomB_z_ETC___d235)
    INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_1.METH_wset(DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1___d57);
  if (DEF_NOT_IF_m_randomB_zaz_whas__48_THEN_m_randomB_z_ETC___d235)
    INST_m_ref_fifo_elem_count_wires_0.METH_wset(DEF_x__h19623);
  if (DEF_NOT_IF_m_randomB_zaz_whas__48_THEN_m_randomB_z_ETC___d235)
    INST_m_ref_fifo_elem_count_ignored_wires_0.METH_wset(DEF_def__h20858);
  if (DEF_NOT_IF_m_randomB_zaz_whas__48_THEN_m_randomB_z_ETC___d235)
    INST_m_ref_fifo_elem_count_virtual_reg_0.METH_write((tUInt8)0u);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_IF_m_randomB_zaz_whas__48_THEN_m_randomB_z_ETC___d259)
      dollar_display(sim_hdl, this, "s,8", &__str_literal_4, DEF_x_first__h13434);
    if (DEF_NOT_IF_m_randomB_zaz_whas__48_THEN_m_randomB_z_ETC___d259)
      dollar_finish(sim_hdl, "32", 1u);
  }
  if (DEF_NOT_IF_m_randomB_zaz_whas__48_THEN_m_randomB_z_ETC___d235)
    INST_m_output_count.METH_write(DEF_x__h19929);
}

void MOD_mkTbPipelineFunctional::RL_m_maybe_clear()
{
  tUInt8 DEF_IF_m_randomC_zaz_whas__55_THEN_m_randomC_zaz_w_ETC___d262;
  DEF_fifo_empty_ehrReg__h3485 = INST_fifo_empty_ehrReg.METH_read();
  DEF_x_wget__h14484 = INST_m_randomC_zaz.METH_wget();
  DEF_x_wget__h12584 = INST_m_ref_fifo_elem_count_wires_1.METH_wget();
  DEF_def__h20858 = INST_m_ref_fifo_elem_count_ehrReg.METH_read();
  DEF_x_wget__h12535 = INST_m_ref_fifo_elem_count_wires_0.METH_wget();
  DEF_x_wget__h1601 = INST_fifo_deqP_wires_1.METH_wget();
  DEF_x_wget__h1552 = INST_fifo_deqP_wires_0.METH_wget();
  DEF_x_wget__h501 = INST_fifo_enqP_wires_1.METH_wget();
  DEF_def__h20125 = INST_fifo_deqP_ehrReg.METH_read();
  DEF_x_wget__h452 = INST_fifo_enqP_wires_0.METH_wget();
  DEF_def__h20300 = INST_fifo_enqP_ehrReg.METH_read();
  DEF_fifo_full_wires_0_wget____d36 = INST_fifo_full_wires_0.METH_wget();
  DEF_fifo_full_wires_0_whas____d35 = INST_fifo_full_wires_0.METH_whas();
  DEF_fifo_full_ehrReg__h4601 = INST_fifo_full_ehrReg.METH_read();
  DEF_IF_fifo_full_wires_0_whas__5_THEN_fifo_full_wi_ETC___d38 = DEF_fifo_full_wires_0_whas____d35 ? DEF_fifo_full_wires_0_wget____d36 : DEF_fifo_full_ehrReg__h4601;
  DEF_def__h2352 = INST_fifo_deqP_wires_0.METH_whas() ? DEF_x_wget__h1552 : DEF_def__h20125;
  DEF_v__h14614 = INST_m_randomC_zaz.METH_whas() ? DEF_x_wget__h14484 : (tUInt8)0u;
  DEF_def__h1255 = INST_fifo_enqP_wires_0.METH_whas() ? DEF_x_wget__h452 : DEF_def__h20300;
  DEF_def__h13335 = INST_m_ref_fifo_elem_count_wires_0.METH_whas() ? DEF_x_wget__h12535 : DEF_def__h20858;
  DEF_def__h13217 = INST_m_ref_fifo_elem_count_wires_1.METH_whas() ? DEF_x_wget__h12584 : DEF_def__h13335;
  DEF_def__h2234 = INST_fifo_deqP_wires_1.METH_whas() ? DEF_x_wget__h1601 : DEF_def__h2352;
  DEF_def__h1137 = INST_fifo_enqP_wires_1.METH_whas() ? DEF_x_wget__h501 : DEF_def__h1255;
  DEF_IF_fifo_full_wires_1_whas__3_THEN_fifo_full_wi_ETC___d39 = INST_fifo_full_wires_1.METH_whas() ? INST_fifo_full_wires_1.METH_wget() : DEF_IF_fifo_full_wires_0_whas__5_THEN_fifo_full_wi_ETC___d38;
  DEF_IF_fifo_empty_wires_0_whas__5_THEN_fifo_empty__ETC___d28 = INST_fifo_empty_wires_0.METH_whas() ? INST_fifo_empty_wires_0.METH_wget() : DEF_fifo_empty_ehrReg__h3485;
  DEF_IF_fifo_empty_wires_1_whas__3_THEN_fifo_empty__ETC___d29 = INST_fifo_empty_wires_1.METH_whas() ? INST_fifo_empty_wires_1.METH_wget() : DEF_IF_fifo_empty_wires_0_whas__5_THEN_fifo_empty__ETC___d28;
  DEF_IF_m_randomC_zaz_whas__55_THEN_m_randomC_zaz_w_ETC___d262 = DEF_v__h14614 == (tUInt8)0u;
  if (DEF_IF_m_randomC_zaz_whas__55_THEN_m_randomC_zaz_w_ETC___d262)
    INST_fifo_deqP_wires_2.METH_wset((tUInt8)0u);
  if (DEF_IF_m_randomC_zaz_whas__55_THEN_m_randomC_zaz_w_ETC___d262)
    INST_fifo_deqP_ignored_wires_2.METH_wset(DEF_def__h2234);
  if (DEF_IF_m_randomC_zaz_whas__55_THEN_m_randomC_zaz_w_ETC___d262)
    INST_fifo_deqP_virtual_reg_2.METH_write((tUInt8)0u);
  if (DEF_IF_m_randomC_zaz_whas__55_THEN_m_randomC_zaz_w_ETC___d262)
    INST_fifo_enqP_wires_2.METH_wset((tUInt8)0u);
  if (DEF_IF_m_randomC_zaz_whas__55_THEN_m_randomC_zaz_w_ETC___d262)
    INST_fifo_enqP_ignored_wires_2.METH_wset(DEF_def__h1137);
  if (DEF_IF_m_randomC_zaz_whas__55_THEN_m_randomC_zaz_w_ETC___d262)
    INST_fifo_enqP_virtual_reg_2.METH_write((tUInt8)0u);
  if (DEF_IF_m_randomC_zaz_whas__55_THEN_m_randomC_zaz_w_ETC___d262)
    INST_fifo_full_wires_2.METH_wset((tUInt8)0u);
  if (DEF_IF_m_randomC_zaz_whas__55_THEN_m_randomC_zaz_w_ETC___d262)
    INST_fifo_full_ignored_wires_2.METH_wset(DEF_IF_fifo_full_wires_1_whas__3_THEN_fifo_full_wi_ETC___d39);
  if (DEF_IF_m_randomC_zaz_whas__55_THEN_m_randomC_zaz_w_ETC___d262)
    INST_fifo_empty_wires_2.METH_wset((tUInt8)1u);
  if (DEF_IF_m_randomC_zaz_whas__55_THEN_m_randomC_zaz_w_ETC___d262)
    INST_fifo_full_virtual_reg_2.METH_write((tUInt8)0u);
  if (DEF_IF_m_randomC_zaz_whas__55_THEN_m_randomC_zaz_w_ETC___d262)
    INST_fifo_empty_ignored_wires_2.METH_wset(DEF_IF_fifo_empty_wires_1_whas__3_THEN_fifo_empty__ETC___d29);
  if (DEF_IF_m_randomC_zaz_whas__55_THEN_m_randomC_zaz_w_ETC___d262)
    INST_fifo_empty_virtual_reg_2.METH_write((tUInt8)0u);
  if (DEF_IF_m_randomC_zaz_whas__55_THEN_m_randomC_zaz_w_ETC___d262)
    INST_m_ref_fifo_fake_pipeline_fifo_ref_noncf_fifo.METH_clear();
  if (DEF_IF_m_randomC_zaz_whas__55_THEN_m_randomC_zaz_w_ETC___d262)
    INST_m_ref_fifo_elem_count_wires_2.METH_wset((tUInt8)0u);
  if (DEF_IF_m_randomC_zaz_whas__55_THEN_m_randomC_zaz_w_ETC___d262)
    INST_m_ref_fifo_elem_count_ignored_wires_2.METH_wset(DEF_def__h13217);
  if (DEF_IF_m_randomC_zaz_whas__55_THEN_m_randomC_zaz_w_ETC___d262)
    INST_m_ref_fifo_elem_count_virtual_reg_2.METH_write((tUInt8)0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_IF_m_randomC_zaz_whas__55_THEN_m_randomC_zaz_w_ETC___d262)
      dollar_display(sim_hdl, this, "s", &__str_literal_5);
}

void MOD_mkTbPipelineFunctional::RL_m_check_fifos_not_full()
{
  tUInt8 DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d265;
  tUInt8 DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d264;
  tUInt8 DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d270;
  DEF_fifo_full_virtual_reg_1_read____d175 = INST_fifo_full_virtual_reg_1.METH_read();
  DEF_fifo_full_virtual_reg_2_read____d174 = INST_fifo_full_virtual_reg_2.METH_read();
  DEF_x_wget__h12535 = INST_m_ref_fifo_elem_count_wires_0.METH_wget();
  DEF_def__h20858 = INST_m_ref_fifo_elem_count_ehrReg.METH_read();
  DEF_m_ref_fifo_elem_count_virtual_reg_2_read____d168 = INST_m_ref_fifo_elem_count_virtual_reg_2.METH_read();
  DEF_m_ref_fifo_elem_count_virtual_reg_1_read____d169 = INST_m_ref_fifo_elem_count_virtual_reg_1.METH_read();
  DEF_fifo_full_wires_0_wget____d36 = INST_fifo_full_wires_0.METH_wget();
  DEF_fifo_full_wires_0_whas____d35 = INST_fifo_full_wires_0.METH_whas();
  DEF_fifo_full_ehrReg__h4601 = INST_fifo_full_ehrReg.METH_read();
  DEF_fifo_full_virtual_reg_2_read__74_OR_fifo_full__ETC___d180 = DEF_fifo_full_virtual_reg_2_read____d174 || (DEF_fifo_full_virtual_reg_1_read____d175 || (DEF_fifo_full_wires_0_whas____d35 ? !DEF_fifo_full_wires_0_wget____d36 : !DEF_fifo_full_ehrReg__h4601));
  DEF_IF_fifo_full_wires_0_whas__5_THEN_fifo_full_wi_ETC___d38 = DEF_fifo_full_wires_0_whas____d35 ? DEF_fifo_full_wires_0_wget____d36 : DEF_fifo_full_ehrReg__h4601;
  DEF_def__h13335 = INST_m_ref_fifo_elem_count_wires_0.METH_whas() ? DEF_x_wget__h12535 : DEF_def__h20858;
  DEF_n__read__h17654 = DEF_m_ref_fifo_elem_count_virtual_reg_2_read____d168 || DEF_m_ref_fifo_elem_count_virtual_reg_1_read____d169 ? (tUInt8)0u : DEF_def__h13335;
  DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d173 = !(DEF_n__read__h17654 == (tUInt8)3u);
  DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d264 = !(DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d173 == DEF_fifo_full_virtual_reg_2_read__74_OR_fifo_full__ETC___d180);
  DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d270 = DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d264 && (!DEF_fifo_full_virtual_reg_2_read____d174 && (!DEF_fifo_full_virtual_reg_1_read____d175 && DEF_IF_fifo_full_wires_0_whas__5_THEN_fifo_full_wi_ETC___d38));
  DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d265 = DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d264 && DEF_fifo_full_virtual_reg_2_read__74_OR_fifo_full__ETC___d180;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d265)
      dollar_display(sim_hdl, this, "s", &__str_literal_6);
    if (DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d265)
      dollar_finish(sim_hdl, "32", 1u);
    if (DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d270)
      dollar_display(sim_hdl, this, "s", &__str_literal_7);
    if (DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d270)
      dollar_finish(sim_hdl, "32", 1u);
  }
}

void MOD_mkTbPipelineFunctional::RL_m_check_fifos_not_empty()
{
  tUInt8 DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d273;
  tUInt8 DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d272;
  tUInt8 DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d280;
  DEF_fifo_empty_ehrReg__h3485 = INST_fifo_empty_ehrReg.METH_read();
  DEF_fifo_empty_virtual_reg_0_read____d223 = INST_fifo_empty_virtual_reg_0.METH_read();
  DEF_fifo_empty_virtual_reg_1_read____d222 = INST_fifo_empty_virtual_reg_1.METH_read();
  DEF_fifo_empty_virtual_reg_2_read____d221 = INST_fifo_empty_virtual_reg_2.METH_read();
  DEF_fifo_empty_virtual_reg_2_read__21_OR_fifo_empt_ETC___d227 = DEF_fifo_empty_virtual_reg_2_read____d221 || (DEF_fifo_empty_virtual_reg_1_read____d222 || (DEF_fifo_empty_virtual_reg_0_read____d223 || !DEF_fifo_empty_ehrReg__h3485));
  DEF_def__h20858 = INST_m_ref_fifo_elem_count_ehrReg.METH_read();
  DEF_m_ref_fifo_elem_count_virtual_reg_2_read____d168 = INST_m_ref_fifo_elem_count_virtual_reg_2.METH_read();
  DEF_m_ref_fifo_elem_count_virtual_reg_1_read____d169 = INST_m_ref_fifo_elem_count_virtual_reg_1.METH_read();
  DEF_n__read__h19297 = DEF_m_ref_fifo_elem_count_virtual_reg_2_read____d168 || (DEF_m_ref_fifo_elem_count_virtual_reg_1_read____d169 || INST_m_ref_fifo_elem_count_virtual_reg_0.METH_read()) ? (tUInt8)0u : DEF_def__h20858;
  DEF_IF_m_ref_fifo_elem_count_virtual_reg_2_read__6_ETC___d219 = DEF_n__read__h19297 == (tUInt8)0u;
  DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d220 = !DEF_IF_m_ref_fifo_elem_count_virtual_reg_2_read__6_ETC___d219;
  DEF_NOT_fifo_empty_virtual_reg_2_read__21_74_AND_N_ETC___d279 = !DEF_fifo_empty_virtual_reg_2_read____d221 && (!DEF_fifo_empty_virtual_reg_1_read____d222 && (!DEF_fifo_empty_virtual_reg_0_read____d223 && DEF_fifo_empty_ehrReg__h3485));
  DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d272 = !(DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d220 == DEF_fifo_empty_virtual_reg_2_read__21_OR_fifo_empt_ETC___d227);
  DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d280 = DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d272 && DEF_NOT_fifo_empty_virtual_reg_2_read__21_74_AND_N_ETC___d279;
  DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d273 = DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d272 && DEF_fifo_empty_virtual_reg_2_read__21_OR_fifo_empt_ETC___d227;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d273)
      dollar_display(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d273)
      dollar_finish(sim_hdl, "32", 1u);
    if (DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d280)
      dollar_display(sim_hdl, this, "s", &__str_literal_9);
    if (DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d280)
      dollar_finish(sim_hdl, "32", 1u);
  }
}

void MOD_mkTbPipelineFunctional::RL_m_check_fifos_first()
{
  tUInt8 DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d286;
  DEF_fifo_empty_ehrReg__h3485 = INST_fifo_empty_ehrReg.METH_read();
  DEF_fifo_empty_virtual_reg_0_read____d223 = INST_fifo_empty_virtual_reg_0.METH_read();
  DEF_fifo_empty_virtual_reg_1_read____d222 = INST_fifo_empty_virtual_reg_1.METH_read();
  DEF_fifo_empty_virtual_reg_2_read____d221 = INST_fifo_empty_virtual_reg_2.METH_read();
  DEF_fifo_empty_virtual_reg_2_read__21_OR_fifo_empt_ETC___d227 = DEF_fifo_empty_virtual_reg_2_read____d221 || (DEF_fifo_empty_virtual_reg_1_read____d222 || (DEF_fifo_empty_virtual_reg_0_read____d223 || !DEF_fifo_empty_ehrReg__h3485));
  DEF_def__h19816 = INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_2.METH_read();
  DEF_x_wget__h7541 = INST_m_ref_fifo_fake_pipeline_fifo_wires_0_2.METH_wget();
  DEF__read__h226 = INST_fifo_data_2.METH_read();
  DEF__read__h200 = INST_fifo_data_1.METH_read();
  DEF__read__h174 = INST_fifo_data_0.METH_read();
  DEF_def__h20858 = INST_m_ref_fifo_elem_count_ehrReg.METH_read();
  DEF_m_ref_fifo_elem_count_virtual_reg_2_read____d168 = INST_m_ref_fifo_elem_count_virtual_reg_2.METH_read();
  DEF_def__h20125 = INST_fifo_deqP_ehrReg.METH_read();
  DEF_m_ref_fifo_elem_count_virtual_reg_1_read____d169 = INST_m_ref_fifo_elem_count_virtual_reg_1.METH_read();
  DEF_fifo_deqP_virtual_reg_2_read____d205 = INST_fifo_deqP_virtual_reg_2.METH_read();
  DEF_fifo_deqP_virtual_reg_1_read____d206 = INST_fifo_deqP_virtual_reg_1.METH_read();
  DEF_n__read__h18687 = DEF_fifo_deqP_virtual_reg_2_read____d205 || (DEF_fifo_deqP_virtual_reg_1_read____d206 || INST_fifo_deqP_virtual_reg_0.METH_read()) ? (tUInt8)0u : DEF_def__h20125;
  switch (DEF_n__read__h18687) {
  case (tUInt8)0u:
    DEF_b__h18437 = DEF__read__h174;
    break;
  case (tUInt8)1u:
    DEF_b__h18437 = DEF__read__h200;
    break;
  case (tUInt8)2u:
    DEF_b__h18437 = DEF__read__h226;
    break;
  default:
    DEF_b__h18437 = (tUInt8)170u;
  }
  DEF_def__h8029 = INST_m_ref_fifo_fake_pipeline_fifo_wires_0_2.METH_whas() ? DEF_x_wget__h7541 : DEF_def__h19816;
  DEF_x_first__h13434 = INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_2.METH_read() ? (tUInt8)0u : DEF_def__h8029;
  DEF_n__read__h19297 = DEF_m_ref_fifo_elem_count_virtual_reg_2_read____d168 || (DEF_m_ref_fifo_elem_count_virtual_reg_1_read____d169 || INST_m_ref_fifo_elem_count_virtual_reg_0.METH_read()) ? (tUInt8)0u : DEF_def__h20858;
  DEF_IF_m_ref_fifo_elem_count_virtual_reg_2_read__6_ETC___d219 = DEF_n__read__h19297 == (tUInt8)0u;
  DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d220 = !DEF_IF_m_ref_fifo_elem_count_virtual_reg_2_read__6_ETC___d219;
  DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d286 = (DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d220 && DEF_fifo_empty_virtual_reg_2_read__21_OR_fifo_empt_ETC___d227) && !(DEF_x_first__h13434 == DEF_b__h18437);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d286)
      dollar_display(sim_hdl, this, "s,8,8", &__str_literal_10, DEF_b__h18437, DEF_x_first__h13434);
    if (DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d286)
      dollar_finish(sim_hdl, "32", 1u);
  }
}

void MOD_mkTbPipelineFunctional::RL_m_stop_tb()
{
  tUInt8 DEF_NOT_m_input_count_89_EQ_1024_87___d290;
  DEF_x__h19933 = INST_m_output_count.METH_read();
  DEF_x__h21258 = INST_m_input_count.METH_read();
  DEF_m_input_count_89_EQ_1024___d287 = DEF_x__h21258 == 1024u;
  DEF_NOT_m_input_count_89_EQ_1024_87___d290 = !DEF_m_input_count_89_EQ_1024___d287;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_m_input_count_89_EQ_1024___d287)
      dollar_display(sim_hdl, this, "s", &__str_literal_11);
    if (DEF_m_input_count_89_EQ_1024___d287)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_12, DEF_x__h19933);
    if (DEF_NOT_m_input_count_89_EQ_1024_87___d290)
      dollar_display(sim_hdl, this, "s", &__str_literal_13);
    dollar_finish(sim_hdl, "32", 1u);
  }
}

void MOD_mkTbPipelineFunctional::RL_m_cycle_inc()
{
  tUInt32 DEF_x__h21400;
  DEF_x__h21405 = INST_m_cycle.METH_read();
  DEF_x__h21400 = DEF_x__h21405 + 1u;
  INST_m_cycle.METH_write(DEF_x__h21400);
}


/* Methods */


/* Reset routines */

void MOD_mkTbPipelineFunctional::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_m_ref_fifo_fake_pipeline_fifo_ref_noncf_fifo.reset_RST(ARG_rst_in);
  INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_4.reset_RST(ARG_rst_in);
  INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_3.reset_RST(ARG_rst_in);
  INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_2.reset_RST(ARG_rst_in);
  INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_1.reset_RST(ARG_rst_in);
  INST_m_ref_fifo_fake_pipeline_fifo_ehrReg.reset_RST(ARG_rst_in);
  INST_m_ref_fifo_elem_count_ehrReg.reset_RST(ARG_rst_in);
  INST_m_randomData_initialized.reset_RST(ARG_rst_in);
  INST_m_randomC_initialized.reset_RST(ARG_rst_in);
  INST_m_randomB_initialized.reset_RST(ARG_rst_in);
  INST_m_randomA_initialized.reset_RST(ARG_rst_in);
  INST_m_output_count.reset_RST(ARG_rst_in);
  INST_m_input_count.reset_RST(ARG_rst_in);
  INST_m_cycle.reset_RST(ARG_rst_in);
  INST_fifo_full_ehrReg.reset_RST(ARG_rst_in);
  INST_fifo_enqP_ehrReg.reset_RST(ARG_rst_in);
  INST_fifo_empty_ehrReg.reset_RST(ARG_rst_in);
  INST_fifo_deqP_ehrReg.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkTbPipelineFunctional::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkTbPipelineFunctional::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_fifo_data_0.dump_state(indent + 2u);
  INST_fifo_data_1.dump_state(indent + 2u);
  INST_fifo_data_2.dump_state(indent + 2u);
  INST_fifo_deqP_ehrReg.dump_state(indent + 2u);
  INST_fifo_deqP_ignored_wires_0.dump_state(indent + 2u);
  INST_fifo_deqP_ignored_wires_1.dump_state(indent + 2u);
  INST_fifo_deqP_ignored_wires_2.dump_state(indent + 2u);
  INST_fifo_deqP_virtual_reg_0.dump_state(indent + 2u);
  INST_fifo_deqP_virtual_reg_1.dump_state(indent + 2u);
  INST_fifo_deqP_virtual_reg_2.dump_state(indent + 2u);
  INST_fifo_deqP_wires_0.dump_state(indent + 2u);
  INST_fifo_deqP_wires_1.dump_state(indent + 2u);
  INST_fifo_deqP_wires_2.dump_state(indent + 2u);
  INST_fifo_empty_ehrReg.dump_state(indent + 2u);
  INST_fifo_empty_ignored_wires_0.dump_state(indent + 2u);
  INST_fifo_empty_ignored_wires_1.dump_state(indent + 2u);
  INST_fifo_empty_ignored_wires_2.dump_state(indent + 2u);
  INST_fifo_empty_virtual_reg_0.dump_state(indent + 2u);
  INST_fifo_empty_virtual_reg_1.dump_state(indent + 2u);
  INST_fifo_empty_virtual_reg_2.dump_state(indent + 2u);
  INST_fifo_empty_wires_0.dump_state(indent + 2u);
  INST_fifo_empty_wires_1.dump_state(indent + 2u);
  INST_fifo_empty_wires_2.dump_state(indent + 2u);
  INST_fifo_enqP_ehrReg.dump_state(indent + 2u);
  INST_fifo_enqP_ignored_wires_0.dump_state(indent + 2u);
  INST_fifo_enqP_ignored_wires_1.dump_state(indent + 2u);
  INST_fifo_enqP_ignored_wires_2.dump_state(indent + 2u);
  INST_fifo_enqP_virtual_reg_0.dump_state(indent + 2u);
  INST_fifo_enqP_virtual_reg_1.dump_state(indent + 2u);
  INST_fifo_enqP_virtual_reg_2.dump_state(indent + 2u);
  INST_fifo_enqP_wires_0.dump_state(indent + 2u);
  INST_fifo_enqP_wires_1.dump_state(indent + 2u);
  INST_fifo_enqP_wires_2.dump_state(indent + 2u);
  INST_fifo_full_ehrReg.dump_state(indent + 2u);
  INST_fifo_full_ignored_wires_0.dump_state(indent + 2u);
  INST_fifo_full_ignored_wires_1.dump_state(indent + 2u);
  INST_fifo_full_ignored_wires_2.dump_state(indent + 2u);
  INST_fifo_full_virtual_reg_0.dump_state(indent + 2u);
  INST_fifo_full_virtual_reg_1.dump_state(indent + 2u);
  INST_fifo_full_virtual_reg_2.dump_state(indent + 2u);
  INST_fifo_full_wires_0.dump_state(indent + 2u);
  INST_fifo_full_wires_1.dump_state(indent + 2u);
  INST_fifo_full_wires_2.dump_state(indent + 2u);
  INST_m_cycle.dump_state(indent + 2u);
  INST_m_input_count.dump_state(indent + 2u);
  INST_m_output_count.dump_state(indent + 2u);
  INST_m_randomA_ignore.dump_state(indent + 2u);
  INST_m_randomA_initialized.dump_state(indent + 2u);
  INST_m_randomA_zaz.dump_state(indent + 2u);
  INST_m_randomB_ignore.dump_state(indent + 2u);
  INST_m_randomB_initialized.dump_state(indent + 2u);
  INST_m_randomB_zaz.dump_state(indent + 2u);
  INST_m_randomC_ignore.dump_state(indent + 2u);
  INST_m_randomC_initialized.dump_state(indent + 2u);
  INST_m_randomC_zaz.dump_state(indent + 2u);
  INST_m_randomData_ignore.dump_state(indent + 2u);
  INST_m_randomData_initialized.dump_state(indent + 2u);
  INST_m_randomData_zaz.dump_state(indent + 2u);
  INST_m_ref_fifo_elem_count_ehrReg.dump_state(indent + 2u);
  INST_m_ref_fifo_elem_count_ignored_wires_0.dump_state(indent + 2u);
  INST_m_ref_fifo_elem_count_ignored_wires_1.dump_state(indent + 2u);
  INST_m_ref_fifo_elem_count_ignored_wires_2.dump_state(indent + 2u);
  INST_m_ref_fifo_elem_count_virtual_reg_0.dump_state(indent + 2u);
  INST_m_ref_fifo_elem_count_virtual_reg_1.dump_state(indent + 2u);
  INST_m_ref_fifo_elem_count_virtual_reg_2.dump_state(indent + 2u);
  INST_m_ref_fifo_elem_count_wires_0.dump_state(indent + 2u);
  INST_m_ref_fifo_elem_count_wires_1.dump_state(indent + 2u);
  INST_m_ref_fifo_elem_count_wires_2.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_ehrReg.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_1.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_2.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_3.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_4.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_1.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_2.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_3.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_4.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_1.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_2.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_3.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_4.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_2.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_2_1.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_ref_noncf_fifo.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_1.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_2.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_3.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_4.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_1.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_2.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_3.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_4.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_1.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_0.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_0_1.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_0_2.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_0_3.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_0_4.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_1.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_1_1.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_1_2.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_1_3.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_1_4.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_2.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_2_1.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkTbPipelineFunctional::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 262u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_fifo_deqP_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_fifo_empty_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_fifo_enqP_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_fifo_full_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_check_fifos_first", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_check_fifos_not_empty", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_check_fifos_not_full", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_check_outputs", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_cycle_inc", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_cycle_print", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_feed_inputs", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_init", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_maybe_clear", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomA_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomA_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomB_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomB_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomC_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomC_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomData_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomData_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_elem_count_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_stop_tb", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fifo_empty_wires_0_whas__5_THEN_fifo_empty__ETC___d28", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fifo_empty_wires_1_whas__3_THEN_fifo_empty__ETC___d29", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fifo_full_wires_0_whas__5_THEN_fifo_full_wi_ETC___d38", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fifo_full_wires_1_whas__3_THEN_fifo_full_wi_ETC___d39", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_randomA_zaz_whas__41_THEN_m_randomA_zaz_w_ETC___d167", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_randomB_zaz_whas__48_THEN_m_randomB_zaz_w_ETC___d214", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_ref_fifo_elem_count_virtual_reg_2_read__6_ETC___d219", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wha_ETC___d58", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_ref_fifo_fake_pipeline_fifo_wires_0_3_wha_ETC___d73", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_ref_fifo_fake_pipeline_fifo_wires_0_4_wha_ETC___d80", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas__ETC___d48", 9u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d173", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d220", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_fifo_empty_virtual_reg_2_read__21_74_AND_N_ETC___d279", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_fifo_deqP_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_fifo_empty_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_fifo_enqP_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_fifo_full_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_check_fifos_first", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_check_fifos_not_empty", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_check_fifos_not_full", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_check_outputs", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_cycle_inc", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_cycle_print", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_feed_inputs", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_init", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_maybe_clear", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomA_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomA_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomB_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomB_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomC_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomC_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomData_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomData_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_elem_count_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl,
		num++,
		"WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one",
		1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl,
		num++,
		"WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two",
		1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_stop_tb", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h174", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h200", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h226", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "b__h18437", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h1137", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h1255", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h13217", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h13335", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h19816", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h20125", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h20300", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h20858", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h2234", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h2352", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h8029", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_deqP_virtual_reg_1_read____d206", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_deqP_virtual_reg_2_read____d205", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_empty_ehrReg__h3485", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_empty_virtual_reg_0_read____d223", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_empty_virtual_reg_1_read____d222", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_empty_virtual_reg_2_read__21_OR_fifo_empt_ETC___d227", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_empty_virtual_reg_2_read____d221", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_enqP_virtual_reg_1_read____d193", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_enqP_virtual_reg_2_read____d192", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_full_ehrReg__h4601", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_full_virtual_reg_1_read____d175", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_full_virtual_reg_2_read__74_OR_fifo_full__ETC___d180", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_full_virtual_reg_2_read____d174", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_full_wires_0_wget____d36", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_full_wires_0_whas____d35", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_input_count_89_EQ_1024___d287", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_elem_count_virtual_reg_1_read____d169", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_elem_count_virtual_reg_2_read____d168", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_fake_pipeline_fifo_ehrReg_1_7_BIT_1___d101", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_fake_pipeline_fifo_ehrReg_1___d57", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_fake_pipeline_fifo_ehrReg_3__h8953", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_fake_pipeline_fifo_ehrReg_4__h9782", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_fake_pipeline_fifo_ehrReg_7_BIT_8___d90", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_fake_pipeline_fifo_ehrReg___d47", 9u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_1__ETC___d98", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_read____d87", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_1__ETC___d97", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_read____d86", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget___ETC___d99", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget____d56", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_fake_pipeline_fifo_wires_0_1_whas____d55", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_fake_pipeline_fifo_wires_0_wget__6__ETC___d88", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_fake_pipeline_fifo_wires_0_wget____d46", 9u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_fake_pipeline_fifo_wires_0_whas____d45", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "n__read__h17654", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "n__read__h18687", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "n__read__h19297", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h13791", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h13864", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h14167", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h14240", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h14541", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h14614", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h14918", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h14991", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h19933", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h21258", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h21405", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_first__h13434", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h12535", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h12584", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h13734", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h14110", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h14484", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h14861", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h1552", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h1601", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h452", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h501", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h7541", 8u);
  num = INST_fifo_data_0.dump_VCD_defs(num);
  num = INST_fifo_data_1.dump_VCD_defs(num);
  num = INST_fifo_data_2.dump_VCD_defs(num);
  num = INST_fifo_deqP_ehrReg.dump_VCD_defs(num);
  num = INST_fifo_deqP_ignored_wires_0.dump_VCD_defs(num);
  num = INST_fifo_deqP_ignored_wires_1.dump_VCD_defs(num);
  num = INST_fifo_deqP_ignored_wires_2.dump_VCD_defs(num);
  num = INST_fifo_deqP_virtual_reg_0.dump_VCD_defs(num);
  num = INST_fifo_deqP_virtual_reg_1.dump_VCD_defs(num);
  num = INST_fifo_deqP_virtual_reg_2.dump_VCD_defs(num);
  num = INST_fifo_deqP_wires_0.dump_VCD_defs(num);
  num = INST_fifo_deqP_wires_1.dump_VCD_defs(num);
  num = INST_fifo_deqP_wires_2.dump_VCD_defs(num);
  num = INST_fifo_empty_ehrReg.dump_VCD_defs(num);
  num = INST_fifo_empty_ignored_wires_0.dump_VCD_defs(num);
  num = INST_fifo_empty_ignored_wires_1.dump_VCD_defs(num);
  num = INST_fifo_empty_ignored_wires_2.dump_VCD_defs(num);
  num = INST_fifo_empty_virtual_reg_0.dump_VCD_defs(num);
  num = INST_fifo_empty_virtual_reg_1.dump_VCD_defs(num);
  num = INST_fifo_empty_virtual_reg_2.dump_VCD_defs(num);
  num = INST_fifo_empty_wires_0.dump_VCD_defs(num);
  num = INST_fifo_empty_wires_1.dump_VCD_defs(num);
  num = INST_fifo_empty_wires_2.dump_VCD_defs(num);
  num = INST_fifo_enqP_ehrReg.dump_VCD_defs(num);
  num = INST_fifo_enqP_ignored_wires_0.dump_VCD_defs(num);
  num = INST_fifo_enqP_ignored_wires_1.dump_VCD_defs(num);
  num = INST_fifo_enqP_ignored_wires_2.dump_VCD_defs(num);
  num = INST_fifo_enqP_virtual_reg_0.dump_VCD_defs(num);
  num = INST_fifo_enqP_virtual_reg_1.dump_VCD_defs(num);
  num = INST_fifo_enqP_virtual_reg_2.dump_VCD_defs(num);
  num = INST_fifo_enqP_wires_0.dump_VCD_defs(num);
  num = INST_fifo_enqP_wires_1.dump_VCD_defs(num);
  num = INST_fifo_enqP_wires_2.dump_VCD_defs(num);
  num = INST_fifo_full_ehrReg.dump_VCD_defs(num);
  num = INST_fifo_full_ignored_wires_0.dump_VCD_defs(num);
  num = INST_fifo_full_ignored_wires_1.dump_VCD_defs(num);
  num = INST_fifo_full_ignored_wires_2.dump_VCD_defs(num);
  num = INST_fifo_full_virtual_reg_0.dump_VCD_defs(num);
  num = INST_fifo_full_virtual_reg_1.dump_VCD_defs(num);
  num = INST_fifo_full_virtual_reg_2.dump_VCD_defs(num);
  num = INST_fifo_full_wires_0.dump_VCD_defs(num);
  num = INST_fifo_full_wires_1.dump_VCD_defs(num);
  num = INST_fifo_full_wires_2.dump_VCD_defs(num);
  num = INST_m_cycle.dump_VCD_defs(num);
  num = INST_m_input_count.dump_VCD_defs(num);
  num = INST_m_output_count.dump_VCD_defs(num);
  num = INST_m_randomA_ignore.dump_VCD_defs(num);
  num = INST_m_randomA_initialized.dump_VCD_defs(num);
  num = INST_m_randomA_zaz.dump_VCD_defs(num);
  num = INST_m_randomB_ignore.dump_VCD_defs(num);
  num = INST_m_randomB_initialized.dump_VCD_defs(num);
  num = INST_m_randomB_zaz.dump_VCD_defs(num);
  num = INST_m_randomC_ignore.dump_VCD_defs(num);
  num = INST_m_randomC_initialized.dump_VCD_defs(num);
  num = INST_m_randomC_zaz.dump_VCD_defs(num);
  num = INST_m_randomData_ignore.dump_VCD_defs(num);
  num = INST_m_randomData_initialized.dump_VCD_defs(num);
  num = INST_m_randomData_zaz.dump_VCD_defs(num);
  num = INST_m_ref_fifo_elem_count_ehrReg.dump_VCD_defs(num);
  num = INST_m_ref_fifo_elem_count_ignored_wires_0.dump_VCD_defs(num);
  num = INST_m_ref_fifo_elem_count_ignored_wires_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_elem_count_ignored_wires_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_elem_count_virtual_reg_0.dump_VCD_defs(num);
  num = INST_m_ref_fifo_elem_count_virtual_reg_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_elem_count_virtual_reg_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_elem_count_wires_0.dump_VCD_defs(num);
  num = INST_m_ref_fifo_elem_count_wires_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_elem_count_wires_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_ehrReg.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_3.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_4.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_3.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_4.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_3.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_4.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_2_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_ref_noncf_fifo.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_3.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_4.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_3.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_4.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_wires_0.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_wires_0_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_wires_0_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_wires_0_3.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_wires_0_4.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_wires_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_wires_1_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_wires_1_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_wires_1_3.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_wires_1_4.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_wires_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_wires_2_1.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkTbPipelineFunctional::dump_VCD(tVCDDumpType dt,
					  unsigned int levels,
					  MOD_mkTbPipelineFunctional &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkTbPipelineFunctional::vcd_defs(tVCDDumpType dt, MOD_mkTbPipelineFunctional &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 9u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 9u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 9u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 8u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_CAN_FIRE_RL_fifo_deqP_canonicalize) != DEF_CAN_FIRE_RL_fifo_deqP_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_fifo_deqP_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_fifo_deqP_canonicalize = DEF_CAN_FIRE_RL_fifo_deqP_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_fifo_empty_canonicalize) != DEF_CAN_FIRE_RL_fifo_empty_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_fifo_empty_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_fifo_empty_canonicalize = DEF_CAN_FIRE_RL_fifo_empty_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_fifo_enqP_canonicalize) != DEF_CAN_FIRE_RL_fifo_enqP_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_fifo_enqP_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_fifo_enqP_canonicalize = DEF_CAN_FIRE_RL_fifo_enqP_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_fifo_full_canonicalize) != DEF_CAN_FIRE_RL_fifo_full_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_fifo_full_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_fifo_full_canonicalize = DEF_CAN_FIRE_RL_fifo_full_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_check_fifos_first) != DEF_CAN_FIRE_RL_m_check_fifos_first)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_check_fifos_first, 1u);
	backing.DEF_CAN_FIRE_RL_m_check_fifos_first = DEF_CAN_FIRE_RL_m_check_fifos_first;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_check_fifos_not_empty) != DEF_CAN_FIRE_RL_m_check_fifos_not_empty)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_check_fifos_not_empty, 1u);
	backing.DEF_CAN_FIRE_RL_m_check_fifos_not_empty = DEF_CAN_FIRE_RL_m_check_fifos_not_empty;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_check_fifos_not_full) != DEF_CAN_FIRE_RL_m_check_fifos_not_full)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_check_fifos_not_full, 1u);
	backing.DEF_CAN_FIRE_RL_m_check_fifos_not_full = DEF_CAN_FIRE_RL_m_check_fifos_not_full;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_check_outputs) != DEF_CAN_FIRE_RL_m_check_outputs)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_check_outputs, 1u);
	backing.DEF_CAN_FIRE_RL_m_check_outputs = DEF_CAN_FIRE_RL_m_check_outputs;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_cycle_inc) != DEF_CAN_FIRE_RL_m_cycle_inc)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_cycle_inc, 1u);
	backing.DEF_CAN_FIRE_RL_m_cycle_inc = DEF_CAN_FIRE_RL_m_cycle_inc;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_cycle_print) != DEF_CAN_FIRE_RL_m_cycle_print)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_cycle_print, 1u);
	backing.DEF_CAN_FIRE_RL_m_cycle_print = DEF_CAN_FIRE_RL_m_cycle_print;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_feed_inputs) != DEF_CAN_FIRE_RL_m_feed_inputs)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_feed_inputs, 1u);
	backing.DEF_CAN_FIRE_RL_m_feed_inputs = DEF_CAN_FIRE_RL_m_feed_inputs;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_init) != DEF_CAN_FIRE_RL_m_init)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_init, 1u);
	backing.DEF_CAN_FIRE_RL_m_init = DEF_CAN_FIRE_RL_m_init;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_maybe_clear) != DEF_CAN_FIRE_RL_m_maybe_clear)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_maybe_clear, 1u);
	backing.DEF_CAN_FIRE_RL_m_maybe_clear = DEF_CAN_FIRE_RL_m_maybe_clear;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomA_every) != DEF_CAN_FIRE_RL_m_randomA_every)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomA_every, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomA_every = DEF_CAN_FIRE_RL_m_randomA_every;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomA_every_1) != DEF_CAN_FIRE_RL_m_randomA_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomA_every_1, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomA_every_1 = DEF_CAN_FIRE_RL_m_randomA_every_1;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomB_every) != DEF_CAN_FIRE_RL_m_randomB_every)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomB_every, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomB_every = DEF_CAN_FIRE_RL_m_randomB_every;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomB_every_1) != DEF_CAN_FIRE_RL_m_randomB_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomB_every_1, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomB_every_1 = DEF_CAN_FIRE_RL_m_randomB_every_1;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomC_every) != DEF_CAN_FIRE_RL_m_randomC_every)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomC_every, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomC_every = DEF_CAN_FIRE_RL_m_randomC_every;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomC_every_1) != DEF_CAN_FIRE_RL_m_randomC_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomC_every_1, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomC_every_1 = DEF_CAN_FIRE_RL_m_randomC_every_1;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomData_every) != DEF_CAN_FIRE_RL_m_randomData_every)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomData_every, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomData_every = DEF_CAN_FIRE_RL_m_randomData_every;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomData_every_1) != DEF_CAN_FIRE_RL_m_randomData_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomData_every_1, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomData_every_1 = DEF_CAN_FIRE_RL_m_randomData_every_1;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_elem_count_canonicalize) != DEF_CAN_FIRE_RL_m_ref_fifo_elem_count_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_elem_count_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_elem_count_canonicalize = DEF_CAN_FIRE_RL_m_ref_fifo_elem_count_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize) != DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize = DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1) != DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1 = DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2) != DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2 = DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3) != DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3 = DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4) != DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4 = DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize) != DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize = DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one) != DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one = DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two) != DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two = DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_stop_tb) != DEF_CAN_FIRE_RL_m_stop_tb)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_stop_tb, 1u);
	backing.DEF_CAN_FIRE_RL_m_stop_tb = DEF_CAN_FIRE_RL_m_stop_tb;
      }
      ++num;
      if ((backing.DEF_IF_fifo_empty_wires_0_whas__5_THEN_fifo_empty__ETC___d28) != DEF_IF_fifo_empty_wires_0_whas__5_THEN_fifo_empty__ETC___d28)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fifo_empty_wires_0_whas__5_THEN_fifo_empty__ETC___d28, 1u);
	backing.DEF_IF_fifo_empty_wires_0_whas__5_THEN_fifo_empty__ETC___d28 = DEF_IF_fifo_empty_wires_0_whas__5_THEN_fifo_empty__ETC___d28;
      }
      ++num;
      if ((backing.DEF_IF_fifo_empty_wires_1_whas__3_THEN_fifo_empty__ETC___d29) != DEF_IF_fifo_empty_wires_1_whas__3_THEN_fifo_empty__ETC___d29)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fifo_empty_wires_1_whas__3_THEN_fifo_empty__ETC___d29, 1u);
	backing.DEF_IF_fifo_empty_wires_1_whas__3_THEN_fifo_empty__ETC___d29 = DEF_IF_fifo_empty_wires_1_whas__3_THEN_fifo_empty__ETC___d29;
      }
      ++num;
      if ((backing.DEF_IF_fifo_full_wires_0_whas__5_THEN_fifo_full_wi_ETC___d38) != DEF_IF_fifo_full_wires_0_whas__5_THEN_fifo_full_wi_ETC___d38)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fifo_full_wires_0_whas__5_THEN_fifo_full_wi_ETC___d38, 1u);
	backing.DEF_IF_fifo_full_wires_0_whas__5_THEN_fifo_full_wi_ETC___d38 = DEF_IF_fifo_full_wires_0_whas__5_THEN_fifo_full_wi_ETC___d38;
      }
      ++num;
      if ((backing.DEF_IF_fifo_full_wires_1_whas__3_THEN_fifo_full_wi_ETC___d39) != DEF_IF_fifo_full_wires_1_whas__3_THEN_fifo_full_wi_ETC___d39)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fifo_full_wires_1_whas__3_THEN_fifo_full_wi_ETC___d39, 1u);
	backing.DEF_IF_fifo_full_wires_1_whas__3_THEN_fifo_full_wi_ETC___d39 = DEF_IF_fifo_full_wires_1_whas__3_THEN_fifo_full_wi_ETC___d39;
      }
      ++num;
      if ((backing.DEF_IF_m_randomA_zaz_whas__41_THEN_m_randomA_zaz_w_ETC___d167) != DEF_IF_m_randomA_zaz_whas__41_THEN_m_randomA_zaz_w_ETC___d167)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_randomA_zaz_whas__41_THEN_m_randomA_zaz_w_ETC___d167, 1u);
	backing.DEF_IF_m_randomA_zaz_whas__41_THEN_m_randomA_zaz_w_ETC___d167 = DEF_IF_m_randomA_zaz_whas__41_THEN_m_randomA_zaz_w_ETC___d167;
      }
      ++num;
      if ((backing.DEF_IF_m_randomB_zaz_whas__48_THEN_m_randomB_zaz_w_ETC___d214) != DEF_IF_m_randomB_zaz_whas__48_THEN_m_randomB_zaz_w_ETC___d214)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_randomB_zaz_whas__48_THEN_m_randomB_zaz_w_ETC___d214, 1u);
	backing.DEF_IF_m_randomB_zaz_whas__48_THEN_m_randomB_zaz_w_ETC___d214 = DEF_IF_m_randomB_zaz_whas__48_THEN_m_randomB_zaz_w_ETC___d214;
      }
      ++num;
      if ((backing.DEF_IF_m_ref_fifo_elem_count_virtual_reg_2_read__6_ETC___d219) != DEF_IF_m_ref_fifo_elem_count_virtual_reg_2_read__6_ETC___d219)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_ref_fifo_elem_count_virtual_reg_2_read__6_ETC___d219, 1u);
	backing.DEF_IF_m_ref_fifo_elem_count_virtual_reg_2_read__6_ETC___d219 = DEF_IF_m_ref_fifo_elem_count_virtual_reg_2_read__6_ETC___d219;
      }
      ++num;
      if ((backing.DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wha_ETC___d58) != DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wha_ETC___d58)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wha_ETC___d58, 2u);
	backing.DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wha_ETC___d58 = DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wha_ETC___d58;
      }
      ++num;
      if ((backing.DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_3_wha_ETC___d73) != DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_3_wha_ETC___d73)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_3_wha_ETC___d73, 1u);
	backing.DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_3_wha_ETC___d73 = DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_3_wha_ETC___d73;
      }
      ++num;
      if ((backing.DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_4_wha_ETC___d80) != DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_4_wha_ETC___d80)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_4_wha_ETC___d80, 1u);
	backing.DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_4_wha_ETC___d80 = DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_4_wha_ETC___d80;
      }
      ++num;
      if ((backing.DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas__ETC___d48) != DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas__ETC___d48)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas__ETC___d48, 9u);
	backing.DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas__ETC___d48 = DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas__ETC___d48;
      }
      ++num;
      if ((backing.DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d173) != DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d173)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d173, 1u);
	backing.DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d173 = DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d173;
      }
      ++num;
      if ((backing.DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d220) != DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d220)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d220, 1u);
	backing.DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d220 = DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d220;
      }
      ++num;
      if ((backing.DEF_NOT_fifo_empty_virtual_reg_2_read__21_74_AND_N_ETC___d279) != DEF_NOT_fifo_empty_virtual_reg_2_read__21_74_AND_N_ETC___d279)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_fifo_empty_virtual_reg_2_read__21_74_AND_N_ETC___d279, 1u);
	backing.DEF_NOT_fifo_empty_virtual_reg_2_read__21_74_AND_N_ETC___d279 = DEF_NOT_fifo_empty_virtual_reg_2_read__21_74_AND_N_ETC___d279;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_fifo_deqP_canonicalize) != DEF_WILL_FIRE_RL_fifo_deqP_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_fifo_deqP_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_fifo_deqP_canonicalize = DEF_WILL_FIRE_RL_fifo_deqP_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_fifo_empty_canonicalize) != DEF_WILL_FIRE_RL_fifo_empty_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_fifo_empty_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_fifo_empty_canonicalize = DEF_WILL_FIRE_RL_fifo_empty_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_fifo_enqP_canonicalize) != DEF_WILL_FIRE_RL_fifo_enqP_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_fifo_enqP_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_fifo_enqP_canonicalize = DEF_WILL_FIRE_RL_fifo_enqP_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_fifo_full_canonicalize) != DEF_WILL_FIRE_RL_fifo_full_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_fifo_full_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_fifo_full_canonicalize = DEF_WILL_FIRE_RL_fifo_full_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_check_fifos_first) != DEF_WILL_FIRE_RL_m_check_fifos_first)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_check_fifos_first, 1u);
	backing.DEF_WILL_FIRE_RL_m_check_fifos_first = DEF_WILL_FIRE_RL_m_check_fifos_first;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_check_fifos_not_empty) != DEF_WILL_FIRE_RL_m_check_fifos_not_empty)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_check_fifos_not_empty, 1u);
	backing.DEF_WILL_FIRE_RL_m_check_fifos_not_empty = DEF_WILL_FIRE_RL_m_check_fifos_not_empty;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_check_fifos_not_full) != DEF_WILL_FIRE_RL_m_check_fifos_not_full)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_check_fifos_not_full, 1u);
	backing.DEF_WILL_FIRE_RL_m_check_fifos_not_full = DEF_WILL_FIRE_RL_m_check_fifos_not_full;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_check_outputs) != DEF_WILL_FIRE_RL_m_check_outputs)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_check_outputs, 1u);
	backing.DEF_WILL_FIRE_RL_m_check_outputs = DEF_WILL_FIRE_RL_m_check_outputs;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_cycle_inc) != DEF_WILL_FIRE_RL_m_cycle_inc)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_cycle_inc, 1u);
	backing.DEF_WILL_FIRE_RL_m_cycle_inc = DEF_WILL_FIRE_RL_m_cycle_inc;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_cycle_print) != DEF_WILL_FIRE_RL_m_cycle_print)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_cycle_print, 1u);
	backing.DEF_WILL_FIRE_RL_m_cycle_print = DEF_WILL_FIRE_RL_m_cycle_print;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_feed_inputs) != DEF_WILL_FIRE_RL_m_feed_inputs)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_feed_inputs, 1u);
	backing.DEF_WILL_FIRE_RL_m_feed_inputs = DEF_WILL_FIRE_RL_m_feed_inputs;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_init) != DEF_WILL_FIRE_RL_m_init)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_init, 1u);
	backing.DEF_WILL_FIRE_RL_m_init = DEF_WILL_FIRE_RL_m_init;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_maybe_clear) != DEF_WILL_FIRE_RL_m_maybe_clear)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_maybe_clear, 1u);
	backing.DEF_WILL_FIRE_RL_m_maybe_clear = DEF_WILL_FIRE_RL_m_maybe_clear;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomA_every) != DEF_WILL_FIRE_RL_m_randomA_every)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomA_every, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomA_every = DEF_WILL_FIRE_RL_m_randomA_every;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomA_every_1) != DEF_WILL_FIRE_RL_m_randomA_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomA_every_1, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomA_every_1 = DEF_WILL_FIRE_RL_m_randomA_every_1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomB_every) != DEF_WILL_FIRE_RL_m_randomB_every)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomB_every, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomB_every = DEF_WILL_FIRE_RL_m_randomB_every;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomB_every_1) != DEF_WILL_FIRE_RL_m_randomB_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomB_every_1, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomB_every_1 = DEF_WILL_FIRE_RL_m_randomB_every_1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomC_every) != DEF_WILL_FIRE_RL_m_randomC_every)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomC_every, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomC_every = DEF_WILL_FIRE_RL_m_randomC_every;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomC_every_1) != DEF_WILL_FIRE_RL_m_randomC_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomC_every_1, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomC_every_1 = DEF_WILL_FIRE_RL_m_randomC_every_1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomData_every) != DEF_WILL_FIRE_RL_m_randomData_every)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomData_every, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomData_every = DEF_WILL_FIRE_RL_m_randomData_every;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomData_every_1) != DEF_WILL_FIRE_RL_m_randomData_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomData_every_1, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomData_every_1 = DEF_WILL_FIRE_RL_m_randomData_every_1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_elem_count_canonicalize) != DEF_WILL_FIRE_RL_m_ref_fifo_elem_count_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_elem_count_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_elem_count_canonicalize = DEF_WILL_FIRE_RL_m_ref_fifo_elem_count_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize) != DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize = DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1) != DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1 = DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2) != DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2 = DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3) != DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3 = DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4) != DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4 = DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize) != DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize = DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one) != DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one)
      {
	vcd_write_val(sim_hdl,
		      num,
		      DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one,
		      1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one = DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two) != DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two)
      {
	vcd_write_val(sim_hdl,
		      num,
		      DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two,
		      1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two = DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_stop_tb) != DEF_WILL_FIRE_RL_m_stop_tb)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_stop_tb, 1u);
	backing.DEF_WILL_FIRE_RL_m_stop_tb = DEF_WILL_FIRE_RL_m_stop_tb;
      }
      ++num;
      if ((backing.DEF__read__h174) != DEF__read__h174)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h174, 8u);
	backing.DEF__read__h174 = DEF__read__h174;
      }
      ++num;
      if ((backing.DEF__read__h200) != DEF__read__h200)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h200, 8u);
	backing.DEF__read__h200 = DEF__read__h200;
      }
      ++num;
      if ((backing.DEF__read__h226) != DEF__read__h226)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h226, 8u);
	backing.DEF__read__h226 = DEF__read__h226;
      }
      ++num;
      if ((backing.DEF_b__h18437) != DEF_b__h18437)
      {
	vcd_write_val(sim_hdl, num, DEF_b__h18437, 8u);
	backing.DEF_b__h18437 = DEF_b__h18437;
      }
      ++num;
      if ((backing.DEF_def__h1137) != DEF_def__h1137)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h1137, 2u);
	backing.DEF_def__h1137 = DEF_def__h1137;
      }
      ++num;
      if ((backing.DEF_def__h1255) != DEF_def__h1255)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h1255, 2u);
	backing.DEF_def__h1255 = DEF_def__h1255;
      }
      ++num;
      if ((backing.DEF_def__h13217) != DEF_def__h13217)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h13217, 2u);
	backing.DEF_def__h13217 = DEF_def__h13217;
      }
      ++num;
      if ((backing.DEF_def__h13335) != DEF_def__h13335)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h13335, 2u);
	backing.DEF_def__h13335 = DEF_def__h13335;
      }
      ++num;
      if ((backing.DEF_def__h19816) != DEF_def__h19816)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h19816, 8u);
	backing.DEF_def__h19816 = DEF_def__h19816;
      }
      ++num;
      if ((backing.DEF_def__h20125) != DEF_def__h20125)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h20125, 2u);
	backing.DEF_def__h20125 = DEF_def__h20125;
      }
      ++num;
      if ((backing.DEF_def__h20300) != DEF_def__h20300)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h20300, 2u);
	backing.DEF_def__h20300 = DEF_def__h20300;
      }
      ++num;
      if ((backing.DEF_def__h20858) != DEF_def__h20858)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h20858, 2u);
	backing.DEF_def__h20858 = DEF_def__h20858;
      }
      ++num;
      if ((backing.DEF_def__h2234) != DEF_def__h2234)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h2234, 2u);
	backing.DEF_def__h2234 = DEF_def__h2234;
      }
      ++num;
      if ((backing.DEF_def__h2352) != DEF_def__h2352)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h2352, 2u);
	backing.DEF_def__h2352 = DEF_def__h2352;
      }
      ++num;
      if ((backing.DEF_def__h8029) != DEF_def__h8029)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h8029, 8u);
	backing.DEF_def__h8029 = DEF_def__h8029;
      }
      ++num;
      if ((backing.DEF_fifo_deqP_virtual_reg_1_read____d206) != DEF_fifo_deqP_virtual_reg_1_read____d206)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_deqP_virtual_reg_1_read____d206, 1u);
	backing.DEF_fifo_deqP_virtual_reg_1_read____d206 = DEF_fifo_deqP_virtual_reg_1_read____d206;
      }
      ++num;
      if ((backing.DEF_fifo_deqP_virtual_reg_2_read____d205) != DEF_fifo_deqP_virtual_reg_2_read____d205)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_deqP_virtual_reg_2_read____d205, 1u);
	backing.DEF_fifo_deqP_virtual_reg_2_read____d205 = DEF_fifo_deqP_virtual_reg_2_read____d205;
      }
      ++num;
      if ((backing.DEF_fifo_empty_ehrReg__h3485) != DEF_fifo_empty_ehrReg__h3485)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_empty_ehrReg__h3485, 1u);
	backing.DEF_fifo_empty_ehrReg__h3485 = DEF_fifo_empty_ehrReg__h3485;
      }
      ++num;
      if ((backing.DEF_fifo_empty_virtual_reg_0_read____d223) != DEF_fifo_empty_virtual_reg_0_read____d223)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_empty_virtual_reg_0_read____d223, 1u);
	backing.DEF_fifo_empty_virtual_reg_0_read____d223 = DEF_fifo_empty_virtual_reg_0_read____d223;
      }
      ++num;
      if ((backing.DEF_fifo_empty_virtual_reg_1_read____d222) != DEF_fifo_empty_virtual_reg_1_read____d222)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_empty_virtual_reg_1_read____d222, 1u);
	backing.DEF_fifo_empty_virtual_reg_1_read____d222 = DEF_fifo_empty_virtual_reg_1_read____d222;
      }
      ++num;
      if ((backing.DEF_fifo_empty_virtual_reg_2_read__21_OR_fifo_empt_ETC___d227) != DEF_fifo_empty_virtual_reg_2_read__21_OR_fifo_empt_ETC___d227)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_empty_virtual_reg_2_read__21_OR_fifo_empt_ETC___d227, 1u);
	backing.DEF_fifo_empty_virtual_reg_2_read__21_OR_fifo_empt_ETC___d227 = DEF_fifo_empty_virtual_reg_2_read__21_OR_fifo_empt_ETC___d227;
      }
      ++num;
      if ((backing.DEF_fifo_empty_virtual_reg_2_read____d221) != DEF_fifo_empty_virtual_reg_2_read____d221)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_empty_virtual_reg_2_read____d221, 1u);
	backing.DEF_fifo_empty_virtual_reg_2_read____d221 = DEF_fifo_empty_virtual_reg_2_read____d221;
      }
      ++num;
      if ((backing.DEF_fifo_enqP_virtual_reg_1_read____d193) != DEF_fifo_enqP_virtual_reg_1_read____d193)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_enqP_virtual_reg_1_read____d193, 1u);
	backing.DEF_fifo_enqP_virtual_reg_1_read____d193 = DEF_fifo_enqP_virtual_reg_1_read____d193;
      }
      ++num;
      if ((backing.DEF_fifo_enqP_virtual_reg_2_read____d192) != DEF_fifo_enqP_virtual_reg_2_read____d192)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_enqP_virtual_reg_2_read____d192, 1u);
	backing.DEF_fifo_enqP_virtual_reg_2_read____d192 = DEF_fifo_enqP_virtual_reg_2_read____d192;
      }
      ++num;
      if ((backing.DEF_fifo_full_ehrReg__h4601) != DEF_fifo_full_ehrReg__h4601)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_full_ehrReg__h4601, 1u);
	backing.DEF_fifo_full_ehrReg__h4601 = DEF_fifo_full_ehrReg__h4601;
      }
      ++num;
      if ((backing.DEF_fifo_full_virtual_reg_1_read____d175) != DEF_fifo_full_virtual_reg_1_read____d175)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_full_virtual_reg_1_read____d175, 1u);
	backing.DEF_fifo_full_virtual_reg_1_read____d175 = DEF_fifo_full_virtual_reg_1_read____d175;
      }
      ++num;
      if ((backing.DEF_fifo_full_virtual_reg_2_read__74_OR_fifo_full__ETC___d180) != DEF_fifo_full_virtual_reg_2_read__74_OR_fifo_full__ETC___d180)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_full_virtual_reg_2_read__74_OR_fifo_full__ETC___d180, 1u);
	backing.DEF_fifo_full_virtual_reg_2_read__74_OR_fifo_full__ETC___d180 = DEF_fifo_full_virtual_reg_2_read__74_OR_fifo_full__ETC___d180;
      }
      ++num;
      if ((backing.DEF_fifo_full_virtual_reg_2_read____d174) != DEF_fifo_full_virtual_reg_2_read____d174)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_full_virtual_reg_2_read____d174, 1u);
	backing.DEF_fifo_full_virtual_reg_2_read____d174 = DEF_fifo_full_virtual_reg_2_read____d174;
      }
      ++num;
      if ((backing.DEF_fifo_full_wires_0_wget____d36) != DEF_fifo_full_wires_0_wget____d36)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_full_wires_0_wget____d36, 1u);
	backing.DEF_fifo_full_wires_0_wget____d36 = DEF_fifo_full_wires_0_wget____d36;
      }
      ++num;
      if ((backing.DEF_fifo_full_wires_0_whas____d35) != DEF_fifo_full_wires_0_whas____d35)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_full_wires_0_whas____d35, 1u);
	backing.DEF_fifo_full_wires_0_whas____d35 = DEF_fifo_full_wires_0_whas____d35;
      }
      ++num;
      if ((backing.DEF_m_input_count_89_EQ_1024___d287) != DEF_m_input_count_89_EQ_1024___d287)
      {
	vcd_write_val(sim_hdl, num, DEF_m_input_count_89_EQ_1024___d287, 1u);
	backing.DEF_m_input_count_89_EQ_1024___d287 = DEF_m_input_count_89_EQ_1024___d287;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_elem_count_virtual_reg_1_read____d169) != DEF_m_ref_fifo_elem_count_virtual_reg_1_read____d169)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_elem_count_virtual_reg_1_read____d169, 1u);
	backing.DEF_m_ref_fifo_elem_count_virtual_reg_1_read____d169 = DEF_m_ref_fifo_elem_count_virtual_reg_1_read____d169;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_elem_count_virtual_reg_2_read____d168) != DEF_m_ref_fifo_elem_count_virtual_reg_2_read____d168)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_elem_count_virtual_reg_2_read____d168, 1u);
	backing.DEF_m_ref_fifo_elem_count_virtual_reg_2_read____d168 = DEF_m_ref_fifo_elem_count_virtual_reg_2_read____d168;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1_7_BIT_1___d101) != DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1_7_BIT_1___d101)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1_7_BIT_1___d101, 1u);
	backing.DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1_7_BIT_1___d101 = DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1_7_BIT_1___d101;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1___d57) != DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1___d57)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1___d57, 2u);
	backing.DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1___d57 = DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1___d57;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_3__h8953) != DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_3__h8953)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_3__h8953, 1u);
	backing.DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_3__h8953 = DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_3__h8953;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_4__h9782) != DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_4__h9782)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_4__h9782, 1u);
	backing.DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_4__h9782 = DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_4__h9782;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_7_BIT_8___d90) != DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_7_BIT_8___d90)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_7_BIT_8___d90, 1u);
	backing.DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_7_BIT_8___d90 = DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_7_BIT_8___d90;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg___d47) != DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg___d47)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg___d47, 9u);
	backing.DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg___d47 = DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg___d47;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_1__ETC___d98) != DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_1__ETC___d98)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_1__ETC___d98, 1u);
	backing.DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_1__ETC___d98 = DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_1__ETC___d98;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_read____d87) != DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_read____d87)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_read____d87, 1u);
	backing.DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_read____d87 = DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_read____d87;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_1__ETC___d97) != DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_1__ETC___d97)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_1__ETC___d97, 1u);
	backing.DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_1__ETC___d97 = DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_1__ETC___d97;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_read____d86) != DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_read____d86)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_read____d86, 1u);
	backing.DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_read____d86 = DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_read____d86;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget___ETC___d99) != DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget___ETC___d99)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget___ETC___d99, 1u);
	backing.DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget___ETC___d99 = DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget___ETC___d99;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget____d56) != DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget____d56)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget____d56, 2u);
	backing.DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget____d56 = DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget____d56;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_whas____d55) != DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_whas____d55)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_whas____d55, 1u);
	backing.DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_whas____d55 = DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_whas____d55;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget__6__ETC___d88) != DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget__6__ETC___d88)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget__6__ETC___d88, 1u);
	backing.DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget__6__ETC___d88 = DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget__6__ETC___d88;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget____d46) != DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget____d46)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget____d46, 9u);
	backing.DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget____d46 = DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget____d46;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas____d45) != DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas____d45)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas____d45, 1u);
	backing.DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas____d45 = DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas____d45;
      }
      ++num;
      if ((backing.DEF_n__read__h17654) != DEF_n__read__h17654)
      {
	vcd_write_val(sim_hdl, num, DEF_n__read__h17654, 2u);
	backing.DEF_n__read__h17654 = DEF_n__read__h17654;
      }
      ++num;
      if ((backing.DEF_n__read__h18687) != DEF_n__read__h18687)
      {
	vcd_write_val(sim_hdl, num, DEF_n__read__h18687, 2u);
	backing.DEF_n__read__h18687 = DEF_n__read__h18687;
      }
      ++num;
      if ((backing.DEF_n__read__h19297) != DEF_n__read__h19297)
      {
	vcd_write_val(sim_hdl, num, DEF_n__read__h19297, 2u);
	backing.DEF_n__read__h19297 = DEF_n__read__h19297;
      }
      ++num;
      if ((backing.DEF_v__h13791) != DEF_v__h13791)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h13791, 32u);
	backing.DEF_v__h13791 = DEF_v__h13791;
      }
      ++num;
      if ((backing.DEF_v__h13864) != DEF_v__h13864)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h13864, 2u);
	backing.DEF_v__h13864 = DEF_v__h13864;
      }
      ++num;
      if ((backing.DEF_v__h14167) != DEF_v__h14167)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h14167, 32u);
	backing.DEF_v__h14167 = DEF_v__h14167;
      }
      ++num;
      if ((backing.DEF_v__h14240) != DEF_v__h14240)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h14240, 2u);
	backing.DEF_v__h14240 = DEF_v__h14240;
      }
      ++num;
      if ((backing.DEF_v__h14541) != DEF_v__h14541)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h14541, 32u);
	backing.DEF_v__h14541 = DEF_v__h14541;
      }
      ++num;
      if ((backing.DEF_v__h14614) != DEF_v__h14614)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h14614, 4u);
	backing.DEF_v__h14614 = DEF_v__h14614;
      }
      ++num;
      if ((backing.DEF_v__h14918) != DEF_v__h14918)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h14918, 32u);
	backing.DEF_v__h14918 = DEF_v__h14918;
      }
      ++num;
      if ((backing.DEF_v__h14991) != DEF_v__h14991)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h14991, 8u);
	backing.DEF_v__h14991 = DEF_v__h14991;
      }
      ++num;
      if ((backing.DEF_x__h19933) != DEF_x__h19933)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h19933, 32u);
	backing.DEF_x__h19933 = DEF_x__h19933;
      }
      ++num;
      if ((backing.DEF_x__h21258) != DEF_x__h21258)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h21258, 32u);
	backing.DEF_x__h21258 = DEF_x__h21258;
      }
      ++num;
      if ((backing.DEF_x__h21405) != DEF_x__h21405)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h21405, 32u);
	backing.DEF_x__h21405 = DEF_x__h21405;
      }
      ++num;
      if ((backing.DEF_x_first__h13434) != DEF_x_first__h13434)
      {
	vcd_write_val(sim_hdl, num, DEF_x_first__h13434, 8u);
	backing.DEF_x_first__h13434 = DEF_x_first__h13434;
      }
      ++num;
      if ((backing.DEF_x_wget__h12535) != DEF_x_wget__h12535)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h12535, 2u);
	backing.DEF_x_wget__h12535 = DEF_x_wget__h12535;
      }
      ++num;
      if ((backing.DEF_x_wget__h12584) != DEF_x_wget__h12584)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h12584, 2u);
	backing.DEF_x_wget__h12584 = DEF_x_wget__h12584;
      }
      ++num;
      if ((backing.DEF_x_wget__h13734) != DEF_x_wget__h13734)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h13734, 2u);
	backing.DEF_x_wget__h13734 = DEF_x_wget__h13734;
      }
      ++num;
      if ((backing.DEF_x_wget__h14110) != DEF_x_wget__h14110)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h14110, 2u);
	backing.DEF_x_wget__h14110 = DEF_x_wget__h14110;
      }
      ++num;
      if ((backing.DEF_x_wget__h14484) != DEF_x_wget__h14484)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h14484, 4u);
	backing.DEF_x_wget__h14484 = DEF_x_wget__h14484;
      }
      ++num;
      if ((backing.DEF_x_wget__h14861) != DEF_x_wget__h14861)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h14861, 8u);
	backing.DEF_x_wget__h14861 = DEF_x_wget__h14861;
      }
      ++num;
      if ((backing.DEF_x_wget__h1552) != DEF_x_wget__h1552)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h1552, 2u);
	backing.DEF_x_wget__h1552 = DEF_x_wget__h1552;
      }
      ++num;
      if ((backing.DEF_x_wget__h1601) != DEF_x_wget__h1601)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h1601, 2u);
	backing.DEF_x_wget__h1601 = DEF_x_wget__h1601;
      }
      ++num;
      if ((backing.DEF_x_wget__h452) != DEF_x_wget__h452)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h452, 2u);
	backing.DEF_x_wget__h452 = DEF_x_wget__h452;
      }
      ++num;
      if ((backing.DEF_x_wget__h501) != DEF_x_wget__h501)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h501, 2u);
	backing.DEF_x_wget__h501 = DEF_x_wget__h501;
      }
      ++num;
      if ((backing.DEF_x_wget__h7541) != DEF_x_wget__h7541)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h7541, 8u);
	backing.DEF_x_wget__h7541 = DEF_x_wget__h7541;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_fifo_deqP_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_fifo_deqP_canonicalize = DEF_CAN_FIRE_RL_fifo_deqP_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_fifo_empty_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_fifo_empty_canonicalize = DEF_CAN_FIRE_RL_fifo_empty_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_fifo_enqP_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_fifo_enqP_canonicalize = DEF_CAN_FIRE_RL_fifo_enqP_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_fifo_full_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_fifo_full_canonicalize = DEF_CAN_FIRE_RL_fifo_full_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_check_fifos_first, 1u);
      backing.DEF_CAN_FIRE_RL_m_check_fifos_first = DEF_CAN_FIRE_RL_m_check_fifos_first;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_check_fifos_not_empty, 1u);
      backing.DEF_CAN_FIRE_RL_m_check_fifos_not_empty = DEF_CAN_FIRE_RL_m_check_fifos_not_empty;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_check_fifos_not_full, 1u);
      backing.DEF_CAN_FIRE_RL_m_check_fifos_not_full = DEF_CAN_FIRE_RL_m_check_fifos_not_full;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_check_outputs, 1u);
      backing.DEF_CAN_FIRE_RL_m_check_outputs = DEF_CAN_FIRE_RL_m_check_outputs;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_cycle_inc, 1u);
      backing.DEF_CAN_FIRE_RL_m_cycle_inc = DEF_CAN_FIRE_RL_m_cycle_inc;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_cycle_print, 1u);
      backing.DEF_CAN_FIRE_RL_m_cycle_print = DEF_CAN_FIRE_RL_m_cycle_print;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_feed_inputs, 1u);
      backing.DEF_CAN_FIRE_RL_m_feed_inputs = DEF_CAN_FIRE_RL_m_feed_inputs;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_init, 1u);
      backing.DEF_CAN_FIRE_RL_m_init = DEF_CAN_FIRE_RL_m_init;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_maybe_clear, 1u);
      backing.DEF_CAN_FIRE_RL_m_maybe_clear = DEF_CAN_FIRE_RL_m_maybe_clear;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomA_every, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomA_every = DEF_CAN_FIRE_RL_m_randomA_every;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomA_every_1, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomA_every_1 = DEF_CAN_FIRE_RL_m_randomA_every_1;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomB_every, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomB_every = DEF_CAN_FIRE_RL_m_randomB_every;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomB_every_1, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomB_every_1 = DEF_CAN_FIRE_RL_m_randomB_every_1;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomC_every, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomC_every = DEF_CAN_FIRE_RL_m_randomC_every;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomC_every_1, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomC_every_1 = DEF_CAN_FIRE_RL_m_randomC_every_1;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomData_every, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomData_every = DEF_CAN_FIRE_RL_m_randomData_every;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomData_every_1, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomData_every_1 = DEF_CAN_FIRE_RL_m_randomData_every_1;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_elem_count_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_elem_count_canonicalize = DEF_CAN_FIRE_RL_m_ref_fifo_elem_count_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize = DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1 = DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2 = DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3 = DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4 = DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize = DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize;
      vcd_write_val(sim_hdl,
		    num++,
		    DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one,
		    1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one = DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one;
      vcd_write_val(sim_hdl,
		    num++,
		    DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two,
		    1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two = DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_stop_tb, 1u);
      backing.DEF_CAN_FIRE_RL_m_stop_tb = DEF_CAN_FIRE_RL_m_stop_tb;
      vcd_write_val(sim_hdl, num++, DEF_IF_fifo_empty_wires_0_whas__5_THEN_fifo_empty__ETC___d28, 1u);
      backing.DEF_IF_fifo_empty_wires_0_whas__5_THEN_fifo_empty__ETC___d28 = DEF_IF_fifo_empty_wires_0_whas__5_THEN_fifo_empty__ETC___d28;
      vcd_write_val(sim_hdl, num++, DEF_IF_fifo_empty_wires_1_whas__3_THEN_fifo_empty__ETC___d29, 1u);
      backing.DEF_IF_fifo_empty_wires_1_whas__3_THEN_fifo_empty__ETC___d29 = DEF_IF_fifo_empty_wires_1_whas__3_THEN_fifo_empty__ETC___d29;
      vcd_write_val(sim_hdl, num++, DEF_IF_fifo_full_wires_0_whas__5_THEN_fifo_full_wi_ETC___d38, 1u);
      backing.DEF_IF_fifo_full_wires_0_whas__5_THEN_fifo_full_wi_ETC___d38 = DEF_IF_fifo_full_wires_0_whas__5_THEN_fifo_full_wi_ETC___d38;
      vcd_write_val(sim_hdl, num++, DEF_IF_fifo_full_wires_1_whas__3_THEN_fifo_full_wi_ETC___d39, 1u);
      backing.DEF_IF_fifo_full_wires_1_whas__3_THEN_fifo_full_wi_ETC___d39 = DEF_IF_fifo_full_wires_1_whas__3_THEN_fifo_full_wi_ETC___d39;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_randomA_zaz_whas__41_THEN_m_randomA_zaz_w_ETC___d167, 1u);
      backing.DEF_IF_m_randomA_zaz_whas__41_THEN_m_randomA_zaz_w_ETC___d167 = DEF_IF_m_randomA_zaz_whas__41_THEN_m_randomA_zaz_w_ETC___d167;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_randomB_zaz_whas__48_THEN_m_randomB_zaz_w_ETC___d214, 1u);
      backing.DEF_IF_m_randomB_zaz_whas__48_THEN_m_randomB_zaz_w_ETC___d214 = DEF_IF_m_randomB_zaz_whas__48_THEN_m_randomB_zaz_w_ETC___d214;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_ref_fifo_elem_count_virtual_reg_2_read__6_ETC___d219, 1u);
      backing.DEF_IF_m_ref_fifo_elem_count_virtual_reg_2_read__6_ETC___d219 = DEF_IF_m_ref_fifo_elem_count_virtual_reg_2_read__6_ETC___d219;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wha_ETC___d58, 2u);
      backing.DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wha_ETC___d58 = DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wha_ETC___d58;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_3_wha_ETC___d73, 1u);
      backing.DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_3_wha_ETC___d73 = DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_3_wha_ETC___d73;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_4_wha_ETC___d80, 1u);
      backing.DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_4_wha_ETC___d80 = DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_4_wha_ETC___d80;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas__ETC___d48, 9u);
      backing.DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas__ETC___d48 = DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas__ETC___d48;
      vcd_write_val(sim_hdl, num++, DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d173, 1u);
      backing.DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d173 = DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d173;
      vcd_write_val(sim_hdl, num++, DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d220, 1u);
      backing.DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d220 = DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d220;
      vcd_write_val(sim_hdl, num++, DEF_NOT_fifo_empty_virtual_reg_2_read__21_74_AND_N_ETC___d279, 1u);
      backing.DEF_NOT_fifo_empty_virtual_reg_2_read__21_74_AND_N_ETC___d279 = DEF_NOT_fifo_empty_virtual_reg_2_read__21_74_AND_N_ETC___d279;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_fifo_deqP_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_fifo_deqP_canonicalize = DEF_WILL_FIRE_RL_fifo_deqP_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_fifo_empty_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_fifo_empty_canonicalize = DEF_WILL_FIRE_RL_fifo_empty_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_fifo_enqP_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_fifo_enqP_canonicalize = DEF_WILL_FIRE_RL_fifo_enqP_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_fifo_full_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_fifo_full_canonicalize = DEF_WILL_FIRE_RL_fifo_full_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_check_fifos_first, 1u);
      backing.DEF_WILL_FIRE_RL_m_check_fifos_first = DEF_WILL_FIRE_RL_m_check_fifos_first;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_check_fifos_not_empty, 1u);
      backing.DEF_WILL_FIRE_RL_m_check_fifos_not_empty = DEF_WILL_FIRE_RL_m_check_fifos_not_empty;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_check_fifos_not_full, 1u);
      backing.DEF_WILL_FIRE_RL_m_check_fifos_not_full = DEF_WILL_FIRE_RL_m_check_fifos_not_full;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_check_outputs, 1u);
      backing.DEF_WILL_FIRE_RL_m_check_outputs = DEF_WILL_FIRE_RL_m_check_outputs;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_cycle_inc, 1u);
      backing.DEF_WILL_FIRE_RL_m_cycle_inc = DEF_WILL_FIRE_RL_m_cycle_inc;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_cycle_print, 1u);
      backing.DEF_WILL_FIRE_RL_m_cycle_print = DEF_WILL_FIRE_RL_m_cycle_print;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_feed_inputs, 1u);
      backing.DEF_WILL_FIRE_RL_m_feed_inputs = DEF_WILL_FIRE_RL_m_feed_inputs;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_init, 1u);
      backing.DEF_WILL_FIRE_RL_m_init = DEF_WILL_FIRE_RL_m_init;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_maybe_clear, 1u);
      backing.DEF_WILL_FIRE_RL_m_maybe_clear = DEF_WILL_FIRE_RL_m_maybe_clear;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomA_every, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomA_every = DEF_WILL_FIRE_RL_m_randomA_every;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomA_every_1, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomA_every_1 = DEF_WILL_FIRE_RL_m_randomA_every_1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomB_every, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomB_every = DEF_WILL_FIRE_RL_m_randomB_every;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomB_every_1, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomB_every_1 = DEF_WILL_FIRE_RL_m_randomB_every_1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomC_every, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomC_every = DEF_WILL_FIRE_RL_m_randomC_every;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomC_every_1, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomC_every_1 = DEF_WILL_FIRE_RL_m_randomC_every_1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomData_every, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomData_every = DEF_WILL_FIRE_RL_m_randomData_every;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomData_every_1, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomData_every_1 = DEF_WILL_FIRE_RL_m_randomData_every_1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_elem_count_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_elem_count_canonicalize = DEF_WILL_FIRE_RL_m_ref_fifo_elem_count_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize = DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1 = DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2 = DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3 = DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4 = DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize = DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize;
      vcd_write_val(sim_hdl,
		    num++,
		    DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one,
		    1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one = DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one;
      vcd_write_val(sim_hdl,
		    num++,
		    DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two,
		    1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two = DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_stop_tb, 1u);
      backing.DEF_WILL_FIRE_RL_m_stop_tb = DEF_WILL_FIRE_RL_m_stop_tb;
      vcd_write_val(sim_hdl, num++, DEF__read__h174, 8u);
      backing.DEF__read__h174 = DEF__read__h174;
      vcd_write_val(sim_hdl, num++, DEF__read__h200, 8u);
      backing.DEF__read__h200 = DEF__read__h200;
      vcd_write_val(sim_hdl, num++, DEF__read__h226, 8u);
      backing.DEF__read__h226 = DEF__read__h226;
      vcd_write_val(sim_hdl, num++, DEF_b__h18437, 8u);
      backing.DEF_b__h18437 = DEF_b__h18437;
      vcd_write_val(sim_hdl, num++, DEF_def__h1137, 2u);
      backing.DEF_def__h1137 = DEF_def__h1137;
      vcd_write_val(sim_hdl, num++, DEF_def__h1255, 2u);
      backing.DEF_def__h1255 = DEF_def__h1255;
      vcd_write_val(sim_hdl, num++, DEF_def__h13217, 2u);
      backing.DEF_def__h13217 = DEF_def__h13217;
      vcd_write_val(sim_hdl, num++, DEF_def__h13335, 2u);
      backing.DEF_def__h13335 = DEF_def__h13335;
      vcd_write_val(sim_hdl, num++, DEF_def__h19816, 8u);
      backing.DEF_def__h19816 = DEF_def__h19816;
      vcd_write_val(sim_hdl, num++, DEF_def__h20125, 2u);
      backing.DEF_def__h20125 = DEF_def__h20125;
      vcd_write_val(sim_hdl, num++, DEF_def__h20300, 2u);
      backing.DEF_def__h20300 = DEF_def__h20300;
      vcd_write_val(sim_hdl, num++, DEF_def__h20858, 2u);
      backing.DEF_def__h20858 = DEF_def__h20858;
      vcd_write_val(sim_hdl, num++, DEF_def__h2234, 2u);
      backing.DEF_def__h2234 = DEF_def__h2234;
      vcd_write_val(sim_hdl, num++, DEF_def__h2352, 2u);
      backing.DEF_def__h2352 = DEF_def__h2352;
      vcd_write_val(sim_hdl, num++, DEF_def__h8029, 8u);
      backing.DEF_def__h8029 = DEF_def__h8029;
      vcd_write_val(sim_hdl, num++, DEF_fifo_deqP_virtual_reg_1_read____d206, 1u);
      backing.DEF_fifo_deqP_virtual_reg_1_read____d206 = DEF_fifo_deqP_virtual_reg_1_read____d206;
      vcd_write_val(sim_hdl, num++, DEF_fifo_deqP_virtual_reg_2_read____d205, 1u);
      backing.DEF_fifo_deqP_virtual_reg_2_read____d205 = DEF_fifo_deqP_virtual_reg_2_read____d205;
      vcd_write_val(sim_hdl, num++, DEF_fifo_empty_ehrReg__h3485, 1u);
      backing.DEF_fifo_empty_ehrReg__h3485 = DEF_fifo_empty_ehrReg__h3485;
      vcd_write_val(sim_hdl, num++, DEF_fifo_empty_virtual_reg_0_read____d223, 1u);
      backing.DEF_fifo_empty_virtual_reg_0_read____d223 = DEF_fifo_empty_virtual_reg_0_read____d223;
      vcd_write_val(sim_hdl, num++, DEF_fifo_empty_virtual_reg_1_read____d222, 1u);
      backing.DEF_fifo_empty_virtual_reg_1_read____d222 = DEF_fifo_empty_virtual_reg_1_read____d222;
      vcd_write_val(sim_hdl, num++, DEF_fifo_empty_virtual_reg_2_read__21_OR_fifo_empt_ETC___d227, 1u);
      backing.DEF_fifo_empty_virtual_reg_2_read__21_OR_fifo_empt_ETC___d227 = DEF_fifo_empty_virtual_reg_2_read__21_OR_fifo_empt_ETC___d227;
      vcd_write_val(sim_hdl, num++, DEF_fifo_empty_virtual_reg_2_read____d221, 1u);
      backing.DEF_fifo_empty_virtual_reg_2_read____d221 = DEF_fifo_empty_virtual_reg_2_read____d221;
      vcd_write_val(sim_hdl, num++, DEF_fifo_enqP_virtual_reg_1_read____d193, 1u);
      backing.DEF_fifo_enqP_virtual_reg_1_read____d193 = DEF_fifo_enqP_virtual_reg_1_read____d193;
      vcd_write_val(sim_hdl, num++, DEF_fifo_enqP_virtual_reg_2_read____d192, 1u);
      backing.DEF_fifo_enqP_virtual_reg_2_read____d192 = DEF_fifo_enqP_virtual_reg_2_read____d192;
      vcd_write_val(sim_hdl, num++, DEF_fifo_full_ehrReg__h4601, 1u);
      backing.DEF_fifo_full_ehrReg__h4601 = DEF_fifo_full_ehrReg__h4601;
      vcd_write_val(sim_hdl, num++, DEF_fifo_full_virtual_reg_1_read____d175, 1u);
      backing.DEF_fifo_full_virtual_reg_1_read____d175 = DEF_fifo_full_virtual_reg_1_read____d175;
      vcd_write_val(sim_hdl, num++, DEF_fifo_full_virtual_reg_2_read__74_OR_fifo_full__ETC___d180, 1u);
      backing.DEF_fifo_full_virtual_reg_2_read__74_OR_fifo_full__ETC___d180 = DEF_fifo_full_virtual_reg_2_read__74_OR_fifo_full__ETC___d180;
      vcd_write_val(sim_hdl, num++, DEF_fifo_full_virtual_reg_2_read____d174, 1u);
      backing.DEF_fifo_full_virtual_reg_2_read____d174 = DEF_fifo_full_virtual_reg_2_read____d174;
      vcd_write_val(sim_hdl, num++, DEF_fifo_full_wires_0_wget____d36, 1u);
      backing.DEF_fifo_full_wires_0_wget____d36 = DEF_fifo_full_wires_0_wget____d36;
      vcd_write_val(sim_hdl, num++, DEF_fifo_full_wires_0_whas____d35, 1u);
      backing.DEF_fifo_full_wires_0_whas____d35 = DEF_fifo_full_wires_0_whas____d35;
      vcd_write_val(sim_hdl, num++, DEF_m_input_count_89_EQ_1024___d287, 1u);
      backing.DEF_m_input_count_89_EQ_1024___d287 = DEF_m_input_count_89_EQ_1024___d287;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_elem_count_virtual_reg_1_read____d169, 1u);
      backing.DEF_m_ref_fifo_elem_count_virtual_reg_1_read____d169 = DEF_m_ref_fifo_elem_count_virtual_reg_1_read____d169;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_elem_count_virtual_reg_2_read____d168, 1u);
      backing.DEF_m_ref_fifo_elem_count_virtual_reg_2_read____d168 = DEF_m_ref_fifo_elem_count_virtual_reg_2_read____d168;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1_7_BIT_1___d101, 1u);
      backing.DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1_7_BIT_1___d101 = DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1_7_BIT_1___d101;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1___d57, 2u);
      backing.DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1___d57 = DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1___d57;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_3__h8953, 1u);
      backing.DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_3__h8953 = DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_3__h8953;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_4__h9782, 1u);
      backing.DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_4__h9782 = DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_4__h9782;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_7_BIT_8___d90, 1u);
      backing.DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_7_BIT_8___d90 = DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_7_BIT_8___d90;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg___d47, 9u);
      backing.DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg___d47 = DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg___d47;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_1__ETC___d98, 1u);
      backing.DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_1__ETC___d98 = DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_1__ETC___d98;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_read____d87, 1u);
      backing.DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_read____d87 = DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_read____d87;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_1__ETC___d97, 1u);
      backing.DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_1__ETC___d97 = DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_1__ETC___d97;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_read____d86, 1u);
      backing.DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_read____d86 = DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_read____d86;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget___ETC___d99, 1u);
      backing.DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget___ETC___d99 = DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget___ETC___d99;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget____d56, 2u);
      backing.DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget____d56 = DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget____d56;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_whas____d55, 1u);
      backing.DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_whas____d55 = DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_whas____d55;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget__6__ETC___d88, 1u);
      backing.DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget__6__ETC___d88 = DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget__6__ETC___d88;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget____d46, 9u);
      backing.DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget____d46 = DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget____d46;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas____d45, 1u);
      backing.DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas____d45 = DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas____d45;
      vcd_write_val(sim_hdl, num++, DEF_n__read__h17654, 2u);
      backing.DEF_n__read__h17654 = DEF_n__read__h17654;
      vcd_write_val(sim_hdl, num++, DEF_n__read__h18687, 2u);
      backing.DEF_n__read__h18687 = DEF_n__read__h18687;
      vcd_write_val(sim_hdl, num++, DEF_n__read__h19297, 2u);
      backing.DEF_n__read__h19297 = DEF_n__read__h19297;
      vcd_write_val(sim_hdl, num++, DEF_v__h13791, 32u);
      backing.DEF_v__h13791 = DEF_v__h13791;
      vcd_write_val(sim_hdl, num++, DEF_v__h13864, 2u);
      backing.DEF_v__h13864 = DEF_v__h13864;
      vcd_write_val(sim_hdl, num++, DEF_v__h14167, 32u);
      backing.DEF_v__h14167 = DEF_v__h14167;
      vcd_write_val(sim_hdl, num++, DEF_v__h14240, 2u);
      backing.DEF_v__h14240 = DEF_v__h14240;
      vcd_write_val(sim_hdl, num++, DEF_v__h14541, 32u);
      backing.DEF_v__h14541 = DEF_v__h14541;
      vcd_write_val(sim_hdl, num++, DEF_v__h14614, 4u);
      backing.DEF_v__h14614 = DEF_v__h14614;
      vcd_write_val(sim_hdl, num++, DEF_v__h14918, 32u);
      backing.DEF_v__h14918 = DEF_v__h14918;
      vcd_write_val(sim_hdl, num++, DEF_v__h14991, 8u);
      backing.DEF_v__h14991 = DEF_v__h14991;
      vcd_write_val(sim_hdl, num++, DEF_x__h19933, 32u);
      backing.DEF_x__h19933 = DEF_x__h19933;
      vcd_write_val(sim_hdl, num++, DEF_x__h21258, 32u);
      backing.DEF_x__h21258 = DEF_x__h21258;
      vcd_write_val(sim_hdl, num++, DEF_x__h21405, 32u);
      backing.DEF_x__h21405 = DEF_x__h21405;
      vcd_write_val(sim_hdl, num++, DEF_x_first__h13434, 8u);
      backing.DEF_x_first__h13434 = DEF_x_first__h13434;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h12535, 2u);
      backing.DEF_x_wget__h12535 = DEF_x_wget__h12535;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h12584, 2u);
      backing.DEF_x_wget__h12584 = DEF_x_wget__h12584;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h13734, 2u);
      backing.DEF_x_wget__h13734 = DEF_x_wget__h13734;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h14110, 2u);
      backing.DEF_x_wget__h14110 = DEF_x_wget__h14110;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h14484, 4u);
      backing.DEF_x_wget__h14484 = DEF_x_wget__h14484;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h14861, 8u);
      backing.DEF_x_wget__h14861 = DEF_x_wget__h14861;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h1552, 2u);
      backing.DEF_x_wget__h1552 = DEF_x_wget__h1552;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h1601, 2u);
      backing.DEF_x_wget__h1601 = DEF_x_wget__h1601;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h452, 2u);
      backing.DEF_x_wget__h452 = DEF_x_wget__h452;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h501, 2u);
      backing.DEF_x_wget__h501 = DEF_x_wget__h501;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h7541, 8u);
      backing.DEF_x_wget__h7541 = DEF_x_wget__h7541;
    }
}

void MOD_mkTbPipelineFunctional::vcd_prims(tVCDDumpType dt, MOD_mkTbPipelineFunctional &backing)
{
  INST_fifo_data_0.dump_VCD(dt, backing.INST_fifo_data_0);
  INST_fifo_data_1.dump_VCD(dt, backing.INST_fifo_data_1);
  INST_fifo_data_2.dump_VCD(dt, backing.INST_fifo_data_2);
  INST_fifo_deqP_ehrReg.dump_VCD(dt, backing.INST_fifo_deqP_ehrReg);
  INST_fifo_deqP_ignored_wires_0.dump_VCD(dt, backing.INST_fifo_deqP_ignored_wires_0);
  INST_fifo_deqP_ignored_wires_1.dump_VCD(dt, backing.INST_fifo_deqP_ignored_wires_1);
  INST_fifo_deqP_ignored_wires_2.dump_VCD(dt, backing.INST_fifo_deqP_ignored_wires_2);
  INST_fifo_deqP_virtual_reg_0.dump_VCD(dt, backing.INST_fifo_deqP_virtual_reg_0);
  INST_fifo_deqP_virtual_reg_1.dump_VCD(dt, backing.INST_fifo_deqP_virtual_reg_1);
  INST_fifo_deqP_virtual_reg_2.dump_VCD(dt, backing.INST_fifo_deqP_virtual_reg_2);
  INST_fifo_deqP_wires_0.dump_VCD(dt, backing.INST_fifo_deqP_wires_0);
  INST_fifo_deqP_wires_1.dump_VCD(dt, backing.INST_fifo_deqP_wires_1);
  INST_fifo_deqP_wires_2.dump_VCD(dt, backing.INST_fifo_deqP_wires_2);
  INST_fifo_empty_ehrReg.dump_VCD(dt, backing.INST_fifo_empty_ehrReg);
  INST_fifo_empty_ignored_wires_0.dump_VCD(dt, backing.INST_fifo_empty_ignored_wires_0);
  INST_fifo_empty_ignored_wires_1.dump_VCD(dt, backing.INST_fifo_empty_ignored_wires_1);
  INST_fifo_empty_ignored_wires_2.dump_VCD(dt, backing.INST_fifo_empty_ignored_wires_2);
  INST_fifo_empty_virtual_reg_0.dump_VCD(dt, backing.INST_fifo_empty_virtual_reg_0);
  INST_fifo_empty_virtual_reg_1.dump_VCD(dt, backing.INST_fifo_empty_virtual_reg_1);
  INST_fifo_empty_virtual_reg_2.dump_VCD(dt, backing.INST_fifo_empty_virtual_reg_2);
  INST_fifo_empty_wires_0.dump_VCD(dt, backing.INST_fifo_empty_wires_0);
  INST_fifo_empty_wires_1.dump_VCD(dt, backing.INST_fifo_empty_wires_1);
  INST_fifo_empty_wires_2.dump_VCD(dt, backing.INST_fifo_empty_wires_2);
  INST_fifo_enqP_ehrReg.dump_VCD(dt, backing.INST_fifo_enqP_ehrReg);
  INST_fifo_enqP_ignored_wires_0.dump_VCD(dt, backing.INST_fifo_enqP_ignored_wires_0);
  INST_fifo_enqP_ignored_wires_1.dump_VCD(dt, backing.INST_fifo_enqP_ignored_wires_1);
  INST_fifo_enqP_ignored_wires_2.dump_VCD(dt, backing.INST_fifo_enqP_ignored_wires_2);
  INST_fifo_enqP_virtual_reg_0.dump_VCD(dt, backing.INST_fifo_enqP_virtual_reg_0);
  INST_fifo_enqP_virtual_reg_1.dump_VCD(dt, backing.INST_fifo_enqP_virtual_reg_1);
  INST_fifo_enqP_virtual_reg_2.dump_VCD(dt, backing.INST_fifo_enqP_virtual_reg_2);
  INST_fifo_enqP_wires_0.dump_VCD(dt, backing.INST_fifo_enqP_wires_0);
  INST_fifo_enqP_wires_1.dump_VCD(dt, backing.INST_fifo_enqP_wires_1);
  INST_fifo_enqP_wires_2.dump_VCD(dt, backing.INST_fifo_enqP_wires_2);
  INST_fifo_full_ehrReg.dump_VCD(dt, backing.INST_fifo_full_ehrReg);
  INST_fifo_full_ignored_wires_0.dump_VCD(dt, backing.INST_fifo_full_ignored_wires_0);
  INST_fifo_full_ignored_wires_1.dump_VCD(dt, backing.INST_fifo_full_ignored_wires_1);
  INST_fifo_full_ignored_wires_2.dump_VCD(dt, backing.INST_fifo_full_ignored_wires_2);
  INST_fifo_full_virtual_reg_0.dump_VCD(dt, backing.INST_fifo_full_virtual_reg_0);
  INST_fifo_full_virtual_reg_1.dump_VCD(dt, backing.INST_fifo_full_virtual_reg_1);
  INST_fifo_full_virtual_reg_2.dump_VCD(dt, backing.INST_fifo_full_virtual_reg_2);
  INST_fifo_full_wires_0.dump_VCD(dt, backing.INST_fifo_full_wires_0);
  INST_fifo_full_wires_1.dump_VCD(dt, backing.INST_fifo_full_wires_1);
  INST_fifo_full_wires_2.dump_VCD(dt, backing.INST_fifo_full_wires_2);
  INST_m_cycle.dump_VCD(dt, backing.INST_m_cycle);
  INST_m_input_count.dump_VCD(dt, backing.INST_m_input_count);
  INST_m_output_count.dump_VCD(dt, backing.INST_m_output_count);
  INST_m_randomA_ignore.dump_VCD(dt, backing.INST_m_randomA_ignore);
  INST_m_randomA_initialized.dump_VCD(dt, backing.INST_m_randomA_initialized);
  INST_m_randomA_zaz.dump_VCD(dt, backing.INST_m_randomA_zaz);
  INST_m_randomB_ignore.dump_VCD(dt, backing.INST_m_randomB_ignore);
  INST_m_randomB_initialized.dump_VCD(dt, backing.INST_m_randomB_initialized);
  INST_m_randomB_zaz.dump_VCD(dt, backing.INST_m_randomB_zaz);
  INST_m_randomC_ignore.dump_VCD(dt, backing.INST_m_randomC_ignore);
  INST_m_randomC_initialized.dump_VCD(dt, backing.INST_m_randomC_initialized);
  INST_m_randomC_zaz.dump_VCD(dt, backing.INST_m_randomC_zaz);
  INST_m_randomData_ignore.dump_VCD(dt, backing.INST_m_randomData_ignore);
  INST_m_randomData_initialized.dump_VCD(dt, backing.INST_m_randomData_initialized);
  INST_m_randomData_zaz.dump_VCD(dt, backing.INST_m_randomData_zaz);
  INST_m_ref_fifo_elem_count_ehrReg.dump_VCD(dt, backing.INST_m_ref_fifo_elem_count_ehrReg);
  INST_m_ref_fifo_elem_count_ignored_wires_0.dump_VCD(dt,
						      backing.INST_m_ref_fifo_elem_count_ignored_wires_0);
  INST_m_ref_fifo_elem_count_ignored_wires_1.dump_VCD(dt,
						      backing.INST_m_ref_fifo_elem_count_ignored_wires_1);
  INST_m_ref_fifo_elem_count_ignored_wires_2.dump_VCD(dt,
						      backing.INST_m_ref_fifo_elem_count_ignored_wires_2);
  INST_m_ref_fifo_elem_count_virtual_reg_0.dump_VCD(dt,
						    backing.INST_m_ref_fifo_elem_count_virtual_reg_0);
  INST_m_ref_fifo_elem_count_virtual_reg_1.dump_VCD(dt,
						    backing.INST_m_ref_fifo_elem_count_virtual_reg_1);
  INST_m_ref_fifo_elem_count_virtual_reg_2.dump_VCD(dt,
						    backing.INST_m_ref_fifo_elem_count_virtual_reg_2);
  INST_m_ref_fifo_elem_count_wires_0.dump_VCD(dt, backing.INST_m_ref_fifo_elem_count_wires_0);
  INST_m_ref_fifo_elem_count_wires_1.dump_VCD(dt, backing.INST_m_ref_fifo_elem_count_wires_1);
  INST_m_ref_fifo_elem_count_wires_2.dump_VCD(dt, backing.INST_m_ref_fifo_elem_count_wires_2);
  INST_m_ref_fifo_fake_pipeline_fifo_ehrReg.dump_VCD(dt,
						     backing.INST_m_ref_fifo_fake_pipeline_fifo_ehrReg);
  INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_1.dump_VCD(dt,
						       backing.INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_1);
  INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_2.dump_VCD(dt,
						       backing.INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_2);
  INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_3.dump_VCD(dt,
						       backing.INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_3);
  INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_4.dump_VCD(dt,
						       backing.INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_4);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0.dump_VCD(dt,
							      backing.INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_1.dump_VCD(dt,
								backing.INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_1);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_2.dump_VCD(dt,
								backing.INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_2);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_3.dump_VCD(dt,
								backing.INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_3);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_4.dump_VCD(dt,
								backing.INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_4);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1.dump_VCD(dt,
							      backing.INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_1.dump_VCD(dt,
								backing.INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_1);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_2.dump_VCD(dt,
								backing.INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_2);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_3.dump_VCD(dt,
								backing.INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_3);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_4.dump_VCD(dt,
								backing.INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_4);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_2.dump_VCD(dt,
							      backing.INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_2);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_2_1.dump_VCD(dt,
								backing.INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_2_1);
  INST_m_ref_fifo_fake_pipeline_fifo_ref_noncf_fifo.dump_VCD(dt,
							     backing.INST_m_ref_fifo_fake_pipeline_fifo_ref_noncf_fifo);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0.dump_VCD(dt,
							    backing.INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_1.dump_VCD(dt,
							      backing.INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_1);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_2.dump_VCD(dt,
							      backing.INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_2);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_3.dump_VCD(dt,
							      backing.INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_3);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_4.dump_VCD(dt,
							      backing.INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_4);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1.dump_VCD(dt,
							    backing.INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_1.dump_VCD(dt,
							      backing.INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_1);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_2.dump_VCD(dt,
							      backing.INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_2);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_3.dump_VCD(dt,
							      backing.INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_3);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_4.dump_VCD(dt,
							      backing.INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_4);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2.dump_VCD(dt,
							    backing.INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_1.dump_VCD(dt,
							      backing.INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_1);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_0.dump_VCD(dt,
						      backing.INST_m_ref_fifo_fake_pipeline_fifo_wires_0);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_0_1.dump_VCD(dt,
							backing.INST_m_ref_fifo_fake_pipeline_fifo_wires_0_1);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_0_2.dump_VCD(dt,
							backing.INST_m_ref_fifo_fake_pipeline_fifo_wires_0_2);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_0_3.dump_VCD(dt,
							backing.INST_m_ref_fifo_fake_pipeline_fifo_wires_0_3);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_0_4.dump_VCD(dt,
							backing.INST_m_ref_fifo_fake_pipeline_fifo_wires_0_4);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_1.dump_VCD(dt,
						      backing.INST_m_ref_fifo_fake_pipeline_fifo_wires_1);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_1_1.dump_VCD(dt,
							backing.INST_m_ref_fifo_fake_pipeline_fifo_wires_1_1);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_1_2.dump_VCD(dt,
							backing.INST_m_ref_fifo_fake_pipeline_fifo_wires_1_2);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_1_3.dump_VCD(dt,
							backing.INST_m_ref_fifo_fake_pipeline_fifo_wires_1_3);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_1_4.dump_VCD(dt,
							backing.INST_m_ref_fifo_fake_pipeline_fifo_wires_1_4);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_2.dump_VCD(dt,
						      backing.INST_m_ref_fifo_fake_pipeline_fifo_wires_2);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_2_1.dump_VCD(dt,
							backing.INST_m_ref_fifo_fake_pipeline_fifo_wires_2_1);
}
