{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1465395773279 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465395773282 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 08 16:22:52 2016 " "Processing started: Wed Jun 08 16:22:52 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465395773282 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1465395773282 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1465395773282 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1465395774327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb/wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb/wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WB-rtl " "Found design unit 1: WB-rtl" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465395777136 ""} { "Info" "ISGN_ENTITY_NAME" "1 WB " "Found entity 1: WB" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465395777136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465395777136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Regfile-rtl " "Found design unit 1: Regfile-rtl" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Regfile/Regfile.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465395777171 ""} { "Info" "ISGN_ENTITY_NAME" "1 Regfile " "Found entity 1: Regfile" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Regfile/Regfile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465395777171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465395777171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM-rtl " "Found design unit 1: MEM-rtl" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465395777217 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465395777217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465395777217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructioncache/instructioncache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructioncache/instructioncache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstrCache-ins_cache_impl " "Found design unit 1: InstrCache-ins_cache_impl" {  } { { "InstructionCache/InstructionCache.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/InstructionCache/InstructionCache.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465395777258 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstrCache " "Found entity 1: InstrCache" {  } { { "InstructionCache/InstructionCache.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/InstructionCache/InstructionCache.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465395777258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465395777258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrconst/instrcosnt.vhd 2 0 " "Found 2 design units, including 0 entities, in source file instrconst/instrcosnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instrSet " "Found design unit 1: instrSet" {  } { { "InstrConst/InstrCosnt.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/InstrConst/InstrCosnt.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465395777280 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 instrSet-body " "Found design unit 2: instrSet-body" {  } { { "InstrConst/InstrCosnt.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/InstrConst/InstrCosnt.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465395777280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465395777280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_decode/if_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_decode/if_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 if_decode-rtl " "Found design unit 1: if_decode-rtl" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/if_decode/if_decode.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465395777340 ""} { "Info" "ISGN_ENTITY_NAME" "1 if_decode " "Found entity 1: if_decode" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/if_decode/if_decode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465395777340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465395777340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if/if.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if/if.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 if_jedinica-impl " "Found design unit 1: if_jedinica-impl" {  } { { "IF/if.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/IF/if.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465395777364 ""} { "Info" "ISGN_ENTITY_NAME" "1 if_jedinica " "Found entity 1: if_jedinica" {  } { { "IF/if.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/IF/if.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465395777364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465395777364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex/ex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex/ex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Exe-rtl " "Found design unit 1: Exe-rtl" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/EX/EX.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465395777383 ""} { "Info" "ISGN_ENTITY_NAME" "1 Exe " "Found entity 1: Exe" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/EX/EX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465395777383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465395777383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode/decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode/decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decode-impl " "Found design unit 1: Decode-impl" {  } { { "Decode/Decode.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Decode/Decode.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465395777442 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "Decode/Decode.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Decode/Decode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465395777442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465395777442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datacache/datacache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datacache/datacache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataCache-rtl " "Found design unit 1: DataCache-rtl" {  } { { "DataCache/DataCache.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/DataCache/DataCache.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465395777465 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataCache " "Found entity 1: DataCache" {  } { { "DataCache/DataCache.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/DataCache/DataCache.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465395777465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465395777465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forward/forward.vhd 2 1 " "Found 2 design units, including 1 entities, in source file forward/forward.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Forward-rtl " "Found design unit 1: Forward-rtl" {  } { { "Forward/forward.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Forward/forward.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465395777485 ""} { "Info" "ISGN_ENTITY_NAME" "1 Forward " "Found entity 1: Forward" {  } { { "Forward/forward.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Forward/forward.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465395777485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465395777485 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "if_decode " "Elaborating entity \"if_decode\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1465395777818 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "psw_wr if_decode.vhd(41) " "VHDL Signal Declaration warning at if_decode.vhd(41): used implicit default value for signal \"psw_wr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/if_decode/if_decode.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465395777828 "|if_decode"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "psw_in if_decode.vhd(44) " "VHDL Signal Declaration warning at if_decode.vhd(44): used implicit default value for signal \"psw_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/if_decode/if_decode.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465395777831 "|if_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "brnch if_decode.vhd(59) " "Verilog HDL or VHDL warning at if_decode.vhd(59): object \"brnch\" assigned a value but never read" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/if_decode/if_decode.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1465395777832 "|if_decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flush_if if_decode.vhd(83) " "Verilog HDL or VHDL warning at if_decode.vhd(83): object \"flush_if\" assigned a value but never read" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/if_decode/if_decode.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1465395777832 "|if_decode"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "flush_if_decode if_decode.vhd(84) " "VHDL Signal Declaration warning at if_decode.vhd(84): used implicit default value for signal \"flush_if_decode\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/if_decode/if_decode.vhd" 84 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465395777832 "|if_decode"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "flush_id if_decode.vhd(87) " "VHDL Signal Declaration warning at if_decode.vhd(87): used implicit default value for signal \"flush_id\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/if_decode/if_decode.vhd" 87 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465395777832 "|if_decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "if_jedinica if_jedinica:if_jedinica A:impl " "Elaborating entity \"if_jedinica\" using architecture \"A:impl\" for hierarchy \"if_jedinica:if_jedinica\"" {  } { { "if_decode/if_decode.vhd" "if_jedinica" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/if_decode/if_decode.vhd" 103 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465395777862 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "initial_PC if.vhd(40) " "VHDL Process Statement warning at if.vhd(40): signal \"initial_PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IF/if.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/IF/if.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465395777867 "|if_decode|if_jedinica:if_jedinica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "initial_PC if.vhd(41) " "VHDL Process Statement warning at if.vhd(41): signal \"initial_PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IF/if.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/IF/if.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465395777867 "|if_decode|if_jedinica:if_jedinica"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Decode Decode:decode_jedinica A:impl " "Elaborating entity \"Decode\" using architecture \"A:impl\" for hierarchy \"Decode:decode_jedinica\"" {  } { { "if_decode/if_decode.vhd" "decode_jedinica" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/if_decode/if_decode.vhd" 109 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465395777933 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "psw_rd Decode.vhd(56) " "VHDL Signal Declaration warning at Decode.vhd(56): used implicit default value for signal \"psw_rd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Decode/Decode.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Decode/Decode.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465395777941 "|if_decode|Decode:decode_jedinica"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Regfile Decode:decode_jedinica\|Regfile:regFile A:rtl " "Elaborating entity \"Regfile\" using architecture \"A:rtl\" for hierarchy \"Decode:decode_jedinica\|Regfile:regFile\"" {  } { { "Decode/Decode.vhd" "regFile" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Decode/Decode.vhd" 61 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465395777995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstrCache InstrCache:instr_cache A:ins_cache_impl " "Elaborating entity \"InstrCache\" using architecture \"A:ins_cache_impl\" for hierarchy \"InstrCache:instr_cache\"" {  } { { "if_decode/if_decode.vhd" "instr_cache" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/if_decode/if_decode.vhd" 116 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465395778042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Exe Exe:exe_jedinica A:rtl " "Elaborating entity \"Exe\" using architecture \"A:rtl\" for hierarchy \"Exe:exe_jedinica\"" {  } { { "if_decode/if_decode.vhd" "exe_jedinica" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/if_decode/if_decode.vhd" 121 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465395778098 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "instr_out EX.vhd(43) " "VHDL Signal Declaration warning at EX.vhd(43): used implicit default value for signal \"instr_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "EX/EX.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/EX/EX.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465395778132 "|if_decode|Exe:exe_jedinica"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "brnch EX.vhd(50) " "VHDL Signal Declaration warning at EX.vhd(50): used implicit default value for signal \"brnch\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "EX/EX.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/EX/EX.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465395778132 "|if_decode|Exe:exe_jedinica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flush_id EX.vhd(70) " "VHDL Process Statement warning at EX.vhd(70): signal \"flush_id\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/EX/EX.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465395778133 "|if_decode|Exe:exe_jedinica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "imm_value EX.vhd(83) " "VHDL Process Statement warning at EX.vhd(83): signal \"imm_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/EX/EX.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465395778133 "|if_decode|Exe:exe_jedinica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "imm_value EX.vhd(89) " "VHDL Process Statement warning at EX.vhd(89): signal \"imm_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/EX/EX.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465395778134 "|if_decode|Exe:exe_jedinica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "imm_value EX.vhd(98) " "VHDL Process Statement warning at EX.vhd(98): signal \"imm_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/EX/EX.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465395778134 "|if_decode|Exe:exe_jedinica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "imm_value EX.vhd(150) " "VHDL Process Statement warning at EX.vhd(150): signal \"imm_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/EX/EX.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465395778134 "|if_decode|Exe:exe_jedinica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "imm_value EX.vhd(162) " "VHDL Process Statement warning at EX.vhd(162): signal \"imm_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/EX/EX.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465395778135 "|if_decode|Exe:exe_jedinica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "imm_value EX.vhd(174) " "VHDL Process Statement warning at EX.vhd(174): signal \"imm_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/EX/EX.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465395778135 "|if_decode|Exe:exe_jedinica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "imm_value EX.vhd(186) " "VHDL Process Statement warning at EX.vhd(186): signal \"imm_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/EX/EX.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465395778135 "|if_decode|Exe:exe_jedinica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_adr EX.vhd(288) " "VHDL Process Statement warning at EX.vhd(288): signal \"rd_adr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/EX/EX.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465395778135 "|if_decode|Exe:exe_jedinica"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MEM MEM:mem_jedinica A:rtl " "Elaborating entity \"MEM\" using architecture \"A:rtl\" for hierarchy \"MEM:mem_jedinica\"" {  } { { "if_decode/if_decode.vhd" "mem_jedinica" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/if_decode/if_decode.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465395778142 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode MEM.vhd(61) " "VHDL Process Statement warning at MEM.vhd(61): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465395778149 "|if_decode|MEM:mem_jedinica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flush_ex MEM.vhd(61) " "VHDL Process Statement warning at MEM.vhd(61): signal \"flush_ex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465395778149 "|if_decode|MEM:mem_jedinica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_from_alu MEM.vhd(63) " "VHDL Process Statement warning at MEM.vhd(63): signal \"data_from_alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465395778153 "|if_decode|MEM:mem_jedinica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_value MEM.vhd(64) " "VHDL Process Statement warning at MEM.vhd(64): signal \"st_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465395778154 "|if_decode|MEM:mem_jedinica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode MEM.vhd(70) " "VHDL Process Statement warning at MEM.vhd(70): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465395778154 "|if_decode|MEM:mem_jedinica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flush_ex MEM.vhd(70) " "VHDL Process Statement warning at MEM.vhd(70): signal \"flush_ex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465395778156 "|if_decode|MEM:mem_jedinica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_from_alu MEM.vhd(72) " "VHDL Process Statement warning at MEM.vhd(72): signal \"data_from_alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465395778156 "|if_decode|MEM:mem_jedinica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flush_ex MEM.vhd(79) " "VHDL Process Statement warning at MEM.vhd(79): signal \"flush_ex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465395778156 "|if_decode|MEM:mem_jedinica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_from_alu MEM.vhd(81) " "VHDL Process Statement warning at MEM.vhd(81): signal \"data_from_alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465395778156 "|if_decode|MEM:mem_jedinica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr MEM.vhd(82) " "VHDL Process Statement warning at MEM.vhd(82): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465395778159 "|if_decode|MEM:mem_jedinica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_adr MEM.vhd(84) " "VHDL Process Statement warning at MEM.vhd(84): signal \"rd_adr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465395778160 "|if_decode|MEM:mem_jedinica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode MEM.vhd(85) " "VHDL Process Statement warning at MEM.vhd(85): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465395778160 "|if_decode|MEM:mem_jedinica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ar_log MEM.vhd(87) " "VHDL Process Statement warning at MEM.vhd(87): signal \"ar_log\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465395778164 "|if_decode|MEM:mem_jedinica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load MEM.vhd(88) " "VHDL Process Statement warning at MEM.vhd(88): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465395778164 "|if_decode|MEM:mem_jedinica"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr_bus MEM.vhd(58) " "VHDL Process Statement warning at MEM.vhd(58): inferring latch(es) for signal or variable \"addr_bus\", which holds its previous value in one or more paths through the process" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1465395778232 "|if_decode|MEM:mem_jedinica"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_bus_out MEM.vhd(58) " "VHDL Process Statement warning at MEM.vhd(58): inferring latch(es) for signal or variable \"data_bus_out\", which holds its previous value in one or more paths through the process" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1465395778238 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[0\] MEM.vhd(58) " "Inferred latch for \"data_bus_out\[0\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778238 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[1\] MEM.vhd(58) " "Inferred latch for \"data_bus_out\[1\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778240 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[2\] MEM.vhd(58) " "Inferred latch for \"data_bus_out\[2\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778240 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[3\] MEM.vhd(58) " "Inferred latch for \"data_bus_out\[3\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778240 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[4\] MEM.vhd(58) " "Inferred latch for \"data_bus_out\[4\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778271 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[5\] MEM.vhd(58) " "Inferred latch for \"data_bus_out\[5\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778271 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[6\] MEM.vhd(58) " "Inferred latch for \"data_bus_out\[6\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778271 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[7\] MEM.vhd(58) " "Inferred latch for \"data_bus_out\[7\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778271 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[8\] MEM.vhd(58) " "Inferred latch for \"data_bus_out\[8\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778271 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[9\] MEM.vhd(58) " "Inferred latch for \"data_bus_out\[9\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778272 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[10\] MEM.vhd(58) " "Inferred latch for \"data_bus_out\[10\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778272 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[11\] MEM.vhd(58) " "Inferred latch for \"data_bus_out\[11\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778272 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[12\] MEM.vhd(58) " "Inferred latch for \"data_bus_out\[12\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778272 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[13\] MEM.vhd(58) " "Inferred latch for \"data_bus_out\[13\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778272 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[14\] MEM.vhd(58) " "Inferred latch for \"data_bus_out\[14\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778272 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[15\] MEM.vhd(58) " "Inferred latch for \"data_bus_out\[15\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778273 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[16\] MEM.vhd(58) " "Inferred latch for \"data_bus_out\[16\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778327 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[17\] MEM.vhd(58) " "Inferred latch for \"data_bus_out\[17\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778327 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[18\] MEM.vhd(58) " "Inferred latch for \"data_bus_out\[18\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778336 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[19\] MEM.vhd(58) " "Inferred latch for \"data_bus_out\[19\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778336 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[20\] MEM.vhd(58) " "Inferred latch for \"data_bus_out\[20\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778336 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[21\] MEM.vhd(58) " "Inferred latch for \"data_bus_out\[21\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778336 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[22\] MEM.vhd(58) " "Inferred latch for \"data_bus_out\[22\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778337 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[23\] MEM.vhd(58) " "Inferred latch for \"data_bus_out\[23\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778337 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[24\] MEM.vhd(58) " "Inferred latch for \"data_bus_out\[24\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778337 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[25\] MEM.vhd(58) " "Inferred latch for \"data_bus_out\[25\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778337 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[26\] MEM.vhd(58) " "Inferred latch for \"data_bus_out\[26\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778337 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[27\] MEM.vhd(58) " "Inferred latch for \"data_bus_out\[27\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778337 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[28\] MEM.vhd(58) " "Inferred latch for \"data_bus_out\[28\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778338 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[29\] MEM.vhd(58) " "Inferred latch for \"data_bus_out\[29\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778338 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[30\] MEM.vhd(58) " "Inferred latch for \"data_bus_out\[30\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778338 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus_out\[31\] MEM.vhd(58) " "Inferred latch for \"data_bus_out\[31\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778338 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_bus\[0\] MEM.vhd(58) " "Inferred latch for \"addr_bus\[0\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778338 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_bus\[1\] MEM.vhd(58) " "Inferred latch for \"addr_bus\[1\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778339 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_bus\[2\] MEM.vhd(58) " "Inferred latch for \"addr_bus\[2\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778339 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_bus\[3\] MEM.vhd(58) " "Inferred latch for \"addr_bus\[3\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778339 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_bus\[4\] MEM.vhd(58) " "Inferred latch for \"addr_bus\[4\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778339 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_bus\[5\] MEM.vhd(58) " "Inferred latch for \"addr_bus\[5\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778339 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_bus\[6\] MEM.vhd(58) " "Inferred latch for \"addr_bus\[6\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778339 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_bus\[7\] MEM.vhd(58) " "Inferred latch for \"addr_bus\[7\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778340 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_bus\[8\] MEM.vhd(58) " "Inferred latch for \"addr_bus\[8\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778340 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_bus\[9\] MEM.vhd(58) " "Inferred latch for \"addr_bus\[9\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778340 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_bus\[10\] MEM.vhd(58) " "Inferred latch for \"addr_bus\[10\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778340 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_bus\[11\] MEM.vhd(58) " "Inferred latch for \"addr_bus\[11\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778341 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_bus\[12\] MEM.vhd(58) " "Inferred latch for \"addr_bus\[12\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778341 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_bus\[13\] MEM.vhd(58) " "Inferred latch for \"addr_bus\[13\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778341 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_bus\[14\] MEM.vhd(58) " "Inferred latch for \"addr_bus\[14\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778341 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_bus\[15\] MEM.vhd(58) " "Inferred latch for \"addr_bus\[15\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778341 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_bus\[16\] MEM.vhd(58) " "Inferred latch for \"addr_bus\[16\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778341 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_bus\[17\] MEM.vhd(58) " "Inferred latch for \"addr_bus\[17\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778342 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_bus\[18\] MEM.vhd(58) " "Inferred latch for \"addr_bus\[18\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778342 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_bus\[19\] MEM.vhd(58) " "Inferred latch for \"addr_bus\[19\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778342 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_bus\[20\] MEM.vhd(58) " "Inferred latch for \"addr_bus\[20\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778342 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_bus\[21\] MEM.vhd(58) " "Inferred latch for \"addr_bus\[21\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778342 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_bus\[22\] MEM.vhd(58) " "Inferred latch for \"addr_bus\[22\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778342 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_bus\[23\] MEM.vhd(58) " "Inferred latch for \"addr_bus\[23\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778343 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_bus\[24\] MEM.vhd(58) " "Inferred latch for \"addr_bus\[24\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778343 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_bus\[25\] MEM.vhd(58) " "Inferred latch for \"addr_bus\[25\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778343 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_bus\[26\] MEM.vhd(58) " "Inferred latch for \"addr_bus\[26\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778343 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_bus\[27\] MEM.vhd(58) " "Inferred latch for \"addr_bus\[27\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778343 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_bus\[28\] MEM.vhd(58) " "Inferred latch for \"addr_bus\[28\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778344 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_bus\[29\] MEM.vhd(58) " "Inferred latch for \"addr_bus\[29\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778344 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_bus\[30\] MEM.vhd(58) " "Inferred latch for \"addr_bus\[30\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778344 "|if_decode|MEM:mem_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_bus\[31\] MEM.vhd(58) " "Inferred latch for \"addr_bus\[31\]\" at MEM.vhd(58)" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Mem/MEM.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778344 "|if_decode|MEM:mem_jedinica"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "WB WB:wb_jedinica A:rtl " "Elaborating entity \"WB\" using architecture \"A:rtl\" for hierarchy \"WB:wb_jedinica\"" {  } { { "if_decode/if_decode.vhd" "wb_jedinica" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/if_decode/if_decode.vhd" 136 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465395778352 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ar_log WB.vhd(44) " "VHDL Process Statement warning at WB.vhd(44): signal \"ar_log\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465395778355 "|if_decode|WB:wb_jedinica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flush_mem WB.vhd(44) " "VHDL Process Statement warning at WB.vhd(44): signal \"flush_mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465395778361 "|if_decode|WB:wb_jedinica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_from_mem WB.vhd(45) " "VHDL Process Statement warning at WB.vhd(45): signal \"data_from_mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465395778364 "|if_decode|WB:wb_jedinica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_adr WB.vhd(46) " "VHDL Process Statement warning at WB.vhd(46): signal \"rd_adr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465395778364 "|if_decode|WB:wb_jedinica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load WB.vhd(50) " "VHDL Process Statement warning at WB.vhd(50): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465395778364 "|if_decode|WB:wb_jedinica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flush_mem WB.vhd(50) " "VHDL Process Statement warning at WB.vhd(50): signal \"flush_mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465395778365 "|if_decode|WB:wb_jedinica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_reg WB.vhd(51) " "VHDL Process Statement warning at WB.vhd(51): signal \"rd_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465395778365 "|if_decode|WB:wb_jedinica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_adr WB.vhd(52) " "VHDL Process Statement warning at WB.vhd(52): signal \"rd_adr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465395778365 "|if_decode|WB:wb_jedinica"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_data WB.vhd(41) " "VHDL Process Statement warning at WB.vhd(41): inferring latch(es) for signal or variable \"reg_data\", which holds its previous value in one or more paths through the process" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1465395778365 "|if_decode|WB:wb_jedinica"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_addr WB.vhd(41) " "VHDL Process Statement warning at WB.vhd(41): inferring latch(es) for signal or variable \"reg_addr\", which holds its previous value in one or more paths through the process" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1465395778366 "|if_decode|WB:wb_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[0\] WB.vhd(41) " "Inferred latch for \"reg_addr\[0\]\" at WB.vhd(41)" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778366 "|if_decode|WB:wb_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[1\] WB.vhd(41) " "Inferred latch for \"reg_addr\[1\]\" at WB.vhd(41)" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778366 "|if_decode|WB:wb_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[2\] WB.vhd(41) " "Inferred latch for \"reg_addr\[2\]\" at WB.vhd(41)" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778366 "|if_decode|WB:wb_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[3\] WB.vhd(41) " "Inferred latch for \"reg_addr\[3\]\" at WB.vhd(41)" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778366 "|if_decode|WB:wb_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[4\] WB.vhd(41) " "Inferred latch for \"reg_addr\[4\]\" at WB.vhd(41)" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778366 "|if_decode|WB:wb_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[0\] WB.vhd(41) " "Inferred latch for \"reg_data\[0\]\" at WB.vhd(41)" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778367 "|if_decode|WB:wb_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[1\] WB.vhd(41) " "Inferred latch for \"reg_data\[1\]\" at WB.vhd(41)" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778367 "|if_decode|WB:wb_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[2\] WB.vhd(41) " "Inferred latch for \"reg_data\[2\]\" at WB.vhd(41)" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778367 "|if_decode|WB:wb_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[3\] WB.vhd(41) " "Inferred latch for \"reg_data\[3\]\" at WB.vhd(41)" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778367 "|if_decode|WB:wb_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[4\] WB.vhd(41) " "Inferred latch for \"reg_data\[4\]\" at WB.vhd(41)" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778367 "|if_decode|WB:wb_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[5\] WB.vhd(41) " "Inferred latch for \"reg_data\[5\]\" at WB.vhd(41)" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778368 "|if_decode|WB:wb_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[6\] WB.vhd(41) " "Inferred latch for \"reg_data\[6\]\" at WB.vhd(41)" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778368 "|if_decode|WB:wb_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[7\] WB.vhd(41) " "Inferred latch for \"reg_data\[7\]\" at WB.vhd(41)" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778368 "|if_decode|WB:wb_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[8\] WB.vhd(41) " "Inferred latch for \"reg_data\[8\]\" at WB.vhd(41)" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778368 "|if_decode|WB:wb_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[9\] WB.vhd(41) " "Inferred latch for \"reg_data\[9\]\" at WB.vhd(41)" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778368 "|if_decode|WB:wb_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[10\] WB.vhd(41) " "Inferred latch for \"reg_data\[10\]\" at WB.vhd(41)" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778368 "|if_decode|WB:wb_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[11\] WB.vhd(41) " "Inferred latch for \"reg_data\[11\]\" at WB.vhd(41)" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778369 "|if_decode|WB:wb_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[12\] WB.vhd(41) " "Inferred latch for \"reg_data\[12\]\" at WB.vhd(41)" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778369 "|if_decode|WB:wb_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[13\] WB.vhd(41) " "Inferred latch for \"reg_data\[13\]\" at WB.vhd(41)" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778370 "|if_decode|WB:wb_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[14\] WB.vhd(41) " "Inferred latch for \"reg_data\[14\]\" at WB.vhd(41)" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778371 "|if_decode|WB:wb_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[15\] WB.vhd(41) " "Inferred latch for \"reg_data\[15\]\" at WB.vhd(41)" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778371 "|if_decode|WB:wb_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[16\] WB.vhd(41) " "Inferred latch for \"reg_data\[16\]\" at WB.vhd(41)" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778371 "|if_decode|WB:wb_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[17\] WB.vhd(41) " "Inferred latch for \"reg_data\[17\]\" at WB.vhd(41)" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778371 "|if_decode|WB:wb_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[18\] WB.vhd(41) " "Inferred latch for \"reg_data\[18\]\" at WB.vhd(41)" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778371 "|if_decode|WB:wb_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[19\] WB.vhd(41) " "Inferred latch for \"reg_data\[19\]\" at WB.vhd(41)" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778372 "|if_decode|WB:wb_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[20\] WB.vhd(41) " "Inferred latch for \"reg_data\[20\]\" at WB.vhd(41)" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778372 "|if_decode|WB:wb_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[21\] WB.vhd(41) " "Inferred latch for \"reg_data\[21\]\" at WB.vhd(41)" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778372 "|if_decode|WB:wb_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[22\] WB.vhd(41) " "Inferred latch for \"reg_data\[22\]\" at WB.vhd(41)" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778372 "|if_decode|WB:wb_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[23\] WB.vhd(41) " "Inferred latch for \"reg_data\[23\]\" at WB.vhd(41)" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778372 "|if_decode|WB:wb_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[24\] WB.vhd(41) " "Inferred latch for \"reg_data\[24\]\" at WB.vhd(41)" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778372 "|if_decode|WB:wb_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[25\] WB.vhd(41) " "Inferred latch for \"reg_data\[25\]\" at WB.vhd(41)" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778372 "|if_decode|WB:wb_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[26\] WB.vhd(41) " "Inferred latch for \"reg_data\[26\]\" at WB.vhd(41)" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778373 "|if_decode|WB:wb_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[27\] WB.vhd(41) " "Inferred latch for \"reg_data\[27\]\" at WB.vhd(41)" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778373 "|if_decode|WB:wb_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[28\] WB.vhd(41) " "Inferred latch for \"reg_data\[28\]\" at WB.vhd(41)" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778373 "|if_decode|WB:wb_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[29\] WB.vhd(41) " "Inferred latch for \"reg_data\[29\]\" at WB.vhd(41)" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778373 "|if_decode|WB:wb_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[30\] WB.vhd(41) " "Inferred latch for \"reg_data\[30\]\" at WB.vhd(41)" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778373 "|if_decode|WB:wb_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[31\] WB.vhd(41) " "Inferred latch for \"reg_data\[31\]\" at WB.vhd(41)" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/WB/WB.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465395778374 "|if_decode|WB:wb_jedinica"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataCache DataCache:data_cache A:rtl " "Elaborating entity \"DataCache\" using architecture \"A:rtl\" for hierarchy \"DataCache:data_cache\"" {  } { { "if_decode/if_decode.vhd" "data_cache" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/if_decode/if_decode.vhd" 142 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465395778393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Forward Forward:fwd A:rtl " "Elaborating entity \"Forward\" using architecture \"A:rtl\" for hierarchy \"Forward:fwd\"" {  } { { "if_decode/if_decode.vhd" "fwd" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/if_decode/if_decode.vhd" 147 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465395778508 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_wb forward.vhd(56) " "VHDL Process Statement warning at forward.vhd(56): signal \"rd_wb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Forward/forward.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Forward/forward.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465395778516 "|if_decode|Forward:fwd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_wb forward.vhd(61) " "VHDL Process Statement warning at forward.vhd(61): signal \"rd_wb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Forward/forward.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Forward/forward.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465395778521 "|if_decode|Forward:fwd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_mem forward.vhd(66) " "VHDL Process Statement warning at forward.vhd(66): signal \"rd_mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Forward/forward.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Forward/forward.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465395778522 "|if_decode|Forward:fwd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_mem forward.vhd(71) " "VHDL Process Statement warning at forward.vhd(71): signal \"rd_mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Forward/forward.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Forward/forward.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465395778522 "|if_decode|Forward:fwd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valid forward.vhd(75) " "VHDL Process Statement warning at forward.vhd(75): signal \"valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Forward/forward.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Forward/forward.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465395778522 "|if_decode|Forward:fwd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_ex forward.vhd(77) " "VHDL Process Statement warning at forward.vhd(77): signal \"rd_ex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Forward/forward.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Forward/forward.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465395778522 "|if_decode|Forward:fwd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valid forward.vhd(86) " "VHDL Process Statement warning at forward.vhd(86): signal \"valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Forward/forward.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Forward/forward.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465395778523 "|if_decode|Forward:fwd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_ex forward.vhd(88) " "VHDL Process Statement warning at forward.vhd(88): signal \"rd_ex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Forward/forward.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/Forward/forward.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465395778523 "|if_decode|Forward:fwd"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1465395780553 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465395780553 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/if_decode/if_decode.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465395780673 "|if_decode|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Nenad/Desktop/vlsi-master/VLSI/if_decode/if_decode.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465395780673 "|if_decode|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1465395780673 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1465395780675 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1465395780675 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1465395780675 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "503 " "Peak virtual memory: 503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465395780733 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 08 16:23:00 2016 " "Processing ended: Wed Jun 08 16:23:00 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465395780733 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465395780733 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465395780733 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465395780733 ""}
