V3 35
FL C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_data_topmudule.vhd 2025/05/01.14:25:51 P.15xf
EN work/Calc_data_topmudule 1746106892 \
      FL C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_data_topmudule.vhd \
      PB ieee/std_logic_1164 1335251622 PB ieee/NUMERIC_STD 1335251627
AR work/Calc_data_topmudule/Behavioral 1746106893 \
      FL C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_data_topmudule.vhd \
      EN work/Calc_data_topmudule 1746106892 CP div_component
FL C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Menu.vhd 2025/05/01.15:41:08 P.15xf
EN work/Calc_Menu 1746106890 \
      FL C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Menu.vhd \
      PB ieee/std_logic_1164 1335251622
AR work/Calc_Menu/Behavioral 1746106891 \
      FL C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Menu.vhd \
      EN work/Calc_Menu 1746106890 CP work/std_8bit_reg CP work/std_16bit_reg
FL C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_top.vhd 2025/05/01.15:38:19 P.15xf
EN work/Calc_Top 1746106894 \
      FL C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_top.vhd \
      PB ieee/std_logic_1164 1335251622
AR work/Calc_Top/Behavioral 1746106895 \
      FL C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_top.vhd \
      EN work/Calc_Top 1746106894 CP work/DivClk CP work/SevenSeg4 CP work/Debounce \
      CP work/Calc_Menu CP work/Calc_Data_topmudule
FL C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Debounce_corrected.vhd 2025/03/10.12:38:35 P.15xf
EN work/Debounce 1746106888 \
      FL C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Debounce_corrected.vhd \
      PB ieee/std_logic_1164 1335251622 PB ieee/NUMERIC_STD 1335251627 \
      PB ieee/STD_LOGIC_UNSIGNED 1335251625
AR work/Debounce/Behavioral 1746106889 \
      FL C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Debounce_corrected.vhd \
      EN work/Debounce 1746106888
FL C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/DivClk.vhd 2025/03/10.12:38:37 P.15xf
EN work/DivClk 1746106884 \
      FL C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/DivClk.vhd \
      PB ieee/std_logic_1164 1335251622 PB ieee/std_logic_arith 1335251623 \
      PB ieee/STD_LOGIC_UNSIGNED 1335251625
AR work/DivClk/DivClk_arch 1746106885 \
      FL C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/DivClk.vhd \
      EN work/DivClk 1746106884
FL C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/div_compoent.vhd 2025/05/01.14:25:51 P.15xf
EN work/div_component 1746106878 \
      FL C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/div_compoent.vhd \
      PB ieee/std_logic_1164 1335251622 PB ieee/NUMERIC_STD 1335251627
AR work/div_component/Behavioral 1746106879 \
      FL C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/div_compoent.vhd \
      EN work/div_component 1746106878
FL C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/SevenSeg4.vhd 2025/04/29.14:21:52 P.15xf
EN work/SevenSeg4 1746106886 \
      FL C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/SevenSeg4.vhd \
      PB ieee/std_logic_1164 1335251622 PB ieee/std_logic_arith 1335251623 \
      PB ieee/STD_LOGIC_UNSIGNED 1335251625
AR work/SevenSeg4/SevenSeg_arch 1746106887 \
      FL C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/SevenSeg4.vhd \
      EN work/SevenSeg4 1746106886
FL C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/std_16bit_reg.vhd 2025/04/07.13:11:25 P.15xf
EN work/std_16bit_reg 1746106882 \
      FL C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/std_16bit_reg.vhd \
      PB ieee/std_logic_1164 1335251622
AR work/std_16bit_reg/Behavioral 1746106883 \
      FL C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/std_16bit_reg.vhd \
      EN work/std_16bit_reg 1746106882
FL C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/std_8bit_reg.vhd 2025/04/28.17:14:04 P.15xf
EN work/std_8bit_reg 1746106880 \
      FL C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/std_8bit_reg.vhd \
      PB ieee/std_logic_1164 1335251622
AR work/std_8bit_reg/Behavioral 1746106881 \
      FL C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/std_8bit_reg.vhd \
      EN work/std_8bit_reg 1746106880
