Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,3
design__inferred_latch__count,0
design__instance__count,3254
design__instance__area,47651.6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,1
power__internal__total,0.0010144459083676338
power__switching__total,0.00012246922415215522
power__leakage__total,0.0000013431624665827258
power__total,0.001138258376158774
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.61203988054444
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,1.0225128810854518
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.24937719262114671
timing__setup__ws__corner:nom_fast_1p32V_m40C,5.299329125513936
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.249377
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,1.2073875574415531
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,1.707387612952706
timing__hold__ws__corner:nom_slow_1p08V_125C,1.3990158316697565
timing__setup__ws__corner:nom_slow_1p08V_125C,4.554822425928416
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,1.399016
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,13.455051
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,0.759991757704032
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,1.2599918132151848
timing__hold__ws__corner:nom_typ_1p20V_25C,0.6673967123408732
timing__setup__ws__corner:nom_typ_1p20V_25C,5.081519349133954
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.667397
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,15.795925
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,1
clock__skew__worst_hold,1.2073875574415531
clock__skew__worst_setup,1.0225128810854518
timing__hold__ws,0.24937719262114671
timing__setup__ws,4.554822425928416
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.249377
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,13.455051
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,3254
design__instance__area__stdcell,47651.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.79275
design__instance__utilization__stdcell,0.79275
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,16
design__instance__area__class:buffer,145.152
design__instance__count__class:inverter,150
design__instance__area__class:inverter,861.84
design__instance__count__class:sequential_cell,305
design__instance__area__class:sequential_cell,14388.2
design__instance__count__class:multi_input_combinational_cell,1743
design__instance__area__class:multi_input_combinational_cell,16260.7
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,1040
design__instance__area__class:timing_repair_buffer,15995.8
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,77935.2
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,865
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,0
route__net,3578
route__net__special,2
route__drc_errors__iter:0,1589
route__wirelength__iter:0,86944
route__drc_errors__iter:1,847
route__wirelength__iter:1,85939
route__drc_errors__iter:2,888
route__wirelength__iter:2,85929
route__drc_errors__iter:3,75
route__wirelength__iter:3,85313
route__drc_errors__iter:4,0
route__wirelength__iter:4,85310
route__drc_errors,0
route__wirelength,85310
route__vias,19478
route__vias__singlecut,19478
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,3152.99
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,265
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,265
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,265
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,265
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000112324
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000144797
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000698655
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000144797
design_powergrid__voltage__worst,0.0000144797
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000144797
design_powergrid__drop__worst__net:VPWR,0.0000112324
design_powergrid__voltage__worst__net:VGND,0.0000144797
design_powergrid__drop__worst__net:VGND,0.0000144797
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000007050000000000000263309339609829606843049987219274044036865234375
ir__drop__worst,0.000011199999999999999493178852449926097278876113705337047576904296875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
