# SJ_FullStackArchitecture
Development of Multi-cycle RISC-V SingleCore with 3 cache memories and SRAM for main memory
