{"Loop": true, "Edge": true, "SLAMP": true, "Experiment": {"loops": {"kernel_gemm :: for.cond6": {"total_lcDeps": 10, "debug_info": "filename:gemm.c, line:73, col:7", "exec_time": 152, "dependence_info": {"num_queries": 9, "avail_count": {"waw": {"mem-spec-aa-remedy": 1, "mem-ver-remedy": 1, "priv-full-overlap-remedy": 1, "locality-private-remedy": 1}, "reg": {"replicable-stage-remedy": 2}, "war": {}, "raw": {}, "ctrl": {"ctrl-spec-remedy": 7, "replicable-stage-remedy": 7}}, "num_waw_lcdep": 1, "chosen_count": {"waw": {}, "reg": {"replicable-stage-remedy": 2}, "war": {}, "raw": {}, "ctrl": {"replicable-stage-remedy": 7}}, "num_war_lcdep": 0, "num_reg_lcdep": 2, "num_raw_lcdep": 0, "num_control_lcdep": 7}, "exec_coverage": 95.0, "total_time": 160, "covered_lcDeps": 8, "lcDeps_coverage": 80.0}, "kernel_gemm :: for.cond": {"selected": true, "total_lcDeps": 18, "debug_info": "filename:gemm.c, line:69, col:3", "exec_time": 155, "loop_speedup": 18.6, "exec_coverage": 96.9, "total_time": 160, "dependence_info": {"num_queries": 25, "avail_count": {"waw": {}, "reg": {"replicable-stage-remedy": 1}, "war": {}, "raw": {}, "ctrl": {"ctrl-spec-remedy": 17, "replicable-stage-remedy": 17}}, "num_waw_lcdep": 0, "chosen_count": {"waw": {}, "reg": {"replicable-stage-remedy": 1}, "war": {}, "raw": {}, "ctrl": {"replicable-stage-remedy": 17}}, "num_war_lcdep": 0, "num_reg_lcdep": 1, "num_raw_lcdep": 0, "num_control_lcdep": 17}, "loop_stage": "DSWP[P22']", "covered_lcDeps": 17, "lcDeps_coverage": 94.44}, "kernel_gemm :: for.cond1": {"selected": false, "total_lcDeps": 14, "debug_info": "filename:gemm.c, line:70, col:5", "exec_time": 155, "loop_speedup": 8.14, "exec_coverage": 96.9, "total_time": 160, "dependence_info": {"num_queries": 25, "avail_count": {"waw": {}, "reg": {"replicable-stage-remedy": 1}, "war": {}, "raw": {}, "ctrl": {"ctrl-spec-remedy": 13, "replicable-stage-remedy": 13}}, "num_waw_lcdep": 0, "chosen_count": {"waw": {}, "reg": {"replicable-stage-remedy": 1}, "war": {}, "raw": {}, "ctrl": {"replicable-stage-remedy": 13}}, "num_war_lcdep": 0, "num_reg_lcdep": 1, "num_raw_lcdep": 0, "num_control_lcdep": 13}, "loop_stage": "DSWP[P22']", "covered_lcDeps": 13, "lcDeps_coverage": 92.86}}, "speedup": 12.0, "total_coverage": 96.9, "worker_cnt": 22}, "LAMP": true, "SpecPriv": true}