// Seed: 993364298
module module_0 (
    input wire id_0,
    input tri0 id_1,
    input wire id_2,
    input wire id_3,
    input tri1 id_4
);
  logic id_6;
  ;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1
);
  assign {-1} = id_1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_1,
      id_1
  );
endmodule
module module_2 (
    output wand id_0
    , id_2
);
  wire id_3 = id_2;
  always @(posedge id_3 or negedge id_2) id_2 <= id_2;
  assign module_3.id_5 = 0;
  localparam id_4 = -1;
  localparam id_5 = id_4;
  assign id_2 = 1;
  pullup (-1, id_0);
endmodule
module module_3 #(
    parameter id_3 = 32'd37
) (
    input tri0 id_0,
    input wire id_1,
    input supply1 id_2,
    input wor _id_3,
    input wire id_4,
    input wor id_5,
    input wire id_6,
    output supply1 id_7,
    input tri id_8,
    input wand id_9,
    output wire id_10
);
  assign id_10 = -1;
  logic [1 : id_3] id_12;
  ;
  wire id_13;
  module_2 modCall_1 (id_10);
endmodule
