/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [21:0] _01_;
  reg [21:0] _02_;
  reg [3:0] _03_;
  wire [12:0] _04_;
  reg [7:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [27:0] celloutsig_0_12z;
  wire [25:0] celloutsig_0_13z;
  wire [21:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [18:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [18:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire [23:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [20:0] celloutsig_0_5z;
  wire [10:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [17:0] celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire [14:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_7z;
  wire [12:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_18z = celloutsig_0_9z ? in_data[40] : in_data[34];
  assign celloutsig_0_21z = _00_ ? celloutsig_0_6z[4] : in_data[64];
  assign celloutsig_0_26z = celloutsig_0_18z ? celloutsig_0_11z : celloutsig_0_7z[1];
  assign celloutsig_1_15z = ~(celloutsig_1_13z | celloutsig_1_8z[5]);
  assign celloutsig_0_22z = ~(celloutsig_0_19z | in_data[60]);
  assign celloutsig_1_13z = ~celloutsig_1_11z[3];
  assign celloutsig_0_15z = ~celloutsig_0_8z;
  assign celloutsig_0_4z = ~((celloutsig_0_1z | celloutsig_0_1z) & (celloutsig_0_0z | celloutsig_0_0z));
  assign celloutsig_0_1z = in_data[50] | ~(celloutsig_0_0z);
  assign celloutsig_0_19z = celloutsig_0_8z | ~(celloutsig_0_12z[1]);
  assign celloutsig_0_28z = celloutsig_0_26z | ~(celloutsig_0_14z[21]);
  assign celloutsig_0_8z = celloutsig_0_6z[1] | celloutsig_0_5z[8];
  assign celloutsig_0_11z = in_data[81] | celloutsig_0_9z;
  assign celloutsig_0_20z = celloutsig_0_2z[11] ^ celloutsig_0_0z;
  assign celloutsig_1_11z = celloutsig_1_8z[6:2] + celloutsig_1_3z[7:3];
  assign celloutsig_0_12z = { celloutsig_0_6z[7:3], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z } + { celloutsig_0_5z[13:0], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_14z = { in_data[93:77], _01_[4:2], celloutsig_0_0z, celloutsig_0_1z } + { celloutsig_0_2z[2], celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_0_24z = { celloutsig_0_13z[19:6], _01_[4:2], celloutsig_0_9z, celloutsig_0_3z } + { celloutsig_0_2z[16:0], celloutsig_0_19z, celloutsig_0_8z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _02_ <= 22'h000000;
    else _02_ <= { celloutsig_0_5z[20:3], celloutsig_0_28z, celloutsig_0_11z, celloutsig_0_21z, celloutsig_0_29z };
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 4'h0;
    else _03_ <= in_data[159:156];
  reg [2:0] _26_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _26_ <= 3'h0;
    else _26_ <= celloutsig_0_5z[9:7];
  assign _01_[4:2] = _26_;
  reg [12:0] _27_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _27_ <= 13'h0000;
    else _27_ <= { celloutsig_0_12z[10:2], celloutsig_0_7z };
  assign { _04_[12:7], _00_, _04_[5:0] } = _27_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _05_ <= 8'h00;
    else _05_ <= { celloutsig_0_2z[13:7], celloutsig_0_22z };
  assign celloutsig_1_2z = { in_data[114:101], _03_ } & { celloutsig_1_0z[6:0], celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[167:163], _03_, _03_ } & celloutsig_1_2z[14:2];
  assign celloutsig_0_5z = { in_data[52:33], celloutsig_0_4z } & in_data[32:12];
  assign celloutsig_0_29z = ! celloutsig_0_12z[12:6];
  assign celloutsig_0_37z = { celloutsig_0_6z[9:5], celloutsig_0_0z, celloutsig_0_26z, celloutsig_0_22z } || { _02_[18:12], celloutsig_0_3z };
  assign celloutsig_0_38z = { _04_[12:7], _00_, _04_[5:2], celloutsig_0_4z, _05_, celloutsig_0_21z, celloutsig_0_35z } % { 1'h1, celloutsig_0_7z[2:0], celloutsig_0_24z, celloutsig_0_15z };
  assign celloutsig_1_0z = in_data[130:120] % { 1'h1, in_data[135:126] };
  assign celloutsig_0_0z = ^ in_data[68:60];
  assign celloutsig_1_18z = ^ { celloutsig_1_3z[8:2], celloutsig_1_7z, _03_ };
  assign celloutsig_1_19z = ^ { celloutsig_1_11z[4], celloutsig_1_0z, celloutsig_1_15z };
  assign celloutsig_0_9z = ^ { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_3z = ^ { celloutsig_0_2z[4:1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_4z = { in_data[119:109], _03_ } >> celloutsig_1_2z[14:0];
  assign celloutsig_0_35z = { celloutsig_0_14z[17:16], celloutsig_0_20z } << { celloutsig_0_28z, celloutsig_0_28z, celloutsig_0_19z };
  assign celloutsig_0_6z = celloutsig_0_2z[15:5] << { celloutsig_0_2z[4:1], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_13z = { celloutsig_0_5z[7:2], celloutsig_0_9z, celloutsig_0_2z } << { in_data[70:61], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_5z = celloutsig_1_3z[12:4] - celloutsig_1_3z[10:2];
  assign celloutsig_1_7z = celloutsig_1_2z[6:4] ^ celloutsig_1_4z[14:12];
  assign celloutsig_1_8z = { celloutsig_1_0z[8], celloutsig_1_5z, celloutsig_1_7z } ^ celloutsig_1_4z[13:1];
  assign celloutsig_0_7z = in_data[64:61] ^ celloutsig_0_5z[14:11];
  assign celloutsig_0_2z = in_data[24:6] ^ in_data[75:57];
  assign { _01_[21:5], _01_[1:0] } = { in_data[93:77], celloutsig_0_0z, celloutsig_0_1z };
  assign _04_[6] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[23:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z, celloutsig_0_38z };
endmodule
