
CAN Node.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000043e4  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  080044f4  080044f4  000054f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004568  08004568  00006060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004568  08004568  00005568  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004570  08004570  00006060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004570  08004570  00005570  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004574  08004574  00005574  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08004578  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000274  20000060  080045d8  00006060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002d4  080045d8  000062d4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000aa20  00000000  00000000  00006089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e82  00000000  00000000  00010aa9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b60  00000000  00000000  00012930  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008b4  00000000  00000000  00013490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017f38  00000000  00000000  00013d44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c65a  00000000  00000000  0002bc7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ac9c  00000000  00000000  000382d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c2f72  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003548  00000000  00000000  000c2fb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000080  00000000  00000000  000c6500  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000060 	.word	0x20000060
 800012c:	00000000 	.word	0x00000000
 8000130:	080044dc 	.word	0x080044dc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000064 	.word	0x20000064
 800014c:	080044dc 	.word	0x080044dc

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__aeabi_d2uiz>:
 80008fc:	004a      	lsls	r2, r1, #1
 80008fe:	d211      	bcs.n	8000924 <__aeabi_d2uiz+0x28>
 8000900:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000904:	d211      	bcs.n	800092a <__aeabi_d2uiz+0x2e>
 8000906:	d50d      	bpl.n	8000924 <__aeabi_d2uiz+0x28>
 8000908:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800090c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000910:	d40e      	bmi.n	8000930 <__aeabi_d2uiz+0x34>
 8000912:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000916:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800091a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800091e:	fa23 f002 	lsr.w	r0, r3, r2
 8000922:	4770      	bx	lr
 8000924:	f04f 0000 	mov.w	r0, #0
 8000928:	4770      	bx	lr
 800092a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800092e:	d102      	bne.n	8000936 <__aeabi_d2uiz+0x3a>
 8000930:	f04f 30ff 	mov.w	r0, #4294967295
 8000934:	4770      	bx	lr
 8000936:	f04f 0000 	mov.w	r0, #0
 800093a:	4770      	bx	lr

0800093c <CANinit>:

static uint8_t canOK = 1;
static HAL_StatusTypeDef lastStatus = HAL_OK;

// Must be called after MX_CAN_Init();
uint8_t CANinit(CAN_HandleTypeDef hcan) {
 800093c:	b084      	sub	sp, #16
 800093e:	b580      	push	{r7, lr}
 8000940:	b08e      	sub	sp, #56	@ 0x38
 8000942:	af00      	add	r7, sp, #0
 8000944:	f107 0c40 	add.w	ip, r7, #64	@ 0x40
 8000948:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	// Deinit
	if (HAL_CAN_DeInit(&hcan) != HAL_OK) {
 800094c:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 8000950:	f000 ffbb 	bl	80018ca <HAL_CAN_DeInit>
 8000954:	4603      	mov	r3, r0
 8000956:	2b00      	cmp	r3, #0
 8000958:	d004      	beq.n	8000964 <CANinit+0x28>
		canOK = 0;
 800095a:	4b7f      	ldr	r3, [pc, #508]	@ (8000b58 <CANinit+0x21c>)
 800095c:	2200      	movs	r2, #0
 800095e:	701a      	strb	r2, [r3, #0]
		Error_Handler();
 8000960:	f000 fc56 	bl	8001210 <Error_Handler>
	}
	// Change to loopback mode.
	hcan.Init.Mode = CAN_MODE_LOOPBACK;
 8000964:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000968:	64bb      	str	r3, [r7, #72]	@ 0x48
	// Reinit
	if (HAL_CAN_Init(&hcan) != HAL_OK) {
 800096a:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 800096e:	f000 feb1 	bl	80016d4 <HAL_CAN_Init>
 8000972:	4603      	mov	r3, r0
 8000974:	2b00      	cmp	r3, #0
 8000976:	d004      	beq.n	8000982 <CANinit+0x46>
		canOK = 0;
 8000978:	4b77      	ldr	r3, [pc, #476]	@ (8000b58 <CANinit+0x21c>)
 800097a:	2200      	movs	r2, #0
 800097c:	701a      	strb	r2, [r3, #0]
		Error_Handler();
 800097e:	f000 fc47 	bl	8001210 <Error_Handler>
	}
	// Configure loopback filder
	 CAN_FilterTypeDef loopbackFilter;
	  loopbackFilter.FilterBank = 0;
 8000982:	2300      	movs	r3, #0
 8000984:	617b      	str	r3, [r7, #20]
	  loopbackFilter.FilterMode = CAN_FILTERMODE_IDMASK;
 8000986:	2300      	movs	r3, #0
 8000988:	61bb      	str	r3, [r7, #24]
	  loopbackFilter.FilterScale = CAN_FILTERSCALE_32BIT;
 800098a:	2301      	movs	r3, #1
 800098c:	61fb      	str	r3, [r7, #28]
	  loopbackFilter.FilterIdHigh = 0x0000;
 800098e:	2300      	movs	r3, #0
 8000990:	603b      	str	r3, [r7, #0]
	  loopbackFilter.FilterIdLow = 0x0000;
 8000992:	2300      	movs	r3, #0
 8000994:	607b      	str	r3, [r7, #4]
	  loopbackFilter.FilterMaskIdHigh = 0x0000;
 8000996:	2300      	movs	r3, #0
 8000998:	60bb      	str	r3, [r7, #8]
	  loopbackFilter.FilterMaskIdLow = 0x0000;
 800099a:	2300      	movs	r3, #0
 800099c:	60fb      	str	r3, [r7, #12]
	  loopbackFilter.FilterFIFOAssignment = CAN_RX_FIFO0;
 800099e:	2300      	movs	r3, #0
 80009a0:	613b      	str	r3, [r7, #16]
	  loopbackFilter.FilterActivation = ENABLE;
 80009a2:	2301      	movs	r3, #1
 80009a4:	623b      	str	r3, [r7, #32]
	  loopbackFilter.SlaveStartFilterBank = 14;
 80009a6:	230e      	movs	r3, #14
 80009a8:	627b      	str	r3, [r7, #36]	@ 0x24

	  if (HAL_CAN_ConfigFilter(&hcan, &loopbackFilter) != HAL_OK) {
 80009aa:	463b      	mov	r3, r7
 80009ac:	4619      	mov	r1, r3
 80009ae:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 80009b2:	f000 ffad 	bl	8001910 <HAL_CAN_ConfigFilter>
 80009b6:	4603      	mov	r3, r0
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d004      	beq.n	80009c6 <CANinit+0x8a>
		  canOK = 0;
 80009bc:	4b66      	ldr	r3, [pc, #408]	@ (8000b58 <CANinit+0x21c>)
 80009be:	2200      	movs	r2, #0
 80009c0:	701a      	strb	r2, [r3, #0]
	      Error_Handler();
 80009c2:	f000 fc25 	bl	8001210 <Error_Handler>
	  }

	  // Start CAN with notifications enabled
	  if (HAL_CAN_Start(&hcan) != HAL_OK) {
 80009c6:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 80009ca:	f001 f86a 	bl	8001aa2 <HAL_CAN_Start>
 80009ce:	4603      	mov	r3, r0
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d004      	beq.n	80009de <CANinit+0xa2>
		  canOK = 0;
 80009d4:	4b60      	ldr	r3, [pc, #384]	@ (8000b58 <CANinit+0x21c>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	701a      	strb	r2, [r3, #0]
	      Error_Handler();
 80009da:	f000 fc19 	bl	8001210 <Error_Handler>
	  }

	  // Activate RX notification
	  if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK) {
 80009de:	2102      	movs	r1, #2
 80009e0:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 80009e4:	f001 f9b9 	bl	8001d5a <HAL_CAN_ActivateNotification>
 80009e8:	4603      	mov	r3, r0
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d004      	beq.n	80009f8 <CANinit+0xbc>
		  canOK = 0;
 80009ee:	4b5a      	ldr	r3, [pc, #360]	@ (8000b58 <CANinit+0x21c>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	701a      	strb	r2, [r3, #0]
	      Error_Handler();
 80009f4:	f000 fc0c 	bl	8001210 <Error_Handler>
	  }

	  // Configure test message
	  TxHeader.StdId = 0x123;  // Standard ID for loopback test
 80009f8:	4b58      	ldr	r3, [pc, #352]	@ (8000b5c <CANinit+0x220>)
 80009fa:	f240 1223 	movw	r2, #291	@ 0x123
 80009fe:	601a      	str	r2, [r3, #0]
	  TxHeader.ExtId = 0x00;
 8000a00:	4b56      	ldr	r3, [pc, #344]	@ (8000b5c <CANinit+0x220>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	605a      	str	r2, [r3, #4]
	  TxHeader.RTR = CAN_RTR_DATA;
 8000a06:	4b55      	ldr	r3, [pc, #340]	@ (8000b5c <CANinit+0x220>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	60da      	str	r2, [r3, #12]
	  TxHeader.IDE = CAN_ID_STD;
 8000a0c:	4b53      	ldr	r3, [pc, #332]	@ (8000b5c <CANinit+0x220>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	609a      	str	r2, [r3, #8]
	  TxHeader.DLC = 8;
 8000a12:	4b52      	ldr	r3, [pc, #328]	@ (8000b5c <CANinit+0x220>)
 8000a14:	2208      	movs	r2, #8
 8000a16:	611a      	str	r2, [r3, #16]
	  TxHeader.TransmitGlobalTime = DISABLE;
 8000a18:	4b50      	ldr	r3, [pc, #320]	@ (8000b5c <CANinit+0x220>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	751a      	strb	r2, [r3, #20]

	  // Fill test data
	  for (int i = 0; i < 8; i++) {
 8000a1e:	2300      	movs	r3, #0
 8000a20:	637b      	str	r3, [r7, #52]	@ 0x34
 8000a22:	e00b      	b.n	8000a3c <CANinit+0x100>
	      TxData[i] = i + 1;  // Data: 1, 2, 3, 4, 5, 6, 7, 8
 8000a24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a26:	b2db      	uxtb	r3, r3
 8000a28:	3301      	adds	r3, #1
 8000a2a:	b2d9      	uxtb	r1, r3
 8000a2c:	4a4c      	ldr	r2, [pc, #304]	@ (8000b60 <CANinit+0x224>)
 8000a2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a30:	4413      	add	r3, r2
 8000a32:	460a      	mov	r2, r1
 8000a34:	701a      	strb	r2, [r3, #0]
	  for (int i = 0; i < 8; i++) {
 8000a36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a38:	3301      	adds	r3, #1
 8000a3a:	637b      	str	r3, [r7, #52]	@ 0x34
 8000a3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a3e:	2b07      	cmp	r3, #7
 8000a40:	ddf0      	ble.n	8000a24 <CANinit+0xe8>
	  }

	  // Reset flag
	  messageReceived = 0;
 8000a42:	4b48      	ldr	r3, [pc, #288]	@ (8000b64 <CANinit+0x228>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	701a      	strb	r2, [r3, #0]

	  // Send loopback test message
	  if (HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox) == HAL_OK) {
 8000a48:	4b47      	ldr	r3, [pc, #284]	@ (8000b68 <CANinit+0x22c>)
 8000a4a:	4a45      	ldr	r2, [pc, #276]	@ (8000b60 <CANinit+0x224>)
 8000a4c:	4943      	ldr	r1, [pc, #268]	@ (8000b5c <CANinit+0x220>)
 8000a4e:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 8000a52:	f001 f8b3 	bl	8001bbc <HAL_CAN_AddTxMessage>
 8000a56:	4603      	mov	r3, r0
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d141      	bne.n	8000ae0 <CANinit+0x1a4>
	      // Wait for loopback reception (timeout after 200ms)
	      uint32_t startTick = HAL_GetTick();
 8000a5c:	f000 fe0c 	bl	8001678 <HAL_GetTick>
 8000a60:	62b8      	str	r0, [r7, #40]	@ 0x28
	      while (!messageReceived && (HAL_GetTick() - startTick) < 200) {
 8000a62:	e002      	b.n	8000a6a <CANinit+0x12e>
	          HAL_Delay(1);
 8000a64:	2001      	movs	r0, #1
 8000a66:	f000 fe11 	bl	800168c <HAL_Delay>
	      while (!messageReceived && (HAL_GetTick() - startTick) < 200) {
 8000a6a:	4b3e      	ldr	r3, [pc, #248]	@ (8000b64 <CANinit+0x228>)
 8000a6c:	781b      	ldrb	r3, [r3, #0]
 8000a6e:	b2db      	uxtb	r3, r3
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d106      	bne.n	8000a82 <CANinit+0x146>
 8000a74:	f000 fe00 	bl	8001678 <HAL_GetTick>
 8000a78:	4602      	mov	r2, r0
 8000a7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a7c:	1ad3      	subs	r3, r2, r3
 8000a7e:	2bc7      	cmp	r3, #199	@ 0xc7
 8000a80:	d9f0      	bls.n	8000a64 <CANinit+0x128>
	      }

	      // Check if message was received
	      if (messageReceived) {
 8000a82:	4b38      	ldr	r3, [pc, #224]	@ (8000b64 <CANinit+0x228>)
 8000a84:	781b      	ldrb	r3, [r3, #0]
 8000a86:	b2db      	uxtb	r3, r3
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d029      	beq.n	8000ae0 <CANinit+0x1a4>
	          // Verify the received message matches what we sent
	          if (RxHeader.StdId == 0x123 && RxHeader.DLC == 8) {
 8000a8c:	4b37      	ldr	r3, [pc, #220]	@ (8000b6c <CANinit+0x230>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	f240 1223 	movw	r2, #291	@ 0x123
 8000a94:	4293      	cmp	r3, r2
 8000a96:	d123      	bne.n	8000ae0 <CANinit+0x1a4>
 8000a98:	4b34      	ldr	r3, [pc, #208]	@ (8000b6c <CANinit+0x230>)
 8000a9a:	691b      	ldr	r3, [r3, #16]
 8000a9c:	2b08      	cmp	r3, #8
 8000a9e:	d11f      	bne.n	8000ae0 <CANinit+0x1a4>
	              uint8_t dataMatch = 1;
 8000aa0:	2301      	movs	r3, #1
 8000aa2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	              for (int i = 0; i < 8; i++) {
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000aaa:	e00f      	b.n	8000acc <CANinit+0x190>
	                  if (RxData[i] != (i + 1)) {
 8000aac:	4a30      	ldr	r2, [pc, #192]	@ (8000b70 <CANinit+0x234>)
 8000aae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ab0:	4413      	add	r3, r2
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	461a      	mov	r2, r3
 8000ab6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ab8:	3301      	adds	r3, #1
 8000aba:	429a      	cmp	r2, r3
 8000abc:	d003      	beq.n	8000ac6 <CANinit+0x18a>
	                      dataMatch = 0;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	                      break;
 8000ac4:	e005      	b.n	8000ad2 <CANinit+0x196>
	              for (int i = 0; i < 8; i++) {
 8000ac6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ac8:	3301      	adds	r3, #1
 8000aca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000acc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ace:	2b07      	cmp	r3, #7
 8000ad0:	ddec      	ble.n	8000aac <CANinit+0x170>
	                  }
	              }

	              if (dataMatch) {
 8000ad2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d002      	beq.n	8000ae0 <CANinit+0x1a4>
	                  loopbackTestPassed = 1;  // Test PASSED
 8000ada:	4b26      	ldr	r3, [pc, #152]	@ (8000b74 <CANinit+0x238>)
 8000adc:	2201      	movs	r2, #1
 8000ade:	701a      	strb	r2, [r3, #0]
	              }
	          }
	      }
	  }
	  // Stop the CAN Peripheral
	  if (HAL_CAN_Stop(&hcan) != HAL_OK) {
 8000ae0:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 8000ae4:	f001 f821 	bl	8001b2a <HAL_CAN_Stop>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d004      	beq.n	8000af8 <CANinit+0x1bc>
	  	  		canOK = 0;
 8000aee:	4b1a      	ldr	r3, [pc, #104]	@ (8000b58 <CANinit+0x21c>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	701a      	strb	r2, [r3, #0]
	  	  		Error_Handler();
 8000af4:	f000 fb8c 	bl	8001210 <Error_Handler>
	  	  	}
	  // Deinit
	  if (HAL_CAN_DeInit(&hcan) != HAL_OK) {
 8000af8:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 8000afc:	f000 fee5 	bl	80018ca <HAL_CAN_DeInit>
 8000b00:	4603      	mov	r3, r0
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d004      	beq.n	8000b10 <CANinit+0x1d4>
	  		canOK = 0;
 8000b06:	4b14      	ldr	r3, [pc, #80]	@ (8000b58 <CANinit+0x21c>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	701a      	strb	r2, [r3, #0]
	  		Error_Handler();
 8000b0c:	f000 fb80 	bl	8001210 <Error_Handler>
	  	}
	  	// Change to normal mode.
	  	hcan.Init.Mode = CAN_MODE_NORMAL;
 8000b10:	2300      	movs	r3, #0
 8000b12:	64bb      	str	r3, [r7, #72]	@ 0x48
	  	// Reinit
	  	if (HAL_CAN_Init(&hcan) != HAL_OK) {
 8000b14:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 8000b18:	f000 fddc 	bl	80016d4 <HAL_CAN_Init>
 8000b1c:	4603      	mov	r3, r0
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d004      	beq.n	8000b2c <CANinit+0x1f0>
	  		canOK = 0;
 8000b22:	4b0d      	ldr	r3, [pc, #52]	@ (8000b58 <CANinit+0x21c>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	701a      	strb	r2, [r3, #0]
	  		Error_Handler();
 8000b28:	f000 fb72 	bl	8001210 <Error_Handler>
	  	}
	  	// Restart
	  	if (HAL_CAN_Start(&hcan) != HAL_OK) {
 8000b2c:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 8000b30:	f000 ffb7 	bl	8001aa2 <HAL_CAN_Start>
 8000b34:	4603      	mov	r3, r0
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d004      	beq.n	8000b44 <CANinit+0x208>
	  		  	  		canOK = 0;
 8000b3a:	4b07      	ldr	r3, [pc, #28]	@ (8000b58 <CANinit+0x21c>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	701a      	strb	r2, [r3, #0]
	  		  	  		Error_Handler();
 8000b40:	f000 fb66 	bl	8001210 <Error_Handler>
	  		  	  	}
	  // loopbackTestPassed will be 1 if test passed, 0 if failed
	  return loopbackTestPassed;
 8000b44:	4b0b      	ldr	r3, [pc, #44]	@ (8000b74 <CANinit+0x238>)
 8000b46:	781b      	ldrb	r3, [r3, #0]
}
 8000b48:	4618      	mov	r0, r3
 8000b4a:	3738      	adds	r7, #56	@ 0x38
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000b52:	b004      	add	sp, #16
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop
 8000b58:	20000000 	.word	0x20000000
 8000b5c:	200000a4 	.word	0x200000a4
 8000b60:	200000bc 	.word	0x200000bc
 8000b64:	2000007d 	.word	0x2000007d
 8000b68:	200000c4 	.word	0x200000c4
 8000b6c:	20000080 	.word	0x20000080
 8000b70:	2000009c 	.word	0x2000009c
 8000b74:	2000007c 	.word	0x2000007c

08000b78 <sendCANFrame>:

static HAL_StatusTypeDef sendCANFrame(CAN_HandleTypeDef* hcan, CANMessage* msg) {
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b082      	sub	sp, #8
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
 8000b80:	6039      	str	r1, [r7, #0]

	msg->TxHeader.IDE = CAN_ID_EXT;
 8000b82:	683b      	ldr	r3, [r7, #0]
 8000b84:	2204      	movs	r2, #4
 8000b86:	615a      	str	r2, [r3, #20]
	msg->TxHeader.ExtId = 0x18FF0001; // 0x18FF0001
 8000b88:	683b      	ldr	r3, [r7, #0]
 8000b8a:	4a11      	ldr	r2, [pc, #68]	@ (8000bd0 <sendCANFrame+0x58>)
 8000b8c:	611a      	str	r2, [r3, #16]
	msg->TxHeader.RTR = CAN_RTR_DATA;
 8000b8e:	683b      	ldr	r3, [r7, #0]
 8000b90:	2200      	movs	r2, #0
 8000b92:	619a      	str	r2, [r3, #24]


	lastStatus = HAL_CAN_AddTxMessage(hcan, &msg->TxHeader, msg->TxData, &msg->TxMailbox);
 8000b94:	683b      	ldr	r3, [r7, #0]
 8000b96:	f103 010c 	add.w	r1, r3, #12
 8000b9a:	683a      	ldr	r2, [r7, #0]
 8000b9c:	683b      	ldr	r3, [r7, #0]
 8000b9e:	3308      	adds	r3, #8
 8000ba0:	6878      	ldr	r0, [r7, #4]
 8000ba2:	f001 f80b 	bl	8001bbc <HAL_CAN_AddTxMessage>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	461a      	mov	r2, r3
 8000baa:	4b0a      	ldr	r3, [pc, #40]	@ (8000bd4 <sendCANFrame+0x5c>)
 8000bac:	701a      	strb	r2, [r3, #0]
	if (lastStatus != HAL_OK) {
 8000bae:	4b09      	ldr	r3, [pc, #36]	@ (8000bd4 <sendCANFrame+0x5c>)
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d005      	beq.n	8000bc2 <sendCANFrame+0x4a>
		canOK = 0;
 8000bb6:	4b08      	ldr	r3, [pc, #32]	@ (8000bd8 <sendCANFrame+0x60>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	701a      	strb	r2, [r3, #0]
		return lastStatus;
 8000bbc:	4b05      	ldr	r3, [pc, #20]	@ (8000bd4 <sendCANFrame+0x5c>)
 8000bbe:	781b      	ldrb	r3, [r3, #0]
 8000bc0:	e001      	b.n	8000bc6 <sendCANFrame+0x4e>
	}
	return lastStatus;
 8000bc2:	4b04      	ldr	r3, [pc, #16]	@ (8000bd4 <sendCANFrame+0x5c>)
 8000bc4:	781b      	ldrb	r3, [r3, #0]
}
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	3708      	adds	r7, #8
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	18ff0001 	.word	0x18ff0001
 8000bd4:	200000c8 	.word	0x200000c8
 8000bd8:	20000000 	.word	0x20000000

08000bdc <CANSendMessage>:
 * @param str: Null-terminated string to send
 *
 * Sends complete string in one transmission
 * Automatically handles length calculation
 */
HAL_StatusTypeDef CANSendMessage(CAN_HandleTypeDef* hcan, const char* str) {
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b08c      	sub	sp, #48	@ 0x30
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
 8000be4:	6039      	str	r1, [r7, #0]
    CANMessage msg;

    if (str == NULL) {
 8000be6:	683b      	ldr	r3, [r7, #0]
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d108      	bne.n	8000bfe <CANSendMessage+0x22>
        canOK = 0;
 8000bec:	4b10      	ldr	r3, [pc, #64]	@ (8000c30 <CANSendMessage+0x54>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	701a      	strb	r2, [r3, #0]
        lastStatus = HAL_ERROR;
 8000bf2:	4b10      	ldr	r3, [pc, #64]	@ (8000c34 <CANSendMessage+0x58>)
 8000bf4:	2201      	movs	r2, #1
 8000bf6:	701a      	strb	r2, [r3, #0]
        return lastStatus;
 8000bf8:	4b0e      	ldr	r3, [pc, #56]	@ (8000c34 <CANSendMessage+0x58>)
 8000bfa:	781b      	ldrb	r3, [r3, #0]
 8000bfc:	e013      	b.n	8000c26 <CANSendMessage+0x4a>
    }

    size_t len = strlen(str);
 8000bfe:	6838      	ldr	r0, [r7, #0]
 8000c00:	f7ff faa6 	bl	8000150 <strlen>
 8000c04:	62f8      	str	r0, [r7, #44]	@ 0x2c
    msg.TxHeader.DLC = len;
 8000c06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c08:	627b      	str	r3, [r7, #36]	@ 0x24
    memcpy(msg.TxData, str, len); // Copy data into the array
 8000c0a:	f107 0308 	add.w	r3, r7, #8
 8000c0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000c10:	6839      	ldr	r1, [r7, #0]
 8000c12:	4618      	mov	r0, r3
 8000c14:	f003 f808 	bl	8003c28 <memcpy>


    return sendCANFrame(hcan, &msg);
 8000c18:	f107 0308 	add.w	r3, r7, #8
 8000c1c:	4619      	mov	r1, r3
 8000c1e:	6878      	ldr	r0, [r7, #4]
 8000c20:	f7ff ffaa 	bl	8000b78 <sendCANFrame>
 8000c24:	4603      	mov	r3, r0
}
 8000c26:	4618      	mov	r0, r3
 8000c28:	3730      	adds	r7, #48	@ 0x30
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	20000000 	.word	0x20000000
 8000c34:	200000c8 	.word	0x200000c8

08000c38 <CANSendSensor>:
 * @param mm: Distance in millimeters (0-65535)
 *
 * Formats and sends: "Distance: XXXmm\r\n"
 * Uses CANSendMessage internally
 */
HAL_StatusTypeDef CANSendSensor(CAN_HandleTypeDef* hcan, uint16_t mm) {
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b08a      	sub	sp, #40	@ 0x28
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
 8000c40:	460b      	mov	r3, r1
 8000c42:	807b      	strh	r3, [r7, #2]
    char buffer[32];

    /* Format the distance message */
    snprintf(buffer, sizeof(buffer), "Distance: %umm\r\n", mm);
 8000c44:	887b      	ldrh	r3, [r7, #2]
 8000c46:	f107 0008 	add.w	r0, r7, #8
 8000c4a:	4a07      	ldr	r2, [pc, #28]	@ (8000c68 <CANSendSensor+0x30>)
 8000c4c:	2120      	movs	r1, #32
 8000c4e:	f002 ff81 	bl	8003b54 <sniprintf>

    return CANSendMessage(hcan, buffer);
 8000c52:	f107 0308 	add.w	r3, r7, #8
 8000c56:	4619      	mov	r1, r3
 8000c58:	6878      	ldr	r0, [r7, #4]
 8000c5a:	f7ff ffbf 	bl	8000bdc <CANSendMessage>
 8000c5e:	4603      	mov	r3, r0
}
 8000c60:	4618      	mov	r0, r3
 8000c62:	3728      	adds	r7, #40	@ 0x28
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bd80      	pop	{r7, pc}
 8000c68:	080044f4 	.word	0x080044f4

08000c6c <CANok>:

void CANSendData() {

}

uint8_t CANok() {
 8000c6c:	b480      	push	{r7}
 8000c6e:	af00      	add	r7, sp, #0
	return canOK;
 8000c70:	4b02      	ldr	r3, [pc, #8]	@ (8000c7c <CANok+0x10>)
 8000c72:	781b      	ldrb	r3, [r3, #0]
}
 8000c74:	4618      	mov	r0, r3
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bc80      	pop	{r7}
 8000c7a:	4770      	bx	lr
 8000c7c:	20000000 	.word	0x20000000

08000c80 <CANMessageRecieved>:

uint8_t CANMessageRecieved() {
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0
	return messageReceived;
 8000c84:	4b03      	ldr	r3, [pc, #12]	@ (8000c94 <CANMessageRecieved+0x14>)
 8000c86:	781b      	ldrb	r3, [r3, #0]
 8000c88:	b2db      	uxtb	r3, r3
}
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bc80      	pop	{r7}
 8000c90:	4770      	bx	lr
 8000c92:	bf00      	nop
 8000c94:	2000007d 	.word	0x2000007d

08000c98 <CANClearErrors>:

HAL_StatusTypeDef CANGetLastStatus() {
	return lastStatus;
}

void CANClearErrors(CAN_HandleTypeDef* hcan) {
 8000c98:	b480      	push	{r7}
 8000c9a:	b083      	sub	sp, #12
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
	if (hcan == NULL) {
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d006      	beq.n	8000cb4 <CANClearErrors+0x1c>
		return;
	}

	hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	2200      	movs	r2, #0
 8000caa:	625a      	str	r2, [r3, #36]	@ 0x24
	canOK = 1;
 8000cac:	4b04      	ldr	r3, [pc, #16]	@ (8000cc0 <CANClearErrors+0x28>)
 8000cae:	2201      	movs	r2, #1
 8000cb0:	701a      	strb	r2, [r3, #0]
 8000cb2:	e000      	b.n	8000cb6 <CANClearErrors+0x1e>
		return;
 8000cb4:	bf00      	nop
}
 8000cb6:	370c      	adds	r7, #12
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bc80      	pop	{r7}
 8000cbc:	4770      	bx	lr
 8000cbe:	bf00      	nop
 8000cc0:	20000000 	.word	0x20000000

08000cc4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000cc6:	b087      	sub	sp, #28
 8000cc8:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cca:	f000 fcad 	bl	8001628 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cce:	f000 f8b3 	bl	8000e38 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cd2:	f000 f9b7 	bl	8001044 <MX_GPIO_Init>
  MX_CAN_Init();
 8000cd6:	f000 f8f5 	bl	8000ec4 <MX_CAN_Init>
  MX_TIM2_Init();
 8000cda:	f000 f929 	bl	8000f30 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  if (CANinit(hcan)) {
 8000cde:	4e53      	ldr	r6, [pc, #332]	@ (8000e2c <main+0x168>)
 8000ce0:	466d      	mov	r5, sp
 8000ce2:	f106 0410 	add.w	r4, r6, #16
 8000ce6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ce8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000cea:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000cee:	e885 0003 	stmia.w	r5, {r0, r1}
 8000cf2:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8000cf6:	f7ff fe21 	bl	800093c <CANinit>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d00f      	beq.n	8000d20 <main+0x5c>
	  ledRGBB(ColorSpringGreen, 51); // Green at start for loopback
 8000d00:	2333      	movs	r3, #51	@ 0x33
 8000d02:	2200      	movs	r2, #0
 8000d04:	21ff      	movs	r1, #255	@ 0xff
 8000d06:	207d      	movs	r0, #125	@ 0x7d
 8000d08:	f000 fa12 	bl	8001130 <ledRGBB>
	  HAL_Delay(1000);
 8000d0c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000d10:	f000 fcbc 	bl	800168c <HAL_Delay>
	  ledRGB(ColorBlack); // Off
 8000d14:	2200      	movs	r2, #0
 8000d16:	2100      	movs	r1, #0
 8000d18:	2000      	movs	r0, #0
 8000d1a:	f000 f9eb 	bl	80010f4 <ledRGB>
 8000d1e:	e00e      	b.n	8000d3e <main+0x7a>
  } else {
	  ledRGBB(ColorMagenta, 51); // Magenta at start for failed init. Probably loopback.
 8000d20:	2333      	movs	r3, #51	@ 0x33
 8000d22:	22ff      	movs	r2, #255	@ 0xff
 8000d24:	2100      	movs	r1, #0
 8000d26:	20ff      	movs	r0, #255	@ 0xff
 8000d28:	f000 fa02 	bl	8001130 <ledRGBB>
	  HAL_Delay(1000);
 8000d2c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000d30:	f000 fcac 	bl	800168c <HAL_Delay>
	  ledRGB(ColorBlack); // Off
 8000d34:	2200      	movs	r2, #0
 8000d36:	2100      	movs	r1, #0
 8000d38:	2000      	movs	r0, #0
 8000d3a:	f000 f9db 	bl	80010f4 <ledRGB>
  }
  // RBG Led Channels.
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8000d3e:	2104      	movs	r1, #4
 8000d40:	483b      	ldr	r0, [pc, #236]	@ (8000e30 <main+0x16c>)
 8000d42:	f002 f8a7 	bl	8002e94 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8000d46:	2108      	movs	r1, #8
 8000d48:	4839      	ldr	r0, [pc, #228]	@ (8000e30 <main+0x16c>)
 8000d4a:	f002 f8a3 	bl	8002e94 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8000d4e:	210c      	movs	r1, #12
 8000d50:	4837      	ldr	r0, [pc, #220]	@ (8000e30 <main+0x16c>)
 8000d52:	f002 f89f 	bl	8002e94 <HAL_TIM_PWM_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
	  // If any message received tell me and pause loop,
	  if (CANMessageRecieved()) {
 8000d56:	f7ff ff93 	bl	8000c80 <CANMessageRecieved>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d00e      	beq.n	8000d7e <main+0xba>
		  ledRGBB(ColorOrange, 51); // Orange for Rx
 8000d60:	2333      	movs	r3, #51	@ 0x33
 8000d62:	2200      	movs	r2, #0
 8000d64:	217d      	movs	r1, #125	@ 0x7d
 8000d66:	20ff      	movs	r0, #255	@ 0xff
 8000d68:	f000 f9e2 	bl	8001130 <ledRGBB>
		  HAL_Delay(1000);
 8000d6c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000d70:	f000 fc8c 	bl	800168c <HAL_Delay>
		  ledRGB(ColorBlack); // Off
 8000d74:	2200      	movs	r2, #0
 8000d76:	2100      	movs	r1, #0
 8000d78:	2000      	movs	r0, #0
 8000d7a:	f000 f9bb 	bl	80010f4 <ledRGB>
	  }

	  if (CANok()) {
 8000d7e:	f7ff ff75 	bl	8000c6c <CANok>
 8000d82:	4603      	mov	r3, r0
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d00f      	beq.n	8000da8 <main+0xe4>
		  ledRGBB(ColorTurquoise, 51); // Turquoise for CAN ok.
 8000d88:	2333      	movs	r3, #51	@ 0x33
 8000d8a:	227d      	movs	r2, #125	@ 0x7d
 8000d8c:	21ff      	movs	r1, #255	@ 0xff
 8000d8e:	2000      	movs	r0, #0
 8000d90:	f000 f9ce 	bl	8001130 <ledRGBB>
		  HAL_Delay(1000);
 8000d94:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000d98:	f000 fc78 	bl	800168c <HAL_Delay>
		  ledRGB(ColorBlack); // Off
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	2100      	movs	r1, #0
 8000da0:	2000      	movs	r0, #0
 8000da2:	f000 f9a7 	bl	80010f4 <ledRGB>
 8000da6:	e00e      	b.n	8000dc6 <main+0x102>
	  } else {
		  ledRGBB(ColorMagenta, 51); // Magenta for CAN not ok.
 8000da8:	2333      	movs	r3, #51	@ 0x33
 8000daa:	22ff      	movs	r2, #255	@ 0xff
 8000dac:	2100      	movs	r1, #0
 8000dae:	20ff      	movs	r0, #255	@ 0xff
 8000db0:	f000 f9be 	bl	8001130 <ledRGBB>
		  HAL_Delay(1000);
 8000db4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000db8:	f000 fc68 	bl	800168c <HAL_Delay>
		  ledRGB(ColorBlack); // Off
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	2000      	movs	r0, #0
 8000dc2:	f000 f997 	bl	80010f4 <ledRGB>
	  }

	  // Now we attempt a Tx
	  if (CANSendSensor(&hcan, 67)!= HAL_OK) {
 8000dc6:	2143      	movs	r1, #67	@ 0x43
 8000dc8:	4818      	ldr	r0, [pc, #96]	@ (8000e2c <main+0x168>)
 8000dca:	f7ff ff35 	bl	8000c38 <CANSendSensor>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d00f      	beq.n	8000df4 <main+0x130>
		  ledRGBB(ColorRed, 51); // Red for failed Tx
 8000dd4:	2333      	movs	r3, #51	@ 0x33
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	2100      	movs	r1, #0
 8000dda:	20ff      	movs	r0, #255	@ 0xff
 8000ddc:	f000 f9a8 	bl	8001130 <ledRGBB>
		  HAL_Delay(1000);
 8000de0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000de4:	f000 fc52 	bl	800168c <HAL_Delay>
		  ledRGB(ColorBlack); // Off
 8000de8:	2200      	movs	r2, #0
 8000dea:	2100      	movs	r1, #0
 8000dec:	2000      	movs	r0, #0
 8000dee:	f000 f981 	bl	80010f4 <ledRGB>
 8000df2:	e00e      	b.n	8000e12 <main+0x14e>
	  } else {
		  ledRGBB(ColorGreen, 51); // Green for passed Tx
 8000df4:	2333      	movs	r3, #51	@ 0x33
 8000df6:	2200      	movs	r2, #0
 8000df8:	21ff      	movs	r1, #255	@ 0xff
 8000dfa:	2000      	movs	r0, #0
 8000dfc:	f000 f998 	bl	8001130 <ledRGBB>
		  HAL_Delay(1000);
 8000e00:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000e04:	f000 fc42 	bl	800168c <HAL_Delay>
		  ledRGB(ColorBlack); // Off
 8000e08:	2200      	movs	r2, #0
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	2000      	movs	r0, #0
 8000e0e:	f000 f971 	bl	80010f4 <ledRGB>
	  }

      HAL_Delay(500); // Half second for an uninterrupted loop.
 8000e12:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000e16:	f000 fc39 	bl	800168c <HAL_Delay>
      HAL_GPIO_TogglePin(LED_BUILTIN); // Flash in-built led once every loop.
 8000e1a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e1e:	4805      	ldr	r0, [pc, #20]	@ (8000e34 <main+0x170>)
 8000e20:	f001 faf8 	bl	8002414 <HAL_GPIO_TogglePin>
      CANClearErrors(&hcan);
 8000e24:	4801      	ldr	r0, [pc, #4]	@ (8000e2c <main+0x168>)
 8000e26:	f7ff ff37 	bl	8000c98 <CANClearErrors>
	  if (CANMessageRecieved()) {
 8000e2a:	e794      	b.n	8000d56 <main+0x92>
 8000e2c:	200000cc 	.word	0x200000cc
 8000e30:	200000f4 	.word	0x200000f4
 8000e34:	40011000 	.word	0x40011000

08000e38 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b090      	sub	sp, #64	@ 0x40
 8000e3c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e3e:	f107 0318 	add.w	r3, r7, #24
 8000e42:	2228      	movs	r2, #40	@ 0x28
 8000e44:	2100      	movs	r1, #0
 8000e46:	4618      	mov	r0, r3
 8000e48:	f002 feba 	bl	8003bc0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e4c:	1d3b      	adds	r3, r7, #4
 8000e4e:	2200      	movs	r2, #0
 8000e50:	601a      	str	r2, [r3, #0]
 8000e52:	605a      	str	r2, [r3, #4]
 8000e54:	609a      	str	r2, [r3, #8]
 8000e56:	60da      	str	r2, [r3, #12]
 8000e58:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e5e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e62:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000e64:	2300      	movs	r3, #0
 8000e66:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e68:	2301      	movs	r3, #1
 8000e6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e6c:	2302      	movs	r3, #2
 8000e6e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e70:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e74:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000e76:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000e7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e7c:	f107 0318 	add.w	r3, r7, #24
 8000e80:	4618      	mov	r0, r3
 8000e82:	f001 fae1 	bl	8002448 <HAL_RCC_OscConfig>
 8000e86:	4603      	mov	r3, r0
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d001      	beq.n	8000e90 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000e8c:	f000 f9c0 	bl	8001210 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e90:	230f      	movs	r3, #15
 8000e92:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e94:	2302      	movs	r3, #2
 8000e96:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e9c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ea0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ea6:	1d3b      	adds	r3, r7, #4
 8000ea8:	2102      	movs	r1, #2
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f001 fd4e 	bl	800294c <HAL_RCC_ClockConfig>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d001      	beq.n	8000eba <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000eb6:	f000 f9ab 	bl	8001210 <Error_Handler>
  }
}
 8000eba:	bf00      	nop
 8000ebc:	3740      	adds	r7, #64	@ 0x40
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}
	...

08000ec4 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN_Init 0 */
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */
  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8000ec8:	4b17      	ldr	r3, [pc, #92]	@ (8000f28 <MX_CAN_Init+0x64>)
 8000eca:	4a18      	ldr	r2, [pc, #96]	@ (8000f2c <MX_CAN_Init+0x68>)
 8000ecc:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 2;
 8000ece:	4b16      	ldr	r3, [pc, #88]	@ (8000f28 <MX_CAN_Init+0x64>)
 8000ed0:	2202      	movs	r2, #2
 8000ed2:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000ed4:	4b14      	ldr	r3, [pc, #80]	@ (8000f28 <MX_CAN_Init+0x64>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000eda:	4b13      	ldr	r3, [pc, #76]	@ (8000f28 <MX_CAN_Init+0x64>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_12TQ;
 8000ee0:	4b11      	ldr	r3, [pc, #68]	@ (8000f28 <MX_CAN_Init+0x64>)
 8000ee2:	f44f 2230 	mov.w	r2, #720896	@ 0xb0000
 8000ee6:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_5TQ;
 8000ee8:	4b0f      	ldr	r3, [pc, #60]	@ (8000f28 <MX_CAN_Init+0x64>)
 8000eea:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000eee:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000ef0:	4b0d      	ldr	r3, [pc, #52]	@ (8000f28 <MX_CAN_Init+0x64>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000ef6:	4b0c      	ldr	r3, [pc, #48]	@ (8000f28 <MX_CAN_Init+0x64>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000efc:	4b0a      	ldr	r3, [pc, #40]	@ (8000f28 <MX_CAN_Init+0x64>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000f02:	4b09      	ldr	r3, [pc, #36]	@ (8000f28 <MX_CAN_Init+0x64>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000f08:	4b07      	ldr	r3, [pc, #28]	@ (8000f28 <MX_CAN_Init+0x64>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000f0e:	4b06      	ldr	r3, [pc, #24]	@ (8000f28 <MX_CAN_Init+0x64>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000f14:	4804      	ldr	r0, [pc, #16]	@ (8000f28 <MX_CAN_Init+0x64>)
 8000f16:	f000 fbdd 	bl	80016d4 <HAL_CAN_Init>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d001      	beq.n	8000f24 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8000f20:	f000 f976 	bl	8001210 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000f24:	bf00      	nop
 8000f26:	bd80      	pop	{r7, pc}
 8000f28:	200000cc 	.word	0x200000cc
 8000f2c:	40006400 	.word	0x40006400

08000f30 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b08e      	sub	sp, #56	@ 0x38
 8000f34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f36:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	601a      	str	r2, [r3, #0]
 8000f3e:	605a      	str	r2, [r3, #4]
 8000f40:	609a      	str	r2, [r3, #8]
 8000f42:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f44:	f107 0320 	add.w	r3, r7, #32
 8000f48:	2200      	movs	r2, #0
 8000f4a:	601a      	str	r2, [r3, #0]
 8000f4c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f4e:	1d3b      	adds	r3, r7, #4
 8000f50:	2200      	movs	r2, #0
 8000f52:	601a      	str	r2, [r3, #0]
 8000f54:	605a      	str	r2, [r3, #4]
 8000f56:	609a      	str	r2, [r3, #8]
 8000f58:	60da      	str	r2, [r3, #12]
 8000f5a:	611a      	str	r2, [r3, #16]
 8000f5c:	615a      	str	r2, [r3, #20]
 8000f5e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000f60:	4b37      	ldr	r3, [pc, #220]	@ (8001040 <MX_TIM2_Init+0x110>)
 8000f62:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000f66:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000f68:	4b35      	ldr	r3, [pc, #212]	@ (8001040 <MX_TIM2_Init+0x110>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f6e:	4b34      	ldr	r3, [pc, #208]	@ (8001040 <MX_TIM2_Init+0x110>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 255;
 8000f74:	4b32      	ldr	r3, [pc, #200]	@ (8001040 <MX_TIM2_Init+0x110>)
 8000f76:	22ff      	movs	r2, #255	@ 0xff
 8000f78:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f7a:	4b31      	ldr	r3, [pc, #196]	@ (8001040 <MX_TIM2_Init+0x110>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f80:	4b2f      	ldr	r3, [pc, #188]	@ (8001040 <MX_TIM2_Init+0x110>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000f86:	482e      	ldr	r0, [pc, #184]	@ (8001040 <MX_TIM2_Init+0x110>)
 8000f88:	f001 fe8a 	bl	8002ca0 <HAL_TIM_Base_Init>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d001      	beq.n	8000f96 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 8000f92:	f000 f93d 	bl	8001210 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f96:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000f9c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	4827      	ldr	r0, [pc, #156]	@ (8001040 <MX_TIM2_Init+0x110>)
 8000fa4:	f002 f9ca 	bl	800333c <HAL_TIM_ConfigClockSource>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d001      	beq.n	8000fb2 <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 8000fae:	f000 f92f 	bl	8001210 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000fb2:	4823      	ldr	r0, [pc, #140]	@ (8001040 <MX_TIM2_Init+0x110>)
 8000fb4:	f001 ff16 	bl	8002de4 <HAL_TIM_PWM_Init>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d001      	beq.n	8000fc2 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8000fbe:	f000 f927 	bl	8001210 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000fca:	f107 0320 	add.w	r3, r7, #32
 8000fce:	4619      	mov	r1, r3
 8000fd0:	481b      	ldr	r0, [pc, #108]	@ (8001040 <MX_TIM2_Init+0x110>)
 8000fd2:	f002 fd4f 	bl	8003a74 <HAL_TIMEx_MasterConfigSynchronization>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d001      	beq.n	8000fe0 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8000fdc:	f000 f918 	bl	8001210 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000fe0:	2360      	movs	r3, #96	@ 0x60
 8000fe2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000fec:	2300      	movs	r3, #0
 8000fee:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000ff0:	1d3b      	adds	r3, r7, #4
 8000ff2:	2204      	movs	r2, #4
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	4812      	ldr	r0, [pc, #72]	@ (8001040 <MX_TIM2_Init+0x110>)
 8000ff8:	f002 f8de 	bl	80031b8 <HAL_TIM_PWM_ConfigChannel>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d001      	beq.n	8001006 <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 8001002:	f000 f905 	bl	8001210 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001006:	1d3b      	adds	r3, r7, #4
 8001008:	2208      	movs	r2, #8
 800100a:	4619      	mov	r1, r3
 800100c:	480c      	ldr	r0, [pc, #48]	@ (8001040 <MX_TIM2_Init+0x110>)
 800100e:	f002 f8d3 	bl	80031b8 <HAL_TIM_PWM_ConfigChannel>
 8001012:	4603      	mov	r3, r0
 8001014:	2b00      	cmp	r3, #0
 8001016:	d001      	beq.n	800101c <MX_TIM2_Init+0xec>
  {
    Error_Handler();
 8001018:	f000 f8fa 	bl	8001210 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800101c:	1d3b      	adds	r3, r7, #4
 800101e:	220c      	movs	r2, #12
 8001020:	4619      	mov	r1, r3
 8001022:	4807      	ldr	r0, [pc, #28]	@ (8001040 <MX_TIM2_Init+0x110>)
 8001024:	f002 f8c8 	bl	80031b8 <HAL_TIM_PWM_ConfigChannel>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d001      	beq.n	8001032 <MX_TIM2_Init+0x102>
  {
    Error_Handler();
 800102e:	f000 f8ef 	bl	8001210 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001032:	4803      	ldr	r0, [pc, #12]	@ (8001040 <MX_TIM2_Init+0x110>)
 8001034:	f000 f9be 	bl	80013b4 <HAL_TIM_MspPostInit>

}
 8001038:	bf00      	nop
 800103a:	3738      	adds	r7, #56	@ 0x38
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	200000f4 	.word	0x200000f4

08001044 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b088      	sub	sp, #32
 8001048:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800104a:	f107 0310 	add.w	r3, r7, #16
 800104e:	2200      	movs	r2, #0
 8001050:	601a      	str	r2, [r3, #0]
 8001052:	605a      	str	r2, [r3, #4]
 8001054:	609a      	str	r2, [r3, #8]
 8001056:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001058:	4b24      	ldr	r3, [pc, #144]	@ (80010ec <MX_GPIO_Init+0xa8>)
 800105a:	699b      	ldr	r3, [r3, #24]
 800105c:	4a23      	ldr	r2, [pc, #140]	@ (80010ec <MX_GPIO_Init+0xa8>)
 800105e:	f043 0310 	orr.w	r3, r3, #16
 8001062:	6193      	str	r3, [r2, #24]
 8001064:	4b21      	ldr	r3, [pc, #132]	@ (80010ec <MX_GPIO_Init+0xa8>)
 8001066:	699b      	ldr	r3, [r3, #24]
 8001068:	f003 0310 	and.w	r3, r3, #16
 800106c:	60fb      	str	r3, [r7, #12]
 800106e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001070:	4b1e      	ldr	r3, [pc, #120]	@ (80010ec <MX_GPIO_Init+0xa8>)
 8001072:	699b      	ldr	r3, [r3, #24]
 8001074:	4a1d      	ldr	r2, [pc, #116]	@ (80010ec <MX_GPIO_Init+0xa8>)
 8001076:	f043 0320 	orr.w	r3, r3, #32
 800107a:	6193      	str	r3, [r2, #24]
 800107c:	4b1b      	ldr	r3, [pc, #108]	@ (80010ec <MX_GPIO_Init+0xa8>)
 800107e:	699b      	ldr	r3, [r3, #24]
 8001080:	f003 0320 	and.w	r3, r3, #32
 8001084:	60bb      	str	r3, [r7, #8]
 8001086:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001088:	4b18      	ldr	r3, [pc, #96]	@ (80010ec <MX_GPIO_Init+0xa8>)
 800108a:	699b      	ldr	r3, [r3, #24]
 800108c:	4a17      	ldr	r2, [pc, #92]	@ (80010ec <MX_GPIO_Init+0xa8>)
 800108e:	f043 0304 	orr.w	r3, r3, #4
 8001092:	6193      	str	r3, [r2, #24]
 8001094:	4b15      	ldr	r3, [pc, #84]	@ (80010ec <MX_GPIO_Init+0xa8>)
 8001096:	699b      	ldr	r3, [r3, #24]
 8001098:	f003 0304 	and.w	r3, r3, #4
 800109c:	607b      	str	r3, [r7, #4]
 800109e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010a0:	4b12      	ldr	r3, [pc, #72]	@ (80010ec <MX_GPIO_Init+0xa8>)
 80010a2:	699b      	ldr	r3, [r3, #24]
 80010a4:	4a11      	ldr	r2, [pc, #68]	@ (80010ec <MX_GPIO_Init+0xa8>)
 80010a6:	f043 0308 	orr.w	r3, r3, #8
 80010aa:	6193      	str	r3, [r2, #24]
 80010ac:	4b0f      	ldr	r3, [pc, #60]	@ (80010ec <MX_GPIO_Init+0xa8>)
 80010ae:	699b      	ldr	r3, [r3, #24]
 80010b0:	f003 0308 	and.w	r3, r3, #8
 80010b4:	603b      	str	r3, [r7, #0]
 80010b6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80010b8:	2200      	movs	r2, #0
 80010ba:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80010be:	480c      	ldr	r0, [pc, #48]	@ (80010f0 <MX_GPIO_Init+0xac>)
 80010c0:	f001 f990 	bl	80023e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80010c4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80010c8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010ca:	2301      	movs	r3, #1
 80010cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ce:	2300      	movs	r3, #0
 80010d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010d2:	2302      	movs	r3, #2
 80010d4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010d6:	f107 0310 	add.w	r3, r7, #16
 80010da:	4619      	mov	r1, r3
 80010dc:	4804      	ldr	r0, [pc, #16]	@ (80010f0 <MX_GPIO_Init+0xac>)
 80010de:	f000 ff41 	bl	8001f64 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80010e2:	bf00      	nop
 80010e4:	3720      	adds	r7, #32
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	40021000 	.word	0x40021000
 80010f0:	40011000 	.word	0x40011000

080010f4 <ledRGB>:

int randIntInRange(int min, int max) {
	return (rand() % (max - min + 1)) + min;
}

void ledRGB(uint8_t red, uint8_t green, uint8_t blue) {
 80010f4:	b480      	push	{r7}
 80010f6:	b083      	sub	sp, #12
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	4603      	mov	r3, r0
 80010fc:	71fb      	strb	r3, [r7, #7]
 80010fe:	460b      	mov	r3, r1
 8001100:	71bb      	strb	r3, [r7, #6]
 8001102:	4613      	mov	r3, r2
 8001104:	717b      	strb	r3, [r7, #5]
	htim2.Instance->CCR2 = red;
 8001106:	4b08      	ldr	r3, [pc, #32]	@ (8001128 <ledRGB+0x34>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	79fa      	ldrb	r2, [r7, #7]
 800110c:	639a      	str	r2, [r3, #56]	@ 0x38
	htim2.Instance->CCR3 = green;
 800110e:	4b06      	ldr	r3, [pc, #24]	@ (8001128 <ledRGB+0x34>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	79ba      	ldrb	r2, [r7, #6]
 8001114:	63da      	str	r2, [r3, #60]	@ 0x3c
	htim2.Instance->CCR4 = blue;
 8001116:	4b04      	ldr	r3, [pc, #16]	@ (8001128 <ledRGB+0x34>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	797a      	ldrb	r2, [r7, #5]
 800111c:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800111e:	bf00      	nop
 8001120:	370c      	adds	r7, #12
 8001122:	46bd      	mov	sp, r7
 8001124:	bc80      	pop	{r7}
 8001126:	4770      	bx	lr
 8001128:	200000f4 	.word	0x200000f4
 800112c:	00000000 	.word	0x00000000

08001130 <ledRGBB>:

void ledRGBB(uint8_t red, uint8_t green, uint8_t blue, uint8_t brightness) {
 8001130:	b590      	push	{r4, r7, lr}
 8001132:	b085      	sub	sp, #20
 8001134:	af00      	add	r7, sp, #0
 8001136:	4604      	mov	r4, r0
 8001138:	4608      	mov	r0, r1
 800113a:	4611      	mov	r1, r2
 800113c:	461a      	mov	r2, r3
 800113e:	4623      	mov	r3, r4
 8001140:	71fb      	strb	r3, [r7, #7]
 8001142:	4603      	mov	r3, r0
 8001144:	71bb      	strb	r3, [r7, #6]
 8001146:	460b      	mov	r3, r1
 8001148:	717b      	strb	r3, [r7, #5]
 800114a:	4613      	mov	r3, r2
 800114c:	713b      	strb	r3, [r7, #4]
	double factor = (double)(brightness) / 255;
 800114e:	793b      	ldrb	r3, [r7, #4]
 8001150:	4618      	mov	r0, r3
 8001152:	f7ff f947 	bl	80003e4 <__aeabi_ui2d>
 8001156:	a322      	add	r3, pc, #136	@ (adr r3, 80011e0 <ledRGBB+0xb0>)
 8001158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800115c:	f7ff fae6 	bl	800072c <__aeabi_ddiv>
 8001160:	4602      	mov	r2, r0
 8001162:	460b      	mov	r3, r1
 8001164:	e9c7 2302 	strd	r2, r3, [r7, #8]
	htim2.Instance->CCR2 = red * factor;
 8001168:	79fb      	ldrb	r3, [r7, #7]
 800116a:	4618      	mov	r0, r3
 800116c:	f7ff f94a 	bl	8000404 <__aeabi_i2d>
 8001170:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001174:	f7ff f9b0 	bl	80004d8 <__aeabi_dmul>
 8001178:	4602      	mov	r2, r0
 800117a:	460b      	mov	r3, r1
 800117c:	491a      	ldr	r1, [pc, #104]	@ (80011e8 <ledRGBB+0xb8>)
 800117e:	680c      	ldr	r4, [r1, #0]
 8001180:	4610      	mov	r0, r2
 8001182:	4619      	mov	r1, r3
 8001184:	f7ff fbba 	bl	80008fc <__aeabi_d2uiz>
 8001188:	4603      	mov	r3, r0
 800118a:	63a3      	str	r3, [r4, #56]	@ 0x38
	htim2.Instance->CCR3 = green * factor;
 800118c:	79bb      	ldrb	r3, [r7, #6]
 800118e:	4618      	mov	r0, r3
 8001190:	f7ff f938 	bl	8000404 <__aeabi_i2d>
 8001194:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001198:	f7ff f99e 	bl	80004d8 <__aeabi_dmul>
 800119c:	4602      	mov	r2, r0
 800119e:	460b      	mov	r3, r1
 80011a0:	4911      	ldr	r1, [pc, #68]	@ (80011e8 <ledRGBB+0xb8>)
 80011a2:	680c      	ldr	r4, [r1, #0]
 80011a4:	4610      	mov	r0, r2
 80011a6:	4619      	mov	r1, r3
 80011a8:	f7ff fba8 	bl	80008fc <__aeabi_d2uiz>
 80011ac:	4603      	mov	r3, r0
 80011ae:	63e3      	str	r3, [r4, #60]	@ 0x3c
	htim2.Instance->CCR4 = blue * factor;
 80011b0:	797b      	ldrb	r3, [r7, #5]
 80011b2:	4618      	mov	r0, r3
 80011b4:	f7ff f926 	bl	8000404 <__aeabi_i2d>
 80011b8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80011bc:	f7ff f98c 	bl	80004d8 <__aeabi_dmul>
 80011c0:	4602      	mov	r2, r0
 80011c2:	460b      	mov	r3, r1
 80011c4:	4908      	ldr	r1, [pc, #32]	@ (80011e8 <ledRGBB+0xb8>)
 80011c6:	680c      	ldr	r4, [r1, #0]
 80011c8:	4610      	mov	r0, r2
 80011ca:	4619      	mov	r1, r3
 80011cc:	f7ff fb96 	bl	80008fc <__aeabi_d2uiz>
 80011d0:	4603      	mov	r3, r0
 80011d2:	6423      	str	r3, [r4, #64]	@ 0x40
}
 80011d4:	bf00      	nop
 80011d6:	3714      	adds	r7, #20
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd90      	pop	{r4, r7, pc}
 80011dc:	f3af 8000 	nop.w
 80011e0:	00000000 	.word	0x00000000
 80011e4:	406fe000 	.word	0x406fe000
 80011e8:	200000f4 	.word	0x200000f4

080011ec <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b082      	sub	sp, #8
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	4a04      	ldr	r2, [pc, #16]	@ (800120c <HAL_TIM_PeriodElapsedCallback+0x20>)
 80011fa:	4293      	cmp	r3, r2
 80011fc:	d101      	bne.n	8001202 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80011fe:	f000 fa29 	bl	8001654 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001202:	bf00      	nop
 8001204:	3708      	adds	r7, #8
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	40012c00 	.word	0x40012c00

08001210 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001214:	b672      	cpsid	i
}
 8001216:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001218:	bf00      	nop
 800121a:	e7fd      	b.n	8001218 <Error_Handler+0x8>

0800121c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800121c:	b480      	push	{r7}
 800121e:	b085      	sub	sp, #20
 8001220:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001222:	4b15      	ldr	r3, [pc, #84]	@ (8001278 <HAL_MspInit+0x5c>)
 8001224:	699b      	ldr	r3, [r3, #24]
 8001226:	4a14      	ldr	r2, [pc, #80]	@ (8001278 <HAL_MspInit+0x5c>)
 8001228:	f043 0301 	orr.w	r3, r3, #1
 800122c:	6193      	str	r3, [r2, #24]
 800122e:	4b12      	ldr	r3, [pc, #72]	@ (8001278 <HAL_MspInit+0x5c>)
 8001230:	699b      	ldr	r3, [r3, #24]
 8001232:	f003 0301 	and.w	r3, r3, #1
 8001236:	60bb      	str	r3, [r7, #8]
 8001238:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800123a:	4b0f      	ldr	r3, [pc, #60]	@ (8001278 <HAL_MspInit+0x5c>)
 800123c:	69db      	ldr	r3, [r3, #28]
 800123e:	4a0e      	ldr	r2, [pc, #56]	@ (8001278 <HAL_MspInit+0x5c>)
 8001240:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001244:	61d3      	str	r3, [r2, #28]
 8001246:	4b0c      	ldr	r3, [pc, #48]	@ (8001278 <HAL_MspInit+0x5c>)
 8001248:	69db      	ldr	r3, [r3, #28]
 800124a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800124e:	607b      	str	r3, [r7, #4]
 8001250:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001252:	4b0a      	ldr	r3, [pc, #40]	@ (800127c <HAL_MspInit+0x60>)
 8001254:	685b      	ldr	r3, [r3, #4]
 8001256:	60fb      	str	r3, [r7, #12]
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800125e:	60fb      	str	r3, [r7, #12]
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001266:	60fb      	str	r3, [r7, #12]
 8001268:	4a04      	ldr	r2, [pc, #16]	@ (800127c <HAL_MspInit+0x60>)
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800126e:	bf00      	nop
 8001270:	3714      	adds	r7, #20
 8001272:	46bd      	mov	sp, r7
 8001274:	bc80      	pop	{r7}
 8001276:	4770      	bx	lr
 8001278:	40021000 	.word	0x40021000
 800127c:	40010000 	.word	0x40010000

08001280 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b08a      	sub	sp, #40	@ 0x28
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001288:	f107 0314 	add.w	r3, r7, #20
 800128c:	2200      	movs	r2, #0
 800128e:	601a      	str	r2, [r3, #0]
 8001290:	605a      	str	r2, [r3, #4]
 8001292:	609a      	str	r2, [r3, #8]
 8001294:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4a25      	ldr	r2, [pc, #148]	@ (8001330 <HAL_CAN_MspInit+0xb0>)
 800129c:	4293      	cmp	r3, r2
 800129e:	d143      	bne.n	8001328 <HAL_CAN_MspInit+0xa8>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80012a0:	4b24      	ldr	r3, [pc, #144]	@ (8001334 <HAL_CAN_MspInit+0xb4>)
 80012a2:	69db      	ldr	r3, [r3, #28]
 80012a4:	4a23      	ldr	r2, [pc, #140]	@ (8001334 <HAL_CAN_MspInit+0xb4>)
 80012a6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80012aa:	61d3      	str	r3, [r2, #28]
 80012ac:	4b21      	ldr	r3, [pc, #132]	@ (8001334 <HAL_CAN_MspInit+0xb4>)
 80012ae:	69db      	ldr	r3, [r3, #28]
 80012b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012b4:	613b      	str	r3, [r7, #16]
 80012b6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012b8:	4b1e      	ldr	r3, [pc, #120]	@ (8001334 <HAL_CAN_MspInit+0xb4>)
 80012ba:	699b      	ldr	r3, [r3, #24]
 80012bc:	4a1d      	ldr	r2, [pc, #116]	@ (8001334 <HAL_CAN_MspInit+0xb4>)
 80012be:	f043 0308 	orr.w	r3, r3, #8
 80012c2:	6193      	str	r3, [r2, #24]
 80012c4:	4b1b      	ldr	r3, [pc, #108]	@ (8001334 <HAL_CAN_MspInit+0xb4>)
 80012c6:	699b      	ldr	r3, [r3, #24]
 80012c8:	f003 0308 	and.w	r3, r3, #8
 80012cc:	60fb      	str	r3, [r7, #12]
 80012ce:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80012d0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80012d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012d6:	2300      	movs	r3, #0
 80012d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012da:	2300      	movs	r3, #0
 80012dc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012de:	f107 0314 	add.w	r3, r7, #20
 80012e2:	4619      	mov	r1, r3
 80012e4:	4814      	ldr	r0, [pc, #80]	@ (8001338 <HAL_CAN_MspInit+0xb8>)
 80012e6:	f000 fe3d 	bl	8001f64 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80012ea:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80012ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012f0:	2302      	movs	r3, #2
 80012f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012f4:	2303      	movs	r3, #3
 80012f6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012f8:	f107 0314 	add.w	r3, r7, #20
 80012fc:	4619      	mov	r1, r3
 80012fe:	480e      	ldr	r0, [pc, #56]	@ (8001338 <HAL_CAN_MspInit+0xb8>)
 8001300:	f000 fe30 	bl	8001f64 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 8001304:	4b0d      	ldr	r3, [pc, #52]	@ (800133c <HAL_CAN_MspInit+0xbc>)
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	627b      	str	r3, [r7, #36]	@ 0x24
 800130a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800130c:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 8001310:	627b      	str	r3, [r7, #36]	@ 0x24
 8001312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001314:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001318:	627b      	str	r3, [r7, #36]	@ 0x24
 800131a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800131c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001320:	627b      	str	r3, [r7, #36]	@ 0x24
 8001322:	4a06      	ldr	r2, [pc, #24]	@ (800133c <HAL_CAN_MspInit+0xbc>)
 8001324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001326:	6053      	str	r3, [r2, #4]

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8001328:	bf00      	nop
 800132a:	3728      	adds	r7, #40	@ 0x28
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}
 8001330:	40006400 	.word	0x40006400
 8001334:	40021000 	.word	0x40021000
 8001338:	40010c00 	.word	0x40010c00
 800133c:	40010000 	.word	0x40010000

08001340 <HAL_CAN_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b082      	sub	sp, #8
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  if(hcan->Instance==CAN1)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	4a08      	ldr	r2, [pc, #32]	@ (8001370 <HAL_CAN_MspDeInit+0x30>)
 800134e:	4293      	cmp	r3, r2
 8001350:	d10a      	bne.n	8001368 <HAL_CAN_MspDeInit+0x28>
  {
    /* USER CODE BEGIN CAN1_MspDeInit 0 */

    /* USER CODE END CAN1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_CAN1_CLK_DISABLE();
 8001352:	4b08      	ldr	r3, [pc, #32]	@ (8001374 <HAL_CAN_MspDeInit+0x34>)
 8001354:	69db      	ldr	r3, [r3, #28]
 8001356:	4a07      	ldr	r2, [pc, #28]	@ (8001374 <HAL_CAN_MspDeInit+0x34>)
 8001358:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800135c:	61d3      	str	r3, [r2, #28]

    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8|GPIO_PIN_9);
 800135e:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8001362:	4805      	ldr	r0, [pc, #20]	@ (8001378 <HAL_CAN_MspDeInit+0x38>)
 8001364:	f000 ff82 	bl	800226c <HAL_GPIO_DeInit>
    /* USER CODE BEGIN CAN1_MspDeInit 1 */

    /* USER CODE END CAN1_MspDeInit 1 */
  }

}
 8001368:	bf00      	nop
 800136a:	3708      	adds	r7, #8
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}
 8001370:	40006400 	.word	0x40006400
 8001374:	40021000 	.word	0x40021000
 8001378:	40010c00 	.word	0x40010c00

0800137c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800137c:	b480      	push	{r7}
 800137e:	b085      	sub	sp, #20
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800138c:	d10b      	bne.n	80013a6 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800138e:	4b08      	ldr	r3, [pc, #32]	@ (80013b0 <HAL_TIM_Base_MspInit+0x34>)
 8001390:	69db      	ldr	r3, [r3, #28]
 8001392:	4a07      	ldr	r2, [pc, #28]	@ (80013b0 <HAL_TIM_Base_MspInit+0x34>)
 8001394:	f043 0301 	orr.w	r3, r3, #1
 8001398:	61d3      	str	r3, [r2, #28]
 800139a:	4b05      	ldr	r3, [pc, #20]	@ (80013b0 <HAL_TIM_Base_MspInit+0x34>)
 800139c:	69db      	ldr	r3, [r3, #28]
 800139e:	f003 0301 	and.w	r3, r3, #1
 80013a2:	60fb      	str	r3, [r7, #12]
 80013a4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80013a6:	bf00      	nop
 80013a8:	3714      	adds	r7, #20
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bc80      	pop	{r7}
 80013ae:	4770      	bx	lr
 80013b0:	40021000 	.word	0x40021000

080013b4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b088      	sub	sp, #32
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013bc:	f107 0310 	add.w	r3, r7, #16
 80013c0:	2200      	movs	r2, #0
 80013c2:	601a      	str	r2, [r3, #0]
 80013c4:	605a      	str	r2, [r3, #4]
 80013c6:	609a      	str	r2, [r3, #8]
 80013c8:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80013d2:	d117      	bne.n	8001404 <HAL_TIM_MspPostInit+0x50>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013d4:	4b0d      	ldr	r3, [pc, #52]	@ (800140c <HAL_TIM_MspPostInit+0x58>)
 80013d6:	699b      	ldr	r3, [r3, #24]
 80013d8:	4a0c      	ldr	r2, [pc, #48]	@ (800140c <HAL_TIM_MspPostInit+0x58>)
 80013da:	f043 0304 	orr.w	r3, r3, #4
 80013de:	6193      	str	r3, [r2, #24]
 80013e0:	4b0a      	ldr	r3, [pc, #40]	@ (800140c <HAL_TIM_MspPostInit+0x58>)
 80013e2:	699b      	ldr	r3, [r3, #24]
 80013e4:	f003 0304 	and.w	r3, r3, #4
 80013e8:	60fb      	str	r3, [r7, #12]
 80013ea:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80013ec:	230e      	movs	r3, #14
 80013ee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013f0:	2302      	movs	r3, #2
 80013f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013f4:	2302      	movs	r3, #2
 80013f6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013f8:	f107 0310 	add.w	r3, r7, #16
 80013fc:	4619      	mov	r1, r3
 80013fe:	4804      	ldr	r0, [pc, #16]	@ (8001410 <HAL_TIM_MspPostInit+0x5c>)
 8001400:	f000 fdb0 	bl	8001f64 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001404:	bf00      	nop
 8001406:	3720      	adds	r7, #32
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}
 800140c:	40021000 	.word	0x40021000
 8001410:	40010800 	.word	0x40010800

08001414 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b08c      	sub	sp, #48	@ 0x30
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 800141c:	2300      	movs	r3, #0
 800141e:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001420:	2300      	movs	r3, #0
 8001422:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001424:	2300      	movs	r3, #0
 8001426:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800142a:	4b2e      	ldr	r3, [pc, #184]	@ (80014e4 <HAL_InitTick+0xd0>)
 800142c:	699b      	ldr	r3, [r3, #24]
 800142e:	4a2d      	ldr	r2, [pc, #180]	@ (80014e4 <HAL_InitTick+0xd0>)
 8001430:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001434:	6193      	str	r3, [r2, #24]
 8001436:	4b2b      	ldr	r3, [pc, #172]	@ (80014e4 <HAL_InitTick+0xd0>)
 8001438:	699b      	ldr	r3, [r3, #24]
 800143a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800143e:	60bb      	str	r3, [r7, #8]
 8001440:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001442:	f107 020c 	add.w	r2, r7, #12
 8001446:	f107 0310 	add.w	r3, r7, #16
 800144a:	4611      	mov	r1, r2
 800144c:	4618      	mov	r0, r3
 800144e:	f001 fbd9 	bl	8002c04 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001452:	f001 fbc3 	bl	8002bdc <HAL_RCC_GetPCLK2Freq>
 8001456:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001458:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800145a:	4a23      	ldr	r2, [pc, #140]	@ (80014e8 <HAL_InitTick+0xd4>)
 800145c:	fba2 2303 	umull	r2, r3, r2, r3
 8001460:	0c9b      	lsrs	r3, r3, #18
 8001462:	3b01      	subs	r3, #1
 8001464:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001466:	4b21      	ldr	r3, [pc, #132]	@ (80014ec <HAL_InitTick+0xd8>)
 8001468:	4a21      	ldr	r2, [pc, #132]	@ (80014f0 <HAL_InitTick+0xdc>)
 800146a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800146c:	4b1f      	ldr	r3, [pc, #124]	@ (80014ec <HAL_InitTick+0xd8>)
 800146e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001472:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001474:	4a1d      	ldr	r2, [pc, #116]	@ (80014ec <HAL_InitTick+0xd8>)
 8001476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001478:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800147a:	4b1c      	ldr	r3, [pc, #112]	@ (80014ec <HAL_InitTick+0xd8>)
 800147c:	2200      	movs	r2, #0
 800147e:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001480:	4b1a      	ldr	r3, [pc, #104]	@ (80014ec <HAL_InitTick+0xd8>)
 8001482:	2200      	movs	r2, #0
 8001484:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001486:	4b19      	ldr	r3, [pc, #100]	@ (80014ec <HAL_InitTick+0xd8>)
 8001488:	2200      	movs	r2, #0
 800148a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 800148c:	4817      	ldr	r0, [pc, #92]	@ (80014ec <HAL_InitTick+0xd8>)
 800148e:	f001 fc07 	bl	8002ca0 <HAL_TIM_Base_Init>
 8001492:	4603      	mov	r3, r0
 8001494:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001498:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800149c:	2b00      	cmp	r3, #0
 800149e:	d11b      	bne.n	80014d8 <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80014a0:	4812      	ldr	r0, [pc, #72]	@ (80014ec <HAL_InitTick+0xd8>)
 80014a2:	f001 fc4d 	bl	8002d40 <HAL_TIM_Base_Start_IT>
 80014a6:	4603      	mov	r3, r0
 80014a8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80014ac:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d111      	bne.n	80014d8 <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80014b4:	2019      	movs	r0, #25
 80014b6:	f000 fd46 	bl	8001f46 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	2b0f      	cmp	r3, #15
 80014be:	d808      	bhi.n	80014d2 <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 80014c0:	2200      	movs	r2, #0
 80014c2:	6879      	ldr	r1, [r7, #4]
 80014c4:	2019      	movs	r0, #25
 80014c6:	f000 fd22 	bl	8001f0e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80014ca:	4a0a      	ldr	r2, [pc, #40]	@ (80014f4 <HAL_InitTick+0xe0>)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	6013      	str	r3, [r2, #0]
 80014d0:	e002      	b.n	80014d8 <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 80014d2:	2301      	movs	r3, #1
 80014d4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80014d8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80014dc:	4618      	mov	r0, r3
 80014de:	3730      	adds	r7, #48	@ 0x30
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	40021000 	.word	0x40021000
 80014e8:	431bde83 	.word	0x431bde83
 80014ec:	2000013c 	.word	0x2000013c
 80014f0:	40012c00 	.word	0x40012c00
 80014f4:	20000008 	.word	0x20000008

080014f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80014fc:	bf00      	nop
 80014fe:	e7fd      	b.n	80014fc <NMI_Handler+0x4>

08001500 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001500:	b480      	push	{r7}
 8001502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001504:	bf00      	nop
 8001506:	e7fd      	b.n	8001504 <HardFault_Handler+0x4>

08001508 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800150c:	bf00      	nop
 800150e:	e7fd      	b.n	800150c <MemManage_Handler+0x4>

08001510 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001514:	bf00      	nop
 8001516:	e7fd      	b.n	8001514 <BusFault_Handler+0x4>

08001518 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800151c:	bf00      	nop
 800151e:	e7fd      	b.n	800151c <UsageFault_Handler+0x4>

08001520 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001524:	bf00      	nop
 8001526:	46bd      	mov	sp, r7
 8001528:	bc80      	pop	{r7}
 800152a:	4770      	bx	lr

0800152c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800152c:	b480      	push	{r7}
 800152e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001530:	bf00      	nop
 8001532:	46bd      	mov	sp, r7
 8001534:	bc80      	pop	{r7}
 8001536:	4770      	bx	lr

08001538 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800153c:	bf00      	nop
 800153e:	46bd      	mov	sp, r7
 8001540:	bc80      	pop	{r7}
 8001542:	4770      	bx	lr

08001544 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001544:	b480      	push	{r7}
 8001546:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001548:	bf00      	nop
 800154a:	46bd      	mov	sp, r7
 800154c:	bc80      	pop	{r7}
 800154e:	4770      	bx	lr

08001550 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001554:	4802      	ldr	r0, [pc, #8]	@ (8001560 <TIM1_UP_IRQHandler+0x10>)
 8001556:	f001 fd3f 	bl	8002fd8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800155a:	bf00      	nop
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	2000013c 	.word	0x2000013c

08001564 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b086      	sub	sp, #24
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800156c:	4a14      	ldr	r2, [pc, #80]	@ (80015c0 <_sbrk+0x5c>)
 800156e:	4b15      	ldr	r3, [pc, #84]	@ (80015c4 <_sbrk+0x60>)
 8001570:	1ad3      	subs	r3, r2, r3
 8001572:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001574:	697b      	ldr	r3, [r7, #20]
 8001576:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001578:	4b13      	ldr	r3, [pc, #76]	@ (80015c8 <_sbrk+0x64>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	2b00      	cmp	r3, #0
 800157e:	d102      	bne.n	8001586 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001580:	4b11      	ldr	r3, [pc, #68]	@ (80015c8 <_sbrk+0x64>)
 8001582:	4a12      	ldr	r2, [pc, #72]	@ (80015cc <_sbrk+0x68>)
 8001584:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001586:	4b10      	ldr	r3, [pc, #64]	@ (80015c8 <_sbrk+0x64>)
 8001588:	681a      	ldr	r2, [r3, #0]
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	4413      	add	r3, r2
 800158e:	693a      	ldr	r2, [r7, #16]
 8001590:	429a      	cmp	r2, r3
 8001592:	d207      	bcs.n	80015a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001594:	f002 fb1c 	bl	8003bd0 <__errno>
 8001598:	4603      	mov	r3, r0
 800159a:	220c      	movs	r2, #12
 800159c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800159e:	f04f 33ff 	mov.w	r3, #4294967295
 80015a2:	e009      	b.n	80015b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015a4:	4b08      	ldr	r3, [pc, #32]	@ (80015c8 <_sbrk+0x64>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015aa:	4b07      	ldr	r3, [pc, #28]	@ (80015c8 <_sbrk+0x64>)
 80015ac:	681a      	ldr	r2, [r3, #0]
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	4413      	add	r3, r2
 80015b2:	4a05      	ldr	r2, [pc, #20]	@ (80015c8 <_sbrk+0x64>)
 80015b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015b6:	68fb      	ldr	r3, [r7, #12]
}
 80015b8:	4618      	mov	r0, r3
 80015ba:	3718      	adds	r7, #24
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}
 80015c0:	20005000 	.word	0x20005000
 80015c4:	00000400 	.word	0x00000400
 80015c8:	20000184 	.word	0x20000184
 80015cc:	200002d8 	.word	0x200002d8

080015d0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80015d0:	b480      	push	{r7}
 80015d2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015d4:	bf00      	nop
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bc80      	pop	{r7}
 80015da:	4770      	bx	lr

080015dc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80015dc:	f7ff fff8 	bl	80015d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015e0:	480b      	ldr	r0, [pc, #44]	@ (8001610 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80015e2:	490c      	ldr	r1, [pc, #48]	@ (8001614 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80015e4:	4a0c      	ldr	r2, [pc, #48]	@ (8001618 <LoopFillZerobss+0x16>)
  movs r3, #0
 80015e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015e8:	e002      	b.n	80015f0 <LoopCopyDataInit>

080015ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015ee:	3304      	adds	r3, #4

080015f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015f4:	d3f9      	bcc.n	80015ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015f6:	4a09      	ldr	r2, [pc, #36]	@ (800161c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80015f8:	4c09      	ldr	r4, [pc, #36]	@ (8001620 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80015fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015fc:	e001      	b.n	8001602 <LoopFillZerobss>

080015fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001600:	3204      	adds	r2, #4

08001602 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001602:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001604:	d3fb      	bcc.n	80015fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001606:	f002 fae9 	bl	8003bdc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800160a:	f7ff fb5b 	bl	8000cc4 <main>
  bx lr
 800160e:	4770      	bx	lr
  ldr r0, =_sdata
 8001610:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001614:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001618:	08004578 	.word	0x08004578
  ldr r2, =_sbss
 800161c:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001620:	200002d4 	.word	0x200002d4

08001624 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001624:	e7fe      	b.n	8001624 <ADC1_2_IRQHandler>
	...

08001628 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800162c:	4b08      	ldr	r3, [pc, #32]	@ (8001650 <HAL_Init+0x28>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4a07      	ldr	r2, [pc, #28]	@ (8001650 <HAL_Init+0x28>)
 8001632:	f043 0310 	orr.w	r3, r3, #16
 8001636:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001638:	2003      	movs	r0, #3
 800163a:	f000 fc5d 	bl	8001ef8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800163e:	200f      	movs	r0, #15
 8001640:	f7ff fee8 	bl	8001414 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001644:	f7ff fdea 	bl	800121c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001648:	2300      	movs	r3, #0
}
 800164a:	4618      	mov	r0, r3
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	40022000 	.word	0x40022000

08001654 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001658:	4b05      	ldr	r3, [pc, #20]	@ (8001670 <HAL_IncTick+0x1c>)
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	461a      	mov	r2, r3
 800165e:	4b05      	ldr	r3, [pc, #20]	@ (8001674 <HAL_IncTick+0x20>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4413      	add	r3, r2
 8001664:	4a03      	ldr	r2, [pc, #12]	@ (8001674 <HAL_IncTick+0x20>)
 8001666:	6013      	str	r3, [r2, #0]
}
 8001668:	bf00      	nop
 800166a:	46bd      	mov	sp, r7
 800166c:	bc80      	pop	{r7}
 800166e:	4770      	bx	lr
 8001670:	2000000c 	.word	0x2000000c
 8001674:	20000188 	.word	0x20000188

08001678 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0
  return uwTick;
 800167c:	4b02      	ldr	r3, [pc, #8]	@ (8001688 <HAL_GetTick+0x10>)
 800167e:	681b      	ldr	r3, [r3, #0]
}
 8001680:	4618      	mov	r0, r3
 8001682:	46bd      	mov	sp, r7
 8001684:	bc80      	pop	{r7}
 8001686:	4770      	bx	lr
 8001688:	20000188 	.word	0x20000188

0800168c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b084      	sub	sp, #16
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001694:	f7ff fff0 	bl	8001678 <HAL_GetTick>
 8001698:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016a4:	d005      	beq.n	80016b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80016a6:	4b0a      	ldr	r3, [pc, #40]	@ (80016d0 <HAL_Delay+0x44>)
 80016a8:	781b      	ldrb	r3, [r3, #0]
 80016aa:	461a      	mov	r2, r3
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	4413      	add	r3, r2
 80016b0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80016b2:	bf00      	nop
 80016b4:	f7ff ffe0 	bl	8001678 <HAL_GetTick>
 80016b8:	4602      	mov	r2, r0
 80016ba:	68bb      	ldr	r3, [r7, #8]
 80016bc:	1ad3      	subs	r3, r2, r3
 80016be:	68fa      	ldr	r2, [r7, #12]
 80016c0:	429a      	cmp	r2, r3
 80016c2:	d8f7      	bhi.n	80016b4 <HAL_Delay+0x28>
  {
  }
}
 80016c4:	bf00      	nop
 80016c6:	bf00      	nop
 80016c8:	3710      	adds	r7, #16
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	2000000c 	.word	0x2000000c

080016d4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b084      	sub	sp, #16
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d101      	bne.n	80016e6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80016e2:	2301      	movs	r3, #1
 80016e4:	e0ed      	b.n	80018c2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016ec:	b2db      	uxtb	r3, r3
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d102      	bne.n	80016f8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80016f2:	6878      	ldr	r0, [r7, #4]
 80016f4:	f7ff fdc4 	bl	8001280 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	681a      	ldr	r2, [r3, #0]
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f042 0201 	orr.w	r2, r2, #1
 8001706:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001708:	f7ff ffb6 	bl	8001678 <HAL_GetTick>
 800170c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800170e:	e012      	b.n	8001736 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001710:	f7ff ffb2 	bl	8001678 <HAL_GetTick>
 8001714:	4602      	mov	r2, r0
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	1ad3      	subs	r3, r2, r3
 800171a:	2b0a      	cmp	r3, #10
 800171c:	d90b      	bls.n	8001736 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001722:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	2205      	movs	r2, #5
 800172e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001732:	2301      	movs	r3, #1
 8001734:	e0c5      	b.n	80018c2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	f003 0301 	and.w	r3, r3, #1
 8001740:	2b00      	cmp	r3, #0
 8001742:	d0e5      	beq.n	8001710 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	681a      	ldr	r2, [r3, #0]
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f022 0202 	bic.w	r2, r2, #2
 8001752:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001754:	f7ff ff90 	bl	8001678 <HAL_GetTick>
 8001758:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800175a:	e012      	b.n	8001782 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800175c:	f7ff ff8c 	bl	8001678 <HAL_GetTick>
 8001760:	4602      	mov	r2, r0
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	1ad3      	subs	r3, r2, r3
 8001766:	2b0a      	cmp	r3, #10
 8001768:	d90b      	bls.n	8001782 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800176e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	2205      	movs	r2, #5
 800177a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800177e:	2301      	movs	r3, #1
 8001780:	e09f      	b.n	80018c2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	685b      	ldr	r3, [r3, #4]
 8001788:	f003 0302 	and.w	r3, r3, #2
 800178c:	2b00      	cmp	r3, #0
 800178e:	d1e5      	bne.n	800175c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	7e1b      	ldrb	r3, [r3, #24]
 8001794:	2b01      	cmp	r3, #1
 8001796:	d108      	bne.n	80017aa <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	681a      	ldr	r2, [r3, #0]
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80017a6:	601a      	str	r2, [r3, #0]
 80017a8:	e007      	b.n	80017ba <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	681a      	ldr	r2, [r3, #0]
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80017b8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	7e5b      	ldrb	r3, [r3, #25]
 80017be:	2b01      	cmp	r3, #1
 80017c0:	d108      	bne.n	80017d4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	681a      	ldr	r2, [r3, #0]
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80017d0:	601a      	str	r2, [r3, #0]
 80017d2:	e007      	b.n	80017e4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	681a      	ldr	r2, [r3, #0]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80017e2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	7e9b      	ldrb	r3, [r3, #26]
 80017e8:	2b01      	cmp	r3, #1
 80017ea:	d108      	bne.n	80017fe <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	681a      	ldr	r2, [r3, #0]
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f042 0220 	orr.w	r2, r2, #32
 80017fa:	601a      	str	r2, [r3, #0]
 80017fc:	e007      	b.n	800180e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	681a      	ldr	r2, [r3, #0]
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f022 0220 	bic.w	r2, r2, #32
 800180c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	7edb      	ldrb	r3, [r3, #27]
 8001812:	2b01      	cmp	r3, #1
 8001814:	d108      	bne.n	8001828 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	681a      	ldr	r2, [r3, #0]
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f022 0210 	bic.w	r2, r2, #16
 8001824:	601a      	str	r2, [r3, #0]
 8001826:	e007      	b.n	8001838 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	681a      	ldr	r2, [r3, #0]
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f042 0210 	orr.w	r2, r2, #16
 8001836:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	7f1b      	ldrb	r3, [r3, #28]
 800183c:	2b01      	cmp	r3, #1
 800183e:	d108      	bne.n	8001852 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	681a      	ldr	r2, [r3, #0]
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f042 0208 	orr.w	r2, r2, #8
 800184e:	601a      	str	r2, [r3, #0]
 8001850:	e007      	b.n	8001862 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	681a      	ldr	r2, [r3, #0]
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f022 0208 	bic.w	r2, r2, #8
 8001860:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	7f5b      	ldrb	r3, [r3, #29]
 8001866:	2b01      	cmp	r3, #1
 8001868:	d108      	bne.n	800187c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	681a      	ldr	r2, [r3, #0]
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f042 0204 	orr.w	r2, r2, #4
 8001878:	601a      	str	r2, [r3, #0]
 800187a:	e007      	b.n	800188c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	681a      	ldr	r2, [r3, #0]
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f022 0204 	bic.w	r2, r2, #4
 800188a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	689a      	ldr	r2, [r3, #8]
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	68db      	ldr	r3, [r3, #12]
 8001894:	431a      	orrs	r2, r3
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	691b      	ldr	r3, [r3, #16]
 800189a:	431a      	orrs	r2, r3
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	695b      	ldr	r3, [r3, #20]
 80018a0:	ea42 0103 	orr.w	r1, r2, r3
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	1e5a      	subs	r2, r3, #1
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	430a      	orrs	r2, r1
 80018b0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	2200      	movs	r2, #0
 80018b6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	2201      	movs	r2, #1
 80018bc:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80018c0:	2300      	movs	r3, #0
}
 80018c2:	4618      	mov	r0, r3
 80018c4:	3710      	adds	r7, #16
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}

080018ca <HAL_CAN_DeInit>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_DeInit(CAN_HandleTypeDef *hcan)
{
 80018ca:	b580      	push	{r7, lr}
 80018cc:	b082      	sub	sp, #8
 80018ce:	af00      	add	r7, sp, #0
 80018d0:	6078      	str	r0, [r7, #4]
  /* Check CAN handle */
  if (hcan == NULL)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d101      	bne.n	80018dc <HAL_CAN_DeInit+0x12>
  {
    return HAL_ERROR;
 80018d8:	2301      	movs	r3, #1
 80018da:	e015      	b.n	8001908 <HAL_CAN_DeInit+0x3e>

  /* Check the parameters */
  assert_param(IS_CAN_ALL_INSTANCE(hcan->Instance));

  /* Stop the CAN module */
  (void)HAL_CAN_Stop(hcan);
 80018dc:	6878      	ldr	r0, [r7, #4]
 80018de:	f000 f924 	bl	8001b2a <HAL_CAN_Stop>
  /* DeInit the low level hardware: CLOCK, NVIC */
  hcan->MspDeInitCallback(hcan);

#else
  /* DeInit the low level hardware: CLOCK, NVIC */
  HAL_CAN_MspDeInit(hcan);
 80018e2:	6878      	ldr	r0, [r7, #4]
 80018e4:	f7ff fd2c 	bl	8001340 <HAL_CAN_MspDeInit>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Reset the CAN peripheral */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_RESET);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	681a      	ldr	r2, [r3, #0]
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80018f6:	601a      	str	r2, [r3, #0]

  /* Reset the CAN ErrorCode */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	2200      	movs	r2, #0
 80018fc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change CAN state */
  hcan->State = HAL_CAN_STATE_RESET;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	2200      	movs	r2, #0
 8001902:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001906:	2300      	movs	r3, #0
}
 8001908:	4618      	mov	r0, r3
 800190a:	3708      	adds	r7, #8
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}

08001910 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8001910:	b480      	push	{r7}
 8001912:	b087      	sub	sp, #28
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
 8001918:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001926:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001928:	7cfb      	ldrb	r3, [r7, #19]
 800192a:	2b01      	cmp	r3, #1
 800192c:	d003      	beq.n	8001936 <HAL_CAN_ConfigFilter+0x26>
 800192e:	7cfb      	ldrb	r3, [r7, #19]
 8001930:	2b02      	cmp	r3, #2
 8001932:	f040 80aa 	bne.w	8001a8a <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001936:	697b      	ldr	r3, [r7, #20]
 8001938:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800193c:	f043 0201 	orr.w	r2, r3, #1
 8001940:	697b      	ldr	r3, [r7, #20]
 8001942:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	695b      	ldr	r3, [r3, #20]
 800194a:	f003 031f 	and.w	r3, r3, #31
 800194e:	2201      	movs	r2, #1
 8001950:	fa02 f303 	lsl.w	r3, r2, r3
 8001954:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001956:	697b      	ldr	r3, [r7, #20]
 8001958:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	43db      	mvns	r3, r3
 8001960:	401a      	ands	r2, r3
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	69db      	ldr	r3, [r3, #28]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d123      	bne.n	80019b8 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001970:	697b      	ldr	r3, [r7, #20]
 8001972:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	43db      	mvns	r3, r3
 800197a:	401a      	ands	r2, r3
 800197c:	697b      	ldr	r3, [r7, #20]
 800197e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	68db      	ldr	r3, [r3, #12]
 8001986:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800198e:	683a      	ldr	r2, [r7, #0]
 8001990:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001992:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	3248      	adds	r2, #72	@ 0x48
 8001998:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	689b      	ldr	r3, [r3, #8]
 80019a0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80019ac:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80019ae:	6979      	ldr	r1, [r7, #20]
 80019b0:	3348      	adds	r3, #72	@ 0x48
 80019b2:	00db      	lsls	r3, r3, #3
 80019b4:	440b      	add	r3, r1
 80019b6:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	69db      	ldr	r3, [r3, #28]
 80019bc:	2b01      	cmp	r3, #1
 80019be:	d122      	bne.n	8001a06 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	431a      	orrs	r2, r3
 80019ca:	697b      	ldr	r3, [r7, #20]
 80019cc:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80019dc:	683a      	ldr	r2, [r7, #0]
 80019de:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80019e0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80019e2:	697b      	ldr	r3, [r7, #20]
 80019e4:	3248      	adds	r2, #72	@ 0x48
 80019e6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	689b      	ldr	r3, [r3, #8]
 80019ee:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	68db      	ldr	r3, [r3, #12]
 80019f4:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80019fa:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80019fc:	6979      	ldr	r1, [r7, #20]
 80019fe:	3348      	adds	r3, #72	@ 0x48
 8001a00:	00db      	lsls	r3, r3, #3
 8001a02:	440b      	add	r3, r1
 8001a04:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	699b      	ldr	r3, [r3, #24]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d109      	bne.n	8001a22 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001a0e:	697b      	ldr	r3, [r7, #20]
 8001a10:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	43db      	mvns	r3, r3
 8001a18:	401a      	ands	r2, r3
 8001a1a:	697b      	ldr	r3, [r7, #20]
 8001a1c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8001a20:	e007      	b.n	8001a32 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001a22:	697b      	ldr	r3, [r7, #20]
 8001a24:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	431a      	orrs	r2, r3
 8001a2c:	697b      	ldr	r3, [r7, #20]
 8001a2e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	691b      	ldr	r3, [r3, #16]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d109      	bne.n	8001a4e <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001a3a:	697b      	ldr	r3, [r7, #20]
 8001a3c:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	43db      	mvns	r3, r3
 8001a44:	401a      	ands	r2, r3
 8001a46:	697b      	ldr	r3, [r7, #20]
 8001a48:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8001a4c:	e007      	b.n	8001a5e <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001a4e:	697b      	ldr	r3, [r7, #20]
 8001a50:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	431a      	orrs	r2, r3
 8001a58:	697b      	ldr	r3, [r7, #20]
 8001a5a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	6a1b      	ldr	r3, [r3, #32]
 8001a62:	2b01      	cmp	r3, #1
 8001a64:	d107      	bne.n	8001a76 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001a66:	697b      	ldr	r3, [r7, #20]
 8001a68:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	431a      	orrs	r2, r3
 8001a70:	697b      	ldr	r3, [r7, #20]
 8001a72:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001a76:	697b      	ldr	r3, [r7, #20]
 8001a78:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001a7c:	f023 0201 	bic.w	r2, r3, #1
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8001a86:	2300      	movs	r3, #0
 8001a88:	e006      	b.n	8001a98 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a8e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001a96:	2301      	movs	r3, #1
  }
}
 8001a98:	4618      	mov	r0, r3
 8001a9a:	371c      	adds	r7, #28
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	bc80      	pop	{r7}
 8001aa0:	4770      	bx	lr

08001aa2 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001aa2:	b580      	push	{r7, lr}
 8001aa4:	b084      	sub	sp, #16
 8001aa6:	af00      	add	r7, sp, #0
 8001aa8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001ab0:	b2db      	uxtb	r3, r3
 8001ab2:	2b01      	cmp	r3, #1
 8001ab4:	d12e      	bne.n	8001b14 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	2202      	movs	r2, #2
 8001aba:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	681a      	ldr	r2, [r3, #0]
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f022 0201 	bic.w	r2, r2, #1
 8001acc:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001ace:	f7ff fdd3 	bl	8001678 <HAL_GetTick>
 8001ad2:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001ad4:	e012      	b.n	8001afc <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001ad6:	f7ff fdcf 	bl	8001678 <HAL_GetTick>
 8001ada:	4602      	mov	r2, r0
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	1ad3      	subs	r3, r2, r3
 8001ae0:	2b0a      	cmp	r3, #10
 8001ae2:	d90b      	bls.n	8001afc <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ae8:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2205      	movs	r2, #5
 8001af4:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001af8:	2301      	movs	r3, #1
 8001afa:	e012      	b.n	8001b22 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	f003 0301 	and.w	r3, r3, #1
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d1e5      	bne.n	8001ad6 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8001b10:	2300      	movs	r3, #0
 8001b12:	e006      	b.n	8001b22 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b18:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001b20:	2301      	movs	r3, #1
  }
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	3710      	adds	r7, #16
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}

08001b2a <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 8001b2a:	b580      	push	{r7, lr}
 8001b2c:	b084      	sub	sp, #16
 8001b2e:	af00      	add	r7, sp, #0
 8001b30:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b38:	b2db      	uxtb	r3, r3
 8001b3a:	2b02      	cmp	r3, #2
 8001b3c:	d133      	bne.n	8001ba6 <HAL_CAN_Stop+0x7c>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	681a      	ldr	r2, [r3, #0]
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f042 0201 	orr.w	r2, r2, #1
 8001b4c:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001b4e:	f7ff fd93 	bl	8001678 <HAL_GetTick>
 8001b52:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001b54:	e012      	b.n	8001b7c <HAL_CAN_Stop+0x52>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001b56:	f7ff fd8f 	bl	8001678 <HAL_GetTick>
 8001b5a:	4602      	mov	r2, r0
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	1ad3      	subs	r3, r2, r3
 8001b60:	2b0a      	cmp	r3, #10
 8001b62:	d90b      	bls.n	8001b7c <HAL_CAN_Stop+0x52>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b68:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	2205      	movs	r2, #5
 8001b74:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001b78:	2301      	movs	r3, #1
 8001b7a:	e01b      	b.n	8001bb4 <HAL_CAN_Stop+0x8a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	f003 0301 	and.w	r3, r3, #1
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d0e5      	beq.n	8001b56 <HAL_CAN_Stop+0x2c>
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	681a      	ldr	r2, [r3, #0]
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f022 0202 	bic.w	r2, r2, #2
 8001b98:	601a      	str	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2201      	movs	r2, #1
 8001b9e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	e006      	b.n	8001bb4 <HAL_CAN_Stop+0x8a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001baa:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001bb2:	2301      	movs	r3, #1
  }
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	3710      	adds	r7, #16
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}

08001bbc <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b089      	sub	sp, #36	@ 0x24
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	60f8      	str	r0, [r7, #12]
 8001bc4:	60b9      	str	r1, [r7, #8]
 8001bc6:	607a      	str	r2, [r7, #4]
 8001bc8:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001bd0:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	689b      	ldr	r3, [r3, #8]
 8001bd8:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001bda:	7ffb      	ldrb	r3, [r7, #31]
 8001bdc:	2b01      	cmp	r3, #1
 8001bde:	d003      	beq.n	8001be8 <HAL_CAN_AddTxMessage+0x2c>
 8001be0:	7ffb      	ldrb	r3, [r7, #31]
 8001be2:	2b02      	cmp	r3, #2
 8001be4:	f040 80ad 	bne.w	8001d42 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001be8:	69bb      	ldr	r3, [r7, #24]
 8001bea:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d10a      	bne.n	8001c08 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001bf2:	69bb      	ldr	r3, [r7, #24]
 8001bf4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d105      	bne.n	8001c08 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001bfc:	69bb      	ldr	r3, [r7, #24]
 8001bfe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	f000 8095 	beq.w	8001d32 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001c08:	69bb      	ldr	r3, [r7, #24]
 8001c0a:	0e1b      	lsrs	r3, r3, #24
 8001c0c:	f003 0303 	and.w	r3, r3, #3
 8001c10:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001c12:	2201      	movs	r2, #1
 8001c14:	697b      	ldr	r3, [r7, #20]
 8001c16:	409a      	lsls	r2, r3
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001c1c:	68bb      	ldr	r3, [r7, #8]
 8001c1e:	689b      	ldr	r3, [r3, #8]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d10d      	bne.n	8001c40 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001c24:	68bb      	ldr	r3, [r7, #8]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001c2a:	68bb      	ldr	r3, [r7, #8]
 8001c2c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001c2e:	68f9      	ldr	r1, [r7, #12]
 8001c30:	6809      	ldr	r1, [r1, #0]
 8001c32:	431a      	orrs	r2, r3
 8001c34:	697b      	ldr	r3, [r7, #20]
 8001c36:	3318      	adds	r3, #24
 8001c38:	011b      	lsls	r3, r3, #4
 8001c3a:	440b      	add	r3, r1
 8001c3c:	601a      	str	r2, [r3, #0]
 8001c3e:	e00f      	b.n	8001c60 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001c40:	68bb      	ldr	r3, [r7, #8]
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001c46:	68bb      	ldr	r3, [r7, #8]
 8001c48:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001c4a:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001c4c:	68bb      	ldr	r3, [r7, #8]
 8001c4e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001c50:	68f9      	ldr	r1, [r7, #12]
 8001c52:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001c54:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001c56:	697b      	ldr	r3, [r7, #20]
 8001c58:	3318      	adds	r3, #24
 8001c5a:	011b      	lsls	r3, r3, #4
 8001c5c:	440b      	add	r3, r1
 8001c5e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	6819      	ldr	r1, [r3, #0]
 8001c64:	68bb      	ldr	r3, [r7, #8]
 8001c66:	691a      	ldr	r2, [r3, #16]
 8001c68:	697b      	ldr	r3, [r7, #20]
 8001c6a:	3318      	adds	r3, #24
 8001c6c:	011b      	lsls	r3, r3, #4
 8001c6e:	440b      	add	r3, r1
 8001c70:	3304      	adds	r3, #4
 8001c72:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001c74:	68bb      	ldr	r3, [r7, #8]
 8001c76:	7d1b      	ldrb	r3, [r3, #20]
 8001c78:	2b01      	cmp	r3, #1
 8001c7a:	d111      	bne.n	8001ca0 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	681a      	ldr	r2, [r3, #0]
 8001c80:	697b      	ldr	r3, [r7, #20]
 8001c82:	3318      	adds	r3, #24
 8001c84:	011b      	lsls	r3, r3, #4
 8001c86:	4413      	add	r3, r2
 8001c88:	3304      	adds	r3, #4
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	68fa      	ldr	r2, [r7, #12]
 8001c8e:	6811      	ldr	r1, [r2, #0]
 8001c90:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	3318      	adds	r3, #24
 8001c98:	011b      	lsls	r3, r3, #4
 8001c9a:	440b      	add	r3, r1
 8001c9c:	3304      	adds	r3, #4
 8001c9e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	3307      	adds	r3, #7
 8001ca4:	781b      	ldrb	r3, [r3, #0]
 8001ca6:	061a      	lsls	r2, r3, #24
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	3306      	adds	r3, #6
 8001cac:	781b      	ldrb	r3, [r3, #0]
 8001cae:	041b      	lsls	r3, r3, #16
 8001cb0:	431a      	orrs	r2, r3
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	3305      	adds	r3, #5
 8001cb6:	781b      	ldrb	r3, [r3, #0]
 8001cb8:	021b      	lsls	r3, r3, #8
 8001cba:	4313      	orrs	r3, r2
 8001cbc:	687a      	ldr	r2, [r7, #4]
 8001cbe:	3204      	adds	r2, #4
 8001cc0:	7812      	ldrb	r2, [r2, #0]
 8001cc2:	4610      	mov	r0, r2
 8001cc4:	68fa      	ldr	r2, [r7, #12]
 8001cc6:	6811      	ldr	r1, [r2, #0]
 8001cc8:	ea43 0200 	orr.w	r2, r3, r0
 8001ccc:	697b      	ldr	r3, [r7, #20]
 8001cce:	011b      	lsls	r3, r3, #4
 8001cd0:	440b      	add	r3, r1
 8001cd2:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8001cd6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	3303      	adds	r3, #3
 8001cdc:	781b      	ldrb	r3, [r3, #0]
 8001cde:	061a      	lsls	r2, r3, #24
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	3302      	adds	r3, #2
 8001ce4:	781b      	ldrb	r3, [r3, #0]
 8001ce6:	041b      	lsls	r3, r3, #16
 8001ce8:	431a      	orrs	r2, r3
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	3301      	adds	r3, #1
 8001cee:	781b      	ldrb	r3, [r3, #0]
 8001cf0:	021b      	lsls	r3, r3, #8
 8001cf2:	4313      	orrs	r3, r2
 8001cf4:	687a      	ldr	r2, [r7, #4]
 8001cf6:	7812      	ldrb	r2, [r2, #0]
 8001cf8:	4610      	mov	r0, r2
 8001cfa:	68fa      	ldr	r2, [r7, #12]
 8001cfc:	6811      	ldr	r1, [r2, #0]
 8001cfe:	ea43 0200 	orr.w	r2, r3, r0
 8001d02:	697b      	ldr	r3, [r7, #20]
 8001d04:	011b      	lsls	r3, r3, #4
 8001d06:	440b      	add	r3, r1
 8001d08:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8001d0c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	681a      	ldr	r2, [r3, #0]
 8001d12:	697b      	ldr	r3, [r7, #20]
 8001d14:	3318      	adds	r3, #24
 8001d16:	011b      	lsls	r3, r3, #4
 8001d18:	4413      	add	r3, r2
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	68fa      	ldr	r2, [r7, #12]
 8001d1e:	6811      	ldr	r1, [r2, #0]
 8001d20:	f043 0201 	orr.w	r2, r3, #1
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	3318      	adds	r3, #24
 8001d28:	011b      	lsls	r3, r3, #4
 8001d2a:	440b      	add	r3, r1
 8001d2c:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	e00e      	b.n	8001d50 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d36:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8001d3e:	2301      	movs	r3, #1
 8001d40:	e006      	b.n	8001d50 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d46:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001d4e:	2301      	movs	r3, #1
  }
}
 8001d50:	4618      	mov	r0, r3
 8001d52:	3724      	adds	r7, #36	@ 0x24
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bc80      	pop	{r7}
 8001d58:	4770      	bx	lr

08001d5a <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001d5a:	b480      	push	{r7}
 8001d5c:	b085      	sub	sp, #20
 8001d5e:	af00      	add	r7, sp, #0
 8001d60:	6078      	str	r0, [r7, #4]
 8001d62:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d6a:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001d6c:	7bfb      	ldrb	r3, [r7, #15]
 8001d6e:	2b01      	cmp	r3, #1
 8001d70:	d002      	beq.n	8001d78 <HAL_CAN_ActivateNotification+0x1e>
 8001d72:	7bfb      	ldrb	r3, [r7, #15]
 8001d74:	2b02      	cmp	r3, #2
 8001d76:	d109      	bne.n	8001d8c <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	6959      	ldr	r1, [r3, #20]
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	683a      	ldr	r2, [r7, #0]
 8001d84:	430a      	orrs	r2, r1
 8001d86:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	e006      	b.n	8001d9a <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d90:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001d98:	2301      	movs	r3, #1
  }
}
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	3714      	adds	r7, #20
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bc80      	pop	{r7}
 8001da2:	4770      	bx	lr

08001da4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b085      	sub	sp, #20
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	f003 0307 	and.w	r3, r3, #7
 8001db2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001db4:	4b0c      	ldr	r3, [pc, #48]	@ (8001de8 <__NVIC_SetPriorityGrouping+0x44>)
 8001db6:	68db      	ldr	r3, [r3, #12]
 8001db8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001dba:	68ba      	ldr	r2, [r7, #8]
 8001dbc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001dc0:	4013      	ands	r3, r2
 8001dc2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001dc8:	68bb      	ldr	r3, [r7, #8]
 8001dca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001dcc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001dd0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001dd4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001dd6:	4a04      	ldr	r2, [pc, #16]	@ (8001de8 <__NVIC_SetPriorityGrouping+0x44>)
 8001dd8:	68bb      	ldr	r3, [r7, #8]
 8001dda:	60d3      	str	r3, [r2, #12]
}
 8001ddc:	bf00      	nop
 8001dde:	3714      	adds	r7, #20
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bc80      	pop	{r7}
 8001de4:	4770      	bx	lr
 8001de6:	bf00      	nop
 8001de8:	e000ed00 	.word	0xe000ed00

08001dec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001dec:	b480      	push	{r7}
 8001dee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001df0:	4b04      	ldr	r3, [pc, #16]	@ (8001e04 <__NVIC_GetPriorityGrouping+0x18>)
 8001df2:	68db      	ldr	r3, [r3, #12]
 8001df4:	0a1b      	lsrs	r3, r3, #8
 8001df6:	f003 0307 	and.w	r3, r3, #7
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bc80      	pop	{r7}
 8001e00:	4770      	bx	lr
 8001e02:	bf00      	nop
 8001e04:	e000ed00 	.word	0xe000ed00

08001e08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	b083      	sub	sp, #12
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	4603      	mov	r3, r0
 8001e10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	db0b      	blt.n	8001e32 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e1a:	79fb      	ldrb	r3, [r7, #7]
 8001e1c:	f003 021f 	and.w	r2, r3, #31
 8001e20:	4906      	ldr	r1, [pc, #24]	@ (8001e3c <__NVIC_EnableIRQ+0x34>)
 8001e22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e26:	095b      	lsrs	r3, r3, #5
 8001e28:	2001      	movs	r0, #1
 8001e2a:	fa00 f202 	lsl.w	r2, r0, r2
 8001e2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001e32:	bf00      	nop
 8001e34:	370c      	adds	r7, #12
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bc80      	pop	{r7}
 8001e3a:	4770      	bx	lr
 8001e3c:	e000e100 	.word	0xe000e100

08001e40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b083      	sub	sp, #12
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	4603      	mov	r3, r0
 8001e48:	6039      	str	r1, [r7, #0]
 8001e4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	db0a      	blt.n	8001e6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	b2da      	uxtb	r2, r3
 8001e58:	490c      	ldr	r1, [pc, #48]	@ (8001e8c <__NVIC_SetPriority+0x4c>)
 8001e5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e5e:	0112      	lsls	r2, r2, #4
 8001e60:	b2d2      	uxtb	r2, r2
 8001e62:	440b      	add	r3, r1
 8001e64:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e68:	e00a      	b.n	8001e80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	b2da      	uxtb	r2, r3
 8001e6e:	4908      	ldr	r1, [pc, #32]	@ (8001e90 <__NVIC_SetPriority+0x50>)
 8001e70:	79fb      	ldrb	r3, [r7, #7]
 8001e72:	f003 030f 	and.w	r3, r3, #15
 8001e76:	3b04      	subs	r3, #4
 8001e78:	0112      	lsls	r2, r2, #4
 8001e7a:	b2d2      	uxtb	r2, r2
 8001e7c:	440b      	add	r3, r1
 8001e7e:	761a      	strb	r2, [r3, #24]
}
 8001e80:	bf00      	nop
 8001e82:	370c      	adds	r7, #12
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bc80      	pop	{r7}
 8001e88:	4770      	bx	lr
 8001e8a:	bf00      	nop
 8001e8c:	e000e100 	.word	0xe000e100
 8001e90:	e000ed00 	.word	0xe000ed00

08001e94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b089      	sub	sp, #36	@ 0x24
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	60f8      	str	r0, [r7, #12]
 8001e9c:	60b9      	str	r1, [r7, #8]
 8001e9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	f003 0307 	and.w	r3, r3, #7
 8001ea6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ea8:	69fb      	ldr	r3, [r7, #28]
 8001eaa:	f1c3 0307 	rsb	r3, r3, #7
 8001eae:	2b04      	cmp	r3, #4
 8001eb0:	bf28      	it	cs
 8001eb2:	2304      	movcs	r3, #4
 8001eb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001eb6:	69fb      	ldr	r3, [r7, #28]
 8001eb8:	3304      	adds	r3, #4
 8001eba:	2b06      	cmp	r3, #6
 8001ebc:	d902      	bls.n	8001ec4 <NVIC_EncodePriority+0x30>
 8001ebe:	69fb      	ldr	r3, [r7, #28]
 8001ec0:	3b03      	subs	r3, #3
 8001ec2:	e000      	b.n	8001ec6 <NVIC_EncodePriority+0x32>
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ec8:	f04f 32ff 	mov.w	r2, #4294967295
 8001ecc:	69bb      	ldr	r3, [r7, #24]
 8001ece:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed2:	43da      	mvns	r2, r3
 8001ed4:	68bb      	ldr	r3, [r7, #8]
 8001ed6:	401a      	ands	r2, r3
 8001ed8:	697b      	ldr	r3, [r7, #20]
 8001eda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001edc:	f04f 31ff 	mov.w	r1, #4294967295
 8001ee0:	697b      	ldr	r3, [r7, #20]
 8001ee2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ee6:	43d9      	mvns	r1, r3
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001eec:	4313      	orrs	r3, r2
         );
}
 8001eee:	4618      	mov	r0, r3
 8001ef0:	3724      	adds	r7, #36	@ 0x24
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bc80      	pop	{r7}
 8001ef6:	4770      	bx	lr

08001ef8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b082      	sub	sp, #8
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f00:	6878      	ldr	r0, [r7, #4]
 8001f02:	f7ff ff4f 	bl	8001da4 <__NVIC_SetPriorityGrouping>
}
 8001f06:	bf00      	nop
 8001f08:	3708      	adds	r7, #8
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}

08001f0e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f0e:	b580      	push	{r7, lr}
 8001f10:	b086      	sub	sp, #24
 8001f12:	af00      	add	r7, sp, #0
 8001f14:	4603      	mov	r3, r0
 8001f16:	60b9      	str	r1, [r7, #8]
 8001f18:	607a      	str	r2, [r7, #4]
 8001f1a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f20:	f7ff ff64 	bl	8001dec <__NVIC_GetPriorityGrouping>
 8001f24:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f26:	687a      	ldr	r2, [r7, #4]
 8001f28:	68b9      	ldr	r1, [r7, #8]
 8001f2a:	6978      	ldr	r0, [r7, #20]
 8001f2c:	f7ff ffb2 	bl	8001e94 <NVIC_EncodePriority>
 8001f30:	4602      	mov	r2, r0
 8001f32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f36:	4611      	mov	r1, r2
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f7ff ff81 	bl	8001e40 <__NVIC_SetPriority>
}
 8001f3e:	bf00      	nop
 8001f40:	3718      	adds	r7, #24
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}

08001f46 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f46:	b580      	push	{r7, lr}
 8001f48:	b082      	sub	sp, #8
 8001f4a:	af00      	add	r7, sp, #0
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f54:	4618      	mov	r0, r3
 8001f56:	f7ff ff57 	bl	8001e08 <__NVIC_EnableIRQ>
}
 8001f5a:	bf00      	nop
 8001f5c:	3708      	adds	r7, #8
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}
	...

08001f64 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b08b      	sub	sp, #44	@ 0x2c
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
 8001f6c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001f72:	2300      	movs	r3, #0
 8001f74:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f76:	e169      	b.n	800224c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001f78:	2201      	movs	r2, #1
 8001f7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f80:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	69fa      	ldr	r2, [r7, #28]
 8001f88:	4013      	ands	r3, r2
 8001f8a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001f8c:	69ba      	ldr	r2, [r7, #24]
 8001f8e:	69fb      	ldr	r3, [r7, #28]
 8001f90:	429a      	cmp	r2, r3
 8001f92:	f040 8158 	bne.w	8002246 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	4a9a      	ldr	r2, [pc, #616]	@ (8002204 <HAL_GPIO_Init+0x2a0>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d05e      	beq.n	800205e <HAL_GPIO_Init+0xfa>
 8001fa0:	4a98      	ldr	r2, [pc, #608]	@ (8002204 <HAL_GPIO_Init+0x2a0>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d875      	bhi.n	8002092 <HAL_GPIO_Init+0x12e>
 8001fa6:	4a98      	ldr	r2, [pc, #608]	@ (8002208 <HAL_GPIO_Init+0x2a4>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d058      	beq.n	800205e <HAL_GPIO_Init+0xfa>
 8001fac:	4a96      	ldr	r2, [pc, #600]	@ (8002208 <HAL_GPIO_Init+0x2a4>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d86f      	bhi.n	8002092 <HAL_GPIO_Init+0x12e>
 8001fb2:	4a96      	ldr	r2, [pc, #600]	@ (800220c <HAL_GPIO_Init+0x2a8>)
 8001fb4:	4293      	cmp	r3, r2
 8001fb6:	d052      	beq.n	800205e <HAL_GPIO_Init+0xfa>
 8001fb8:	4a94      	ldr	r2, [pc, #592]	@ (800220c <HAL_GPIO_Init+0x2a8>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d869      	bhi.n	8002092 <HAL_GPIO_Init+0x12e>
 8001fbe:	4a94      	ldr	r2, [pc, #592]	@ (8002210 <HAL_GPIO_Init+0x2ac>)
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d04c      	beq.n	800205e <HAL_GPIO_Init+0xfa>
 8001fc4:	4a92      	ldr	r2, [pc, #584]	@ (8002210 <HAL_GPIO_Init+0x2ac>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d863      	bhi.n	8002092 <HAL_GPIO_Init+0x12e>
 8001fca:	4a92      	ldr	r2, [pc, #584]	@ (8002214 <HAL_GPIO_Init+0x2b0>)
 8001fcc:	4293      	cmp	r3, r2
 8001fce:	d046      	beq.n	800205e <HAL_GPIO_Init+0xfa>
 8001fd0:	4a90      	ldr	r2, [pc, #576]	@ (8002214 <HAL_GPIO_Init+0x2b0>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d85d      	bhi.n	8002092 <HAL_GPIO_Init+0x12e>
 8001fd6:	2b12      	cmp	r3, #18
 8001fd8:	d82a      	bhi.n	8002030 <HAL_GPIO_Init+0xcc>
 8001fda:	2b12      	cmp	r3, #18
 8001fdc:	d859      	bhi.n	8002092 <HAL_GPIO_Init+0x12e>
 8001fde:	a201      	add	r2, pc, #4	@ (adr r2, 8001fe4 <HAL_GPIO_Init+0x80>)
 8001fe0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fe4:	0800205f 	.word	0x0800205f
 8001fe8:	08002039 	.word	0x08002039
 8001fec:	0800204b 	.word	0x0800204b
 8001ff0:	0800208d 	.word	0x0800208d
 8001ff4:	08002093 	.word	0x08002093
 8001ff8:	08002093 	.word	0x08002093
 8001ffc:	08002093 	.word	0x08002093
 8002000:	08002093 	.word	0x08002093
 8002004:	08002093 	.word	0x08002093
 8002008:	08002093 	.word	0x08002093
 800200c:	08002093 	.word	0x08002093
 8002010:	08002093 	.word	0x08002093
 8002014:	08002093 	.word	0x08002093
 8002018:	08002093 	.word	0x08002093
 800201c:	08002093 	.word	0x08002093
 8002020:	08002093 	.word	0x08002093
 8002024:	08002093 	.word	0x08002093
 8002028:	08002041 	.word	0x08002041
 800202c:	08002055 	.word	0x08002055
 8002030:	4a79      	ldr	r2, [pc, #484]	@ (8002218 <HAL_GPIO_Init+0x2b4>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d013      	beq.n	800205e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002036:	e02c      	b.n	8002092 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	68db      	ldr	r3, [r3, #12]
 800203c:	623b      	str	r3, [r7, #32]
          break;
 800203e:	e029      	b.n	8002094 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	68db      	ldr	r3, [r3, #12]
 8002044:	3304      	adds	r3, #4
 8002046:	623b      	str	r3, [r7, #32]
          break;
 8002048:	e024      	b.n	8002094 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	68db      	ldr	r3, [r3, #12]
 800204e:	3308      	adds	r3, #8
 8002050:	623b      	str	r3, [r7, #32]
          break;
 8002052:	e01f      	b.n	8002094 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	68db      	ldr	r3, [r3, #12]
 8002058:	330c      	adds	r3, #12
 800205a:	623b      	str	r3, [r7, #32]
          break;
 800205c:	e01a      	b.n	8002094 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	689b      	ldr	r3, [r3, #8]
 8002062:	2b00      	cmp	r3, #0
 8002064:	d102      	bne.n	800206c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002066:	2304      	movs	r3, #4
 8002068:	623b      	str	r3, [r7, #32]
          break;
 800206a:	e013      	b.n	8002094 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	689b      	ldr	r3, [r3, #8]
 8002070:	2b01      	cmp	r3, #1
 8002072:	d105      	bne.n	8002080 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002074:	2308      	movs	r3, #8
 8002076:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	69fa      	ldr	r2, [r7, #28]
 800207c:	611a      	str	r2, [r3, #16]
          break;
 800207e:	e009      	b.n	8002094 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002080:	2308      	movs	r3, #8
 8002082:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	69fa      	ldr	r2, [r7, #28]
 8002088:	615a      	str	r2, [r3, #20]
          break;
 800208a:	e003      	b.n	8002094 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800208c:	2300      	movs	r3, #0
 800208e:	623b      	str	r3, [r7, #32]
          break;
 8002090:	e000      	b.n	8002094 <HAL_GPIO_Init+0x130>
          break;
 8002092:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002094:	69bb      	ldr	r3, [r7, #24]
 8002096:	2bff      	cmp	r3, #255	@ 0xff
 8002098:	d801      	bhi.n	800209e <HAL_GPIO_Init+0x13a>
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	e001      	b.n	80020a2 <HAL_GPIO_Init+0x13e>
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	3304      	adds	r3, #4
 80020a2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80020a4:	69bb      	ldr	r3, [r7, #24]
 80020a6:	2bff      	cmp	r3, #255	@ 0xff
 80020a8:	d802      	bhi.n	80020b0 <HAL_GPIO_Init+0x14c>
 80020aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ac:	009b      	lsls	r3, r3, #2
 80020ae:	e002      	b.n	80020b6 <HAL_GPIO_Init+0x152>
 80020b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020b2:	3b08      	subs	r3, #8
 80020b4:	009b      	lsls	r3, r3, #2
 80020b6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80020b8:	697b      	ldr	r3, [r7, #20]
 80020ba:	681a      	ldr	r2, [r3, #0]
 80020bc:	210f      	movs	r1, #15
 80020be:	693b      	ldr	r3, [r7, #16]
 80020c0:	fa01 f303 	lsl.w	r3, r1, r3
 80020c4:	43db      	mvns	r3, r3
 80020c6:	401a      	ands	r2, r3
 80020c8:	6a39      	ldr	r1, [r7, #32]
 80020ca:	693b      	ldr	r3, [r7, #16]
 80020cc:	fa01 f303 	lsl.w	r3, r1, r3
 80020d0:	431a      	orrs	r2, r3
 80020d2:	697b      	ldr	r3, [r7, #20]
 80020d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020de:	2b00      	cmp	r3, #0
 80020e0:	f000 80b1 	beq.w	8002246 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80020e4:	4b4d      	ldr	r3, [pc, #308]	@ (800221c <HAL_GPIO_Init+0x2b8>)
 80020e6:	699b      	ldr	r3, [r3, #24]
 80020e8:	4a4c      	ldr	r2, [pc, #304]	@ (800221c <HAL_GPIO_Init+0x2b8>)
 80020ea:	f043 0301 	orr.w	r3, r3, #1
 80020ee:	6193      	str	r3, [r2, #24]
 80020f0:	4b4a      	ldr	r3, [pc, #296]	@ (800221c <HAL_GPIO_Init+0x2b8>)
 80020f2:	699b      	ldr	r3, [r3, #24]
 80020f4:	f003 0301 	and.w	r3, r3, #1
 80020f8:	60bb      	str	r3, [r7, #8]
 80020fa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80020fc:	4a48      	ldr	r2, [pc, #288]	@ (8002220 <HAL_GPIO_Init+0x2bc>)
 80020fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002100:	089b      	lsrs	r3, r3, #2
 8002102:	3302      	adds	r3, #2
 8002104:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002108:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800210a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800210c:	f003 0303 	and.w	r3, r3, #3
 8002110:	009b      	lsls	r3, r3, #2
 8002112:	220f      	movs	r2, #15
 8002114:	fa02 f303 	lsl.w	r3, r2, r3
 8002118:	43db      	mvns	r3, r3
 800211a:	68fa      	ldr	r2, [r7, #12]
 800211c:	4013      	ands	r3, r2
 800211e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	4a40      	ldr	r2, [pc, #256]	@ (8002224 <HAL_GPIO_Init+0x2c0>)
 8002124:	4293      	cmp	r3, r2
 8002126:	d013      	beq.n	8002150 <HAL_GPIO_Init+0x1ec>
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	4a3f      	ldr	r2, [pc, #252]	@ (8002228 <HAL_GPIO_Init+0x2c4>)
 800212c:	4293      	cmp	r3, r2
 800212e:	d00d      	beq.n	800214c <HAL_GPIO_Init+0x1e8>
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	4a3e      	ldr	r2, [pc, #248]	@ (800222c <HAL_GPIO_Init+0x2c8>)
 8002134:	4293      	cmp	r3, r2
 8002136:	d007      	beq.n	8002148 <HAL_GPIO_Init+0x1e4>
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	4a3d      	ldr	r2, [pc, #244]	@ (8002230 <HAL_GPIO_Init+0x2cc>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d101      	bne.n	8002144 <HAL_GPIO_Init+0x1e0>
 8002140:	2303      	movs	r3, #3
 8002142:	e006      	b.n	8002152 <HAL_GPIO_Init+0x1ee>
 8002144:	2304      	movs	r3, #4
 8002146:	e004      	b.n	8002152 <HAL_GPIO_Init+0x1ee>
 8002148:	2302      	movs	r3, #2
 800214a:	e002      	b.n	8002152 <HAL_GPIO_Init+0x1ee>
 800214c:	2301      	movs	r3, #1
 800214e:	e000      	b.n	8002152 <HAL_GPIO_Init+0x1ee>
 8002150:	2300      	movs	r3, #0
 8002152:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002154:	f002 0203 	and.w	r2, r2, #3
 8002158:	0092      	lsls	r2, r2, #2
 800215a:	4093      	lsls	r3, r2
 800215c:	68fa      	ldr	r2, [r7, #12]
 800215e:	4313      	orrs	r3, r2
 8002160:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002162:	492f      	ldr	r1, [pc, #188]	@ (8002220 <HAL_GPIO_Init+0x2bc>)
 8002164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002166:	089b      	lsrs	r3, r3, #2
 8002168:	3302      	adds	r3, #2
 800216a:	68fa      	ldr	r2, [r7, #12]
 800216c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002178:	2b00      	cmp	r3, #0
 800217a:	d006      	beq.n	800218a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800217c:	4b2d      	ldr	r3, [pc, #180]	@ (8002234 <HAL_GPIO_Init+0x2d0>)
 800217e:	689a      	ldr	r2, [r3, #8]
 8002180:	492c      	ldr	r1, [pc, #176]	@ (8002234 <HAL_GPIO_Init+0x2d0>)
 8002182:	69bb      	ldr	r3, [r7, #24]
 8002184:	4313      	orrs	r3, r2
 8002186:	608b      	str	r3, [r1, #8]
 8002188:	e006      	b.n	8002198 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800218a:	4b2a      	ldr	r3, [pc, #168]	@ (8002234 <HAL_GPIO_Init+0x2d0>)
 800218c:	689a      	ldr	r2, [r3, #8]
 800218e:	69bb      	ldr	r3, [r7, #24]
 8002190:	43db      	mvns	r3, r3
 8002192:	4928      	ldr	r1, [pc, #160]	@ (8002234 <HAL_GPIO_Init+0x2d0>)
 8002194:	4013      	ands	r3, r2
 8002196:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d006      	beq.n	80021b2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80021a4:	4b23      	ldr	r3, [pc, #140]	@ (8002234 <HAL_GPIO_Init+0x2d0>)
 80021a6:	68da      	ldr	r2, [r3, #12]
 80021a8:	4922      	ldr	r1, [pc, #136]	@ (8002234 <HAL_GPIO_Init+0x2d0>)
 80021aa:	69bb      	ldr	r3, [r7, #24]
 80021ac:	4313      	orrs	r3, r2
 80021ae:	60cb      	str	r3, [r1, #12]
 80021b0:	e006      	b.n	80021c0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80021b2:	4b20      	ldr	r3, [pc, #128]	@ (8002234 <HAL_GPIO_Init+0x2d0>)
 80021b4:	68da      	ldr	r2, [r3, #12]
 80021b6:	69bb      	ldr	r3, [r7, #24]
 80021b8:	43db      	mvns	r3, r3
 80021ba:	491e      	ldr	r1, [pc, #120]	@ (8002234 <HAL_GPIO_Init+0x2d0>)
 80021bc:	4013      	ands	r3, r2
 80021be:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d006      	beq.n	80021da <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80021cc:	4b19      	ldr	r3, [pc, #100]	@ (8002234 <HAL_GPIO_Init+0x2d0>)
 80021ce:	685a      	ldr	r2, [r3, #4]
 80021d0:	4918      	ldr	r1, [pc, #96]	@ (8002234 <HAL_GPIO_Init+0x2d0>)
 80021d2:	69bb      	ldr	r3, [r7, #24]
 80021d4:	4313      	orrs	r3, r2
 80021d6:	604b      	str	r3, [r1, #4]
 80021d8:	e006      	b.n	80021e8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80021da:	4b16      	ldr	r3, [pc, #88]	@ (8002234 <HAL_GPIO_Init+0x2d0>)
 80021dc:	685a      	ldr	r2, [r3, #4]
 80021de:	69bb      	ldr	r3, [r7, #24]
 80021e0:	43db      	mvns	r3, r3
 80021e2:	4914      	ldr	r1, [pc, #80]	@ (8002234 <HAL_GPIO_Init+0x2d0>)
 80021e4:	4013      	ands	r3, r2
 80021e6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d021      	beq.n	8002238 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80021f4:	4b0f      	ldr	r3, [pc, #60]	@ (8002234 <HAL_GPIO_Init+0x2d0>)
 80021f6:	681a      	ldr	r2, [r3, #0]
 80021f8:	490e      	ldr	r1, [pc, #56]	@ (8002234 <HAL_GPIO_Init+0x2d0>)
 80021fa:	69bb      	ldr	r3, [r7, #24]
 80021fc:	4313      	orrs	r3, r2
 80021fe:	600b      	str	r3, [r1, #0]
 8002200:	e021      	b.n	8002246 <HAL_GPIO_Init+0x2e2>
 8002202:	bf00      	nop
 8002204:	10320000 	.word	0x10320000
 8002208:	10310000 	.word	0x10310000
 800220c:	10220000 	.word	0x10220000
 8002210:	10210000 	.word	0x10210000
 8002214:	10120000 	.word	0x10120000
 8002218:	10110000 	.word	0x10110000
 800221c:	40021000 	.word	0x40021000
 8002220:	40010000 	.word	0x40010000
 8002224:	40010800 	.word	0x40010800
 8002228:	40010c00 	.word	0x40010c00
 800222c:	40011000 	.word	0x40011000
 8002230:	40011400 	.word	0x40011400
 8002234:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002238:	4b0b      	ldr	r3, [pc, #44]	@ (8002268 <HAL_GPIO_Init+0x304>)
 800223a:	681a      	ldr	r2, [r3, #0]
 800223c:	69bb      	ldr	r3, [r7, #24]
 800223e:	43db      	mvns	r3, r3
 8002240:	4909      	ldr	r1, [pc, #36]	@ (8002268 <HAL_GPIO_Init+0x304>)
 8002242:	4013      	ands	r3, r2
 8002244:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002248:	3301      	adds	r3, #1
 800224a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	681a      	ldr	r2, [r3, #0]
 8002250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002252:	fa22 f303 	lsr.w	r3, r2, r3
 8002256:	2b00      	cmp	r3, #0
 8002258:	f47f ae8e 	bne.w	8001f78 <HAL_GPIO_Init+0x14>
  }
}
 800225c:	bf00      	nop
 800225e:	bf00      	nop
 8002260:	372c      	adds	r7, #44	@ 0x2c
 8002262:	46bd      	mov	sp, r7
 8002264:	bc80      	pop	{r7}
 8002266:	4770      	bx	lr
 8002268:	40010400 	.word	0x40010400

0800226c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800226c:	b480      	push	{r7}
 800226e:	b089      	sub	sp, #36	@ 0x24
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
 8002274:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002276:	2300      	movs	r3, #0
 8002278:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 800227a:	e09a      	b.n	80023b2 <HAL_GPIO_DeInit+0x146>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 800227c:	2201      	movs	r2, #1
 800227e:	69fb      	ldr	r3, [r7, #28]
 8002280:	fa02 f303 	lsl.w	r3, r2, r3
 8002284:	683a      	ldr	r2, [r7, #0]
 8002286:	4013      	ands	r3, r2
 8002288:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 800228a:	69bb      	ldr	r3, [r7, #24]
 800228c:	2b00      	cmp	r3, #0
 800228e:	f000 808d 	beq.w	80023ac <HAL_GPIO_DeInit+0x140>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
 8002292:	4a4e      	ldr	r2, [pc, #312]	@ (80023cc <HAL_GPIO_DeInit+0x160>)
 8002294:	69fb      	ldr	r3, [r7, #28]
 8002296:	089b      	lsrs	r3, r3, #2
 8002298:	3302      	adds	r3, #2
 800229a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800229e:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 80022a0:	69fb      	ldr	r3, [r7, #28]
 80022a2:	f003 0303 	and.w	r3, r3, #3
 80022a6:	009b      	lsls	r3, r3, #2
 80022a8:	220f      	movs	r2, #15
 80022aa:	fa02 f303 	lsl.w	r3, r2, r3
 80022ae:	697a      	ldr	r2, [r7, #20]
 80022b0:	4013      	ands	r3, r2
 80022b2:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	4a46      	ldr	r2, [pc, #280]	@ (80023d0 <HAL_GPIO_DeInit+0x164>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d013      	beq.n	80022e4 <HAL_GPIO_DeInit+0x78>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	4a45      	ldr	r2, [pc, #276]	@ (80023d4 <HAL_GPIO_DeInit+0x168>)
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d00d      	beq.n	80022e0 <HAL_GPIO_DeInit+0x74>
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	4a44      	ldr	r2, [pc, #272]	@ (80023d8 <HAL_GPIO_DeInit+0x16c>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d007      	beq.n	80022dc <HAL_GPIO_DeInit+0x70>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	4a43      	ldr	r2, [pc, #268]	@ (80023dc <HAL_GPIO_DeInit+0x170>)
 80022d0:	4293      	cmp	r3, r2
 80022d2:	d101      	bne.n	80022d8 <HAL_GPIO_DeInit+0x6c>
 80022d4:	2303      	movs	r3, #3
 80022d6:	e006      	b.n	80022e6 <HAL_GPIO_DeInit+0x7a>
 80022d8:	2304      	movs	r3, #4
 80022da:	e004      	b.n	80022e6 <HAL_GPIO_DeInit+0x7a>
 80022dc:	2302      	movs	r3, #2
 80022de:	e002      	b.n	80022e6 <HAL_GPIO_DeInit+0x7a>
 80022e0:	2301      	movs	r3, #1
 80022e2:	e000      	b.n	80022e6 <HAL_GPIO_DeInit+0x7a>
 80022e4:	2300      	movs	r3, #0
 80022e6:	69fa      	ldr	r2, [r7, #28]
 80022e8:	f002 0203 	and.w	r2, r2, #3
 80022ec:	0092      	lsls	r2, r2, #2
 80022ee:	4093      	lsls	r3, r2
 80022f0:	697a      	ldr	r2, [r7, #20]
 80022f2:	429a      	cmp	r2, r3
 80022f4:	d132      	bne.n	800235c <HAL_GPIO_DeInit+0xf0>
      {
        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 80022f6:	4b3a      	ldr	r3, [pc, #232]	@ (80023e0 <HAL_GPIO_DeInit+0x174>)
 80022f8:	681a      	ldr	r2, [r3, #0]
 80022fa:	69bb      	ldr	r3, [r7, #24]
 80022fc:	43db      	mvns	r3, r3
 80022fe:	4938      	ldr	r1, [pc, #224]	@ (80023e0 <HAL_GPIO_DeInit+0x174>)
 8002300:	4013      	ands	r3, r2
 8002302:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 8002304:	4b36      	ldr	r3, [pc, #216]	@ (80023e0 <HAL_GPIO_DeInit+0x174>)
 8002306:	685a      	ldr	r2, [r3, #4]
 8002308:	69bb      	ldr	r3, [r7, #24]
 800230a:	43db      	mvns	r3, r3
 800230c:	4934      	ldr	r1, [pc, #208]	@ (80023e0 <HAL_GPIO_DeInit+0x174>)
 800230e:	4013      	ands	r3, r2
 8002310:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 8002312:	4b33      	ldr	r3, [pc, #204]	@ (80023e0 <HAL_GPIO_DeInit+0x174>)
 8002314:	68da      	ldr	r2, [r3, #12]
 8002316:	69bb      	ldr	r3, [r7, #24]
 8002318:	43db      	mvns	r3, r3
 800231a:	4931      	ldr	r1, [pc, #196]	@ (80023e0 <HAL_GPIO_DeInit+0x174>)
 800231c:	4013      	ands	r3, r2
 800231e:	60cb      	str	r3, [r1, #12]
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 8002320:	4b2f      	ldr	r3, [pc, #188]	@ (80023e0 <HAL_GPIO_DeInit+0x174>)
 8002322:	689a      	ldr	r2, [r3, #8]
 8002324:	69bb      	ldr	r3, [r7, #24]
 8002326:	43db      	mvns	r3, r3
 8002328:	492d      	ldr	r1, [pc, #180]	@ (80023e0 <HAL_GPIO_DeInit+0x174>)
 800232a:	4013      	ands	r3, r2
 800232c:	608b      	str	r3, [r1, #8]
        
        tmp = 0x0FuL << (4u * (position & 0x03u));
 800232e:	69fb      	ldr	r3, [r7, #28]
 8002330:	f003 0303 	and.w	r3, r3, #3
 8002334:	009b      	lsls	r3, r3, #2
 8002336:	220f      	movs	r2, #15
 8002338:	fa02 f303 	lsl.w	r3, r2, r3
 800233c:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 800233e:	4a23      	ldr	r2, [pc, #140]	@ (80023cc <HAL_GPIO_DeInit+0x160>)
 8002340:	69fb      	ldr	r3, [r7, #28]
 8002342:	089b      	lsrs	r3, r3, #2
 8002344:	3302      	adds	r3, #2
 8002346:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800234a:	697b      	ldr	r3, [r7, #20]
 800234c:	43da      	mvns	r2, r3
 800234e:	481f      	ldr	r0, [pc, #124]	@ (80023cc <HAL_GPIO_DeInit+0x160>)
 8002350:	69fb      	ldr	r3, [r7, #28]
 8002352:	089b      	lsrs	r3, r3, #2
 8002354:	400a      	ands	r2, r1
 8002356:	3302      	adds	r3, #2
 8002358:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800235c:	69bb      	ldr	r3, [r7, #24]
 800235e:	2bff      	cmp	r3, #255	@ 0xff
 8002360:	d801      	bhi.n	8002366 <HAL_GPIO_DeInit+0xfa>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	e001      	b.n	800236a <HAL_GPIO_DeInit+0xfe>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	3304      	adds	r3, #4
 800236a:	613b      	str	r3, [r7, #16]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800236c:	69bb      	ldr	r3, [r7, #24]
 800236e:	2bff      	cmp	r3, #255	@ 0xff
 8002370:	d802      	bhi.n	8002378 <HAL_GPIO_DeInit+0x10c>
 8002372:	69fb      	ldr	r3, [r7, #28]
 8002374:	009b      	lsls	r3, r3, #2
 8002376:	e002      	b.n	800237e <HAL_GPIO_DeInit+0x112>
 8002378:	69fb      	ldr	r3, [r7, #28]
 800237a:	3b08      	subs	r3, #8
 800237c:	009b      	lsls	r3, r3, #2
 800237e:	60fb      	str	r3, [r7, #12]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 8002380:	693b      	ldr	r3, [r7, #16]
 8002382:	681a      	ldr	r2, [r3, #0]
 8002384:	210f      	movs	r1, #15
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	fa01 f303 	lsl.w	r3, r1, r3
 800238c:	43db      	mvns	r3, r3
 800238e:	401a      	ands	r2, r3
 8002390:	2104      	movs	r1, #4
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	fa01 f303 	lsl.w	r3, r1, r3
 8002398:	431a      	orrs	r2, r3
 800239a:	693b      	ldr	r3, [r7, #16]
 800239c:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	68da      	ldr	r2, [r3, #12]
 80023a2:	69bb      	ldr	r3, [r7, #24]
 80023a4:	43db      	mvns	r3, r3
 80023a6:	401a      	ands	r2, r3
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	60da      	str	r2, [r3, #12]
    }

    position++;
 80023ac:	69fb      	ldr	r3, [r7, #28]
 80023ae:	3301      	adds	r3, #1
 80023b0:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0u)
 80023b2:	683a      	ldr	r2, [r7, #0]
 80023b4:	69fb      	ldr	r3, [r7, #28]
 80023b6:	fa22 f303 	lsr.w	r3, r2, r3
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	f47f af5e 	bne.w	800227c <HAL_GPIO_DeInit+0x10>
  }
}
 80023c0:	bf00      	nop
 80023c2:	bf00      	nop
 80023c4:	3724      	adds	r7, #36	@ 0x24
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bc80      	pop	{r7}
 80023ca:	4770      	bx	lr
 80023cc:	40010000 	.word	0x40010000
 80023d0:	40010800 	.word	0x40010800
 80023d4:	40010c00 	.word	0x40010c00
 80023d8:	40011000 	.word	0x40011000
 80023dc:	40011400 	.word	0x40011400
 80023e0:	40010400 	.word	0x40010400

080023e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b083      	sub	sp, #12
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
 80023ec:	460b      	mov	r3, r1
 80023ee:	807b      	strh	r3, [r7, #2]
 80023f0:	4613      	mov	r3, r2
 80023f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80023f4:	787b      	ldrb	r3, [r7, #1]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d003      	beq.n	8002402 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80023fa:	887a      	ldrh	r2, [r7, #2]
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002400:	e003      	b.n	800240a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002402:	887b      	ldrh	r3, [r7, #2]
 8002404:	041a      	lsls	r2, r3, #16
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	611a      	str	r2, [r3, #16]
}
 800240a:	bf00      	nop
 800240c:	370c      	adds	r7, #12
 800240e:	46bd      	mov	sp, r7
 8002410:	bc80      	pop	{r7}
 8002412:	4770      	bx	lr

08002414 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002414:	b480      	push	{r7}
 8002416:	b085      	sub	sp, #20
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
 800241c:	460b      	mov	r3, r1
 800241e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	68db      	ldr	r3, [r3, #12]
 8002424:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002426:	887a      	ldrh	r2, [r7, #2]
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	4013      	ands	r3, r2
 800242c:	041a      	lsls	r2, r3, #16
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	43d9      	mvns	r1, r3
 8002432:	887b      	ldrh	r3, [r7, #2]
 8002434:	400b      	ands	r3, r1
 8002436:	431a      	orrs	r2, r3
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	611a      	str	r2, [r3, #16]
}
 800243c:	bf00      	nop
 800243e:	3714      	adds	r7, #20
 8002440:	46bd      	mov	sp, r7
 8002442:	bc80      	pop	{r7}
 8002444:	4770      	bx	lr
	...

08002448 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b086      	sub	sp, #24
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d101      	bne.n	800245a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002456:	2301      	movs	r3, #1
 8002458:	e272      	b.n	8002940 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f003 0301 	and.w	r3, r3, #1
 8002462:	2b00      	cmp	r3, #0
 8002464:	f000 8087 	beq.w	8002576 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002468:	4b92      	ldr	r3, [pc, #584]	@ (80026b4 <HAL_RCC_OscConfig+0x26c>)
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	f003 030c 	and.w	r3, r3, #12
 8002470:	2b04      	cmp	r3, #4
 8002472:	d00c      	beq.n	800248e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002474:	4b8f      	ldr	r3, [pc, #572]	@ (80026b4 <HAL_RCC_OscConfig+0x26c>)
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	f003 030c 	and.w	r3, r3, #12
 800247c:	2b08      	cmp	r3, #8
 800247e:	d112      	bne.n	80024a6 <HAL_RCC_OscConfig+0x5e>
 8002480:	4b8c      	ldr	r3, [pc, #560]	@ (80026b4 <HAL_RCC_OscConfig+0x26c>)
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002488:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800248c:	d10b      	bne.n	80024a6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800248e:	4b89      	ldr	r3, [pc, #548]	@ (80026b4 <HAL_RCC_OscConfig+0x26c>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002496:	2b00      	cmp	r3, #0
 8002498:	d06c      	beq.n	8002574 <HAL_RCC_OscConfig+0x12c>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d168      	bne.n	8002574 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80024a2:	2301      	movs	r3, #1
 80024a4:	e24c      	b.n	8002940 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80024ae:	d106      	bne.n	80024be <HAL_RCC_OscConfig+0x76>
 80024b0:	4b80      	ldr	r3, [pc, #512]	@ (80026b4 <HAL_RCC_OscConfig+0x26c>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a7f      	ldr	r2, [pc, #508]	@ (80026b4 <HAL_RCC_OscConfig+0x26c>)
 80024b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024ba:	6013      	str	r3, [r2, #0]
 80024bc:	e02e      	b.n	800251c <HAL_RCC_OscConfig+0xd4>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d10c      	bne.n	80024e0 <HAL_RCC_OscConfig+0x98>
 80024c6:	4b7b      	ldr	r3, [pc, #492]	@ (80026b4 <HAL_RCC_OscConfig+0x26c>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4a7a      	ldr	r2, [pc, #488]	@ (80026b4 <HAL_RCC_OscConfig+0x26c>)
 80024cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80024d0:	6013      	str	r3, [r2, #0]
 80024d2:	4b78      	ldr	r3, [pc, #480]	@ (80026b4 <HAL_RCC_OscConfig+0x26c>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4a77      	ldr	r2, [pc, #476]	@ (80026b4 <HAL_RCC_OscConfig+0x26c>)
 80024d8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80024dc:	6013      	str	r3, [r2, #0]
 80024de:	e01d      	b.n	800251c <HAL_RCC_OscConfig+0xd4>
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80024e8:	d10c      	bne.n	8002504 <HAL_RCC_OscConfig+0xbc>
 80024ea:	4b72      	ldr	r3, [pc, #456]	@ (80026b4 <HAL_RCC_OscConfig+0x26c>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4a71      	ldr	r2, [pc, #452]	@ (80026b4 <HAL_RCC_OscConfig+0x26c>)
 80024f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80024f4:	6013      	str	r3, [r2, #0]
 80024f6:	4b6f      	ldr	r3, [pc, #444]	@ (80026b4 <HAL_RCC_OscConfig+0x26c>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4a6e      	ldr	r2, [pc, #440]	@ (80026b4 <HAL_RCC_OscConfig+0x26c>)
 80024fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002500:	6013      	str	r3, [r2, #0]
 8002502:	e00b      	b.n	800251c <HAL_RCC_OscConfig+0xd4>
 8002504:	4b6b      	ldr	r3, [pc, #428]	@ (80026b4 <HAL_RCC_OscConfig+0x26c>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a6a      	ldr	r2, [pc, #424]	@ (80026b4 <HAL_RCC_OscConfig+0x26c>)
 800250a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800250e:	6013      	str	r3, [r2, #0]
 8002510:	4b68      	ldr	r3, [pc, #416]	@ (80026b4 <HAL_RCC_OscConfig+0x26c>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4a67      	ldr	r2, [pc, #412]	@ (80026b4 <HAL_RCC_OscConfig+0x26c>)
 8002516:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800251a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d013      	beq.n	800254c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002524:	f7ff f8a8 	bl	8001678 <HAL_GetTick>
 8002528:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800252a:	e008      	b.n	800253e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800252c:	f7ff f8a4 	bl	8001678 <HAL_GetTick>
 8002530:	4602      	mov	r2, r0
 8002532:	693b      	ldr	r3, [r7, #16]
 8002534:	1ad3      	subs	r3, r2, r3
 8002536:	2b64      	cmp	r3, #100	@ 0x64
 8002538:	d901      	bls.n	800253e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800253a:	2303      	movs	r3, #3
 800253c:	e200      	b.n	8002940 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800253e:	4b5d      	ldr	r3, [pc, #372]	@ (80026b4 <HAL_RCC_OscConfig+0x26c>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002546:	2b00      	cmp	r3, #0
 8002548:	d0f0      	beq.n	800252c <HAL_RCC_OscConfig+0xe4>
 800254a:	e014      	b.n	8002576 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800254c:	f7ff f894 	bl	8001678 <HAL_GetTick>
 8002550:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002552:	e008      	b.n	8002566 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002554:	f7ff f890 	bl	8001678 <HAL_GetTick>
 8002558:	4602      	mov	r2, r0
 800255a:	693b      	ldr	r3, [r7, #16]
 800255c:	1ad3      	subs	r3, r2, r3
 800255e:	2b64      	cmp	r3, #100	@ 0x64
 8002560:	d901      	bls.n	8002566 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002562:	2303      	movs	r3, #3
 8002564:	e1ec      	b.n	8002940 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002566:	4b53      	ldr	r3, [pc, #332]	@ (80026b4 <HAL_RCC_OscConfig+0x26c>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800256e:	2b00      	cmp	r3, #0
 8002570:	d1f0      	bne.n	8002554 <HAL_RCC_OscConfig+0x10c>
 8002572:	e000      	b.n	8002576 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002574:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f003 0302 	and.w	r3, r3, #2
 800257e:	2b00      	cmp	r3, #0
 8002580:	d063      	beq.n	800264a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002582:	4b4c      	ldr	r3, [pc, #304]	@ (80026b4 <HAL_RCC_OscConfig+0x26c>)
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	f003 030c 	and.w	r3, r3, #12
 800258a:	2b00      	cmp	r3, #0
 800258c:	d00b      	beq.n	80025a6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800258e:	4b49      	ldr	r3, [pc, #292]	@ (80026b4 <HAL_RCC_OscConfig+0x26c>)
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	f003 030c 	and.w	r3, r3, #12
 8002596:	2b08      	cmp	r3, #8
 8002598:	d11c      	bne.n	80025d4 <HAL_RCC_OscConfig+0x18c>
 800259a:	4b46      	ldr	r3, [pc, #280]	@ (80026b4 <HAL_RCC_OscConfig+0x26c>)
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d116      	bne.n	80025d4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025a6:	4b43      	ldr	r3, [pc, #268]	@ (80026b4 <HAL_RCC_OscConfig+0x26c>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f003 0302 	and.w	r3, r3, #2
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d005      	beq.n	80025be <HAL_RCC_OscConfig+0x176>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	691b      	ldr	r3, [r3, #16]
 80025b6:	2b01      	cmp	r3, #1
 80025b8:	d001      	beq.n	80025be <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	e1c0      	b.n	8002940 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025be:	4b3d      	ldr	r3, [pc, #244]	@ (80026b4 <HAL_RCC_OscConfig+0x26c>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	695b      	ldr	r3, [r3, #20]
 80025ca:	00db      	lsls	r3, r3, #3
 80025cc:	4939      	ldr	r1, [pc, #228]	@ (80026b4 <HAL_RCC_OscConfig+0x26c>)
 80025ce:	4313      	orrs	r3, r2
 80025d0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025d2:	e03a      	b.n	800264a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	691b      	ldr	r3, [r3, #16]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d020      	beq.n	800261e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025dc:	4b36      	ldr	r3, [pc, #216]	@ (80026b8 <HAL_RCC_OscConfig+0x270>)
 80025de:	2201      	movs	r2, #1
 80025e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025e2:	f7ff f849 	bl	8001678 <HAL_GetTick>
 80025e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025e8:	e008      	b.n	80025fc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025ea:	f7ff f845 	bl	8001678 <HAL_GetTick>
 80025ee:	4602      	mov	r2, r0
 80025f0:	693b      	ldr	r3, [r7, #16]
 80025f2:	1ad3      	subs	r3, r2, r3
 80025f4:	2b02      	cmp	r3, #2
 80025f6:	d901      	bls.n	80025fc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80025f8:	2303      	movs	r3, #3
 80025fa:	e1a1      	b.n	8002940 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025fc:	4b2d      	ldr	r3, [pc, #180]	@ (80026b4 <HAL_RCC_OscConfig+0x26c>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f003 0302 	and.w	r3, r3, #2
 8002604:	2b00      	cmp	r3, #0
 8002606:	d0f0      	beq.n	80025ea <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002608:	4b2a      	ldr	r3, [pc, #168]	@ (80026b4 <HAL_RCC_OscConfig+0x26c>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	695b      	ldr	r3, [r3, #20]
 8002614:	00db      	lsls	r3, r3, #3
 8002616:	4927      	ldr	r1, [pc, #156]	@ (80026b4 <HAL_RCC_OscConfig+0x26c>)
 8002618:	4313      	orrs	r3, r2
 800261a:	600b      	str	r3, [r1, #0]
 800261c:	e015      	b.n	800264a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800261e:	4b26      	ldr	r3, [pc, #152]	@ (80026b8 <HAL_RCC_OscConfig+0x270>)
 8002620:	2200      	movs	r2, #0
 8002622:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002624:	f7ff f828 	bl	8001678 <HAL_GetTick>
 8002628:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800262a:	e008      	b.n	800263e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800262c:	f7ff f824 	bl	8001678 <HAL_GetTick>
 8002630:	4602      	mov	r2, r0
 8002632:	693b      	ldr	r3, [r7, #16]
 8002634:	1ad3      	subs	r3, r2, r3
 8002636:	2b02      	cmp	r3, #2
 8002638:	d901      	bls.n	800263e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800263a:	2303      	movs	r3, #3
 800263c:	e180      	b.n	8002940 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800263e:	4b1d      	ldr	r3, [pc, #116]	@ (80026b4 <HAL_RCC_OscConfig+0x26c>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f003 0302 	and.w	r3, r3, #2
 8002646:	2b00      	cmp	r3, #0
 8002648:	d1f0      	bne.n	800262c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f003 0308 	and.w	r3, r3, #8
 8002652:	2b00      	cmp	r3, #0
 8002654:	d03a      	beq.n	80026cc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	699b      	ldr	r3, [r3, #24]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d019      	beq.n	8002692 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800265e:	4b17      	ldr	r3, [pc, #92]	@ (80026bc <HAL_RCC_OscConfig+0x274>)
 8002660:	2201      	movs	r2, #1
 8002662:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002664:	f7ff f808 	bl	8001678 <HAL_GetTick>
 8002668:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800266a:	e008      	b.n	800267e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800266c:	f7ff f804 	bl	8001678 <HAL_GetTick>
 8002670:	4602      	mov	r2, r0
 8002672:	693b      	ldr	r3, [r7, #16]
 8002674:	1ad3      	subs	r3, r2, r3
 8002676:	2b02      	cmp	r3, #2
 8002678:	d901      	bls.n	800267e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800267a:	2303      	movs	r3, #3
 800267c:	e160      	b.n	8002940 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800267e:	4b0d      	ldr	r3, [pc, #52]	@ (80026b4 <HAL_RCC_OscConfig+0x26c>)
 8002680:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002682:	f003 0302 	and.w	r3, r3, #2
 8002686:	2b00      	cmp	r3, #0
 8002688:	d0f0      	beq.n	800266c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800268a:	2001      	movs	r0, #1
 800268c:	f000 faea 	bl	8002c64 <RCC_Delay>
 8002690:	e01c      	b.n	80026cc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002692:	4b0a      	ldr	r3, [pc, #40]	@ (80026bc <HAL_RCC_OscConfig+0x274>)
 8002694:	2200      	movs	r2, #0
 8002696:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002698:	f7fe ffee 	bl	8001678 <HAL_GetTick>
 800269c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800269e:	e00f      	b.n	80026c0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026a0:	f7fe ffea 	bl	8001678 <HAL_GetTick>
 80026a4:	4602      	mov	r2, r0
 80026a6:	693b      	ldr	r3, [r7, #16]
 80026a8:	1ad3      	subs	r3, r2, r3
 80026aa:	2b02      	cmp	r3, #2
 80026ac:	d908      	bls.n	80026c0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80026ae:	2303      	movs	r3, #3
 80026b0:	e146      	b.n	8002940 <HAL_RCC_OscConfig+0x4f8>
 80026b2:	bf00      	nop
 80026b4:	40021000 	.word	0x40021000
 80026b8:	42420000 	.word	0x42420000
 80026bc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026c0:	4b92      	ldr	r3, [pc, #584]	@ (800290c <HAL_RCC_OscConfig+0x4c4>)
 80026c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026c4:	f003 0302 	and.w	r3, r3, #2
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d1e9      	bne.n	80026a0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f003 0304 	and.w	r3, r3, #4
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	f000 80a6 	beq.w	8002826 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026da:	2300      	movs	r3, #0
 80026dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026de:	4b8b      	ldr	r3, [pc, #556]	@ (800290c <HAL_RCC_OscConfig+0x4c4>)
 80026e0:	69db      	ldr	r3, [r3, #28]
 80026e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d10d      	bne.n	8002706 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026ea:	4b88      	ldr	r3, [pc, #544]	@ (800290c <HAL_RCC_OscConfig+0x4c4>)
 80026ec:	69db      	ldr	r3, [r3, #28]
 80026ee:	4a87      	ldr	r2, [pc, #540]	@ (800290c <HAL_RCC_OscConfig+0x4c4>)
 80026f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026f4:	61d3      	str	r3, [r2, #28]
 80026f6:	4b85      	ldr	r3, [pc, #532]	@ (800290c <HAL_RCC_OscConfig+0x4c4>)
 80026f8:	69db      	ldr	r3, [r3, #28]
 80026fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026fe:	60bb      	str	r3, [r7, #8]
 8002700:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002702:	2301      	movs	r3, #1
 8002704:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002706:	4b82      	ldr	r3, [pc, #520]	@ (8002910 <HAL_RCC_OscConfig+0x4c8>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800270e:	2b00      	cmp	r3, #0
 8002710:	d118      	bne.n	8002744 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002712:	4b7f      	ldr	r3, [pc, #508]	@ (8002910 <HAL_RCC_OscConfig+0x4c8>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4a7e      	ldr	r2, [pc, #504]	@ (8002910 <HAL_RCC_OscConfig+0x4c8>)
 8002718:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800271c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800271e:	f7fe ffab 	bl	8001678 <HAL_GetTick>
 8002722:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002724:	e008      	b.n	8002738 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002726:	f7fe ffa7 	bl	8001678 <HAL_GetTick>
 800272a:	4602      	mov	r2, r0
 800272c:	693b      	ldr	r3, [r7, #16]
 800272e:	1ad3      	subs	r3, r2, r3
 8002730:	2b64      	cmp	r3, #100	@ 0x64
 8002732:	d901      	bls.n	8002738 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002734:	2303      	movs	r3, #3
 8002736:	e103      	b.n	8002940 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002738:	4b75      	ldr	r3, [pc, #468]	@ (8002910 <HAL_RCC_OscConfig+0x4c8>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002740:	2b00      	cmp	r3, #0
 8002742:	d0f0      	beq.n	8002726 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	68db      	ldr	r3, [r3, #12]
 8002748:	2b01      	cmp	r3, #1
 800274a:	d106      	bne.n	800275a <HAL_RCC_OscConfig+0x312>
 800274c:	4b6f      	ldr	r3, [pc, #444]	@ (800290c <HAL_RCC_OscConfig+0x4c4>)
 800274e:	6a1b      	ldr	r3, [r3, #32]
 8002750:	4a6e      	ldr	r2, [pc, #440]	@ (800290c <HAL_RCC_OscConfig+0x4c4>)
 8002752:	f043 0301 	orr.w	r3, r3, #1
 8002756:	6213      	str	r3, [r2, #32]
 8002758:	e02d      	b.n	80027b6 <HAL_RCC_OscConfig+0x36e>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	68db      	ldr	r3, [r3, #12]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d10c      	bne.n	800277c <HAL_RCC_OscConfig+0x334>
 8002762:	4b6a      	ldr	r3, [pc, #424]	@ (800290c <HAL_RCC_OscConfig+0x4c4>)
 8002764:	6a1b      	ldr	r3, [r3, #32]
 8002766:	4a69      	ldr	r2, [pc, #420]	@ (800290c <HAL_RCC_OscConfig+0x4c4>)
 8002768:	f023 0301 	bic.w	r3, r3, #1
 800276c:	6213      	str	r3, [r2, #32]
 800276e:	4b67      	ldr	r3, [pc, #412]	@ (800290c <HAL_RCC_OscConfig+0x4c4>)
 8002770:	6a1b      	ldr	r3, [r3, #32]
 8002772:	4a66      	ldr	r2, [pc, #408]	@ (800290c <HAL_RCC_OscConfig+0x4c4>)
 8002774:	f023 0304 	bic.w	r3, r3, #4
 8002778:	6213      	str	r3, [r2, #32]
 800277a:	e01c      	b.n	80027b6 <HAL_RCC_OscConfig+0x36e>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	68db      	ldr	r3, [r3, #12]
 8002780:	2b05      	cmp	r3, #5
 8002782:	d10c      	bne.n	800279e <HAL_RCC_OscConfig+0x356>
 8002784:	4b61      	ldr	r3, [pc, #388]	@ (800290c <HAL_RCC_OscConfig+0x4c4>)
 8002786:	6a1b      	ldr	r3, [r3, #32]
 8002788:	4a60      	ldr	r2, [pc, #384]	@ (800290c <HAL_RCC_OscConfig+0x4c4>)
 800278a:	f043 0304 	orr.w	r3, r3, #4
 800278e:	6213      	str	r3, [r2, #32]
 8002790:	4b5e      	ldr	r3, [pc, #376]	@ (800290c <HAL_RCC_OscConfig+0x4c4>)
 8002792:	6a1b      	ldr	r3, [r3, #32]
 8002794:	4a5d      	ldr	r2, [pc, #372]	@ (800290c <HAL_RCC_OscConfig+0x4c4>)
 8002796:	f043 0301 	orr.w	r3, r3, #1
 800279a:	6213      	str	r3, [r2, #32]
 800279c:	e00b      	b.n	80027b6 <HAL_RCC_OscConfig+0x36e>
 800279e:	4b5b      	ldr	r3, [pc, #364]	@ (800290c <HAL_RCC_OscConfig+0x4c4>)
 80027a0:	6a1b      	ldr	r3, [r3, #32]
 80027a2:	4a5a      	ldr	r2, [pc, #360]	@ (800290c <HAL_RCC_OscConfig+0x4c4>)
 80027a4:	f023 0301 	bic.w	r3, r3, #1
 80027a8:	6213      	str	r3, [r2, #32]
 80027aa:	4b58      	ldr	r3, [pc, #352]	@ (800290c <HAL_RCC_OscConfig+0x4c4>)
 80027ac:	6a1b      	ldr	r3, [r3, #32]
 80027ae:	4a57      	ldr	r2, [pc, #348]	@ (800290c <HAL_RCC_OscConfig+0x4c4>)
 80027b0:	f023 0304 	bic.w	r3, r3, #4
 80027b4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	68db      	ldr	r3, [r3, #12]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d015      	beq.n	80027ea <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027be:	f7fe ff5b 	bl	8001678 <HAL_GetTick>
 80027c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027c4:	e00a      	b.n	80027dc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027c6:	f7fe ff57 	bl	8001678 <HAL_GetTick>
 80027ca:	4602      	mov	r2, r0
 80027cc:	693b      	ldr	r3, [r7, #16]
 80027ce:	1ad3      	subs	r3, r2, r3
 80027d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027d4:	4293      	cmp	r3, r2
 80027d6:	d901      	bls.n	80027dc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80027d8:	2303      	movs	r3, #3
 80027da:	e0b1      	b.n	8002940 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027dc:	4b4b      	ldr	r3, [pc, #300]	@ (800290c <HAL_RCC_OscConfig+0x4c4>)
 80027de:	6a1b      	ldr	r3, [r3, #32]
 80027e0:	f003 0302 	and.w	r3, r3, #2
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d0ee      	beq.n	80027c6 <HAL_RCC_OscConfig+0x37e>
 80027e8:	e014      	b.n	8002814 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027ea:	f7fe ff45 	bl	8001678 <HAL_GetTick>
 80027ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027f0:	e00a      	b.n	8002808 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027f2:	f7fe ff41 	bl	8001678 <HAL_GetTick>
 80027f6:	4602      	mov	r2, r0
 80027f8:	693b      	ldr	r3, [r7, #16]
 80027fa:	1ad3      	subs	r3, r2, r3
 80027fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002800:	4293      	cmp	r3, r2
 8002802:	d901      	bls.n	8002808 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002804:	2303      	movs	r3, #3
 8002806:	e09b      	b.n	8002940 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002808:	4b40      	ldr	r3, [pc, #256]	@ (800290c <HAL_RCC_OscConfig+0x4c4>)
 800280a:	6a1b      	ldr	r3, [r3, #32]
 800280c:	f003 0302 	and.w	r3, r3, #2
 8002810:	2b00      	cmp	r3, #0
 8002812:	d1ee      	bne.n	80027f2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002814:	7dfb      	ldrb	r3, [r7, #23]
 8002816:	2b01      	cmp	r3, #1
 8002818:	d105      	bne.n	8002826 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800281a:	4b3c      	ldr	r3, [pc, #240]	@ (800290c <HAL_RCC_OscConfig+0x4c4>)
 800281c:	69db      	ldr	r3, [r3, #28]
 800281e:	4a3b      	ldr	r2, [pc, #236]	@ (800290c <HAL_RCC_OscConfig+0x4c4>)
 8002820:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002824:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	69db      	ldr	r3, [r3, #28]
 800282a:	2b00      	cmp	r3, #0
 800282c:	f000 8087 	beq.w	800293e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002830:	4b36      	ldr	r3, [pc, #216]	@ (800290c <HAL_RCC_OscConfig+0x4c4>)
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	f003 030c 	and.w	r3, r3, #12
 8002838:	2b08      	cmp	r3, #8
 800283a:	d061      	beq.n	8002900 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	69db      	ldr	r3, [r3, #28]
 8002840:	2b02      	cmp	r3, #2
 8002842:	d146      	bne.n	80028d2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002844:	4b33      	ldr	r3, [pc, #204]	@ (8002914 <HAL_RCC_OscConfig+0x4cc>)
 8002846:	2200      	movs	r2, #0
 8002848:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800284a:	f7fe ff15 	bl	8001678 <HAL_GetTick>
 800284e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002850:	e008      	b.n	8002864 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002852:	f7fe ff11 	bl	8001678 <HAL_GetTick>
 8002856:	4602      	mov	r2, r0
 8002858:	693b      	ldr	r3, [r7, #16]
 800285a:	1ad3      	subs	r3, r2, r3
 800285c:	2b02      	cmp	r3, #2
 800285e:	d901      	bls.n	8002864 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002860:	2303      	movs	r3, #3
 8002862:	e06d      	b.n	8002940 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002864:	4b29      	ldr	r3, [pc, #164]	@ (800290c <HAL_RCC_OscConfig+0x4c4>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800286c:	2b00      	cmp	r3, #0
 800286e:	d1f0      	bne.n	8002852 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6a1b      	ldr	r3, [r3, #32]
 8002874:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002878:	d108      	bne.n	800288c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800287a:	4b24      	ldr	r3, [pc, #144]	@ (800290c <HAL_RCC_OscConfig+0x4c4>)
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	689b      	ldr	r3, [r3, #8]
 8002886:	4921      	ldr	r1, [pc, #132]	@ (800290c <HAL_RCC_OscConfig+0x4c4>)
 8002888:	4313      	orrs	r3, r2
 800288a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800288c:	4b1f      	ldr	r3, [pc, #124]	@ (800290c <HAL_RCC_OscConfig+0x4c4>)
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6a19      	ldr	r1, [r3, #32]
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800289c:	430b      	orrs	r3, r1
 800289e:	491b      	ldr	r1, [pc, #108]	@ (800290c <HAL_RCC_OscConfig+0x4c4>)
 80028a0:	4313      	orrs	r3, r2
 80028a2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80028a4:	4b1b      	ldr	r3, [pc, #108]	@ (8002914 <HAL_RCC_OscConfig+0x4cc>)
 80028a6:	2201      	movs	r2, #1
 80028a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028aa:	f7fe fee5 	bl	8001678 <HAL_GetTick>
 80028ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80028b0:	e008      	b.n	80028c4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028b2:	f7fe fee1 	bl	8001678 <HAL_GetTick>
 80028b6:	4602      	mov	r2, r0
 80028b8:	693b      	ldr	r3, [r7, #16]
 80028ba:	1ad3      	subs	r3, r2, r3
 80028bc:	2b02      	cmp	r3, #2
 80028be:	d901      	bls.n	80028c4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80028c0:	2303      	movs	r3, #3
 80028c2:	e03d      	b.n	8002940 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80028c4:	4b11      	ldr	r3, [pc, #68]	@ (800290c <HAL_RCC_OscConfig+0x4c4>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d0f0      	beq.n	80028b2 <HAL_RCC_OscConfig+0x46a>
 80028d0:	e035      	b.n	800293e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028d2:	4b10      	ldr	r3, [pc, #64]	@ (8002914 <HAL_RCC_OscConfig+0x4cc>)
 80028d4:	2200      	movs	r2, #0
 80028d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028d8:	f7fe fece 	bl	8001678 <HAL_GetTick>
 80028dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028de:	e008      	b.n	80028f2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028e0:	f7fe feca 	bl	8001678 <HAL_GetTick>
 80028e4:	4602      	mov	r2, r0
 80028e6:	693b      	ldr	r3, [r7, #16]
 80028e8:	1ad3      	subs	r3, r2, r3
 80028ea:	2b02      	cmp	r3, #2
 80028ec:	d901      	bls.n	80028f2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80028ee:	2303      	movs	r3, #3
 80028f0:	e026      	b.n	8002940 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028f2:	4b06      	ldr	r3, [pc, #24]	@ (800290c <HAL_RCC_OscConfig+0x4c4>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d1f0      	bne.n	80028e0 <HAL_RCC_OscConfig+0x498>
 80028fe:	e01e      	b.n	800293e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	69db      	ldr	r3, [r3, #28]
 8002904:	2b01      	cmp	r3, #1
 8002906:	d107      	bne.n	8002918 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002908:	2301      	movs	r3, #1
 800290a:	e019      	b.n	8002940 <HAL_RCC_OscConfig+0x4f8>
 800290c:	40021000 	.word	0x40021000
 8002910:	40007000 	.word	0x40007000
 8002914:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002918:	4b0b      	ldr	r3, [pc, #44]	@ (8002948 <HAL_RCC_OscConfig+0x500>)
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6a1b      	ldr	r3, [r3, #32]
 8002928:	429a      	cmp	r2, r3
 800292a:	d106      	bne.n	800293a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002936:	429a      	cmp	r2, r3
 8002938:	d001      	beq.n	800293e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	e000      	b.n	8002940 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800293e:	2300      	movs	r3, #0
}
 8002940:	4618      	mov	r0, r3
 8002942:	3718      	adds	r7, #24
 8002944:	46bd      	mov	sp, r7
 8002946:	bd80      	pop	{r7, pc}
 8002948:	40021000 	.word	0x40021000

0800294c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b084      	sub	sp, #16
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
 8002954:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d101      	bne.n	8002960 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800295c:	2301      	movs	r3, #1
 800295e:	e0d0      	b.n	8002b02 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002960:	4b6a      	ldr	r3, [pc, #424]	@ (8002b0c <HAL_RCC_ClockConfig+0x1c0>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f003 0307 	and.w	r3, r3, #7
 8002968:	683a      	ldr	r2, [r7, #0]
 800296a:	429a      	cmp	r2, r3
 800296c:	d910      	bls.n	8002990 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800296e:	4b67      	ldr	r3, [pc, #412]	@ (8002b0c <HAL_RCC_ClockConfig+0x1c0>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f023 0207 	bic.w	r2, r3, #7
 8002976:	4965      	ldr	r1, [pc, #404]	@ (8002b0c <HAL_RCC_ClockConfig+0x1c0>)
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	4313      	orrs	r3, r2
 800297c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800297e:	4b63      	ldr	r3, [pc, #396]	@ (8002b0c <HAL_RCC_ClockConfig+0x1c0>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f003 0307 	and.w	r3, r3, #7
 8002986:	683a      	ldr	r2, [r7, #0]
 8002988:	429a      	cmp	r2, r3
 800298a:	d001      	beq.n	8002990 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800298c:	2301      	movs	r3, #1
 800298e:	e0b8      	b.n	8002b02 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f003 0302 	and.w	r3, r3, #2
 8002998:	2b00      	cmp	r3, #0
 800299a:	d020      	beq.n	80029de <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f003 0304 	and.w	r3, r3, #4
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d005      	beq.n	80029b4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80029a8:	4b59      	ldr	r3, [pc, #356]	@ (8002b10 <HAL_RCC_ClockConfig+0x1c4>)
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	4a58      	ldr	r2, [pc, #352]	@ (8002b10 <HAL_RCC_ClockConfig+0x1c4>)
 80029ae:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80029b2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f003 0308 	and.w	r3, r3, #8
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d005      	beq.n	80029cc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80029c0:	4b53      	ldr	r3, [pc, #332]	@ (8002b10 <HAL_RCC_ClockConfig+0x1c4>)
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	4a52      	ldr	r2, [pc, #328]	@ (8002b10 <HAL_RCC_ClockConfig+0x1c4>)
 80029c6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80029ca:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029cc:	4b50      	ldr	r3, [pc, #320]	@ (8002b10 <HAL_RCC_ClockConfig+0x1c4>)
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	689b      	ldr	r3, [r3, #8]
 80029d8:	494d      	ldr	r1, [pc, #308]	@ (8002b10 <HAL_RCC_ClockConfig+0x1c4>)
 80029da:	4313      	orrs	r3, r2
 80029dc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f003 0301 	and.w	r3, r3, #1
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d040      	beq.n	8002a6c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	2b01      	cmp	r3, #1
 80029f0:	d107      	bne.n	8002a02 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029f2:	4b47      	ldr	r3, [pc, #284]	@ (8002b10 <HAL_RCC_ClockConfig+0x1c4>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d115      	bne.n	8002a2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e07f      	b.n	8002b02 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	2b02      	cmp	r3, #2
 8002a08:	d107      	bne.n	8002a1a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a0a:	4b41      	ldr	r3, [pc, #260]	@ (8002b10 <HAL_RCC_ClockConfig+0x1c4>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d109      	bne.n	8002a2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a16:	2301      	movs	r3, #1
 8002a18:	e073      	b.n	8002b02 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a1a:	4b3d      	ldr	r3, [pc, #244]	@ (8002b10 <HAL_RCC_ClockConfig+0x1c4>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f003 0302 	and.w	r3, r3, #2
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d101      	bne.n	8002a2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a26:	2301      	movs	r3, #1
 8002a28:	e06b      	b.n	8002b02 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a2a:	4b39      	ldr	r3, [pc, #228]	@ (8002b10 <HAL_RCC_ClockConfig+0x1c4>)
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	f023 0203 	bic.w	r2, r3, #3
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	4936      	ldr	r1, [pc, #216]	@ (8002b10 <HAL_RCC_ClockConfig+0x1c4>)
 8002a38:	4313      	orrs	r3, r2
 8002a3a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a3c:	f7fe fe1c 	bl	8001678 <HAL_GetTick>
 8002a40:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a42:	e00a      	b.n	8002a5a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a44:	f7fe fe18 	bl	8001678 <HAL_GetTick>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	1ad3      	subs	r3, r2, r3
 8002a4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d901      	bls.n	8002a5a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a56:	2303      	movs	r3, #3
 8002a58:	e053      	b.n	8002b02 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a5a:	4b2d      	ldr	r3, [pc, #180]	@ (8002b10 <HAL_RCC_ClockConfig+0x1c4>)
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	f003 020c 	and.w	r2, r3, #12
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	009b      	lsls	r3, r3, #2
 8002a68:	429a      	cmp	r2, r3
 8002a6a:	d1eb      	bne.n	8002a44 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002a6c:	4b27      	ldr	r3, [pc, #156]	@ (8002b0c <HAL_RCC_ClockConfig+0x1c0>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f003 0307 	and.w	r3, r3, #7
 8002a74:	683a      	ldr	r2, [r7, #0]
 8002a76:	429a      	cmp	r2, r3
 8002a78:	d210      	bcs.n	8002a9c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a7a:	4b24      	ldr	r3, [pc, #144]	@ (8002b0c <HAL_RCC_ClockConfig+0x1c0>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f023 0207 	bic.w	r2, r3, #7
 8002a82:	4922      	ldr	r1, [pc, #136]	@ (8002b0c <HAL_RCC_ClockConfig+0x1c0>)
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	4313      	orrs	r3, r2
 8002a88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a8a:	4b20      	ldr	r3, [pc, #128]	@ (8002b0c <HAL_RCC_ClockConfig+0x1c0>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f003 0307 	and.w	r3, r3, #7
 8002a92:	683a      	ldr	r2, [r7, #0]
 8002a94:	429a      	cmp	r2, r3
 8002a96:	d001      	beq.n	8002a9c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	e032      	b.n	8002b02 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f003 0304 	and.w	r3, r3, #4
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d008      	beq.n	8002aba <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002aa8:	4b19      	ldr	r3, [pc, #100]	@ (8002b10 <HAL_RCC_ClockConfig+0x1c4>)
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	68db      	ldr	r3, [r3, #12]
 8002ab4:	4916      	ldr	r1, [pc, #88]	@ (8002b10 <HAL_RCC_ClockConfig+0x1c4>)
 8002ab6:	4313      	orrs	r3, r2
 8002ab8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f003 0308 	and.w	r3, r3, #8
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d009      	beq.n	8002ada <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002ac6:	4b12      	ldr	r3, [pc, #72]	@ (8002b10 <HAL_RCC_ClockConfig+0x1c4>)
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	691b      	ldr	r3, [r3, #16]
 8002ad2:	00db      	lsls	r3, r3, #3
 8002ad4:	490e      	ldr	r1, [pc, #56]	@ (8002b10 <HAL_RCC_ClockConfig+0x1c4>)
 8002ad6:	4313      	orrs	r3, r2
 8002ad8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002ada:	f000 f821 	bl	8002b20 <HAL_RCC_GetSysClockFreq>
 8002ade:	4602      	mov	r2, r0
 8002ae0:	4b0b      	ldr	r3, [pc, #44]	@ (8002b10 <HAL_RCC_ClockConfig+0x1c4>)
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	091b      	lsrs	r3, r3, #4
 8002ae6:	f003 030f 	and.w	r3, r3, #15
 8002aea:	490a      	ldr	r1, [pc, #40]	@ (8002b14 <HAL_RCC_ClockConfig+0x1c8>)
 8002aec:	5ccb      	ldrb	r3, [r1, r3]
 8002aee:	fa22 f303 	lsr.w	r3, r2, r3
 8002af2:	4a09      	ldr	r2, [pc, #36]	@ (8002b18 <HAL_RCC_ClockConfig+0x1cc>)
 8002af4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002af6:	4b09      	ldr	r3, [pc, #36]	@ (8002b1c <HAL_RCC_ClockConfig+0x1d0>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4618      	mov	r0, r3
 8002afc:	f7fe fc8a 	bl	8001414 <HAL_InitTick>

  return HAL_OK;
 8002b00:	2300      	movs	r3, #0
}
 8002b02:	4618      	mov	r0, r3
 8002b04:	3710      	adds	r7, #16
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bd80      	pop	{r7, pc}
 8002b0a:	bf00      	nop
 8002b0c:	40022000 	.word	0x40022000
 8002b10:	40021000 	.word	0x40021000
 8002b14:	08004508 	.word	0x08004508
 8002b18:	20000004 	.word	0x20000004
 8002b1c:	20000008 	.word	0x20000008

08002b20 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b087      	sub	sp, #28
 8002b24:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002b26:	2300      	movs	r3, #0
 8002b28:	60fb      	str	r3, [r7, #12]
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	60bb      	str	r3, [r7, #8]
 8002b2e:	2300      	movs	r3, #0
 8002b30:	617b      	str	r3, [r7, #20]
 8002b32:	2300      	movs	r3, #0
 8002b34:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002b36:	2300      	movs	r3, #0
 8002b38:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002b3a:	4b1e      	ldr	r3, [pc, #120]	@ (8002bb4 <HAL_RCC_GetSysClockFreq+0x94>)
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	f003 030c 	and.w	r3, r3, #12
 8002b46:	2b04      	cmp	r3, #4
 8002b48:	d002      	beq.n	8002b50 <HAL_RCC_GetSysClockFreq+0x30>
 8002b4a:	2b08      	cmp	r3, #8
 8002b4c:	d003      	beq.n	8002b56 <HAL_RCC_GetSysClockFreq+0x36>
 8002b4e:	e027      	b.n	8002ba0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002b50:	4b19      	ldr	r3, [pc, #100]	@ (8002bb8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002b52:	613b      	str	r3, [r7, #16]
      break;
 8002b54:	e027      	b.n	8002ba6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	0c9b      	lsrs	r3, r3, #18
 8002b5a:	f003 030f 	and.w	r3, r3, #15
 8002b5e:	4a17      	ldr	r2, [pc, #92]	@ (8002bbc <HAL_RCC_GetSysClockFreq+0x9c>)
 8002b60:	5cd3      	ldrb	r3, [r2, r3]
 8002b62:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d010      	beq.n	8002b90 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002b6e:	4b11      	ldr	r3, [pc, #68]	@ (8002bb4 <HAL_RCC_GetSysClockFreq+0x94>)
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	0c5b      	lsrs	r3, r3, #17
 8002b74:	f003 0301 	and.w	r3, r3, #1
 8002b78:	4a11      	ldr	r2, [pc, #68]	@ (8002bc0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002b7a:	5cd3      	ldrb	r3, [r2, r3]
 8002b7c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	4a0d      	ldr	r2, [pc, #52]	@ (8002bb8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002b82:	fb03 f202 	mul.w	r2, r3, r2
 8002b86:	68bb      	ldr	r3, [r7, #8]
 8002b88:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b8c:	617b      	str	r3, [r7, #20]
 8002b8e:	e004      	b.n	8002b9a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	4a0c      	ldr	r2, [pc, #48]	@ (8002bc4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002b94:	fb02 f303 	mul.w	r3, r2, r3
 8002b98:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002b9a:	697b      	ldr	r3, [r7, #20]
 8002b9c:	613b      	str	r3, [r7, #16]
      break;
 8002b9e:	e002      	b.n	8002ba6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002ba0:	4b05      	ldr	r3, [pc, #20]	@ (8002bb8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002ba2:	613b      	str	r3, [r7, #16]
      break;
 8002ba4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ba6:	693b      	ldr	r3, [r7, #16]
}
 8002ba8:	4618      	mov	r0, r3
 8002baa:	371c      	adds	r7, #28
 8002bac:	46bd      	mov	sp, r7
 8002bae:	bc80      	pop	{r7}
 8002bb0:	4770      	bx	lr
 8002bb2:	bf00      	nop
 8002bb4:	40021000 	.word	0x40021000
 8002bb8:	007a1200 	.word	0x007a1200
 8002bbc:	08004520 	.word	0x08004520
 8002bc0:	08004530 	.word	0x08004530
 8002bc4:	003d0900 	.word	0x003d0900

08002bc8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002bcc:	4b02      	ldr	r3, [pc, #8]	@ (8002bd8 <HAL_RCC_GetHCLKFreq+0x10>)
 8002bce:	681b      	ldr	r3, [r3, #0]
}
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bc80      	pop	{r7}
 8002bd6:	4770      	bx	lr
 8002bd8:	20000004 	.word	0x20000004

08002bdc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002be0:	f7ff fff2 	bl	8002bc8 <HAL_RCC_GetHCLKFreq>
 8002be4:	4602      	mov	r2, r0
 8002be6:	4b05      	ldr	r3, [pc, #20]	@ (8002bfc <HAL_RCC_GetPCLK2Freq+0x20>)
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	0adb      	lsrs	r3, r3, #11
 8002bec:	f003 0307 	and.w	r3, r3, #7
 8002bf0:	4903      	ldr	r1, [pc, #12]	@ (8002c00 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002bf2:	5ccb      	ldrb	r3, [r1, r3]
 8002bf4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	bd80      	pop	{r7, pc}
 8002bfc:	40021000 	.word	0x40021000
 8002c00:	08004518 	.word	0x08004518

08002c04 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002c04:	b480      	push	{r7}
 8002c06:	b083      	sub	sp, #12
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
 8002c0c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	220f      	movs	r2, #15
 8002c12:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002c14:	4b11      	ldr	r3, [pc, #68]	@ (8002c5c <HAL_RCC_GetClockConfig+0x58>)
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	f003 0203 	and.w	r2, r3, #3
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002c20:	4b0e      	ldr	r3, [pc, #56]	@ (8002c5c <HAL_RCC_GetClockConfig+0x58>)
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002c2c:	4b0b      	ldr	r3, [pc, #44]	@ (8002c5c <HAL_RCC_GetClockConfig+0x58>)
 8002c2e:	685b      	ldr	r3, [r3, #4]
 8002c30:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002c38:	4b08      	ldr	r3, [pc, #32]	@ (8002c5c <HAL_RCC_GetClockConfig+0x58>)
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	08db      	lsrs	r3, r3, #3
 8002c3e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002c46:	4b06      	ldr	r3, [pc, #24]	@ (8002c60 <HAL_RCC_GetClockConfig+0x5c>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f003 0207 	and.w	r2, r3, #7
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8002c52:	bf00      	nop
 8002c54:	370c      	adds	r7, #12
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bc80      	pop	{r7}
 8002c5a:	4770      	bx	lr
 8002c5c:	40021000 	.word	0x40021000
 8002c60:	40022000 	.word	0x40022000

08002c64 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002c64:	b480      	push	{r7}
 8002c66:	b085      	sub	sp, #20
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002c6c:	4b0a      	ldr	r3, [pc, #40]	@ (8002c98 <RCC_Delay+0x34>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a0a      	ldr	r2, [pc, #40]	@ (8002c9c <RCC_Delay+0x38>)
 8002c72:	fba2 2303 	umull	r2, r3, r2, r3
 8002c76:	0a5b      	lsrs	r3, r3, #9
 8002c78:	687a      	ldr	r2, [r7, #4]
 8002c7a:	fb02 f303 	mul.w	r3, r2, r3
 8002c7e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002c80:	bf00      	nop
  }
  while (Delay --);
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	1e5a      	subs	r2, r3, #1
 8002c86:	60fa      	str	r2, [r7, #12]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d1f9      	bne.n	8002c80 <RCC_Delay+0x1c>
}
 8002c8c:	bf00      	nop
 8002c8e:	bf00      	nop
 8002c90:	3714      	adds	r7, #20
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bc80      	pop	{r7}
 8002c96:	4770      	bx	lr
 8002c98:	20000004 	.word	0x20000004
 8002c9c:	10624dd3 	.word	0x10624dd3

08002ca0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b082      	sub	sp, #8
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d101      	bne.n	8002cb2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	e041      	b.n	8002d36 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002cb8:	b2db      	uxtb	r3, r3
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d106      	bne.n	8002ccc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002cc6:	6878      	ldr	r0, [r7, #4]
 8002cc8:	f7fe fb58 	bl	800137c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2202      	movs	r2, #2
 8002cd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681a      	ldr	r2, [r3, #0]
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	3304      	adds	r3, #4
 8002cdc:	4619      	mov	r1, r3
 8002cde:	4610      	mov	r0, r2
 8002ce0:	f000 fc18 	bl	8003514 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2201      	movs	r2, #1
 8002ce8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2201      	movs	r2, #1
 8002cf0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2201      	movs	r2, #1
 8002cf8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2201      	movs	r2, #1
 8002d00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2201      	movs	r2, #1
 8002d08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2201      	movs	r2, #1
 8002d10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2201      	movs	r2, #1
 8002d18:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2201      	movs	r2, #1
 8002d20:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2201      	movs	r2, #1
 8002d28:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2201      	movs	r2, #1
 8002d30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002d34:	2300      	movs	r3, #0
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	3708      	adds	r7, #8
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}
	...

08002d40 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002d40:	b480      	push	{r7}
 8002d42:	b085      	sub	sp, #20
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d4e:	b2db      	uxtb	r3, r3
 8002d50:	2b01      	cmp	r3, #1
 8002d52:	d001      	beq.n	8002d58 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002d54:	2301      	movs	r3, #1
 8002d56:	e03a      	b.n	8002dce <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2202      	movs	r2, #2
 8002d5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	68da      	ldr	r2, [r3, #12]
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f042 0201 	orr.w	r2, r2, #1
 8002d6e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a18      	ldr	r2, [pc, #96]	@ (8002dd8 <HAL_TIM_Base_Start_IT+0x98>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d00e      	beq.n	8002d98 <HAL_TIM_Base_Start_IT+0x58>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d82:	d009      	beq.n	8002d98 <HAL_TIM_Base_Start_IT+0x58>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4a14      	ldr	r2, [pc, #80]	@ (8002ddc <HAL_TIM_Base_Start_IT+0x9c>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d004      	beq.n	8002d98 <HAL_TIM_Base_Start_IT+0x58>
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	4a13      	ldr	r2, [pc, #76]	@ (8002de0 <HAL_TIM_Base_Start_IT+0xa0>)
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d111      	bne.n	8002dbc <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	689b      	ldr	r3, [r3, #8]
 8002d9e:	f003 0307 	and.w	r3, r3, #7
 8002da2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	2b06      	cmp	r3, #6
 8002da8:	d010      	beq.n	8002dcc <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	681a      	ldr	r2, [r3, #0]
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f042 0201 	orr.w	r2, r2, #1
 8002db8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002dba:	e007      	b.n	8002dcc <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	681a      	ldr	r2, [r3, #0]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f042 0201 	orr.w	r2, r2, #1
 8002dca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002dcc:	2300      	movs	r3, #0
}
 8002dce:	4618      	mov	r0, r3
 8002dd0:	3714      	adds	r7, #20
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bc80      	pop	{r7}
 8002dd6:	4770      	bx	lr
 8002dd8:	40012c00 	.word	0x40012c00
 8002ddc:	40000400 	.word	0x40000400
 8002de0:	40000800 	.word	0x40000800

08002de4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b082      	sub	sp, #8
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d101      	bne.n	8002df6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002df2:	2301      	movs	r3, #1
 8002df4:	e041      	b.n	8002e7a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002dfc:	b2db      	uxtb	r3, r3
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d106      	bne.n	8002e10 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2200      	movs	r2, #0
 8002e06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002e0a:	6878      	ldr	r0, [r7, #4]
 8002e0c:	f000 f839 	bl	8002e82 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2202      	movs	r2, #2
 8002e14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681a      	ldr	r2, [r3, #0]
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	3304      	adds	r3, #4
 8002e20:	4619      	mov	r1, r3
 8002e22:	4610      	mov	r0, r2
 8002e24:	f000 fb76 	bl	8003514 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2201      	movs	r2, #1
 8002e2c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2201      	movs	r2, #1
 8002e34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2201      	movs	r2, #1
 8002e3c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2201      	movs	r2, #1
 8002e44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2201      	movs	r2, #1
 8002e54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2201      	movs	r2, #1
 8002e5c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2201      	movs	r2, #1
 8002e64:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2201      	movs	r2, #1
 8002e6c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2201      	movs	r2, #1
 8002e74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002e78:	2300      	movs	r3, #0
}
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	3708      	adds	r7, #8
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}

08002e82 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002e82:	b480      	push	{r7}
 8002e84:	b083      	sub	sp, #12
 8002e86:	af00      	add	r7, sp, #0
 8002e88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002e8a:	bf00      	nop
 8002e8c:	370c      	adds	r7, #12
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bc80      	pop	{r7}
 8002e92:	4770      	bx	lr

08002e94 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b084      	sub	sp, #16
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
 8002e9c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d109      	bne.n	8002eb8 <HAL_TIM_PWM_Start+0x24>
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002eaa:	b2db      	uxtb	r3, r3
 8002eac:	2b01      	cmp	r3, #1
 8002eae:	bf14      	ite	ne
 8002eb0:	2301      	movne	r3, #1
 8002eb2:	2300      	moveq	r3, #0
 8002eb4:	b2db      	uxtb	r3, r3
 8002eb6:	e022      	b.n	8002efe <HAL_TIM_PWM_Start+0x6a>
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	2b04      	cmp	r3, #4
 8002ebc:	d109      	bne.n	8002ed2 <HAL_TIM_PWM_Start+0x3e>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002ec4:	b2db      	uxtb	r3, r3
 8002ec6:	2b01      	cmp	r3, #1
 8002ec8:	bf14      	ite	ne
 8002eca:	2301      	movne	r3, #1
 8002ecc:	2300      	moveq	r3, #0
 8002ece:	b2db      	uxtb	r3, r3
 8002ed0:	e015      	b.n	8002efe <HAL_TIM_PWM_Start+0x6a>
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	2b08      	cmp	r3, #8
 8002ed6:	d109      	bne.n	8002eec <HAL_TIM_PWM_Start+0x58>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002ede:	b2db      	uxtb	r3, r3
 8002ee0:	2b01      	cmp	r3, #1
 8002ee2:	bf14      	ite	ne
 8002ee4:	2301      	movne	r3, #1
 8002ee6:	2300      	moveq	r3, #0
 8002ee8:	b2db      	uxtb	r3, r3
 8002eea:	e008      	b.n	8002efe <HAL_TIM_PWM_Start+0x6a>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ef2:	b2db      	uxtb	r3, r3
 8002ef4:	2b01      	cmp	r3, #1
 8002ef6:	bf14      	ite	ne
 8002ef8:	2301      	movne	r3, #1
 8002efa:	2300      	moveq	r3, #0
 8002efc:	b2db      	uxtb	r3, r3
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d001      	beq.n	8002f06 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002f02:	2301      	movs	r3, #1
 8002f04:	e05e      	b.n	8002fc4 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d104      	bne.n	8002f16 <HAL_TIM_PWM_Start+0x82>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2202      	movs	r2, #2
 8002f10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002f14:	e013      	b.n	8002f3e <HAL_TIM_PWM_Start+0xaa>
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	2b04      	cmp	r3, #4
 8002f1a:	d104      	bne.n	8002f26 <HAL_TIM_PWM_Start+0x92>
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2202      	movs	r2, #2
 8002f20:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002f24:	e00b      	b.n	8002f3e <HAL_TIM_PWM_Start+0xaa>
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	2b08      	cmp	r3, #8
 8002f2a:	d104      	bne.n	8002f36 <HAL_TIM_PWM_Start+0xa2>
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2202      	movs	r2, #2
 8002f30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002f34:	e003      	b.n	8002f3e <HAL_TIM_PWM_Start+0xaa>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2202      	movs	r2, #2
 8002f3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	2201      	movs	r2, #1
 8002f44:	6839      	ldr	r1, [r7, #0]
 8002f46:	4618      	mov	r0, r3
 8002f48:	f000 fd70 	bl	8003a2c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4a1e      	ldr	r2, [pc, #120]	@ (8002fcc <HAL_TIM_PWM_Start+0x138>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d107      	bne.n	8002f66 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002f64:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4a18      	ldr	r2, [pc, #96]	@ (8002fcc <HAL_TIM_PWM_Start+0x138>)
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	d00e      	beq.n	8002f8e <HAL_TIM_PWM_Start+0xfa>
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f78:	d009      	beq.n	8002f8e <HAL_TIM_PWM_Start+0xfa>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4a14      	ldr	r2, [pc, #80]	@ (8002fd0 <HAL_TIM_PWM_Start+0x13c>)
 8002f80:	4293      	cmp	r3, r2
 8002f82:	d004      	beq.n	8002f8e <HAL_TIM_PWM_Start+0xfa>
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a12      	ldr	r2, [pc, #72]	@ (8002fd4 <HAL_TIM_PWM_Start+0x140>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d111      	bne.n	8002fb2 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	689b      	ldr	r3, [r3, #8]
 8002f94:	f003 0307 	and.w	r3, r3, #7
 8002f98:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	2b06      	cmp	r3, #6
 8002f9e:	d010      	beq.n	8002fc2 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	681a      	ldr	r2, [r3, #0]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f042 0201 	orr.w	r2, r2, #1
 8002fae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fb0:	e007      	b.n	8002fc2 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	681a      	ldr	r2, [r3, #0]
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f042 0201 	orr.w	r2, r2, #1
 8002fc0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002fc2:	2300      	movs	r3, #0
}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	3710      	adds	r7, #16
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}
 8002fcc:	40012c00 	.word	0x40012c00
 8002fd0:	40000400 	.word	0x40000400
 8002fd4:	40000800 	.word	0x40000800

08002fd8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b084      	sub	sp, #16
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	68db      	ldr	r3, [r3, #12]
 8002fe6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	691b      	ldr	r3, [r3, #16]
 8002fee:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002ff0:	68bb      	ldr	r3, [r7, #8]
 8002ff2:	f003 0302 	and.w	r3, r3, #2
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d020      	beq.n	800303c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	f003 0302 	and.w	r3, r3, #2
 8003000:	2b00      	cmp	r3, #0
 8003002:	d01b      	beq.n	800303c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f06f 0202 	mvn.w	r2, #2
 800300c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2201      	movs	r2, #1
 8003012:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	699b      	ldr	r3, [r3, #24]
 800301a:	f003 0303 	and.w	r3, r3, #3
 800301e:	2b00      	cmp	r3, #0
 8003020:	d003      	beq.n	800302a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003022:	6878      	ldr	r0, [r7, #4]
 8003024:	f000 fa5a 	bl	80034dc <HAL_TIM_IC_CaptureCallback>
 8003028:	e005      	b.n	8003036 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800302a:	6878      	ldr	r0, [r7, #4]
 800302c:	f000 fa4d 	bl	80034ca <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003030:	6878      	ldr	r0, [r7, #4]
 8003032:	f000 fa5c 	bl	80034ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2200      	movs	r2, #0
 800303a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	f003 0304 	and.w	r3, r3, #4
 8003042:	2b00      	cmp	r3, #0
 8003044:	d020      	beq.n	8003088 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	f003 0304 	and.w	r3, r3, #4
 800304c:	2b00      	cmp	r3, #0
 800304e:	d01b      	beq.n	8003088 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f06f 0204 	mvn.w	r2, #4
 8003058:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2202      	movs	r2, #2
 800305e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	699b      	ldr	r3, [r3, #24]
 8003066:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800306a:	2b00      	cmp	r3, #0
 800306c:	d003      	beq.n	8003076 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800306e:	6878      	ldr	r0, [r7, #4]
 8003070:	f000 fa34 	bl	80034dc <HAL_TIM_IC_CaptureCallback>
 8003074:	e005      	b.n	8003082 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003076:	6878      	ldr	r0, [r7, #4]
 8003078:	f000 fa27 	bl	80034ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800307c:	6878      	ldr	r0, [r7, #4]
 800307e:	f000 fa36 	bl	80034ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2200      	movs	r2, #0
 8003086:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	f003 0308 	and.w	r3, r3, #8
 800308e:	2b00      	cmp	r3, #0
 8003090:	d020      	beq.n	80030d4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	f003 0308 	and.w	r3, r3, #8
 8003098:	2b00      	cmp	r3, #0
 800309a:	d01b      	beq.n	80030d4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f06f 0208 	mvn.w	r2, #8
 80030a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2204      	movs	r2, #4
 80030aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	69db      	ldr	r3, [r3, #28]
 80030b2:	f003 0303 	and.w	r3, r3, #3
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d003      	beq.n	80030c2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80030ba:	6878      	ldr	r0, [r7, #4]
 80030bc:	f000 fa0e 	bl	80034dc <HAL_TIM_IC_CaptureCallback>
 80030c0:	e005      	b.n	80030ce <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030c2:	6878      	ldr	r0, [r7, #4]
 80030c4:	f000 fa01 	bl	80034ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030c8:	6878      	ldr	r0, [r7, #4]
 80030ca:	f000 fa10 	bl	80034ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2200      	movs	r2, #0
 80030d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80030d4:	68bb      	ldr	r3, [r7, #8]
 80030d6:	f003 0310 	and.w	r3, r3, #16
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d020      	beq.n	8003120 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	f003 0310 	and.w	r3, r3, #16
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d01b      	beq.n	8003120 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f06f 0210 	mvn.w	r2, #16
 80030f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2208      	movs	r2, #8
 80030f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	69db      	ldr	r3, [r3, #28]
 80030fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003102:	2b00      	cmp	r3, #0
 8003104:	d003      	beq.n	800310e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003106:	6878      	ldr	r0, [r7, #4]
 8003108:	f000 f9e8 	bl	80034dc <HAL_TIM_IC_CaptureCallback>
 800310c:	e005      	b.n	800311a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800310e:	6878      	ldr	r0, [r7, #4]
 8003110:	f000 f9db 	bl	80034ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003114:	6878      	ldr	r0, [r7, #4]
 8003116:	f000 f9ea 	bl	80034ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2200      	movs	r2, #0
 800311e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	f003 0301 	and.w	r3, r3, #1
 8003126:	2b00      	cmp	r3, #0
 8003128:	d00c      	beq.n	8003144 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	f003 0301 	and.w	r3, r3, #1
 8003130:	2b00      	cmp	r3, #0
 8003132:	d007      	beq.n	8003144 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f06f 0201 	mvn.w	r2, #1
 800313c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800313e:	6878      	ldr	r0, [r7, #4]
 8003140:	f7fe f854 	bl	80011ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003144:	68bb      	ldr	r3, [r7, #8]
 8003146:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800314a:	2b00      	cmp	r3, #0
 800314c:	d00c      	beq.n	8003168 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003154:	2b00      	cmp	r3, #0
 8003156:	d007      	beq.n	8003168 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003160:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003162:	6878      	ldr	r0, [r7, #4]
 8003164:	f000 fced 	bl	8003b42 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003168:	68bb      	ldr	r3, [r7, #8]
 800316a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800316e:	2b00      	cmp	r3, #0
 8003170:	d00c      	beq.n	800318c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003178:	2b00      	cmp	r3, #0
 800317a:	d007      	beq.n	800318c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003184:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003186:	6878      	ldr	r0, [r7, #4]
 8003188:	f000 f9ba 	bl	8003500 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800318c:	68bb      	ldr	r3, [r7, #8]
 800318e:	f003 0320 	and.w	r3, r3, #32
 8003192:	2b00      	cmp	r3, #0
 8003194:	d00c      	beq.n	80031b0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	f003 0320 	and.w	r3, r3, #32
 800319c:	2b00      	cmp	r3, #0
 800319e:	d007      	beq.n	80031b0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f06f 0220 	mvn.w	r2, #32
 80031a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80031aa:	6878      	ldr	r0, [r7, #4]
 80031ac:	f000 fcc0 	bl	8003b30 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80031b0:	bf00      	nop
 80031b2:	3710      	adds	r7, #16
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bd80      	pop	{r7, pc}

080031b8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b086      	sub	sp, #24
 80031bc:	af00      	add	r7, sp, #0
 80031be:	60f8      	str	r0, [r7, #12]
 80031c0:	60b9      	str	r1, [r7, #8]
 80031c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031c4:	2300      	movs	r3, #0
 80031c6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80031ce:	2b01      	cmp	r3, #1
 80031d0:	d101      	bne.n	80031d6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80031d2:	2302      	movs	r3, #2
 80031d4:	e0ae      	b.n	8003334 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	2201      	movs	r2, #1
 80031da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2b0c      	cmp	r3, #12
 80031e2:	f200 809f 	bhi.w	8003324 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80031e6:	a201      	add	r2, pc, #4	@ (adr r2, 80031ec <HAL_TIM_PWM_ConfigChannel+0x34>)
 80031e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031ec:	08003221 	.word	0x08003221
 80031f0:	08003325 	.word	0x08003325
 80031f4:	08003325 	.word	0x08003325
 80031f8:	08003325 	.word	0x08003325
 80031fc:	08003261 	.word	0x08003261
 8003200:	08003325 	.word	0x08003325
 8003204:	08003325 	.word	0x08003325
 8003208:	08003325 	.word	0x08003325
 800320c:	080032a3 	.word	0x080032a3
 8003210:	08003325 	.word	0x08003325
 8003214:	08003325 	.word	0x08003325
 8003218:	08003325 	.word	0x08003325
 800321c:	080032e3 	.word	0x080032e3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	68b9      	ldr	r1, [r7, #8]
 8003226:	4618      	mov	r0, r3
 8003228:	f000 f9e2 	bl	80035f0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	699a      	ldr	r2, [r3, #24]
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f042 0208 	orr.w	r2, r2, #8
 800323a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	699a      	ldr	r2, [r3, #24]
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f022 0204 	bic.w	r2, r2, #4
 800324a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	6999      	ldr	r1, [r3, #24]
 8003252:	68bb      	ldr	r3, [r7, #8]
 8003254:	691a      	ldr	r2, [r3, #16]
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	430a      	orrs	r2, r1
 800325c:	619a      	str	r2, [r3, #24]
      break;
 800325e:	e064      	b.n	800332a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	68b9      	ldr	r1, [r7, #8]
 8003266:	4618      	mov	r0, r3
 8003268:	f000 fa28 	bl	80036bc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	699a      	ldr	r2, [r3, #24]
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800327a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	699a      	ldr	r2, [r3, #24]
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800328a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	6999      	ldr	r1, [r3, #24]
 8003292:	68bb      	ldr	r3, [r7, #8]
 8003294:	691b      	ldr	r3, [r3, #16]
 8003296:	021a      	lsls	r2, r3, #8
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	430a      	orrs	r2, r1
 800329e:	619a      	str	r2, [r3, #24]
      break;
 80032a0:	e043      	b.n	800332a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	68b9      	ldr	r1, [r7, #8]
 80032a8:	4618      	mov	r0, r3
 80032aa:	f000 fa71 	bl	8003790 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	69da      	ldr	r2, [r3, #28]
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f042 0208 	orr.w	r2, r2, #8
 80032bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	69da      	ldr	r2, [r3, #28]
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f022 0204 	bic.w	r2, r2, #4
 80032cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	69d9      	ldr	r1, [r3, #28]
 80032d4:	68bb      	ldr	r3, [r7, #8]
 80032d6:	691a      	ldr	r2, [r3, #16]
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	430a      	orrs	r2, r1
 80032de:	61da      	str	r2, [r3, #28]
      break;
 80032e0:	e023      	b.n	800332a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	68b9      	ldr	r1, [r7, #8]
 80032e8:	4618      	mov	r0, r3
 80032ea:	f000 fabb 	bl	8003864 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	69da      	ldr	r2, [r3, #28]
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80032fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	69da      	ldr	r2, [r3, #28]
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800330c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	69d9      	ldr	r1, [r3, #28]
 8003314:	68bb      	ldr	r3, [r7, #8]
 8003316:	691b      	ldr	r3, [r3, #16]
 8003318:	021a      	lsls	r2, r3, #8
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	430a      	orrs	r2, r1
 8003320:	61da      	str	r2, [r3, #28]
      break;
 8003322:	e002      	b.n	800332a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003324:	2301      	movs	r3, #1
 8003326:	75fb      	strb	r3, [r7, #23]
      break;
 8003328:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	2200      	movs	r2, #0
 800332e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003332:	7dfb      	ldrb	r3, [r7, #23]
}
 8003334:	4618      	mov	r0, r3
 8003336:	3718      	adds	r7, #24
 8003338:	46bd      	mov	sp, r7
 800333a:	bd80      	pop	{r7, pc}

0800333c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b084      	sub	sp, #16
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
 8003344:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003346:	2300      	movs	r3, #0
 8003348:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003350:	2b01      	cmp	r3, #1
 8003352:	d101      	bne.n	8003358 <HAL_TIM_ConfigClockSource+0x1c>
 8003354:	2302      	movs	r3, #2
 8003356:	e0b4      	b.n	80034c2 <HAL_TIM_ConfigClockSource+0x186>
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2201      	movs	r2, #1
 800335c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2202      	movs	r2, #2
 8003364:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	689b      	ldr	r3, [r3, #8]
 800336e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003370:	68bb      	ldr	r3, [r7, #8]
 8003372:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003376:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003378:	68bb      	ldr	r3, [r7, #8]
 800337a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800337e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	68ba      	ldr	r2, [r7, #8]
 8003386:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003390:	d03e      	beq.n	8003410 <HAL_TIM_ConfigClockSource+0xd4>
 8003392:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003396:	f200 8087 	bhi.w	80034a8 <HAL_TIM_ConfigClockSource+0x16c>
 800339a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800339e:	f000 8086 	beq.w	80034ae <HAL_TIM_ConfigClockSource+0x172>
 80033a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033a6:	d87f      	bhi.n	80034a8 <HAL_TIM_ConfigClockSource+0x16c>
 80033a8:	2b70      	cmp	r3, #112	@ 0x70
 80033aa:	d01a      	beq.n	80033e2 <HAL_TIM_ConfigClockSource+0xa6>
 80033ac:	2b70      	cmp	r3, #112	@ 0x70
 80033ae:	d87b      	bhi.n	80034a8 <HAL_TIM_ConfigClockSource+0x16c>
 80033b0:	2b60      	cmp	r3, #96	@ 0x60
 80033b2:	d050      	beq.n	8003456 <HAL_TIM_ConfigClockSource+0x11a>
 80033b4:	2b60      	cmp	r3, #96	@ 0x60
 80033b6:	d877      	bhi.n	80034a8 <HAL_TIM_ConfigClockSource+0x16c>
 80033b8:	2b50      	cmp	r3, #80	@ 0x50
 80033ba:	d03c      	beq.n	8003436 <HAL_TIM_ConfigClockSource+0xfa>
 80033bc:	2b50      	cmp	r3, #80	@ 0x50
 80033be:	d873      	bhi.n	80034a8 <HAL_TIM_ConfigClockSource+0x16c>
 80033c0:	2b40      	cmp	r3, #64	@ 0x40
 80033c2:	d058      	beq.n	8003476 <HAL_TIM_ConfigClockSource+0x13a>
 80033c4:	2b40      	cmp	r3, #64	@ 0x40
 80033c6:	d86f      	bhi.n	80034a8 <HAL_TIM_ConfigClockSource+0x16c>
 80033c8:	2b30      	cmp	r3, #48	@ 0x30
 80033ca:	d064      	beq.n	8003496 <HAL_TIM_ConfigClockSource+0x15a>
 80033cc:	2b30      	cmp	r3, #48	@ 0x30
 80033ce:	d86b      	bhi.n	80034a8 <HAL_TIM_ConfigClockSource+0x16c>
 80033d0:	2b20      	cmp	r3, #32
 80033d2:	d060      	beq.n	8003496 <HAL_TIM_ConfigClockSource+0x15a>
 80033d4:	2b20      	cmp	r3, #32
 80033d6:	d867      	bhi.n	80034a8 <HAL_TIM_ConfigClockSource+0x16c>
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d05c      	beq.n	8003496 <HAL_TIM_ConfigClockSource+0x15a>
 80033dc:	2b10      	cmp	r3, #16
 80033de:	d05a      	beq.n	8003496 <HAL_TIM_ConfigClockSource+0x15a>
 80033e0:	e062      	b.n	80034a8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80033f2:	f000 fafc 	bl	80039ee <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	689b      	ldr	r3, [r3, #8]
 80033fc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80033fe:	68bb      	ldr	r3, [r7, #8]
 8003400:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003404:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	68ba      	ldr	r2, [r7, #8]
 800340c:	609a      	str	r2, [r3, #8]
      break;
 800340e:	e04f      	b.n	80034b0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003420:	f000 fae5 	bl	80039ee <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	689a      	ldr	r2, [r3, #8]
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003432:	609a      	str	r2, [r3, #8]
      break;
 8003434:	e03c      	b.n	80034b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003442:	461a      	mov	r2, r3
 8003444:	f000 fa5c 	bl	8003900 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	2150      	movs	r1, #80	@ 0x50
 800344e:	4618      	mov	r0, r3
 8003450:	f000 fab3 	bl	80039ba <TIM_ITRx_SetConfig>
      break;
 8003454:	e02c      	b.n	80034b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003462:	461a      	mov	r2, r3
 8003464:	f000 fa7a 	bl	800395c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	2160      	movs	r1, #96	@ 0x60
 800346e:	4618      	mov	r0, r3
 8003470:	f000 faa3 	bl	80039ba <TIM_ITRx_SetConfig>
      break;
 8003474:	e01c      	b.n	80034b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003482:	461a      	mov	r2, r3
 8003484:	f000 fa3c 	bl	8003900 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	2140      	movs	r1, #64	@ 0x40
 800348e:	4618      	mov	r0, r3
 8003490:	f000 fa93 	bl	80039ba <TIM_ITRx_SetConfig>
      break;
 8003494:	e00c      	b.n	80034b0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681a      	ldr	r2, [r3, #0]
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4619      	mov	r1, r3
 80034a0:	4610      	mov	r0, r2
 80034a2:	f000 fa8a 	bl	80039ba <TIM_ITRx_SetConfig>
      break;
 80034a6:	e003      	b.n	80034b0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80034a8:	2301      	movs	r3, #1
 80034aa:	73fb      	strb	r3, [r7, #15]
      break;
 80034ac:	e000      	b.n	80034b0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80034ae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2201      	movs	r2, #1
 80034b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2200      	movs	r2, #0
 80034bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80034c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80034c2:	4618      	mov	r0, r3
 80034c4:	3710      	adds	r7, #16
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd80      	pop	{r7, pc}

080034ca <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80034ca:	b480      	push	{r7}
 80034cc:	b083      	sub	sp, #12
 80034ce:	af00      	add	r7, sp, #0
 80034d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80034d2:	bf00      	nop
 80034d4:	370c      	adds	r7, #12
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bc80      	pop	{r7}
 80034da:	4770      	bx	lr

080034dc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80034dc:	b480      	push	{r7}
 80034de:	b083      	sub	sp, #12
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80034e4:	bf00      	nop
 80034e6:	370c      	adds	r7, #12
 80034e8:	46bd      	mov	sp, r7
 80034ea:	bc80      	pop	{r7}
 80034ec:	4770      	bx	lr

080034ee <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80034ee:	b480      	push	{r7}
 80034f0:	b083      	sub	sp, #12
 80034f2:	af00      	add	r7, sp, #0
 80034f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80034f6:	bf00      	nop
 80034f8:	370c      	adds	r7, #12
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bc80      	pop	{r7}
 80034fe:	4770      	bx	lr

08003500 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003500:	b480      	push	{r7}
 8003502:	b083      	sub	sp, #12
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003508:	bf00      	nop
 800350a:	370c      	adds	r7, #12
 800350c:	46bd      	mov	sp, r7
 800350e:	bc80      	pop	{r7}
 8003510:	4770      	bx	lr
	...

08003514 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003514:	b480      	push	{r7}
 8003516:	b085      	sub	sp, #20
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
 800351c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	4a2f      	ldr	r2, [pc, #188]	@ (80035e4 <TIM_Base_SetConfig+0xd0>)
 8003528:	4293      	cmp	r3, r2
 800352a:	d00b      	beq.n	8003544 <TIM_Base_SetConfig+0x30>
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003532:	d007      	beq.n	8003544 <TIM_Base_SetConfig+0x30>
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	4a2c      	ldr	r2, [pc, #176]	@ (80035e8 <TIM_Base_SetConfig+0xd4>)
 8003538:	4293      	cmp	r3, r2
 800353a:	d003      	beq.n	8003544 <TIM_Base_SetConfig+0x30>
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	4a2b      	ldr	r2, [pc, #172]	@ (80035ec <TIM_Base_SetConfig+0xd8>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d108      	bne.n	8003556 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800354a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	68fa      	ldr	r2, [r7, #12]
 8003552:	4313      	orrs	r3, r2
 8003554:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	4a22      	ldr	r2, [pc, #136]	@ (80035e4 <TIM_Base_SetConfig+0xd0>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d00b      	beq.n	8003576 <TIM_Base_SetConfig+0x62>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003564:	d007      	beq.n	8003576 <TIM_Base_SetConfig+0x62>
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	4a1f      	ldr	r2, [pc, #124]	@ (80035e8 <TIM_Base_SetConfig+0xd4>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d003      	beq.n	8003576 <TIM_Base_SetConfig+0x62>
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	4a1e      	ldr	r2, [pc, #120]	@ (80035ec <TIM_Base_SetConfig+0xd8>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d108      	bne.n	8003588 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800357c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	68db      	ldr	r3, [r3, #12]
 8003582:	68fa      	ldr	r2, [r7, #12]
 8003584:	4313      	orrs	r3, r2
 8003586:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	695b      	ldr	r3, [r3, #20]
 8003592:	4313      	orrs	r3, r2
 8003594:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	68fa      	ldr	r2, [r7, #12]
 800359a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	689a      	ldr	r2, [r3, #8]
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	681a      	ldr	r2, [r3, #0]
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	4a0d      	ldr	r2, [pc, #52]	@ (80035e4 <TIM_Base_SetConfig+0xd0>)
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d103      	bne.n	80035bc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	691a      	ldr	r2, [r3, #16]
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2201      	movs	r2, #1
 80035c0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	691b      	ldr	r3, [r3, #16]
 80035c6:	f003 0301 	and.w	r3, r3, #1
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d005      	beq.n	80035da <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	691b      	ldr	r3, [r3, #16]
 80035d2:	f023 0201 	bic.w	r2, r3, #1
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	611a      	str	r2, [r3, #16]
  }
}
 80035da:	bf00      	nop
 80035dc:	3714      	adds	r7, #20
 80035de:	46bd      	mov	sp, r7
 80035e0:	bc80      	pop	{r7}
 80035e2:	4770      	bx	lr
 80035e4:	40012c00 	.word	0x40012c00
 80035e8:	40000400 	.word	0x40000400
 80035ec:	40000800 	.word	0x40000800

080035f0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b087      	sub	sp, #28
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
 80035f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6a1b      	ldr	r3, [r3, #32]
 80035fe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6a1b      	ldr	r3, [r3, #32]
 8003604:	f023 0201 	bic.w	r2, r3, #1
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	699b      	ldr	r3, [r3, #24]
 8003616:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800361e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	f023 0303 	bic.w	r3, r3, #3
 8003626:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	68fa      	ldr	r2, [r7, #12]
 800362e:	4313      	orrs	r3, r2
 8003630:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	f023 0302 	bic.w	r3, r3, #2
 8003638:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	689b      	ldr	r3, [r3, #8]
 800363e:	697a      	ldr	r2, [r7, #20]
 8003640:	4313      	orrs	r3, r2
 8003642:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	4a1c      	ldr	r2, [pc, #112]	@ (80036b8 <TIM_OC1_SetConfig+0xc8>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d10c      	bne.n	8003666 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800364c:	697b      	ldr	r3, [r7, #20]
 800364e:	f023 0308 	bic.w	r3, r3, #8
 8003652:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	68db      	ldr	r3, [r3, #12]
 8003658:	697a      	ldr	r2, [r7, #20]
 800365a:	4313      	orrs	r3, r2
 800365c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800365e:	697b      	ldr	r3, [r7, #20]
 8003660:	f023 0304 	bic.w	r3, r3, #4
 8003664:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	4a13      	ldr	r2, [pc, #76]	@ (80036b8 <TIM_OC1_SetConfig+0xc8>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d111      	bne.n	8003692 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800366e:	693b      	ldr	r3, [r7, #16]
 8003670:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003674:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003676:	693b      	ldr	r3, [r7, #16]
 8003678:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800367c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	695b      	ldr	r3, [r3, #20]
 8003682:	693a      	ldr	r2, [r7, #16]
 8003684:	4313      	orrs	r3, r2
 8003686:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	699b      	ldr	r3, [r3, #24]
 800368c:	693a      	ldr	r2, [r7, #16]
 800368e:	4313      	orrs	r3, r2
 8003690:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	693a      	ldr	r2, [r7, #16]
 8003696:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	68fa      	ldr	r2, [r7, #12]
 800369c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	685a      	ldr	r2, [r3, #4]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	697a      	ldr	r2, [r7, #20]
 80036aa:	621a      	str	r2, [r3, #32]
}
 80036ac:	bf00      	nop
 80036ae:	371c      	adds	r7, #28
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bc80      	pop	{r7}
 80036b4:	4770      	bx	lr
 80036b6:	bf00      	nop
 80036b8:	40012c00 	.word	0x40012c00

080036bc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80036bc:	b480      	push	{r7}
 80036be:	b087      	sub	sp, #28
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
 80036c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6a1b      	ldr	r3, [r3, #32]
 80036ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6a1b      	ldr	r3, [r3, #32]
 80036d0:	f023 0210 	bic.w	r2, r3, #16
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	699b      	ldr	r3, [r3, #24]
 80036e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80036ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80036f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	021b      	lsls	r3, r3, #8
 80036fa:	68fa      	ldr	r2, [r7, #12]
 80036fc:	4313      	orrs	r3, r2
 80036fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003700:	697b      	ldr	r3, [r7, #20]
 8003702:	f023 0320 	bic.w	r3, r3, #32
 8003706:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	689b      	ldr	r3, [r3, #8]
 800370c:	011b      	lsls	r3, r3, #4
 800370e:	697a      	ldr	r2, [r7, #20]
 8003710:	4313      	orrs	r3, r2
 8003712:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	4a1d      	ldr	r2, [pc, #116]	@ (800378c <TIM_OC2_SetConfig+0xd0>)
 8003718:	4293      	cmp	r3, r2
 800371a:	d10d      	bne.n	8003738 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800371c:	697b      	ldr	r3, [r7, #20]
 800371e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003722:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	68db      	ldr	r3, [r3, #12]
 8003728:	011b      	lsls	r3, r3, #4
 800372a:	697a      	ldr	r2, [r7, #20]
 800372c:	4313      	orrs	r3, r2
 800372e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003730:	697b      	ldr	r3, [r7, #20]
 8003732:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003736:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	4a14      	ldr	r2, [pc, #80]	@ (800378c <TIM_OC2_SetConfig+0xd0>)
 800373c:	4293      	cmp	r3, r2
 800373e:	d113      	bne.n	8003768 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003740:	693b      	ldr	r3, [r7, #16]
 8003742:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003746:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003748:	693b      	ldr	r3, [r7, #16]
 800374a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800374e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	695b      	ldr	r3, [r3, #20]
 8003754:	009b      	lsls	r3, r3, #2
 8003756:	693a      	ldr	r2, [r7, #16]
 8003758:	4313      	orrs	r3, r2
 800375a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	699b      	ldr	r3, [r3, #24]
 8003760:	009b      	lsls	r3, r3, #2
 8003762:	693a      	ldr	r2, [r7, #16]
 8003764:	4313      	orrs	r3, r2
 8003766:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	693a      	ldr	r2, [r7, #16]
 800376c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	68fa      	ldr	r2, [r7, #12]
 8003772:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	685a      	ldr	r2, [r3, #4]
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	697a      	ldr	r2, [r7, #20]
 8003780:	621a      	str	r2, [r3, #32]
}
 8003782:	bf00      	nop
 8003784:	371c      	adds	r7, #28
 8003786:	46bd      	mov	sp, r7
 8003788:	bc80      	pop	{r7}
 800378a:	4770      	bx	lr
 800378c:	40012c00 	.word	0x40012c00

08003790 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003790:	b480      	push	{r7}
 8003792:	b087      	sub	sp, #28
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
 8003798:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6a1b      	ldr	r3, [r3, #32]
 800379e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6a1b      	ldr	r3, [r3, #32]
 80037a4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	685b      	ldr	r3, [r3, #4]
 80037b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	69db      	ldr	r3, [r3, #28]
 80037b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80037be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	f023 0303 	bic.w	r3, r3, #3
 80037c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	68fa      	ldr	r2, [r7, #12]
 80037ce:	4313      	orrs	r3, r2
 80037d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80037d2:	697b      	ldr	r3, [r7, #20]
 80037d4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80037d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	689b      	ldr	r3, [r3, #8]
 80037de:	021b      	lsls	r3, r3, #8
 80037e0:	697a      	ldr	r2, [r7, #20]
 80037e2:	4313      	orrs	r3, r2
 80037e4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	4a1d      	ldr	r2, [pc, #116]	@ (8003860 <TIM_OC3_SetConfig+0xd0>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d10d      	bne.n	800380a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80037ee:	697b      	ldr	r3, [r7, #20]
 80037f0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80037f4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	68db      	ldr	r3, [r3, #12]
 80037fa:	021b      	lsls	r3, r3, #8
 80037fc:	697a      	ldr	r2, [r7, #20]
 80037fe:	4313      	orrs	r3, r2
 8003800:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003808:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	4a14      	ldr	r2, [pc, #80]	@ (8003860 <TIM_OC3_SetConfig+0xd0>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d113      	bne.n	800383a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003812:	693b      	ldr	r3, [r7, #16]
 8003814:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003818:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800381a:	693b      	ldr	r3, [r7, #16]
 800381c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003820:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	695b      	ldr	r3, [r3, #20]
 8003826:	011b      	lsls	r3, r3, #4
 8003828:	693a      	ldr	r2, [r7, #16]
 800382a:	4313      	orrs	r3, r2
 800382c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	699b      	ldr	r3, [r3, #24]
 8003832:	011b      	lsls	r3, r3, #4
 8003834:	693a      	ldr	r2, [r7, #16]
 8003836:	4313      	orrs	r3, r2
 8003838:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	693a      	ldr	r2, [r7, #16]
 800383e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	68fa      	ldr	r2, [r7, #12]
 8003844:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	685a      	ldr	r2, [r3, #4]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	697a      	ldr	r2, [r7, #20]
 8003852:	621a      	str	r2, [r3, #32]
}
 8003854:	bf00      	nop
 8003856:	371c      	adds	r7, #28
 8003858:	46bd      	mov	sp, r7
 800385a:	bc80      	pop	{r7}
 800385c:	4770      	bx	lr
 800385e:	bf00      	nop
 8003860:	40012c00 	.word	0x40012c00

08003864 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003864:	b480      	push	{r7}
 8003866:	b087      	sub	sp, #28
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
 800386c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6a1b      	ldr	r3, [r3, #32]
 8003872:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6a1b      	ldr	r3, [r3, #32]
 8003878:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	69db      	ldr	r3, [r3, #28]
 800388a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003892:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800389a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	021b      	lsls	r3, r3, #8
 80038a2:	68fa      	ldr	r2, [r7, #12]
 80038a4:	4313      	orrs	r3, r2
 80038a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80038a8:	693b      	ldr	r3, [r7, #16]
 80038aa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80038ae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	689b      	ldr	r3, [r3, #8]
 80038b4:	031b      	lsls	r3, r3, #12
 80038b6:	693a      	ldr	r2, [r7, #16]
 80038b8:	4313      	orrs	r3, r2
 80038ba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	4a0f      	ldr	r2, [pc, #60]	@ (80038fc <TIM_OC4_SetConfig+0x98>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d109      	bne.n	80038d8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80038c4:	697b      	ldr	r3, [r7, #20]
 80038c6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80038ca:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	695b      	ldr	r3, [r3, #20]
 80038d0:	019b      	lsls	r3, r3, #6
 80038d2:	697a      	ldr	r2, [r7, #20]
 80038d4:	4313      	orrs	r3, r2
 80038d6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	697a      	ldr	r2, [r7, #20]
 80038dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	68fa      	ldr	r2, [r7, #12]
 80038e2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	685a      	ldr	r2, [r3, #4]
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	693a      	ldr	r2, [r7, #16]
 80038f0:	621a      	str	r2, [r3, #32]
}
 80038f2:	bf00      	nop
 80038f4:	371c      	adds	r7, #28
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bc80      	pop	{r7}
 80038fa:	4770      	bx	lr
 80038fc:	40012c00 	.word	0x40012c00

08003900 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003900:	b480      	push	{r7}
 8003902:	b087      	sub	sp, #28
 8003904:	af00      	add	r7, sp, #0
 8003906:	60f8      	str	r0, [r7, #12]
 8003908:	60b9      	str	r1, [r7, #8]
 800390a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	6a1b      	ldr	r3, [r3, #32]
 8003910:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	6a1b      	ldr	r3, [r3, #32]
 8003916:	f023 0201 	bic.w	r2, r3, #1
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	699b      	ldr	r3, [r3, #24]
 8003922:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003924:	693b      	ldr	r3, [r7, #16]
 8003926:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800392a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	011b      	lsls	r3, r3, #4
 8003930:	693a      	ldr	r2, [r7, #16]
 8003932:	4313      	orrs	r3, r2
 8003934:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003936:	697b      	ldr	r3, [r7, #20]
 8003938:	f023 030a 	bic.w	r3, r3, #10
 800393c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800393e:	697a      	ldr	r2, [r7, #20]
 8003940:	68bb      	ldr	r3, [r7, #8]
 8003942:	4313      	orrs	r3, r2
 8003944:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	693a      	ldr	r2, [r7, #16]
 800394a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	697a      	ldr	r2, [r7, #20]
 8003950:	621a      	str	r2, [r3, #32]
}
 8003952:	bf00      	nop
 8003954:	371c      	adds	r7, #28
 8003956:	46bd      	mov	sp, r7
 8003958:	bc80      	pop	{r7}
 800395a:	4770      	bx	lr

0800395c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800395c:	b480      	push	{r7}
 800395e:	b087      	sub	sp, #28
 8003960:	af00      	add	r7, sp, #0
 8003962:	60f8      	str	r0, [r7, #12]
 8003964:	60b9      	str	r1, [r7, #8]
 8003966:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	6a1b      	ldr	r3, [r3, #32]
 800396c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	6a1b      	ldr	r3, [r3, #32]
 8003972:	f023 0210 	bic.w	r2, r3, #16
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	699b      	ldr	r3, [r3, #24]
 800397e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003980:	693b      	ldr	r3, [r7, #16]
 8003982:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003986:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	031b      	lsls	r3, r3, #12
 800398c:	693a      	ldr	r2, [r7, #16]
 800398e:	4313      	orrs	r3, r2
 8003990:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003992:	697b      	ldr	r3, [r7, #20]
 8003994:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003998:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800399a:	68bb      	ldr	r3, [r7, #8]
 800399c:	011b      	lsls	r3, r3, #4
 800399e:	697a      	ldr	r2, [r7, #20]
 80039a0:	4313      	orrs	r3, r2
 80039a2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	693a      	ldr	r2, [r7, #16]
 80039a8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	697a      	ldr	r2, [r7, #20]
 80039ae:	621a      	str	r2, [r3, #32]
}
 80039b0:	bf00      	nop
 80039b2:	371c      	adds	r7, #28
 80039b4:	46bd      	mov	sp, r7
 80039b6:	bc80      	pop	{r7}
 80039b8:	4770      	bx	lr

080039ba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80039ba:	b480      	push	{r7}
 80039bc:	b085      	sub	sp, #20
 80039be:	af00      	add	r7, sp, #0
 80039c0:	6078      	str	r0, [r7, #4]
 80039c2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	689b      	ldr	r3, [r3, #8]
 80039c8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80039d0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80039d2:	683a      	ldr	r2, [r7, #0]
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	4313      	orrs	r3, r2
 80039d8:	f043 0307 	orr.w	r3, r3, #7
 80039dc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	68fa      	ldr	r2, [r7, #12]
 80039e2:	609a      	str	r2, [r3, #8]
}
 80039e4:	bf00      	nop
 80039e6:	3714      	adds	r7, #20
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bc80      	pop	{r7}
 80039ec:	4770      	bx	lr

080039ee <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80039ee:	b480      	push	{r7}
 80039f0:	b087      	sub	sp, #28
 80039f2:	af00      	add	r7, sp, #0
 80039f4:	60f8      	str	r0, [r7, #12]
 80039f6:	60b9      	str	r1, [r7, #8]
 80039f8:	607a      	str	r2, [r7, #4]
 80039fa:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	689b      	ldr	r3, [r3, #8]
 8003a00:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003a02:	697b      	ldr	r3, [r7, #20]
 8003a04:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003a08:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	021a      	lsls	r2, r3, #8
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	431a      	orrs	r2, r3
 8003a12:	68bb      	ldr	r3, [r7, #8]
 8003a14:	4313      	orrs	r3, r2
 8003a16:	697a      	ldr	r2, [r7, #20]
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	697a      	ldr	r2, [r7, #20]
 8003a20:	609a      	str	r2, [r3, #8]
}
 8003a22:	bf00      	nop
 8003a24:	371c      	adds	r7, #28
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bc80      	pop	{r7}
 8003a2a:	4770      	bx	lr

08003a2c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	b087      	sub	sp, #28
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	60f8      	str	r0, [r7, #12]
 8003a34:	60b9      	str	r1, [r7, #8]
 8003a36:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	f003 031f 	and.w	r3, r3, #31
 8003a3e:	2201      	movs	r2, #1
 8003a40:	fa02 f303 	lsl.w	r3, r2, r3
 8003a44:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	6a1a      	ldr	r2, [r3, #32]
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	43db      	mvns	r3, r3
 8003a4e:	401a      	ands	r2, r3
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	6a1a      	ldr	r2, [r3, #32]
 8003a58:	68bb      	ldr	r3, [r7, #8]
 8003a5a:	f003 031f 	and.w	r3, r3, #31
 8003a5e:	6879      	ldr	r1, [r7, #4]
 8003a60:	fa01 f303 	lsl.w	r3, r1, r3
 8003a64:	431a      	orrs	r2, r3
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	621a      	str	r2, [r3, #32]
}
 8003a6a:	bf00      	nop
 8003a6c:	371c      	adds	r7, #28
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bc80      	pop	{r7}
 8003a72:	4770      	bx	lr

08003a74 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003a74:	b480      	push	{r7}
 8003a76:	b085      	sub	sp, #20
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
 8003a7c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a84:	2b01      	cmp	r3, #1
 8003a86:	d101      	bne.n	8003a8c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003a88:	2302      	movs	r3, #2
 8003a8a:	e046      	b.n	8003b1a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2201      	movs	r2, #1
 8003a90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2202      	movs	r2, #2
 8003a98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	689b      	ldr	r3, [r3, #8]
 8003aaa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ab2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	68fa      	ldr	r2, [r7, #12]
 8003aba:	4313      	orrs	r3, r2
 8003abc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	68fa      	ldr	r2, [r7, #12]
 8003ac4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	4a16      	ldr	r2, [pc, #88]	@ (8003b24 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003acc:	4293      	cmp	r3, r2
 8003ace:	d00e      	beq.n	8003aee <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ad8:	d009      	beq.n	8003aee <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	4a12      	ldr	r2, [pc, #72]	@ (8003b28 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d004      	beq.n	8003aee <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	4a10      	ldr	r2, [pc, #64]	@ (8003b2c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d10c      	bne.n	8003b08 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003aee:	68bb      	ldr	r3, [r7, #8]
 8003af0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003af4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	68ba      	ldr	r2, [r7, #8]
 8003afc:	4313      	orrs	r3, r2
 8003afe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	68ba      	ldr	r2, [r7, #8]
 8003b06:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2200      	movs	r2, #0
 8003b14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003b18:	2300      	movs	r3, #0
}
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	3714      	adds	r7, #20
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bc80      	pop	{r7}
 8003b22:	4770      	bx	lr
 8003b24:	40012c00 	.word	0x40012c00
 8003b28:	40000400 	.word	0x40000400
 8003b2c:	40000800 	.word	0x40000800

08003b30 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003b30:	b480      	push	{r7}
 8003b32:	b083      	sub	sp, #12
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003b38:	bf00      	nop
 8003b3a:	370c      	adds	r7, #12
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bc80      	pop	{r7}
 8003b40:	4770      	bx	lr

08003b42 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003b42:	b480      	push	{r7}
 8003b44:	b083      	sub	sp, #12
 8003b46:	af00      	add	r7, sp, #0
 8003b48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003b4a:	bf00      	nop
 8003b4c:	370c      	adds	r7, #12
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bc80      	pop	{r7}
 8003b52:	4770      	bx	lr

08003b54 <sniprintf>:
 8003b54:	b40c      	push	{r2, r3}
 8003b56:	b530      	push	{r4, r5, lr}
 8003b58:	4b18      	ldr	r3, [pc, #96]	@ (8003bbc <sniprintf+0x68>)
 8003b5a:	1e0c      	subs	r4, r1, #0
 8003b5c:	681d      	ldr	r5, [r3, #0]
 8003b5e:	b09d      	sub	sp, #116	@ 0x74
 8003b60:	da08      	bge.n	8003b74 <sniprintf+0x20>
 8003b62:	238b      	movs	r3, #139	@ 0x8b
 8003b64:	f04f 30ff 	mov.w	r0, #4294967295
 8003b68:	602b      	str	r3, [r5, #0]
 8003b6a:	b01d      	add	sp, #116	@ 0x74
 8003b6c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003b70:	b002      	add	sp, #8
 8003b72:	4770      	bx	lr
 8003b74:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8003b78:	f8ad 3014 	strh.w	r3, [sp, #20]
 8003b7c:	f04f 0300 	mov.w	r3, #0
 8003b80:	931b      	str	r3, [sp, #108]	@ 0x6c
 8003b82:	bf0c      	ite	eq
 8003b84:	4623      	moveq	r3, r4
 8003b86:	f104 33ff 	addne.w	r3, r4, #4294967295
 8003b8a:	9304      	str	r3, [sp, #16]
 8003b8c:	9307      	str	r3, [sp, #28]
 8003b8e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003b92:	9002      	str	r0, [sp, #8]
 8003b94:	9006      	str	r0, [sp, #24]
 8003b96:	f8ad 3016 	strh.w	r3, [sp, #22]
 8003b9a:	4628      	mov	r0, r5
 8003b9c:	ab21      	add	r3, sp, #132	@ 0x84
 8003b9e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8003ba0:	a902      	add	r1, sp, #8
 8003ba2:	9301      	str	r3, [sp, #4]
 8003ba4:	f000 f9a0 	bl	8003ee8 <_svfiprintf_r>
 8003ba8:	1c43      	adds	r3, r0, #1
 8003baa:	bfbc      	itt	lt
 8003bac:	238b      	movlt	r3, #139	@ 0x8b
 8003bae:	602b      	strlt	r3, [r5, #0]
 8003bb0:	2c00      	cmp	r4, #0
 8003bb2:	d0da      	beq.n	8003b6a <sniprintf+0x16>
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	9b02      	ldr	r3, [sp, #8]
 8003bb8:	701a      	strb	r2, [r3, #0]
 8003bba:	e7d6      	b.n	8003b6a <sniprintf+0x16>
 8003bbc:	20000010 	.word	0x20000010

08003bc0 <memset>:
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	4402      	add	r2, r0
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	d100      	bne.n	8003bca <memset+0xa>
 8003bc8:	4770      	bx	lr
 8003bca:	f803 1b01 	strb.w	r1, [r3], #1
 8003bce:	e7f9      	b.n	8003bc4 <memset+0x4>

08003bd0 <__errno>:
 8003bd0:	4b01      	ldr	r3, [pc, #4]	@ (8003bd8 <__errno+0x8>)
 8003bd2:	6818      	ldr	r0, [r3, #0]
 8003bd4:	4770      	bx	lr
 8003bd6:	bf00      	nop
 8003bd8:	20000010 	.word	0x20000010

08003bdc <__libc_init_array>:
 8003bdc:	b570      	push	{r4, r5, r6, lr}
 8003bde:	2600      	movs	r6, #0
 8003be0:	4d0c      	ldr	r5, [pc, #48]	@ (8003c14 <__libc_init_array+0x38>)
 8003be2:	4c0d      	ldr	r4, [pc, #52]	@ (8003c18 <__libc_init_array+0x3c>)
 8003be4:	1b64      	subs	r4, r4, r5
 8003be6:	10a4      	asrs	r4, r4, #2
 8003be8:	42a6      	cmp	r6, r4
 8003bea:	d109      	bne.n	8003c00 <__libc_init_array+0x24>
 8003bec:	f000 fc76 	bl	80044dc <_init>
 8003bf0:	2600      	movs	r6, #0
 8003bf2:	4d0a      	ldr	r5, [pc, #40]	@ (8003c1c <__libc_init_array+0x40>)
 8003bf4:	4c0a      	ldr	r4, [pc, #40]	@ (8003c20 <__libc_init_array+0x44>)
 8003bf6:	1b64      	subs	r4, r4, r5
 8003bf8:	10a4      	asrs	r4, r4, #2
 8003bfa:	42a6      	cmp	r6, r4
 8003bfc:	d105      	bne.n	8003c0a <__libc_init_array+0x2e>
 8003bfe:	bd70      	pop	{r4, r5, r6, pc}
 8003c00:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c04:	4798      	blx	r3
 8003c06:	3601      	adds	r6, #1
 8003c08:	e7ee      	b.n	8003be8 <__libc_init_array+0xc>
 8003c0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c0e:	4798      	blx	r3
 8003c10:	3601      	adds	r6, #1
 8003c12:	e7f2      	b.n	8003bfa <__libc_init_array+0x1e>
 8003c14:	08004570 	.word	0x08004570
 8003c18:	08004570 	.word	0x08004570
 8003c1c:	08004570 	.word	0x08004570
 8003c20:	08004574 	.word	0x08004574

08003c24 <__retarget_lock_acquire_recursive>:
 8003c24:	4770      	bx	lr

08003c26 <__retarget_lock_release_recursive>:
 8003c26:	4770      	bx	lr

08003c28 <memcpy>:
 8003c28:	440a      	add	r2, r1
 8003c2a:	4291      	cmp	r1, r2
 8003c2c:	f100 33ff 	add.w	r3, r0, #4294967295
 8003c30:	d100      	bne.n	8003c34 <memcpy+0xc>
 8003c32:	4770      	bx	lr
 8003c34:	b510      	push	{r4, lr}
 8003c36:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003c3a:	4291      	cmp	r1, r2
 8003c3c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003c40:	d1f9      	bne.n	8003c36 <memcpy+0xe>
 8003c42:	bd10      	pop	{r4, pc}

08003c44 <_free_r>:
 8003c44:	b538      	push	{r3, r4, r5, lr}
 8003c46:	4605      	mov	r5, r0
 8003c48:	2900      	cmp	r1, #0
 8003c4a:	d040      	beq.n	8003cce <_free_r+0x8a>
 8003c4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003c50:	1f0c      	subs	r4, r1, #4
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	bfb8      	it	lt
 8003c56:	18e4      	addlt	r4, r4, r3
 8003c58:	f000 f8de 	bl	8003e18 <__malloc_lock>
 8003c5c:	4a1c      	ldr	r2, [pc, #112]	@ (8003cd0 <_free_r+0x8c>)
 8003c5e:	6813      	ldr	r3, [r2, #0]
 8003c60:	b933      	cbnz	r3, 8003c70 <_free_r+0x2c>
 8003c62:	6063      	str	r3, [r4, #4]
 8003c64:	6014      	str	r4, [r2, #0]
 8003c66:	4628      	mov	r0, r5
 8003c68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003c6c:	f000 b8da 	b.w	8003e24 <__malloc_unlock>
 8003c70:	42a3      	cmp	r3, r4
 8003c72:	d908      	bls.n	8003c86 <_free_r+0x42>
 8003c74:	6820      	ldr	r0, [r4, #0]
 8003c76:	1821      	adds	r1, r4, r0
 8003c78:	428b      	cmp	r3, r1
 8003c7a:	bf01      	itttt	eq
 8003c7c:	6819      	ldreq	r1, [r3, #0]
 8003c7e:	685b      	ldreq	r3, [r3, #4]
 8003c80:	1809      	addeq	r1, r1, r0
 8003c82:	6021      	streq	r1, [r4, #0]
 8003c84:	e7ed      	b.n	8003c62 <_free_r+0x1e>
 8003c86:	461a      	mov	r2, r3
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	b10b      	cbz	r3, 8003c90 <_free_r+0x4c>
 8003c8c:	42a3      	cmp	r3, r4
 8003c8e:	d9fa      	bls.n	8003c86 <_free_r+0x42>
 8003c90:	6811      	ldr	r1, [r2, #0]
 8003c92:	1850      	adds	r0, r2, r1
 8003c94:	42a0      	cmp	r0, r4
 8003c96:	d10b      	bne.n	8003cb0 <_free_r+0x6c>
 8003c98:	6820      	ldr	r0, [r4, #0]
 8003c9a:	4401      	add	r1, r0
 8003c9c:	1850      	adds	r0, r2, r1
 8003c9e:	4283      	cmp	r3, r0
 8003ca0:	6011      	str	r1, [r2, #0]
 8003ca2:	d1e0      	bne.n	8003c66 <_free_r+0x22>
 8003ca4:	6818      	ldr	r0, [r3, #0]
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	4408      	add	r0, r1
 8003caa:	6010      	str	r0, [r2, #0]
 8003cac:	6053      	str	r3, [r2, #4]
 8003cae:	e7da      	b.n	8003c66 <_free_r+0x22>
 8003cb0:	d902      	bls.n	8003cb8 <_free_r+0x74>
 8003cb2:	230c      	movs	r3, #12
 8003cb4:	602b      	str	r3, [r5, #0]
 8003cb6:	e7d6      	b.n	8003c66 <_free_r+0x22>
 8003cb8:	6820      	ldr	r0, [r4, #0]
 8003cba:	1821      	adds	r1, r4, r0
 8003cbc:	428b      	cmp	r3, r1
 8003cbe:	bf01      	itttt	eq
 8003cc0:	6819      	ldreq	r1, [r3, #0]
 8003cc2:	685b      	ldreq	r3, [r3, #4]
 8003cc4:	1809      	addeq	r1, r1, r0
 8003cc6:	6021      	streq	r1, [r4, #0]
 8003cc8:	6063      	str	r3, [r4, #4]
 8003cca:	6054      	str	r4, [r2, #4]
 8003ccc:	e7cb      	b.n	8003c66 <_free_r+0x22>
 8003cce:	bd38      	pop	{r3, r4, r5, pc}
 8003cd0:	200002d0 	.word	0x200002d0

08003cd4 <sbrk_aligned>:
 8003cd4:	b570      	push	{r4, r5, r6, lr}
 8003cd6:	4e0f      	ldr	r6, [pc, #60]	@ (8003d14 <sbrk_aligned+0x40>)
 8003cd8:	460c      	mov	r4, r1
 8003cda:	6831      	ldr	r1, [r6, #0]
 8003cdc:	4605      	mov	r5, r0
 8003cde:	b911      	cbnz	r1, 8003ce6 <sbrk_aligned+0x12>
 8003ce0:	f000 fba8 	bl	8004434 <_sbrk_r>
 8003ce4:	6030      	str	r0, [r6, #0]
 8003ce6:	4621      	mov	r1, r4
 8003ce8:	4628      	mov	r0, r5
 8003cea:	f000 fba3 	bl	8004434 <_sbrk_r>
 8003cee:	1c43      	adds	r3, r0, #1
 8003cf0:	d103      	bne.n	8003cfa <sbrk_aligned+0x26>
 8003cf2:	f04f 34ff 	mov.w	r4, #4294967295
 8003cf6:	4620      	mov	r0, r4
 8003cf8:	bd70      	pop	{r4, r5, r6, pc}
 8003cfa:	1cc4      	adds	r4, r0, #3
 8003cfc:	f024 0403 	bic.w	r4, r4, #3
 8003d00:	42a0      	cmp	r0, r4
 8003d02:	d0f8      	beq.n	8003cf6 <sbrk_aligned+0x22>
 8003d04:	1a21      	subs	r1, r4, r0
 8003d06:	4628      	mov	r0, r5
 8003d08:	f000 fb94 	bl	8004434 <_sbrk_r>
 8003d0c:	3001      	adds	r0, #1
 8003d0e:	d1f2      	bne.n	8003cf6 <sbrk_aligned+0x22>
 8003d10:	e7ef      	b.n	8003cf2 <sbrk_aligned+0x1e>
 8003d12:	bf00      	nop
 8003d14:	200002cc 	.word	0x200002cc

08003d18 <_malloc_r>:
 8003d18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003d1c:	1ccd      	adds	r5, r1, #3
 8003d1e:	f025 0503 	bic.w	r5, r5, #3
 8003d22:	3508      	adds	r5, #8
 8003d24:	2d0c      	cmp	r5, #12
 8003d26:	bf38      	it	cc
 8003d28:	250c      	movcc	r5, #12
 8003d2a:	2d00      	cmp	r5, #0
 8003d2c:	4606      	mov	r6, r0
 8003d2e:	db01      	blt.n	8003d34 <_malloc_r+0x1c>
 8003d30:	42a9      	cmp	r1, r5
 8003d32:	d904      	bls.n	8003d3e <_malloc_r+0x26>
 8003d34:	230c      	movs	r3, #12
 8003d36:	6033      	str	r3, [r6, #0]
 8003d38:	2000      	movs	r0, #0
 8003d3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003d3e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003e14 <_malloc_r+0xfc>
 8003d42:	f000 f869 	bl	8003e18 <__malloc_lock>
 8003d46:	f8d8 3000 	ldr.w	r3, [r8]
 8003d4a:	461c      	mov	r4, r3
 8003d4c:	bb44      	cbnz	r4, 8003da0 <_malloc_r+0x88>
 8003d4e:	4629      	mov	r1, r5
 8003d50:	4630      	mov	r0, r6
 8003d52:	f7ff ffbf 	bl	8003cd4 <sbrk_aligned>
 8003d56:	1c43      	adds	r3, r0, #1
 8003d58:	4604      	mov	r4, r0
 8003d5a:	d158      	bne.n	8003e0e <_malloc_r+0xf6>
 8003d5c:	f8d8 4000 	ldr.w	r4, [r8]
 8003d60:	4627      	mov	r7, r4
 8003d62:	2f00      	cmp	r7, #0
 8003d64:	d143      	bne.n	8003dee <_malloc_r+0xd6>
 8003d66:	2c00      	cmp	r4, #0
 8003d68:	d04b      	beq.n	8003e02 <_malloc_r+0xea>
 8003d6a:	6823      	ldr	r3, [r4, #0]
 8003d6c:	4639      	mov	r1, r7
 8003d6e:	4630      	mov	r0, r6
 8003d70:	eb04 0903 	add.w	r9, r4, r3
 8003d74:	f000 fb5e 	bl	8004434 <_sbrk_r>
 8003d78:	4581      	cmp	r9, r0
 8003d7a:	d142      	bne.n	8003e02 <_malloc_r+0xea>
 8003d7c:	6821      	ldr	r1, [r4, #0]
 8003d7e:	4630      	mov	r0, r6
 8003d80:	1a6d      	subs	r5, r5, r1
 8003d82:	4629      	mov	r1, r5
 8003d84:	f7ff ffa6 	bl	8003cd4 <sbrk_aligned>
 8003d88:	3001      	adds	r0, #1
 8003d8a:	d03a      	beq.n	8003e02 <_malloc_r+0xea>
 8003d8c:	6823      	ldr	r3, [r4, #0]
 8003d8e:	442b      	add	r3, r5
 8003d90:	6023      	str	r3, [r4, #0]
 8003d92:	f8d8 3000 	ldr.w	r3, [r8]
 8003d96:	685a      	ldr	r2, [r3, #4]
 8003d98:	bb62      	cbnz	r2, 8003df4 <_malloc_r+0xdc>
 8003d9a:	f8c8 7000 	str.w	r7, [r8]
 8003d9e:	e00f      	b.n	8003dc0 <_malloc_r+0xa8>
 8003da0:	6822      	ldr	r2, [r4, #0]
 8003da2:	1b52      	subs	r2, r2, r5
 8003da4:	d420      	bmi.n	8003de8 <_malloc_r+0xd0>
 8003da6:	2a0b      	cmp	r2, #11
 8003da8:	d917      	bls.n	8003dda <_malloc_r+0xc2>
 8003daa:	1961      	adds	r1, r4, r5
 8003dac:	42a3      	cmp	r3, r4
 8003dae:	6025      	str	r5, [r4, #0]
 8003db0:	bf18      	it	ne
 8003db2:	6059      	strne	r1, [r3, #4]
 8003db4:	6863      	ldr	r3, [r4, #4]
 8003db6:	bf08      	it	eq
 8003db8:	f8c8 1000 	streq.w	r1, [r8]
 8003dbc:	5162      	str	r2, [r4, r5]
 8003dbe:	604b      	str	r3, [r1, #4]
 8003dc0:	4630      	mov	r0, r6
 8003dc2:	f000 f82f 	bl	8003e24 <__malloc_unlock>
 8003dc6:	f104 000b 	add.w	r0, r4, #11
 8003dca:	1d23      	adds	r3, r4, #4
 8003dcc:	f020 0007 	bic.w	r0, r0, #7
 8003dd0:	1ac2      	subs	r2, r0, r3
 8003dd2:	bf1c      	itt	ne
 8003dd4:	1a1b      	subne	r3, r3, r0
 8003dd6:	50a3      	strne	r3, [r4, r2]
 8003dd8:	e7af      	b.n	8003d3a <_malloc_r+0x22>
 8003dda:	6862      	ldr	r2, [r4, #4]
 8003ddc:	42a3      	cmp	r3, r4
 8003dde:	bf0c      	ite	eq
 8003de0:	f8c8 2000 	streq.w	r2, [r8]
 8003de4:	605a      	strne	r2, [r3, #4]
 8003de6:	e7eb      	b.n	8003dc0 <_malloc_r+0xa8>
 8003de8:	4623      	mov	r3, r4
 8003dea:	6864      	ldr	r4, [r4, #4]
 8003dec:	e7ae      	b.n	8003d4c <_malloc_r+0x34>
 8003dee:	463c      	mov	r4, r7
 8003df0:	687f      	ldr	r7, [r7, #4]
 8003df2:	e7b6      	b.n	8003d62 <_malloc_r+0x4a>
 8003df4:	461a      	mov	r2, r3
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	42a3      	cmp	r3, r4
 8003dfa:	d1fb      	bne.n	8003df4 <_malloc_r+0xdc>
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	6053      	str	r3, [r2, #4]
 8003e00:	e7de      	b.n	8003dc0 <_malloc_r+0xa8>
 8003e02:	230c      	movs	r3, #12
 8003e04:	4630      	mov	r0, r6
 8003e06:	6033      	str	r3, [r6, #0]
 8003e08:	f000 f80c 	bl	8003e24 <__malloc_unlock>
 8003e0c:	e794      	b.n	8003d38 <_malloc_r+0x20>
 8003e0e:	6005      	str	r5, [r0, #0]
 8003e10:	e7d6      	b.n	8003dc0 <_malloc_r+0xa8>
 8003e12:	bf00      	nop
 8003e14:	200002d0 	.word	0x200002d0

08003e18 <__malloc_lock>:
 8003e18:	4801      	ldr	r0, [pc, #4]	@ (8003e20 <__malloc_lock+0x8>)
 8003e1a:	f7ff bf03 	b.w	8003c24 <__retarget_lock_acquire_recursive>
 8003e1e:	bf00      	nop
 8003e20:	200002c8 	.word	0x200002c8

08003e24 <__malloc_unlock>:
 8003e24:	4801      	ldr	r0, [pc, #4]	@ (8003e2c <__malloc_unlock+0x8>)
 8003e26:	f7ff befe 	b.w	8003c26 <__retarget_lock_release_recursive>
 8003e2a:	bf00      	nop
 8003e2c:	200002c8 	.word	0x200002c8

08003e30 <__ssputs_r>:
 8003e30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e34:	461f      	mov	r7, r3
 8003e36:	688e      	ldr	r6, [r1, #8]
 8003e38:	4682      	mov	sl, r0
 8003e3a:	42be      	cmp	r6, r7
 8003e3c:	460c      	mov	r4, r1
 8003e3e:	4690      	mov	r8, r2
 8003e40:	680b      	ldr	r3, [r1, #0]
 8003e42:	d82d      	bhi.n	8003ea0 <__ssputs_r+0x70>
 8003e44:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003e48:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003e4c:	d026      	beq.n	8003e9c <__ssputs_r+0x6c>
 8003e4e:	6965      	ldr	r5, [r4, #20]
 8003e50:	6909      	ldr	r1, [r1, #16]
 8003e52:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003e56:	eba3 0901 	sub.w	r9, r3, r1
 8003e5a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003e5e:	1c7b      	adds	r3, r7, #1
 8003e60:	444b      	add	r3, r9
 8003e62:	106d      	asrs	r5, r5, #1
 8003e64:	429d      	cmp	r5, r3
 8003e66:	bf38      	it	cc
 8003e68:	461d      	movcc	r5, r3
 8003e6a:	0553      	lsls	r3, r2, #21
 8003e6c:	d527      	bpl.n	8003ebe <__ssputs_r+0x8e>
 8003e6e:	4629      	mov	r1, r5
 8003e70:	f7ff ff52 	bl	8003d18 <_malloc_r>
 8003e74:	4606      	mov	r6, r0
 8003e76:	b360      	cbz	r0, 8003ed2 <__ssputs_r+0xa2>
 8003e78:	464a      	mov	r2, r9
 8003e7a:	6921      	ldr	r1, [r4, #16]
 8003e7c:	f7ff fed4 	bl	8003c28 <memcpy>
 8003e80:	89a3      	ldrh	r3, [r4, #12]
 8003e82:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003e86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e8a:	81a3      	strh	r3, [r4, #12]
 8003e8c:	6126      	str	r6, [r4, #16]
 8003e8e:	444e      	add	r6, r9
 8003e90:	6026      	str	r6, [r4, #0]
 8003e92:	463e      	mov	r6, r7
 8003e94:	6165      	str	r5, [r4, #20]
 8003e96:	eba5 0509 	sub.w	r5, r5, r9
 8003e9a:	60a5      	str	r5, [r4, #8]
 8003e9c:	42be      	cmp	r6, r7
 8003e9e:	d900      	bls.n	8003ea2 <__ssputs_r+0x72>
 8003ea0:	463e      	mov	r6, r7
 8003ea2:	4632      	mov	r2, r6
 8003ea4:	4641      	mov	r1, r8
 8003ea6:	6820      	ldr	r0, [r4, #0]
 8003ea8:	f000 faaa 	bl	8004400 <memmove>
 8003eac:	2000      	movs	r0, #0
 8003eae:	68a3      	ldr	r3, [r4, #8]
 8003eb0:	1b9b      	subs	r3, r3, r6
 8003eb2:	60a3      	str	r3, [r4, #8]
 8003eb4:	6823      	ldr	r3, [r4, #0]
 8003eb6:	4433      	add	r3, r6
 8003eb8:	6023      	str	r3, [r4, #0]
 8003eba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ebe:	462a      	mov	r2, r5
 8003ec0:	f000 fad6 	bl	8004470 <_realloc_r>
 8003ec4:	4606      	mov	r6, r0
 8003ec6:	2800      	cmp	r0, #0
 8003ec8:	d1e0      	bne.n	8003e8c <__ssputs_r+0x5c>
 8003eca:	4650      	mov	r0, sl
 8003ecc:	6921      	ldr	r1, [r4, #16]
 8003ece:	f7ff feb9 	bl	8003c44 <_free_r>
 8003ed2:	230c      	movs	r3, #12
 8003ed4:	f8ca 3000 	str.w	r3, [sl]
 8003ed8:	89a3      	ldrh	r3, [r4, #12]
 8003eda:	f04f 30ff 	mov.w	r0, #4294967295
 8003ede:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003ee2:	81a3      	strh	r3, [r4, #12]
 8003ee4:	e7e9      	b.n	8003eba <__ssputs_r+0x8a>
	...

08003ee8 <_svfiprintf_r>:
 8003ee8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003eec:	4698      	mov	r8, r3
 8003eee:	898b      	ldrh	r3, [r1, #12]
 8003ef0:	4607      	mov	r7, r0
 8003ef2:	061b      	lsls	r3, r3, #24
 8003ef4:	460d      	mov	r5, r1
 8003ef6:	4614      	mov	r4, r2
 8003ef8:	b09d      	sub	sp, #116	@ 0x74
 8003efa:	d510      	bpl.n	8003f1e <_svfiprintf_r+0x36>
 8003efc:	690b      	ldr	r3, [r1, #16]
 8003efe:	b973      	cbnz	r3, 8003f1e <_svfiprintf_r+0x36>
 8003f00:	2140      	movs	r1, #64	@ 0x40
 8003f02:	f7ff ff09 	bl	8003d18 <_malloc_r>
 8003f06:	6028      	str	r0, [r5, #0]
 8003f08:	6128      	str	r0, [r5, #16]
 8003f0a:	b930      	cbnz	r0, 8003f1a <_svfiprintf_r+0x32>
 8003f0c:	230c      	movs	r3, #12
 8003f0e:	603b      	str	r3, [r7, #0]
 8003f10:	f04f 30ff 	mov.w	r0, #4294967295
 8003f14:	b01d      	add	sp, #116	@ 0x74
 8003f16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f1a:	2340      	movs	r3, #64	@ 0x40
 8003f1c:	616b      	str	r3, [r5, #20]
 8003f1e:	2300      	movs	r3, #0
 8003f20:	9309      	str	r3, [sp, #36]	@ 0x24
 8003f22:	2320      	movs	r3, #32
 8003f24:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003f28:	2330      	movs	r3, #48	@ 0x30
 8003f2a:	f04f 0901 	mov.w	r9, #1
 8003f2e:	f8cd 800c 	str.w	r8, [sp, #12]
 8003f32:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80040cc <_svfiprintf_r+0x1e4>
 8003f36:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003f3a:	4623      	mov	r3, r4
 8003f3c:	469a      	mov	sl, r3
 8003f3e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003f42:	b10a      	cbz	r2, 8003f48 <_svfiprintf_r+0x60>
 8003f44:	2a25      	cmp	r2, #37	@ 0x25
 8003f46:	d1f9      	bne.n	8003f3c <_svfiprintf_r+0x54>
 8003f48:	ebba 0b04 	subs.w	fp, sl, r4
 8003f4c:	d00b      	beq.n	8003f66 <_svfiprintf_r+0x7e>
 8003f4e:	465b      	mov	r3, fp
 8003f50:	4622      	mov	r2, r4
 8003f52:	4629      	mov	r1, r5
 8003f54:	4638      	mov	r0, r7
 8003f56:	f7ff ff6b 	bl	8003e30 <__ssputs_r>
 8003f5a:	3001      	adds	r0, #1
 8003f5c:	f000 80a7 	beq.w	80040ae <_svfiprintf_r+0x1c6>
 8003f60:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003f62:	445a      	add	r2, fp
 8003f64:	9209      	str	r2, [sp, #36]	@ 0x24
 8003f66:	f89a 3000 	ldrb.w	r3, [sl]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	f000 809f 	beq.w	80040ae <_svfiprintf_r+0x1c6>
 8003f70:	2300      	movs	r3, #0
 8003f72:	f04f 32ff 	mov.w	r2, #4294967295
 8003f76:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003f7a:	f10a 0a01 	add.w	sl, sl, #1
 8003f7e:	9304      	str	r3, [sp, #16]
 8003f80:	9307      	str	r3, [sp, #28]
 8003f82:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003f86:	931a      	str	r3, [sp, #104]	@ 0x68
 8003f88:	4654      	mov	r4, sl
 8003f8a:	2205      	movs	r2, #5
 8003f8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f90:	484e      	ldr	r0, [pc, #312]	@ (80040cc <_svfiprintf_r+0x1e4>)
 8003f92:	f000 fa5f 	bl	8004454 <memchr>
 8003f96:	9a04      	ldr	r2, [sp, #16]
 8003f98:	b9d8      	cbnz	r0, 8003fd2 <_svfiprintf_r+0xea>
 8003f9a:	06d0      	lsls	r0, r2, #27
 8003f9c:	bf44      	itt	mi
 8003f9e:	2320      	movmi	r3, #32
 8003fa0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003fa4:	0711      	lsls	r1, r2, #28
 8003fa6:	bf44      	itt	mi
 8003fa8:	232b      	movmi	r3, #43	@ 0x2b
 8003faa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003fae:	f89a 3000 	ldrb.w	r3, [sl]
 8003fb2:	2b2a      	cmp	r3, #42	@ 0x2a
 8003fb4:	d015      	beq.n	8003fe2 <_svfiprintf_r+0xfa>
 8003fb6:	4654      	mov	r4, sl
 8003fb8:	2000      	movs	r0, #0
 8003fba:	f04f 0c0a 	mov.w	ip, #10
 8003fbe:	9a07      	ldr	r2, [sp, #28]
 8003fc0:	4621      	mov	r1, r4
 8003fc2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003fc6:	3b30      	subs	r3, #48	@ 0x30
 8003fc8:	2b09      	cmp	r3, #9
 8003fca:	d94b      	bls.n	8004064 <_svfiprintf_r+0x17c>
 8003fcc:	b1b0      	cbz	r0, 8003ffc <_svfiprintf_r+0x114>
 8003fce:	9207      	str	r2, [sp, #28]
 8003fd0:	e014      	b.n	8003ffc <_svfiprintf_r+0x114>
 8003fd2:	eba0 0308 	sub.w	r3, r0, r8
 8003fd6:	fa09 f303 	lsl.w	r3, r9, r3
 8003fda:	4313      	orrs	r3, r2
 8003fdc:	46a2      	mov	sl, r4
 8003fde:	9304      	str	r3, [sp, #16]
 8003fe0:	e7d2      	b.n	8003f88 <_svfiprintf_r+0xa0>
 8003fe2:	9b03      	ldr	r3, [sp, #12]
 8003fe4:	1d19      	adds	r1, r3, #4
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	9103      	str	r1, [sp, #12]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	bfbb      	ittet	lt
 8003fee:	425b      	neglt	r3, r3
 8003ff0:	f042 0202 	orrlt.w	r2, r2, #2
 8003ff4:	9307      	strge	r3, [sp, #28]
 8003ff6:	9307      	strlt	r3, [sp, #28]
 8003ff8:	bfb8      	it	lt
 8003ffa:	9204      	strlt	r2, [sp, #16]
 8003ffc:	7823      	ldrb	r3, [r4, #0]
 8003ffe:	2b2e      	cmp	r3, #46	@ 0x2e
 8004000:	d10a      	bne.n	8004018 <_svfiprintf_r+0x130>
 8004002:	7863      	ldrb	r3, [r4, #1]
 8004004:	2b2a      	cmp	r3, #42	@ 0x2a
 8004006:	d132      	bne.n	800406e <_svfiprintf_r+0x186>
 8004008:	9b03      	ldr	r3, [sp, #12]
 800400a:	3402      	adds	r4, #2
 800400c:	1d1a      	adds	r2, r3, #4
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	9203      	str	r2, [sp, #12]
 8004012:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004016:	9305      	str	r3, [sp, #20]
 8004018:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80040d0 <_svfiprintf_r+0x1e8>
 800401c:	2203      	movs	r2, #3
 800401e:	4650      	mov	r0, sl
 8004020:	7821      	ldrb	r1, [r4, #0]
 8004022:	f000 fa17 	bl	8004454 <memchr>
 8004026:	b138      	cbz	r0, 8004038 <_svfiprintf_r+0x150>
 8004028:	2240      	movs	r2, #64	@ 0x40
 800402a:	9b04      	ldr	r3, [sp, #16]
 800402c:	eba0 000a 	sub.w	r0, r0, sl
 8004030:	4082      	lsls	r2, r0
 8004032:	4313      	orrs	r3, r2
 8004034:	3401      	adds	r4, #1
 8004036:	9304      	str	r3, [sp, #16]
 8004038:	f814 1b01 	ldrb.w	r1, [r4], #1
 800403c:	2206      	movs	r2, #6
 800403e:	4825      	ldr	r0, [pc, #148]	@ (80040d4 <_svfiprintf_r+0x1ec>)
 8004040:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004044:	f000 fa06 	bl	8004454 <memchr>
 8004048:	2800      	cmp	r0, #0
 800404a:	d036      	beq.n	80040ba <_svfiprintf_r+0x1d2>
 800404c:	4b22      	ldr	r3, [pc, #136]	@ (80040d8 <_svfiprintf_r+0x1f0>)
 800404e:	bb1b      	cbnz	r3, 8004098 <_svfiprintf_r+0x1b0>
 8004050:	9b03      	ldr	r3, [sp, #12]
 8004052:	3307      	adds	r3, #7
 8004054:	f023 0307 	bic.w	r3, r3, #7
 8004058:	3308      	adds	r3, #8
 800405a:	9303      	str	r3, [sp, #12]
 800405c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800405e:	4433      	add	r3, r6
 8004060:	9309      	str	r3, [sp, #36]	@ 0x24
 8004062:	e76a      	b.n	8003f3a <_svfiprintf_r+0x52>
 8004064:	460c      	mov	r4, r1
 8004066:	2001      	movs	r0, #1
 8004068:	fb0c 3202 	mla	r2, ip, r2, r3
 800406c:	e7a8      	b.n	8003fc0 <_svfiprintf_r+0xd8>
 800406e:	2300      	movs	r3, #0
 8004070:	f04f 0c0a 	mov.w	ip, #10
 8004074:	4619      	mov	r1, r3
 8004076:	3401      	adds	r4, #1
 8004078:	9305      	str	r3, [sp, #20]
 800407a:	4620      	mov	r0, r4
 800407c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004080:	3a30      	subs	r2, #48	@ 0x30
 8004082:	2a09      	cmp	r2, #9
 8004084:	d903      	bls.n	800408e <_svfiprintf_r+0x1a6>
 8004086:	2b00      	cmp	r3, #0
 8004088:	d0c6      	beq.n	8004018 <_svfiprintf_r+0x130>
 800408a:	9105      	str	r1, [sp, #20]
 800408c:	e7c4      	b.n	8004018 <_svfiprintf_r+0x130>
 800408e:	4604      	mov	r4, r0
 8004090:	2301      	movs	r3, #1
 8004092:	fb0c 2101 	mla	r1, ip, r1, r2
 8004096:	e7f0      	b.n	800407a <_svfiprintf_r+0x192>
 8004098:	ab03      	add	r3, sp, #12
 800409a:	9300      	str	r3, [sp, #0]
 800409c:	462a      	mov	r2, r5
 800409e:	4638      	mov	r0, r7
 80040a0:	4b0e      	ldr	r3, [pc, #56]	@ (80040dc <_svfiprintf_r+0x1f4>)
 80040a2:	a904      	add	r1, sp, #16
 80040a4:	f3af 8000 	nop.w
 80040a8:	1c42      	adds	r2, r0, #1
 80040aa:	4606      	mov	r6, r0
 80040ac:	d1d6      	bne.n	800405c <_svfiprintf_r+0x174>
 80040ae:	89ab      	ldrh	r3, [r5, #12]
 80040b0:	065b      	lsls	r3, r3, #25
 80040b2:	f53f af2d 	bmi.w	8003f10 <_svfiprintf_r+0x28>
 80040b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80040b8:	e72c      	b.n	8003f14 <_svfiprintf_r+0x2c>
 80040ba:	ab03      	add	r3, sp, #12
 80040bc:	9300      	str	r3, [sp, #0]
 80040be:	462a      	mov	r2, r5
 80040c0:	4638      	mov	r0, r7
 80040c2:	4b06      	ldr	r3, [pc, #24]	@ (80040dc <_svfiprintf_r+0x1f4>)
 80040c4:	a904      	add	r1, sp, #16
 80040c6:	f000 f87d 	bl	80041c4 <_printf_i>
 80040ca:	e7ed      	b.n	80040a8 <_svfiprintf_r+0x1c0>
 80040cc:	08004532 	.word	0x08004532
 80040d0:	08004538 	.word	0x08004538
 80040d4:	0800453c 	.word	0x0800453c
 80040d8:	00000000 	.word	0x00000000
 80040dc:	08003e31 	.word	0x08003e31

080040e0 <_printf_common>:
 80040e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80040e4:	4616      	mov	r6, r2
 80040e6:	4698      	mov	r8, r3
 80040e8:	688a      	ldr	r2, [r1, #8]
 80040ea:	690b      	ldr	r3, [r1, #16]
 80040ec:	4607      	mov	r7, r0
 80040ee:	4293      	cmp	r3, r2
 80040f0:	bfb8      	it	lt
 80040f2:	4613      	movlt	r3, r2
 80040f4:	6033      	str	r3, [r6, #0]
 80040f6:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80040fa:	460c      	mov	r4, r1
 80040fc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004100:	b10a      	cbz	r2, 8004106 <_printf_common+0x26>
 8004102:	3301      	adds	r3, #1
 8004104:	6033      	str	r3, [r6, #0]
 8004106:	6823      	ldr	r3, [r4, #0]
 8004108:	0699      	lsls	r1, r3, #26
 800410a:	bf42      	ittt	mi
 800410c:	6833      	ldrmi	r3, [r6, #0]
 800410e:	3302      	addmi	r3, #2
 8004110:	6033      	strmi	r3, [r6, #0]
 8004112:	6825      	ldr	r5, [r4, #0]
 8004114:	f015 0506 	ands.w	r5, r5, #6
 8004118:	d106      	bne.n	8004128 <_printf_common+0x48>
 800411a:	f104 0a19 	add.w	sl, r4, #25
 800411e:	68e3      	ldr	r3, [r4, #12]
 8004120:	6832      	ldr	r2, [r6, #0]
 8004122:	1a9b      	subs	r3, r3, r2
 8004124:	42ab      	cmp	r3, r5
 8004126:	dc2b      	bgt.n	8004180 <_printf_common+0xa0>
 8004128:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800412c:	6822      	ldr	r2, [r4, #0]
 800412e:	3b00      	subs	r3, #0
 8004130:	bf18      	it	ne
 8004132:	2301      	movne	r3, #1
 8004134:	0692      	lsls	r2, r2, #26
 8004136:	d430      	bmi.n	800419a <_printf_common+0xba>
 8004138:	4641      	mov	r1, r8
 800413a:	4638      	mov	r0, r7
 800413c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004140:	47c8      	blx	r9
 8004142:	3001      	adds	r0, #1
 8004144:	d023      	beq.n	800418e <_printf_common+0xae>
 8004146:	6823      	ldr	r3, [r4, #0]
 8004148:	6922      	ldr	r2, [r4, #16]
 800414a:	f003 0306 	and.w	r3, r3, #6
 800414e:	2b04      	cmp	r3, #4
 8004150:	bf14      	ite	ne
 8004152:	2500      	movne	r5, #0
 8004154:	6833      	ldreq	r3, [r6, #0]
 8004156:	f04f 0600 	mov.w	r6, #0
 800415a:	bf08      	it	eq
 800415c:	68e5      	ldreq	r5, [r4, #12]
 800415e:	f104 041a 	add.w	r4, r4, #26
 8004162:	bf08      	it	eq
 8004164:	1aed      	subeq	r5, r5, r3
 8004166:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800416a:	bf08      	it	eq
 800416c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004170:	4293      	cmp	r3, r2
 8004172:	bfc4      	itt	gt
 8004174:	1a9b      	subgt	r3, r3, r2
 8004176:	18ed      	addgt	r5, r5, r3
 8004178:	42b5      	cmp	r5, r6
 800417a:	d11a      	bne.n	80041b2 <_printf_common+0xd2>
 800417c:	2000      	movs	r0, #0
 800417e:	e008      	b.n	8004192 <_printf_common+0xb2>
 8004180:	2301      	movs	r3, #1
 8004182:	4652      	mov	r2, sl
 8004184:	4641      	mov	r1, r8
 8004186:	4638      	mov	r0, r7
 8004188:	47c8      	blx	r9
 800418a:	3001      	adds	r0, #1
 800418c:	d103      	bne.n	8004196 <_printf_common+0xb6>
 800418e:	f04f 30ff 	mov.w	r0, #4294967295
 8004192:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004196:	3501      	adds	r5, #1
 8004198:	e7c1      	b.n	800411e <_printf_common+0x3e>
 800419a:	2030      	movs	r0, #48	@ 0x30
 800419c:	18e1      	adds	r1, r4, r3
 800419e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80041a2:	1c5a      	adds	r2, r3, #1
 80041a4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80041a8:	4422      	add	r2, r4
 80041aa:	3302      	adds	r3, #2
 80041ac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80041b0:	e7c2      	b.n	8004138 <_printf_common+0x58>
 80041b2:	2301      	movs	r3, #1
 80041b4:	4622      	mov	r2, r4
 80041b6:	4641      	mov	r1, r8
 80041b8:	4638      	mov	r0, r7
 80041ba:	47c8      	blx	r9
 80041bc:	3001      	adds	r0, #1
 80041be:	d0e6      	beq.n	800418e <_printf_common+0xae>
 80041c0:	3601      	adds	r6, #1
 80041c2:	e7d9      	b.n	8004178 <_printf_common+0x98>

080041c4 <_printf_i>:
 80041c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80041c8:	7e0f      	ldrb	r7, [r1, #24]
 80041ca:	4691      	mov	r9, r2
 80041cc:	2f78      	cmp	r7, #120	@ 0x78
 80041ce:	4680      	mov	r8, r0
 80041d0:	460c      	mov	r4, r1
 80041d2:	469a      	mov	sl, r3
 80041d4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80041d6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80041da:	d807      	bhi.n	80041ec <_printf_i+0x28>
 80041dc:	2f62      	cmp	r7, #98	@ 0x62
 80041de:	d80a      	bhi.n	80041f6 <_printf_i+0x32>
 80041e0:	2f00      	cmp	r7, #0
 80041e2:	f000 80d1 	beq.w	8004388 <_printf_i+0x1c4>
 80041e6:	2f58      	cmp	r7, #88	@ 0x58
 80041e8:	f000 80b8 	beq.w	800435c <_printf_i+0x198>
 80041ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80041f0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80041f4:	e03a      	b.n	800426c <_printf_i+0xa8>
 80041f6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80041fa:	2b15      	cmp	r3, #21
 80041fc:	d8f6      	bhi.n	80041ec <_printf_i+0x28>
 80041fe:	a101      	add	r1, pc, #4	@ (adr r1, 8004204 <_printf_i+0x40>)
 8004200:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004204:	0800425d 	.word	0x0800425d
 8004208:	08004271 	.word	0x08004271
 800420c:	080041ed 	.word	0x080041ed
 8004210:	080041ed 	.word	0x080041ed
 8004214:	080041ed 	.word	0x080041ed
 8004218:	080041ed 	.word	0x080041ed
 800421c:	08004271 	.word	0x08004271
 8004220:	080041ed 	.word	0x080041ed
 8004224:	080041ed 	.word	0x080041ed
 8004228:	080041ed 	.word	0x080041ed
 800422c:	080041ed 	.word	0x080041ed
 8004230:	0800436f 	.word	0x0800436f
 8004234:	0800429b 	.word	0x0800429b
 8004238:	08004329 	.word	0x08004329
 800423c:	080041ed 	.word	0x080041ed
 8004240:	080041ed 	.word	0x080041ed
 8004244:	08004391 	.word	0x08004391
 8004248:	080041ed 	.word	0x080041ed
 800424c:	0800429b 	.word	0x0800429b
 8004250:	080041ed 	.word	0x080041ed
 8004254:	080041ed 	.word	0x080041ed
 8004258:	08004331 	.word	0x08004331
 800425c:	6833      	ldr	r3, [r6, #0]
 800425e:	1d1a      	adds	r2, r3, #4
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	6032      	str	r2, [r6, #0]
 8004264:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004268:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800426c:	2301      	movs	r3, #1
 800426e:	e09c      	b.n	80043aa <_printf_i+0x1e6>
 8004270:	6833      	ldr	r3, [r6, #0]
 8004272:	6820      	ldr	r0, [r4, #0]
 8004274:	1d19      	adds	r1, r3, #4
 8004276:	6031      	str	r1, [r6, #0]
 8004278:	0606      	lsls	r6, r0, #24
 800427a:	d501      	bpl.n	8004280 <_printf_i+0xbc>
 800427c:	681d      	ldr	r5, [r3, #0]
 800427e:	e003      	b.n	8004288 <_printf_i+0xc4>
 8004280:	0645      	lsls	r5, r0, #25
 8004282:	d5fb      	bpl.n	800427c <_printf_i+0xb8>
 8004284:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004288:	2d00      	cmp	r5, #0
 800428a:	da03      	bge.n	8004294 <_printf_i+0xd0>
 800428c:	232d      	movs	r3, #45	@ 0x2d
 800428e:	426d      	negs	r5, r5
 8004290:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004294:	230a      	movs	r3, #10
 8004296:	4858      	ldr	r0, [pc, #352]	@ (80043f8 <_printf_i+0x234>)
 8004298:	e011      	b.n	80042be <_printf_i+0xfa>
 800429a:	6821      	ldr	r1, [r4, #0]
 800429c:	6833      	ldr	r3, [r6, #0]
 800429e:	0608      	lsls	r0, r1, #24
 80042a0:	f853 5b04 	ldr.w	r5, [r3], #4
 80042a4:	d402      	bmi.n	80042ac <_printf_i+0xe8>
 80042a6:	0649      	lsls	r1, r1, #25
 80042a8:	bf48      	it	mi
 80042aa:	b2ad      	uxthmi	r5, r5
 80042ac:	2f6f      	cmp	r7, #111	@ 0x6f
 80042ae:	6033      	str	r3, [r6, #0]
 80042b0:	bf14      	ite	ne
 80042b2:	230a      	movne	r3, #10
 80042b4:	2308      	moveq	r3, #8
 80042b6:	4850      	ldr	r0, [pc, #320]	@ (80043f8 <_printf_i+0x234>)
 80042b8:	2100      	movs	r1, #0
 80042ba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80042be:	6866      	ldr	r6, [r4, #4]
 80042c0:	2e00      	cmp	r6, #0
 80042c2:	60a6      	str	r6, [r4, #8]
 80042c4:	db05      	blt.n	80042d2 <_printf_i+0x10e>
 80042c6:	6821      	ldr	r1, [r4, #0]
 80042c8:	432e      	orrs	r6, r5
 80042ca:	f021 0104 	bic.w	r1, r1, #4
 80042ce:	6021      	str	r1, [r4, #0]
 80042d0:	d04b      	beq.n	800436a <_printf_i+0x1a6>
 80042d2:	4616      	mov	r6, r2
 80042d4:	fbb5 f1f3 	udiv	r1, r5, r3
 80042d8:	fb03 5711 	mls	r7, r3, r1, r5
 80042dc:	5dc7      	ldrb	r7, [r0, r7]
 80042de:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80042e2:	462f      	mov	r7, r5
 80042e4:	42bb      	cmp	r3, r7
 80042e6:	460d      	mov	r5, r1
 80042e8:	d9f4      	bls.n	80042d4 <_printf_i+0x110>
 80042ea:	2b08      	cmp	r3, #8
 80042ec:	d10b      	bne.n	8004306 <_printf_i+0x142>
 80042ee:	6823      	ldr	r3, [r4, #0]
 80042f0:	07df      	lsls	r7, r3, #31
 80042f2:	d508      	bpl.n	8004306 <_printf_i+0x142>
 80042f4:	6923      	ldr	r3, [r4, #16]
 80042f6:	6861      	ldr	r1, [r4, #4]
 80042f8:	4299      	cmp	r1, r3
 80042fa:	bfde      	ittt	le
 80042fc:	2330      	movle	r3, #48	@ 0x30
 80042fe:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004302:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004306:	1b92      	subs	r2, r2, r6
 8004308:	6122      	str	r2, [r4, #16]
 800430a:	464b      	mov	r3, r9
 800430c:	4621      	mov	r1, r4
 800430e:	4640      	mov	r0, r8
 8004310:	f8cd a000 	str.w	sl, [sp]
 8004314:	aa03      	add	r2, sp, #12
 8004316:	f7ff fee3 	bl	80040e0 <_printf_common>
 800431a:	3001      	adds	r0, #1
 800431c:	d14a      	bne.n	80043b4 <_printf_i+0x1f0>
 800431e:	f04f 30ff 	mov.w	r0, #4294967295
 8004322:	b004      	add	sp, #16
 8004324:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004328:	6823      	ldr	r3, [r4, #0]
 800432a:	f043 0320 	orr.w	r3, r3, #32
 800432e:	6023      	str	r3, [r4, #0]
 8004330:	2778      	movs	r7, #120	@ 0x78
 8004332:	4832      	ldr	r0, [pc, #200]	@ (80043fc <_printf_i+0x238>)
 8004334:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004338:	6823      	ldr	r3, [r4, #0]
 800433a:	6831      	ldr	r1, [r6, #0]
 800433c:	061f      	lsls	r7, r3, #24
 800433e:	f851 5b04 	ldr.w	r5, [r1], #4
 8004342:	d402      	bmi.n	800434a <_printf_i+0x186>
 8004344:	065f      	lsls	r7, r3, #25
 8004346:	bf48      	it	mi
 8004348:	b2ad      	uxthmi	r5, r5
 800434a:	6031      	str	r1, [r6, #0]
 800434c:	07d9      	lsls	r1, r3, #31
 800434e:	bf44      	itt	mi
 8004350:	f043 0320 	orrmi.w	r3, r3, #32
 8004354:	6023      	strmi	r3, [r4, #0]
 8004356:	b11d      	cbz	r5, 8004360 <_printf_i+0x19c>
 8004358:	2310      	movs	r3, #16
 800435a:	e7ad      	b.n	80042b8 <_printf_i+0xf4>
 800435c:	4826      	ldr	r0, [pc, #152]	@ (80043f8 <_printf_i+0x234>)
 800435e:	e7e9      	b.n	8004334 <_printf_i+0x170>
 8004360:	6823      	ldr	r3, [r4, #0]
 8004362:	f023 0320 	bic.w	r3, r3, #32
 8004366:	6023      	str	r3, [r4, #0]
 8004368:	e7f6      	b.n	8004358 <_printf_i+0x194>
 800436a:	4616      	mov	r6, r2
 800436c:	e7bd      	b.n	80042ea <_printf_i+0x126>
 800436e:	6833      	ldr	r3, [r6, #0]
 8004370:	6825      	ldr	r5, [r4, #0]
 8004372:	1d18      	adds	r0, r3, #4
 8004374:	6961      	ldr	r1, [r4, #20]
 8004376:	6030      	str	r0, [r6, #0]
 8004378:	062e      	lsls	r6, r5, #24
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	d501      	bpl.n	8004382 <_printf_i+0x1be>
 800437e:	6019      	str	r1, [r3, #0]
 8004380:	e002      	b.n	8004388 <_printf_i+0x1c4>
 8004382:	0668      	lsls	r0, r5, #25
 8004384:	d5fb      	bpl.n	800437e <_printf_i+0x1ba>
 8004386:	8019      	strh	r1, [r3, #0]
 8004388:	2300      	movs	r3, #0
 800438a:	4616      	mov	r6, r2
 800438c:	6123      	str	r3, [r4, #16]
 800438e:	e7bc      	b.n	800430a <_printf_i+0x146>
 8004390:	6833      	ldr	r3, [r6, #0]
 8004392:	2100      	movs	r1, #0
 8004394:	1d1a      	adds	r2, r3, #4
 8004396:	6032      	str	r2, [r6, #0]
 8004398:	681e      	ldr	r6, [r3, #0]
 800439a:	6862      	ldr	r2, [r4, #4]
 800439c:	4630      	mov	r0, r6
 800439e:	f000 f859 	bl	8004454 <memchr>
 80043a2:	b108      	cbz	r0, 80043a8 <_printf_i+0x1e4>
 80043a4:	1b80      	subs	r0, r0, r6
 80043a6:	6060      	str	r0, [r4, #4]
 80043a8:	6863      	ldr	r3, [r4, #4]
 80043aa:	6123      	str	r3, [r4, #16]
 80043ac:	2300      	movs	r3, #0
 80043ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80043b2:	e7aa      	b.n	800430a <_printf_i+0x146>
 80043b4:	4632      	mov	r2, r6
 80043b6:	4649      	mov	r1, r9
 80043b8:	4640      	mov	r0, r8
 80043ba:	6923      	ldr	r3, [r4, #16]
 80043bc:	47d0      	blx	sl
 80043be:	3001      	adds	r0, #1
 80043c0:	d0ad      	beq.n	800431e <_printf_i+0x15a>
 80043c2:	6823      	ldr	r3, [r4, #0]
 80043c4:	079b      	lsls	r3, r3, #30
 80043c6:	d413      	bmi.n	80043f0 <_printf_i+0x22c>
 80043c8:	68e0      	ldr	r0, [r4, #12]
 80043ca:	9b03      	ldr	r3, [sp, #12]
 80043cc:	4298      	cmp	r0, r3
 80043ce:	bfb8      	it	lt
 80043d0:	4618      	movlt	r0, r3
 80043d2:	e7a6      	b.n	8004322 <_printf_i+0x15e>
 80043d4:	2301      	movs	r3, #1
 80043d6:	4632      	mov	r2, r6
 80043d8:	4649      	mov	r1, r9
 80043da:	4640      	mov	r0, r8
 80043dc:	47d0      	blx	sl
 80043de:	3001      	adds	r0, #1
 80043e0:	d09d      	beq.n	800431e <_printf_i+0x15a>
 80043e2:	3501      	adds	r5, #1
 80043e4:	68e3      	ldr	r3, [r4, #12]
 80043e6:	9903      	ldr	r1, [sp, #12]
 80043e8:	1a5b      	subs	r3, r3, r1
 80043ea:	42ab      	cmp	r3, r5
 80043ec:	dcf2      	bgt.n	80043d4 <_printf_i+0x210>
 80043ee:	e7eb      	b.n	80043c8 <_printf_i+0x204>
 80043f0:	2500      	movs	r5, #0
 80043f2:	f104 0619 	add.w	r6, r4, #25
 80043f6:	e7f5      	b.n	80043e4 <_printf_i+0x220>
 80043f8:	08004543 	.word	0x08004543
 80043fc:	08004554 	.word	0x08004554

08004400 <memmove>:
 8004400:	4288      	cmp	r0, r1
 8004402:	b510      	push	{r4, lr}
 8004404:	eb01 0402 	add.w	r4, r1, r2
 8004408:	d902      	bls.n	8004410 <memmove+0x10>
 800440a:	4284      	cmp	r4, r0
 800440c:	4623      	mov	r3, r4
 800440e:	d807      	bhi.n	8004420 <memmove+0x20>
 8004410:	1e43      	subs	r3, r0, #1
 8004412:	42a1      	cmp	r1, r4
 8004414:	d008      	beq.n	8004428 <memmove+0x28>
 8004416:	f811 2b01 	ldrb.w	r2, [r1], #1
 800441a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800441e:	e7f8      	b.n	8004412 <memmove+0x12>
 8004420:	4601      	mov	r1, r0
 8004422:	4402      	add	r2, r0
 8004424:	428a      	cmp	r2, r1
 8004426:	d100      	bne.n	800442a <memmove+0x2a>
 8004428:	bd10      	pop	{r4, pc}
 800442a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800442e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004432:	e7f7      	b.n	8004424 <memmove+0x24>

08004434 <_sbrk_r>:
 8004434:	b538      	push	{r3, r4, r5, lr}
 8004436:	2300      	movs	r3, #0
 8004438:	4d05      	ldr	r5, [pc, #20]	@ (8004450 <_sbrk_r+0x1c>)
 800443a:	4604      	mov	r4, r0
 800443c:	4608      	mov	r0, r1
 800443e:	602b      	str	r3, [r5, #0]
 8004440:	f7fd f890 	bl	8001564 <_sbrk>
 8004444:	1c43      	adds	r3, r0, #1
 8004446:	d102      	bne.n	800444e <_sbrk_r+0x1a>
 8004448:	682b      	ldr	r3, [r5, #0]
 800444a:	b103      	cbz	r3, 800444e <_sbrk_r+0x1a>
 800444c:	6023      	str	r3, [r4, #0]
 800444e:	bd38      	pop	{r3, r4, r5, pc}
 8004450:	200002c4 	.word	0x200002c4

08004454 <memchr>:
 8004454:	4603      	mov	r3, r0
 8004456:	b510      	push	{r4, lr}
 8004458:	b2c9      	uxtb	r1, r1
 800445a:	4402      	add	r2, r0
 800445c:	4293      	cmp	r3, r2
 800445e:	4618      	mov	r0, r3
 8004460:	d101      	bne.n	8004466 <memchr+0x12>
 8004462:	2000      	movs	r0, #0
 8004464:	e003      	b.n	800446e <memchr+0x1a>
 8004466:	7804      	ldrb	r4, [r0, #0]
 8004468:	3301      	adds	r3, #1
 800446a:	428c      	cmp	r4, r1
 800446c:	d1f6      	bne.n	800445c <memchr+0x8>
 800446e:	bd10      	pop	{r4, pc}

08004470 <_realloc_r>:
 8004470:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004474:	4607      	mov	r7, r0
 8004476:	4614      	mov	r4, r2
 8004478:	460d      	mov	r5, r1
 800447a:	b921      	cbnz	r1, 8004486 <_realloc_r+0x16>
 800447c:	4611      	mov	r1, r2
 800447e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004482:	f7ff bc49 	b.w	8003d18 <_malloc_r>
 8004486:	b92a      	cbnz	r2, 8004494 <_realloc_r+0x24>
 8004488:	f7ff fbdc 	bl	8003c44 <_free_r>
 800448c:	4625      	mov	r5, r4
 800448e:	4628      	mov	r0, r5
 8004490:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004494:	f000 f81a 	bl	80044cc <_malloc_usable_size_r>
 8004498:	4284      	cmp	r4, r0
 800449a:	4606      	mov	r6, r0
 800449c:	d802      	bhi.n	80044a4 <_realloc_r+0x34>
 800449e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80044a2:	d8f4      	bhi.n	800448e <_realloc_r+0x1e>
 80044a4:	4621      	mov	r1, r4
 80044a6:	4638      	mov	r0, r7
 80044a8:	f7ff fc36 	bl	8003d18 <_malloc_r>
 80044ac:	4680      	mov	r8, r0
 80044ae:	b908      	cbnz	r0, 80044b4 <_realloc_r+0x44>
 80044b0:	4645      	mov	r5, r8
 80044b2:	e7ec      	b.n	800448e <_realloc_r+0x1e>
 80044b4:	42b4      	cmp	r4, r6
 80044b6:	4622      	mov	r2, r4
 80044b8:	4629      	mov	r1, r5
 80044ba:	bf28      	it	cs
 80044bc:	4632      	movcs	r2, r6
 80044be:	f7ff fbb3 	bl	8003c28 <memcpy>
 80044c2:	4629      	mov	r1, r5
 80044c4:	4638      	mov	r0, r7
 80044c6:	f7ff fbbd 	bl	8003c44 <_free_r>
 80044ca:	e7f1      	b.n	80044b0 <_realloc_r+0x40>

080044cc <_malloc_usable_size_r>:
 80044cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80044d0:	1f18      	subs	r0, r3, #4
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	bfbc      	itt	lt
 80044d6:	580b      	ldrlt	r3, [r1, r0]
 80044d8:	18c0      	addlt	r0, r0, r3
 80044da:	4770      	bx	lr

080044dc <_init>:
 80044dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044de:	bf00      	nop
 80044e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80044e2:	bc08      	pop	{r3}
 80044e4:	469e      	mov	lr, r3
 80044e6:	4770      	bx	lr

080044e8 <_fini>:
 80044e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044ea:	bf00      	nop
 80044ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80044ee:	bc08      	pop	{r3}
 80044f0:	469e      	mov	lr, r3
 80044f2:	4770      	bx	lr
