Flow report for Preprocessor
Mon Feb 18 22:11:00 2019
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Mon Feb 18 22:11:00 2019       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; Preprocessor                                ;
; Top-level Entity Name              ; Preprocessor                                ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 87                                          ;
;     Total combinational functions  ; 80                                          ;
;     Dedicated logic registers      ; 41                                          ;
; Total registers                    ; 41                                          ;
; Total pins                         ; 1,637                                       ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 02/18/2019 22:08:30 ;
; Main task         ; Compilation         ;
; Revision Name     ; Preprocessor        ;
+-------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                    ;
+-------------------------------------+--------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                          ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+--------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 29563460182322.155054571000420 ; --            ; --          ; --             ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; On                             ; --            ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                    ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)      ; <None>        ; --          ; --             ;
; FLOW_ENABLE_RTL_VIEWER              ; On                             ; Off           ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP              ; 85                             ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                              ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057                       ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING          ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                         ; --            ; --          ; Top            ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                   ; --            ; --          ; --             ;
+-------------------------------------+--------------------------------+---------------+-------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:02:09     ; 1.0                     ; 1487 MB             ; 00:02:26                           ;
; EDA Netlist Writer   ; 00:00:05     ; 1.0                     ; 725 MB              ; 00:00:04                           ;
; EDA Netlist Writer   ; 00:00:02     ; 1.0                     ; 729 MB              ; 00:00:02                           ;
; Total                ; 00:02:16     ; --                      ; --                  ; 00:02:32                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+-----------------------------------------------------------------------------------+
; Flow OS Summary                                                                   ;
+----------------------+------------------+-----------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+----------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis ; Toshiba          ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer   ; Toshiba          ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer   ; Toshiba          ; Windows 8 ; 6.2        ; x86_64         ;
+----------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off Preprocessor -c Preprocessor
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Preprocessor -c Preprocessor --vector_source=C:/Users/user/Desktop/Capstone/RTL-SHA-256/ASCIIConverter/Waveform4.vwf --testbench_file=C:/Users/user/Desktop/Capstone/RTL-SHA-256/ASCIIConverter/simulation/qsim/Waveform4.vwf.vt
quartus_eda --write_settings_files=off --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/Users/user/Desktop/Capstone/RTL-SHA-256/ASCIIConverter/simulation/qsim/ Preprocessor -c Preprocessor



