{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 456, "design__inferred_latch__count": 0, "design__instance__count": 10445, "design__instance__area": 136794, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 167, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 2, "power__internal__total": 0.015071720816195011, "power__switching__total": 0.0063108401373028755, "power__leakage__total": 1.6115329515287158e-07, "power__total": 0.02138272300362587, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.3074964536700033, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.5324644209592794, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.34818382496045663, "timing__setup__ws__corner:nom_tt_025C_1v80": 2.561986251219719, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.348184, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.450693, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 37, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 167, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 2, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.3395592514387658, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.7416012458479045, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.3916096446853234, "timing__setup__ws__corner:nom_ss_100C_1v60": -1.8867983265385833, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -48.33827697156463, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -1.8867983265385833, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.94074, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 50, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 3.260246, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 167, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 2, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.29081357589634693, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.4423315450230421, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.1338463822104963, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.370435692605437, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.133846, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.629158, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 57, "design__max_fanout_violation__count": 167, "design__max_cap_violation__count": 4, "clock__skew__worst_hold": -0.28532557679695986, "clock__skew__worst_setup": 0.4357908879330855, "timing__hold__ws": 0.12851964300999677, "timing__setup__ws": -2.1993270049878992, "timing__hold__tns": 0, "timing__setup__tns": -60.823362290541155, "timing__hold__wns": 0, "timing__setup__wns": -2.1993270049878992, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.12852, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 142, "timing__setup_r2r__ws": 3.081213, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 446.065 456.785", "design__core__bbox": "5.52 10.88 440.22 443.36", "design__io": 78, "design__die__area": 203756, "design__core__area": 187999, "design__instance__count__stdcell": 13101, "design__instance__area__stdcell": 140117, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.745306, "design__instance__utilization__stdcell": 0.745306, "design__rows": 159, "design__rows:unithd": 159, "design__sites": 150255, "design__sites:unithd": 150255, "design__instance__count__class:inverter": 15, "design__instance__area__class:inverter": 58.8064, "design__instance__count__class:sequential_cell": 2510, "design__instance__area__class:sequential_cell": 50536, "design__instance__count__class:multi_input_combinational_cell": 4140, "design__instance__area__class:multi_input_combinational_cell": 51154.1, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 76, "design__io__hpwl": 9259944, "design__instance__count__class:timing_repair_buffer": 3398, "design__instance__area__class:timing_repair_buffer": 30536.8, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 317026, "design__violations": 0, "design__instance__count__class:clock_buffer": 188, "design__instance__area__class:clock_buffer": 2573.72, "design__instance__count__class:clock_inverter": 140, "design__instance__area__class:clock_inverter": 1799.23, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2391, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 32, "design__instance__count__class:antenna_cell": 54, "design__instance__area__class:antenna_cell": 135.13, "route__net": 10277, "route__net__special": 2, "route__drc_errors__iter:0": 109, "route__wirelength__iter:0": 377342, "route__drc_errors__iter:1": 18, "route__wirelength__iter:1": 377311, "route__drc_errors__iter:2": 6, "route__wirelength__iter:2": 377303, "route__drc_errors__iter:3": 0, "route__wirelength__iter:3": 377281, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 377284, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 376916, "route__drc_errors": 0, "route__wirelength": 377281, "route__vias": 80313, "route__vias__singlecut": 80313, "route__vias__multicut": 0, "design__disconnected_pin__count": 12, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1183.7, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 166, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 166, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 166, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 167, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 1, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.2996502852884676, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.522260915962887, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3405650302607947, "timing__setup__ws__corner:min_tt_025C_1v80": 2.764733409354007, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.340565, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.565647, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 166, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 23, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 167, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 1, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.32706768774621275, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.724231695114097, "timing__hold__ws__corner:min_ss_100C_1v60": 0.46117289070664474, "timing__setup__ws__corner:min_ss_100C_1v60": -1.5260930728853666, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": -34.87000653588313, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": -1.5260930728853666, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.928687, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 42, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 3.468386, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 166, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 167, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 1, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.28532557679695986, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.4357908879330855, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.12851964300999677, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.509758916173607, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.12852, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.70533, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 166, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 167, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 4, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.3098161537232607, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.542921389879362, "timing__hold__ws__corner:max_tt_025C_1v80": 0.35774251240591, "timing__setup__ws__corner:max_tt_025C_1v80": 2.37831450154482, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.357743, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 6.35046, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 166, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 57, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 167, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 4, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.3422690838739102, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.7574882047126971, "timing__hold__ws__corner:max_ss_100C_1v60": 0.35904946698746193, "timing__setup__ws__corner:max_ss_100C_1v60": -2.1993270049878992, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -60.823362290541155, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -2.1993270049878992, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.95388, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 50, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 3.081213, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 166, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 167, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 4, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2929691294707711, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.4492313037604698, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.13950274663632944, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.241680460262952, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.139503, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.560369, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 166, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 166, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79894, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79973, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00105966, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000970063, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000259492, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000970063, "design_powergrid__voltage__worst": 0.000970063, "design_powergrid__voltage__worst__net:VPWR": 1.79894, "design_powergrid__drop__worst": 0.00105966, "design_powergrid__drop__worst__net:VPWR": 0.00105966, "design_powergrid__voltage__worst__net:VGND": 0.000970063, "design_powergrid__drop__worst__net:VGND": 0.000970063, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000266, "ir__drop__worst": 0.00106, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}