#!/bin/bash
set search_path "."
set target_library "NangateOpenCellLibrary_typical_ccs.db"
set link_library "* $target_library"
analyze -format verilog "counter.v"
elaborate counter
current_design counter
create_clock -name clk -period 2 {system_clock}
create_clock -name clk -period 2 {clk}
set_input_delay 1 -clock clk [all_inputs]
set_output_delay 1 -clock clk [all_outputs]
compile -ungroup_all
report_area
report_timing
report_constraint
write -format verilog -hierarchy -output counter.netlist.v
write_sdf counter.sdf