

================================================================
== Vitis HLS Report for 'yolo_max_pool_top'
================================================================
* Date:           Tue Nov 19 23:15:56 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        yolo_max_pool_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.140 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2076688|  2076688|  20.767 ms|  20.767 ms|  2076689|  2076689|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                                                                             |                                                                                  |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |                                           Instance                                          |                                      Module                                      |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598  |yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS  |  2076679|  2076679|  20.767 ms|  20.767 ms|  2076679|  2076679|       no|
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    113|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    0|    1298|   2133|    -|
|Memory           |       32|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    284|    -|
|Register         |        -|    -|     151|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       32|    1|    1449|   2530|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       11|   ~0|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+------+------+-----+
    |                                           Instance                                          |                                      Module                                      | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+------+------+-----+
    |CTRL_BUS_s_axi_U                                                                             |CTRL_BUS_s_axi                                                                    |        0|   0|   114|   124|    0|
    |mul_2ns_15ns_17_1_1_U54                                                                      |mul_2ns_15ns_17_1_1                                                               |        0|   0|     0|     6|    0|
    |mul_2ns_4ns_6_1_1_U52                                                                        |mul_2ns_4ns_6_1_1                                                                 |        0|   0|     0|    13|    0|
    |mul_9ns_6ns_15_1_1_U53                                                                       |mul_9ns_6ns_15_1_1                                                                |        0|   0|     0|    51|    0|
    |grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598  |yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS  |        0|   0|  1184|  1939|    0|
    +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                                        |                                                                                  |        0|   0|  1298|  2133|    0|
    +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    +-----------------------------+-------------------------+-----------+
    |           Instance          |          Module         | Expression|
    +-----------------------------+-------------------------+-----------+
    |mul_mul_9ns_17ns_26_4_1_U55  |mul_mul_9ns_17ns_26_4_1  |    i0 * i1|
    +-----------------------------+-------------------------+-----------+

    * Memory: 
    +-----------------------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |            Memory           |                   Module                  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |line_buff_group_0_val_V_U    |line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W  |        4|  0|   0|    0|  3344|   16|     1|        53504|
    |line_buff_group_0_val_V_1_U  |line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W  |        4|  0|   0|    0|  3344|   16|     1|        53504|
    |line_buff_group_1_val_V_U    |line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W  |        4|  0|   0|    0|  3344|   16|     1|        53504|
    |line_buff_group_1_val_V_1_U  |line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W  |        4|  0|   0|    0|  3344|   16|     1|        53504|
    |line_buff_group_2_val_V_U    |line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W  |        4|  0|   0|    0|  3344|   16|     1|        53504|
    |line_buff_group_2_val_V_1_U  |line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W  |        4|  0|   0|    0|  3344|   16|     1|        53504|
    |line_buff_group_3_val_V_U    |line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W  |        4|  0|   0|    0|  3344|   16|     1|        53504|
    |line_buff_group_3_val_V_1_U  |line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W  |        4|  0|   0|    0|  3344|   16|     1|        53504|
    +-----------------------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                        |                                           |       32|  0|   0|    0| 26752|  128|     8|       428032|
    +-----------------------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                                 Variable Name                                                | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |sub_i_i270_fu_712_p2                                                                                          |         +|   0|  0|  11|           3|           2|
    |sub_i_i56_fu_732_p2                                                                                           |         +|   0|  0|  13|          10|           2|
    |sub_i_i87_fu_722_p2                                                                                           |         +|   0|  0|  13|          10|           2|
    |sub_i_i_fu_742_p2                                                                                             |         +|   0|  0|  13|           5|           2|
    |grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TREADY  |       and|   0|  0|   2|           1|           1|
    |cmp_i_i606_not_mid1214_fu_763_p2                                                                              |      icmp|   0|  0|  11|           9|           1|
    |icmp_ln1027_1_fu_699_p2                                                                                       |      icmp|   0|  0|  10|           6|           1|
    |icmp_ln1027_2_fu_704_p2                                                                                       |      icmp|   0|  0|  12|          15|           1|
    |icmp_ln1027_fu_769_p2                                                                                         |      icmp|   0|  0|   9|           4|           1|
    |notlhs1_mid1182_fu_749_p2                                                                                     |      icmp|   0|  0|   8|           3|           1|
    |notrhs_mid1192_fu_756_p2                                                                                      |      icmp|   0|  0|  11|          10|           1|
    +--------------------------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                                                         |          |   0|  0| 113|          76|          15|
    +--------------------------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  59|         11|    1|         11|
    |inStream_TREADY_int_regslice   |   9|          2|    1|          2|
    |line_buff_group_0_val_V_1_ce0  |   9|          2|    1|          2|
    |line_buff_group_0_val_V_1_ce1  |   9|          2|    1|          2|
    |line_buff_group_0_val_V_1_we1  |   9|          2|    1|          2|
    |line_buff_group_0_val_V_ce0    |   9|          2|    1|          2|
    |line_buff_group_0_val_V_ce1    |   9|          2|    1|          2|
    |line_buff_group_0_val_V_we1    |   9|          2|    1|          2|
    |line_buff_group_1_val_V_1_ce0  |   9|          2|    1|          2|
    |line_buff_group_1_val_V_1_ce1  |   9|          2|    1|          2|
    |line_buff_group_1_val_V_1_we1  |   9|          2|    1|          2|
    |line_buff_group_1_val_V_ce0    |   9|          2|    1|          2|
    |line_buff_group_1_val_V_ce1    |   9|          2|    1|          2|
    |line_buff_group_1_val_V_we1    |   9|          2|    1|          2|
    |line_buff_group_2_val_V_1_ce0  |   9|          2|    1|          2|
    |line_buff_group_2_val_V_1_ce1  |   9|          2|    1|          2|
    |line_buff_group_2_val_V_1_we1  |   9|          2|    1|          2|
    |line_buff_group_2_val_V_ce0    |   9|          2|    1|          2|
    |line_buff_group_2_val_V_ce1    |   9|          2|    1|          2|
    |line_buff_group_2_val_V_we1    |   9|          2|    1|          2|
    |line_buff_group_3_val_V_1_ce0  |   9|          2|    1|          2|
    |line_buff_group_3_val_V_1_ce1  |   9|          2|    1|          2|
    |line_buff_group_3_val_V_1_we1  |   9|          2|    1|          2|
    |line_buff_group_3_val_V_ce0    |   9|          2|    1|          2|
    |line_buff_group_3_val_V_ce1    |   9|          2|    1|          2|
    |line_buff_group_3_val_V_we1    |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 284|         61|   26|         61|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                   Name                                                   | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                                 |  10|   0|   10|          0|
    |cmp_i_i606_not_mid1214_reg_894                                                                            |   1|   0|    1|          0|
    |grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1027_1_reg_854                                                                                     |   1|   0|    1|          0|
    |icmp_ln1027_2_reg_859                                                                                     |   1|   0|    1|          0|
    |icmp_ln1027_reg_899                                                                                       |   1|   0|    1|          0|
    |input_fold_ch_read_reg_789                                                                                |   4|   0|    4|          0|
    |input_h_read_reg_803                                                                                      |   9|   0|    9|          0|
    |input_w_read_reg_797                                                                                      |   9|   0|    9|          0|
    |mul_ln4_1_reg_826                                                                                         |  15|   0|   15|          0|
    |mul_ln4_2_reg_833                                                                                         |  17|   0|   17|          0|
    |mul_ln4_3_reg_849                                                                                         |  26|   0|   26|          0|
    |mul_ln4_reg_820                                                                                           |   6|   0|    6|          0|
    |notlhs1_mid1182_reg_884                                                                                   |   1|   0|    1|          0|
    |notrhs_mid1192_reg_889                                                                                    |   1|   0|    1|          0|
    |output_h_read_reg_814                                                                                     |   9|   0|    9|          0|
    |output_w_read_reg_808                                                                                     |   9|   0|    9|          0|
    |stride_read_reg_781                                                                                       |   2|   0|    2|          0|
    |sub_i_i270_reg_864                                                                                        |   3|   0|    3|          0|
    |sub_i_i56_reg_874                                                                                         |  10|   0|   10|          0|
    |sub_i_i87_reg_869                                                                                         |  10|   0|   10|          0|
    |sub_i_i_reg_879                                                                                           |   5|   0|    5|          0|
    +----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                     | 151|   0|  151|          0|
    +----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------------+-----+-----+------------+--------------------+--------------+
|s_axi_CTRL_BUS_AWVALID  |   in|    1|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_AWREADY  |  out|    1|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_AWADDR   |   in|    6|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_WVALID   |   in|    1|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_WREADY   |  out|    1|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_WDATA    |   in|   32|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_WSTRB    |   in|    4|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_ARVALID  |   in|    1|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_ARREADY  |  out|    1|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_ARADDR   |   in|    6|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_RVALID   |  out|    1|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_RREADY   |   in|    1|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_RDATA    |  out|   32|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_RRESP    |  out|    2|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_BVALID   |  out|    1|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_BREADY   |   in|    1|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_BRESP    |  out|    2|       s_axi|            CTRL_BUS|        scalar|
|ap_clk                  |   in|    1|  ap_ctrl_hs|   yolo_max_pool_top|  return value|
|ap_rst_n                |   in|    1|  ap_ctrl_hs|   yolo_max_pool_top|  return value|
|interrupt               |  out|    1|  ap_ctrl_hs|   yolo_max_pool_top|  return value|
|inStream_TDATA          |   in|   64|        axis|   inStream_V_data_V|       pointer|
|inStream_TVALID         |   in|    1|        axis|   inStream_V_dest_V|       pointer|
|inStream_TREADY         |  out|    1|        axis|   inStream_V_dest_V|       pointer|
|inStream_TDEST          |   in|    6|        axis|   inStream_V_dest_V|       pointer|
|inStream_TKEEP          |   in|    8|        axis|   inStream_V_keep_V|       pointer|
|inStream_TSTRB          |   in|    8|        axis|   inStream_V_strb_V|       pointer|
|inStream_TUSER          |   in|    2|        axis|   inStream_V_user_V|       pointer|
|inStream_TLAST          |   in|    1|        axis|   inStream_V_last_V|       pointer|
|inStream_TID            |   in|    5|        axis|     inStream_V_id_V|       pointer|
|outStream_TDATA         |  out|   64|        axis|  outStream_V_data_V|       pointer|
|outStream_TVALID        |  out|    1|        axis|  outStream_V_dest_V|       pointer|
|outStream_TREADY        |   in|    1|        axis|  outStream_V_dest_V|       pointer|
|outStream_TDEST         |  out|    6|        axis|  outStream_V_dest_V|       pointer|
|outStream_TKEEP         |  out|    8|        axis|  outStream_V_keep_V|       pointer|
|outStream_TSTRB         |  out|    8|        axis|  outStream_V_strb_V|       pointer|
|outStream_TUSER         |  out|    2|        axis|  outStream_V_user_V|       pointer|
|outStream_TLAST         |  out|    1|        axis|  outStream_V_last_V|       pointer|
|outStream_TID           |  out|    5|        axis|    outStream_V_id_V|       pointer|
+------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%stride_read = read i2 @_ssdm_op_Read.s_axilite.i2, i2 %stride"   --->   Operation 11 'read' 'stride_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%input_fold_ch_read = read i4 @_ssdm_op_Read.s_axilite.i4, i4 %input_fold_ch"   --->   Operation 12 'read' 'input_fold_ch_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [1/1] (1.00ns)   --->   "%input_w_read = read i9 @_ssdm_op_Read.s_axilite.i9, i9 %input_w"   --->   Operation 13 'read' 'input_w_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%input_h_read = read i9 @_ssdm_op_Read.s_axilite.i9, i9 %input_h"   --->   Operation 14 'read' 'input_h_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%output_w_read = read i9 @_ssdm_op_Read.s_axilite.i9, i9 %output_w"   --->   Operation 15 'read' 'output_w_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%output_h_read = read i9 @_ssdm_op_Read.s_axilite.i9, i9 %output_h"   --->   Operation 16 'read' 'output_h_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (3.25ns)   --->   "%line_buff_group_0_val_V = alloca i64 1" [src/yolo_max_pool.cpp:19]   --->   Operation 17 'alloca' 'line_buff_group_0_val_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%line_buff_group_0_val_V_1 = alloca i64 1" [src/yolo_max_pool.cpp:19]   --->   Operation 18 'alloca' 'line_buff_group_0_val_V_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "%line_buff_group_1_val_V = alloca i64 1" [src/yolo_max_pool.cpp:20]   --->   Operation 19 'alloca' 'line_buff_group_1_val_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_1 : Operation 20 [1/1] (3.25ns)   --->   "%line_buff_group_1_val_V_1 = alloca i64 1" [src/yolo_max_pool.cpp:20]   --->   Operation 20 'alloca' 'line_buff_group_1_val_V_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%line_buff_group_2_val_V = alloca i64 1" [src/yolo_max_pool.cpp:21]   --->   Operation 21 'alloca' 'line_buff_group_2_val_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%line_buff_group_2_val_V_1 = alloca i64 1" [src/yolo_max_pool.cpp:21]   --->   Operation 22 'alloca' 'line_buff_group_2_val_V_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%line_buff_group_3_val_V = alloca i64 1" [src/yolo_max_pool.cpp:22]   --->   Operation 23 'alloca' 'line_buff_group_3_val_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%line_buff_group_3_val_V_1 = alloca i64 1" [src/yolo_max_pool.cpp:22]   --->   Operation 24 'alloca' 'line_buff_group_3_val_V_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>

State 2 <SV = 1> <Delay = 6.69>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln4 = zext i2 %stride_read" [src/yolo_max_pool.cpp:4]   --->   Operation 25 'zext' 'zext_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln4_1 = zext i4 %input_fold_ch_read" [src/yolo_max_pool.cpp:4]   --->   Operation 26 'zext' 'zext_ln4_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.34ns)   --->   "%mul_ln4 = mul i6 %zext_ln4, i6 %zext_ln4_1" [src/yolo_max_pool.cpp:4]   --->   Operation 27 'mul' 'mul_ln4' <Predicate = true> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln4_2 = zext i9 %output_w_read" [src/yolo_max_pool.cpp:4]   --->   Operation 28 'zext' 'zext_ln4_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln4_3 = zext i6 %mul_ln4" [src/yolo_max_pool.cpp:4]   --->   Operation 29 'zext' 'zext_ln4_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (4.35ns)   --->   "%mul_ln4_1 = mul i15 %zext_ln4_2, i15 %zext_ln4_3" [src/yolo_max_pool.cpp:4]   --->   Operation 30 'mul' 'mul_ln4_1' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 31 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.59>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln4_4 = zext i2 %stride_read" [src/yolo_max_pool.cpp:4]   --->   Operation 32 'zext' 'zext_ln4_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln4_5 = zext i15 %mul_ln4_1" [src/yolo_max_pool.cpp:4]   --->   Operation 33 'zext' 'zext_ln4_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (5.59ns)   --->   "%mul_ln4_2 = mul i17 %zext_ln4_4, i17 %zext_ln4_5" [src/yolo_max_pool.cpp:4]   --->   Operation 34 'mul' 'mul_ln4_2' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln4_6 = zext i9 %output_h_read" [src/yolo_max_pool.cpp:4]   --->   Operation 35 'zext' 'zext_ln4_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln4_7 = zext i17 %mul_ln4_2" [src/yolo_max_pool.cpp:4]   --->   Operation 36 'zext' 'zext_ln4_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln4_3 = mul i26 %zext_ln4_6, i26 %zext_ln4_7" [src/yolo_max_pool.cpp:4]   --->   Operation 37 'mul' 'mul_ln4_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 38 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln4_3 = mul i26 %zext_ln4_6, i26 %zext_ln4_7" [src/yolo_max_pool.cpp:4]   --->   Operation 38 'mul' 'mul_ln4_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 39 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln4_3 = mul i26 %zext_ln4_6, i26 %zext_ln4_7" [src/yolo_max_pool.cpp:4]   --->   Operation 39 'mul' 'mul_ln4_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.31>
ST_7 : Operation 40 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln4_3 = mul i26 %zext_ln4_6, i26 %zext_ln4_7" [src/yolo_max_pool.cpp:4]   --->   Operation 40 'mul' 'mul_ln4_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 41 [1/1] (1.42ns)   --->   "%icmp_ln1027_1 = icmp_eq  i6 %mul_ln4, i6 0"   --->   Operation 41 'icmp' 'icmp_ln1027_1' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 42 [1/1] (2.31ns)   --->   "%icmp_ln1027_2 = icmp_eq  i15 %mul_ln4_1, i15 0"   --->   Operation 42 'icmp' 'icmp_ln1027_2' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.59>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%stride_cast = zext i2 %stride_read"   --->   Operation 43 'zext' 'stride_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (1.56ns)   --->   "%sub_i_i270 = add i3 %stride_cast, i3 7"   --->   Operation 44 'add' 'sub_i_i270' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%output_h_cast = zext i9 %output_h_read"   --->   Operation 45 'zext' 'output_h_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (1.82ns)   --->   "%sub_i_i87 = add i10 %output_h_cast, i10 1023"   --->   Operation 46 'add' 'sub_i_i87' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%output_w_cast = zext i9 %output_w_read"   --->   Operation 47 'zext' 'output_w_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (1.82ns)   --->   "%sub_i_i56 = add i10 %output_w_cast, i10 1023"   --->   Operation 48 'add' 'sub_i_i56' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%input_fold_ch_cast = zext i4 %input_fold_ch_read"   --->   Operation 49 'zext' 'input_fold_ch_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (1.73ns)   --->   "%sub_i_i = add i5 %input_fold_ch_cast, i5 31"   --->   Operation 50 'add' 'sub_i_i' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 51 [1/1] (1.13ns)   --->   "%notlhs1_mid1182 = icmp_ne  i3 %sub_i_i270, i3 0"   --->   Operation 51 'icmp' 'notlhs1_mid1182' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 52 [1/1] (1.77ns)   --->   "%notrhs_mid1192 = icmp_eq  i10 %sub_i_i56, i10 0"   --->   Operation 52 'icmp' 'notrhs_mid1192' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 53 [1/1] (1.66ns)   --->   "%cmp_i_i606_not_mid1214 = icmp_eq  i9 %input_w_read, i9 0"   --->   Operation 53 'icmp' 'cmp_i_i606_not_mid1214' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 54 [1/1] (1.30ns)   --->   "%icmp_ln1027 = icmp_eq  i4 %input_fold_ch_read, i4 0"   --->   Operation 54 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 55 [2/2] (0.00ns)   --->   "%call_ln4 = call void @yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS, i2 %stride_read, i10 %sub_i_i87, i9 %input_h_read, i3 %sub_i_i270, i10 %sub_i_i56, i9 %input_w_read, i26 %mul_ln4_3, i17 %mul_ln4_2, i1 %notlhs1_mid1182, i1 %notrhs_mid1192, i1 %cmp_i_i606_not_mid1214, i4 %input_fold_ch_read, i1 %icmp_ln1027, i6 %mul_ln4, i1 %icmp_ln1027_1, i15 %mul_ln4_1, i1 %icmp_ln1027_2, i16 %line_buff_group_0_val_V, i16 %line_buff_group_0_val_V_1, i16 %line_buff_group_1_val_V, i16 %line_buff_group_1_val_V_1, i16 %line_buff_group_2_val_V, i16 %line_buff_group_2_val_V_1, i16 %line_buff_group_3_val_V, i16 %line_buff_group_3_val_V_1, i64 %inStream_V_data_V, i8 %inStream_V_keep_V, i8 %inStream_V_strb_V, i2 %inStream_V_user_V, i1 %inStream_V_last_V, i5 %inStream_V_id_V, i6 %inStream_V_dest_V, i5 %sub_i_i, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V" [src/yolo_max_pool.cpp:4]   --->   Operation 55 'call' 'call_ln4' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 3.23>
ST_9 : Operation 56 [1/2] (3.23ns)   --->   "%call_ln4 = call void @yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS, i2 %stride_read, i10 %sub_i_i87, i9 %input_h_read, i3 %sub_i_i270, i10 %sub_i_i56, i9 %input_w_read, i26 %mul_ln4_3, i17 %mul_ln4_2, i1 %notlhs1_mid1182, i1 %notrhs_mid1192, i1 %cmp_i_i606_not_mid1214, i4 %input_fold_ch_read, i1 %icmp_ln1027, i6 %mul_ln4, i1 %icmp_ln1027_1, i15 %mul_ln4_1, i1 %icmp_ln1027_2, i16 %line_buff_group_0_val_V, i16 %line_buff_group_0_val_V_1, i16 %line_buff_group_1_val_V, i16 %line_buff_group_1_val_V_1, i16 %line_buff_group_2_val_V, i16 %line_buff_group_2_val_V_1, i16 %line_buff_group_3_val_V, i16 %line_buff_group_3_val_V_1, i64 %inStream_V_data_V, i8 %inStream_V_keep_V, i8 %inStream_V_strb_V, i2 %inStream_V_user_V, i1 %inStream_V_last_V, i5 %inStream_V_id_V, i6 %inStream_V_dest_V, i5 %sub_i_i, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V" [src/yolo_max_pool.cpp:4]   --->   Operation 56 'call' 'call_ln4' <Predicate = true> <Delay = 3.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [src/yolo_max_pool.cpp:4]   --->   Operation 57 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inStream_V_data_V, i8 %inStream_V_keep_V, i8 %inStream_V_strb_V, i2 %inStream_V_user_V, i1 %inStream_V_last_V, i5 %inStream_V_id_V, i6 %inStream_V_dest_V, void @empty_11, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %inStream_V_data_V"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %inStream_V_keep_V"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %inStream_V_strb_V"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %inStream_V_user_V"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %inStream_V_last_V"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %inStream_V_id_V"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %inStream_V_dest_V"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, void @empty_11, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %outStream_V_data_V"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %outStream_V_keep_V"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %outStream_V_strb_V"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %outStream_V_user_V"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %outStream_V_last_V"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %outStream_V_id_V"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %outStream_V_dest_V"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i9 %output_h"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %output_h, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %output_h, void @empty_12, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i9 %output_w"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %output_w, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_10, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %output_w, void @empty_12, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i9 %input_h"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %input_h, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_13, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %input_h, void @empty_12, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i9 %input_w"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %input_w, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %input_w, void @empty_12, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_fold_ch"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %input_fold_ch, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_14, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %input_fold_ch, void @empty_12, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %stride"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %stride, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_5, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %stride, void @empty_12, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 418" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 93 'getelementptr' 'line_buff_group_0_val_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr_1 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 836" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 94 'getelementptr' 'line_buff_group_0_val_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr_2 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 1254" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 95 'getelementptr' 'line_buff_group_0_val_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr_3 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 1672" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 96 'getelementptr' 'line_buff_group_0_val_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr_4 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 2090" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 97 'getelementptr' 'line_buff_group_0_val_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr_5 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 2508" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 98 'getelementptr' 'line_buff_group_0_val_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr_6 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 2926" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 99 'getelementptr' 'line_buff_group_0_val_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_2_addr = getelementptr i16 %line_buff_group_0_val_V_1, i64 0, i64 418" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 100 'getelementptr' 'line_buff_group_0_val_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_2_addr_1 = getelementptr i16 %line_buff_group_0_val_V_1, i64 0, i64 836" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 101 'getelementptr' 'line_buff_group_0_val_V_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_2_addr_2 = getelementptr i16 %line_buff_group_0_val_V_1, i64 0, i64 1254" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 102 'getelementptr' 'line_buff_group_0_val_V_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_2_addr_3 = getelementptr i16 %line_buff_group_0_val_V_1, i64 0, i64 1672" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 103 'getelementptr' 'line_buff_group_0_val_V_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_2_addr_4 = getelementptr i16 %line_buff_group_0_val_V_1, i64 0, i64 2090" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 104 'getelementptr' 'line_buff_group_0_val_V_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_2_addr_5 = getelementptr i16 %line_buff_group_0_val_V_1, i64 0, i64 2508" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 105 'getelementptr' 'line_buff_group_0_val_V_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_2_addr_6 = getelementptr i16 %line_buff_group_0_val_V_1, i64 0, i64 2926" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 106 'getelementptr' 'line_buff_group_0_val_V_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 418" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 107 'getelementptr' 'line_buff_group_1_val_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr_1 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 836" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 108 'getelementptr' 'line_buff_group_1_val_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr_2 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 1254" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 109 'getelementptr' 'line_buff_group_1_val_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr_3 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 1672" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 110 'getelementptr' 'line_buff_group_1_val_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr_4 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 2090" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 111 'getelementptr' 'line_buff_group_1_val_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr_5 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 2508" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 112 'getelementptr' 'line_buff_group_1_val_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr_6 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 2926" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 113 'getelementptr' 'line_buff_group_1_val_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_2_addr = getelementptr i16 %line_buff_group_1_val_V_1, i64 0, i64 418" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 114 'getelementptr' 'line_buff_group_1_val_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_2_addr_1 = getelementptr i16 %line_buff_group_1_val_V_1, i64 0, i64 836" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 115 'getelementptr' 'line_buff_group_1_val_V_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_2_addr_2 = getelementptr i16 %line_buff_group_1_val_V_1, i64 0, i64 1254" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 116 'getelementptr' 'line_buff_group_1_val_V_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_2_addr_3 = getelementptr i16 %line_buff_group_1_val_V_1, i64 0, i64 1672" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 117 'getelementptr' 'line_buff_group_1_val_V_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_2_addr_4 = getelementptr i16 %line_buff_group_1_val_V_1, i64 0, i64 2090" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 118 'getelementptr' 'line_buff_group_1_val_V_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_2_addr_5 = getelementptr i16 %line_buff_group_1_val_V_1, i64 0, i64 2508" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 119 'getelementptr' 'line_buff_group_1_val_V_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_2_addr_6 = getelementptr i16 %line_buff_group_1_val_V_1, i64 0, i64 2926" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 120 'getelementptr' 'line_buff_group_1_val_V_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 418" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 121 'getelementptr' 'line_buff_group_2_val_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr_1 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 836" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 122 'getelementptr' 'line_buff_group_2_val_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr_2 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 1254" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 123 'getelementptr' 'line_buff_group_2_val_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr_3 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 1672" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 124 'getelementptr' 'line_buff_group_2_val_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr_4 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 2090" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 125 'getelementptr' 'line_buff_group_2_val_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr_5 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 2508" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 126 'getelementptr' 'line_buff_group_2_val_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr_6 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 2926" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 127 'getelementptr' 'line_buff_group_2_val_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_2_addr = getelementptr i16 %line_buff_group_2_val_V_1, i64 0, i64 418" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 128 'getelementptr' 'line_buff_group_2_val_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_2_addr_1 = getelementptr i16 %line_buff_group_2_val_V_1, i64 0, i64 836" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 129 'getelementptr' 'line_buff_group_2_val_V_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_2_addr_2 = getelementptr i16 %line_buff_group_2_val_V_1, i64 0, i64 1254" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 130 'getelementptr' 'line_buff_group_2_val_V_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_2_addr_3 = getelementptr i16 %line_buff_group_2_val_V_1, i64 0, i64 1672" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 131 'getelementptr' 'line_buff_group_2_val_V_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_2_addr_4 = getelementptr i16 %line_buff_group_2_val_V_1, i64 0, i64 2090" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 132 'getelementptr' 'line_buff_group_2_val_V_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_2_addr_5 = getelementptr i16 %line_buff_group_2_val_V_1, i64 0, i64 2508" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 133 'getelementptr' 'line_buff_group_2_val_V_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_2_addr_6 = getelementptr i16 %line_buff_group_2_val_V_1, i64 0, i64 2926" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 134 'getelementptr' 'line_buff_group_2_val_V_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 418" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 135 'getelementptr' 'line_buff_group_3_val_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr_1 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 836" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 136 'getelementptr' 'line_buff_group_3_val_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr_2 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 1254" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 137 'getelementptr' 'line_buff_group_3_val_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr_3 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 1672" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 138 'getelementptr' 'line_buff_group_3_val_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr_4 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 2090" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 139 'getelementptr' 'line_buff_group_3_val_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr_5 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 2508" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 140 'getelementptr' 'line_buff_group_3_val_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr_6 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 2926" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 141 'getelementptr' 'line_buff_group_3_val_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_2_addr = getelementptr i16 %line_buff_group_3_val_V_1, i64 0, i64 418" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 142 'getelementptr' 'line_buff_group_3_val_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_2_addr_1 = getelementptr i16 %line_buff_group_3_val_V_1, i64 0, i64 836" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 143 'getelementptr' 'line_buff_group_3_val_V_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_2_addr_2 = getelementptr i16 %line_buff_group_3_val_V_1, i64 0, i64 1254" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 144 'getelementptr' 'line_buff_group_3_val_V_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_2_addr_3 = getelementptr i16 %line_buff_group_3_val_V_1, i64 0, i64 1672" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 145 'getelementptr' 'line_buff_group_3_val_V_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_2_addr_4 = getelementptr i16 %line_buff_group_3_val_V_1, i64 0, i64 2090" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 146 'getelementptr' 'line_buff_group_3_val_V_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_2_addr_5 = getelementptr i16 %line_buff_group_3_val_V_1, i64 0, i64 2508" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 147 'getelementptr' 'line_buff_group_3_val_V_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_2_addr_6 = getelementptr i16 %line_buff_group_3_val_V_1, i64 0, i64 2926" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 148 'getelementptr' 'line_buff_group_3_val_V_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_0_val_V_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 149 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_0_val_V, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 150 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_2_addr, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 151 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_addr, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 152 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_2_addr_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 153 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_addr_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 154 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_2_addr_2, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 155 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_addr_2, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 156 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_2_addr_3, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 157 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_addr_3, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 158 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_2_addr_4, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 159 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_addr_4, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 160 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_2_addr_5, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 161 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_addr_5, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 162 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_2_addr_6, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 163 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_addr_6, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 164 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_1_val_V_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 165 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_1_val_V, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 166 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_2_addr, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 167 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_addr, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 168 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_2_addr_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 169 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_addr_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 170 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_2_addr_2, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 171 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_addr_2, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 172 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_2_addr_3, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 173 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_addr_3, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 174 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_2_addr_4, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 175 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_addr_4, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 176 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_2_addr_5, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 177 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_addr_5, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 178 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_2_addr_6, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 179 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_addr_6, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 180 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_2_val_V_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 181 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_2_val_V, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 182 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_2_addr, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 183 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_addr, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 184 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_2_addr_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 185 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_addr_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 186 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_2_addr_2, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 187 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_addr_2, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 188 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_2_addr_3, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 189 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_addr_3, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 190 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 191 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_2_addr_4, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 191 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 192 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_addr_4, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 192 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_2_addr_5, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 193 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_addr_5, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 194 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_2_addr_6, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 195 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 196 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_addr_6, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 196 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_3_val_V_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 197 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_3_val_V, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 198 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_2_addr, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 199 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_addr, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 200 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_2_addr_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 201 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_addr_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 202 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_2_addr_2, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 203 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_addr_2, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 204 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 205 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_2_addr_3, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 205 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_addr_3, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 206 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 207 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_2_addr_4, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 207 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_addr_4, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 208 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 209 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_2_addr_5, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 209 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_addr_5, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 210 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 211 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_2_addr_6, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 211 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 212 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_addr_6, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 212 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 213 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln27 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, void @empty_6" [src/yolo_max_pool.cpp:27]   --->   Operation 213 'specaxissidechannel' 'specaxissidechannel_ln27' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 214 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln27 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %inStream_V_data_V, i8 %inStream_V_keep_V, i8 %inStream_V_strb_V, i2 %inStream_V_user_V, i1 %inStream_V_last_V, i5 %inStream_V_id_V, i6 %inStream_V_dest_V, void @empty_7" [src/yolo_max_pool.cpp:27]   --->   Operation 214 'specaxissidechannel' 'specaxissidechannel_ln27' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%ret_ln126 = ret" [src/yolo_max_pool.cpp:126]   --->   Operation 215 'ret' 'ret_ln126' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_h]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_h]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_fold_ch]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stride]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stride_read                      (read               ) [ 00111111110]
input_fold_ch_read               (read               ) [ 00111111110]
input_w_read                     (read               ) [ 00111111110]
input_h_read                     (read               ) [ 00111111110]
output_w_read                    (read               ) [ 00111111100]
output_h_read                    (read               ) [ 00111111100]
line_buff_group_0_val_V          (alloca             ) [ 00111111111]
line_buff_group_0_val_V_1        (alloca             ) [ 00111111111]
line_buff_group_1_val_V          (alloca             ) [ 00111111111]
line_buff_group_1_val_V_1        (alloca             ) [ 00111111111]
line_buff_group_2_val_V          (alloca             ) [ 00111111111]
line_buff_group_2_val_V_1        (alloca             ) [ 00111111111]
line_buff_group_3_val_V          (alloca             ) [ 00111111111]
line_buff_group_3_val_V_1        (alloca             ) [ 00111111111]
zext_ln4                         (zext               ) [ 00000000000]
zext_ln4_1                       (zext               ) [ 00000000000]
mul_ln4                          (mul                ) [ 00011111110]
zext_ln4_2                       (zext               ) [ 00000000000]
zext_ln4_3                       (zext               ) [ 00000000000]
mul_ln4_1                        (mul                ) [ 00011111110]
empty                            (wait               ) [ 00000000000]
zext_ln4_4                       (zext               ) [ 00000000000]
zext_ln4_5                       (zext               ) [ 00000000000]
mul_ln4_2                        (mul                ) [ 00001111110]
zext_ln4_6                       (zext               ) [ 00000111000]
zext_ln4_7                       (zext               ) [ 00000111000]
mul_ln4_3                        (mul                ) [ 00000000110]
icmp_ln1027_1                    (icmp               ) [ 00000000110]
icmp_ln1027_2                    (icmp               ) [ 00000000110]
stride_cast                      (zext               ) [ 00000000000]
sub_i_i270                       (add                ) [ 00000000010]
output_h_cast                    (zext               ) [ 00000000000]
sub_i_i87                        (add                ) [ 00000000010]
output_w_cast                    (zext               ) [ 00000000000]
sub_i_i56                        (add                ) [ 00000000010]
input_fold_ch_cast               (zext               ) [ 00000000000]
sub_i_i                          (add                ) [ 00000000010]
notlhs1_mid1182                  (icmp               ) [ 00000000010]
notrhs_mid1192                   (icmp               ) [ 00000000010]
cmp_i_i606_not_mid1214           (icmp               ) [ 00000000010]
icmp_ln1027                      (icmp               ) [ 00000000010]
call_ln4                         (call               ) [ 00000000000]
spectopmodule_ln4                (spectopmodule      ) [ 00000000000]
specinterface_ln0                (specinterface      ) [ 00000000000]
specbitsmap_ln0                  (specbitsmap        ) [ 00000000000]
specbitsmap_ln0                  (specbitsmap        ) [ 00000000000]
specbitsmap_ln0                  (specbitsmap        ) [ 00000000000]
specbitsmap_ln0                  (specbitsmap        ) [ 00000000000]
specbitsmap_ln0                  (specbitsmap        ) [ 00000000000]
specbitsmap_ln0                  (specbitsmap        ) [ 00000000000]
specbitsmap_ln0                  (specbitsmap        ) [ 00000000000]
specinterface_ln0                (specinterface      ) [ 00000000000]
specbitsmap_ln0                  (specbitsmap        ) [ 00000000000]
specbitsmap_ln0                  (specbitsmap        ) [ 00000000000]
specbitsmap_ln0                  (specbitsmap        ) [ 00000000000]
specbitsmap_ln0                  (specbitsmap        ) [ 00000000000]
specbitsmap_ln0                  (specbitsmap        ) [ 00000000000]
specbitsmap_ln0                  (specbitsmap        ) [ 00000000000]
specbitsmap_ln0                  (specbitsmap        ) [ 00000000000]
specbitsmap_ln0                  (specbitsmap        ) [ 00000000000]
specinterface_ln0                (specinterface      ) [ 00000000000]
specinterface_ln0                (specinterface      ) [ 00000000000]
specbitsmap_ln0                  (specbitsmap        ) [ 00000000000]
specinterface_ln0                (specinterface      ) [ 00000000000]
specinterface_ln0                (specinterface      ) [ 00000000000]
specbitsmap_ln0                  (specbitsmap        ) [ 00000000000]
specinterface_ln0                (specinterface      ) [ 00000000000]
specinterface_ln0                (specinterface      ) [ 00000000000]
specbitsmap_ln0                  (specbitsmap        ) [ 00000000000]
specinterface_ln0                (specinterface      ) [ 00000000000]
specinterface_ln0                (specinterface      ) [ 00000000000]
specbitsmap_ln0                  (specbitsmap        ) [ 00000000000]
specinterface_ln0                (specinterface      ) [ 00000000000]
specinterface_ln0                (specinterface      ) [ 00000000000]
specbitsmap_ln0                  (specbitsmap        ) [ 00000000000]
specinterface_ln0                (specinterface      ) [ 00000000000]
specinterface_ln0                (specinterface      ) [ 00000000000]
specinterface_ln0                (specinterface      ) [ 00000000000]
line_buff_group_0_val_V_addr     (getelementptr      ) [ 00000000000]
line_buff_group_0_val_V_addr_1   (getelementptr      ) [ 00000000000]
line_buff_group_0_val_V_addr_2   (getelementptr      ) [ 00000000000]
line_buff_group_0_val_V_addr_3   (getelementptr      ) [ 00000000000]
line_buff_group_0_val_V_addr_4   (getelementptr      ) [ 00000000000]
line_buff_group_0_val_V_addr_5   (getelementptr      ) [ 00000000000]
line_buff_group_0_val_V_addr_6   (getelementptr      ) [ 00000000000]
line_buff_group_0_val_V_2_addr   (getelementptr      ) [ 00000000000]
line_buff_group_0_val_V_2_addr_1 (getelementptr      ) [ 00000000000]
line_buff_group_0_val_V_2_addr_2 (getelementptr      ) [ 00000000000]
line_buff_group_0_val_V_2_addr_3 (getelementptr      ) [ 00000000000]
line_buff_group_0_val_V_2_addr_4 (getelementptr      ) [ 00000000000]
line_buff_group_0_val_V_2_addr_5 (getelementptr      ) [ 00000000000]
line_buff_group_0_val_V_2_addr_6 (getelementptr      ) [ 00000000000]
line_buff_group_1_val_V_addr     (getelementptr      ) [ 00000000000]
line_buff_group_1_val_V_addr_1   (getelementptr      ) [ 00000000000]
line_buff_group_1_val_V_addr_2   (getelementptr      ) [ 00000000000]
line_buff_group_1_val_V_addr_3   (getelementptr      ) [ 00000000000]
line_buff_group_1_val_V_addr_4   (getelementptr      ) [ 00000000000]
line_buff_group_1_val_V_addr_5   (getelementptr      ) [ 00000000000]
line_buff_group_1_val_V_addr_6   (getelementptr      ) [ 00000000000]
line_buff_group_1_val_V_2_addr   (getelementptr      ) [ 00000000000]
line_buff_group_1_val_V_2_addr_1 (getelementptr      ) [ 00000000000]
line_buff_group_1_val_V_2_addr_2 (getelementptr      ) [ 00000000000]
line_buff_group_1_val_V_2_addr_3 (getelementptr      ) [ 00000000000]
line_buff_group_1_val_V_2_addr_4 (getelementptr      ) [ 00000000000]
line_buff_group_1_val_V_2_addr_5 (getelementptr      ) [ 00000000000]
line_buff_group_1_val_V_2_addr_6 (getelementptr      ) [ 00000000000]
line_buff_group_2_val_V_addr     (getelementptr      ) [ 00000000000]
line_buff_group_2_val_V_addr_1   (getelementptr      ) [ 00000000000]
line_buff_group_2_val_V_addr_2   (getelementptr      ) [ 00000000000]
line_buff_group_2_val_V_addr_3   (getelementptr      ) [ 00000000000]
line_buff_group_2_val_V_addr_4   (getelementptr      ) [ 00000000000]
line_buff_group_2_val_V_addr_5   (getelementptr      ) [ 00000000000]
line_buff_group_2_val_V_addr_6   (getelementptr      ) [ 00000000000]
line_buff_group_2_val_V_2_addr   (getelementptr      ) [ 00000000000]
line_buff_group_2_val_V_2_addr_1 (getelementptr      ) [ 00000000000]
line_buff_group_2_val_V_2_addr_2 (getelementptr      ) [ 00000000000]
line_buff_group_2_val_V_2_addr_3 (getelementptr      ) [ 00000000000]
line_buff_group_2_val_V_2_addr_4 (getelementptr      ) [ 00000000000]
line_buff_group_2_val_V_2_addr_5 (getelementptr      ) [ 00000000000]
line_buff_group_2_val_V_2_addr_6 (getelementptr      ) [ 00000000000]
line_buff_group_3_val_V_addr     (getelementptr      ) [ 00000000000]
line_buff_group_3_val_V_addr_1   (getelementptr      ) [ 00000000000]
line_buff_group_3_val_V_addr_2   (getelementptr      ) [ 00000000000]
line_buff_group_3_val_V_addr_3   (getelementptr      ) [ 00000000000]
line_buff_group_3_val_V_addr_4   (getelementptr      ) [ 00000000000]
line_buff_group_3_val_V_addr_5   (getelementptr      ) [ 00000000000]
line_buff_group_3_val_V_addr_6   (getelementptr      ) [ 00000000000]
line_buff_group_3_val_V_2_addr   (getelementptr      ) [ 00000000000]
line_buff_group_3_val_V_2_addr_1 (getelementptr      ) [ 00000000000]
line_buff_group_3_val_V_2_addr_2 (getelementptr      ) [ 00000000000]
line_buff_group_3_val_V_2_addr_3 (getelementptr      ) [ 00000000000]
line_buff_group_3_val_V_2_addr_4 (getelementptr      ) [ 00000000000]
line_buff_group_3_val_V_2_addr_5 (getelementptr      ) [ 00000000000]
line_buff_group_3_val_V_2_addr_6 (getelementptr      ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specmemcore_ln731                (specmemcore        ) [ 00000000000]
specaxissidechannel_ln27         (specaxissidechannel) [ 00000000000]
specaxissidechannel_ln27         (specaxissidechannel) [ 00000000000]
ret_ln126                        (ret                ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inStream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inStream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outStream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outStream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outStream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="outStream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="outStream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="outStream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="outStream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="output_h">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_h"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="output_w">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_w"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="input_h">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_h"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="input_w">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_w"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="input_fold_ch">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fold_ch"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="stride">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stride"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i9"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="line_buff_group_0_val_V_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buff_group_0_val_V/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="line_buff_group_0_val_V_1_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buff_group_0_val_V_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="line_buff_group_1_val_V_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buff_group_1_val_V/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="line_buff_group_1_val_V_1_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buff_group_1_val_V_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="line_buff_group_2_val_V_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buff_group_2_val_V/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="line_buff_group_2_val_V_1_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buff_group_2_val_V_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="line_buff_group_3_val_V_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buff_group_3_val_V/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="line_buff_group_3_val_V_1_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buff_group_3_val_V_1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="stride_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="2" slack="0"/>
<pin id="172" dir="0" index="1" bw="2" slack="0"/>
<pin id="173" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stride_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="input_fold_ch_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="0"/>
<pin id="178" dir="0" index="1" bw="4" slack="0"/>
<pin id="179" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_fold_ch_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="input_w_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="9" slack="0"/>
<pin id="184" dir="0" index="1" bw="9" slack="0"/>
<pin id="185" dir="1" index="2" bw="9" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_w_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="input_h_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="9" slack="0"/>
<pin id="190" dir="0" index="1" bw="9" slack="0"/>
<pin id="191" dir="1" index="2" bw="9" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_h_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="output_w_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="9" slack="0"/>
<pin id="196" dir="0" index="1" bw="9" slack="0"/>
<pin id="197" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_w_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="output_h_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="9" slack="0"/>
<pin id="202" dir="0" index="1" bw="9" slack="0"/>
<pin id="203" dir="1" index="2" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_h_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="line_buff_group_0_val_V_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="10" slack="0"/>
<pin id="210" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_val_V_addr/10 "/>
</bind>
</comp>

<comp id="213" class="1004" name="line_buff_group_0_val_V_addr_1_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="11" slack="0"/>
<pin id="217" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_val_V_addr_1/10 "/>
</bind>
</comp>

<comp id="220" class="1004" name="line_buff_group_0_val_V_addr_2_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="12" slack="0"/>
<pin id="224" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_val_V_addr_2/10 "/>
</bind>
</comp>

<comp id="227" class="1004" name="line_buff_group_0_val_V_addr_3_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="12" slack="0"/>
<pin id="231" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_val_V_addr_3/10 "/>
</bind>
</comp>

<comp id="234" class="1004" name="line_buff_group_0_val_V_addr_4_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="13" slack="0"/>
<pin id="238" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_val_V_addr_4/10 "/>
</bind>
</comp>

<comp id="241" class="1004" name="line_buff_group_0_val_V_addr_5_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="13" slack="0"/>
<pin id="245" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_val_V_addr_5/10 "/>
</bind>
</comp>

<comp id="248" class="1004" name="line_buff_group_0_val_V_addr_6_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="13" slack="0"/>
<pin id="252" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_val_V_addr_6/10 "/>
</bind>
</comp>

<comp id="255" class="1004" name="line_buff_group_0_val_V_2_addr_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="10" slack="0"/>
<pin id="259" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_val_V_2_addr/10 "/>
</bind>
</comp>

<comp id="262" class="1004" name="line_buff_group_0_val_V_2_addr_1_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="11" slack="0"/>
<pin id="266" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_val_V_2_addr_1/10 "/>
</bind>
</comp>

<comp id="269" class="1004" name="line_buff_group_0_val_V_2_addr_2_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="12" slack="0"/>
<pin id="273" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_val_V_2_addr_2/10 "/>
</bind>
</comp>

<comp id="276" class="1004" name="line_buff_group_0_val_V_2_addr_3_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="12" slack="0"/>
<pin id="280" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_val_V_2_addr_3/10 "/>
</bind>
</comp>

<comp id="283" class="1004" name="line_buff_group_0_val_V_2_addr_4_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="13" slack="0"/>
<pin id="287" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_val_V_2_addr_4/10 "/>
</bind>
</comp>

<comp id="290" class="1004" name="line_buff_group_0_val_V_2_addr_5_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="13" slack="0"/>
<pin id="294" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_val_V_2_addr_5/10 "/>
</bind>
</comp>

<comp id="297" class="1004" name="line_buff_group_0_val_V_2_addr_6_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="13" slack="0"/>
<pin id="301" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_val_V_2_addr_6/10 "/>
</bind>
</comp>

<comp id="304" class="1004" name="line_buff_group_1_val_V_addr_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="10" slack="0"/>
<pin id="308" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_val_V_addr/10 "/>
</bind>
</comp>

<comp id="311" class="1004" name="line_buff_group_1_val_V_addr_1_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="11" slack="0"/>
<pin id="315" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_val_V_addr_1/10 "/>
</bind>
</comp>

<comp id="318" class="1004" name="line_buff_group_1_val_V_addr_2_gep_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="12" slack="0"/>
<pin id="322" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_val_V_addr_2/10 "/>
</bind>
</comp>

<comp id="325" class="1004" name="line_buff_group_1_val_V_addr_3_gep_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="0" index="2" bw="12" slack="0"/>
<pin id="329" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_val_V_addr_3/10 "/>
</bind>
</comp>

<comp id="332" class="1004" name="line_buff_group_1_val_V_addr_4_gep_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="13" slack="0"/>
<pin id="336" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_val_V_addr_4/10 "/>
</bind>
</comp>

<comp id="339" class="1004" name="line_buff_group_1_val_V_addr_5_gep_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="0" index="2" bw="13" slack="0"/>
<pin id="343" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_val_V_addr_5/10 "/>
</bind>
</comp>

<comp id="346" class="1004" name="line_buff_group_1_val_V_addr_6_gep_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="0" index="2" bw="13" slack="0"/>
<pin id="350" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_val_V_addr_6/10 "/>
</bind>
</comp>

<comp id="353" class="1004" name="line_buff_group_1_val_V_2_addr_gep_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="0" index="2" bw="10" slack="0"/>
<pin id="357" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_val_V_2_addr/10 "/>
</bind>
</comp>

<comp id="360" class="1004" name="line_buff_group_1_val_V_2_addr_1_gep_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="0" index="2" bw="11" slack="0"/>
<pin id="364" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_val_V_2_addr_1/10 "/>
</bind>
</comp>

<comp id="367" class="1004" name="line_buff_group_1_val_V_2_addr_2_gep_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="0" index="2" bw="12" slack="0"/>
<pin id="371" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_val_V_2_addr_2/10 "/>
</bind>
</comp>

<comp id="374" class="1004" name="line_buff_group_1_val_V_2_addr_3_gep_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="0" index="2" bw="12" slack="0"/>
<pin id="378" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_val_V_2_addr_3/10 "/>
</bind>
</comp>

<comp id="381" class="1004" name="line_buff_group_1_val_V_2_addr_4_gep_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="0" index="2" bw="13" slack="0"/>
<pin id="385" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_val_V_2_addr_4/10 "/>
</bind>
</comp>

<comp id="388" class="1004" name="line_buff_group_1_val_V_2_addr_5_gep_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="0" index="2" bw="13" slack="0"/>
<pin id="392" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_val_V_2_addr_5/10 "/>
</bind>
</comp>

<comp id="395" class="1004" name="line_buff_group_1_val_V_2_addr_6_gep_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="0" index="2" bw="13" slack="0"/>
<pin id="399" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_val_V_2_addr_6/10 "/>
</bind>
</comp>

<comp id="402" class="1004" name="line_buff_group_2_val_V_addr_gep_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="0" index="2" bw="10" slack="0"/>
<pin id="406" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_val_V_addr/10 "/>
</bind>
</comp>

<comp id="409" class="1004" name="line_buff_group_2_val_V_addr_1_gep_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="0" index="2" bw="11" slack="0"/>
<pin id="413" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_val_V_addr_1/10 "/>
</bind>
</comp>

<comp id="416" class="1004" name="line_buff_group_2_val_V_addr_2_gep_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="0" index="2" bw="12" slack="0"/>
<pin id="420" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_val_V_addr_2/10 "/>
</bind>
</comp>

<comp id="423" class="1004" name="line_buff_group_2_val_V_addr_3_gep_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="0" index="2" bw="12" slack="0"/>
<pin id="427" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_val_V_addr_3/10 "/>
</bind>
</comp>

<comp id="430" class="1004" name="line_buff_group_2_val_V_addr_4_gep_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="0" index="2" bw="13" slack="0"/>
<pin id="434" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_val_V_addr_4/10 "/>
</bind>
</comp>

<comp id="437" class="1004" name="line_buff_group_2_val_V_addr_5_gep_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="0" index="2" bw="13" slack="0"/>
<pin id="441" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_val_V_addr_5/10 "/>
</bind>
</comp>

<comp id="444" class="1004" name="line_buff_group_2_val_V_addr_6_gep_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="0" index="2" bw="13" slack="0"/>
<pin id="448" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_val_V_addr_6/10 "/>
</bind>
</comp>

<comp id="451" class="1004" name="line_buff_group_2_val_V_2_addr_gep_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="0" index="2" bw="10" slack="0"/>
<pin id="455" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_val_V_2_addr/10 "/>
</bind>
</comp>

<comp id="458" class="1004" name="line_buff_group_2_val_V_2_addr_1_gep_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="0" index="2" bw="11" slack="0"/>
<pin id="462" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_val_V_2_addr_1/10 "/>
</bind>
</comp>

<comp id="465" class="1004" name="line_buff_group_2_val_V_2_addr_2_gep_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="0" index="2" bw="12" slack="0"/>
<pin id="469" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_val_V_2_addr_2/10 "/>
</bind>
</comp>

<comp id="472" class="1004" name="line_buff_group_2_val_V_2_addr_3_gep_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="0" index="2" bw="12" slack="0"/>
<pin id="476" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_val_V_2_addr_3/10 "/>
</bind>
</comp>

<comp id="479" class="1004" name="line_buff_group_2_val_V_2_addr_4_gep_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="0" index="2" bw="13" slack="0"/>
<pin id="483" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_val_V_2_addr_4/10 "/>
</bind>
</comp>

<comp id="486" class="1004" name="line_buff_group_2_val_V_2_addr_5_gep_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="0" index="2" bw="13" slack="0"/>
<pin id="490" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_val_V_2_addr_5/10 "/>
</bind>
</comp>

<comp id="493" class="1004" name="line_buff_group_2_val_V_2_addr_6_gep_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="0" index="2" bw="13" slack="0"/>
<pin id="497" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_val_V_2_addr_6/10 "/>
</bind>
</comp>

<comp id="500" class="1004" name="line_buff_group_3_val_V_addr_gep_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="0" index="2" bw="10" slack="0"/>
<pin id="504" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_val_V_addr/10 "/>
</bind>
</comp>

<comp id="507" class="1004" name="line_buff_group_3_val_V_addr_1_gep_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="0" index="2" bw="11" slack="0"/>
<pin id="511" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_val_V_addr_1/10 "/>
</bind>
</comp>

<comp id="514" class="1004" name="line_buff_group_3_val_V_addr_2_gep_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="0" index="2" bw="12" slack="0"/>
<pin id="518" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_val_V_addr_2/10 "/>
</bind>
</comp>

<comp id="521" class="1004" name="line_buff_group_3_val_V_addr_3_gep_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="0" index="2" bw="12" slack="0"/>
<pin id="525" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_val_V_addr_3/10 "/>
</bind>
</comp>

<comp id="528" class="1004" name="line_buff_group_3_val_V_addr_4_gep_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="0" index="2" bw="13" slack="0"/>
<pin id="532" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_val_V_addr_4/10 "/>
</bind>
</comp>

<comp id="535" class="1004" name="line_buff_group_3_val_V_addr_5_gep_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="0" index="2" bw="13" slack="0"/>
<pin id="539" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_val_V_addr_5/10 "/>
</bind>
</comp>

<comp id="542" class="1004" name="line_buff_group_3_val_V_addr_6_gep_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="0" index="2" bw="13" slack="0"/>
<pin id="546" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_val_V_addr_6/10 "/>
</bind>
</comp>

<comp id="549" class="1004" name="line_buff_group_3_val_V_2_addr_gep_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="0" index="2" bw="10" slack="0"/>
<pin id="553" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_val_V_2_addr/10 "/>
</bind>
</comp>

<comp id="556" class="1004" name="line_buff_group_3_val_V_2_addr_1_gep_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="0" index="2" bw="11" slack="0"/>
<pin id="560" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_val_V_2_addr_1/10 "/>
</bind>
</comp>

<comp id="563" class="1004" name="line_buff_group_3_val_V_2_addr_2_gep_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="0" index="2" bw="12" slack="0"/>
<pin id="567" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_val_V_2_addr_2/10 "/>
</bind>
</comp>

<comp id="570" class="1004" name="line_buff_group_3_val_V_2_addr_3_gep_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="0" index="2" bw="12" slack="0"/>
<pin id="574" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_val_V_2_addr_3/10 "/>
</bind>
</comp>

<comp id="577" class="1004" name="line_buff_group_3_val_V_2_addr_4_gep_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="0" index="2" bw="13" slack="0"/>
<pin id="581" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_val_V_2_addr_4/10 "/>
</bind>
</comp>

<comp id="584" class="1004" name="line_buff_group_3_val_V_2_addr_5_gep_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="0" index="2" bw="13" slack="0"/>
<pin id="588" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_val_V_2_addr_5/10 "/>
</bind>
</comp>

<comp id="591" class="1004" name="line_buff_group_3_val_V_2_addr_6_gep_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="0" index="2" bw="13" slack="0"/>
<pin id="595" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_val_V_2_addr_6/10 "/>
</bind>
</comp>

<comp id="598" class="1004" name="grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="0" slack="0"/>
<pin id="600" dir="0" index="1" bw="2" slack="7"/>
<pin id="601" dir="0" index="2" bw="10" slack="0"/>
<pin id="602" dir="0" index="3" bw="9" slack="7"/>
<pin id="603" dir="0" index="4" bw="3" slack="0"/>
<pin id="604" dir="0" index="5" bw="10" slack="0"/>
<pin id="605" dir="0" index="6" bw="9" slack="7"/>
<pin id="606" dir="0" index="7" bw="26" slack="1"/>
<pin id="607" dir="0" index="8" bw="17" slack="5"/>
<pin id="608" dir="0" index="9" bw="1" slack="0"/>
<pin id="609" dir="0" index="10" bw="1" slack="0"/>
<pin id="610" dir="0" index="11" bw="1" slack="0"/>
<pin id="611" dir="0" index="12" bw="4" slack="7"/>
<pin id="612" dir="0" index="13" bw="1" slack="0"/>
<pin id="613" dir="0" index="14" bw="6" slack="6"/>
<pin id="614" dir="0" index="15" bw="1" slack="1"/>
<pin id="615" dir="0" index="16" bw="15" slack="6"/>
<pin id="616" dir="0" index="17" bw="1" slack="1"/>
<pin id="617" dir="0" index="18" bw="16" slack="2147483647"/>
<pin id="618" dir="0" index="19" bw="16" slack="2147483647"/>
<pin id="619" dir="0" index="20" bw="16" slack="2147483647"/>
<pin id="620" dir="0" index="21" bw="16" slack="2147483647"/>
<pin id="621" dir="0" index="22" bw="16" slack="2147483647"/>
<pin id="622" dir="0" index="23" bw="16" slack="2147483647"/>
<pin id="623" dir="0" index="24" bw="16" slack="2147483647"/>
<pin id="624" dir="0" index="25" bw="16" slack="2147483647"/>
<pin id="625" dir="0" index="26" bw="64" slack="0"/>
<pin id="626" dir="0" index="27" bw="8" slack="0"/>
<pin id="627" dir="0" index="28" bw="8" slack="0"/>
<pin id="628" dir="0" index="29" bw="2" slack="0"/>
<pin id="629" dir="0" index="30" bw="1" slack="0"/>
<pin id="630" dir="0" index="31" bw="5" slack="0"/>
<pin id="631" dir="0" index="32" bw="6" slack="0"/>
<pin id="632" dir="0" index="33" bw="5" slack="0"/>
<pin id="633" dir="0" index="34" bw="64" slack="0"/>
<pin id="634" dir="0" index="35" bw="8" slack="0"/>
<pin id="635" dir="0" index="36" bw="8" slack="0"/>
<pin id="636" dir="0" index="37" bw="2" slack="0"/>
<pin id="637" dir="0" index="38" bw="1" slack="0"/>
<pin id="638" dir="0" index="39" bw="5" slack="0"/>
<pin id="639" dir="0" index="40" bw="6" slack="0"/>
<pin id="640" dir="1" index="41" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln4/8 "/>
</bind>
</comp>

<comp id="656" class="1004" name="zext_ln4_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="2" slack="1"/>
<pin id="658" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4/2 "/>
</bind>
</comp>

<comp id="659" class="1004" name="zext_ln4_1_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="4" slack="1"/>
<pin id="661" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4_1/2 "/>
</bind>
</comp>

<comp id="662" class="1004" name="mul_ln4_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="2" slack="0"/>
<pin id="664" dir="0" index="1" bw="4" slack="0"/>
<pin id="665" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln4/2 "/>
</bind>
</comp>

<comp id="668" class="1004" name="zext_ln4_2_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="9" slack="1"/>
<pin id="670" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4_2/2 "/>
</bind>
</comp>

<comp id="671" class="1004" name="zext_ln4_3_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="6" slack="0"/>
<pin id="673" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4_3/2 "/>
</bind>
</comp>

<comp id="675" class="1004" name="mul_ln4_1_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="9" slack="0"/>
<pin id="677" dir="0" index="1" bw="6" slack="0"/>
<pin id="678" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln4_1/2 "/>
</bind>
</comp>

<comp id="681" class="1004" name="zext_ln4_4_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="2" slack="2"/>
<pin id="683" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4_4/3 "/>
</bind>
</comp>

<comp id="684" class="1004" name="zext_ln4_5_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="15" slack="1"/>
<pin id="686" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4_5/3 "/>
</bind>
</comp>

<comp id="687" class="1004" name="mul_ln4_2_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="2" slack="0"/>
<pin id="689" dir="0" index="1" bw="15" slack="0"/>
<pin id="690" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln4_2/3 "/>
</bind>
</comp>

<comp id="693" class="1004" name="zext_ln4_6_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="9" slack="3"/>
<pin id="695" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4_6/4 "/>
</bind>
</comp>

<comp id="696" class="1004" name="zext_ln4_7_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="17" slack="1"/>
<pin id="698" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4_7/4 "/>
</bind>
</comp>

<comp id="699" class="1004" name="icmp_ln1027_1_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="6" slack="5"/>
<pin id="701" dir="0" index="1" bw="6" slack="0"/>
<pin id="702" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027_1/7 "/>
</bind>
</comp>

<comp id="704" class="1004" name="icmp_ln1027_2_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="15" slack="5"/>
<pin id="706" dir="0" index="1" bw="15" slack="0"/>
<pin id="707" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027_2/7 "/>
</bind>
</comp>

<comp id="709" class="1004" name="stride_cast_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="2" slack="7"/>
<pin id="711" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="stride_cast/8 "/>
</bind>
</comp>

<comp id="712" class="1004" name="sub_i_i270_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="2" slack="0"/>
<pin id="714" dir="0" index="1" bw="1" slack="0"/>
<pin id="715" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i_i270/8 "/>
</bind>
</comp>

<comp id="719" class="1004" name="output_h_cast_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="9" slack="7"/>
<pin id="721" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="output_h_cast/8 "/>
</bind>
</comp>

<comp id="722" class="1004" name="sub_i_i87_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="9" slack="0"/>
<pin id="724" dir="0" index="1" bw="1" slack="0"/>
<pin id="725" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i_i87/8 "/>
</bind>
</comp>

<comp id="729" class="1004" name="output_w_cast_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="9" slack="7"/>
<pin id="731" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="output_w_cast/8 "/>
</bind>
</comp>

<comp id="732" class="1004" name="sub_i_i56_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="9" slack="0"/>
<pin id="734" dir="0" index="1" bw="1" slack="0"/>
<pin id="735" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i_i56/8 "/>
</bind>
</comp>

<comp id="739" class="1004" name="input_fold_ch_cast_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="4" slack="7"/>
<pin id="741" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="input_fold_ch_cast/8 "/>
</bind>
</comp>

<comp id="742" class="1004" name="sub_i_i_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="4" slack="0"/>
<pin id="744" dir="0" index="1" bw="1" slack="0"/>
<pin id="745" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i_i/8 "/>
</bind>
</comp>

<comp id="749" class="1004" name="notlhs1_mid1182_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="3" slack="0"/>
<pin id="751" dir="0" index="1" bw="3" slack="0"/>
<pin id="752" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs1_mid1182/8 "/>
</bind>
</comp>

<comp id="756" class="1004" name="notrhs_mid1192_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="10" slack="0"/>
<pin id="758" dir="0" index="1" bw="10" slack="0"/>
<pin id="759" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs_mid1192/8 "/>
</bind>
</comp>

<comp id="763" class="1004" name="cmp_i_i606_not_mid1214_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="9" slack="7"/>
<pin id="765" dir="0" index="1" bw="9" slack="0"/>
<pin id="766" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i606_not_mid1214/8 "/>
</bind>
</comp>

<comp id="769" class="1004" name="icmp_ln1027_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="4" slack="7"/>
<pin id="771" dir="0" index="1" bw="4" slack="0"/>
<pin id="772" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/8 "/>
</bind>
</comp>

<comp id="775" class="1007" name="grp_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="9" slack="0"/>
<pin id="777" dir="0" index="1" bw="17" slack="0"/>
<pin id="778" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln4_3/4 "/>
</bind>
</comp>

<comp id="781" class="1005" name="stride_read_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="2" slack="1"/>
<pin id="783" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="stride_read "/>
</bind>
</comp>

<comp id="789" class="1005" name="input_fold_ch_read_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="4" slack="1"/>
<pin id="791" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_fold_ch_read "/>
</bind>
</comp>

<comp id="797" class="1005" name="input_w_read_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="9" slack="7"/>
<pin id="799" dir="1" index="1" bw="9" slack="7"/>
</pin_list>
<bind>
<opset="input_w_read "/>
</bind>
</comp>

<comp id="803" class="1005" name="input_h_read_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="9" slack="7"/>
<pin id="805" dir="1" index="1" bw="9" slack="7"/>
</pin_list>
<bind>
<opset="input_h_read "/>
</bind>
</comp>

<comp id="808" class="1005" name="output_w_read_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="9" slack="1"/>
<pin id="810" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="output_w_read "/>
</bind>
</comp>

<comp id="814" class="1005" name="output_h_read_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="9" slack="3"/>
<pin id="816" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="output_h_read "/>
</bind>
</comp>

<comp id="820" class="1005" name="mul_ln4_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="6" slack="5"/>
<pin id="822" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opset="mul_ln4 "/>
</bind>
</comp>

<comp id="826" class="1005" name="mul_ln4_1_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="15" slack="1"/>
<pin id="828" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln4_1 "/>
</bind>
</comp>

<comp id="833" class="1005" name="mul_ln4_2_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="17" slack="1"/>
<pin id="835" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln4_2 "/>
</bind>
</comp>

<comp id="839" class="1005" name="zext_ln4_6_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="26" slack="1"/>
<pin id="841" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln4_6 "/>
</bind>
</comp>

<comp id="844" class="1005" name="zext_ln4_7_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="26" slack="1"/>
<pin id="846" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln4_7 "/>
</bind>
</comp>

<comp id="849" class="1005" name="mul_ln4_3_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="26" slack="1"/>
<pin id="851" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln4_3 "/>
</bind>
</comp>

<comp id="854" class="1005" name="icmp_ln1027_1_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="1"/>
<pin id="856" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1027_1 "/>
</bind>
</comp>

<comp id="859" class="1005" name="icmp_ln1027_2_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="1"/>
<pin id="861" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1027_2 "/>
</bind>
</comp>

<comp id="864" class="1005" name="sub_i_i270_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="3" slack="1"/>
<pin id="866" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="sub_i_i270 "/>
</bind>
</comp>

<comp id="869" class="1005" name="sub_i_i87_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="10" slack="1"/>
<pin id="871" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sub_i_i87 "/>
</bind>
</comp>

<comp id="874" class="1005" name="sub_i_i56_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="10" slack="1"/>
<pin id="876" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sub_i_i56 "/>
</bind>
</comp>

<comp id="879" class="1005" name="sub_i_i_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="5" slack="1"/>
<pin id="881" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_i_i "/>
</bind>
</comp>

<comp id="884" class="1005" name="notlhs1_mid1182_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="1"/>
<pin id="886" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notlhs1_mid1182 "/>
</bind>
</comp>

<comp id="889" class="1005" name="notrhs_mid1192_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="1" slack="1"/>
<pin id="891" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notrhs_mid1192 "/>
</bind>
</comp>

<comp id="894" class="1005" name="cmp_i_i606_not_mid1214_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="1"/>
<pin id="896" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp_i_i606_not_mid1214 "/>
</bind>
</comp>

<comp id="899" class="1005" name="icmp_ln1027_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="1"/>
<pin id="901" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1027 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="141"><net_src comp="46" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="46" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="46" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="46" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="46" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="46" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="46" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="46" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="40" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="38" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="42" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="36" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="44" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="34" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="44" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="32" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="44" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="30" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="44" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="28" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="108" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="212"><net_src comp="110" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="218"><net_src comp="108" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="219"><net_src comp="112" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="225"><net_src comp="108" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="226"><net_src comp="114" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="232"><net_src comp="108" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="233"><net_src comp="116" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="239"><net_src comp="108" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="240"><net_src comp="118" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="246"><net_src comp="108" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="247"><net_src comp="120" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="253"><net_src comp="108" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="254"><net_src comp="122" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="260"><net_src comp="108" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="261"><net_src comp="110" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="267"><net_src comp="108" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="268"><net_src comp="112" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="274"><net_src comp="108" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="275"><net_src comp="114" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="281"><net_src comp="108" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="282"><net_src comp="116" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="288"><net_src comp="108" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="289"><net_src comp="118" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="295"><net_src comp="108" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="296"><net_src comp="120" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="302"><net_src comp="108" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="303"><net_src comp="122" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="309"><net_src comp="108" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="310"><net_src comp="110" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="316"><net_src comp="108" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="317"><net_src comp="112" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="323"><net_src comp="108" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="324"><net_src comp="114" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="330"><net_src comp="108" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="331"><net_src comp="116" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="337"><net_src comp="108" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="338"><net_src comp="118" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="344"><net_src comp="108" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="345"><net_src comp="120" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="351"><net_src comp="108" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="352"><net_src comp="122" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="358"><net_src comp="108" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="359"><net_src comp="110" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="365"><net_src comp="108" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="366"><net_src comp="112" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="372"><net_src comp="108" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="373"><net_src comp="114" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="379"><net_src comp="108" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="380"><net_src comp="116" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="386"><net_src comp="108" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="387"><net_src comp="118" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="393"><net_src comp="108" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="394"><net_src comp="120" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="400"><net_src comp="108" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="401"><net_src comp="122" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="407"><net_src comp="108" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="408"><net_src comp="110" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="414"><net_src comp="108" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="415"><net_src comp="112" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="421"><net_src comp="108" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="422"><net_src comp="114" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="428"><net_src comp="108" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="429"><net_src comp="116" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="435"><net_src comp="108" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="436"><net_src comp="118" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="442"><net_src comp="108" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="443"><net_src comp="120" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="449"><net_src comp="108" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="450"><net_src comp="122" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="456"><net_src comp="108" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="457"><net_src comp="110" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="463"><net_src comp="108" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="464"><net_src comp="112" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="470"><net_src comp="108" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="471"><net_src comp="114" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="477"><net_src comp="108" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="478"><net_src comp="116" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="484"><net_src comp="108" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="485"><net_src comp="118" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="491"><net_src comp="108" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="492"><net_src comp="120" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="498"><net_src comp="108" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="499"><net_src comp="122" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="505"><net_src comp="108" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="506"><net_src comp="110" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="512"><net_src comp="108" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="513"><net_src comp="112" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="519"><net_src comp="108" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="520"><net_src comp="114" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="526"><net_src comp="108" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="527"><net_src comp="116" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="533"><net_src comp="108" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="534"><net_src comp="118" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="540"><net_src comp="108" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="541"><net_src comp="120" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="547"><net_src comp="108" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="548"><net_src comp="122" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="554"><net_src comp="108" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="555"><net_src comp="110" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="561"><net_src comp="108" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="562"><net_src comp="112" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="568"><net_src comp="108" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="569"><net_src comp="114" pin="0"/><net_sink comp="563" pin=2"/></net>

<net id="575"><net_src comp="108" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="576"><net_src comp="116" pin="0"/><net_sink comp="570" pin=2"/></net>

<net id="582"><net_src comp="108" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="583"><net_src comp="118" pin="0"/><net_sink comp="577" pin=2"/></net>

<net id="589"><net_src comp="108" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="590"><net_src comp="120" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="596"><net_src comp="108" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="597"><net_src comp="122" pin="0"/><net_sink comp="591" pin=2"/></net>

<net id="641"><net_src comp="68" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="642"><net_src comp="0" pin="0"/><net_sink comp="598" pin=26"/></net>

<net id="643"><net_src comp="2" pin="0"/><net_sink comp="598" pin=27"/></net>

<net id="644"><net_src comp="4" pin="0"/><net_sink comp="598" pin=28"/></net>

<net id="645"><net_src comp="6" pin="0"/><net_sink comp="598" pin=29"/></net>

<net id="646"><net_src comp="8" pin="0"/><net_sink comp="598" pin=30"/></net>

<net id="647"><net_src comp="10" pin="0"/><net_sink comp="598" pin=31"/></net>

<net id="648"><net_src comp="12" pin="0"/><net_sink comp="598" pin=32"/></net>

<net id="649"><net_src comp="14" pin="0"/><net_sink comp="598" pin=34"/></net>

<net id="650"><net_src comp="16" pin="0"/><net_sink comp="598" pin=35"/></net>

<net id="651"><net_src comp="18" pin="0"/><net_sink comp="598" pin=36"/></net>

<net id="652"><net_src comp="20" pin="0"/><net_sink comp="598" pin=37"/></net>

<net id="653"><net_src comp="22" pin="0"/><net_sink comp="598" pin=38"/></net>

<net id="654"><net_src comp="24" pin="0"/><net_sink comp="598" pin=39"/></net>

<net id="655"><net_src comp="26" pin="0"/><net_sink comp="598" pin=40"/></net>

<net id="666"><net_src comp="656" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="659" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="674"><net_src comp="662" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="679"><net_src comp="668" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="671" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="691"><net_src comp="681" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="684" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="703"><net_src comp="50" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="708"><net_src comp="52" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="716"><net_src comp="709" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="54" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="718"><net_src comp="712" pin="2"/><net_sink comp="598" pin=4"/></net>

<net id="726"><net_src comp="719" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="56" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="728"><net_src comp="722" pin="2"/><net_sink comp="598" pin=2"/></net>

<net id="736"><net_src comp="729" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="56" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="738"><net_src comp="732" pin="2"/><net_sink comp="598" pin=5"/></net>

<net id="746"><net_src comp="739" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="58" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="748"><net_src comp="742" pin="2"/><net_sink comp="598" pin=33"/></net>

<net id="753"><net_src comp="712" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="60" pin="0"/><net_sink comp="749" pin=1"/></net>

<net id="755"><net_src comp="749" pin="2"/><net_sink comp="598" pin=9"/></net>

<net id="760"><net_src comp="732" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="62" pin="0"/><net_sink comp="756" pin=1"/></net>

<net id="762"><net_src comp="756" pin="2"/><net_sink comp="598" pin=10"/></net>

<net id="767"><net_src comp="64" pin="0"/><net_sink comp="763" pin=1"/></net>

<net id="768"><net_src comp="763" pin="2"/><net_sink comp="598" pin=11"/></net>

<net id="773"><net_src comp="66" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="774"><net_src comp="769" pin="2"/><net_sink comp="598" pin=13"/></net>

<net id="779"><net_src comp="693" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="696" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="784"><net_src comp="170" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="786"><net_src comp="781" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="787"><net_src comp="781" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="788"><net_src comp="781" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="792"><net_src comp="176" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="794"><net_src comp="789" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="795"><net_src comp="789" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="796"><net_src comp="789" pin="1"/><net_sink comp="598" pin=12"/></net>

<net id="800"><net_src comp="182" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="802"><net_src comp="797" pin="1"/><net_sink comp="598" pin=6"/></net>

<net id="806"><net_src comp="188" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="598" pin=3"/></net>

<net id="811"><net_src comp="194" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="813"><net_src comp="808" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="817"><net_src comp="200" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="819"><net_src comp="814" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="823"><net_src comp="662" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="825"><net_src comp="820" pin="1"/><net_sink comp="598" pin=14"/></net>

<net id="829"><net_src comp="675" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="831"><net_src comp="826" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="832"><net_src comp="826" pin="1"/><net_sink comp="598" pin=16"/></net>

<net id="836"><net_src comp="687" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="838"><net_src comp="833" pin="1"/><net_sink comp="598" pin=8"/></net>

<net id="842"><net_src comp="693" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="847"><net_src comp="696" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="852"><net_src comp="775" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="598" pin=7"/></net>

<net id="857"><net_src comp="699" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="598" pin=15"/></net>

<net id="862"><net_src comp="704" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="598" pin=17"/></net>

<net id="867"><net_src comp="712" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="598" pin=4"/></net>

<net id="872"><net_src comp="722" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="598" pin=2"/></net>

<net id="877"><net_src comp="732" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="598" pin=5"/></net>

<net id="882"><net_src comp="742" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="598" pin=33"/></net>

<net id="887"><net_src comp="749" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="598" pin=9"/></net>

<net id="892"><net_src comp="756" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="598" pin=10"/></net>

<net id="897"><net_src comp="763" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="598" pin=11"/></net>

<net id="902"><net_src comp="769" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="598" pin=13"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_V_data_V | {8 9 }
	Port: outStream_V_keep_V | {8 9 }
	Port: outStream_V_strb_V | {8 9 }
	Port: outStream_V_user_V | {8 9 }
	Port: outStream_V_last_V | {8 9 }
	Port: outStream_V_id_V | {8 9 }
	Port: outStream_V_dest_V | {8 9 }
 - Input state : 
	Port: yolo_max_pool_top : inStream_V_data_V | {8 9 }
	Port: yolo_max_pool_top : inStream_V_keep_V | {8 9 }
	Port: yolo_max_pool_top : inStream_V_strb_V | {8 9 }
	Port: yolo_max_pool_top : inStream_V_user_V | {8 9 }
	Port: yolo_max_pool_top : inStream_V_last_V | {8 9 }
	Port: yolo_max_pool_top : inStream_V_id_V | {8 9 }
	Port: yolo_max_pool_top : inStream_V_dest_V | {8 9 }
	Port: yolo_max_pool_top : output_h | {1 }
	Port: yolo_max_pool_top : output_w | {1 }
	Port: yolo_max_pool_top : input_h | {1 }
	Port: yolo_max_pool_top : input_w | {1 }
	Port: yolo_max_pool_top : input_fold_ch | {1 }
	Port: yolo_max_pool_top : stride | {1 }
  - Chain level:
	State 1
	State 2
		mul_ln4 : 1
		zext_ln4_3 : 2
		mul_ln4_1 : 3
	State 3
		mul_ln4_2 : 1
	State 4
		mul_ln4_3 : 1
	State 5
	State 6
	State 7
	State 8
		sub_i_i270 : 1
		sub_i_i87 : 1
		sub_i_i56 : 1
		sub_i_i : 1
		notlhs1_mid1182 : 2
		notrhs_mid1192 : 2
		call_ln4 : 3
	State 9
	State 10
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                       Functional Unit                                       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598 |    0    | 28.2712 |   1365  |   1652  |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                        mul_ln4_fu_662                                       |    0    |    0    |    0    |    13   |
|    mul   |                                       mul_ln4_1_fu_675                                      |    0    |    0    |    0    |    51   |
|          |                                       mul_ln4_2_fu_687                                      |    0    |    0    |    0    |    6    |
|          |                                          grp_fu_775                                         |    1    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                     icmp_ln1027_1_fu_699                                    |    0    |    0    |    0    |    10   |
|          |                                     icmp_ln1027_2_fu_704                                    |    0    |    0    |    0    |    12   |
|   icmp   |                                    notlhs1_mid1182_fu_749                                   |    0    |    0    |    0    |    8    |
|          |                                    notrhs_mid1192_fu_756                                    |    0    |    0    |    0    |    11   |
|          |                                cmp_i_i606_not_mid1214_fu_763                                |    0    |    0    |    0    |    11   |
|          |                                      icmp_ln1027_fu_769                                     |    0    |    0    |    0    |    9    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                      sub_i_i270_fu_712                                      |    0    |    0    |    0    |    10   |
|    add   |                                       sub_i_i87_fu_722                                      |    0    |    0    |    0    |    14   |
|          |                                       sub_i_i56_fu_732                                      |    0    |    0    |    0    |    14   |
|          |                                        sub_i_i_fu_742                                       |    0    |    0    |    0    |    13   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                   stride_read_read_fu_170                                   |    0    |    0    |    0    |    0    |
|          |                                input_fold_ch_read_read_fu_176                               |    0    |    0    |    0    |    0    |
|   read   |                                   input_w_read_read_fu_182                                  |    0    |    0    |    0    |    0    |
|          |                                   input_h_read_read_fu_188                                  |    0    |    0    |    0    |    0    |
|          |                                  output_w_read_read_fu_194                                  |    0    |    0    |    0    |    0    |
|          |                                  output_h_read_read_fu_200                                  |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                       zext_ln4_fu_656                                       |    0    |    0    |    0    |    0    |
|          |                                      zext_ln4_1_fu_659                                      |    0    |    0    |    0    |    0    |
|          |                                      zext_ln4_2_fu_668                                      |    0    |    0    |    0    |    0    |
|          |                                      zext_ln4_3_fu_671                                      |    0    |    0    |    0    |    0    |
|          |                                      zext_ln4_4_fu_681                                      |    0    |    0    |    0    |    0    |
|   zext   |                                      zext_ln4_5_fu_684                                      |    0    |    0    |    0    |    0    |
|          |                                      zext_ln4_6_fu_693                                      |    0    |    0    |    0    |    0    |
|          |                                      zext_ln4_7_fu_696                                      |    0    |    0    |    0    |    0    |
|          |                                      stride_cast_fu_709                                     |    0    |    0    |    0    |    0    |
|          |                                     output_h_cast_fu_719                                    |    0    |    0    |    0    |    0    |
|          |                                     output_w_cast_fu_729                                    |    0    |    0    |    0    |    0    |
|          |                                  input_fold_ch_cast_fu_739                                  |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                             |    1    | 28.2712 |   1365  |   1834  |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-------------------------+--------+--------+--------+
|                         |  BRAM  |   FF   |   LUT  |
+-------------------------+--------+--------+--------+
| line_buff_group_0_val_V |    4   |    0   |    0   |
|line_buff_group_0_val_V_1|    4   |    0   |    0   |
| line_buff_group_1_val_V |    4   |    0   |    0   |
|line_buff_group_1_val_V_1|    4   |    0   |    0   |
| line_buff_group_2_val_V |    4   |    0   |    0   |
|line_buff_group_2_val_V_1|    4   |    0   |    0   |
| line_buff_group_3_val_V |    4   |    0   |    0   |
|line_buff_group_3_val_V_1|    4   |    0   |    0   |
+-------------------------+--------+--------+--------+
|          Total          |   32   |    0   |    0   |
+-------------------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|cmp_i_i606_not_mid1214_reg_894|    1   |
|     icmp_ln1027_1_reg_854    |    1   |
|     icmp_ln1027_2_reg_859    |    1   |
|      icmp_ln1027_reg_899     |    1   |
|  input_fold_ch_read_reg_789  |    4   |
|     input_h_read_reg_803     |    9   |
|     input_w_read_reg_797     |    9   |
|       mul_ln4_1_reg_826      |   15   |
|       mul_ln4_2_reg_833      |   17   |
|       mul_ln4_3_reg_849      |   26   |
|        mul_ln4_reg_820       |    6   |
|    notlhs1_mid1182_reg_884   |    1   |
|    notrhs_mid1192_reg_889    |    1   |
|     output_h_read_reg_814    |    9   |
|     output_w_read_reg_808    |    9   |
|      stride_read_reg_781     |    2   |
|      sub_i_i270_reg_864      |    3   |
|       sub_i_i56_reg_874      |   10   |
|       sub_i_i87_reg_869      |   10   |
|        sub_i_i_reg_879       |    5   |
|      zext_ln4_6_reg_839      |   26   |
|      zext_ln4_7_reg_844      |   26   |
+------------------------------+--------+
|             Total            |   192  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                             Comp                                            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598 |  p2  |   2  |  10  |   20   ||    9    |
| grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598 |  p4  |   2  |   3  |    6   ||    9    |
| grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598 |  p5  |   2  |  10  |   20   ||    9    |
| grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598 |  p9  |   2  |   1  |    2   ||    9    |
| grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598 |  p10 |   2  |   1  |    2   ||    9    |
| grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598 |  p11 |   2  |   1  |    2   ||    9    |
| grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598 |  p13 |   2  |   1  |    2   ||    9    |
| grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598 |  p33 |   2  |   5  |   10   ||    9    |
|                                          grp_fu_775                                         |  p0  |   2  |   9  |   18   ||    9    |
|                                          grp_fu_775                                         |  p1  |   2  |  17  |   34   ||    9    |
|---------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                            Total                                            |      |      |      |   116  ||  15.88  ||    90   |
|---------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |   28   |  1365  |  1834  |
|   Memory  |   32   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   15   |    -   |   90   |
|  Register |    -   |    -   |    -   |   192  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   32   |    1   |   44   |  1557  |  1924  |
+-----------+--------+--------+--------+--------+--------+
