 
****************************************
Report : timing
        -path full_clock
        -delay max
        -physical
        -derate
        -input_pins
        -nets
        -max_paths 1
        -transition_time
        -crosstalk_delta
        -capacitance
Design : gcdGCDUnit_rtl
Version: F-2011.09-ICC-SP4
Date   : Mon Sep 10 12:58:51 2012
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ

  Startpoint: operands_bits_A[2]
              (input port clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta    Derate      Incr       Path      Location / Load        Attributes
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                                                           0.000      0.000
  clock network delay (ideal)                                                                              0.000      0.000
  input external delay                                                                                     0.200      0.200 r
  operands_bits_A[2] (in)                                                    0.035               1.010     0.011      0.211 r    (21.12,128.96)
  operands_bits_A[2] (net)                      1        9.469                                   1.010     0.000      0.211 r    [7.14,9.47]
  GCDdpath0/operands_bits_A[2] (gcdGCDUnitDpath_W16)                                             1.010     0.000      0.211 r    (netlink)
  GCDdpath0/operands_bits_A[2] (net)                     9.469                                   1.010     0.000      0.211 r    [7.14,9.47]
  GCDdpath0/U187/IN2 (NOR2X0)                                      0.000     0.035     0.000     1.010     0.000 *    0.211 r    (37.71,96.65)
  GCDdpath0/U187/QN (NOR2X0)                                                 0.066               1.010     0.048      0.259 f    (37.51,97.89)
  GCDdpath0/n76 (net)                           1        6.230                                   1.010     0.000      0.259 f    [3.94,6.23]
  GCDdpath0/U52/IN1 (NOR2X0)                                       0.000     0.066     0.000     1.010     0.000 *    0.259 f    (44.23,75.21)
  GCDdpath0/U52/QN (NOR2X0)                                                  0.128               1.010     0.061      0.320 r    (44.54,74.85)
  GCDdpath0/n79 (net)                           1        9.385                                   1.010     0.000      0.320 r    [7.69,9.39]
  GCDdpath0/U71/IN1 (NAND2X0)                                      0.000     0.128     0.000     1.010     0.000 *    0.321 r    (75.85,45.22)
  GCDdpath0/U71/QN (NAND2X0)                                                 0.071               1.010     0.048      0.368 f    (75.72,46.03)
  GCDdpath0/n88 (net)                           1        2.247                                   1.010     0.000      0.368 f    [0.55,2.25]
  GCDdpath0/U72/IN1 (NAND2X0)                                      0.000     0.071     0.000     1.010     0.000 *    0.368 f    (77.13,43.58)
  GCDdpath0/U72/QN (NAND2X0)                                                 0.064               1.010     0.037      0.405 r    (77.00,42.76)
  GCDdpath0/A_next[2] (net)                     1        2.056                                   1.010     0.000      0.405 r    [0.56,2.06]
  GCDdpath0/A_reg_reg_2_/D (DFFARX1)                               0.000     0.064     0.000     1.010     0.000 *    0.405 r    (79.27,41.10)          so 
  data arrival time                                                                                                   0.405

  clock ideal_clock1 (rise edge)                                                                           0.900      0.900
  clock network delay (ideal)                                                                              0.000      0.900
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                                                                     0.000      0.900 r
  library setup time                                                                                      -0.096      0.804
  data required time                                                                                                  0.804
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.804
  data arrival time                                                                                                  -0.405
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.399


  Startpoint: GCDctrl0/state_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: result_val (output port clocked by ideal_clock1)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta    Derate      Incr       Path      Location / Load        Attributes
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                                                           0.000      0.000
  clock network delay (ideal)                                                                              0.000      0.000
  GCDctrl0/state_reg_0_/CLK (DFFX1)                                0.000     0.000     0.000     1.010     0.000      0.000 r    (31.75,34.13)          so i 
  GCDctrl0/state_reg_0_/Q (DFFX1)                                            0.042               1.010     0.181      0.181 f    (38.43,33.74)          so 
  GCDctrl0/state[0] (net)                       3        8.079                                   1.010     0.000      0.181 f    [2.52,8.08]
  GCDctrl0/U14/IN1 (NAND2X0)                                       0.000     0.042     0.000     1.010     0.000 *    0.181 f    (40.97,32.06)
  GCDctrl0/U14/QN (NAND2X0)                                                  0.054               1.010     0.033      0.215 r    (40.84,31.25)
  GCDctrl0/n8 (net)                             1        2.454                                   1.010     0.000      0.215 r    [0.55,2.45]
  GCDctrl0/U13/INP (INVX0)                                         0.000     0.054     0.000     1.010     0.000 *    0.215 r    (45.27,31.29)
  GCDctrl0/U13/ZN (INVX0)                                                    0.102               1.010     0.069      0.283 f    (45.74,31.27)
  GCDctrl0/result_val (net)                     2       16.870                                   1.010     0.000      0.283 f    [13.97,16.87]
  GCDctrl0/result_val (gcdGCDUnitCtrl)                                                           1.010     0.000      0.283 f    (netlink)
  result_val (net)                                      16.870                                   1.010     0.000      0.283 f    [13.97,16.87]
  result_val (out)                                                 0.000     0.102     0.000     1.010     0.000 *    0.284 f    (117.76, 0.00)
  data arrival time                                                                                                   0.284

  clock ideal_clock1 (rise edge)                                                                           0.900      0.900
  clock network delay (ideal)                                                                              0.000      0.900
  output external delay                                                                                   -0.200      0.700
  data required time                                                                                                  0.700
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.700
  data arrival time                                                                                                  -0.284
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.416


  Startpoint: GCDdpath0/A_reg_reg_11_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: GCDdpath0/A_reg_reg_2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta    Derate      Incr       Path      Location / Load        Attributes
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                                                           0.000      0.000
  clock network delay (ideal)                                                                              0.000      0.000
  GCDdpath0/A_reg_reg_11_/CLK (DFFARX1)                            0.000     0.000     0.000     1.010     0.000      0.000 r    (31.49,57.17)          so i 
  GCDdpath0/A_reg_reg_11_/Q (DFFARX1)                                        0.081               1.010     0.221      0.221 f    (40.33,56.78)          so 
  GCDdpath0/result_bits_data[11] (net)          3       20.486                                   1.010     0.000      0.221 f    [14.93,20.49]
  GCDdpath0/U75/IN2 (NOR2X1)                                       0.000     0.081     0.000     1.010     0.000 *    0.221 f    (40.67,65.47)
  GCDdpath0/U75/QN (NOR2X1)                                                  0.101               1.010     0.058      0.280 r    (40.03,66.01)
  GCDdpath0/n229 (net)                          3       12.258                                   1.010     0.000      0.280 r    [4.11,12.26]
  GCDdpath0/U9/INP (INVX1)                                         0.000     0.101     0.000     1.010     0.000 *    0.280 r    (67.37,71.61)
  GCDdpath0/U9/ZN (INVX1)                                                    0.054               1.010     0.038      0.318 f    (67.89,71.69)
  GCDdpath0/n235 (net)                          3        9.420                                   1.010     0.000      0.318 f    [3.21,9.42]
  GCDdpath0/U13/IN1 (NAND4X0)                                      0.000     0.054     0.000     1.010     0.000 *    0.318 f    (72.75,77.36)
  GCDdpath0/U13/QN (NAND4X0)                                                 0.090               1.010     0.041      0.360 r    (73.46,77.16)
  GCDdpath0/n5 (net)                            1        3.555                                   1.010     0.000      0.360 r    [0.59,3.56]
  GCDdpath0/U12/IN1 (NOR4X0)                                       0.000     0.090     0.000     1.010     0.000 *    0.360 r    (71.99,74.81)
  GCDdpath0/U12/QN (NOR4X0)                                                  0.103               1.010     0.058      0.418 f    (72.78,75.07)
  GCDdpath0/n9 (net)                            1        5.159                                   1.010     0.000      0.418 f    [2.61,5.16]
  GCDdpath0/U14/IN2 (NAND3X0)                                      0.000     0.103     0.000     1.010     0.000 *    0.418 f    (83.25,65.53)
  GCDdpath0/U14/QN (NAND3X0)                                                 0.075               1.010     0.052      0.470 r    (83.70,65.64)
  GCDdpath0/n40 (net)                           1        4.062                                   1.010     0.000      0.470 r    [0.54,4.06]
  GCDdpath0/U93/INP (INVX1)                                        0.000     0.075     0.000     1.010     0.000 *    0.470 r    (87.53,65.86)
  GCDdpath0/U93/ZN (INVX1)                                                   0.040               1.010     0.029      0.498 f    (88.06,65.93)
  GCDdpath0/n59 (net)                           1        6.103                                   1.010     0.000      0.498 f    [0.61,6.10]
  GCDdpath0/U91/IN1 (NOR2X2)                                       0.000     0.040     0.000     1.010     0.000 *    0.498 f    (87.35,69.37)
  GCDdpath0/U91/QN (NOR2X2)                                                  0.094               1.010     0.048      0.546 r    (87.77,69.23)
  GCDdpath0/A_lt_B (net)                        4       22.729                                   1.010     0.000      0.546 r    [11.99,22.73]
  GCDdpath0/A_lt_B (gcdGCDUnitDpath_W16)                                                         1.010     0.000      0.546 r    (netlink)
  A_lt_B (net)                                          22.729                                   1.010     0.000      0.546 r    [11.99,22.73]
  GCDctrl0/A_lt_B (gcdGCDUnitCtrl)                                                               1.010     0.000      0.546 r    (netlink)
  GCDctrl0/A_lt_B (net)                                 22.729                                   1.010     0.000      0.546 r    [11.99,22.73]
  GCDctrl0/U5/IN1 (NAND2X0)                                        0.000     0.094     0.000     1.010     0.001 *    0.547 r    (48.65,39.46)
  GCDctrl0/U5/QN (NAND2X0)                                                   0.077               1.010     0.053      0.600 f    (48.52,40.28)
  GCDctrl0/B_mux_sel_BAR (net)                  1        4.179                                   1.010     0.000      0.600 f    [0.66,4.18]
  GCDctrl0/B_mux_sel_BAR (gcdGCDUnitCtrl)                                                        1.010     0.000      0.600 f    (netlink)
  n1 (net)                                               4.179                                   1.010     0.000      0.600 f    [0.66,4.18]
  U3/INP (NBUFFX8)                                                 0.000     0.077     0.000     1.010     0.000 *    0.600 f    (50.63,42.80)
  U3/Z (NBUFFX8)                                                             0.058               1.010     0.099      0.699 f    (53.07,42.96)
  n2 (net)                                      9       88.414                                   1.010     0.000      0.699 f    [14.22,88.41]
  GCDdpath0/A_mux_sel_0__BAR (gcdGCDUnitDpath_W16)                                               1.010     0.000      0.699 f    (netlink)
  GCDdpath0/A_mux_sel_0__BAR (net)                      88.414                                   1.010     0.000      0.699 f    [14.22,88.41]
  GCDdpath0/U313/INP (INVX16)                                      0.000     0.058     0.000     1.010     0.002 *    0.702 f    (77.15,71.74)
  GCDdpath0/U313/ZN (INVX16)                                                 0.055               1.010     0.035      0.736 r    (75.83,71.92)
  GCDdpath0/n319 (net)                         51      187.129                                   1.010     0.000      0.736 r    [50.65,187.13]
  GCDdpath0/U187/IN1 (NOR2X0)                                      0.000     0.055     0.000     1.010     0.002 *    0.739 r    (37.19,98.25)
  GCDdpath0/U187/QN (NOR2X0)                                                 0.066               1.010     0.047      0.786 f    (37.51,97.89)
  GCDdpath0/n76 (net)                           1        6.230                                   1.010     0.000      0.786 f    [3.94,6.23]
  GCDdpath0/U52/IN1 (NOR2X0)                                       0.000     0.066     0.000     1.010     0.000 *    0.786 f    (44.23,75.21)
  GCDdpath0/U52/QN (NOR2X0)                                                  0.128               1.010     0.061      0.847 r    (44.54,74.85)
  GCDdpath0/n79 (net)                           1        9.385                                   1.010     0.000      0.847 r    [7.69,9.39]
  GCDdpath0/U71/IN1 (NAND2X0)                                      0.000     0.128     0.000     1.010     0.000 *    0.847 r    (75.85,45.22)
  GCDdpath0/U71/QN (NAND2X0)                                                 0.071               1.010     0.048      0.895 f    (75.72,46.03)
  GCDdpath0/n88 (net)                           1        2.247                                   1.010     0.000      0.895 f    [0.55,2.25]
  GCDdpath0/U72/IN1 (NAND2X0)                                      0.000     0.071     0.000     1.010     0.000 *    0.895 f    (77.13,43.58)
  GCDdpath0/U72/QN (NAND2X0)                                                 0.064               1.010     0.037      0.932 r    (77.00,42.76)
  GCDdpath0/A_next[2] (net)                     1        2.056                                   1.010     0.000      0.932 r    [0.56,2.06]
  GCDdpath0/A_reg_reg_2_/D (DFFARX1)                               0.000     0.064     0.000     1.010     0.000 *    0.932 r    (79.27,41.10)          so 
  data arrival time                                                                                                   0.932

  clock ideal_clock1 (rise edge)                                                                           0.900      0.900
  clock network delay (ideal)                                                                              0.000      0.900
  GCDdpath0/A_reg_reg_2_/CLK (DFFARX1)                                                                     0.000      0.900 r
  library setup time                                                                                      -0.096      0.804
  data required time                                                                                                  0.804
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.804
  data arrival time                                                                                                  -0.932
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.128


1
