$date
Monday, February 26, 2024 9:05:13 PM
$end
$version
Quokka VCD Generator
$end
$timescale
1s
$end
$scope module TOP $end
$scope module Control $end
$var wire 1 TOP_Control_Clock TOP_Control_Clock $end
$upscope
$end
$scope module Inputs $end
$var wire 33 TOP_Inputs_iAccum TOP_Inputs_iAccum[32:0] $end
$var wire 16 TOP_Inputs_iCoeff TOP_Inputs_iCoeff[15:0] $end
$var wire 16 TOP_Inputs_iFILO TOP_Inputs_iFILO[15:0] $end
$var wire 1 TOP_Inputs_iInternalFeedbackSelector TOP_Inputs_iInternalFeedbackSelector $end
$var wire 16 TOP_Inputs_iIQ TOP_Inputs_iIQ[15:0] $end
$upscope
$end
$scope module Outputs $end
$var wire 33 TOP_Outputs_oAccum TOP_Outputs_oAccum[32:0] $end
$upscope
$end
$scope module Internals $end
$var wire 32 TOP_Internals_firParams_AccumSize TOP_Internals_firParams_AccumSize[31:0] $end
$var wire 32 TOP_Internals_firParams_CoeffRamAddrBits TOP_Internals_firParams_CoeffRamAddrBits[31:0] $end
$var wire 32 TOP_Internals_firParams_CoeffSize TOP_Internals_firParams_CoeffSize[31:0] $end
$var wire 32 TOP_Internals_firParams_DataRamAddrBits TOP_Internals_firParams_DataRamAddrBits[31:0] $end
$var wire 32 TOP_Internals_firParams_DOSize TOP_Internals_firParams_DOSize[31:0] $end
$var wire 32 TOP_Internals_firParams_IQSizeIn TOP_Internals_firParams_IQSizeIn[31:0] $end
$var wire 32 TOP_Internals_firParams_IQSizeOut TOP_Internals_firParams_IQSizeOut[31:0] $end
$var wire 32 TOP_Internals_firParams_MultSize TOP_Internals_firParams_MultSize[31:0] $end
$var wire 32 TOP_Internals_firParams_Order TOP_Internals_firParams_Order[31:0] $end
$var wire 32 TOP_Internals_firParams_SumSize TOP_Internals_firParams_SumSize[31:0] $end
$var wire 33 TOP_Internals_internalAccumInputData TOP_Internals_internalAccumInputData[32:0] $end
$upscope
$end
$scope module State $end
$var wire 33 TOP_State_accum TOP_State_accum[32:0] $end
$var wire 16 TOP_State_coeff TOP_State_coeff[15:0] $end
$var wire 16 TOP_State_IQ1 TOP_State_IQ1[15:0] $end
$var wire 16 TOP_State_IQ2 TOP_State_IQ2[15:0] $end
$var wire 33 TOP_State_mult TOP_State_mult[32:0] $end
$var wire 17 TOP_State_sum TOP_State_sum[16:0] $end
$upscope
$end
$scope module NextState $end
$var wire 33 TOP_NextState_accum TOP_NextState_accum[32:0] $end
$var wire 16 TOP_NextState_coeff TOP_NextState_coeff[15:0] $end
$var wire 16 TOP_NextState_IQ1 TOP_NextState_IQ1[15:0] $end
$var wire 16 TOP_NextState_IQ2 TOP_NextState_IQ2[15:0] $end
$var wire 33 TOP_NextState_mult TOP_NextState_mult[32:0] $end
$var wire 17 TOP_NextState_sum TOP_NextState_sum[16:0] $end
$upscope
$end
$scope module Pipelines $end
$upscope
$end
$upscope
$end
$enddefinitions
$end
#0
0TOP_Control_Clock
b000000000000000000000000000000000 TOP_Inputs_iAccum
b0000000000000000 TOP_Inputs_iCoeff
b0000000000000000 TOP_Inputs_iFILO
0TOP_Inputs_iInternalFeedbackSelector
b0000000000000000 TOP_Inputs_iIQ
b000000000000000000000000000000000 TOP_Outputs_oAccum
b00000000000000000000000000100001 TOP_Internals_firParams_AccumSize
b00000000000000000000000000000010 TOP_Internals_firParams_CoeffRamAddrBits
b00000000000000000000000000010000 TOP_Internals_firParams_CoeffSize
b00000000000000000000000000001000 TOP_Internals_firParams_DataRamAddrBits
b00000000000000000000000000000100 TOP_Internals_firParams_DOSize
b00000000000000000000000000010000 TOP_Internals_firParams_IQSizeIn
b00000000000000000000000000010000 TOP_Internals_firParams_IQSizeOut
b00000000000000000000000000100001 TOP_Internals_firParams_MultSize
b00000000000000000000000000000100 TOP_Internals_firParams_Order
b00000000000000000000000000010001 TOP_Internals_firParams_SumSize
b000000000000000000000000000000000 TOP_Internals_internalAccumInputData
b000000000000000000000000000000000 TOP_State_accum
b0000000000000000 TOP_State_coeff
b0000000000000000 TOP_State_IQ1
b0000000000000000 TOP_State_IQ2
b000000000000000000000000000000000 TOP_State_mult
b00000000000000000 TOP_State_sum
b000000000000000000000000000000000 TOP_NextState_accum
b0000000000000000 TOP_NextState_coeff
b0000000000000000 TOP_NextState_IQ1
b0000000000000000 TOP_NextState_IQ2
b000000000000000000000000000000000 TOP_NextState_mult
b00000000000000000 TOP_NextState_sum
#1001
b0000000000000001 TOP_Inputs_iIQ
b0000000000000001 TOP_NextState_IQ1
#2000
1TOP_Control_Clock
b0000000000000001 TOP_State_IQ1
#2001
b0000000000000001 TOP_NextState_IQ2
#3000
0TOP_Control_Clock
#3001
b0000000000000000 TOP_Inputs_iIQ
b0000000000000000 TOP_NextState_IQ1
#4000
1TOP_Control_Clock
b0000000000000000 TOP_State_IQ1
b0000000000000001 TOP_State_IQ2
#4001
b0000000000000000 TOP_NextState_IQ2
b00000000000000001 TOP_NextState_sum
#5000
0TOP_Control_Clock
#5001
b0000000000001010 TOP_Inputs_iCoeff
b0000000000001010 TOP_Inputs_iFILO
b0000000000001010 TOP_NextState_coeff
b00000000000001011 TOP_NextState_sum
#6000
1TOP_Control_Clock
b0000000000001010 TOP_State_coeff
b0000000000000000 TOP_State_IQ2
b00000000000001011 TOP_State_sum
#6001
b000000000000000000000000001101110 TOP_NextState_mult
b00000000000001010 TOP_NextState_sum
#7000
0TOP_Control_Clock
#7001
b0000000000000000 TOP_Inputs_iCoeff
b0000000000000000 TOP_Inputs_iFILO
b0000000000000000 TOP_NextState_coeff
b00000000000000000 TOP_NextState_sum
#8000
1TOP_Control_Clock
b0000000000000000 TOP_State_coeff
b000000000000000000000000001101110 TOP_State_mult
b00000000000000000 TOP_State_sum
#8001
b000000000000000000000000001101110 TOP_NextState_accum
b000000000000000000000000000000000 TOP_NextState_mult
#9000
0TOP_Control_Clock
#9001
b000000000000000000000000000101010 TOP_Inputs_iAccum
1TOP_Inputs_iInternalFeedbackSelector
b000000000000000000000000000101010 TOP_Internals_internalAccumInputData
b000000000000000000000000010011000 TOP_NextState_accum
#10000
1TOP_Control_Clock
b000000000000000000000000010011000 TOP_Outputs_oAccum
b000000000000000000000000010011000 TOP_State_accum
b000000000000000000000000000000000 TOP_State_mult
#10001
b000000000000000000000000000101010 TOP_NextState_accum
#11000
0TOP_Control_Clock
