INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:06:07 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 buffer24/fifo/Memory_reg[0][19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            buffer11/dataReg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.200ns  (clk rise@9.200ns - clk rise@0.000ns)
  Data Path Delay:        8.533ns  (logic 1.486ns (17.415%)  route 7.047ns (82.585%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=2 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.683 - 9.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1032, unset)         0.508     0.508    buffer24/fifo/clk
    SLICE_X3Y121         FDRE                                         r  buffer24/fifo/Memory_reg[0][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  buffer24/fifo/Memory_reg[0][19]/Q
                         net (fo=2, routed)           0.520     1.226    buffer24/fifo/Q[9]
    SLICE_X4Y121         LUT5 (Prop_lut5_I0_O)        0.119     1.345 r  buffer24/fifo/minusOp_carry_i_60/O
                         net (fo=1, routed)           0.343     1.687    cmpi1/buffer24_outs[19]
    SLICE_X4Y121         LUT6 (Prop_lut6_I5_O)        0.043     1.730 r  cmpi1/minusOp_carry_i_21/O
                         net (fo=1, routed)           0.431     2.161    cmpi1/minusOp_carry_i_21_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     2.403 r  cmpi1/minusOp_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.403    cmpi1/minusOp_carry_i_9_n_0
    SLICE_X7Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.452 f  cmpi1/minusOp_carry_i_6/CO[3]
                         net (fo=42, routed)          0.381     2.833    control_merge0/tehb/control/Memory_reg[0][0][0]
    SLICE_X7Y125         LUT6 (Prop_lut6_I2_O)        0.043     2.876 r  control_merge0/tehb/control/n_ready_INST_0_i_3/O
                         net (fo=8, routed)           0.466     3.342    buffer3/fifo/control_merge0_index
    SLICE_X6Y127         LUT5 (Prop_lut5_I1_O)        0.043     3.385 r  buffer3/fifo/fullReg_i_2__0/O
                         net (fo=49, routed)          0.481     3.866    buffer13/control/p_2_in
    SLICE_X10Y125        LUT6 (Prop_lut6_I4_O)        0.043     3.909 r  buffer13/control/dataReg[24]_i_1/O
                         net (fo=2, routed)           0.337     4.246    buffer4/control/D[17]
    SLICE_X11Y128        LUT3 (Prop_lut3_I0_O)        0.043     4.289 r  buffer4/control/outs[24]_i_1/O
                         net (fo=3, routed)           0.430     4.720    cmpi0/i__i_29_0[24]
    SLICE_X11Y127        LUT6 (Prop_lut6_I0_O)        0.043     4.763 r  cmpi0/i__i_28/O
                         net (fo=1, routed)           0.259     5.021    cmpi0/i__i_28_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     5.297 r  cmpi0/i__i_13/CO[3]
                         net (fo=17, routed)          0.478     5.776    buffer10/fifo/result[0]
    SLICE_X14Y127        LUT4 (Prop_lut4_I2_O)        0.043     5.819 f  buffer10/fifo/transmitValue_i_3__16/O
                         net (fo=12, routed)          0.461     6.280    control_merge2/tehb/control/Memory_reg[0][0]
    SLICE_X14Y121        LUT5 (Prop_lut5_I4_O)        0.043     6.323 f  control_merge2/tehb/control/i___7_i_4/O
                         net (fo=12, routed)          0.523     6.846    control_merge2/tehb/control/dataReg_reg[0]
    SLICE_X7Y116         LUT5 (Prop_lut5_I0_O)        0.043     6.889 f  control_merge2/tehb/control/transmitValue_i_3/O
                         net (fo=39, routed)          0.151     7.040    fork14/control/generateBlocks[3].regblock/p_2_in
    SLICE_X7Y116         LUT6 (Prop_lut6_I4_O)        0.043     7.083 f  fork14/control/generateBlocks[3].regblock/fullReg_i_4__2/O
                         net (fo=1, routed)           0.452     7.535    fork14/control/generateBlocks[2].regblock/dataReg_reg[0]_0
    SLICE_X10Y117        LUT6 (Prop_lut6_I4_O)        0.043     7.578 f  fork14/control/generateBlocks[2].regblock/fullReg_i_2__2/O
                         net (fo=3, routed)           0.190     7.768    fork12/control/generateBlocks[5].regblock/transmitValue_reg_4
    SLICE_X11Y117        LUT4 (Prop_lut4_I3_O)        0.043     7.811 r  fork12/control/generateBlocks[5].regblock/transmitValue_i_2__5/O
                         net (fo=3, routed)           0.340     8.151    fork12/control/generateBlocks[5].regblock/blockStopArray[0]
    SLICE_X11Y119        LUT5 (Prop_lut5_I0_O)        0.043     8.194 r  fork12/control/generateBlocks[5].regblock/fullReg_i_3__0/O
                         net (fo=12, routed)          0.284     8.479    fork9/control/generateBlocks[1].regblock/anyBlockStop
    SLICE_X8Y119         LUT6 (Prop_lut6_I2_O)        0.043     8.522 r  fork9/control/generateBlocks[1].regblock/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.519     9.041    buffer11/dataReg_reg[0]_1[0]
    SLICE_X5Y121         FDRE                                         r  buffer11/dataReg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.200     9.200 r  
                                                      0.000     9.200 r  clk (IN)
                         net (fo=1032, unset)         0.483     9.683    buffer11/clk
    SLICE_X5Y121         FDRE                                         r  buffer11/dataReg_reg[12]/C
                         clock pessimism              0.000     9.683    
                         clock uncertainty           -0.035     9.647    
    SLICE_X5Y121         FDRE (Setup_fdre_C_CE)      -0.194     9.453    buffer11/dataReg_reg[12]
  -------------------------------------------------------------------
                         required time                          9.453    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                  0.412    




