Analysis & Synthesis report for gps
Mon Jan 29 23:40:49 2018
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |OnChipM68xxIO|ACIA_6850:inst2|DCDState
  9. State Machine - |OnChipM68xxIO|ACIA_6850:inst2|ACIA_TX:TxDev|TxState
 10. State Machine - |OnChipM68xxIO|ACIA_6850:inst2|ACIA_RX:RxDev|RxState
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Post-Synthesis Netlist Statistics for Top Partition
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Jan 29 23:40:49 2018      ;
; Quartus II 64-Bit Version       ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                   ; gps                                        ;
; Top-level Entity Name           ; OnChipM68xxIO                              ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 115                                        ;
; Total pins                      ; 46                                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 0                                          ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 0                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; OnChipM68xxIO      ; gps                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                          ; Library ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------+---------+
; M68xxIODecoder.vhd               ; yes             ; User VHDL File                     ; C:/Users/Sathya/Desktop/QuartusTest/ex1_5/M68xxIODecoder.vhd          ;         ;
; OnChipM68xxIO.bdf                ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Sathya/Desktop/QuartusTest/ex1_5/OnChipM68xxIO.bdf           ;         ;
; Register3Bit.vhd                 ; yes             ; User VHDL File                     ; C:/Users/Sathya/Desktop/QuartusTest/ex1_5/Register3Bit.vhd            ;         ;
; ACIA_BaudRate_Generator.bdf      ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Sathya/Desktop/QuartusTest/ex1_5/ACIA_BaudRate_Generator.bdf ;         ;
; ACIA_TX.vhd                      ; yes             ; User VHDL File                     ; C:/Users/Sathya/Desktop/QuartusTest/ex1_5/ACIA_TX.vhd                 ;         ;
; ACIA_RX.vhd                      ; yes             ; User VHDL File                     ; C:/Users/Sathya/Desktop/QuartusTest/ex1_5/ACIA_RX.vhd                 ;         ;
; ACIA_Clock.vhd                   ; yes             ; User VHDL File                     ; C:/Users/Sathya/Desktop/QuartusTest/ex1_5/ACIA_Clock.vhd              ;         ;
; ACIA_6850.vhd                    ; yes             ; User VHDL File                     ; C:/Users/Sathya/Desktop/QuartusTest/ex1_5/ACIA_6850.vhd               ;         ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------+---------+


+-----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                     ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimate of Logic utilization (ALMs needed) ; 83                ;
;                                             ;                   ;
; Combinational ALUT usage for logic          ; 128               ;
;     -- 7 input functions                    ; 0                 ;
;     -- 6 input functions                    ; 22                ;
;     -- 5 input functions                    ; 11                ;
;     -- 4 input functions                    ; 20                ;
;     -- <=3 input functions                  ; 75                ;
;                                             ;                   ;
; Dedicated logic registers                   ; 115               ;
;                                             ;                   ;
; I/O pins                                    ; 46                ;
;                                             ;                   ;
; Total DSP Blocks                            ; 0                 ;
;                                             ;                   ;
; Maximum fan-out node                        ; Clock_50Mhz~input ;
; Maximum fan-out                             ; 115               ;
; Total fan-out                               ; 956               ;
; Average fan-out                             ; 2.85              ;
+---------------------------------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                           ;
+------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------+--------------+
; Compilation Hierarchy Node         ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                             ; Library Name ;
+------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------+--------------+
; |OnChipM68xxIO                     ; 128 (0)           ; 115 (0)      ; 0                 ; 0          ; 46   ; 0            ; |OnChipM68xxIO                                                  ; work         ;
;    |ACIA_6850:inst2|               ; 71 (16)           ; 99 (25)      ; 0                 ; 0          ; 0    ; 0            ; |OnChipM68xxIO|ACIA_6850:inst2                                  ; work         ;
;       |ACIA_RX:RxDev|              ; 27 (27)           ; 43 (43)      ; 0                 ; 0          ; 0    ; 0            ; |OnChipM68xxIO|ACIA_6850:inst2|ACIA_RX:RxDev                    ; work         ;
;       |ACIA_TX:TxDev|              ; 28 (28)           ; 31 (31)      ; 0                 ; 0          ; 0    ; 0            ; |OnChipM68xxIO|ACIA_6850:inst2|ACIA_TX:TxDev                    ; work         ;
;    |ACIA_BaudRate_Generator:inst1| ; 53 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |OnChipM68xxIO|ACIA_BaudRate_Generator:inst1                    ; work         ;
;       |ACIA_Clock:inst5|           ; 53 (53)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |OnChipM68xxIO|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst5   ; work         ;
;       |Register3Bit:inst6|         ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |OnChipM68xxIO|ACIA_BaudRate_Generator:inst1|Register3Bit:inst6 ; work         ;
;    |M68xxIODecoder:inst|           ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |OnChipM68xxIO|M68xxIODecoder:inst                              ; work         ;
+------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |OnChipM68xxIO|ACIA_6850:inst2|DCDState                                                ;
+--------------------------+--------------------------+------------------------+-------------------------+
; Name                     ; DCDState.DCD_State_Reset ; DCDState.DCD_State_Int ; DCDState.DCD_State_Idle ;
+--------------------------+--------------------------+------------------------+-------------------------+
; DCDState.DCD_State_Idle  ; 0                        ; 0                      ; 0                       ;
; DCDState.DCD_State_Int   ; 0                        ; 1                      ; 1                       ;
; DCDState.DCD_State_Reset ; 1                        ; 0                      ; 1                       ;
+--------------------------+--------------------------+------------------------+-------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |OnChipM68xxIO|ACIA_6850:inst2|ACIA_TX:TxDev|TxState                                                                           ;
+------------------------+-----------------------+------------------------+----------------------+-----------------------+-----------------------+
; Name                   ; TxState.Tx2Stop_State ; TxState.TxParity_State ; TxState.TxData_State ; TxState.TxStart_State ; TxState.Tx1Stop_State ;
+------------------------+-----------------------+------------------------+----------------------+-----------------------+-----------------------+
; TxState.Tx1Stop_State  ; 0                     ; 0                      ; 0                    ; 0                     ; 0                     ;
; TxState.TxStart_State  ; 0                     ; 0                      ; 0                    ; 1                     ; 1                     ;
; TxState.TxData_State   ; 0                     ; 0                      ; 1                    ; 0                     ; 1                     ;
; TxState.TxParity_State ; 0                     ; 1                      ; 0                    ; 0                     ; 1                     ;
; TxState.Tx2Stop_State  ; 1                     ; 0                      ; 0                    ; 0                     ; 1                     ;
+------------------------+-----------------------+------------------------+----------------------+-----------------------+-----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |OnChipM68xxIO|ACIA_6850:inst2|ACIA_RX:RxDev|RxState                                                  ;
+------------------------+----------------------+------------------------+----------------------+-----------------------+
; Name                   ; RxState.RxStop_state ; RxState.RxParity_state ; RxState.RxData_state ; RxState.RxStart_State ;
+------------------------+----------------------+------------------------+----------------------+-----------------------+
; RxState.RxStart_State  ; 0                    ; 0                      ; 0                    ; 0                     ;
; RxState.RxData_state   ; 0                    ; 0                      ; 1                    ; 1                     ;
; RxState.RxParity_state ; 0                    ; 1                      ; 0                    ; 1                     ;
; RxState.RxStop_state   ; 1                    ; 0                      ; 0                    ; 1                     ;
+------------------------+----------------------+------------------------+----------------------+-----------------------+


+-----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                            ;
+------------------------------------------+----------------------------------------------------+
; Register name                            ; Reason for Removal                                 ;
+------------------------------------------+----------------------------------------------------+
; ACIA_6850:inst2|StatReg[3]               ; Stuck at GND due to stuck port data_in             ;
; ACIA_6850:inst2|DCDDel                   ; Lost fanout                                        ;
; ACIA_6850:inst2|DCDEdge                  ; Stuck at GND due to stuck port data_in             ;
; ACIA_6850:inst2|ACIA_RX:RxDev|RxClkDel   ; Merged with ACIA_6850:inst2|ACIA_TX:TxDev|TxClkDel ;
; ACIA_6850:inst2|DCDInt                   ; Stuck at GND due to stuck port data_in             ;
; ACIA_6850:inst2|StatReg[2]               ; Stuck at GND due to stuck port data_in             ;
; ACIA_6850:inst2|ReadSR                   ; Lost fanout                                        ;
; ACIA_6850:inst2|DCDState.DCD_State_Idle  ; Lost fanout                                        ;
; ACIA_6850:inst2|DCDState.DCD_State_Int   ; Lost fanout                                        ;
; ACIA_6850:inst2|DCDState.DCD_State_Reset ; Lost fanout                                        ;
; Total Number of Removed Registers = 10   ;                                                    ;
+------------------------------------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                              ;
+-------------------------+---------------------------+----------------------------------------------------+
; Register name           ; Reason for Removal        ; Registers Removed due to This Register             ;
+-------------------------+---------------------------+----------------------------------------------------+
; ACIA_6850:inst2|DCDEdge ; Stuck at GND              ; ACIA_6850:inst2|DCDInt, ACIA_6850:inst2|StatReg[2] ;
;                         ; due to stuck port data_in ;                                                    ;
+-------------------------+---------------------------+----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 115   ;
; Number of registers using Synchronous Clear  ; 26    ;
; Number of registers using Synchronous Load   ; 10    ;
; Number of registers using Asynchronous Clear ; 102   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 65    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; ACIA_6850:inst2|ACIA_TX:TxDev|TxDat    ; 1       ;
; ACIA_6850:inst2|ACIA_TX:TxDev|TxEmp    ; 3       ;
; ACIA_6850:inst2|Reset                  ; 98      ;
; Total number of inverted registers = 3 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |OnChipM68xxIO|ACIA_6850:inst2|WriteTR                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |OnChipM68xxIO|ACIA_6850:inst2|ACIA_TX:TxDev|TxBitCount[1]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |OnChipM68xxIO|ACIA_6850:inst2|ACIA_TX:TxDev|TxBitCount[0]                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |OnChipM68xxIO|ACIA_6850:inst2|ACIA_RX:RxDev|RxBitCount[2]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |OnChipM68xxIO|ACIA_6850:inst2|ACIA_RX:RxDev|RxShiftReg[6]                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |OnChipM68xxIO|M68xxIODecoder:inst|GPS_Baud_Enable                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |OnChipM68xxIO|ACIA_6850:inst2|ACIA_TX:TxDev|Mux0                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |OnChipM68xxIO|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst5|HALF_CYCLE[4] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |OnChipM68xxIO|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst5|HALF_CYCLE[3] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |OnChipM68xxIO|ACIA_6850:inst2|Selector3                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 115                         ;
;     CLR               ; 31                          ;
;     CLR SCLR          ; 6                           ;
;     ENA CLR           ; 47                          ;
;     ENA CLR SCLR      ; 8                           ;
;     ENA CLR SLD       ; 10                          ;
;     SCLR              ; 12                          ;
;     plain             ; 1                           ;
; arriav_io_obuf        ; 8                           ;
; arriav_lcell_comb     ; 130                         ;
;     arith             ; 39                          ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 19                          ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 5                           ;
;         4 data inputs ; 4                           ;
;     normal            ; 91                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 13                          ;
;         3 data inputs ; 24                          ;
;         4 data inputs ; 16                          ;
;         5 data inputs ; 11                          ;
;         6 data inputs ; 22                          ;
; boundary_port         ; 46                          ;
;                       ;                             ;
; Max LUT depth         ; 5.30                        ;
; Average LUT depth     ; 1.95                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Mon Jan 29 23:40:29 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off gps -c gps
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file m68xxiodecoder.vhd
    Info (12022): Found design unit 1: M68xxIODecoder-bhvr
    Info (12023): Found entity 1: M68xxIODecoder
Info (12021): Found 2 design units, including 1 entities, in source file latch3bit.vhd
    Info (12022): Found design unit 1: Latch3Bit-bhvr
    Info (12023): Found entity 1: Latch3Bit
Info (12021): Found 1 design units, including 1 entities, in source file onchipm68xxio.bdf
    Info (12023): Found entity 1: OnChipM68xxIO
Info (12021): Found 2 design units, including 1 entities, in source file register3bit.vhd
    Info (12022): Found design unit 1: Register3Bit-bhvr
    Info (12023): Found entity 1: Register3Bit
Info (12021): Found 1 design units, including 1 entities, in source file hexdisplays.bdf
    Info (12023): Found entity 1: HexDisplays
Info (12021): Found 1 design units, including 1 entities, in source file acia_baudrate_generator.bdf
    Info (12023): Found entity 1: ACIA_BaudRate_Generator
Info (12021): Found 2 design units, including 1 entities, in source file lcd_controller.vhd
    Info (12022): Found design unit 1: LCD_Controller-FSM
    Info (12023): Found entity 1: LCD_Controller
Info (12021): Found 2 design units, including 1 entities, in source file hexto7segmentdisplay.vhd
    Info (12022): Found design unit 1: HexTo7SegmentDisplay-bhvr
    Info (12023): Found entity 1: HexTo7SegmentDisplay
Info (12021): Found 2 design units, including 1 entities, in source file acia_tx.vhd
    Info (12022): Found design unit 1: ACIA_TX-rtl
    Info (12023): Found entity 1: ACIA_TX
Info (12021): Found 2 design units, including 1 entities, in source file acia_rx.vhd
    Info (12022): Found design unit 1: ACIA_RX-rtl
    Info (12023): Found entity 1: ACIA_RX
Info (12021): Found 4 design units, including 1 entities, in source file acia_clock.vhd
    Info (12022): Found design unit 1: bit_funcs
    Info (12022): Found design unit 2: bit_funcs-body
    Info (12022): Found design unit 3: ACIA_Clock-rtl
    Info (12023): Found entity 1: ACIA_Clock
Info (12021): Found 2 design units, including 1 entities, in source file acia_6850.vhd
    Info (12022): Found design unit 1: ACIA_6850-rtl
    Info (12023): Found entity 1: ACIA_6850
Info (12127): Elaborating entity "OnChipM68xxIO" for the top level hierarchy
Warning (275043): Pin "RS232_TxData" is missing source
Warning (275043): Pin "BlueTooth_TxData" is missing source
Warning (275043): Pin "TouchScreen_TxData" is missing source
Warning (275009): Pin "RS232_RxData" not connected
Warning (275009): Pin "BlueTooth_RxData" not connected
Warning (275009): Pin "TouchScreen_RxData" not connected
Info (12128): Elaborating entity "ACIA_6850" for hierarchy "ACIA_6850:inst2"
Info (12128): Elaborating entity "ACIA_RX" for hierarchy "ACIA_6850:inst2|ACIA_RX:RxDev"
Info (12128): Elaborating entity "ACIA_TX" for hierarchy "ACIA_6850:inst2|ACIA_TX:TxDev"
Info (12128): Elaborating entity "M68xxIODecoder" for hierarchy "M68xxIODecoder:inst"
Info (12128): Elaborating entity "ACIA_BaudRate_Generator" for hierarchy "ACIA_BaudRate_Generator:inst1"
Info (12128): Elaborating entity "ACIA_Clock" for hierarchy "ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst5"
Info (12128): Elaborating entity "Register3Bit" for hierarchy "ACIA_BaudRate_Generator:inst1|Register3Bit:inst6"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "RS232_TxData" is stuck at GND
    Warning (13410): Pin "BlueTooth_TxData" is stuck at GND
    Warning (13410): Pin "TouchScreen_TxData" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "RS232_RxData"
    Warning (15610): No output dependent on input pin "BlueTooth_RxData"
    Warning (15610): No output dependent on input pin "TouchScreen_RxData"
Info (21057): Implemented 226 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 33 input pins
    Info (21059): Implemented 13 output pins
    Info (21061): Implemented 180 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 831 megabytes
    Info: Processing ended: Mon Jan 29 23:40:49 2018
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:42


