Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,193
design__inferred_latch__count,0
design__instance__count,5250
design__instance__area,42806.1
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,36
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0031577451154589653
power__switching__total,0.0022577180061489344
power__leakage__total,5.0312110033701174E-8
power__total,0.005415513180196285
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2824848490635102
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2921647173555286
timing__hold__ws__corner:nom_tt_025C_1v80,0.32587500287270216
timing__setup__ws__corner:nom_tt_025C_1v80,3.6334118964175213
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.325875
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,3.633412
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,72
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,36
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.29202371902741353
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.3091876564512453
timing__hold__ws__corner:nom_ss_100C_1v60,0.8986692755428186
timing__setup__ws__corner:nom_ss_100C_1v60,-5.985326181868525
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-603.6620618685121
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-5.985326181868525
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.907015
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,478
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-5.985326
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,478
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,36
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.27560085549347807
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2822303859390694
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11330958714246238
timing__setup__ws__corner:nom_ff_n40C_1v95,7.376038655302276
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.113310
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,7.376039
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,102
design__max_fanout_violation__count,36
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.27289091203602805
clock__skew__worst_setup,0.27886990728194194
timing__hold__ws,0.11075751740357907
timing__setup__ws,-6.32424086555654
timing__hold__tns,0.0
timing__setup__tns,-740.7201319744352
timing__hold__wns,0
timing__setup__wns,-6.32424086555654
timing__hold_vio__count,0
timing__hold_r2r__ws,0.110758
timing__hold_r2r_vio__count,0
timing__setup_vio__count,1431
timing__setup_r2r__ws,-6.324241
timing__setup_r2r_vio__count,1431
design__die__bbox,0.0 0.0 334.88 225.76
design__core__bbox,2.76 2.72 332.12 223.04
design__io,45
design__die__area,75602.5
design__core__area,72564.6
design__instance__count__stdcell,5250
design__instance__area__stdcell,42806.1
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.589903
design__instance__utilization__stdcell,0.589903
design__instance__count__class:buffer,1
design__instance__count__class:inverter,49
design__instance__count__class:sequential_cell,588
design__instance__count__class:multi_input_combinational_cell,2643
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,4116
design__instance__count__class:tap_cell,1037
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,126407
design__violations,0
design__instance__count__class:timing_repair_buffer,835
design__instance__count__class:clock_buffer,48
design__instance__count__class:clock_inverter,24
design__instance__count__setup_buffer,21
design__instance__count__hold_buffer,434
antenna__violating__nets,9
antenna__violating__pins,11
route__antenna_violation__count,9
antenna_diodes_count,25
design__instance__count__class:antenna_cell,25
route__net,4175
route__net__special,2
route__drc_errors__iter:1,3224
route__wirelength__iter:1,148280
route__drc_errors__iter:2,1924
route__wirelength__iter:2,146729
route__drc_errors__iter:3,1905
route__wirelength__iter:3,146187
route__drc_errors__iter:4,434
route__wirelength__iter:4,145806
route__drc_errors__iter:5,29
route__wirelength__iter:5,145761
route__drc_errors__iter:6,4
route__wirelength__iter:6,145745
route__drc_errors__iter:7,3
route__wirelength__iter:7,145746
route__drc_errors__iter:8,2
route__wirelength__iter:8,145746
route__drc_errors__iter:9,2
route__wirelength__iter:9,145746
route__drc_errors__iter:10,2
route__wirelength__iter:10,145746
route__drc_errors__iter:11,2
route__wirelength__iter:11,145746
route__drc_errors__iter:12,0
route__wirelength__iter:12,145758
route__drc_errors,0
route__wirelength,145758
route__vias,33295
route__vias__singlecut,33295
route__vias__multicut,0
design__disconnected_pin__count,4
design__critical_disconnected_pin__count,0
route__wirelength__max,422.46
timing__unannotated_net__count__corner:nom_tt_025C_1v80,49
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,49
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,49
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,36
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.27913375179120614
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2880038233861603
timing__hold__ws__corner:min_tt_025C_1v80,0.3189559817652524
timing__setup__ws__corner:min_tt_025C_1v80,3.857475337227478
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.318956
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,3.857475
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,49
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,36
design__max_fanout_violation__count__corner:min_ss_100C_1v60,36
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.28747735561299353
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.3026984026887826
timing__hold__ws__corner:min_ss_100C_1v60,0.8936553971995067
timing__setup__ws__corner:min_ss_100C_1v60,-5.604973532837456
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-455.184574916131
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-5.604973532837456
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.893655
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,475
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-5.604973
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,475
timing__unannotated_net__count__corner:min_ss_100C_1v60,49
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,36
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.27289091203602805
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.27886990728194194
timing__hold__ws__corner:min_ff_n40C_1v95,0.11075751740357907
timing__setup__ws__corner:min_ff_n40C_1v95,7.5215924506608545
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.110758
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,7.521593
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,49
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,36
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2879690734045068
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.29649197824984214
timing__hold__ws__corner:max_tt_025C_1v80,0.33502079836362003
timing__setup__ws__corner:max_tt_025C_1v80,3.435484882703269
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.335021
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,3.435485
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,49
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,102
design__max_fanout_violation__count__corner:max_ss_100C_1v60,36
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.2985271836449933
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.3154327721636882
timing__hold__ws__corner:max_ss_100C_1v60,0.862309248413408
timing__setup__ws__corner:max_ss_100C_1v60,-6.32424086555654
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-740.7201319744352
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-6.32424086555654
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.922686
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,478
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-6.324241
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,478
timing__unannotated_net__count__corner:max_ss_100C_1v60,49
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,36
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.28011302403777244
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2859682294129396
timing__hold__ws__corner:max_ff_n40C_1v95,0.115821078228648
timing__setup__ws__corner:max_ff_n40C_1v95,7.2420649305072535
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.115821
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,7.242065
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,49
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,49
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79985
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000152257
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000153346
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000233442
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000153346
design_powergrid__voltage__worst,0.000153346
design_powergrid__voltage__worst__net:VPWR,1.79985
design_powergrid__drop__worst,0.000153346
design_powergrid__drop__worst__net:VPWR,0.000152257
design_powergrid__voltage__worst__net:VGND,0.000153346
design_powergrid__drop__worst__net:VGND,0.000153346
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00002000000000000000163606107828062619091724627651274204254150390625
ir__drop__worst,0.00015200000000000000836830604811211742344312369823455810546875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
