// Seed: 2863307986
module module_0;
  wire id_2, id_3, id_4;
  wire id_5;
  supply0 id_6 = 1;
  module_2(
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_3,
      id_2,
      id_6,
      id_5,
      id_6,
      id_4,
      id_3,
      id_5,
      id_2,
      id_5,
      id_6,
      id_5,
      id_5,
      id_2,
      id_2
  );
  assign id_6 = id_1;
endmodule
module module_1 (
    output tri0  id_0,
    input  tri   id_1,
    input  uwire id_2,
    input  tri   id_3,
    input  wire  id_4
);
  wire id_6;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
