#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Jun 19 08:12:17 2023
# Process ID: 5580
# Current directory: C:/Users/radzi/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5688
# Log file: C:/Users/radzi/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/radzi/AppData/Roaming/Xilinx/Vivado\vivado.jou
# Running On: R_Feiglewicz, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 34011 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project C:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/filter_subsystem_control_ip/filter_subsystem_ctrl_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/hls_rbg_gray'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.ipdefs/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/filter_subsystem'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/hls_filter_ctrl_module'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:pixel_dma_in:2.1'. The one found in IP location 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/ip_repo/dma_in_impl' will take precedence over the same IP in location c:/Vivado_projects/2022_1/camera_filter_pipline_project/ip_repo/dma_in_2_1
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1708.262 ; gain = 0.000
open_bd_design {C:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.srcs/sources_1/bd/system/system.bd}
Reading block design file <C:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- digilentinc.com:user:AXI_BayerToRGB:1.0 - AXI_BayerToRGB_1
Adding component instance block -- digilentinc.com:user:AXI_GammaCorrection:1.0 - AXI_GammaCorrection_0
Adding component instance block -- digilentinc.com:ip:MIPI_CSI_2_RX:1.2 - MIPI_CSI_2_RX_0
Adding component instance block -- digilentinc.com:ip:MIPI_D_PHY_RX:1.3 - MIPI_D_PHY_RX_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon_1
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_50M
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_vid_clk_pixel
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - vtg
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_vdma_data
Adding component instance block -- xilinx.com:hls:pixel_dma_out:1.3 - pixel_dma_out_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:module_ref:filter_datapath_v_wr:1.0 - filter_datapath_v_wr_0
Adding component instance block -- xilinx.com:module_ref:fifo_input_bram_control_unit_v_wr:1.0 - fifo_input_bram_cont_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - input_matrix_bram
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - input_matrix_bram1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /filter_subsystem/fifo_generator_0Executing the post_config_ip from bd
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:module_ref:filtering_control_unit_v_wr:1.0 - filtering_control_un_0
Adding component instance block -- xilinx.com:user:filter_subsystem_ctrl_ip:2.0 - filter_subsystem_ctr_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_1
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_2
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_3
Adding component instance block -- xilinx.com:module_ref:filter_mac_wrapper_v_wr:1.0 - filter_mac_wrapper_v_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_clk_pipline
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_clk_mipi
Adding component instance block -- xilinx.com:hls:pixel_dma_in:2.3 - pixel_dma_in_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon_2
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s01_data_fifo
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:hls:rgb_to_gray:2.3 - rgb_to_gray_0
Successfully read diagram <system> from block design file <C:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1708.262 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(32) on '/axi_vdma_0' with propagated value(64). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(32) on '/axi_vdma_0' with propagated value(64). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(32) on '/axi_vdma_0' with propagated value(64). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(32) on '/axi_vdma_0' with propagated value(64). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(32) on '/axi_vdma_0' with propagated value(64). Command ignored
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [digilentinc.com:ip:MIPI_CSI_2_RX:1.2-17] /MIPI_CSI_2_RX_0Verified that video_aclk frequency can handle RxByteClkHS frequency. AXI-Stream bandwidth 400000000 Pix/s >= PPI bandwidth 134400000.0 Pix/s
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 50000000 propagated into CONFIG.C_S_AXI_LITE_FREQ_HZ
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 200000000 propagated into CONFIG.kRefClkFreqHz
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 84000000 propagated onto RxByteClkHS
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /filter_subsystem/c_shift_ram_2 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /filter_subsystem/c_shift_ram_2 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /filter_subsystem/c_shift_ram_3 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /filter_subsystem/c_shift_ram_3 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /filter_subsystem/c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /filter_subsystem/c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /filter_subsystem/c_shift_ram_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /filter_subsystem/c_shift_ram_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /filter_subsystem/axi_bram_ctrl_0: PORT /filter_subsystem/axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /filter_subsystem/axi_bram_ctrl_0: PORT /filter_subsystem/axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [BD 41-927] Following properties on pin /AXI_GammaCorrection_0/AxiLiteClk have been updated from connected ip, but BD cell '/AXI_GammaCorrection_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </AXI_GammaCorrection_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip, but BD cell '/rgb2dvi_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 75000000 
Please resolve any mismatches by directly setting properties on BD cell </rgb2dvi_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /pixel_dma_out_0/ap_clk have been updated from connected ip, but BD cell '/pixel_dma_out_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 150000000 
Please resolve any mismatches by directly setting properties on BD cell </pixel_dma_out_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /pixel_dma_out_0/axi_lite_clk have been updated from connected ip, but BD cell '/pixel_dma_out_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </pixel_dma_out_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /pixel_dma_in_0/ap_clk have been updated from connected ip, but BD cell '/pixel_dma_in_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 150000000 
Please resolve any mismatches by directly setting properties on BD cell </pixel_dma_in_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /pixel_dma_in_0/axi_lite_clk have been updated from connected ip, but BD cell '/pixel_dma_in_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </pixel_dma_in_0> to completely resolve these warnings.
Wrote  : <C:\Vivado_projects\2022_1\camera_filter_pipline_project\hw\hw.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_2/s00_couplers/s00_data_fifo/s_axi_arlock'(1) to pin: '/axi_mem_intercon_2/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_2/s01_couplers/s01_data_fifo/s_axi_awlock'(1) to pin: '/axi_mem_intercon_2/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_2/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon_2/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_2/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon_2/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP3_AWID'(6) to pin: '/axi_mem_intercon_2/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP3_ARID'(6) to pin: '/axi_mem_intercon_2/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP3_WID'(6) to pin: '/axi_mem_intercon_2/M00_AXI_wid'(1) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/rgb_to_gray_0/in_stream_TKEEP'(3) to pin '/axi_vdma_0/m_axis_mm2s_tkeep'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_2/s00_couplers/s00_data_fifo/s_axi_arlock'(1) to pin: '/axi_mem_intercon_2/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_2/s01_couplers/s01_data_fifo/s_axi_awlock'(1) to pin: '/axi_mem_intercon_2/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_2/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon_2/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_2/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon_2/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP3_AWID'(6) to pin: '/axi_mem_intercon_2/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP3_ARID'(6) to pin: '/axi_mem_intercon_2/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP3_WID'(6) to pin: '/axi_mem_intercon_2/M00_AXI_wid'(1) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/rgb_to_gray_0/in_stream_TKEEP'(3) to pin '/axi_vdma_0/m_axis_mm2s_tkeep'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block filter_subsystem/filter_mac_wrapper_v_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.gen/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.gen/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.gen/sources_1/bd/system/ip/system_auto_pc_9/system_auto_pc_9_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.gen/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.gen/sources_1/bd/system/ip/system_auto_pc_3/system_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.gen/sources_1/bd/system/ip/system_auto_pc_4/system_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.gen/sources_1/bd/system/ip/system_auto_pc_5/system_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.gen/sources_1/bd/system/ip/system_auto_pc_6/system_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.gen/sources_1/bd/system/ip/system_auto_pc_7/system_auto_pc_7_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m05_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.gen/sources_1/bd/system/ip/system_auto_pc_8/system_auto_pc_8_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m07_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.gen/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_2/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.gen/sources_1/bd/system/ip/system_s01_data_fifo_0/system_s01_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_2/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.gen/sources_1/bd/system/ip/system_auto_pc_10/system_auto_pc_10_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_2/m00_couplers/auto_pc .
Exporting to file c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.gen/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 5ea226b393b26480; cache size = 388.729 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 3f08cd93ceb400ff; cache size = 388.729 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_9, cache-ID = e97ddadc7faa79d9; cache size = 388.729 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_10, cache-ID = 586abe354f29b113; cache size = 388.729 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s01_data_fifo_0, cache-ID = 9772d5b191c293ce; cache size = 388.729 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_2, cache-ID = 4c3953c2bd812aed; cache size = 388.729 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_data_fifo_0, cache-ID = b9a5b980af732bf3; cache size = 388.729 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_3, cache-ID = 4c3953c2bd812aed; cache size = 388.729 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_4, cache-ID = 4c3953c2bd812aed; cache size = 388.729 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_5, cache-ID = 4c3953c2bd812aed; cache size = 388.729 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_1, cache-ID = 1672a46880f00d5b; cache size = 388.729 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_6, cache-ID = 4c3953c2bd812aed; cache size = 388.729 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_0, cache-ID = 69e936a1eab350d5; cache size = 388.729 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_7, cache-ID = 4c3953c2bd812aed; cache size = 388.729 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_8, cache-ID = 4c3953c2bd812aed; cache size = 388.729 MB.
[Mon Jun 19 08:14:27 2023] Launched system_filter_mac_wrapper_v_0_0_synth_1, synth_1...
Run output will be captured here:
system_filter_mac_wrapper_v_0_0_synth_1: C:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.runs/system_filter_mac_wrapper_v_0_0_synth_1/runme.log
synth_1: C:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.runs/synth_1/runme.log
[Mon Jun 19 08:14:27 2023] Launched impl_1...
Run output will be captured here: C:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:54 . Memory (MB): peak = 1845.328 ; gain = 137.066
write_hw_platform -fixed -include_bit -force -file C:/Vitis_projects/2022_1/camera_digilent_pr/bitstreams/system_wrapper_wider_bus.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Vitis_projects/2022_1/camera_digilent_pr/bitstreams/system_wrapper_wider_bus.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Vitis_projects/2022_1/camera_digilent_pr/bitstreams/system_wrapper_wider_bus.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2022.1/data/embeddedsw) loading 1 seconds
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.614 . Memory (MB): peak = 2089.184 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1178 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2879.934 ; gain = 22.695
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2879.934 ; gain = 22.695
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2879.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 50 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 35 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 9 instances
  SRLC32E => SRL16E: 3 instances

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 3044.039 ; gain = 1009.762
open_report: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 3200.703 ; gain = 135.289
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_bd_design {C:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.srcs/sources_1/bd/system/system.bd}
update_module_reference system_filter_mac_wrapper_v_0_0
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'KERNEL_MEMORY_BUS_WIDTH' by 96 for port or parameter 'kernel_input_vec'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'PIXEL_WIDTH' by 24 for port or parameter 'pixel_input_vec'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'PIXEL_WIDTH' by 24 for port or parameter 'pix_out_data_r'
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/filter_subsystem_control_ip/filter_subsystem_ctrl_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/hls_rbg_gray'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.ipdefs/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/filter_subsystem'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/hls_filter_ctrl_module'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:pixel_dma_in:2.1'. The one found in IP location 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/ip_repo/dma_in_impl' will take precedence over the same IP in location c:/Vivado_projects/2022_1/camera_filter_pipline_project/ip_repo/dma_in_2_1
Upgrading 'C:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_filter_mac_wrapper_v_0_0 to use current project options
Wrote  : <C:\Vivado_projects\2022_1\camera_filter_pipline_project\hw\hw.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
delete_bd_objs [get_bd_intf_nets rgb_to_gray_0_out_stream]
delete_bd_objs [get_bd_nets axi_vdma_0_m_axis_mm2s_tkeep]
delete_bd_objs [get_bd_nets xlslice_0_Dout]
delete_bd_objs [get_bd_nets axi_vdma_0_m_axis_mm2s_tuser]
delete_bd_objs [get_bd_nets axi_vdma_0_m_axis_mm2s_tlast]
delete_bd_objs [get_bd_nets rgb_to_gray_0_in_stream_TREADY]
delete_bd_objs [get_bd_nets axi_vdma_0_m_axis_mm2s_tvalid]
disconnect_bd_net /mm_clk_150 [get_bd_pins rgb_to_gray_0/ap_clk]
disconnect_bd_net /rst_clk_wiz_0_150M_peripheral_aresetn [get_bd_pins rgb_to_gray_0/ap_rst_n]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/filter_subsystem_control_ip/filter_subsystem_ctrl_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/hls_rbg_gray'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.ipdefs/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/filter_subsystem'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/hls_filter_ctrl_module'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:pixel_dma_in:2.1'. The one found in IP location 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/ip_repo/dma_in_impl' will take precedence over the same IP in location c:/Vivado_projects/2022_1/camera_filter_pipline_project/ip_repo/dma_in_2_1
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:rgb_to_gray:3.0 [get_ips  system_rgb_to_gray_0_2] -log ip_upgrade.log
Upgrading 'C:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_rgb_to_gray_0_2 from Rgb_to_gray 2.3 to Rgb_to_gray 3.0
WARNING: [IP_Flow 19-4706] Upgraded port 'in_stream_TDATA' width 32 differs from original width 24
WARNING: [IP_Flow 19-4706] Upgraded port 'in_stream_TKEEP' width 4 differs from original width 3
WARNING: [IP_Flow 19-4706] Upgraded port 'in_stream_TSTRB' width 4 differs from original width 3
WARNING: [IP_Flow 19-4706] Upgraded port 'out_stream_TDATA' width 32 differs from original width 24
WARNING: [IP_Flow 19-4706] Upgraded port 'out_stream_TKEEP' width 4 differs from original width 3
WARNING: [IP_Flow 19-4706] Upgraded port 'out_stream_TSTRB' width 4 differs from original width 3
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_rgb_to_gray_0_2'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'system_rgb_to_gray_0_2' has identified issues that may require user intervention. Please review the upgrade log 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\Vivado_projects\2022_1\camera_filter_pipline_project\hw\hw.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_rgb_to_gray_0_2] -no_script -sync -force -quiet
set_property location {14 9930 819} [get_bd_cells rgb_to_gray_0]
set_property location {14 9904 1018} [get_bd_cells xlslice_0]
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins v_axi4s_vid_out_0/s_axis_video_tdata]
WARNING: [BD 41-1306] The connection to interface pin </v_axi4s_vid_out_0/s_axis_video_tdata> is being overridden by the user with net <xlslice_0_Dout>. This pin will not be connected as a part of interface connection <video_in>.
connect_bd_net [get_bd_pins axi_vdma_0/m_axis_mm2s_tlast] [get_bd_pins v_axi4s_vid_out_0/s_axis_video_tlast]
WARNING: [BD 41-1306] The connection to interface pin </axi_vdma_0/m_axis_mm2s_tlast> is being overridden by the user with net <axi_vdma_0_m_axis_mm2s_tlast>. This pin will not be connected as a part of interface connection <M_AXIS_MM2S>.
WARNING: [BD 41-1306] The connection to interface pin </v_axi4s_vid_out_0/s_axis_video_tlast> is being overridden by the user with net <axi_vdma_0_m_axis_mm2s_tlast>. This pin will not be connected as a part of interface connection <video_in>.
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/rgb_to_gray_0/ap_clk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
connect_bd_net [get_bd_pins axi_vdma_0/m_axis_mm2s_tready] [get_bd_pins v_axi4s_vid_out_0/s_axis_video_tready]
WARNING: [BD 41-1306] The connection to interface pin </axi_vdma_0/m_axis_mm2s_tready> is being overridden by the user with net <v_axi4s_vid_out_0_s_axis_video_tready>. This pin will not be connected as a part of interface connection <M_AXIS_MM2S>.
WARNING: [BD 41-1306] The connection to interface pin </v_axi4s_vid_out_0/s_axis_video_tready> is being overridden by the user with net <v_axi4s_vid_out_0_s_axis_video_tready>. This pin will not be connected as a part of interface connection <video_in>.
connect_bd_net [get_bd_pins axi_vdma_0/m_axis_mm2s_tuser] [get_bd_pins v_axi4s_vid_out_0/s_axis_video_tuser]
WARNING: [BD 41-1306] The connection to interface pin </axi_vdma_0/m_axis_mm2s_tuser> is being overridden by the user with net <axi_vdma_0_m_axis_mm2s_tuser>. This pin will not be connected as a part of interface connection <M_AXIS_MM2S>.
WARNING: [BD 41-1306] The connection to interface pin </v_axi4s_vid_out_0/s_axis_video_tuser> is being overridden by the user with net <axi_vdma_0_m_axis_mm2s_tuser>. This pin will not be connected as a part of interface connection <video_in>.
connect_bd_net [get_bd_pins axi_vdma_0/m_axis_mm2s_tvalid] [get_bd_pins v_axi4s_vid_out_0/s_axis_video_tvalid]
WARNING: [BD 41-1306] The connection to interface pin </axi_vdma_0/m_axis_mm2s_tvalid> is being overridden by the user with net <axi_vdma_0_m_axis_mm2s_tvalid>. This pin will not be connected as a part of interface connection <M_AXIS_MM2S>.
WARNING: [BD 41-1306] The connection to interface pin </v_axi4s_vid_out_0/s_axis_video_tvalid> is being overridden by the user with net <axi_vdma_0_m_axis_mm2s_tvalid>. This pin will not be connected as a part of interface connection <video_in>.
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/rgb_to_gray_0/ap_clk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
set_property location {8 3589 3044} [get_bd_cells rgb_to_gray_0]
delete_bd_objs [get_bd_nets pixel_dma_in_0_axis_pixel_out_TKEEP]
delete_bd_objs [get_bd_nets pixel_dma_in_0_axis_pixel_out_TSTRB]
delete_bd_objs [get_bd_nets pixel_dma_in_0_axis_pixel_out_TLAST]
delete_bd_objs [get_bd_nets pixel_dma_in_0_axis_pixel_out_TDATA]
delete_bd_objs [get_bd_nets Net]
delete_bd_objs [get_bd_nets pixel_dma_in_0_axis_pixel_out_TVALID]
set_property location {8 3523 2525} [get_bd_cells rgb_to_gray_0]
connect_bd_intf_net [get_bd_intf_pins pixel_dma_in_0/axis_pixel_out] [get_bd_intf_pins rgb_to_gray_0/in_stream]
connect_bd_net [get_bd_pins rgb_to_gray_0/ap_clk] [get_bd_pins clk_wiz_0/clk_pipline_vdma]
connect_bd_net [get_bd_pins rgb_to_gray_0/ap_rst_n] [get_bd_pins proc_sys_reset_clk_pipline/peripheral_aresetn]
delete_bd_objs [get_bd_nets filter_subsystem/s_axis_tdata1_1]
delete_bd_objs [get_bd_nets filter_subsystem/s_axis_tkeep1_1]
delete_bd_objs [get_bd_nets filter_subsystem/s_axis_tlast1_1]
delete_bd_objs [get_bd_nets filter_subsystem/axis_data_fifo_0_s_axis_tready]
delete_bd_objs [get_bd_nets filter_subsystem/s_axis_tvalid1_1]
delete_bd_objs [get_bd_nets filter_subsystem/s_axis_tstrb1_1]
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(32) on '/axi_vdma_0' with propagated value(64). Command ignored
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [digilentinc.com:ip:MIPI_CSI_2_RX:1.2-17] /MIPI_CSI_2_RX_0Verified that video_aclk frequency can handle RxByteClkHS frequency. AXI-Stream bandwidth 400000000 Pix/s >= PPI bandwidth 134400000.0 Pix/s
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 50000000 propagated into CONFIG.C_S_AXI_LITE_FREQ_HZ
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 200000000 propagated into CONFIG.kRefClkFreqHz
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 84000000 propagated onto RxByteClkHS
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /filter_subsystem/c_shift_ram_2 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /filter_subsystem/c_shift_ram_3 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /filter_subsystem/c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /filter_subsystem/c_shift_ram_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /filter_subsystem/axi_bram_ctrl_0: PORT /filter_subsystem/axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [BD 41-927] Following properties on pin /AXI_GammaCorrection_0/AxiLiteClk have been updated from connected ip, but BD cell '/AXI_GammaCorrection_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </AXI_GammaCorrection_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip, but BD cell '/rgb2dvi_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 75000000 
Please resolve any mismatches by directly setting properties on BD cell </rgb2dvi_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /pixel_dma_out_0/ap_clk have been updated from connected ip, but BD cell '/pixel_dma_out_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 150000000 
Please resolve any mismatches by directly setting properties on BD cell </pixel_dma_out_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /pixel_dma_out_0/axi_lite_clk have been updated from connected ip, but BD cell '/pixel_dma_out_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </pixel_dma_out_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /pixel_dma_in_0/ap_clk have been updated from connected ip, but BD cell '/pixel_dma_in_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 150000000 
Please resolve any mismatches by directly setting properties on BD cell </pixel_dma_in_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /pixel_dma_in_0/axi_lite_clk have been updated from connected ip, but BD cell '/pixel_dma_in_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </pixel_dma_in_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/filter_subsystem/s_axis_tdata1
/filter_subsystem/s_axis_tkeep1
/filter_subsystem/s_axis_tlast1
/filter_subsystem/s_axis_tstrb1
/filter_subsystem/s_axis_tvalid1

validate_bd_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3661.863 ; gain = 0.000
report_ip_status -name ip_status 
delete_bd_objs [get_bd_pins filter_subsystem/s_axis_tvalid1]
delete_bd_objs [get_bd_pins filter_subsystem/s_axis_tstrb1]
delete_bd_objs [get_bd_pins filter_subsystem/s_axis_tlast1]
delete_bd_objs [get_bd_pins filter_subsystem/s_axis_tkeep1]
delete_bd_objs [get_bd_pins filter_subsystem/s_axis_tdata1]
set_property location {8 3468 4021} [get_bd_cells rgb_to_gray_0]
set_property location {8 3526 3622} [get_bd_cells rgb_to_gray_0]
set_property location {8 3519 3972} [get_bd_cells rgb_to_gray_0]
connect_bd_intf_net [get_bd_intf_pins rgb_to_gray_0/out_stream] [get_bd_intf_pins filter_subsystem/axis_data_fifo_0/S_AXIS]
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(32) on '/axi_vdma_0' with propagated value(64). Command ignored
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [digilentinc.com:ip:MIPI_CSI_2_RX:1.2-17] /MIPI_CSI_2_RX_0Verified that video_aclk frequency can handle RxByteClkHS frequency. AXI-Stream bandwidth 400000000 Pix/s >= PPI bandwidth 134400000.0 Pix/s
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 50000000 propagated into CONFIG.C_S_AXI_LITE_FREQ_HZ
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 200000000 propagated into CONFIG.kRefClkFreqHz
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 84000000 propagated onto RxByteClkHS
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /filter_subsystem/c_shift_ram_2 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /filter_subsystem/c_shift_ram_3 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /filter_subsystem/c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /filter_subsystem/c_shift_ram_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /filter_subsystem/axi_bram_ctrl_0: PORT /filter_subsystem/axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [BD 41-927] Following properties on pin /AXI_GammaCorrection_0/AxiLiteClk have been updated from connected ip, but BD cell '/AXI_GammaCorrection_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </AXI_GammaCorrection_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip, but BD cell '/rgb2dvi_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 75000000 
Please resolve any mismatches by directly setting properties on BD cell </rgb2dvi_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /pixel_dma_out_0/ap_clk have been updated from connected ip, but BD cell '/pixel_dma_out_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 150000000 
Please resolve any mismatches by directly setting properties on BD cell </pixel_dma_out_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /pixel_dma_out_0/axi_lite_clk have been updated from connected ip, but BD cell '/pixel_dma_out_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </pixel_dma_out_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /pixel_dma_in_0/ap_clk have been updated from connected ip, but BD cell '/pixel_dma_in_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 150000000 
Please resolve any mismatches by directly setting properties on BD cell </pixel_dma_in_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /pixel_dma_in_0/axi_lite_clk have been updated from connected ip, but BD cell '/pixel_dma_in_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </pixel_dma_in_0> to completely resolve these warnings.
validate_bd_design: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3688.562 ; gain = 0.000
report_ip_status -name ip_status 
save_bd_design
Wrote  : <C:\Vivado_projects\2022_1\camera_filter_pipline_project\hw\hw.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.srcs/sources_1/bd/system/ui/bd_d12b5537.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.srcs/sources_1/bd/system/ui/bd_d12b5537.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_2/s00_couplers/s00_data_fifo/s_axi_arlock'(1) to pin: '/axi_mem_intercon_2/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_2/s01_couplers/s01_data_fifo/s_axi_awlock'(1) to pin: '/axi_mem_intercon_2/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_2/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon_2/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_2/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon_2/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP3_AWID'(6) to pin: '/axi_mem_intercon_2/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP3_ARID'(6) to pin: '/axi_mem_intercon_2/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP3_WID'(6) to pin: '/axi_mem_intercon_2/M00_AXI_wid'(1) - Only lower order bits will be connected.
Verilog Output written to : c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_2/s00_couplers/s00_data_fifo/s_axi_arlock'(1) to pin: '/axi_mem_intercon_2/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_2/s01_couplers/s01_data_fifo/s_axi_awlock'(1) to pin: '/axi_mem_intercon_2/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_2/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon_2/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_2/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon_2/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP3_AWID'(6) to pin: '/axi_mem_intercon_2/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP3_ARID'(6) to pin: '/axi_mem_intercon_2/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP3_WID'(6) to pin: '/axi_mem_intercon_2/M00_AXI_wid'(1) - Only lower order bits will be connected.
Verilog Output written to : c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.gen/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <C:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.srcs/sources_1/bd/system/ui/bd_d12b5537.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block filter_subsystem/axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filter_subsystem/filter_mac_wrapper_v_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb_to_gray_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.gen/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.gen/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.gen/sources_1/bd/system/ip/system_auto_pc_9/system_auto_pc_9_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.gen/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.gen/sources_1/bd/system/ip/system_auto_pc_3/system_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.gen/sources_1/bd/system/ip/system_auto_pc_4/system_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.gen/sources_1/bd/system/ip/system_auto_pc_5/system_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.gen/sources_1/bd/system/ip/system_auto_pc_6/system_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.gen/sources_1/bd/system/ip/system_auto_pc_7/system_auto_pc_7_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m05_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.gen/sources_1/bd/system/ip/system_auto_pc_8/system_auto_pc_8_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m07_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.gen/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_2/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.gen/sources_1/bd/system/ip/system_s01_data_fifo_0/system_s01_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_2/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.gen/sources_1/bd/system/ip/system_auto_pc_10/system_auto_pc_10_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_2/m00_couplers/auto_pc .
Exporting to file c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.gen/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 5ea226b393b26480; cache size = 389.680 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_filter_mac_wrapper_v_0_0, cache-ID = 1ea060be4116b4b7; cache size = 389.680 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 3f08cd93ceb400ff; cache size = 389.680 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_10, cache-ID = 586abe354f29b113; cache size = 389.680 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_9, cache-ID = e97ddadc7faa79d9; cache size = 389.680 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_2, cache-ID = 4c3953c2bd812aed; cache size = 389.680 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_3, cache-ID = 4c3953c2bd812aed; cache size = 389.680 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_4, cache-ID = 4c3953c2bd812aed; cache size = 389.680 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s01_data_fifo_0, cache-ID = 9772d5b191c293ce; cache size = 389.680 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_5, cache-ID = 4c3953c2bd812aed; cache size = 389.680 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_6, cache-ID = 4c3953c2bd812aed; cache size = 389.680 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_0, cache-ID = 69e936a1eab350d5; cache size = 389.680 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_7, cache-ID = 4c3953c2bd812aed; cache size = 389.680 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_data_fifo_0, cache-ID = b9a5b980af732bf3; cache size = 389.680 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_8, cache-ID = 4c3953c2bd812aed; cache size = 389.680 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_1, cache-ID = 1672a46880f00d5b; cache size = 389.680 MB.
[Mon Jun 19 08:36:17 2023] Launched system_rgb_to_gray_0_2_synth_1, system_axis_data_fifo_0_0_synth_1, synth_1...
Run output will be captured here:
system_rgb_to_gray_0_2_synth_1: C:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.runs/system_rgb_to_gray_0_2_synth_1/runme.log
system_axis_data_fifo_0_0_synth_1: C:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.runs/system_axis_data_fifo_0_0_synth_1/runme.log
synth_1: C:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.runs/synth_1/runme.log
[Mon Jun 19 08:36:17 2023] Launched impl_1...
Run output will be captured here: C:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 3729.891 ; gain = 41.328
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.srcs/sources_1/bd/system/system.bd]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.619 . Memory (MB): peak = 3859.137 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1178 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 3859.137 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 3859.137 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 3859.137 ; gain = 84.871
open_report: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3859.137 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
write_hw_platform -fixed -include_bit -force -file C:/Vitis_projects/2022_1/camera_digilent_pr/bitstreams/system_wrapper_grayscale_back.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Vitis_projects/2022_1/camera_digilent_pr/bitstreams/system_wrapper_grayscale_back.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Vitis_projects/2022_1/camera_digilent_pr/bitstreams/system_wrapper_grayscale_back.xsa
write_hw_platform: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4195.801 ; gain = 205.406
archive_project C:/Users/radzi/Documents/git_sdwup/SDWP_PROJECT/project/hw.xpr.zip -temp_dir C:/Users/radzi/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5580-R_Feiglewicz -force -exclude_run_results
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/radzi/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5580-R_Feiglewicz' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/filter_subsystem_control_ip/filter_subsystem_ctrl_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/hls_rbg_gray'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.ipdefs/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/filter_subsystem'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/hls_filter_ctrl_module'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:pixel_dma_in:2.1'. The one found in IP location 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/ip_repo/dma_in_impl' will take precedence over the same IP in location c:/Vivado_projects/2022_1/camera_filter_pipline_project/ip_repo/dma_in_2_1
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [IP_Flow 19-7005] Skipping external file c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.srcs/kernel_simple.coe
INFO: [IP_Flow 19-5107] Inferred bus interface 'resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'resetn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/filter_subsystem_control_ip/filter_subsystem_ctrl_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/hls_rbg_gray'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.ipdefs/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/filter_subsystem'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/hls_filter_ctrl_module'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:pixel_dma_in:2.1'. The one found in IP location 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/ip_repo/dma_in_impl' will take precedence over the same IP in location c:/Vivado_projects/2022_1/camera_filter_pipline_project/ip_repo/dma_in_2_1
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'INPUT_WIDTH' by 128 for port or parameter 'input_vec'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'OUTPUT_WIDTH' by 72 for port or parameter 'output_vec_c'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/filter_subsystem_control_ip/filter_subsystem_ctrl_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/hls_rbg_gray'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.ipdefs/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/filter_subsystem'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/hls_filter_ctrl_module'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:pixel_dma_in:2.1'. The one found in IP location 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/ip_repo/dma_in_impl' will take precedence over the same IP in location c:/Vivado_projects/2022_1/camera_filter_pipline_project/ip_repo/dma_in_2_1
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'KERNEL_MEMORY_BUS_WIDTH' by 96 for port or parameter 'kernel_input_vec'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'PIXEL_WIDTH' by 24 for port or parameter 'pixel_input_vec'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'PIXEL_WIDTH' by 24 for port or parameter 'pix_out_data_r'
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/filter_subsystem_control_ip/filter_subsystem_ctrl_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/hls_rbg_gray'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.ipdefs/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/filter_subsystem'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/hls_filter_ctrl_module'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:pixel_dma_in:2.1'. The one found in IP location 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/ip_repo/dma_in_impl' will take precedence over the same IP in location c:/Vivado_projects/2022_1/camera_filter_pipline_project/ip_repo/dma_in_2_1
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DIMM_BUS_WIDTH' by 16 for port or parameter 'frame_input_width'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DIMM_BUS_WIDTH' by 16 for port or parameter 'frame_input_width'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DIMM_BUS_WIDTH' by 16 for port or parameter 'frame_input_height'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DIMM_BUS_WIDTH' by 16 for port or parameter 'frame_input_height'
INFO: [IP_Flow 19-5107] Inferred bus interface 'resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'resetn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/filter_subsystem_control_ip/filter_subsystem_ctrl_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/hls_rbg_gray'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/hw/hw.ipdefs/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/filter_subsystem'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/ip_repo/hls_filter_ctrl_module'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:pixel_dma_in:2.1'. The one found in IP location 'c:/Vivado_projects/2022_1/camera_filter_pipline_project/ip_repo/dma_in_impl' will take precedence over the same IP in location c:/Vivado_projects/2022_1/camera_filter_pipline_project/ip_repo/dma_in_2_1
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
WARNING: [Coretcl 2-105] Run 'synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
INFO: [Coretcl 2-133] re-setting run 'synth_1_copy_1'...
INFO: [Coretcl 2-133] re-setting run 'synth_1_copy_2'...
INFO: [Coretcl 2-133] re-setting run 'synth_1_copy_3'...
INFO: [Coretcl 2-133] re-setting run 'synth_1_copy_4'...
INFO: [Coretcl 2-133] re-setting run 'synth_1_copy_5'...
INFO: [Coretcl 2-133] re-setting run 'synth_1_copy_6'...
INFO: [Coretcl 2-133] re-setting run 'synth_1_copy_7'...
INFO: [Coretcl 2-133] re-setting run 'synth_1_copy_8'...
INFO: [Coretcl 2-133] re-setting run 'synth_1_copy_9'...
INFO: [Coretcl 2-133] re-setting run 'synth_1_copy_10'...
INFO: [Coretcl 2-133] re-setting run 'synth_1_copy_11'...
INFO: [Coretcl 2-133] re-setting run 'synth_1_copy_12'...
WARNING: [Coretcl 2-105] Run 'system_MIPI_CSI_2_RX_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_MIPI_CSI_2_RX_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_processing_system7_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_processing_system7_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_MIPI_D_PHY_RX_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_MIPI_D_PHY_RX_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_rgb_to_gray_0_2_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_rgb_to_gray_0_2_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_axis_data_fifo_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_axis_data_fifo_0_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1_copy_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1_copy_2'...
INFO: [Coretcl 2-133] re-setting run 'impl_1_copy_3'...
INFO: [Coretcl 2-133] re-setting run 'impl_1_copy_4'...
INFO: [Coretcl 2-133] re-setting run 'impl_1_copy_5'...
INFO: [Coretcl 2-133] re-setting run 'impl_1_copy_6'...
INFO: [Coretcl 2-133] re-setting run 'system_MIPI_CSI_2_RX_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_processing_system7_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_MIPI_D_PHY_RX_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_rgb_to_gray_0_2_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_axis_data_fifo_0_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_MIPI_CSI_2_RX_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_MIPI_CSI_2_RX_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_MIPI_D_PHY_RX_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_MIPI_D_PHY_RX_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_axis_data_fifo_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_axis_data_fifo_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_processing_system7_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_processing_system7_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_rgb_to_gray_0_2'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_rgb_to_gray_0_2'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'utils_1'
