Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 19:14:54 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_222_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 Delay1No7_instance/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.998ns (29.096%)  route 2.432ns (70.904%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.949ns = ( 6.949 - 4.000 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.564ns (routing 1.409ns, distribution 1.155ns)
  Clock Net Delay (Destination): 2.302ns (routing 1.281ns, distribution 1.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=19848, routed)       2.564     3.501    Delay1No7_instance/clk_IBUF_BUFG
    SLICE_X100Y283       FDCE                                         r  Delay1No7_instance/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y283       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.580 r  Delay1No7_instance/Y_reg[2]/Q
                         net (fo=4, routed)           0.872     4.452    Delay1No6_instance/Y_reg[33]_0[2]
    SLICE_X111Y331       LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     4.541 r  Delay1No6_instance/geqOp_carry_i_15__0/O
                         net (fo=1, routed)           0.016     4.557    Sum10_0_impl_instance/FPAddSubOp_instance/S[1]
    SLICE_X111Y331       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.747 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.773    Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X111Y332       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.788 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.814    Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X111Y333       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.866 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.414     5.280    Delay1No6_instance/CO[0]
    SLICE_X113Y337       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.068     5.348 r  Delay1No6_instance/shiftedFracY_d1[32]_i_16__0/O
                         net (fo=2, routed)           0.177     5.525    Delay1No6_instance/Sum10_0_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X112Y338       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.147     5.672 r  Delay1No6_instance/shiftedFracY_d1[49]_i_8__0/O
                         net (fo=1, routed)           0.217     5.889    Delay1No6_instance/shiftedFracY_d1[49]_i_8__0_n_0
    SLICE_X113Y337       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     5.939 r  Delay1No6_instance/shiftedFracY_d1[49]_i_3__0/O
                         net (fo=3, routed)           0.165     6.104    Delay1No6_instance/Sum10_0_impl_instance/FPAddSubOp_instance/shiftedOut
    SLICE_X115Y337       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     6.141 r  Delay1No6_instance/shiftedFracY_d1[33]_i_3__0/O
                         net (fo=48, routed)          0.374     6.515    Delay1No7_instance/shiftVal__5[1]
    SLICE_X112Y335       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     6.664 r  Delay1No7_instance/shiftedFracY_d1[33]_i_4__0/O
                         net (fo=2, routed)           0.096     6.760    Delay1No6_instance/Y_reg[26]_0[10]
    SLICE_X112Y335       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122     6.882 r  Delay1No6_instance/shiftedFracY_d1[17]_i_1__0/O
                         net (fo=1, routed)           0.049     6.931    Sum10_0_impl_instance/FPAddSubOp_instance/D[6]
    SLICE_X112Y335       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=19848, routed)       2.302     6.949    Sum10_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X112Y335       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[17]/C
                         clock pessimism              0.423     7.371    
                         clock uncertainty           -0.035     7.336    
    SLICE_X112Y335       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.361    Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[17]
  -------------------------------------------------------------------
                         required time                          7.361    
                         arrival time                          -6.931    
  -------------------------------------------------------------------
                         slack                                  0.430    




