[*]
[*] GTKWave Analyzer v3.3.66 (w)1999-2015 BSI
[*] Thu Jun  2 14:15:31 2022
[*]
[dumpfile] "/home/hellwig/Oberon/THM-Oberon/fpga-RISC5/v2/sim-aux-03/dump.vcd"
[dumpfile_mtime] "Thu Jun  2 14:15:11 2022"
[dumpfile_size] 80317
[savefile] "/home/hellwig/Oberon/THM-Oberon/fpga-RISC5/v2/sim-aux-03/risc5test.cfg"
[timestart] 0
[size] 1855 1056
[pos] -1 -1
*-15.000000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] risc5test.
[sst_width] 225
[signals_width] 166
[sst_expanded] 1
[sst_vpaned_height] 320
@200
-Clock & Reset
@28
risc5test.clk
risc5test.rst
@200
-Icache Interface
@28
risc5test.stall_in
@22
risc5test.addr[23:0]
risc5test.inst[31:0]
@28
risc5test.stall_out
@200
-Memory Interface
@28
risc5test.ramctrl_0.inst_stb
@22
risc5test.ramctrl_0.inst_addr[23:2]
risc5test.ramctrl_0.inst_dout[31:0]
@28
risc5test.ramctrl_0.inst_ack
@200
-Icache Internal
@22
risc5test.icache_0.tag[9:0]
risc5test.icache_0.index[8:0]
@28
risc5test.icache_0.word[2:0]
risc5test.icache_0.byte[1:0]
@22
risc5test.icache_0.word_index[11:0]
risc5test.icache_0.tg[9:0]
@28
risc5test.icache_0.v
risc5test.icache_0.miss
[pattern_trace] 1
[pattern_trace] 0
