`begin_keywords "1800-2012"
module ixc_bind ( L, L );
parameter W = 1 ;
inout wire logic [(W - 1) : 0] L ;
endmodule
`end_keywords
/**portGenericDumpBegin W L DUMMY0 portGenericDumpEnd**/
/**ParamPreferVectorBegin ParamPreferVectorEnd**/
