#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-345-gc9548f033)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x556f36049690 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x556f36040c90 .scope module, "fifo" "fifo" 3 1;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 1 "rd";
    .port_info 4 /INPUT 4 "data_in";
    .port_info 5 /OUTPUT 4 "data_out";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0x556f36040e20 .param/l "ADDR_WIDTH" 1 3 17, +C4<00000000000000000000000000000011>;
P_0x556f36040e60 .param/l "DATA_WIDTH" 0 3 1, +C4<00000000000000000000000000000100>;
P_0x556f36040ea0 .param/l "DEPTH" 0 3 1, +C4<00000000000000000000000000001000>;
L_0x556f3605cd30 .functor NOT 1, L_0x556f3607da10, C4<0>, C4<0>, C4<0>;
v0x556f36041250_0 .net *"_ivl_1", 0 0, L_0x556f3607da10;  1 drivers
v0x556f36051400_0 .net *"_ivl_2", 0 0, L_0x556f3605cd30;  1 drivers
v0x556f3605c900_0 .net *"_ivl_5", 1 0, L_0x556f3607dae0;  1 drivers
v0x556f3605cba0_0 .net *"_ivl_6", 2 0, L_0x556f3607dbd0;  1 drivers
o0x7f06324770d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x556f3605ce40_0 .net "clk", 0 0, o0x7f06324770d8;  0 drivers
o0x7f0632477108 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x556f3605d330_0 .net "data_in", 3 0, o0x7f0632477108;  0 drivers
v0x556f36052ea0_0 .var "data_out", 3 0;
v0x556f3607a480_0 .net "empty", 0 0, L_0x556f3607de30;  1 drivers
v0x556f3607a540_0 .net "full", 0 0, L_0x556f3607dd10;  1 drivers
v0x556f3607a600 .array "mem", 0 7, 3 0;
o0x7f06324771c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x556f3607a6c0_0 .net "rd", 0 0, o0x7f06324771c8;  0 drivers
v0x556f3607a780_0 .var "rd_addr", 2 0;
o0x7f0632477228 .functor BUFZ 1, C4<z>; HiZ drive
v0x556f3607a860_0 .net "rst", 0 0, o0x7f0632477228;  0 drivers
o0x7f0632477258 .functor BUFZ 1, C4<z>; HiZ drive
v0x556f3607a920_0 .net "wr", 0 0, o0x7f0632477258;  0 drivers
v0x556f3607a9e0_0 .var "wr_addr", 2 0;
E_0x556f3603a2c0 .event posedge, v0x556f3607a860_0, v0x556f3605ce40_0;
L_0x556f3607da10 .part v0x556f3607a9e0_0, 2, 1;
L_0x556f3607dae0 .part v0x556f3607a9e0_0, 0, 2;
L_0x556f3607dbd0 .concat [ 2 1 0 0], L_0x556f3607dae0, L_0x556f3605cd30;
L_0x556f3607dd10 .cmp/eq 3, L_0x556f3607dbd0, v0x556f3607a780_0;
L_0x556f3607de30 .cmp/eq 3, v0x556f3607a9e0_0, v0x556f3607a780_0;
S_0x556f3602bfd0 .scope module, "uart_tx_rx_tb" "uart_tx_rx_tb" 4 5;
 .timescale -9 -9;
P_0x556f3605d550 .param/l "CLK_PERIOD_NS" 0 4 7, +C4<00000000000000000000000000001010>;
P_0x556f3605d590 .param/l "HALF_CLK_PERIOD_NS" 0 4 8, +C4<00000000000000000000000000000101>;
P_0x556f3605d5d0 .param/l "NCLKS_PER_BIT" 0 4 9, +C4<00000000000000000000000001010111>;
P_0x556f3605d610 .param/l "PERIOD_PER_BIT" 0 4 10, +C4<0000000000000000000000000000000000000000000000000000001101100110>;
v0x556f3607d280_0 .var "axis_in_tdata", 7 0;
v0x556f3607d360_0 .var "axis_in_tvalid", 0 0;
v0x556f3607d430_0 .net "axis_out_tdata", 7 0, L_0x556f3607e130;  1 drivers
v0x556f3607d530_0 .net "axis_out_tvalid", 0 0, L_0x556f3601fcc0;  1 drivers
v0x556f3607d600_0 .var "clk", 0 0;
v0x556f3607d6f0_0 .var "rst", 0 0;
v0x556f3607d7e0_0 .net "tx_busy", 0 0, L_0x556f3607df50;  1 drivers
v0x556f3607d880_0 .net "tx_data", 0 0, L_0x556f3605d1e0;  1 drivers
v0x556f3607d970_0 .net "tx_done", 0 0, L_0x556f36052d90;  1 drivers
S_0x556f3607abc0 .scope module, "uart_rx_0" "uart_rx" 4 42, 5 4 0, S_0x556f3602bfd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 8 "axis_out_tdata";
    .port_info 3 /OUTPUT 1 "axis_out_tvalid";
    .port_info 4 /INPUT 1 "rx_data";
P_0x556f3607ad70 .param/l "NCLKS_PER_BIT" 0 5 4, +C4<00000000000000000000000001010111>;
enum0x556f3601bfa0 .enum4 (3)
   "IDLE" 3'b000,
   "START" 3'b001,
   "DATA" 3'b010,
   "STOP" 3'b011,
   "DONE" 3'b100
 ;
L_0x556f3601fcc0 .functor BUFZ 1, v0x556f3607b9d0_0, C4<0>, C4<0>, C4<0>;
L_0x7f063242e060 .functor BUFT 1, C4<xxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x556f3607af60_0 .net *"_ivl_2", 7 0, L_0x7f063242e060;  1 drivers
v0x556f3607b060_0 .net "axis_out_tdata", 7 0, L_0x556f3607e130;  alias, 1 drivers
v0x556f3607b140_0 .net "axis_out_tvalid", 0 0, L_0x556f3601fcc0;  alias, 1 drivers
v0x556f3607b1e0_0 .var "byte_idx", 2 0;
v0x556f3607b2c0_0 .var "byte_mem", 7 0;
v0x556f3607b3f0_0 .net "clk", 0 0, v0x556f3607d600_0;  1 drivers
v0x556f3607b4b0_0 .var "clk_count", 6 0;
v0x556f3607b590_0 .var "next_axis_out_tvalid", 0 0;
v0x556f3607b650_0 .var "next_byte_idx", 2 0;
v0x556f3607b730_0 .var "next_byte_mem", 7 0;
v0x556f3607b810_0 .var "next_clk_count", 6 0;
v0x556f3607b8f0_0 .var "next_state", 2 0;
v0x556f3607b9d0_0 .var "r_axis_out_tvalid", 0 0;
v0x556f3607ba90_0 .net "rst", 0 0, v0x556f3607d6f0_0;  1 drivers
v0x556f3607bb50_0 .net "rx_data", 0 0, L_0x556f3605d1e0;  alias, 1 drivers
v0x556f3607bc10_0 .var "state", 2 0;
E_0x556f3603a510/0 .event anyedge, v0x556f3607bc10_0, v0x556f3607b2c0_0, v0x556f3607b1e0_0, v0x556f3607b4b0_0;
E_0x556f3603a510/1 .event anyedge, v0x556f3607b9d0_0, v0x556f3607bb50_0;
E_0x556f3603a510 .event/or E_0x556f3603a510/0, E_0x556f3603a510/1;
E_0x556f3603c3f0 .event posedge, v0x556f3607b3f0_0;
L_0x556f3607e130 .functor MUXZ 8, L_0x7f063242e060, v0x556f3607b2c0_0, v0x556f3607b9d0_0, C4<>;
S_0x556f3607bd90 .scope module, "uart_tx_0" "uart_tx" 4 30, 6 5 0, S_0x556f3602bfd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "axis_in_tdata";
    .port_info 3 /INPUT 1 "axis_in_tvalid";
    .port_info 4 /OUTPUT 1 "tx_data";
    .port_info 5 /OUTPUT 1 "tx_busy";
    .port_info 6 /OUTPUT 1 "tx_done";
P_0x556f3607bf40 .param/l "NCLKS_PER_BIT" 0 6 5, +C4<00000000000000000000000001010111>;
enum0x556f3600b410 .enum4 (2)
   "IDLE" 2'b00,
   "START" 2'b01,
   "DATA" 2'b10,
   "STOP" 2'b11
 ;
L_0x556f3605d1e0 .functor BUFZ 1, v0x556f3607cbe0_0, C4<0>, C4<0>, C4<0>;
L_0x556f36052d90 .functor BUFZ 1, v0x556f3607cca0_0, C4<0>, C4<0>, C4<0>;
L_0x7f063242e018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556f3607c1d0_0 .net/2u *"_ivl_2", 1 0, L_0x7f063242e018;  1 drivers
v0x556f3607c2d0_0 .net "axis_in_tdata", 7 0, v0x556f3607d280_0;  1 drivers
v0x556f3607c3b0_0 .net "axis_in_tvalid", 0 0, v0x556f3607d360_0;  1 drivers
v0x556f3607c450_0 .var "byte_mem", 7 0;
v0x556f3607c530_0 .net "clk", 0 0, v0x556f3607d600_0;  alias, 1 drivers
v0x556f3607c620_0 .var "clk_count", 6 0;
v0x556f3607c6e0_0 .var "next_byte_mem", 7 0;
v0x556f3607c7c0_0 .var "next_clk_count", 6 0;
v0x556f3607c8a0_0 .var "next_state", 1 0;
v0x556f3607c980_0 .var "next_tx_data", 0 0;
v0x556f3607ca40_0 .var "next_tx_data_idx", 2 0;
v0x556f3607cb20_0 .var "next_tx_done", 0 0;
v0x556f3607cbe0_0 .var "r_tx_data", 0 0;
v0x556f3607cca0_0 .var "r_tx_done", 0 0;
v0x556f3607cd60_0 .net "rst", 0 0, v0x556f3607d6f0_0;  alias, 1 drivers
v0x556f3607ce00_0 .var "state", 1 0;
v0x556f3607cec0_0 .net "tx_busy", 0 0, L_0x556f3607df50;  alias, 1 drivers
v0x556f3607cf80_0 .net "tx_data", 0 0, L_0x556f3605d1e0;  alias, 1 drivers
v0x556f3607d020_0 .var "tx_data_idx", 2 0;
v0x556f3607d0e0_0 .net "tx_done", 0 0, L_0x556f36052d90;  alias, 1 drivers
E_0x556f3605d510/0 .event anyedge, v0x556f3607c450_0, v0x556f3607c620_0, v0x556f3607d020_0, v0x556f3607cbe0_0;
E_0x556f3605d510/1 .event anyedge, v0x556f3607cca0_0, v0x556f3607ce00_0, v0x556f3607c3b0_0, v0x556f3607c2d0_0;
E_0x556f3605d510 .event/or E_0x556f3605d510/0, E_0x556f3605d510/1;
L_0x556f3607df50 .cmp/ne 2, v0x556f3607ce00_0, L_0x7f063242e018;
    .scope S_0x556f36040c90;
T_0 ;
    %wait E_0x556f3603a2c0;
    %load/vec4 v0x556f3607a860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x556f3607a9e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x556f3607a780_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x556f36052ea0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x556f3607a920_0;
    %load/vec4 v0x556f3607a6c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x556f3605d330_0;
    %load/vec4 v0x556f3607a9e0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556f3607a600, 0, 4;
    %load/vec4 v0x556f3607a780_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x556f3607a600, 4;
    %assign/vec4 v0x556f36052ea0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x556f3607a920_0;
    %load/vec4 v0x556f3607a540_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x556f3607a9e0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_0.6, 8;
    %load/vec4 v0x556f3607a9e0_0;
    %addi 1, 0, 3;
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %assign/vec4 v0x556f3607a9e0_0, 0;
    %load/vec4 v0x556f3605d330_0;
    %load/vec4 v0x556f3607a9e0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556f3607a600, 0, 4;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x556f3607a6c0_0;
    %load/vec4 v0x556f3607a480_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0x556f3607a780_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_0.10, 8;
    %load/vec4 v0x556f3607a780_0;
    %addi 1, 0, 3;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %assign/vec4 v0x556f3607a780_0, 0;
    %load/vec4 v0x556f3607a780_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x556f3607a600, 4;
    %assign/vec4 v0x556f36052ea0_0, 0;
T_0.8 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x556f3607bd90;
T_1 ;
    %wait E_0x556f3603c3f0;
    %load/vec4 v0x556f3607cd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x556f3607ce00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x556f3607c450_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x556f3607c620_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x556f3607d020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556f3607cbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556f3607cca0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x556f3607c8a0_0;
    %assign/vec4 v0x556f3607ce00_0, 0;
    %load/vec4 v0x556f3607c6e0_0;
    %assign/vec4 v0x556f3607c450_0, 0;
    %load/vec4 v0x556f3607c7c0_0;
    %assign/vec4 v0x556f3607c620_0, 0;
    %load/vec4 v0x556f3607ca40_0;
    %assign/vec4 v0x556f3607d020_0, 0;
    %load/vec4 v0x556f3607c980_0;
    %assign/vec4 v0x556f3607cbe0_0, 0;
    %load/vec4 v0x556f3607cb20_0;
    %assign/vec4 v0x556f3607cca0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x556f3607bd90;
T_2 ;
    %wait E_0x556f3605d510;
    %load/vec4 v0x556f3607c450_0;
    %store/vec4 v0x556f3607c6e0_0, 0, 8;
    %load/vec4 v0x556f3607c620_0;
    %store/vec4 v0x556f3607c7c0_0, 0, 7;
    %load/vec4 v0x556f3607d020_0;
    %store/vec4 v0x556f3607ca40_0, 0, 3;
    %load/vec4 v0x556f3607cbe0_0;
    %store/vec4 v0x556f3607c980_0, 0, 1;
    %load/vec4 v0x556f3607cca0_0;
    %store/vec4 v0x556f3607cb20_0, 0, 1;
    %load/vec4 v0x556f3607ce00_0;
    %store/vec4 v0x556f3607c8a0_0, 0, 2;
    %load/vec4 v0x556f3607ce00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556f3607c980_0, 0, 1;
    %load/vec4 v0x556f3607c3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x556f3607c2d0_0;
    %store/vec4 v0x556f3607c6e0_0, 0, 8;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x556f3607c7c0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556f3607ca40_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556f3607c980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f3607cb20_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x556f3607c8a0_0, 0, 2;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x556f3607c8a0_0, 0, 2;
T_2.6 ;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f3607c980_0, 0, 1;
    %load/vec4 v0x556f3607c620_0;
    %pad/u 32;
    %cmpi/e 86, 0, 32;
    %jmp/0xz  T_2.7, 4;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x556f3607c7c0_0, 0, 7;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x556f3607c8a0_0, 0, 2;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v0x556f3607c620_0;
    %addi 1, 0, 7;
    %store/vec4 v0x556f3607c7c0_0, 0, 7;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x556f3607c8a0_0, 0, 2;
T_2.8 ;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x556f3607c450_0;
    %load/vec4 v0x556f3607d020_0;
    %part/u 1;
    %store/vec4 v0x556f3607c980_0, 0, 1;
    %load/vec4 v0x556f3607c620_0;
    %pad/u 32;
    %cmpi/e 86, 0, 32;
    %jmp/0xz  T_2.9, 4;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x556f3607c7c0_0, 0, 7;
    %load/vec4 v0x556f3607d020_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_2.11, 5;
    %load/vec4 v0x556f3607d020_0;
    %addi 1, 0, 3;
    %store/vec4 v0x556f3607ca40_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x556f3607c8a0_0, 0, 2;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556f3607ca40_0, 0, 3;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x556f3607c8a0_0, 0, 2;
T_2.12 ;
    %jmp T_2.10;
T_2.9 ;
    %load/vec4 v0x556f3607c620_0;
    %addi 1, 0, 7;
    %store/vec4 v0x556f3607c7c0_0, 0, 7;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x556f3607c8a0_0, 0, 2;
T_2.10 ;
    %jmp T_2.4;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556f3607c980_0, 0, 1;
    %load/vec4 v0x556f3607c620_0;
    %pad/u 32;
    %cmpi/e 86, 0, 32;
    %jmp/0xz  T_2.13, 4;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x556f3607c7c0_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556f3607cb20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x556f3607c8a0_0, 0, 2;
    %jmp T_2.14;
T_2.13 ;
    %load/vec4 v0x556f3607c620_0;
    %addi 1, 0, 7;
    %store/vec4 v0x556f3607c7c0_0, 0, 7;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x556f3607c8a0_0, 0, 2;
T_2.14 ;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x556f3607abc0;
T_3 ;
    %wait E_0x556f3603c3f0;
    %load/vec4 v0x556f3607ba90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x556f3607bc10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x556f3607b2c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x556f3607b1e0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x556f3607b4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556f3607b9d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x556f3607b8f0_0;
    %assign/vec4 v0x556f3607bc10_0, 0;
    %load/vec4 v0x556f3607b730_0;
    %assign/vec4 v0x556f3607b2c0_0, 0;
    %load/vec4 v0x556f3607b650_0;
    %assign/vec4 v0x556f3607b1e0_0, 0;
    %load/vec4 v0x556f3607b810_0;
    %assign/vec4 v0x556f3607b4b0_0, 0;
    %load/vec4 v0x556f3607b590_0;
    %assign/vec4 v0x556f3607b9d0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x556f3607abc0;
T_4 ;
    %wait E_0x556f3603a510;
    %load/vec4 v0x556f3607bc10_0;
    %store/vec4 v0x556f3607b8f0_0, 0, 3;
    %load/vec4 v0x556f3607b2c0_0;
    %store/vec4 v0x556f3607b730_0, 0, 8;
    %load/vec4 v0x556f3607b1e0_0;
    %store/vec4 v0x556f3607b650_0, 0, 3;
    %load/vec4 v0x556f3607b4b0_0;
    %store/vec4 v0x556f3607b810_0, 0, 7;
    %load/vec4 v0x556f3607b9d0_0;
    %store/vec4 v0x556f3607b590_0, 0, 1;
    %load/vec4 v0x556f3607bc10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x556f3607bb50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x556f3607b8f0_0, 0, 3;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556f3607b8f0_0, 0, 3;
T_4.7 ;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x556f3607b4b0_0;
    %pad/u 32;
    %cmpi/e 42, 0, 32;
    %jmp/0xz  T_4.8, 4;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x556f3607b810_0, 0, 7;
    %load/vec4 v0x556f3607bb50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x556f3607b8f0_0, 0, 3;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556f3607b8f0_0, 0, 3;
T_4.11 ;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0x556f3607b4b0_0;
    %addi 1, 0, 7;
    %store/vec4 v0x556f3607b810_0, 0, 7;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x556f3607b8f0_0, 0, 3;
T_4.9 ;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x556f3607b4b0_0;
    %pad/u 32;
    %cmpi/e 86, 0, 32;
    %jmp/0xz  T_4.12, 4;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x556f3607b810_0, 0, 7;
    %load/vec4 v0x556f3607bb50_0;
    %ix/getv 4, v0x556f3607b1e0_0;
    %store/vec4 v0x556f3607b730_0, 4, 1;
    %load/vec4 v0x556f3607b1e0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_4.14, 5;
    %load/vec4 v0x556f3607b1e0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x556f3607b650_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x556f3607b8f0_0, 0, 3;
    %jmp T_4.15;
T_4.14 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556f3607b650_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x556f3607b8f0_0, 0, 3;
T_4.15 ;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x556f3607b4b0_0;
    %addi 1, 0, 7;
    %store/vec4 v0x556f3607b810_0, 0, 7;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x556f3607b8f0_0, 0, 3;
T_4.13 ;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x556f3607b4b0_0;
    %pad/u 32;
    %cmpi/e 86, 0, 32;
    %jmp/0xz  T_4.16, 4;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x556f3607b4b0_0, 0, 7;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x556f3607b8f0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556f3607b590_0, 0, 1;
    %jmp T_4.17;
T_4.16 ;
    %load/vec4 v0x556f3607b4b0_0;
    %addi 1, 0, 7;
    %store/vec4 v0x556f3607b810_0, 0, 7;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x556f3607b8f0_0, 0, 3;
T_4.17 ;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f3607b590_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556f3607b8f0_0, 0, 3;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x556f3602bfd0;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0x556f3607d600_0;
    %inv;
    %store/vec4 v0x556f3607d600_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x556f3602bfd0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f3607d600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f3607d6f0_0, 0, 1;
    %vpi_call/w 4 55 "$dumpfile", "waves.fst" {0 0 0};
    %vpi_call/w 4 56 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x556f3602bfd0 {0 0 0};
    %wait E_0x556f3603c3f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556f3607d6f0_0, 0, 1;
    %wait E_0x556f3603c3f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f3607d6f0_0, 0, 1;
    %wait E_0x556f3603c3f0;
    %pushi/vec4 20, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556f3607d360_0, 0, 1;
    %vpi_func 4 66 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %pad/u 8;
    %store/vec4 v0x556f3607d280_0, 0, 8;
    %wait E_0x556f3603c3f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f3607d360_0, 0, 1;
    %delay 8700, 0;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %vpi_call/w 4 73 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "./../fifo/fifo.sv";
    "uart_rx_tx_tb.sv";
    "./uart_rx/uart_rx.sv";
    "./uart_tx/uart_tx.sv";
