<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WF200 FMAC driver: wf200_registers.md Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">WF200 FMAC driver
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('wf200__registers_8md.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">wf200_registers.md</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;WF200 registers  {#wf200_registers}  </div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;============</div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;</div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;This section presents the registers exposed by WF200 to the host. The section focuses on the registers involved in the WF200 FMAC driver.</div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;Those registers can be accessed both using SPI or SDIO. </div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;</div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;## SPI </div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;In SPI, the MSB is used to define the following data as read or write (1: read, 0: write). The next three bits are the actual register address, and all other bits define the length of the following transmission.  </div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;Each command word is 16 bits long.</div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;</div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;|**Bit number**  | 15  | 14 downto 12 | 11 downto 0 |</div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;|----------------|-----|--------------|-------------|</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;| **Function**   | R/W | Address      | Length      |</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;Each command for this operational mode is formatted as described below.</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;![SPI access to WF200 registers](@ref spi_register_communication.png)</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;For each command, there can be data in or data out, and data can be any multiple of 16 bit blocks.</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;## SDIO</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;In SDIO, these registers are defined for command 53 (::wf200_host_sdio_transfer_cmd53). The addresses below are used as the first 6 bits of SDIO command address field. </div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;# 1. Address Map</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;| Name                  | SPI Address | SDIO Address | Description                                                                                                                                                                                                 |</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;|-----------------------|--------------|--------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;| Config                | 0x00         | 0x00         | Configuration register                                                                                                                                                                                      |</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;| Control               | 0x01         | 0x04         | Control register                                                                                                                                                                                            |</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;| Input /Output_channel | 0x02         | 0x08         | Input/output queue port                                                                                                                                                                                     |</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;| Ahb port              | 0x03         | 0x0C         | Direct AHB port access                                                                                                                                                                                      |</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;| Address               | 0x04         | 0x10         | AHB: Full 32-bit address SRAM: Memory address offset (0=first SRAM address)                                                                                                                                 |</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;| Sram_data_port        | 0x05         | 0x14         | Direct Shared RAM APB  port access                                                                                                                                                                          |</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;| General purpose       | 0x06         | 0x18         | General purpose registers: extended indirect mode to configure various parameters for SYXO, RFBIAS, CLKMULT, EMUOSC, HDREG…                                                                                 |</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;| Frame_output_channel  | 0x07         | N/A          | **SPI Only**: Used to read data in current output queue without giving length in SPI command. When the Host sends this read command, HIF provides 16-bit length information (in bytes) before sending data. |</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;# 2. CONFIG Register</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;\anchor config_register</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;| Name   | Size (bits) | SPI address | SDIO address |</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;|--------|-------------|-------------|--------------|</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;| CONFIG | 32          | 0x00        | 0x00         |</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;| Bit   | Reset             | Read/Write | description                                                                                                                                                                                                                                                                                                                        |</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;|-------|-------------------|------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;| 31-24 | 0x1               | R          | Device identification information                                                                                                                                                                                                                                                                                                  |</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;| 23-20 |                   |            | Unused                                                                                                                                                                                                                                                                                                                             |</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;| 19    | 0x0               | R/W        | SPI: Unused SDIO: Disable CRC check on data. 0: Normal CRC check behaviour. 1: Disable CRC check on data transfers (CRC result assumed always correct).                                                                                                                                                                            |</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;| 18    | 0x0               | R/W        | SPI: Dout_posedge_enable (1=enable, 0=disable) SDIO: Dout_posedge_enable (1=enable, 0=disable) This in intended to be used with 50MHz SDIO clock speed.                                                                                                                                                                            |</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;| 17:16 | 0x0               | R/W        | Irq_enable 10 = wlan_rdy enable 01 = data-irq enable 00 = both irq’s disabled 11 = both irq’s enabled                                                                                                                                                                                                                              |</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;| 15    | 0x0               | R/W        | SPI: 0 (normal functional mode) SDIO: Disable DAT1 interrupt mechanism 0: Normal DAT1 interrupt behaviour. 1: Disable DAT1 interrupts. Interrupt to host are still available on WIRQ pin.                                                                                                                                          |</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;| 14    | 0x1               | R/W        | Cpu_reset (1 = cpu reset, 0 = cpu non_reset)                                                                                                                                                                                                                                                                                       |</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;| 13    | 0x0               | R/W        | Direct_pre_fetch  apb (1 = channel busy, 0 = channel non-busy)                                                                                                                                                                                                                                                                     |</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;| 12    | 0x1               | R/W        | Cpu_clk_disable (1 = disable clk, 0 = enable clk)                                                                                                                                                                                                                                                                                  |</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;| 11    | 0x0               | R/W        | Direct_pre_fetch_ahb  (1 = channel busy, 0 = channel non-busy)                                                                                                                                                                                                                                                                     |</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;| 10    | 0x1               | R/W        | Direct_access_mode apb/ahb (0 = queue mode, 1 = direct access mode)                                                                                                                                                                                                                                                                |</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;| 9:8   | 0x0 SPI  0x2 SDIO | R/W  R     | Mode0 (“00”) : 4 bytes are sent : B1,B0,B3,B2 Mode1 (“01”) : 4 bytes are sent : B3,B2,B1,B0. This only make sense if the HOST works in 32-bit mode (SW-controlled) Mode2 (“10”) : 4 bytes are sent : B0,B1,B2,B3 Note : In SPI the config register access will always be in word_mode 0, regardless of the real value of word mode |</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;| 7     | 0x0  0x0          | R/W  R     | SPI : CSN-framing disable (1= spi_cs is not checked  , 0=spi_cs is checked)  SDIO: Err 7  (1 = host misses CRC error, 0 = no error)                                                                                                                                                                                                |</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;| 6     | 0x0               | R          | Err 6  (1 = host tries to send data with no hif input queue entry programmed, 0 = no error)                                                                                                                                                                                                                                        |</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;| 5     | 0x0               | R          | Err 5  (1 = host tries to send data larger than hif input buffer, 0 = no error)                                                                                                                                                                                                                                                    |</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;| 4     | 0x0               | R          | Err 4  (1 = host tries to send data when hif buffers overrun, 0 = no error)                                                                                                                                                                                                                                                        |</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;| 3     | 0x0               | R          | Err 3  (1 = host tries to read data with no hif output queue entry programmed, 0 = no error)                                                                                                                                                                                                                                       |</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;| 2     | 0x0               | R          | Err 2  (1 = host tries to read data less than output message length, 0 = no error)                                                                                                                                                                                                                                                 |</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;| 1     | 0x0               | R          | Err 1  (1 = host tries to read data when hif buffers underrun, 0 = no error)                                                                                                                                                                                                                                                       |</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;| 0     | 0x0  0x0          | R  R       | SPI: Err 0  (1 = CSN Framing error ,0=no error)  SDIO:Err 0 (1= Buffer number mismatch, 0= no error)                                                                                                                        </div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;# 3. CONTROL Register        </div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;\anchor control_register</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;| Name    | Size (bits) | SPI Address | SDIO Address |</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;|---------|-------------|-------------|--------------|</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;| CONTROL | 16          | 0x01        | 0x4          |</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;| Bit   | Reset | Read/Write | description                                         |</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;|-------|-------|------------|-----------------------------------------------------|</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;| 15:14 | 0x0   | R          | Frame type information                              |</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;| 13    | 0x0   | R          | Wlan_rdy (1= wlan is ready, 0 = wlan not ready)     |</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;| 12    | 0x0   | R/W        | Wlan_wup (1= init wake up , 0 = do not init wakeup) |</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;| 11:0  | 0x0   | R          | Next output Queue item length                       |</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;# 4. Card Common Control Register (SDIO specific)</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;\anchor CCCR_register</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;| Name | Size (Bytes) | Address |</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;|------|--------------|---------|</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;| CCCR | 256          | 0x00000 |</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;| Offset    | Reset  | Read/Write | description                                 |</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;|-----------|--------|------------|---------------------------------------------|</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;| 0x00      | 0x11   | R/O        | CCCR/SDIO Revision                          |</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;| 0x01      | 0x0    | R/O        | SD Specification Revision                   |</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;| 0x02      | 0x0    | R/W        | I/O Function Enable                         |</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;| 0x03      | 0x0    | R/O        | I/O Function Ready                          |</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;| 0x04      | 0x0    | R/W        | Interrupt Enable (7 functions and 1 master) |</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;| 0x05      | 0x0    | R/O        | Interrupt Pending for each function         |</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;| 0x06      | 0x0    | W/O        | I/O Function Abort                          |</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;| 0x07      | 0x0    | R/W*       | Bus Interface Control                       |</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;| 0x08      | 0x1F   | R/W*       | Card Capability                             |</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;| 0x09-0x0B | 0x1000 | R/O        | Common CIS Pointer                          |</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;| 0x0C      | 0x0    | R/W*       | Bus Suspend                                 |</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;| 0x0D      | 0x0    | R/W*       | Function Select                             |</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;| 0x0E      | 0x0    | R/O        | Function Execution Flags                    |</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;| 0x0F      | 0x0    | R/O        | Function Ready Flags                        |</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;| 0x10-0x11 | 0x0    | R/W        | Function0 Block Size                        |</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;| 0x12      | 0x0    | R/W*       | Power Control                               |</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;| 0x13-0xEF |        |            | unused – Reserved for Future Use            |</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;| 0xF0-0xFF |        |            | unused – Reserved for Vendors               |</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;R/W*:  There are also R/O bits</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;# 5. Function Basic Registers (FBR) of Function1 (SDIO specific)</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;\anchor FBR_register</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;| Register Name | Size (Bytes) | Address |</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;|---------------|--------------|---------|</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;| FBR           | 256          | 0x00100 |</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;| Offset    | Reset  | Read/Write | description                                         |</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;|-----------|--------|------------|-----------------------------------------------------|</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;| 0x00      | 0x0    | R/O        | Function1 Standard SDIO Function Interface Code     |</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;| 0x01      | 0x0    | R/O        | Function1 Standard SDIO Function Interface Code     |</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;| 0x02      | 0x0    | R/W*       | Power Selection                                     |</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;| 0x03-0x08 |        |            | unused - RFU                                        |</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;| 0x0B-0x09 | 0x2000 | R/O        | Pointer to Function1 Card Information Pointer (CIS) |</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;| 0x0C-0x0E | 0x0    | R/O        | Pointer to Function1 Code Storage Area (CSA)        |</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;| 0x0F      | 0x0    | R/O        | Data Access Window to CSA                           |</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;| 0x10-0x11 | 0x0    | R/W        | Function1 Block Size                                |</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;| 0x12-0xFF |        |            | unused - RFU                                        |</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;R/W*:  There are also R/O bits</div></div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><b>wf200_registers.md</b></li>
    <li class="footer">Generated on Fri Jan 4 2019 18:00:56 for WF200 FMAC driver by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.14 </li>
  </ul>
</div>
</body>
</html>
