Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jan  8 15:12:48 2021
| Host         : DESKTOP-U3K34TF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file neuronal_cell_control_sets_placed.rpt
| Design       : neuronal_cell
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    46 |
|    Minimum number of control sets                        |    46 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   111 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    46 |
| >= 0 to < 4        |    11 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    17 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              69 |           39 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             356 |          128 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------------+-------------------+------------------+----------------+
|  Clock Signal  |                      Enable Signal                      |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------------------------+-------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                                         | rst_d_reg_n_0_[6] |                1 |              1 |
|  clk_IBUF_BUFG |                                                         | rst_d_reg_n_0_[2] |                1 |              1 |
|  clk_IBUF_BUFG |                                                         | rst_d_reg_n_0_[4] |                1 |              1 |
|  clk_IBUF_BUFG |                                                         | rst_d_reg_n_0_[3] |                1 |              1 |
|  clk_IBUF_BUFG |                                                         | rst_d_reg_n_0_[5] |                1 |              1 |
|  clk_IBUF_BUFG |                                                         | rst_d_reg_n_0_[1] |                1 |              1 |
|  clk_IBUF_BUFG |                                                         | rst_d_reg_n_0_[7] |                1 |              1 |
|  clk_IBUF_BUFG |                                                         | rst_d_reg_n_0_[8] |                1 |              1 |
|  clk_IBUF_BUFG |                                                         | rst_d_reg_n_0_[0] |                1 |              1 |
|  clk_IBUF_BUFG |                                                         | rst_d             |                1 |              1 |
|  clk_IBUF_BUFG | spike_flag                                              | reset_IBUF        |                1 |              1 |
|  clk_IBUF_BUFG | uartx/tx_count[3]_i_1_n_0                               | reset_IBUF        |                1 |              4 |
|  clk_IBUF_BUFG | detectores[9].holderx/E[0]                              | reset_IBUF        |                3 |              4 |
|  clk_IBUF_BUFG | detectores[9].holderx/FSM_sequential_actual_reg[0]_0[0] | reset_IBUF        |                2 |              4 |
|  clk_IBUF_BUFG | uartx/rx_count                                          | reset_IBUF        |                2 |              4 |
|  clk_IBUF_BUFG | data_buffer[2][7]_i_1_n_0                               | reset_IBUF        |                2 |              8 |
|  clk_IBUF_BUFG | data_buffer[3][7]_i_1_n_0                               | reset_IBUF        |                3 |              8 |
|  clk_IBUF_BUFG | data_buffer[4][7]_i_1_n_0                               | reset_IBUF        |                2 |              8 |
|  clk_IBUF_BUFG | data_buffer[1][7]_i_1_n_0                               | reset_IBUF        |                2 |              8 |
|  clk_IBUF_BUFG | leak_values[5][7]_i_1_n_0                               | reset_IBUF        |                3 |              8 |
|  clk_IBUF_BUFG | leak_values[9][7]_i_1_n_0                               | reset_IBUF        |                2 |              8 |
|  clk_IBUF_BUFG | leak_values[7][7]_i_1_n_0                               | reset_IBUF        |                2 |              8 |
|  clk_IBUF_BUFG | leak_values[1][7]_i_1_n_0                               | reset_IBUF        |                5 |              8 |
|  clk_IBUF_BUFG | leak_values[4][7]_i_1_n_0                               | reset_IBUF        |                4 |              8 |
|  clk_IBUF_BUFG | leak_values[3][7]_i_1_n_0                               | reset_IBUF        |                1 |              8 |
|  clk_IBUF_BUFG | leak_values[2][7]_i_1_n_0                               | reset_IBUF        |                1 |              8 |
|  clk_IBUF_BUFG | leak_values[8][7]_i_1_n_0                               | reset_IBUF        |                3 |              8 |
|  clk_IBUF_BUFG | leak_values[0][7]_i_1_n_0                               | reset_IBUF        |                4 |              8 |
|  clk_IBUF_BUFG | instruction_buffer[7]_i_1_n_0                           | reset_IBUF        |                4 |              8 |
|  clk_IBUF_BUFG | leak_values[6][7]_i_1_n_0                               | reset_IBUF        |                2 |              8 |
|  clk_IBUF_BUFG | uartx/rx_data[7]_i_1_n_0                                | reset_IBUF        |                2 |              8 |
|  clk_IBUF_BUFG | uartx/rx_buffer                                         | reset_IBUF        |                2 |              9 |
|  clk_IBUF_BUFG | uartx/tx_buffer[10]_i_1_n_0                             | reset_IBUF        |                2 |             11 |
|  clk_IBUF_BUFG | vth[14]_i_1_n_0                                         | reset_IBUF        |                6 |             15 |
|  clk_IBUF_BUFG | pesos[1][15]_i_1_n_0                                    | reset_IBUF        |                5 |             16 |
|  clk_IBUF_BUFG | pesos[2][15]_i_1_n_0                                    | reset_IBUF        |                4 |             16 |
|  clk_IBUF_BUFG | pesos[0][15]_i_1_n_0                                    | reset_IBUF        |                7 |             16 |
|  clk_IBUF_BUFG | pesos[6][15]_i_1_n_0                                    | reset_IBUF        |                7 |             16 |
|  clk_IBUF_BUFG | pesos[9][15]_i_1_n_0                                    | reset_IBUF        |                5 |             16 |
|  clk_IBUF_BUFG | pesos[3][15]_i_1_n_0                                    | reset_IBUF        |                5 |             16 |
|  clk_IBUF_BUFG | pesos[4][15]_i_1_n_0                                    | reset_IBUF        |               11 |             16 |
|  clk_IBUF_BUFG | pesos[5][15]_i_1_n_0                                    | reset_IBUF        |                4 |             16 |
|  clk_IBUF_BUFG | voltage[15]_i_1_n_0                                     | reset_IBUF        |                6 |             16 |
|  clk_IBUF_BUFG | pesos[7][15]_i_1_n_0                                    | reset_IBUF        |                7 |             16 |
|  clk_IBUF_BUFG | pesos[8][15]_i_1_n_0                                    | reset_IBUF        |                6 |             16 |
|  clk_IBUF_BUFG |                                                         | reset_IBUF        |               29 |             59 |
+----------------+---------------------------------------------------------+-------------------+------------------+----------------+


