

================================================================
== Vitis HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_20u_config2_s'
================================================================
* Date:           Fri Oct 10 23:12:12 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.233 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      404|  10.000 ns|  2.020 us|    2|  404|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------+------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                             |                                                            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                   Instance                                  |                           Module                           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------------------------------+------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |call_ln286_shift_line_buffer_array_ap_fixed_20_10_5_3_0_1u_config2_s_fu_319  |shift_line_buffer_array_ap_fixed_20_10_5_3_0_1u_config2_s   |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |grp_dense_latency_ap_fixed_ap_fixed_20_10_5_3_0_config2_mult_s_fu_411        |dense_latency_ap_fixed_ap_fixed_20_10_5_3_0_config2_mult_s  |      401|      401|  2.005 us|  2.005 us|  401|  401|       no|
        +-----------------------------------------------------------------------------+------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     503|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|  1600|   17155|   35336|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      76|    -|
|Register         |        -|     -|    1335|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|  1600|   18490|   35915|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      960|  1824|  433920|  216960|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    87|       4|      16|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------+------------------------------------------------------------+---------+------+-------+-------+-----+
    |                                   Instance                                  |                           Module                           | BRAM_18K|  DSP |   FF  |  LUT  | URAM|
    +-----------------------------------------------------------------------------+------------------------------------------------------------+---------+------+-------+-------+-----+
    |grp_dense_latency_ap_fixed_ap_fixed_20_10_5_3_0_config2_mult_s_fu_411        |dense_latency_ap_fixed_ap_fixed_20_10_5_3_0_config2_mult_s  |        0|  1600|  16962|  34916|    0|
    |call_ln286_shift_line_buffer_array_ap_fixed_20_10_5_3_0_1u_config2_s_fu_319  |shift_line_buffer_array_ap_fixed_20_10_5_3_0_1u_config2_s   |        0|     0|    193|    420|    0|
    +-----------------------------------------------------------------------------+------------------------------------------------------------+---------+------+-------+-------+-----+
    |Total                                                                        |                                                            |        0|  1600|  17155|  35336|    0|
    +-----------------------------------------------------------------------------+------------------------------------------------------------+---------+------+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln313_fu_694_p2             |         +|   0|  0|  39|          32|           1|
    |add_ln317_fu_741_p2             |         +|   0|  0|  39|          32|           1|
    |add_ln323_fu_763_p2             |         +|   0|  0|  39|          32|           1|
    |add_ln328_fu_711_p2             |         +|   0|  0|  39|          32|           1|
    |and_ln289_1_fu_583_p2           |       and|   0|  0|   2|           1|           1|
    |and_ln289_fu_577_p2             |       and|   0|  0|   2|           1|           1|
    |ap_block_state4                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_589                |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op64_write_state4  |       and|   0|  0|   2|           1|           1|
    |icmp_ln289_1_fu_559_p2          |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln289_2_fu_565_p2          |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln289_3_fu_571_p2          |      icmp|   0|  0|  39|          32|           4|
    |icmp_ln289_fu_541_p2            |      icmp|   0|  0|  39|          32|           4|
    |icmp_ln313_fu_699_p2            |      icmp|   0|  0|  39|          32|           9|
    |icmp_ln317_fu_746_p2            |      icmp|   0|  0|  39|          32|           3|
    |icmp_ln323_fu_758_p2            |      icmp|   0|  0|  39|          32|           2|
    |select_ln323_fu_768_p3          |    select|   0|  0|  32|           1|           2|
    |select_ln328_fu_716_p3          |    select|   0|  0|  32|           1|           4|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0| 503|         359|          41|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  26|          5|    1|          5|
    |ap_phi_mux_storemerge_phi_fu_312_p4  |  14|          3|   32|         96|
    |layer2_out_blk_n                     |   9|          2|    1|          2|
    |pX                                   |   9|          2|   32|         64|
    |pY                                   |   9|          2|   32|         64|
    |sX                                   |   9|          2|   32|         64|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  76|         16|  130|        295|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                         | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln289_1_reg_906                                                                   |   1|   0|    1|          0|
    |ap_CS_fsm                                                                             |   4|   0|    4|          0|
    |grp_dense_latency_ap_fixed_ap_fixed_20_10_5_3_0_config2_mult_s_fu_411_ap_start_reg    |   1|   0|    1|          0|
    |icmp_ln289_reg_892                                                                    |   1|   0|    1|          0|
    |pX                                                                                    |  32|   0|   32|          0|
    |pY                                                                                    |  32|   0|   32|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL     |  20|   0|   20|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_1   |  20|   0|   20|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_10  |  20|   0|   20|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_11  |  20|   0|   20|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_12  |  20|   0|   20|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_13  |  20|   0|   20|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_14  |  20|   0|   20|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_15  |  20|   0|   20|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_16  |  20|   0|   20|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_17  |  20|   0|   20|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_18  |  20|   0|   20|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_19  |  20|   0|   20|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_2   |  20|   0|   20|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_20  |  20|   0|   20|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_21  |  20|   0|   20|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_22  |  20|   0|   20|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_23  |  20|   0|   20|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_24  |  20|   0|   20|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_25  |  20|   0|   20|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_26  |  20|   0|   20|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_27  |  20|   0|   20|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_28  |  20|   0|   20|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_29  |  20|   0|   20|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_3   |  20|   0|   20|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_4   |  20|   0|   20|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_5   |  20|   0|   20|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_6   |  20|   0|   20|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_7   |  20|   0|   20|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_8   |  20|   0|   20|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_9   |  20|   0|   20|          0|
    |res_out_19_reg_960                                                                    |  20|   0|   20|          0|
    |res_out_1_reg_915                                                                     |  20|   0|   20|          0|
    |res_out_20_reg_965                                                                    |  20|   0|   20|          0|
    |res_out_21_reg_970                                                                    |  20|   0|   20|          0|
    |res_out_22_reg_975                                                                    |  20|   0|   20|          0|
    |res_out_23_reg_980                                                                    |  20|   0|   20|          0|
    |res_out_24_reg_985                                                                    |  20|   0|   20|          0|
    |res_out_25_reg_990                                                                    |  20|   0|   20|          0|
    |res_out_26_reg_995                                                                    |  20|   0|   20|          0|
    |res_out_27_reg_1000                                                                   |  20|   0|   20|          0|
    |res_out_28_reg_1005                                                                   |  20|   0|   20|          0|
    |res_out_2_reg_920                                                                     |  20|   0|   20|          0|
    |res_out_3_reg_925                                                                     |  20|   0|   20|          0|
    |res_out_4_reg_930                                                                     |  20|   0|   20|          0|
    |res_out_5_reg_935                                                                     |  20|   0|   20|          0|
    |res_out_6_reg_940                                                                     |  20|   0|   20|          0|
    |res_out_7_reg_945                                                                     |  20|   0|   20|          0|
    |res_out_8_reg_950                                                                     |  20|   0|   20|          0|
    |res_out_9_reg_955                                                                     |  20|   0|   20|          0|
    |res_out_reg_910                                                                       |  20|   0|   20|          0|
    |sX                                                                                    |  32|   0|   32|          0|
    |sY                                                                                    |  32|   0|   32|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig             |  20|   0|   20|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1           |  20|   0|   20|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2           |  20|   0|   20|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3           |  20|   0|   20|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4           |  20|   0|   20|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5           |  20|   0|   20|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6           |  20|   0|   20|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7           |  20|   0|   20|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8           |  20|   0|   20|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9           |  20|   0|   20|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                 |1335|   0| 1335|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+---------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,20u>,config2>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,20u>,config2>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,20u>,config2>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,20u>,config2>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,20u>,config2>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,20u>,config2>|  return value|
|in_elem_0_0_0_0_0_val      |   in|   20|     ap_none|                                                     in_elem_0_0_0_0_0_val|        scalar|
|layer2_out_din             |  out|  400|     ap_fifo|                                                                layer2_out|       pointer|
|layer2_out_num_data_valid  |   in|    9|     ap_fifo|                                                                layer2_out|       pointer|
|layer2_out_fifo_cap        |   in|    9|     ap_fifo|                                                                layer2_out|       pointer|
|layer2_out_full_n          |   in|    1|     ap_fifo|                                                                layer2_out|       pointer|
|layer2_out_write           |  out|    1|     ap_fifo|                                                                layer2_out|       pointer|
|w2_Addr_A                  |  out|   32|        bram|                                                                        w2|         array|
|w2_EN_A                    |  out|    1|        bram|                                                                        w2|         array|
|w2_WEN_A                   |  out|    4|        bram|                                                                        w2|         array|
|w2_Din_A                   |  out|   32|        bram|                                                                        w2|         array|
|w2_Dout_A                  |   in|   32|        bram|                                                                        w2|         array|
|w2_Addr_B                  |  out|   32|        bram|                                                                        w2|         array|
|w2_EN_B                    |  out|    1|        bram|                                                                        w2|         array|
|w2_WEN_B                   |  out|    4|        bram|                                                                        w2|         array|
|w2_Din_B                   |  out|   32|        bram|                                                                        w2|         array|
|w2_Dout_B                  |   in|   32|        bram|                                                                        w2|         array|
|biases_0_val1              |   in|   20|     ap_none|                                                             biases_0_val1|        scalar|
|biases_1_val2              |   in|   20|     ap_none|                                                             biases_1_val2|        scalar|
|biases_2_val3              |   in|   20|     ap_none|                                                             biases_2_val3|        scalar|
|biases_3_val4              |   in|   20|     ap_none|                                                             biases_3_val4|        scalar|
|biases_4_val5              |   in|   20|     ap_none|                                                             biases_4_val5|        scalar|
|biases_5_val6              |   in|   20|     ap_none|                                                             biases_5_val6|        scalar|
|biases_6_val7              |   in|   20|     ap_none|                                                             biases_6_val7|        scalar|
|biases_7_val8              |   in|   20|     ap_none|                                                             biases_7_val8|        scalar|
|biases_8_val9              |   in|   20|     ap_none|                                                             biases_8_val9|        scalar|
|biases_9_val10             |   in|   20|     ap_none|                                                            biases_9_val10|        scalar|
|biases_10_val11            |   in|   20|     ap_none|                                                           biases_10_val11|        scalar|
|biases_11_val12            |   in|   20|     ap_none|                                                           biases_11_val12|        scalar|
|biases_12_val13            |   in|   20|     ap_none|                                                           biases_12_val13|        scalar|
|biases_13_val14            |   in|   20|     ap_none|                                                           biases_13_val14|        scalar|
|biases_14_val15            |   in|   20|     ap_none|                                                           biases_14_val15|        scalar|
|biases_15_val16            |   in|   20|     ap_none|                                                           biases_15_val16|        scalar|
|biases_16_val17            |   in|   20|     ap_none|                                                           biases_16_val17|        scalar|
|biases_17_val18            |   in|   20|     ap_none|                                                           biases_17_val18|        scalar|
|biases_18_val19            |   in|   20|     ap_none|                                                           biases_18_val19|        scalar|
|biases_19_val20            |   in|   20|     ap_none|                                                           biases_19_val20|        scalar|
+---------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

