$comment
	File created using the following command:
		vcd file Controlador_PrioridadeV2.msim.vcd -direction
$end
$date
	Tue May 23 23:12:32 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Controlador_PrioridadeV2_vlg_vec_tst $end
$var reg 5 ! BC [4:0] $end
$var reg 5 " BE [4:0] $end
$var wire 1 # EN $end
$var wire 1 $ MUX [2] $end
$var wire 1 % MUX [1] $end
$var wire 1 & MUX [0] $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - EN~output_o $end
$var wire 1 . MUX[2]~output_o $end
$var wire 1 / MUX[1]~output_o $end
$var wire 1 0 MUX[0]~output_o $end
$var wire 1 1 BE[3]~input_o $end
$var wire 1 2 BE[1]~input_o $end
$var wire 1 3 BE[0]~input_o $end
$var wire 1 4 BE[4]~input_o $end
$var wire 1 5 BE[2]~input_o $end
$var wire 1 6 inst6|inst|$00000|auto_generated|result_node[0]~4_combout $end
$var wire 1 7 inst6|inst|$00000|auto_generated|result_node[0]~5_combout $end
$var wire 1 8 BC[4]~input_o $end
$var wire 1 9 BC[2]~input_o $end
$var wire 1 : BC[3]~input_o $end
$var wire 1 ; BC[1]~input_o $end
$var wire 1 < BC[0]~input_o $end
$var wire 1 = inst6|inst|$00000|auto_generated|result_node[0]~12_combout $end
$var wire 1 > inst6|inst|$00000|auto_generated|result_node[0]~13_combout $end
$var wire 1 ? inst6|inst|$00000|auto_generated|result_node[0]~6_combout $end
$var wire 1 @ inst6|inst|$00000|auto_generated|result_node[2]~7_combout $end
$var wire 1 A inst6|inst|$00000|auto_generated|result_node[2]~8_combout $end
$var wire 1 B inst6|inst|$00000|auto_generated|result_node[2]~10_combout $end
$var wire 1 C inst6|inst|$00000|auto_generated|result_node[2]~11_combout $end
$var wire 1 D inst6|inst|$00000|auto_generated|result_node[2]~9_combout $end
$var wire 1 E inst6|inst|$00000|auto_generated|result_node[1]~1_combout $end
$var wire 1 F inst6|inst|$00000|auto_generated|result_node[1]~2_combout $end
$var wire 1 G inst6|inst|$00000|auto_generated|result_node[1]~14_combout $end
$var wire 1 H inst6|inst|$00000|auto_generated|result_node[1]~15_combout $end
$var wire 1 I inst6|inst|$00000|auto_generated|result_node[1]~0_combout $end
$var wire 1 J inst6|inst|$00000|auto_generated|result_node[1]~3_combout $end
$var wire 1 K inst2~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000 !
b1 "
1#
1&
0%
0$
0'
1(
x)
1*
1+
1,
1-
0.
0/
10
01
02
13
04
05
16
07
18
09
0:
0;
0<
1=
1>
1?
1@
0A
1B
1C
0D
1E
0F
0G
0H
0I
0J
1K
$end
#20000
b0 !
b1001 "
11
08
0B
0>
1D
0?
00
1.
0C
1$
0&
#40000
b1 "
01
0D
1?
10
0.
0$
1&
#220000
b0 "
03
0E
0@
06
0?
00
0&
0K
0-
0#
#1000000
