Martin de Prycker, Asynchronous transfer mode (2nd ed.): solution for broadband ISDN, Ellis Horwood, Upper Saddle River, NJ, 1993
Craig Partridge, Gigabit networking, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1994
"Asynchronous Transfer Mode (ATM) and ATM Adaptation Layer (AAL) Protocols Generic Requirements," Bellcore, Morristown, NJ: Tech. Rep. TA-NWT-001113, July 1993.
William Stallings, Networking standards: a guide to OSI, ISDN, LAN, and MAN standards, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1993
Saturn User Network Interface, PM5345 PMC-Sierra Inc., 1992.
Bruce S. Davie, A host-network interface architecture for ATM, Proceedings of the conference on Communications architecture & protocols, p.307-315, September 03-06, 1991, Zurich, Switzerland[doi>10.1145/115992.116020]
C. Brendan S. Traw , Jonathan M. Smith, A high-performance host interface for ATM networks, Proceedings of the conference on Communications architecture & protocols, p.317-325, September 03-06, 1991, Zurich, Switzerland[doi>10.1145/115992.116021]
M. Hill, A. Cantoni, and T. Moors, "Asynchronous transfer mode receiver," Proc. Inst. Elect. Eng. E-Comput. Digital Techniques, Sept. 1992, vol. 139, no. 5, pp. 401-409.
J. Chow, "A VLSI receiver architecture for high speed ATM computer networks," M.S. thesis, Univ. of British Columbia, Vancouver, 1994.
Z. D. Dittia , J. R. ,. Cox Jr , G. M. Parulkar, Design of the APIC: A high performance ATM host-network interface chip, Proceedings of the Fourteenth Annual Joint Conference of the IEEE Computer and Communication Societies (Vol. 1)-Volume, p.179, April 02-06, 1995
C. Kosak , D. Eckhardt , T. Mummert , P. Steenkiste , A. Fisher, Buffer management and flow control in the Credit Net ATM host interface, Proceedings of the 20th Annual IEEE Conference on Local Computer Networks, p.370, October 16-19, 1995
Ron Minnich , Dan Burns , Frank Hady, The Memory-Integrated Network Interface, IEEE Micro, v.15 n.1, p.11-20, February 1995[doi>10.1109/40.342013]
R. F. Hobson and P. S. Wong, "A concurrent architecture for 622 Mbps ATM segmentation and reassembly," in WESCANEX95: Communications, Power, and Computing, May 1995, pp. 226-231.
Tom Shanley , Don Anderson, PCI system architecture (4th ed.), Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1999
PCI Local Bus Specification, Rev. 2.0, PCI Special Interest Group, 1993.
J. L. Adams and A. J. Smith, 'The support of the available bit rate bearer capability using virtual source/destination concepts," Bell Syst. Tech.J., vol. 13, no. 3, pp. 67-79, July 1995.
F. Bonomi , K. W. Fendick, The rate-based flow control framework for the available bit rate ATM service, IEEE Network: The Magazine of Global Internetworking, v.9 n.2, p.25-39, March 1995[doi>10.1109/65.372653]
N. T. Kung , R. Morris, Credit-based flow control for ATM networks, IEEE Network: The Magazine of Global Internetworking, v.9 n.2, p.40-48, March 1995[doi>10.1109/65.372658]
R. F. Hobson and K. L. Cheung, "A high-performance CMOS 32-bit parallel crc engine," IEEE J. Solid-State Circuits, vol. 34, pp. 233-235, Feb. 1999.
T.-Bi Pei and C. Zukowski, "High-speed parallel CRC circuits in VLSI," IEEE Trans. Commun., vol. 40, pp. 653-657, Apr. 1992.
Richard F. Hobson , Allan R. Dyck, A Multiple-Input Single-Phase Clock Flip-Flop Family, Proceedings of the Ninth Great Lakes Symposium on VLSI, p.240, March 04-06, 1999
"Saturn compliant interface for ATM PHY devices," PMC-940102, Issue 2, July 1994.
NBC Corporation, "16m bit synchronous dram," Document no. ID-3394, Mar. 1994.
R. F. Hobson, "An outline of objectives for the SAM-II parallel computer prototype," in 8th Int. Syrup. Parallel Processing: Parallel Systems Fair, Apr. 1994, pp. 37-42.
R. F. Hobson, G. Li, and D. Smith, "A dram interface coprocessor for a low-cost vector microprocessor," in IEEE Pacific Rim Conf. Commun., Conp., and Signal Processing, May 1995, pp. 70-73.
Jose Carlos Brustoloni , Peter Steenkiste, Copy Emulation in Checksummed, Multiple-Packet Communication, Proceedings of the INFOCOM '97. Sixteenth Annual Joint Conference of the IEEE Computer and Communications Societies. Driving the Information Revolution, p.1122, April 09-11, 1997
P. R. Chandra, A. L. Fisher, C. Kosak, and P. A. Steenkiste, "Implementation of ATM endpoint congestion control protocols," IEEE Hot Interconnects Syrup. New York-IEEE Press, 1996.
R. F. Hobson, P. S. Wong, and S. A. Evenson, "An embeddedprocessor architecture for parallel DSP algorithms," in Adv. Signal Process. Algorithms, Architectures Implementations Conf., Aug. 1996, pp. 75-85.
Stephen L. Diamond, SyncLink: High-speed DRAM for the future, IEEE Micro, v.16 n.6, p.74-75, December 1996[doi>10.1109/40.546568]
