set moduleName top_kernel_Pipeline_VITIS_LOOP_152_108
set isTopModule 0
set isCombinational 0
set isDatapathOnly 0
set isPipelined 1
set isPipelined_legacy 1
set pipeline_type loop_auto_rewind
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set hasInterrupt 0
set DLRegFirstOffset 0
set DLRegItemOffset 0
set svuvm_can_support 1
set cdfgNum 20
set C_modelName {top_kernel_Pipeline_VITIS_LOOP_152_108}
set C_modelType { void 0 }
set ap_memory_interface_dict [dict create]
dict set ap_memory_interface_dict C_3 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict C_7 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict C_11 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict C_15 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict C_19 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict C_23 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict C_27 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict C_31 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict C_35 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict C_39 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict C_43 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict C_47 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict C_51 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict C_55 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict C_59 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict C_63 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict tmp_2 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict tmp_6 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict tmp_10 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict tmp_14 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict tmp_18 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict tmp_22 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict tmp_26 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict tmp_30 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict tmp_34 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict tmp_38 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict tmp_42 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict tmp_46 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict tmp_50 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict tmp_54 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict tmp_58 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict tmp_62 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
set C_modelArgList {
	{ lshr_ln7 int 2 regular  }
	{ C_3 int 24 regular {array 256 { 0 0 } 0 1 }  }
	{ C_7 int 24 regular {array 256 { 0 0 } 0 1 }  }
	{ C_11 int 24 regular {array 256 { 0 0 } 0 1 }  }
	{ C_15 int 24 regular {array 256 { 0 0 } 0 1 }  }
	{ C_19 int 24 regular {array 256 { 0 0 } 0 1 }  }
	{ C_23 int 24 regular {array 256 { 0 0 } 0 1 }  }
	{ C_27 int 24 regular {array 256 { 0 0 } 0 1 }  }
	{ C_31 int 24 regular {array 256 { 0 0 } 0 1 }  }
	{ C_35 int 24 regular {array 256 { 0 0 } 0 1 }  }
	{ C_39 int 24 regular {array 256 { 0 0 } 0 1 }  }
	{ C_43 int 24 regular {array 256 { 0 0 } 0 1 }  }
	{ C_47 int 24 regular {array 256 { 0 0 } 0 1 }  }
	{ C_51 int 24 regular {array 256 { 0 0 } 0 1 }  }
	{ C_55 int 24 regular {array 256 { 0 0 } 0 1 }  }
	{ C_59 int 24 regular {array 256 { 0 0 } 0 1 }  }
	{ C_63 int 24 regular {array 256 { 0 0 } 0 1 }  }
	{ tmp_2 int 24 regular {array 256 { 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ tmp_6 int 24 regular {array 256 { 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ tmp_10 int 24 regular {array 256 { 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ tmp_14 int 24 regular {array 256 { 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ tmp_18 int 24 regular {array 256 { 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ tmp_22 int 24 regular {array 256 { 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ tmp_26 int 24 regular {array 256 { 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ tmp_30 int 24 regular {array 256 { 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ tmp_34 int 24 regular {array 256 { 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ tmp_38 int 24 regular {array 256 { 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ tmp_42 int 24 regular {array 256 { 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ tmp_46 int 24 regular {array 256 { 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ tmp_50 int 24 regular {array 256 { 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ tmp_54 int 24 regular {array 256 { 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ tmp_58 int 24 regular {array 256 { 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ tmp_62 int 24 regular {array 256 { 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ empty int 4 regular  }
	{ conv7_i_2 int 17 regular  }
}
set hasAXIMCache 0
set l_AXIML2Cache [list]
set AXIMCacheInstDict [dict create]
set C_modelArgMapList {[ 
	{ "Name" : "lshr_ln7", "interface" : "wire", "bitwidth" : 2, "direction" : "READONLY"} , 
 	{ "Name" : "C_3", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_7", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_11", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_15", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_19", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_23", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_27", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_31", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_35", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_39", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_43", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_47", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_51", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_55", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_59", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_63", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "tmp_2", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "tmp_6", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "tmp_10", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "tmp_14", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "tmp_18", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "tmp_22", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "tmp_26", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "tmp_30", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "tmp_34", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "tmp_38", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "tmp_42", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "tmp_46", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "tmp_50", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "tmp_54", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "tmp_58", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "tmp_62", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "empty", "interface" : "wire", "bitwidth" : 4, "direction" : "READONLY"} , 
 	{ "Name" : "conv7_i_2", "interface" : "wire", "bitwidth" : 17, "direction" : "READONLY"} ]}
# RTL Port declarations: 
set portNum 233
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ lshr_ln7 sc_in sc_lv 2 signal 0 } 
	{ C_3_address0 sc_out sc_lv 8 signal 1 } 
	{ C_3_ce0 sc_out sc_logic 1 signal 1 } 
	{ C_3_we0 sc_out sc_logic 1 signal 1 } 
	{ C_3_d0 sc_out sc_lv 24 signal 1 } 
	{ C_3_address1 sc_out sc_lv 8 signal 1 } 
	{ C_3_ce1 sc_out sc_logic 1 signal 1 } 
	{ C_3_we1 sc_out sc_logic 1 signal 1 } 
	{ C_3_d1 sc_out sc_lv 24 signal 1 } 
	{ C_7_address0 sc_out sc_lv 8 signal 2 } 
	{ C_7_ce0 sc_out sc_logic 1 signal 2 } 
	{ C_7_we0 sc_out sc_logic 1 signal 2 } 
	{ C_7_d0 sc_out sc_lv 24 signal 2 } 
	{ C_7_address1 sc_out sc_lv 8 signal 2 } 
	{ C_7_ce1 sc_out sc_logic 1 signal 2 } 
	{ C_7_we1 sc_out sc_logic 1 signal 2 } 
	{ C_7_d1 sc_out sc_lv 24 signal 2 } 
	{ C_11_address0 sc_out sc_lv 8 signal 3 } 
	{ C_11_ce0 sc_out sc_logic 1 signal 3 } 
	{ C_11_we0 sc_out sc_logic 1 signal 3 } 
	{ C_11_d0 sc_out sc_lv 24 signal 3 } 
	{ C_11_address1 sc_out sc_lv 8 signal 3 } 
	{ C_11_ce1 sc_out sc_logic 1 signal 3 } 
	{ C_11_we1 sc_out sc_logic 1 signal 3 } 
	{ C_11_d1 sc_out sc_lv 24 signal 3 } 
	{ C_15_address0 sc_out sc_lv 8 signal 4 } 
	{ C_15_ce0 sc_out sc_logic 1 signal 4 } 
	{ C_15_we0 sc_out sc_logic 1 signal 4 } 
	{ C_15_d0 sc_out sc_lv 24 signal 4 } 
	{ C_15_address1 sc_out sc_lv 8 signal 4 } 
	{ C_15_ce1 sc_out sc_logic 1 signal 4 } 
	{ C_15_we1 sc_out sc_logic 1 signal 4 } 
	{ C_15_d1 sc_out sc_lv 24 signal 4 } 
	{ C_19_address0 sc_out sc_lv 8 signal 5 } 
	{ C_19_ce0 sc_out sc_logic 1 signal 5 } 
	{ C_19_we0 sc_out sc_logic 1 signal 5 } 
	{ C_19_d0 sc_out sc_lv 24 signal 5 } 
	{ C_19_address1 sc_out sc_lv 8 signal 5 } 
	{ C_19_ce1 sc_out sc_logic 1 signal 5 } 
	{ C_19_we1 sc_out sc_logic 1 signal 5 } 
	{ C_19_d1 sc_out sc_lv 24 signal 5 } 
	{ C_23_address0 sc_out sc_lv 8 signal 6 } 
	{ C_23_ce0 sc_out sc_logic 1 signal 6 } 
	{ C_23_we0 sc_out sc_logic 1 signal 6 } 
	{ C_23_d0 sc_out sc_lv 24 signal 6 } 
	{ C_23_address1 sc_out sc_lv 8 signal 6 } 
	{ C_23_ce1 sc_out sc_logic 1 signal 6 } 
	{ C_23_we1 sc_out sc_logic 1 signal 6 } 
	{ C_23_d1 sc_out sc_lv 24 signal 6 } 
	{ C_27_address0 sc_out sc_lv 8 signal 7 } 
	{ C_27_ce0 sc_out sc_logic 1 signal 7 } 
	{ C_27_we0 sc_out sc_logic 1 signal 7 } 
	{ C_27_d0 sc_out sc_lv 24 signal 7 } 
	{ C_27_address1 sc_out sc_lv 8 signal 7 } 
	{ C_27_ce1 sc_out sc_logic 1 signal 7 } 
	{ C_27_we1 sc_out sc_logic 1 signal 7 } 
	{ C_27_d1 sc_out sc_lv 24 signal 7 } 
	{ C_31_address0 sc_out sc_lv 8 signal 8 } 
	{ C_31_ce0 sc_out sc_logic 1 signal 8 } 
	{ C_31_we0 sc_out sc_logic 1 signal 8 } 
	{ C_31_d0 sc_out sc_lv 24 signal 8 } 
	{ C_31_address1 sc_out sc_lv 8 signal 8 } 
	{ C_31_ce1 sc_out sc_logic 1 signal 8 } 
	{ C_31_we1 sc_out sc_logic 1 signal 8 } 
	{ C_31_d1 sc_out sc_lv 24 signal 8 } 
	{ C_35_address0 sc_out sc_lv 8 signal 9 } 
	{ C_35_ce0 sc_out sc_logic 1 signal 9 } 
	{ C_35_we0 sc_out sc_logic 1 signal 9 } 
	{ C_35_d0 sc_out sc_lv 24 signal 9 } 
	{ C_35_address1 sc_out sc_lv 8 signal 9 } 
	{ C_35_ce1 sc_out sc_logic 1 signal 9 } 
	{ C_35_we1 sc_out sc_logic 1 signal 9 } 
	{ C_35_d1 sc_out sc_lv 24 signal 9 } 
	{ C_39_address0 sc_out sc_lv 8 signal 10 } 
	{ C_39_ce0 sc_out sc_logic 1 signal 10 } 
	{ C_39_we0 sc_out sc_logic 1 signal 10 } 
	{ C_39_d0 sc_out sc_lv 24 signal 10 } 
	{ C_39_address1 sc_out sc_lv 8 signal 10 } 
	{ C_39_ce1 sc_out sc_logic 1 signal 10 } 
	{ C_39_we1 sc_out sc_logic 1 signal 10 } 
	{ C_39_d1 sc_out sc_lv 24 signal 10 } 
	{ C_43_address0 sc_out sc_lv 8 signal 11 } 
	{ C_43_ce0 sc_out sc_logic 1 signal 11 } 
	{ C_43_we0 sc_out sc_logic 1 signal 11 } 
	{ C_43_d0 sc_out sc_lv 24 signal 11 } 
	{ C_43_address1 sc_out sc_lv 8 signal 11 } 
	{ C_43_ce1 sc_out sc_logic 1 signal 11 } 
	{ C_43_we1 sc_out sc_logic 1 signal 11 } 
	{ C_43_d1 sc_out sc_lv 24 signal 11 } 
	{ C_47_address0 sc_out sc_lv 8 signal 12 } 
	{ C_47_ce0 sc_out sc_logic 1 signal 12 } 
	{ C_47_we0 sc_out sc_logic 1 signal 12 } 
	{ C_47_d0 sc_out sc_lv 24 signal 12 } 
	{ C_47_address1 sc_out sc_lv 8 signal 12 } 
	{ C_47_ce1 sc_out sc_logic 1 signal 12 } 
	{ C_47_we1 sc_out sc_logic 1 signal 12 } 
	{ C_47_d1 sc_out sc_lv 24 signal 12 } 
	{ C_51_address0 sc_out sc_lv 8 signal 13 } 
	{ C_51_ce0 sc_out sc_logic 1 signal 13 } 
	{ C_51_we0 sc_out sc_logic 1 signal 13 } 
	{ C_51_d0 sc_out sc_lv 24 signal 13 } 
	{ C_51_address1 sc_out sc_lv 8 signal 13 } 
	{ C_51_ce1 sc_out sc_logic 1 signal 13 } 
	{ C_51_we1 sc_out sc_logic 1 signal 13 } 
	{ C_51_d1 sc_out sc_lv 24 signal 13 } 
	{ C_55_address0 sc_out sc_lv 8 signal 14 } 
	{ C_55_ce0 sc_out sc_logic 1 signal 14 } 
	{ C_55_we0 sc_out sc_logic 1 signal 14 } 
	{ C_55_d0 sc_out sc_lv 24 signal 14 } 
	{ C_55_address1 sc_out sc_lv 8 signal 14 } 
	{ C_55_ce1 sc_out sc_logic 1 signal 14 } 
	{ C_55_we1 sc_out sc_logic 1 signal 14 } 
	{ C_55_d1 sc_out sc_lv 24 signal 14 } 
	{ C_59_address0 sc_out sc_lv 8 signal 15 } 
	{ C_59_ce0 sc_out sc_logic 1 signal 15 } 
	{ C_59_we0 sc_out sc_logic 1 signal 15 } 
	{ C_59_d0 sc_out sc_lv 24 signal 15 } 
	{ C_59_address1 sc_out sc_lv 8 signal 15 } 
	{ C_59_ce1 sc_out sc_logic 1 signal 15 } 
	{ C_59_we1 sc_out sc_logic 1 signal 15 } 
	{ C_59_d1 sc_out sc_lv 24 signal 15 } 
	{ C_63_address0 sc_out sc_lv 8 signal 16 } 
	{ C_63_ce0 sc_out sc_logic 1 signal 16 } 
	{ C_63_we0 sc_out sc_logic 1 signal 16 } 
	{ C_63_d0 sc_out sc_lv 24 signal 16 } 
	{ C_63_address1 sc_out sc_lv 8 signal 16 } 
	{ C_63_ce1 sc_out sc_logic 1 signal 16 } 
	{ C_63_we1 sc_out sc_logic 1 signal 16 } 
	{ C_63_d1 sc_out sc_lv 24 signal 16 } 
	{ tmp_2_address0 sc_out sc_lv 8 signal 17 } 
	{ tmp_2_ce0 sc_out sc_logic 1 signal 17 } 
	{ tmp_2_q0 sc_in sc_lv 24 signal 17 } 
	{ tmp_2_address1 sc_out sc_lv 8 signal 17 } 
	{ tmp_2_ce1 sc_out sc_logic 1 signal 17 } 
	{ tmp_2_q1 sc_in sc_lv 24 signal 17 } 
	{ tmp_6_address0 sc_out sc_lv 8 signal 18 } 
	{ tmp_6_ce0 sc_out sc_logic 1 signal 18 } 
	{ tmp_6_q0 sc_in sc_lv 24 signal 18 } 
	{ tmp_6_address1 sc_out sc_lv 8 signal 18 } 
	{ tmp_6_ce1 sc_out sc_logic 1 signal 18 } 
	{ tmp_6_q1 sc_in sc_lv 24 signal 18 } 
	{ tmp_10_address0 sc_out sc_lv 8 signal 19 } 
	{ tmp_10_ce0 sc_out sc_logic 1 signal 19 } 
	{ tmp_10_q0 sc_in sc_lv 24 signal 19 } 
	{ tmp_10_address1 sc_out sc_lv 8 signal 19 } 
	{ tmp_10_ce1 sc_out sc_logic 1 signal 19 } 
	{ tmp_10_q1 sc_in sc_lv 24 signal 19 } 
	{ tmp_14_address0 sc_out sc_lv 8 signal 20 } 
	{ tmp_14_ce0 sc_out sc_logic 1 signal 20 } 
	{ tmp_14_q0 sc_in sc_lv 24 signal 20 } 
	{ tmp_14_address1 sc_out sc_lv 8 signal 20 } 
	{ tmp_14_ce1 sc_out sc_logic 1 signal 20 } 
	{ tmp_14_q1 sc_in sc_lv 24 signal 20 } 
	{ tmp_18_address0 sc_out sc_lv 8 signal 21 } 
	{ tmp_18_ce0 sc_out sc_logic 1 signal 21 } 
	{ tmp_18_q0 sc_in sc_lv 24 signal 21 } 
	{ tmp_18_address1 sc_out sc_lv 8 signal 21 } 
	{ tmp_18_ce1 sc_out sc_logic 1 signal 21 } 
	{ tmp_18_q1 sc_in sc_lv 24 signal 21 } 
	{ tmp_22_address0 sc_out sc_lv 8 signal 22 } 
	{ tmp_22_ce0 sc_out sc_logic 1 signal 22 } 
	{ tmp_22_q0 sc_in sc_lv 24 signal 22 } 
	{ tmp_22_address1 sc_out sc_lv 8 signal 22 } 
	{ tmp_22_ce1 sc_out sc_logic 1 signal 22 } 
	{ tmp_22_q1 sc_in sc_lv 24 signal 22 } 
	{ tmp_26_address0 sc_out sc_lv 8 signal 23 } 
	{ tmp_26_ce0 sc_out sc_logic 1 signal 23 } 
	{ tmp_26_q0 sc_in sc_lv 24 signal 23 } 
	{ tmp_26_address1 sc_out sc_lv 8 signal 23 } 
	{ tmp_26_ce1 sc_out sc_logic 1 signal 23 } 
	{ tmp_26_q1 sc_in sc_lv 24 signal 23 } 
	{ tmp_30_address0 sc_out sc_lv 8 signal 24 } 
	{ tmp_30_ce0 sc_out sc_logic 1 signal 24 } 
	{ tmp_30_q0 sc_in sc_lv 24 signal 24 } 
	{ tmp_30_address1 sc_out sc_lv 8 signal 24 } 
	{ tmp_30_ce1 sc_out sc_logic 1 signal 24 } 
	{ tmp_30_q1 sc_in sc_lv 24 signal 24 } 
	{ tmp_34_address0 sc_out sc_lv 8 signal 25 } 
	{ tmp_34_ce0 sc_out sc_logic 1 signal 25 } 
	{ tmp_34_q0 sc_in sc_lv 24 signal 25 } 
	{ tmp_34_address1 sc_out sc_lv 8 signal 25 } 
	{ tmp_34_ce1 sc_out sc_logic 1 signal 25 } 
	{ tmp_34_q1 sc_in sc_lv 24 signal 25 } 
	{ tmp_38_address0 sc_out sc_lv 8 signal 26 } 
	{ tmp_38_ce0 sc_out sc_logic 1 signal 26 } 
	{ tmp_38_q0 sc_in sc_lv 24 signal 26 } 
	{ tmp_38_address1 sc_out sc_lv 8 signal 26 } 
	{ tmp_38_ce1 sc_out sc_logic 1 signal 26 } 
	{ tmp_38_q1 sc_in sc_lv 24 signal 26 } 
	{ tmp_42_address0 sc_out sc_lv 8 signal 27 } 
	{ tmp_42_ce0 sc_out sc_logic 1 signal 27 } 
	{ tmp_42_q0 sc_in sc_lv 24 signal 27 } 
	{ tmp_42_address1 sc_out sc_lv 8 signal 27 } 
	{ tmp_42_ce1 sc_out sc_logic 1 signal 27 } 
	{ tmp_42_q1 sc_in sc_lv 24 signal 27 } 
	{ tmp_46_address0 sc_out sc_lv 8 signal 28 } 
	{ tmp_46_ce0 sc_out sc_logic 1 signal 28 } 
	{ tmp_46_q0 sc_in sc_lv 24 signal 28 } 
	{ tmp_46_address1 sc_out sc_lv 8 signal 28 } 
	{ tmp_46_ce1 sc_out sc_logic 1 signal 28 } 
	{ tmp_46_q1 sc_in sc_lv 24 signal 28 } 
	{ tmp_50_address0 sc_out sc_lv 8 signal 29 } 
	{ tmp_50_ce0 sc_out sc_logic 1 signal 29 } 
	{ tmp_50_q0 sc_in sc_lv 24 signal 29 } 
	{ tmp_50_address1 sc_out sc_lv 8 signal 29 } 
	{ tmp_50_ce1 sc_out sc_logic 1 signal 29 } 
	{ tmp_50_q1 sc_in sc_lv 24 signal 29 } 
	{ tmp_54_address0 sc_out sc_lv 8 signal 30 } 
	{ tmp_54_ce0 sc_out sc_logic 1 signal 30 } 
	{ tmp_54_q0 sc_in sc_lv 24 signal 30 } 
	{ tmp_54_address1 sc_out sc_lv 8 signal 30 } 
	{ tmp_54_ce1 sc_out sc_logic 1 signal 30 } 
	{ tmp_54_q1 sc_in sc_lv 24 signal 30 } 
	{ tmp_58_address0 sc_out sc_lv 8 signal 31 } 
	{ tmp_58_ce0 sc_out sc_logic 1 signal 31 } 
	{ tmp_58_q0 sc_in sc_lv 24 signal 31 } 
	{ tmp_58_address1 sc_out sc_lv 8 signal 31 } 
	{ tmp_58_ce1 sc_out sc_logic 1 signal 31 } 
	{ tmp_58_q1 sc_in sc_lv 24 signal 31 } 
	{ tmp_62_address0 sc_out sc_lv 8 signal 32 } 
	{ tmp_62_ce0 sc_out sc_logic 1 signal 32 } 
	{ tmp_62_q0 sc_in sc_lv 24 signal 32 } 
	{ tmp_62_address1 sc_out sc_lv 8 signal 32 } 
	{ tmp_62_ce1 sc_out sc_logic 1 signal 32 } 
	{ tmp_62_q1 sc_in sc_lv 24 signal 32 } 
	{ empty sc_in sc_lv 4 signal 33 } 
	{ conv7_i_2 sc_in sc_lv 17 signal 34 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "lshr_ln7", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "lshr_ln7", "role": "default" }} , 
 	{ "name": "C_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_3", "role": "address0" }} , 
 	{ "name": "C_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_3", "role": "ce0" }} , 
 	{ "name": "C_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_3", "role": "we0" }} , 
 	{ "name": "C_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_3", "role": "d0" }} , 
 	{ "name": "C_3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_3", "role": "address1" }} , 
 	{ "name": "C_3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_3", "role": "ce1" }} , 
 	{ "name": "C_3_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_3", "role": "we1" }} , 
 	{ "name": "C_3_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_3", "role": "d1" }} , 
 	{ "name": "C_7_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_7", "role": "address0" }} , 
 	{ "name": "C_7_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_7", "role": "ce0" }} , 
 	{ "name": "C_7_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_7", "role": "we0" }} , 
 	{ "name": "C_7_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_7", "role": "d0" }} , 
 	{ "name": "C_7_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_7", "role": "address1" }} , 
 	{ "name": "C_7_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_7", "role": "ce1" }} , 
 	{ "name": "C_7_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_7", "role": "we1" }} , 
 	{ "name": "C_7_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_7", "role": "d1" }} , 
 	{ "name": "C_11_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_11", "role": "address0" }} , 
 	{ "name": "C_11_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_11", "role": "ce0" }} , 
 	{ "name": "C_11_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_11", "role": "we0" }} , 
 	{ "name": "C_11_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_11", "role": "d0" }} , 
 	{ "name": "C_11_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_11", "role": "address1" }} , 
 	{ "name": "C_11_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_11", "role": "ce1" }} , 
 	{ "name": "C_11_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_11", "role": "we1" }} , 
 	{ "name": "C_11_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_11", "role": "d1" }} , 
 	{ "name": "C_15_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_15", "role": "address0" }} , 
 	{ "name": "C_15_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_15", "role": "ce0" }} , 
 	{ "name": "C_15_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_15", "role": "we0" }} , 
 	{ "name": "C_15_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_15", "role": "d0" }} , 
 	{ "name": "C_15_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_15", "role": "address1" }} , 
 	{ "name": "C_15_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_15", "role": "ce1" }} , 
 	{ "name": "C_15_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_15", "role": "we1" }} , 
 	{ "name": "C_15_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_15", "role": "d1" }} , 
 	{ "name": "C_19_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_19", "role": "address0" }} , 
 	{ "name": "C_19_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_19", "role": "ce0" }} , 
 	{ "name": "C_19_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_19", "role": "we0" }} , 
 	{ "name": "C_19_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_19", "role": "d0" }} , 
 	{ "name": "C_19_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_19", "role": "address1" }} , 
 	{ "name": "C_19_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_19", "role": "ce1" }} , 
 	{ "name": "C_19_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_19", "role": "we1" }} , 
 	{ "name": "C_19_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_19", "role": "d1" }} , 
 	{ "name": "C_23_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_23", "role": "address0" }} , 
 	{ "name": "C_23_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_23", "role": "ce0" }} , 
 	{ "name": "C_23_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_23", "role": "we0" }} , 
 	{ "name": "C_23_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_23", "role": "d0" }} , 
 	{ "name": "C_23_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_23", "role": "address1" }} , 
 	{ "name": "C_23_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_23", "role": "ce1" }} , 
 	{ "name": "C_23_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_23", "role": "we1" }} , 
 	{ "name": "C_23_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_23", "role": "d1" }} , 
 	{ "name": "C_27_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_27", "role": "address0" }} , 
 	{ "name": "C_27_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_27", "role": "ce0" }} , 
 	{ "name": "C_27_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_27", "role": "we0" }} , 
 	{ "name": "C_27_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_27", "role": "d0" }} , 
 	{ "name": "C_27_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_27", "role": "address1" }} , 
 	{ "name": "C_27_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_27", "role": "ce1" }} , 
 	{ "name": "C_27_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_27", "role": "we1" }} , 
 	{ "name": "C_27_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_27", "role": "d1" }} , 
 	{ "name": "C_31_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_31", "role": "address0" }} , 
 	{ "name": "C_31_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_31", "role": "ce0" }} , 
 	{ "name": "C_31_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_31", "role": "we0" }} , 
 	{ "name": "C_31_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_31", "role": "d0" }} , 
 	{ "name": "C_31_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_31", "role": "address1" }} , 
 	{ "name": "C_31_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_31", "role": "ce1" }} , 
 	{ "name": "C_31_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_31", "role": "we1" }} , 
 	{ "name": "C_31_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_31", "role": "d1" }} , 
 	{ "name": "C_35_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_35", "role": "address0" }} , 
 	{ "name": "C_35_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_35", "role": "ce0" }} , 
 	{ "name": "C_35_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_35", "role": "we0" }} , 
 	{ "name": "C_35_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_35", "role": "d0" }} , 
 	{ "name": "C_35_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_35", "role": "address1" }} , 
 	{ "name": "C_35_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_35", "role": "ce1" }} , 
 	{ "name": "C_35_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_35", "role": "we1" }} , 
 	{ "name": "C_35_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_35", "role": "d1" }} , 
 	{ "name": "C_39_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_39", "role": "address0" }} , 
 	{ "name": "C_39_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_39", "role": "ce0" }} , 
 	{ "name": "C_39_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_39", "role": "we0" }} , 
 	{ "name": "C_39_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_39", "role": "d0" }} , 
 	{ "name": "C_39_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_39", "role": "address1" }} , 
 	{ "name": "C_39_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_39", "role": "ce1" }} , 
 	{ "name": "C_39_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_39", "role": "we1" }} , 
 	{ "name": "C_39_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_39", "role": "d1" }} , 
 	{ "name": "C_43_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_43", "role": "address0" }} , 
 	{ "name": "C_43_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_43", "role": "ce0" }} , 
 	{ "name": "C_43_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_43", "role": "we0" }} , 
 	{ "name": "C_43_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_43", "role": "d0" }} , 
 	{ "name": "C_43_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_43", "role": "address1" }} , 
 	{ "name": "C_43_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_43", "role": "ce1" }} , 
 	{ "name": "C_43_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_43", "role": "we1" }} , 
 	{ "name": "C_43_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_43", "role": "d1" }} , 
 	{ "name": "C_47_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_47", "role": "address0" }} , 
 	{ "name": "C_47_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_47", "role": "ce0" }} , 
 	{ "name": "C_47_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_47", "role": "we0" }} , 
 	{ "name": "C_47_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_47", "role": "d0" }} , 
 	{ "name": "C_47_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_47", "role": "address1" }} , 
 	{ "name": "C_47_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_47", "role": "ce1" }} , 
 	{ "name": "C_47_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_47", "role": "we1" }} , 
 	{ "name": "C_47_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_47", "role": "d1" }} , 
 	{ "name": "C_51_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_51", "role": "address0" }} , 
 	{ "name": "C_51_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_51", "role": "ce0" }} , 
 	{ "name": "C_51_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_51", "role": "we0" }} , 
 	{ "name": "C_51_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_51", "role": "d0" }} , 
 	{ "name": "C_51_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_51", "role": "address1" }} , 
 	{ "name": "C_51_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_51", "role": "ce1" }} , 
 	{ "name": "C_51_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_51", "role": "we1" }} , 
 	{ "name": "C_51_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_51", "role": "d1" }} , 
 	{ "name": "C_55_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_55", "role": "address0" }} , 
 	{ "name": "C_55_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_55", "role": "ce0" }} , 
 	{ "name": "C_55_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_55", "role": "we0" }} , 
 	{ "name": "C_55_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_55", "role": "d0" }} , 
 	{ "name": "C_55_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_55", "role": "address1" }} , 
 	{ "name": "C_55_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_55", "role": "ce1" }} , 
 	{ "name": "C_55_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_55", "role": "we1" }} , 
 	{ "name": "C_55_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_55", "role": "d1" }} , 
 	{ "name": "C_59_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_59", "role": "address0" }} , 
 	{ "name": "C_59_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_59", "role": "ce0" }} , 
 	{ "name": "C_59_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_59", "role": "we0" }} , 
 	{ "name": "C_59_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_59", "role": "d0" }} , 
 	{ "name": "C_59_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_59", "role": "address1" }} , 
 	{ "name": "C_59_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_59", "role": "ce1" }} , 
 	{ "name": "C_59_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_59", "role": "we1" }} , 
 	{ "name": "C_59_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_59", "role": "d1" }} , 
 	{ "name": "C_63_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_63", "role": "address0" }} , 
 	{ "name": "C_63_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_63", "role": "ce0" }} , 
 	{ "name": "C_63_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_63", "role": "we0" }} , 
 	{ "name": "C_63_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_63", "role": "d0" }} , 
 	{ "name": "C_63_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_63", "role": "address1" }} , 
 	{ "name": "C_63_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_63", "role": "ce1" }} , 
 	{ "name": "C_63_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_63", "role": "we1" }} , 
 	{ "name": "C_63_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_63", "role": "d1" }} , 
 	{ "name": "tmp_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_2", "role": "address0" }} , 
 	{ "name": "tmp_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_2", "role": "ce0" }} , 
 	{ "name": "tmp_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_2", "role": "q0" }} , 
 	{ "name": "tmp_2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_2", "role": "address1" }} , 
 	{ "name": "tmp_2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_2", "role": "ce1" }} , 
 	{ "name": "tmp_2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_2", "role": "q1" }} , 
 	{ "name": "tmp_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_6", "role": "address0" }} , 
 	{ "name": "tmp_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_6", "role": "ce0" }} , 
 	{ "name": "tmp_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_6", "role": "q0" }} , 
 	{ "name": "tmp_6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_6", "role": "address1" }} , 
 	{ "name": "tmp_6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_6", "role": "ce1" }} , 
 	{ "name": "tmp_6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_6", "role": "q1" }} , 
 	{ "name": "tmp_10_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_10", "role": "address0" }} , 
 	{ "name": "tmp_10_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_10", "role": "ce0" }} , 
 	{ "name": "tmp_10_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_10", "role": "q0" }} , 
 	{ "name": "tmp_10_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_10", "role": "address1" }} , 
 	{ "name": "tmp_10_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_10", "role": "ce1" }} , 
 	{ "name": "tmp_10_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_10", "role": "q1" }} , 
 	{ "name": "tmp_14_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_14", "role": "address0" }} , 
 	{ "name": "tmp_14_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_14", "role": "ce0" }} , 
 	{ "name": "tmp_14_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_14", "role": "q0" }} , 
 	{ "name": "tmp_14_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_14", "role": "address1" }} , 
 	{ "name": "tmp_14_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_14", "role": "ce1" }} , 
 	{ "name": "tmp_14_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_14", "role": "q1" }} , 
 	{ "name": "tmp_18_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_18", "role": "address0" }} , 
 	{ "name": "tmp_18_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_18", "role": "ce0" }} , 
 	{ "name": "tmp_18_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_18", "role": "q0" }} , 
 	{ "name": "tmp_18_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_18", "role": "address1" }} , 
 	{ "name": "tmp_18_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_18", "role": "ce1" }} , 
 	{ "name": "tmp_18_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_18", "role": "q1" }} , 
 	{ "name": "tmp_22_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_22", "role": "address0" }} , 
 	{ "name": "tmp_22_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_22", "role": "ce0" }} , 
 	{ "name": "tmp_22_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_22", "role": "q0" }} , 
 	{ "name": "tmp_22_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_22", "role": "address1" }} , 
 	{ "name": "tmp_22_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_22", "role": "ce1" }} , 
 	{ "name": "tmp_22_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_22", "role": "q1" }} , 
 	{ "name": "tmp_26_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_26", "role": "address0" }} , 
 	{ "name": "tmp_26_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_26", "role": "ce0" }} , 
 	{ "name": "tmp_26_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_26", "role": "q0" }} , 
 	{ "name": "tmp_26_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_26", "role": "address1" }} , 
 	{ "name": "tmp_26_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_26", "role": "ce1" }} , 
 	{ "name": "tmp_26_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_26", "role": "q1" }} , 
 	{ "name": "tmp_30_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_30", "role": "address0" }} , 
 	{ "name": "tmp_30_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_30", "role": "ce0" }} , 
 	{ "name": "tmp_30_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_30", "role": "q0" }} , 
 	{ "name": "tmp_30_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_30", "role": "address1" }} , 
 	{ "name": "tmp_30_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_30", "role": "ce1" }} , 
 	{ "name": "tmp_30_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_30", "role": "q1" }} , 
 	{ "name": "tmp_34_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_34", "role": "address0" }} , 
 	{ "name": "tmp_34_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_34", "role": "ce0" }} , 
 	{ "name": "tmp_34_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_34", "role": "q0" }} , 
 	{ "name": "tmp_34_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_34", "role": "address1" }} , 
 	{ "name": "tmp_34_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_34", "role": "ce1" }} , 
 	{ "name": "tmp_34_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_34", "role": "q1" }} , 
 	{ "name": "tmp_38_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_38", "role": "address0" }} , 
 	{ "name": "tmp_38_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_38", "role": "ce0" }} , 
 	{ "name": "tmp_38_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_38", "role": "q0" }} , 
 	{ "name": "tmp_38_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_38", "role": "address1" }} , 
 	{ "name": "tmp_38_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_38", "role": "ce1" }} , 
 	{ "name": "tmp_38_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_38", "role": "q1" }} , 
 	{ "name": "tmp_42_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_42", "role": "address0" }} , 
 	{ "name": "tmp_42_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_42", "role": "ce0" }} , 
 	{ "name": "tmp_42_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_42", "role": "q0" }} , 
 	{ "name": "tmp_42_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_42", "role": "address1" }} , 
 	{ "name": "tmp_42_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_42", "role": "ce1" }} , 
 	{ "name": "tmp_42_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_42", "role": "q1" }} , 
 	{ "name": "tmp_46_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_46", "role": "address0" }} , 
 	{ "name": "tmp_46_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_46", "role": "ce0" }} , 
 	{ "name": "tmp_46_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_46", "role": "q0" }} , 
 	{ "name": "tmp_46_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_46", "role": "address1" }} , 
 	{ "name": "tmp_46_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_46", "role": "ce1" }} , 
 	{ "name": "tmp_46_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_46", "role": "q1" }} , 
 	{ "name": "tmp_50_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_50", "role": "address0" }} , 
 	{ "name": "tmp_50_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_50", "role": "ce0" }} , 
 	{ "name": "tmp_50_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_50", "role": "q0" }} , 
 	{ "name": "tmp_50_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_50", "role": "address1" }} , 
 	{ "name": "tmp_50_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_50", "role": "ce1" }} , 
 	{ "name": "tmp_50_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_50", "role": "q1" }} , 
 	{ "name": "tmp_54_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_54", "role": "address0" }} , 
 	{ "name": "tmp_54_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_54", "role": "ce0" }} , 
 	{ "name": "tmp_54_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_54", "role": "q0" }} , 
 	{ "name": "tmp_54_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_54", "role": "address1" }} , 
 	{ "name": "tmp_54_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_54", "role": "ce1" }} , 
 	{ "name": "tmp_54_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_54", "role": "q1" }} , 
 	{ "name": "tmp_58_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_58", "role": "address0" }} , 
 	{ "name": "tmp_58_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_58", "role": "ce0" }} , 
 	{ "name": "tmp_58_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_58", "role": "q0" }} , 
 	{ "name": "tmp_58_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_58", "role": "address1" }} , 
 	{ "name": "tmp_58_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_58", "role": "ce1" }} , 
 	{ "name": "tmp_58_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_58", "role": "q1" }} , 
 	{ "name": "tmp_62_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_62", "role": "address0" }} , 
 	{ "name": "tmp_62_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_62", "role": "ce0" }} , 
 	{ "name": "tmp_62_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_62", "role": "q0" }} , 
 	{ "name": "tmp_62_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "tmp_62", "role": "address1" }} , 
 	{ "name": "tmp_62_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_62", "role": "ce1" }} , 
 	{ "name": "tmp_62_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_62", "role": "q1" }} , 
 	{ "name": "empty", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "empty", "role": "default" }} , 
 	{ "name": "conv7_i_2", "direction": "in", "datatype": "sc_lv", "bitwidth":17, "type": "signal", "bundle":{"name": "conv7_i_2", "role": "default" }}  ]}

set ArgLastReadFirstWriteLatency {
	top_kernel_Pipeline_VITIS_LOOP_152_108 {
		lshr_ln7 {Type I LastRead 0 FirstWrite -1}
		C_3 {Type O LastRead -1 FirstWrite 2}
		C_7 {Type O LastRead -1 FirstWrite 2}
		C_11 {Type O LastRead -1 FirstWrite 2}
		C_15 {Type O LastRead -1 FirstWrite 2}
		C_19 {Type O LastRead -1 FirstWrite 2}
		C_23 {Type O LastRead -1 FirstWrite 2}
		C_27 {Type O LastRead -1 FirstWrite 2}
		C_31 {Type O LastRead -1 FirstWrite 2}
		C_35 {Type O LastRead -1 FirstWrite 2}
		C_39 {Type O LastRead -1 FirstWrite 2}
		C_43 {Type O LastRead -1 FirstWrite 2}
		C_47 {Type O LastRead -1 FirstWrite 2}
		C_51 {Type O LastRead -1 FirstWrite 2}
		C_55 {Type O LastRead -1 FirstWrite 2}
		C_59 {Type O LastRead -1 FirstWrite 2}
		C_63 {Type O LastRead -1 FirstWrite 2}
		tmp_2 {Type I LastRead 2 FirstWrite -1}
		tmp_6 {Type I LastRead 2 FirstWrite -1}
		tmp_10 {Type I LastRead 2 FirstWrite -1}
		tmp_14 {Type I LastRead 2 FirstWrite -1}
		tmp_18 {Type I LastRead 2 FirstWrite -1}
		tmp_22 {Type I LastRead 2 FirstWrite -1}
		tmp_26 {Type I LastRead 2 FirstWrite -1}
		tmp_30 {Type I LastRead 2 FirstWrite -1}
		tmp_34 {Type I LastRead 2 FirstWrite -1}
		tmp_38 {Type I LastRead 2 FirstWrite -1}
		tmp_42 {Type I LastRead 2 FirstWrite -1}
		tmp_46 {Type I LastRead 2 FirstWrite -1}
		tmp_50 {Type I LastRead 2 FirstWrite -1}
		tmp_54 {Type I LastRead 2 FirstWrite -1}
		tmp_58 {Type I LastRead 2 FirstWrite -1}
		tmp_62 {Type I LastRead 2 FirstWrite -1}
		empty {Type I LastRead 0 FirstWrite -1}
		conv7_i_2 {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "35", "Max" : "35"}
	, {"Name" : "Interval", "Min" : "35", "Max" : "35"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	lshr_ln7 { ap_none {  { lshr_ln7 in_data 0 2 } } }
	C_3 { ap_memory {  { C_3_address0 mem_address 1 8 }  { C_3_ce0 mem_ce 1 1 }  { C_3_we0 mem_we 1 1 }  { C_3_d0 mem_din 1 24 }  { C_3_address1 MemPortADDR2 1 8 }  { C_3_ce1 MemPortCE2 1 1 }  { C_3_we1 MemPortWE2 1 1 }  { C_3_d1 MemPortDIN2 1 24 } } }
	C_7 { ap_memory {  { C_7_address0 mem_address 1 8 }  { C_7_ce0 mem_ce 1 1 }  { C_7_we0 mem_we 1 1 }  { C_7_d0 mem_din 1 24 }  { C_7_address1 MemPortADDR2 1 8 }  { C_7_ce1 MemPortCE2 1 1 }  { C_7_we1 MemPortWE2 1 1 }  { C_7_d1 MemPortDIN2 1 24 } } }
	C_11 { ap_memory {  { C_11_address0 mem_address 1 8 }  { C_11_ce0 mem_ce 1 1 }  { C_11_we0 mem_we 1 1 }  { C_11_d0 mem_din 1 24 }  { C_11_address1 MemPortADDR2 1 8 }  { C_11_ce1 MemPortCE2 1 1 }  { C_11_we1 MemPortWE2 1 1 }  { C_11_d1 MemPortDIN2 1 24 } } }
	C_15 { ap_memory {  { C_15_address0 mem_address 1 8 }  { C_15_ce0 mem_ce 1 1 }  { C_15_we0 mem_we 1 1 }  { C_15_d0 mem_din 1 24 }  { C_15_address1 MemPortADDR2 1 8 }  { C_15_ce1 MemPortCE2 1 1 }  { C_15_we1 MemPortWE2 1 1 }  { C_15_d1 MemPortDIN2 1 24 } } }
	C_19 { ap_memory {  { C_19_address0 mem_address 1 8 }  { C_19_ce0 mem_ce 1 1 }  { C_19_we0 mem_we 1 1 }  { C_19_d0 mem_din 1 24 }  { C_19_address1 MemPortADDR2 1 8 }  { C_19_ce1 MemPortCE2 1 1 }  { C_19_we1 MemPortWE2 1 1 }  { C_19_d1 MemPortDIN2 1 24 } } }
	C_23 { ap_memory {  { C_23_address0 mem_address 1 8 }  { C_23_ce0 mem_ce 1 1 }  { C_23_we0 mem_we 1 1 }  { C_23_d0 mem_din 1 24 }  { C_23_address1 MemPortADDR2 1 8 }  { C_23_ce1 MemPortCE2 1 1 }  { C_23_we1 MemPortWE2 1 1 }  { C_23_d1 MemPortDIN2 1 24 } } }
	C_27 { ap_memory {  { C_27_address0 mem_address 1 8 }  { C_27_ce0 mem_ce 1 1 }  { C_27_we0 mem_we 1 1 }  { C_27_d0 mem_din 1 24 }  { C_27_address1 MemPortADDR2 1 8 }  { C_27_ce1 MemPortCE2 1 1 }  { C_27_we1 MemPortWE2 1 1 }  { C_27_d1 MemPortDIN2 1 24 } } }
	C_31 { ap_memory {  { C_31_address0 mem_address 1 8 }  { C_31_ce0 mem_ce 1 1 }  { C_31_we0 mem_we 1 1 }  { C_31_d0 mem_din 1 24 }  { C_31_address1 MemPortADDR2 1 8 }  { C_31_ce1 MemPortCE2 1 1 }  { C_31_we1 MemPortWE2 1 1 }  { C_31_d1 MemPortDIN2 1 24 } } }
	C_35 { ap_memory {  { C_35_address0 mem_address 1 8 }  { C_35_ce0 mem_ce 1 1 }  { C_35_we0 mem_we 1 1 }  { C_35_d0 mem_din 1 24 }  { C_35_address1 MemPortADDR2 1 8 }  { C_35_ce1 MemPortCE2 1 1 }  { C_35_we1 MemPortWE2 1 1 }  { C_35_d1 MemPortDIN2 1 24 } } }
	C_39 { ap_memory {  { C_39_address0 mem_address 1 8 }  { C_39_ce0 mem_ce 1 1 }  { C_39_we0 mem_we 1 1 }  { C_39_d0 mem_din 1 24 }  { C_39_address1 MemPortADDR2 1 8 }  { C_39_ce1 MemPortCE2 1 1 }  { C_39_we1 MemPortWE2 1 1 }  { C_39_d1 MemPortDIN2 1 24 } } }
	C_43 { ap_memory {  { C_43_address0 mem_address 1 8 }  { C_43_ce0 mem_ce 1 1 }  { C_43_we0 mem_we 1 1 }  { C_43_d0 mem_din 1 24 }  { C_43_address1 MemPortADDR2 1 8 }  { C_43_ce1 MemPortCE2 1 1 }  { C_43_we1 MemPortWE2 1 1 }  { C_43_d1 MemPortDIN2 1 24 } } }
	C_47 { ap_memory {  { C_47_address0 mem_address 1 8 }  { C_47_ce0 mem_ce 1 1 }  { C_47_we0 mem_we 1 1 }  { C_47_d0 mem_din 1 24 }  { C_47_address1 MemPortADDR2 1 8 }  { C_47_ce1 MemPortCE2 1 1 }  { C_47_we1 MemPortWE2 1 1 }  { C_47_d1 MemPortDIN2 1 24 } } }
	C_51 { ap_memory {  { C_51_address0 mem_address 1 8 }  { C_51_ce0 mem_ce 1 1 }  { C_51_we0 mem_we 1 1 }  { C_51_d0 mem_din 1 24 }  { C_51_address1 MemPortADDR2 1 8 }  { C_51_ce1 MemPortCE2 1 1 }  { C_51_we1 MemPortWE2 1 1 }  { C_51_d1 MemPortDIN2 1 24 } } }
	C_55 { ap_memory {  { C_55_address0 mem_address 1 8 }  { C_55_ce0 mem_ce 1 1 }  { C_55_we0 mem_we 1 1 }  { C_55_d0 mem_din 1 24 }  { C_55_address1 MemPortADDR2 1 8 }  { C_55_ce1 MemPortCE2 1 1 }  { C_55_we1 MemPortWE2 1 1 }  { C_55_d1 MemPortDIN2 1 24 } } }
	C_59 { ap_memory {  { C_59_address0 mem_address 1 8 }  { C_59_ce0 mem_ce 1 1 }  { C_59_we0 mem_we 1 1 }  { C_59_d0 mem_din 1 24 }  { C_59_address1 MemPortADDR2 1 8 }  { C_59_ce1 MemPortCE2 1 1 }  { C_59_we1 MemPortWE2 1 1 }  { C_59_d1 MemPortDIN2 1 24 } } }
	C_63 { ap_memory {  { C_63_address0 mem_address 1 8 }  { C_63_ce0 mem_ce 1 1 }  { C_63_we0 mem_we 1 1 }  { C_63_d0 mem_din 1 24 }  { C_63_address1 MemPortADDR2 1 8 }  { C_63_ce1 MemPortCE2 1 1 }  { C_63_we1 MemPortWE2 1 1 }  { C_63_d1 MemPortDIN2 1 24 } } }
	tmp_2 { ap_memory {  { tmp_2_address0 mem_address 1 8 }  { tmp_2_ce0 mem_ce 1 1 }  { tmp_2_q0 mem_dout 0 24 }  { tmp_2_address1 MemPortADDR2 1 8 }  { tmp_2_ce1 MemPortCE2 1 1 }  { tmp_2_q1 MemPortDOUT2 0 24 } } }
	tmp_6 { ap_memory {  { tmp_6_address0 mem_address 1 8 }  { tmp_6_ce0 mem_ce 1 1 }  { tmp_6_q0 mem_dout 0 24 }  { tmp_6_address1 MemPortADDR2 1 8 }  { tmp_6_ce1 MemPortCE2 1 1 }  { tmp_6_q1 MemPortDOUT2 0 24 } } }
	tmp_10 { ap_memory {  { tmp_10_address0 mem_address 1 8 }  { tmp_10_ce0 mem_ce 1 1 }  { tmp_10_q0 mem_dout 0 24 }  { tmp_10_address1 MemPortADDR2 1 8 }  { tmp_10_ce1 MemPortCE2 1 1 }  { tmp_10_q1 MemPortDOUT2 0 24 } } }
	tmp_14 { ap_memory {  { tmp_14_address0 mem_address 1 8 }  { tmp_14_ce0 mem_ce 1 1 }  { tmp_14_q0 mem_dout 0 24 }  { tmp_14_address1 MemPortADDR2 1 8 }  { tmp_14_ce1 MemPortCE2 1 1 }  { tmp_14_q1 MemPortDOUT2 0 24 } } }
	tmp_18 { ap_memory {  { tmp_18_address0 mem_address 1 8 }  { tmp_18_ce0 mem_ce 1 1 }  { tmp_18_q0 mem_dout 0 24 }  { tmp_18_address1 MemPortADDR2 1 8 }  { tmp_18_ce1 MemPortCE2 1 1 }  { tmp_18_q1 MemPortDOUT2 0 24 } } }
	tmp_22 { ap_memory {  { tmp_22_address0 mem_address 1 8 }  { tmp_22_ce0 mem_ce 1 1 }  { tmp_22_q0 mem_dout 0 24 }  { tmp_22_address1 MemPortADDR2 1 8 }  { tmp_22_ce1 MemPortCE2 1 1 }  { tmp_22_q1 MemPortDOUT2 0 24 } } }
	tmp_26 { ap_memory {  { tmp_26_address0 mem_address 1 8 }  { tmp_26_ce0 mem_ce 1 1 }  { tmp_26_q0 mem_dout 0 24 }  { tmp_26_address1 MemPortADDR2 1 8 }  { tmp_26_ce1 MemPortCE2 1 1 }  { tmp_26_q1 MemPortDOUT2 0 24 } } }
	tmp_30 { ap_memory {  { tmp_30_address0 mem_address 1 8 }  { tmp_30_ce0 mem_ce 1 1 }  { tmp_30_q0 mem_dout 0 24 }  { tmp_30_address1 MemPortADDR2 1 8 }  { tmp_30_ce1 MemPortCE2 1 1 }  { tmp_30_q1 MemPortDOUT2 0 24 } } }
	tmp_34 { ap_memory {  { tmp_34_address0 mem_address 1 8 }  { tmp_34_ce0 mem_ce 1 1 }  { tmp_34_q0 mem_dout 0 24 }  { tmp_34_address1 MemPortADDR2 1 8 }  { tmp_34_ce1 MemPortCE2 1 1 }  { tmp_34_q1 MemPortDOUT2 0 24 } } }
	tmp_38 { ap_memory {  { tmp_38_address0 mem_address 1 8 }  { tmp_38_ce0 mem_ce 1 1 }  { tmp_38_q0 mem_dout 0 24 }  { tmp_38_address1 MemPortADDR2 1 8 }  { tmp_38_ce1 MemPortCE2 1 1 }  { tmp_38_q1 MemPortDOUT2 0 24 } } }
	tmp_42 { ap_memory {  { tmp_42_address0 mem_address 1 8 }  { tmp_42_ce0 mem_ce 1 1 }  { tmp_42_q0 mem_dout 0 24 }  { tmp_42_address1 MemPortADDR2 1 8 }  { tmp_42_ce1 MemPortCE2 1 1 }  { tmp_42_q1 MemPortDOUT2 0 24 } } }
	tmp_46 { ap_memory {  { tmp_46_address0 mem_address 1 8 }  { tmp_46_ce0 mem_ce 1 1 }  { tmp_46_q0 mem_dout 0 24 }  { tmp_46_address1 MemPortADDR2 1 8 }  { tmp_46_ce1 MemPortCE2 1 1 }  { tmp_46_q1 MemPortDOUT2 0 24 } } }
	tmp_50 { ap_memory {  { tmp_50_address0 mem_address 1 8 }  { tmp_50_ce0 mem_ce 1 1 }  { tmp_50_q0 mem_dout 0 24 }  { tmp_50_address1 MemPortADDR2 1 8 }  { tmp_50_ce1 MemPortCE2 1 1 }  { tmp_50_q1 MemPortDOUT2 0 24 } } }
	tmp_54 { ap_memory {  { tmp_54_address0 mem_address 1 8 }  { tmp_54_ce0 mem_ce 1 1 }  { tmp_54_q0 mem_dout 0 24 }  { tmp_54_address1 MemPortADDR2 1 8 }  { tmp_54_ce1 MemPortCE2 1 1 }  { tmp_54_q1 MemPortDOUT2 0 24 } } }
	tmp_58 { ap_memory {  { tmp_58_address0 mem_address 1 8 }  { tmp_58_ce0 mem_ce 1 1 }  { tmp_58_q0 mem_dout 0 24 }  { tmp_58_address1 MemPortADDR2 1 8 }  { tmp_58_ce1 MemPortCE2 1 1 }  { tmp_58_q1 MemPortDOUT2 0 24 } } }
	tmp_62 { ap_memory {  { tmp_62_address0 mem_address 1 8 }  { tmp_62_ce0 mem_ce 1 1 }  { tmp_62_q0 mem_dout 0 24 }  { tmp_62_address1 MemPortADDR2 1 8 }  { tmp_62_ce1 MemPortCE2 1 1 }  { tmp_62_q1 MemPortDOUT2 0 24 } } }
	empty { ap_none {  { empty in_data 0 4 } } }
	conv7_i_2 { ap_none {  { conv7_i_2 in_data 0 17 } } }
}
