-- VHDL for IBM SMS ALD page 14.71.30.1
-- Title: A AR READOUT
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/6/2020 12:15:40 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_71_30_1_A_AR_READOUT is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_STORE_ADDR_REGS_OP_CODE:	 in STD_LOGIC;
		MS_CONSOLE_INHIBIT_AR_RO:	 in STD_LOGIC;
		PS_A_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		PS_B_TO_LAST_LOGIC_GATE:	 in STD_LOGIC;
		PS_C_CYCLE_1:	 in STD_LOGIC;
		MS_CONSOLE_RO_AAR:	 in STD_LOGIC;
		PS_I_CYCLE_CTRL:	 in STD_LOGIC;
		PS_BRANCH_TO_A_AR_LATCH:	 in STD_LOGIC;
		PS_LOGIC_GATE_SPECIAL_A:	 in STD_LOGIC;
		PS_I_RING_CTRL:	 in STD_LOGIC;
		PS_C_CYCLE_CTRL:	 in STD_LOGIC;
		PS_I_RING_1_OR_5_OR_6_OR_10_OR_1401_DOT_3_OR_8:	 in STD_LOGIC;
		MS_SCAN_RESTART_LATCH_STAR_1311:	 in STD_LOGIC;
		PS_A_CYCLE_CTRL:	 in STD_LOGIC;
		PS_READ_OUT_AAR_ON_A_CY_OPS:	 in STD_LOGIC;
		MS_A_AR_RO_CTRL_STAR_ARITH:	 in STD_LOGIC;
		PS_TABLE_SEARCH_OP_CODE:	 in STD_LOGIC;
		PS_BODY_CTRL_LATCH:	 in STD_LOGIC;
		MS_1401_Q_OP_TRANS:	 in STD_LOGIC;
		PS_1401_MODE_1:	 in STD_LOGIC;
		PS_1401_BRANCH_LATCH:	 in STD_LOGIC;
		MS_BRANCH_TO_00001:	 in STD_LOGIC;
		M36_VOLTS:	 in STD_LOGIC;
		MV_CE_ADDRESS_RO_ENABLE:	 in STD_LOGIC;
		GROUND:	 in STD_LOGIC;
		SWITCH_ROT_ADDR_SEL:	 in STD_LOGIC_VECTOR(11 downTo 0);
		SWITCH_MOM_ADDR_DISP:	 in STD_LOGIC;
		PS_STORE_ADDR_REG_OPS_RO_GATE:	 out STD_LOGIC;
		PS_RO_A_AR:	 out STD_LOGIC;
		MV_CE_RO_B_AR:	 out STD_LOGIC;
		MV_CE_RO_C_AR:	 out STD_LOGIC;
		MV_CE_RO_D_AR:	 out STD_LOGIC;
		MS_CE_ADDR_REG_READ_OUT:	 out STD_LOGIC;
		MV_CE_RO_E_AR:	 out STD_LOGIC;
		MV_CE_RO_F_AR:	 out STD_LOGIC;
		MV_CE_RO_I_AR:	 out STD_LOGIC);
end ALD_14_71_30_1_A_AR_READOUT;

architecture behavioral of ALD_14_71_30_1_A_AR_READOUT is 

	signal OUT_5A_K: STD_LOGIC;
	signal OUT_4A_C: STD_LOGIC;
	signal OUT_5B_F: STD_LOGIC;
	signal OUT_4B_R: STD_LOGIC;
	signal OUT_3B_D: STD_LOGIC;
	signal OUT_5C_C: STD_LOGIC;
	signal OUT_4C_F: STD_LOGIC;
	signal OUT_3C_G: STD_LOGIC;
	signal OUT_2C_E: STD_LOGIC;
	signal OUT_1C_G: STD_LOGIC;
	signal OUT_5D_NoPin: STD_LOGIC;
	signal OUT_2D_G: STD_LOGIC;
	signal OUT_5E_NoPin: STD_LOGIC;
	signal OUT_5F_E: STD_LOGIC;
	signal OUT_4F_D: STD_LOGIC;
	signal OUT_5G_K: STD_LOGIC;
	signal OUT_4G_P: STD_LOGIC;
	signal OUT_5H_D: STD_LOGIC;
	signal OUT_2H_A: STD_LOGIC;
	signal OUT_2H_B: STD_LOGIC;
	signal OUT_2H_K: STD_LOGIC;
	signal OUT_2H_D: STD_LOGIC;
	signal OUT_2H_E: STD_LOGIC;
	signal OUT_2H_F: STD_LOGIC;
	signal OUT_2H_G: STD_LOGIC;
	signal OUT_5I_T: STD_LOGIC;
	signal OUT_4I_X: STD_LOGIC;
	signal OUT_DOT_5A: STD_LOGIC;
	signal OUT_DOT_4C: STD_LOGIC;
	signal OUT_DOT_2C: STD_LOGIC;
	signal OUT_DOT_5G: STD_LOGIC;

begin

	OUT_5A_K <= NOT(PS_STORE_ADDR_REGS_OP_CODE AND MS_CONSOLE_INHIBIT_AR_RO );
	OUT_4A_C <= NOT OUT_DOT_5A;
	OUT_5B_F <= NOT PS_B_TO_LAST_LOGIC_GATE;
	OUT_4B_R <= NOT PS_C_CYCLE_1;
	OUT_3B_D <= NOT(OUT_4A_C AND PS_A_SYMBOL_OP_MODIFIER );
	OUT_5C_C <= NOT(PS_I_CYCLE_CTRL AND PS_I_RING_CTRL AND PS_BRANCH_TO_A_AR_LATCH );
	OUT_4C_F <= NOT(OUT_5C_C AND OUT_5D_NoPin AND OUT_5E_NoPin );
	OUT_3C_G <= NOT(PS_LOGIC_GATE_SPECIAL_A AND OUT_DOT_4C AND MS_CONSOLE_INHIBIT_AR_RO );
	OUT_2C_E <= NOT(OUT_3B_D AND OUT_3C_G AND MS_CONSOLE_RO_AAR );
	OUT_1C_G <= OUT_DOT_2C;
	OUT_5D_NoPin <= NOT(PS_C_CYCLE_CTRL AND PS_I_RING_1_OR_5_OR_6_OR_10_OR_1401_DOT_3_OR_8 );
	OUT_2D_G <= NOT(OUT_2H_A AND MS_SCAN_RESTART_LATCH_STAR_1311 );
	OUT_5E_NoPin <= NOT(PS_A_CYCLE_CTRL AND PS_READ_OUT_AAR_ON_A_CY_OPS );
	OUT_5F_E <= NOT(PS_TABLE_SEARCH_OP_CODE AND PS_A_CYCLE_CTRL AND PS_BODY_CTRL_LATCH );
	OUT_4F_D <= NOT(OUT_5F_E AND MS_A_AR_RO_CTRL_STAR_ARITH AND MS_1401_Q_OP_TRANS );
	OUT_5G_K <= NOT(PS_1401_MODE_1 AND PS_1401_BRANCH_LATCH );
	OUT_4G_P <= NOT(OUT_DOT_5G );
	OUT_5H_D <= NOT(MS_BRANCH_TO_00001 AND PS_I_CYCLE_CTRL AND PS_I_RING_CTRL );
	OUT_2H_A <= NOT SWITCH_ROT_ADDR_SEL(1);
	OUT_2H_B <= NOT SWITCH_ROT_ADDR_SEL(2);
	OUT_2H_K <= NOT SWITCH_ROT_ADDR_SEL(3);
	OUT_2H_D <= NOT SWITCH_ROT_ADDR_SEL(4);
	OUT_2H_E <= NOT SWITCH_ROT_ADDR_SEL(5);
	OUT_2H_F <= NOT SWITCH_ROT_ADDR_SEL(6);
	OUT_2H_G <= NOT SWITCH_ROT_ADDR_SEL(7);
	OUT_5I_T <=  NOT SWITCH_MOM_ADDR_DISP;
	OUT_4I_X <= OUT_5I_T;
	OUT_DOT_5A <= OUT_5A_K OR OUT_5B_F OR OUT_4B_R;
	OUT_DOT_4C <= OUT_4C_F OR OUT_4F_D OR OUT_4G_P;
	OUT_DOT_2C <= OUT_2C_E OR OUT_2D_G;
	OUT_DOT_5G <= OUT_5G_K OR OUT_5H_D;

	PS_STORE_ADDR_REG_OPS_RO_GATE <= OUT_4A_C;
	PS_RO_A_AR <= OUT_1C_G;
	MV_CE_RO_B_AR <= OUT_2H_B;
	MV_CE_RO_C_AR <= OUT_2H_K;
	MV_CE_RO_D_AR <= OUT_2H_D;
	MV_CE_RO_E_AR <= OUT_2H_E;
	MV_CE_RO_F_AR <= OUT_2H_F;
	MV_CE_RO_I_AR <= OUT_2H_G;
	MS_CE_ADDR_REG_READ_OUT <= OUT_4I_X;


end;
