#Build: Fabric Compiler 2021.1-SP7, Build 86875, Dec 07 11:14 2021
#Install: C:\pango\PDS_2021.1-SP7-ads\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.16299
#Hostname: DESKTOP-AF63KB8
Generated by Fabric Compiler (version 2021.1-SP7 build 86875) at Thu Jul 28 16:39:28 2022
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4086: Port 'hdmi_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'hdmi_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_in_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_de' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_hs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_vs' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_clk_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_de' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_hs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_vs' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2021.1-SP7 <build 86875>)
| Date         : Thu Jul 28 16:39:40 2022
| Design       : hdmi_loop
| Device       : PG2L100H
| Speed Grade  : -6
| Package      : FBG676
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  5.000        {0 2.5}        Declared                 0           1  {sys_clk_p}
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                          20.000       {0 10}         Generated (sys_clk)     97          38  {sys_pll_m0/u_gpll/gpll_inst/CLKOUT0}
 vin_clk_Inferred         1000.000     {0 500}        Declared               660           1  {vin_clk}
 DebugCore_JCLK           50.000       {0 25}         Declared               155           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1}
 DebugCore_CAPTURE        100.000      {25 75}        Declared                11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               vin_clk_Inferred                        
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE       
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                             50.000 MHz     353.232 MHz         20.000          2.831         17.169
 vin_clk_Inferred             1.000 MHz     414.938 MHz       1000.000          2.410        997.590
 DebugCore_JCLK              20.000 MHz     177.242 MHz         50.000          5.642         44.358
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    17.169       0.000              0            549
 vin_clk_Inferred       vin_clk_Inferred           997.590       0.000              0           1134
 DebugCore_JCLK         DebugCore_JCLK              23.887       0.000              0            583
 DebugCore_CAPTURE      DebugCore_JCLK              21.956       0.000              0             92
 DebugCore_JCLK         DebugCore_CAPTURE           47.128       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.245       0.000              0            549
 vin_clk_Inferred       vin_clk_Inferred             0.341       0.000              0           1134
 DebugCore_JCLK         DebugCore_JCLK               0.352       0.000              0            583
 DebugCore_CAPTURE      DebugCore_JCLK              23.487       0.000              0             92
 DebugCore_JCLK         DebugCore_CAPTURE            0.588       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    18.060       0.000              0             88
 vin_clk_Inferred       vin_clk_Inferred           998.003       0.000              0            408
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.399       0.000              0             88
 vin_clk_Inferred       vin_clk_Inferred             0.367       0.000              0            408
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred          9.800       0.000              0             97
 vin_clk_Inferred                                  499.040       0.000              0            660
 DebugCore_JCLK                                     24.040       0.000              0            155
 DebugCore_CAPTURE                                  49.800       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    18.266       0.000              0            549
 vin_clk_Inferred       vin_clk_Inferred           998.527       0.000              0           1134
 DebugCore_JCLK         DebugCore_JCLK              24.335       0.000              0            583
 DebugCore_CAPTURE      DebugCore_JCLK              23.253       0.000              0             92
 DebugCore_JCLK         DebugCore_CAPTURE           48.084       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.169       0.000              0            549
 vin_clk_Inferred       vin_clk_Inferred             0.249       0.000              0           1134
 DebugCore_JCLK         DebugCore_JCLK               0.251       0.000              0            583
 DebugCore_CAPTURE      DebugCore_JCLK              24.088       0.000              0             92
 DebugCore_JCLK         DebugCore_CAPTURE            0.565       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    18.710       0.000              0             88
 vin_clk_Inferred       vin_clk_Inferred           998.695       0.000              0            408
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.274       0.000              0             88
 vin_clk_Inferred       vin_clk_Inferred             0.252       0.000              0            408
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred          9.800       0.000              0             97
 vin_clk_Inferred                                  499.430       0.000              0            660
 DebugCore_JCLK                                     24.430       0.000              0            155
 DebugCore_CAPTURE                                  49.800       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : sys_reset_n_u0/timer_cnt[7]/opit_0_inv_AQ_perm/CLK
Endpoint    : sys_reset_n_u0/timer_cnt[12]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.476
  Launch Clock Delay      :  4.084
  Clock Pessimism Removal :  0.581

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.466       4.084         _N301            
 CLMA_21_786/CLK                                                           r       sys_reset_n_u0/timer_cnt[7]/opit_0_inv_AQ_perm/CLK

 CLMA_21_786/Q2                    tco                   0.203       4.287 r       sys_reset_n_u0/timer_cnt[6]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.680       4.967         sys_reset_n_u0/timer_cnt [6]
 CLMA_21_774/Y2                    td                    0.224       5.191 r       sys_reset_n_u0/N3_mux8_3/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.119       5.310         sys_reset_n_u0/_N670
 CLMA_21_774/Y3                    td                    0.096       5.406 r       sys_reset_n_u0/N3_mux6_3/gateop_perm/L6
                                   net (fanout=1)        0.238       5.644         sys_reset_n_u0/_N57
 CLMA_21_775/Y3                    td                    0.074       5.718 r       sys_reset_n_u0/N3_mux9/gateop_perm/L6
                                   net (fanout=4)        0.386       6.104         sys_reset_n_u0/N3
 CLMA_21_780/CECO                  td                    0.136       6.240 r       sys_reset_n_u0/timer_cnt[3]/opit_0_inv_AQ/CECO
                                   net (fanout=4)        0.000       6.240         _N144            
 CLMA_21_786/CECO                  td                    0.136       6.376 r       sys_reset_n_u0/timer_cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.376         _N143            
 CLMA_21_792/CECO                  td                    0.136       6.512 r       sys_reset_n_u0/timer_cnt[11]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=1)        0.000       6.512         _N142            
 CLMA_21_798/CECI                                                          r       sys_reset_n_u0/timer_cnt[12]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   6.512         Logic Levels: 6  
                                                                                   Logic: 1.005ns(41.392%), Route: 1.423ns(58.608%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      22.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.398      23.476         _N301            
 CLMA_21_798/CLK                                                           r       sys_reset_n_u0/timer_cnt[12]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.581      24.057                          
 clock uncertainty                                      -0.150      23.907                          

 Setup time                                             -0.226      23.681                          

 Data required time                                                 23.681                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.681                          
 Data arrival time                                                   6.512                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.169                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/timer_cnt[7]/opit_0_inv_AQ_perm/CLK
Endpoint    : sys_reset_n_u0/timer_cnt[11]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.475
  Launch Clock Delay      :  4.084
  Clock Pessimism Removal :  0.581

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.466       4.084         _N301            
 CLMA_21_786/CLK                                                           r       sys_reset_n_u0/timer_cnt[7]/opit_0_inv_AQ_perm/CLK

 CLMA_21_786/Q2                    tco                   0.203       4.287 r       sys_reset_n_u0/timer_cnt[6]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.680       4.967         sys_reset_n_u0/timer_cnt [6]
 CLMA_21_774/Y2                    td                    0.224       5.191 r       sys_reset_n_u0/N3_mux8_3/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.119       5.310         sys_reset_n_u0/_N670
 CLMA_21_774/Y3                    td                    0.096       5.406 r       sys_reset_n_u0/N3_mux6_3/gateop_perm/L6
                                   net (fanout=1)        0.238       5.644         sys_reset_n_u0/_N57
 CLMA_21_775/Y3                    td                    0.074       5.718 r       sys_reset_n_u0/N3_mux9/gateop_perm/L6
                                   net (fanout=4)        0.386       6.104         sys_reset_n_u0/N3
 CLMA_21_780/CECO                  td                    0.136       6.240 r       sys_reset_n_u0/timer_cnt[3]/opit_0_inv_AQ/CECO
                                   net (fanout=4)        0.000       6.240         _N144            
 CLMA_21_786/CECO                  td                    0.136       6.376 r       sys_reset_n_u0/timer_cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.376         _N143            
 CLMA_21_792/CECI                                                          r       sys_reset_n_u0/timer_cnt[11]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   6.376         Logic Levels: 5  
                                                                                   Logic: 0.869ns(37.914%), Route: 1.423ns(62.086%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      22.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.397      23.475         _N301            
 CLMA_21_792/CLK                                                           r       sys_reset_n_u0/timer_cnt[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.581      24.056                          
 clock uncertainty                                      -0.150      23.906                          

 Setup time                                             -0.226      23.680                          

 Data required time                                                 23.680                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.680                          
 Data arrival time                                                   6.376                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.304                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.476
  Launch Clock Delay      :  4.086
  Clock Pessimism Removal :  0.610

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.468       4.086         _N301            
 CLMA_21_799/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMA_21_799/Q3                    tco                   0.203       4.289 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.269       4.558         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [15]
 CLMA_27_798/Y1                    td                    0.229       4.787 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/gateop_perm/L6
                                   net (fanout=1)        0.371       5.158         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1022
 CLMS_27_787/Y1                    td                    0.108       5.266 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/L6
                                   net (fanout=3)        0.120       5.386         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1024
 CLMA_27_786/Y3                    td                    0.207       5.593 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/LUT6_inst_perm/L6
                                   net (fanout=4)        0.390       5.983         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMA_21_781/CECO                  td                    0.136       6.119 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.119         _N139            
 CLMA_21_787/CECO                  td                    0.136       6.255 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.255         _N138            
 CLMA_21_793/CECO                  td                    0.136       6.391 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.391         _N137            
 CLMA_21_799/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   6.391         Logic Levels: 6  
                                                                                   Logic: 1.155ns(50.108%), Route: 1.150ns(49.892%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      22.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.398      23.476         _N301            
 CLMA_21_799/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.610      24.086                          
 clock uncertainty                                      -0.150      23.936                          

 Setup time                                             -0.226      23.710                          

 Data required time                                                 23.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.710                          
 Data arrival time                                                   6.391                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.319                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/M
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.079
  Launch Clock Delay      :  3.469
  Clock Pessimism Removal :  -0.610

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.391       3.469         _N301            
 CLMA_45_732/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/CLK

 CLMA_45_732/Q0                    tco                   0.158       3.627 f       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/L7Q
                                   net (fanout=16)       0.075       3.702         i2c_config_m0/i2c_master_top_m0/state [0]
 CLMA_45_732/M0                                                            f       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/M

 Data arrival time                                                   3.702         Logic Levels: 0  
                                                                                   Logic: 0.158ns(67.811%), Route: 0.075ns(32.189%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.461       4.079         _N301            
 CLMA_45_732/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                        -0.610       3.469                          
 clock uncertainty                                       0.000       3.469                          

 Hold time                                              -0.012       3.457                          

 Data required time                                                  3.457                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.457                          
 Data arrival time                                                   3.702                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.245                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/state[1]/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/state[2]/opit_0_inv_L6Q_perm/I4
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.077
  Launch Clock Delay      :  3.467
  Clock Pessimism Removal :  -0.581

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.389       3.467         _N301            
 CLMA_45_744/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/state[1]/opit_0_inv_L6Q_perm/CLK

 CLMA_45_744/Q0                    tco                   0.158       3.625 f       i2c_config_m0/i2c_master_top_m0/state[1]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=18)       0.091       3.716         i2c_config_m0/i2c_master_top_m0/state [1]
 CLMS_45_745/D4                                                            f       i2c_config_m0/i2c_master_top_m0/state[2]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   3.716         Logic Levels: 0  
                                                                                   Logic: 0.158ns(63.454%), Route: 0.091ns(36.546%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.459       4.077         _N301            
 CLMS_45_745/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/state[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.581       3.496                          
 clock uncertainty                                       0.000       3.496                          

 Hold time                                              -0.036       3.460                          

 Data required time                                                  3.460                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.460                          
 Data arrival time                                                   3.716                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_0/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.079
  Launch Clock Delay      :  3.469
  Clock Pessimism Removal :  -0.609

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.391       3.469         _N301            
 CLMS_27_751/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4/opit_0_inv_L6Q_perm/CLK

 CLMS_27_751/Q0                    tco                   0.158       3.627 f       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=7)        0.089       3.716         i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4
 CLMS_27_751/D5                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_0/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   3.716         Logic Levels: 0  
                                                                                   Logic: 0.158ns(63.968%), Route: 0.089ns(36.032%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.461       4.079         _N301            
 CLMS_27_751/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_0/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.609       3.470                          
 clock uncertainty                                       0.000       3.470                          

 Hold time                                              -0.015       3.455                          

 Data required time                                                  3.455                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.455                          
 Data arrival time                                                   3.716                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L6QL5Q1_perm/I3
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.003
  Launch Clock Delay      :  3.493
  Clock Pessimism Removal :  0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.473       3.493         _N302            
 CLMA_75_630/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_75_630/CR3                   tco                   0.248       3.741 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[2]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=5)        0.735       4.476         u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [2]
 CLMA_75_618/Y2                    td                    0.224       4.700 r       u_CORES/u_debug_core_0/u_Storage_Condition/N259_ac3/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.268       4.968         u_CORES/u_debug_core_0/u_Storage_Condition/_N199
 CLMA_75_612/Y1                    td                    0.108       5.076 r       u_CORES/u_debug_core_0/u_Storage_Condition/N265_25/LUT6_inst_perm/L6
                                   net (fanout=1)        0.135       5.211         u_CORES/u_debug_core_0/u_Storage_Condition/_N3481
 CLMA_75_612/CR1                   td                    0.227       5.438 r       CLKROUTE_144/CR  
                                   net (fanout=1)        0.244       5.682         _N290            
 CLMS_75_613/D3                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L6QL5Q1_perm/I3

 Data arrival time                                                   5.682         Logic Levels: 3  
                                                                                   Logic: 0.807ns(36.866%), Route: 1.382ns(63.134%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729    1000.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1000.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1001.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1001.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1002.352         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.245    1002.597 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.406    1003.003         _N302            
 CLMS_75_613/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.464    1003.467                          
 clock uncertainty                                      -0.050    1003.417                          

 Setup time                                             -0.145    1003.272                          

 Data required time                                               1003.272                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.272                          
 Data arrival time                                                   5.682                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.590                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L6Q_perm/I4
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.005
  Launch Clock Delay      :  3.496
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.476       3.496         _N302            
 CLMS_75_613/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L6Q_perm/CLK

 CLMS_75_613/Q0                    tco                   0.203       3.699 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=5)        1.818       5.517         u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [6]
 CLMS_75_607/A4                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   5.517         Logic Levels: 0  
                                                                                   Logic: 0.203ns(10.045%), Route: 1.818ns(89.955%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729    1000.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1000.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1001.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1001.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1002.352         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.245    1002.597 r       HCKBROUTE_157/CLKOUT
                                   net (fanout=303)      0.408    1003.005         _N303            
 CLMS_75_607/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.294    1003.299                          
 clock uncertainty                                      -0.050    1003.249                          

 Setup time                                             -0.139    1003.110                          

 Data required time                                               1003.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.110                          
 Data arrival time                                                   5.517                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.593                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[8]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[6]/opit_0_inv_L6Q_perm/I0
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.998
  Launch Clock Delay      :  3.491
  Clock Pessimism Removal :  0.492

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.471       3.491         _N302            
 CLMA_81_636/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[8]/opit_0_inv_L6Q_perm/CLK

 CLMA_81_636/Q0                    tco                   0.203       3.694 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[8]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=12)       1.816       5.510         u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [8]
 CLMA_81_636/B0                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[6]/opit_0_inv_L6Q_perm/I0

 Data arrival time                                                   5.510         Logic Levels: 0  
                                                                                   Logic: 0.203ns(10.054%), Route: 1.816ns(89.946%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729    1000.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1000.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1001.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1001.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1002.352         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.245    1002.597 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.401    1002.998         _N302            
 CLMA_81_636/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[6]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.492    1003.490                          
 clock uncertainty                                      -0.050    1003.440                          

 Setup time                                             -0.267    1003.173                          

 Data required time                                               1003.173                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.173                          
 Data arrival time                                                   5.510                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.663                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[1][33]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[33]/opit_0_inv/D
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.497
  Launch Clock Delay      :  3.001
  Clock Pessimism Removal :  -0.423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729       0.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091       0.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746       1.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143       1.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.352         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.245       2.597 r       HCKBROUTE_157/CLKOUT
                                   net (fanout=303)      0.404       3.001         _N303            
 CLMA_45_552/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][33]/opit_0_inv/CLK

 CLMA_45_552/CR3                   tco                   0.172       3.173 f       u_CORES/u_debug_core_0/TRIG0_ff[1][33]/opit_0_inv/Q
                                   net (fanout=2)        0.285       3.458         u_CORES/u_debug_core_0/TRIG0_ff[1] [33]
 CLMS_33_559/M3                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[33]/opit_0_inv/D

 Data arrival time                                                   3.458         Logic Levels: 0  
                                                                                   Logic: 0.172ns(37.637%), Route: 0.285ns(62.363%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_157/CLKOUT
                                   net (fanout=303)      0.477       3.497         _N303            
 CLMS_33_559/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[33]/opit_0_inv/CLK
 clock pessimism                                        -0.423       3.074                          
 clock uncertainty                                       0.000       3.074                          

 Hold time                                               0.043       3.117                          

 Data required time                                                  3.117                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.117                          
 Data arrival time                                                   3.458                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d1[2]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d2[2]/opit_0/D
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.493
  Launch Clock Delay      :  3.001
  Clock Pessimism Removal :  -0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729       0.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091       0.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746       1.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143       1.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.352         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.245       2.597 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.404       3.001         _N302            
 CLMA_51_648/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d1[2]/opit_0/CLK

 CLMA_51_648/Q1                    tco                   0.158       3.159 f       u_CORES/u_debug_core_0/trig0_d1[2]/opit_0/Q
                                   net (fanout=1)        0.259       3.418         u_CORES/u_debug_core_0/trig0_d1 [2]
 CLMA_51_654/M3                                                            f       u_CORES/u_debug_core_0/trig0_d2[2]/opit_0/D

 Data arrival time                                                   3.418         Logic Levels: 0  
                                                                                   Logic: 0.158ns(37.890%), Route: 0.259ns(62.110%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.473       3.493         _N302            
 CLMA_51_654/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d2[2]/opit_0/CLK
 clock pessimism                                        -0.464       3.029                          
 clock uncertainty                                       0.000       3.029                          

 Hold time                                               0.043       3.072                          

 Data required time                                                  3.072                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.072                          
 Data arrival time                                                   3.418                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.346                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d0[16]/opit_0_inv/CLK
Endpoint    : vin_data_d1[16]/opit_0_inv/D
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.499
  Launch Clock Delay      :  3.007
  Clock Pessimism Removal :  -0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729       0.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091       0.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746       1.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143       1.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.352         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.245       2.597 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.410       3.007         _N302            
 CLMA_21_643/CLK                                                           r       vin_data_d0[16]/opit_0_inv/CLK

 CLMA_21_643/Q3                    tco                   0.158       3.165 f       vin_data_d0[16]/opit_0_inv/Q
                                   net (fanout=1)        0.260       3.425         vin_data_d0[16]  
 CLMA_21_648/M3                                                            f       vin_data_d1[16]/opit_0_inv/D

 Data arrival time                                                   3.425         Logic Levels: 0  
                                                                                   Logic: 0.158ns(37.799%), Route: 0.260ns(62.201%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.479       3.499         _N302            
 CLMA_21_648/CLK                                                           r       vin_data_d1[16]/opit_0_inv/CLK
 clock pessimism                                        -0.464       3.035                          
 clock uncertainty                                       0.000       3.035                          

 Hold time                                               0.043       3.078                          

 Data required time                                                  3.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.078                          
 Data arrival time                                                   3.425                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.347                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.113
  Launch Clock Delay      :  4.077
  Clock Pessimism Removal :  0.891

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.544       2.544         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.712 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.314         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287       3.601 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.476       4.077         _N299            
 CLMA_75_594/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_75_594/CR0                   tco                   0.249       4.326 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=6)        0.575       4.901         u_CORES/u_jtag_hub/data_ctrl
 CLMA_63_600/A3                                                            r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I3

 Data arrival time                                                   4.901         Logic Levels: 0  
                                                                                   Logic: 0.249ns(30.218%), Route: 0.575ns(69.782%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.807      26.807         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      26.950 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      27.465         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.245      27.710 f       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.403      28.113         _N299            
 CLMA_63_600/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.891      29.004                          
 clock uncertainty                                      -0.050      28.954                          

 Setup time                                             -0.166      28.788                          

 Data required time                                                 28.788                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.788                          
 Data arrival time                                                   4.901                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.887                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.078  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.111
  Launch Clock Delay      :  4.080
  Clock Pessimism Removal :  0.891

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.544       2.544         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.712 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.314         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287       3.601 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.479       4.080         _N299            
 CLMS_63_601/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q1_perm/CLK

 CLMS_63_601/Q3                    tco                   0.203       4.283 r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q1_perm/L6Q
                                   net (fanout=3)        0.391       4.674         u_CORES/u_jtag_hub/shift_data [8]
 CLMS_75_601/A0                                                            r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I0

 Data arrival time                                                   4.674         Logic Levels: 0  
                                                                                   Logic: 0.203ns(34.175%), Route: 0.391ns(65.825%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.807      26.807         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      26.950 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      27.465         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.245      27.710 f       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.401      28.111         _N299            
 CLMS_75_601/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.891      29.002                          
 clock uncertainty                                      -0.050      28.952                          

 Setup time                                             -0.287      28.665                          

 Data required time                                                 28.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.665                          
 Data arrival time                                                   4.674                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.991                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.113
  Launch Clock Delay      :  4.077
  Clock Pessimism Removal :  0.891

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.544       2.544         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.712 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.314         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287       3.601 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.476       4.077         _N299            
 CLMA_75_594/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_75_594/CR0                   tco                   0.249       4.326 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=6)        0.459       4.785         u_CORES/u_jtag_hub/data_ctrl
 CLMA_63_600/D3                                                            r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/I3

 Data arrival time                                                   4.785         Logic Levels: 0  
                                                                                   Logic: 0.249ns(35.169%), Route: 0.459ns(64.831%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.807      26.807         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      26.950 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      27.465         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.245      27.710 f       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.403      28.113         _N299            
 CLMA_63_600/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.891      29.004                          
 clock uncertainty                                      -0.050      28.954                          

 Setup time                                             -0.161      28.793                          

 Data required time                                                 28.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.793                          
 Data arrival time                                                   4.785                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.008                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.079
  Launch Clock Delay      :  3.234
  Clock Pessimism Removal :  -0.845

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.923       1.923         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143       2.066 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.581         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.245       2.826 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.408       3.234         _N299            
 CLMS_27_559/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_27_559/CR1                   tco                   0.174       3.408 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=3)        0.140       3.548         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [49]
 CLMS_27_559/B3                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                   3.548         Logic Levels: 0  
                                                                                   Logic: 0.174ns(55.414%), Route: 0.140ns(44.586%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.544       2.544         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.712 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.314         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287       3.601 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.478       4.079         _N299            
 CLMS_27_559/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.845       3.234                          
 clock uncertainty                                       0.000       3.234                          

 Hold time                                              -0.038       3.196                          

 Data required time                                                  3.196                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.196                          
 Data arrival time                                                   3.548                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.352                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/shft.shift_data[0]/opit_0_L6Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.080
  Launch Clock Delay      :  3.235
  Clock Pessimism Removal :  -0.844

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.923       1.923         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143       2.066 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.581         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.245       2.826 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.409       3.235         _N299            
 CLMS_63_601/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm/CLK

 CLMS_63_601/CR0                   tco                   0.173       3.408 f       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.140       3.548         u_CORES/u_jtag_hub/shift_data [1]
 CLMS_63_601/B3                                                            f       u_CORES/u_jtag_hub/shft.shift_data[0]/opit_0_L6Q_perm/I3

 Data arrival time                                                   3.548         Logic Levels: 0  
                                                                                   Logic: 0.173ns(55.272%), Route: 0.140ns(44.728%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.544       2.544         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.712 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.314         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287       3.601 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.479       4.080         _N299            
 CLMS_63_601/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[0]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.844       3.236                          
 clock uncertainty                                       0.000       3.236                          

 Hold time                                              -0.043       3.193                          

 Data required time                                                  3.193                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.193                          
 Data arrival time                                                   3.548                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.355                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.079
  Launch Clock Delay      :  3.234
  Clock Pessimism Removal :  -0.845

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.923       1.923         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143       2.066 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.581         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.245       2.826 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.408       3.234         _N299            
 CLMS_27_559/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_27_559/CR3                   tco                   0.172       3.406 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=3)        0.144       3.550         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [59]
 CLMS_27_559/D3                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                   3.550         Logic Levels: 0  
                                                                                   Logic: 0.172ns(54.430%), Route: 0.144ns(45.570%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.544       2.544         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.712 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.314         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287       3.601 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.478       4.079         _N299            
 CLMS_27_559/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.845       3.234                          
 clock uncertainty                                       0.000       3.234                          

 Hold time                                              -0.041       3.193                          

 Data required time                                                  3.193                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.193                          
 Data arrival time                                                   3.550                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.357                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L6Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.397  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.240
  Launch Clock Delay      :  2.843
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.306      26.306         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168      26.474 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      27.076         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.287      27.363 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.480      27.843         _N298            
 CLMS_63_607/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMS_63_607/Q0                    tco                   0.203      28.046 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=18)       0.551      28.597         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_57_613/Y0                    td                    0.224      28.821 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.765      29.586         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMS_33_631/Y3                    td                    0.108      29.694 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_6/LUT6D_inst_perm/L6
                                   net (fanout=8)        0.631      30.325         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
 CLMA_51_618/Y2                    td                    0.108      30.433 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_3/gateop_LUT6DL5Q_perm/L6
                                   net (fanout=7)        0.575      31.008         u_CORES/u_debug_core_0/u_rd_addr_gen/N487
 CLMS_27_619/CE                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                  31.008         Logic Levels: 3  
                                                                                   Logic: 0.643ns(20.316%), Route: 2.522ns(79.684%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.923      51.923         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      52.066 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      52.581         ntclkbufg_2      
 HCKB_213_517/CLKOUT               td                    0.245      52.826 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=42)       0.414      53.240         _N300            
 CLMS_27_619/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      53.240                          
 clock uncertainty                                      -0.050      53.190                          

 Setup time                                             -0.226      52.964                          

 Data required time                                                 52.964                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.964                          
 Data arrival time                                                  31.008                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.956                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L6Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.397  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.240
  Launch Clock Delay      :  2.843
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.306      26.306         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168      26.474 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      27.076         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.287      27.363 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.480      27.843         _N298            
 CLMS_63_607/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMS_63_607/Q0                    tco                   0.203      28.046 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=18)       0.551      28.597         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_57_613/Y0                    td                    0.224      28.821 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.765      29.586         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMS_33_631/Y3                    td                    0.108      29.694 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_6/LUT6D_inst_perm/L6
                                   net (fanout=8)        0.631      30.325         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
 CLMA_51_618/Y2                    td                    0.108      30.433 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_3/gateop_LUT6DL5Q_perm/L6
                                   net (fanout=7)        0.575      31.008         u_CORES/u_debug_core_0/u_rd_addr_gen/N487
 CLMS_27_619/CE                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                  31.008         Logic Levels: 3  
                                                                                   Logic: 0.643ns(20.316%), Route: 2.522ns(79.684%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.923      51.923         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      52.066 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      52.581         ntclkbufg_2      
 HCKB_213_517/CLKOUT               td                    0.245      52.826 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=42)       0.414      53.240         _N300            
 CLMS_27_619/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      53.240                          
 clock uncertainty                                      -0.050      53.190                          

 Setup time                                             -0.226      52.964                          

 Data required time                                                 52.964                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.964                          
 Data arrival time                                                  31.008                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.956                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L6Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.397  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.240
  Launch Clock Delay      :  2.843
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.306      26.306         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168      26.474 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      27.076         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.287      27.363 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.480      27.843         _N298            
 CLMS_63_607/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMS_63_607/Q0                    tco                   0.203      28.046 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=18)       0.551      28.597         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_57_613/Y0                    td                    0.224      28.821 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.765      29.586         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMS_33_631/Y3                    td                    0.108      29.694 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_6/LUT6D_inst_perm/L6
                                   net (fanout=8)        0.631      30.325         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
 CLMA_51_618/Y2                    td                    0.108      30.433 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_3/gateop_LUT6DL5Q_perm/L6
                                   net (fanout=7)        0.575      31.008         u_CORES/u_debug_core_0/u_rd_addr_gen/N487
 CLMS_27_619/CE                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                  31.008         Logic Levels: 3  
                                                                                   Logic: 0.643ns(20.316%), Route: 2.522ns(79.684%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.923      51.923         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      52.066 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      52.581         ntclkbufg_2      
 HCKB_213_517/CLKOUT               td                    0.245      52.826 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=42)       0.414      53.240         _N300            
 CLMS_27_619/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      53.240                          
 clock uncertainty                                      -0.050      53.190                          

 Setup time                                             -0.226      52.964                          

 Data required time                                                 52.964                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.964                          
 Data arrival time                                                  31.008                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.956                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.803  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.081
  Launch Clock Delay      :  2.278
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.967      25.967         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143      26.110 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      26.625         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.245      26.870 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.408      27.278         _N298            
 CLMA_63_594/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_63_594/Q3                    tco                   0.158      27.436 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.167      27.603         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_57_601/B5                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  27.603         Logic Levels: 0  
                                                                                   Logic: 0.158ns(48.615%), Route: 0.167ns(51.385%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.544       2.544         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.712 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.314         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287       3.601 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.480       4.081         _N299            
 CLMA_57_601/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       4.081                          
 clock uncertainty                                       0.050       4.131                          

 Hold time                                              -0.015       4.116                          

 Data required time                                                  4.116                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.116                          
 Data arrival time                                                  27.603                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.487                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.803  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.081
  Launch Clock Delay      :  2.278
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.967      25.967         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143      26.110 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      26.625         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.245      26.870 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.408      27.278         _N298            
 CLMA_63_594/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/CLK

 CLMA_63_594/Q0                    tco                   0.158      27.436 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/Q
                                   net (fanout=4)        0.168      27.604         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [3]
 CLMA_57_601/A5                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  27.604         Logic Levels: 0  
                                                                                   Logic: 0.158ns(48.466%), Route: 0.168ns(51.534%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.544       2.544         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.712 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.314         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287       3.601 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.480       4.081         _N299            
 CLMA_57_601/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       4.081                          
 clock uncertainty                                       0.050       4.131                          

 Hold time                                              -0.020       4.111                          

 Data required time                                                  4.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.111                          
 Data arrival time                                                  27.604                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.493                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.801  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.081
  Launch Clock Delay      :  2.280
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.967      25.967         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143      26.110 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      26.625         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.245      26.870 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.410      27.280         _N298            
 CLMA_63_606/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_63_606/Q0                    tco                   0.158      27.438 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=10)       0.239      27.677         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_57_600/M3                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D

 Data arrival time                                                  27.677         Logic Levels: 0  
                                                                                   Logic: 0.158ns(39.798%), Route: 0.239ns(60.202%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.544       2.544         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.712 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.314         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287       3.601 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.480       4.081         _N299            
 CLMA_57_600/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK
 clock pessimism                                         0.000       4.081                          
 clock uncertainty                                       0.050       4.131                          

 Hold time                                               0.043       4.174                          

 Data required time                                                  4.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.174                          
 Data arrival time                                                  27.677                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.503                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.803  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.280
  Launch Clock Delay      :  4.083
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.554      77.554         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168      77.722 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602      78.324         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287      78.611 f       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.472      79.083         _N299            
 CLMA_63_600/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_63_600/CR0                   tco                   0.227      79.310 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=2)        0.656      79.966         u_CORES/id_o [2] 
 CLMA_63_606/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                  79.966         Logic Levels: 0  
                                                                                   Logic: 0.227ns(25.708%), Route: 0.656ns(74.292%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.967     125.967         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143     126.110 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     126.625         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.245     126.870 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.410     127.280         _N298            
 CLMA_63_606/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.280                          
 clock uncertainty                                      -0.050     127.230                          

 Setup time                                             -0.136     127.094                          

 Data required time                                                127.094                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.094                          
 Data arrival time                                                  79.966                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.128                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.801  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.280
  Launch Clock Delay      :  4.081
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.554      77.554         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168      77.722 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602      78.324         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287      78.611 f       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.470      79.081         _N299            
 CLMS_75_601/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMS_75_601/Q0                    tco                   0.204      79.285 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.580      79.865         u_CORES/conf_sel [0]
 CLMA_63_606/CE                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  79.865         Logic Levels: 0  
                                                                                   Logic: 0.204ns(26.020%), Route: 0.580ns(73.980%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.967     125.967         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143     126.110 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     126.625         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.245     126.870 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.410     127.280         _N298            
 CLMA_63_606/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.280                          
 clock uncertainty                                      -0.050     127.230                          

 Setup time                                             -0.226     127.004                          

 Data required time                                                127.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.004                          
 Data arrival time                                                  79.865                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.139                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.801  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.280
  Launch Clock Delay      :  4.081
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.554      77.554         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168      77.722 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602      78.324         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287      78.611 f       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.470      79.081         _N299            
 CLMS_75_601/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMS_75_601/Q0                    tco                   0.204      79.285 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.580      79.865         u_CORES/conf_sel [0]
 CLMS_63_607/CE                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  79.865         Logic Levels: 0  
                                                                                   Logic: 0.204ns(26.020%), Route: 0.580ns(73.980%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.967     125.967         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143     126.110 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     126.625         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.245     126.870 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.410     127.280         _N298            
 CLMS_63_607/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.280                          
 clock uncertainty                                      -0.050     127.230                          

 Setup time                                             -0.226     127.004                          

 Data required time                                                127.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.004                          
 Data arrival time                                                  79.865                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.139                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.270  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.843
  Launch Clock Delay      :  3.113
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.807     126.807         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143     126.950 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515     127.465         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.245     127.710 f       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.403     128.113         _N299            
 CLMA_63_600/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_perm/CLK

 CLMA_63_600/Q1                    tco                   0.159     128.272 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.160     128.432         u_CORES/id_o [4] 
 CLMA_63_606/M0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 128.432         Logic Levels: 0  
                                                                                   Logic: 0.159ns(49.843%), Route: 0.160ns(50.157%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.306     126.306         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168     126.474 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602     127.076         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.287     127.363 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.480     127.843         _N298            
 CLMA_63_606/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.843                          
 clock uncertainty                                       0.050     127.893                          

 Hold time                                              -0.049     127.844                          

 Data required time                                                127.844                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.844                          
 Data arrival time                                                 128.432                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.588                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.272  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.841
  Launch Clock Delay      :  3.113
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.807     126.807         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143     126.950 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515     127.465         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.245     127.710 f       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.403     128.113         _N299            
 CLMA_63_600/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_perm/CLK

 CLMA_63_600/Q1                    tco                   0.159     128.272 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.160     128.432         u_CORES/id_o [4] 
 CLMA_63_594/M2                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 128.432         Logic Levels: 0  
                                                                                   Logic: 0.159ns(49.843%), Route: 0.160ns(50.157%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.306     126.306         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168     126.474 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602     127.076         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.287     127.363 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.478     127.841         _N298            
 CLMA_63_594/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.841                          
 clock uncertainty                                       0.050     127.891                          

 Hold time                                              -0.049     127.842                          

 Data required time                                                127.842                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.842                          
 Data arrival time                                                 128.432                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.590                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.270  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.843
  Launch Clock Delay      :  3.113
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.807     126.807         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143     126.950 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515     127.465         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.245     127.710 f       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.403     128.113         _N299            
 CLMA_63_600/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_63_600/CR2                   tco                   0.173     128.286 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=2)        0.260     128.546         u_CORES/id_o [0] 
 CLMA_63_606/M3                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 128.546         Logic Levels: 0  
                                                                                   Logic: 0.173ns(39.954%), Route: 0.260ns(60.046%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.306     126.306         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168     126.474 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602     127.076         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.287     127.363 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.480     127.843         _N298            
 CLMA_63_606/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.843                          
 clock uncertainty                                       0.050     127.893                          

 Hold time                                               0.043     127.936                          

 Data required time                                                127.936                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.936                          
 Data arrival time                                                 128.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.610                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/lut_index[9]/opit_0_inv_AQ_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.467
  Launch Clock Delay      :  4.082
  Clock Pessimism Removal :  0.540

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.464       4.082         _N301            
 CLMA_21_775/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_775/Q0                    tco                   0.185       4.267 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=68)       0.985       5.252         nt_hdmi_in_nreset
 CLMS_45_739/RSCO                  td                    0.094       5.346 r       i2c_config_m0/state_3/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       5.346         _N33             
 CLMS_45_745/RSCO                  td                    0.075       5.421 r       i2c_config_m0/i2c_master_top_m0/txr[5]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.421         _N32             
 CLMS_45_751/RSCO                  td                    0.075       5.496 r       i2c_config_m0/lut_index[3]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.496         _N31             
 CLMS_45_757/RSCO                  td                    0.075       5.571 r       i2c_config_m0/lut_index[7]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=2)        0.000       5.571         _N30             
 CLMS_45_769/RSCI                                                          r       i2c_config_m0/lut_index[9]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   5.571         Logic Levels: 4  
                                                                                   Logic: 0.504ns(33.848%), Route: 0.985ns(66.152%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      22.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.389      23.467         _N301            
 CLMS_45_769/CLK                                                           r       i2c_config_m0/lut_index[9]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.540      24.007                          
 clock uncertainty                                      -0.150      23.857                          

 Recovery time                                          -0.226      23.631                          

 Data required time                                                 23.631                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.631                          
 Data arrival time                                                   5.571                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.060                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/lut_index[7]/opit_0_inv_AQ_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.077  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.465
  Launch Clock Delay      :  4.082
  Clock Pessimism Removal :  0.540

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.464       4.082         _N301            
 CLMA_21_775/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_775/Q0                    tco                   0.185       4.267 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=68)       0.985       5.252         nt_hdmi_in_nreset
 CLMS_45_739/RSCO                  td                    0.094       5.346 r       i2c_config_m0/state_3/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       5.346         _N33             
 CLMS_45_745/RSCO                  td                    0.075       5.421 r       i2c_config_m0/i2c_master_top_m0/txr[5]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.421         _N32             
 CLMS_45_751/RSCO                  td                    0.075       5.496 r       i2c_config_m0/lut_index[3]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.496         _N31             
 CLMS_45_757/RSCI                                                          r       i2c_config_m0/lut_index[7]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   5.496         Logic Levels: 3  
                                                                                   Logic: 0.429ns(30.339%), Route: 0.985ns(69.661%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      22.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.387      23.465         _N301            
 CLMS_45_757/CLK                                                           r       i2c_config_m0/lut_index[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.540      24.005                          
 clock uncertainty                                      -0.150      23.855                          

 Recovery time                                          -0.226      23.629                          

 Data required time                                                 23.629                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.629                          
 Data arrival time                                                   5.496                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.133                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.473
  Launch Clock Delay      :  4.082
  Clock Pessimism Removal :  0.540

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.464       4.082         _N301            
 CLMA_21_775/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_775/Q0                    tco                   0.185       4.267 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=68)       0.655       4.922         nt_hdmi_in_nreset
 CLMA_27_738/RSCO                  td                    0.094       5.016 r       i2c_config_m0/i2c_master_top_m0/byte_controller/shift/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       5.016         _N14             
 CLMA_27_744/RSCO                  td                    0.075       5.091 r       i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[1]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=1)        0.000       5.091         _N13             
 CLMA_27_750/RSCO                  td                    0.075       5.166 r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.166         _N12             
 CLMA_27_756/RSCO                  td                    0.075       5.241 r       i2c_config_m0/i2c_master_top_m0/write/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       5.241         _N11             
 CLMA_27_768/RSCO                  td                    0.075       5.316 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_13/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=6)        0.000       5.316         _N10             
 CLMA_27_774/RSCO                  td                    0.075       5.391 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=1)        0.000       5.391         _N9              
 CLMA_27_780/RSCO                  td                    0.075       5.466 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       5.466         _N8              
 CLMA_27_786/RSCI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   5.466         Logic Levels: 7  
                                                                                   Logic: 0.729ns(52.673%), Route: 0.655ns(47.327%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      22.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.395      23.473         _N301            
 CLMA_27_786/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.540      24.013                          
 clock uncertainty                                      -0.150      23.863                          

 Recovery time                                          -0.226      23.637                          

 Data required time                                                 23.637                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.637                          
 Data arrival time                                                   5.466                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.171                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[3]/opit_0_inv_AQ_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.081
  Launch Clock Delay      :  3.472
  Clock Pessimism Removal :  -0.540

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.394       3.472         _N301            
 CLMA_21_775/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_775/Q0                    tco                   0.158       3.630 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=68)       0.246       3.876         nt_hdmi_in_nreset
 CLMA_33_780/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[3]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   3.876         Logic Levels: 0  
                                                                                   Logic: 0.158ns(39.109%), Route: 0.246ns(60.891%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.463       4.081         _N301            
 CLMA_33_780/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[3]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.540       3.541                          
 clock uncertainty                                       0.000       3.541                          

 Removal time                                           -0.064       3.477                          

 Data required time                                                  3.477                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.477                          
 Data arrival time                                                   3.876                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.399                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.083
  Launch Clock Delay      :  3.472
  Clock Pessimism Removal :  -0.581

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.394       3.472         _N301            
 CLMA_21_775/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_775/Q0                    tco                   0.158       3.630 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=68)       0.243       3.873         nt_hdmi_in_nreset
 CLMA_21_781/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   3.873         Logic Levels: 0  
                                                                                   Logic: 0.158ns(39.401%), Route: 0.243ns(60.599%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.465       4.083         _N301            
 CLMA_21_781/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.581       3.502                          
 clock uncertainty                                       0.000       3.502                          

 Removal time                                           -0.064       3.438                          

 Data required time                                                  3.438                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.438                          
 Data arrival time                                                   3.873                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.435                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.080
  Launch Clock Delay      :  3.472
  Clock Pessimism Removal :  -0.540

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.394       3.472         _N301            
 CLMA_21_775/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_775/Q0                    tco                   0.158       3.630 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=68)       0.309       3.939         nt_hdmi_in_nreset
 CLMS_33_775/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.939         Logic Levels: 0  
                                                                                   Logic: 0.158ns(33.833%), Route: 0.309ns(66.167%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.462       4.080         _N301            
 CLMS_33_775/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.540       3.540                          
 clock uncertainty                                       0.000       3.540                          

 Removal time                                           -0.064       3.476                          

 Data required time                                                  3.476                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.476                          
 Data arrival time                                                   3.939                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.463                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][27]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.194  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.013
  Launch Clock Delay      :  3.501
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.481       3.501         _N302            
 CLMA_45_612/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_45_612/Q1                    tco                   0.185       3.686 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=170)      0.648       4.334         u_CORES/u_debug_core_0/resetn
 CLMA_33_552/RSCO                  td                    0.094       4.428 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[51]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       4.428         _N90             
 CLMA_33_558/RSCO                  td                    0.075       4.503 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[25]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.503         _N89             
 CLMA_33_564/RSCO                  td                    0.075       4.578 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[57]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=6)        0.000       4.578         _N88             
 CLMA_33_570/RSCO                  td                    0.075       4.653 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[35]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.653         _N87             
 CLMA_33_576/RSCO                  td                    0.075       4.728 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[42]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       4.728         _N86             
 CLMA_33_582/RSCO                  td                    0.075       4.803 r       u_CORES/u_debug_core_0/TRIG0_ff[1][52]/opit_0_inv/RSCO
                                   net (fanout=6)        0.000       4.803         _N85             
 CLMA_33_588/RSCO                  td                    0.075       4.878 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[50]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.878         _N84             
 CLMA_33_594/RSCO                  td                    0.075       4.953 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.953         _N83             
 CLMA_33_600/RSCO                  td                    0.075       5.028 r       u_CORES/u_debug_core_0/data_pipe[1][29]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       5.028         _N82             
 CLMA_33_606/RSCI                                                          r       u_CORES/u_debug_core_0/data_pipe[0][27]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   5.028         Logic Levels: 9  
                                                                                   Logic: 0.879ns(57.564%), Route: 0.648ns(42.436%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729    1000.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1000.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1001.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1001.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1002.352         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.245    1002.597 r       HCKBROUTE_157/CLKOUT
                                   net (fanout=303)      0.416    1003.013         _N303            
 CLMA_33_606/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][27]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.294    1003.307                          
 clock uncertainty                                      -0.050    1003.257                          

 Recovery time                                          -0.226    1003.031                          

 Data required time                                               1003.031                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.031                          
 Data arrival time                                                   5.028                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.003                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][27]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.194  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.013
  Launch Clock Delay      :  3.501
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.481       3.501         _N302            
 CLMA_45_612/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_45_612/Q1                    tco                   0.185       3.686 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=170)      0.648       4.334         u_CORES/u_debug_core_0/resetn
 CLMA_33_552/RSCO                  td                    0.094       4.428 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[51]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       4.428         _N90             
 CLMA_33_558/RSCO                  td                    0.075       4.503 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[25]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.503         _N89             
 CLMA_33_564/RSCO                  td                    0.075       4.578 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[57]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=6)        0.000       4.578         _N88             
 CLMA_33_570/RSCO                  td                    0.075       4.653 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[35]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.653         _N87             
 CLMA_33_576/RSCO                  td                    0.075       4.728 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[42]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       4.728         _N86             
 CLMA_33_582/RSCO                  td                    0.075       4.803 r       u_CORES/u_debug_core_0/TRIG0_ff[1][52]/opit_0_inv/RSCO
                                   net (fanout=6)        0.000       4.803         _N85             
 CLMA_33_588/RSCO                  td                    0.075       4.878 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[50]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.878         _N84             
 CLMA_33_594/RSCO                  td                    0.075       4.953 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.953         _N83             
 CLMA_33_600/RSCO                  td                    0.075       5.028 r       u_CORES/u_debug_core_0/data_pipe[1][29]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       5.028         _N82             
 CLMA_33_606/RSCI                                                          r       u_CORES/u_debug_core_0/data_pipe[1][27]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   5.028         Logic Levels: 9  
                                                                                   Logic: 0.879ns(57.564%), Route: 0.648ns(42.436%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729    1000.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1000.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1001.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1001.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1002.352         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.245    1002.597 r       HCKBROUTE_157/CLKOUT
                                   net (fanout=303)      0.416    1003.013         _N303            
 CLMA_33_606/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][27]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.294    1003.307                          
 clock uncertainty                                      -0.050    1003.257                          

 Recovery time                                          -0.226    1003.031                          

 Data required time                                               1003.031                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.031                          
 Data arrival time                                                   5.028                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.003                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][28]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.194  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.013
  Launch Clock Delay      :  3.501
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.481       3.501         _N302            
 CLMA_45_612/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_45_612/Q1                    tco                   0.185       3.686 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=170)      0.648       4.334         u_CORES/u_debug_core_0/resetn
 CLMA_33_552/RSCO                  td                    0.094       4.428 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[51]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       4.428         _N90             
 CLMA_33_558/RSCO                  td                    0.075       4.503 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[25]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.503         _N89             
 CLMA_33_564/RSCO                  td                    0.075       4.578 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[57]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=6)        0.000       4.578         _N88             
 CLMA_33_570/RSCO                  td                    0.075       4.653 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[35]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.653         _N87             
 CLMA_33_576/RSCO                  td                    0.075       4.728 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[42]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       4.728         _N86             
 CLMA_33_582/RSCO                  td                    0.075       4.803 r       u_CORES/u_debug_core_0/TRIG0_ff[1][52]/opit_0_inv/RSCO
                                   net (fanout=6)        0.000       4.803         _N85             
 CLMA_33_588/RSCO                  td                    0.075       4.878 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[50]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.878         _N84             
 CLMA_33_594/RSCO                  td                    0.075       4.953 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.953         _N83             
 CLMA_33_600/RSCO                  td                    0.075       5.028 r       u_CORES/u_debug_core_0/data_pipe[1][29]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       5.028         _N82             
 CLMA_33_606/RSCI                                                          r       u_CORES/u_debug_core_0/data_pipe[2][28]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   5.028         Logic Levels: 9  
                                                                                   Logic: 0.879ns(57.564%), Route: 0.648ns(42.436%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729    1000.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1000.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1001.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1001.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1002.352         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.245    1002.597 r       HCKBROUTE_157/CLKOUT
                                   net (fanout=303)      0.416    1003.013         _N303            
 CLMA_33_606/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[2][28]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.294    1003.307                          
 clock uncertainty                                      -0.050    1003.257                          

 Recovery time                                          -0.226    1003.031                          

 Data required time                                               1003.031                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.031                          
 Data arrival time                                                   5.028                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.003                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][47]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.505
  Launch Clock Delay      :  3.008
  Clock Pessimism Removal :  -0.423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729       0.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091       0.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746       1.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143       1.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.352         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.245       2.597 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.411       3.008         _N302            
 CLMA_45_612/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_45_612/Q1                    tco                   0.158       3.166 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=170)      0.219       3.385         u_CORES/u_debug_core_0/resetn
 CLMA_21_612/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[0][47]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   3.385         Logic Levels: 0  
                                                                                   Logic: 0.158ns(41.910%), Route: 0.219ns(58.090%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.485       3.505         _N302            
 CLMA_21_612/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][47]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.423       3.082                          
 clock uncertainty                                       0.000       3.082                          

 Removal time                                           -0.064       3.018                          

 Data required time                                                  3.018                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.018                          
 Data arrival time                                                   3.385                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.367                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][51]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.505
  Launch Clock Delay      :  3.008
  Clock Pessimism Removal :  -0.423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729       0.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091       0.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746       1.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143       1.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.352         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.245       2.597 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.411       3.008         _N302            
 CLMA_45_612/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_45_612/Q1                    tco                   0.158       3.166 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=170)      0.219       3.385         u_CORES/u_debug_core_0/resetn
 CLMA_21_612/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[0][51]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   3.385         Logic Levels: 0  
                                                                                   Logic: 0.158ns(41.910%), Route: 0.219ns(58.090%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.485       3.505         _N302            
 CLMA_21_612/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][51]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.423       3.082                          
 clock uncertainty                                       0.000       3.082                          

 Removal time                                           -0.064       3.018                          

 Data required time                                                  3.018                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.018                          
 Data arrival time                                                   3.385                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.367                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][47]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.505
  Launch Clock Delay      :  3.008
  Clock Pessimism Removal :  -0.423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729       0.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091       0.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746       1.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143       1.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.352         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.245       2.597 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.411       3.008         _N302            
 CLMA_45_612/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_45_612/Q1                    tco                   0.158       3.166 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=170)      0.219       3.385         u_CORES/u_debug_core_0/resetn
 CLMA_21_612/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[1][47]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   3.385         Logic Levels: 0  
                                                                                   Logic: 0.158ns(41.910%), Route: 0.219ns(58.090%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.485       3.505         _N302            
 CLMA_21_612/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][47]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.423       3.082                          
 clock uncertainty                                       0.000       3.082                          

 Removal time                                           -0.064       3.018                          

 Data required time                                                  3.018                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.018                          
 Data arrival time                                                   3.385                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.367                          
====================================================================================================

====================================================================================================

Startpoint  : vin_vs_d2/opit_0_inv/CLK
Endpoint    : vout_vs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.478       3.498         _N302            
 CLMA_21_655/CLK                                                           r       vin_vs_d2/opit_0_inv/CLK

 CLMA_21_655/Q0                    tco                   0.185       3.683 f       vin_vs_d2/opit_0_inv/Q
                                   net (fanout=3)        2.557       6.240         nt_vout_vs       
 IOLHR_16_222/DO_P                 td                    1.172       7.412 f       vout_vs_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       7.412         vout_vs_obuf/ntO 
 IOBD_0_222/PAD                    td                    2.100       9.512 f       vout_vs_obuf/opit_0/O
                                   net (fanout=1)        0.121       9.633         vout_vs          
 AA24                                                                      f       vout_vs (port)   

 Data arrival time                                                   9.633         Logic Levels: 2  
                                                                                   Logic: 3.457ns(56.349%), Route: 2.678ns(43.651%)
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : hdmi_nreset (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.464       4.082         _N301            
 CLMA_21_775/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_775/Q0                    tco                   0.185       4.267 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=68)       1.263       5.530         nt_hdmi_in_nreset
 IOLHR_16_642/DO_P                 td                    1.172       6.702 f       hdmi_nreset_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       6.702         hdmi_nreset_obuf/ntO
 IOBS_0_642/PAD                    td                    2.618       9.320 f       hdmi_nreset_obuf/opit_0/O
                                   net (fanout=1)        0.148       9.468         hdmi_nreset      
 G26                                                                       f       hdmi_nreset (port)

 Data arrival time                                                   9.468         Logic Levels: 2  
                                                                                   Logic: 3.975ns(73.802%), Route: 1.411ns(26.198%)
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : hdmi_in_nreset (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.464       4.082         _N301            
 CLMA_21_775/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_775/Q0                    tco                   0.185       4.267 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=68)       1.122       5.389         nt_hdmi_in_nreset
 IOLHR_16_900/DO_P                 td                    1.172       6.561 f       hdmi_in_nreset_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       6.561         hdmi_in_nreset_obuf/ntO
 IOBS_0_900/PAD                    td                    2.618       9.179 f       hdmi_in_nreset_obuf/opit_0/O
                                   net (fanout=1)        0.135       9.314         hdmi_in_nreset   
 J16                                                                       f       hdmi_in_nreset (port)

 Data arrival time                                                   9.314         Logic Levels: 2  
                                                                                   Logic: 3.975ns(75.975%), Route: 1.257ns(24.025%)
====================================================================================================

====================================================================================================

Startpoint  : vin_vs (port)
Endpoint    : vin_vs_d0/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H26                                                     0.000       0.000 f       vin_vs (port)    
                                   net (fanout=1)        0.155       0.155         vin_vs           
 IOBD_0_648/DIN                    td                    0.646       0.801 f       vin_vs_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.801         vin_vs_ibuf/ntD  
 IOLHR_16_648/DI_TO_CLK            td                    0.091       0.892 f       vin_vs_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.297       1.189         nt_vin_vs        
 CLMA_27_648/M3                                                            f       vin_vs_d0/opit_0_inv/D

 Data arrival time                                                   1.189         Logic Levels: 2  
                                                                                   Logic: 0.737ns(61.985%), Route: 0.452ns(38.015%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_sda (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J21                                                     0.000       0.000 f       hdmi_sda (port)  
                                   net (fanout=1)        0.091       0.091         nt_hdmi_sda      
 IOBS_0_768/DIN                    td                    0.646       0.737 f       i2c_config_m0.i2c_sda_tri/opit_0/O
                                   net (fanout=1)        0.000       0.737         i2c_config_m0.i2c_sda_tri/ntI
 IOLHR_16_768/DI_TO_CLK            td                    0.091       0.828 f       i2c_config_m0.i2c_sda_tri/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.410       1.238         _N1              
 CLMS_33_751/M0                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/D

 Data arrival time                                                   1.238         Logic Levels: 2  
                                                                                   Logic: 0.737ns(59.532%), Route: 0.501ns(40.468%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_scl (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G21                                                     0.000       0.000 f       hdmi_scl (port)  
                                   net (fanout=1)        0.138       0.138         nt_hdmi_scl      
 IOBS_0_780/DIN                    td                    0.646       0.784 f       i2c_config_m0.i2c_scl_tri/opit_0/O
                                   net (fanout=1)        0.000       0.784         i2c_config_m0.i2c_scl_tri/ntI
 IOLHR_16_780/DI_TO_CLK            td                    0.091       0.875 f       i2c_config_m0.i2c_scl_tri/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.385       1.260         _N0              
 CLMA_27_774/M0                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/D

 Data arrival time                                                   1.260         Logic Levels: 2  
                                                                                   Logic: 0.737ns(58.492%), Route: 0.523ns(41.508%)
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : sys_reset_n_u0/timer_cnt[7]/opit_0_inv_AQ_perm/CLK
Endpoint    : sys_reset_n_u0/timer_cnt[12]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.315
  Launch Clock Delay      :  2.753
  Clock Pessimism Removal :  0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.324       2.753         _N301            
 CLMA_21_786/CLK                                                           r       sys_reset_n_u0/timer_cnt[7]/opit_0_inv_AQ_perm/CLK

 CLMA_21_786/Q2                    tco                   0.125       2.878 f       sys_reset_n_u0/timer_cnt[6]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.405       3.283         sys_reset_n_u0/timer_cnt [6]
 CLMA_21_774/Y2                    td                    0.122       3.405 f       sys_reset_n_u0/N3_mux8_3/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.075       3.480         sys_reset_n_u0/_N670
 CLMA_21_774/Y3                    td                    0.066       3.546 f       sys_reset_n_u0/N3_mux6_3/gateop_perm/L6
                                   net (fanout=1)        0.143       3.689         sys_reset_n_u0/_N57
 CLMA_21_775/Y3                    td                    0.040       3.729 r       sys_reset_n_u0/N3_mux9/gateop_perm/L6
                                   net (fanout=4)        0.215       3.944         sys_reset_n_u0/N3
 CLMA_21_780/CECO                  td                    0.088       4.032 r       sys_reset_n_u0/timer_cnt[3]/opit_0_inv_AQ/CECO
                                   net (fanout=4)        0.000       4.032         _N144            
 CLMA_21_786/CECO                  td                    0.088       4.120 r       sys_reset_n_u0/timer_cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.120         _N143            
 CLMA_21_792/CECO                  td                    0.088       4.208 r       sys_reset_n_u0/timer_cnt[11]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=1)        0.000       4.208         _N142            
 CLMA_21_798/CECI                                                          r       sys_reset_n_u0/timer_cnt[12]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   4.208         Logic Levels: 6  
                                                                                   Logic: 0.617ns(42.405%), Route: 0.838ns(57.595%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      21.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.278      22.315         _N301            
 CLMA_21_798/CLK                                                           r       sys_reset_n_u0/timer_cnt[12]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.425      22.740                          
 clock uncertainty                                      -0.150      22.590                          

 Setup time                                             -0.116      22.474                          

 Data required time                                                 22.474                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.474                          
 Data arrival time                                                   4.208                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.266                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.315
  Launch Clock Delay      :  2.755
  Clock Pessimism Removal :  0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.326       2.755         _N301            
 CLMA_21_799/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMA_21_799/Q0                    tco                   0.125       2.880 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.230       3.110         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [12]
 CLMA_27_798/Y1                    td                    0.070       3.180 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/gateop_perm/L6
                                   net (fanout=1)        0.234       3.414         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1022
 CLMS_27_787/Y1                    td                    0.070       3.484 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/L6
                                   net (fanout=3)        0.075       3.559         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1024
 CLMA_27_786/Y3                    td                    0.123       3.682 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/LUT6_inst_perm/L6
                                   net (fanout=4)        0.220       3.902         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMA_21_781/CECO                  td                    0.088       3.990 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       3.990         _N139            
 CLMA_21_787/CECO                  td                    0.088       4.078 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.078         _N138            
 CLMA_21_793/CECO                  td                    0.088       4.166 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.166         _N137            
 CLMA_21_799/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   4.166         Logic Levels: 6  
                                                                                   Logic: 0.652ns(46.208%), Route: 0.759ns(53.792%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      21.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.278      22.315         _N301            
 CLMA_21_799/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.440      22.755                          
 clock uncertainty                                      -0.150      22.605                          

 Setup time                                             -0.116      22.489                          

 Data required time                                                 22.489                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.489                          
 Data arrival time                                                   4.166                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.323                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/timer_cnt[7]/opit_0_inv_AQ_perm/CLK
Endpoint    : sys_reset_n_u0/timer_cnt[11]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.314
  Launch Clock Delay      :  2.753
  Clock Pessimism Removal :  0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.324       2.753         _N301            
 CLMA_21_786/CLK                                                           r       sys_reset_n_u0/timer_cnt[7]/opit_0_inv_AQ_perm/CLK

 CLMA_21_786/Q2                    tco                   0.125       2.878 f       sys_reset_n_u0/timer_cnt[6]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.405       3.283         sys_reset_n_u0/timer_cnt [6]
 CLMA_21_774/Y2                    td                    0.122       3.405 f       sys_reset_n_u0/N3_mux8_3/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.075       3.480         sys_reset_n_u0/_N670
 CLMA_21_774/Y3                    td                    0.066       3.546 f       sys_reset_n_u0/N3_mux6_3/gateop_perm/L6
                                   net (fanout=1)        0.143       3.689         sys_reset_n_u0/_N57
 CLMA_21_775/Y3                    td                    0.040       3.729 r       sys_reset_n_u0/N3_mux9/gateop_perm/L6
                                   net (fanout=4)        0.215       3.944         sys_reset_n_u0/N3
 CLMA_21_780/CECO                  td                    0.088       4.032 r       sys_reset_n_u0/timer_cnt[3]/opit_0_inv_AQ/CECO
                                   net (fanout=4)        0.000       4.032         _N144            
 CLMA_21_786/CECO                  td                    0.088       4.120 r       sys_reset_n_u0/timer_cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.120         _N143            
 CLMA_21_792/CECI                                                          r       sys_reset_n_u0/timer_cnt[11]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   4.120         Logic Levels: 5  
                                                                                   Logic: 0.529ns(38.698%), Route: 0.838ns(61.302%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      21.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.277      22.314         _N301            
 CLMA_21_792/CLK                                                           r       sys_reset_n_u0/timer_cnt[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.425      22.739                          
 clock uncertainty                                      -0.150      22.589                          

 Setup time                                             -0.116      22.473                          

 Data required time                                                 22.473                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.473                          
 Data arrival time                                                   4.120                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.353                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/state[1]/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/state[2]/opit_0_inv_L6Q_perm/I4
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.746
  Launch Clock Delay      :  2.305
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.268       2.305         _N301            
 CLMA_45_744/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/state[1]/opit_0_inv_L6Q_perm/CLK

 CLMA_45_744/Q0                    tco                   0.103       2.408 r       i2c_config_m0/i2c_master_top_m0/state[1]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=18)       0.061       2.469         i2c_config_m0/i2c_master_top_m0/state [1]
 CLMS_45_745/D4                                                            r       i2c_config_m0/i2c_master_top_m0/state[2]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   2.469         Logic Levels: 0  
                                                                                   Logic: 0.103ns(62.805%), Route: 0.061ns(37.195%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.317       2.746         _N301            
 CLMS_45_745/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/state[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.425       2.321                          
 clock uncertainty                                       0.000       2.321                          

 Hold time                                              -0.021       2.300                          

 Data required time                                                  2.300                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.300                          
 Data arrival time                                                   2.469                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.169                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/M
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.748
  Launch Clock Delay      :  2.307
  Clock Pessimism Removal :  -0.441

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.270       2.307         _N301            
 CLMA_45_732/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/CLK

 CLMA_45_732/Q0                    tco                   0.103       2.410 r       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/L7Q
                                   net (fanout=16)       0.060       2.470         i2c_config_m0/i2c_master_top_m0/state [0]
 CLMA_45_732/M0                                                            r       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/M

 Data arrival time                                                   2.470         Logic Levels: 0  
                                                                                   Logic: 0.103ns(63.190%), Route: 0.060ns(36.810%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.319       2.748         _N301            
 CLMA_45_732/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                        -0.441       2.307                          
 clock uncertainty                                       0.000       2.307                          

 Hold time                                              -0.008       2.299                          

 Data required time                                                  2.299                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.299                          
 Data arrival time                                                   2.470                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.171                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_0/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.748
  Launch Clock Delay      :  2.307
  Clock Pessimism Removal :  -0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.270       2.307         _N301            
 CLMS_27_751/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4/opit_0_inv_L6Q_perm/CLK

 CLMS_27_751/Q0                    tco                   0.103       2.410 r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=7)        0.060       2.470         i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4
 CLMS_27_751/D5                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_0/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   2.470         Logic Levels: 0  
                                                                                   Logic: 0.103ns(63.190%), Route: 0.060ns(36.810%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.319       2.748         _N301            
 CLMS_27_751/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_0/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.440       2.308                          
 clock uncertainty                                       0.000       2.308                          

 Hold time                                              -0.011       2.297                          

 Data required time                                                  2.297                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.297                          
 Data arrival time                                                   2.470                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.173                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[4][28]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/DATA_ff[0][27]/opit_0/D
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.051
  Launch Clock Delay      :  2.401
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_157/CLKOUT
                                   net (fanout=303)      0.344       2.401         _N303            
 CLMS_33_607/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[4][28]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMS_33_607/CR1                   tco                   0.142       2.543 f       u_CORES/u_debug_core_0/data_pipe[4][28]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=1)        1.129       3.672         u_CORES/u_debug_core_0/data_pipe[4] [27]
 CLMS_33_625/M3                                                            f       u_CORES/u_debug_core_0/DATA_ff[0][27]/opit_0/D

 Data arrival time                                                   3.672         Logic Levels: 0  
                                                                                   Logic: 0.142ns(11.172%), Route: 1.129ns(88.828%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445    1000.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1000.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1001.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.564         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.195    1001.759 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.292    1002.051         _N302            
 CLMS_33_625/CLK                                                           r       u_CORES/u_debug_core_0/DATA_ff[0][27]/opit_0/CLK
 clock pessimism                                         0.203    1002.254                          
 clock uncertainty                                      -0.050    1002.204                          

 Setup time                                             -0.005    1002.199                          

 Data required time                                               1002.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.199                          
 Data arrival time                                                   3.672                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.527                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L6Q_perm/I4
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.141  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.048
  Launch Clock Delay      :  2.392
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.335       2.392         _N302            
 CLMS_75_613/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L6Q_perm/CLK

 CLMS_75_613/Q0                    tco                   0.125       2.517 f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=5)        1.061       3.578         u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [6]
 CLMS_75_607/A4                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   3.578         Logic Levels: 0  
                                                                                   Logic: 0.125ns(10.540%), Route: 1.061ns(89.460%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445    1000.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1000.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1001.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.564         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.195    1001.759 r       HCKBROUTE_157/CLKOUT
                                   net (fanout=303)      0.289    1002.048         _N303            
 CLMS_75_607/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.203    1002.251                          
 clock uncertainty                                      -0.050    1002.201                          

 Setup time                                             -0.078    1002.123                          

 Data required time                                               1002.123                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.123                          
 Data arrival time                                                   3.578                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.545                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[2][42]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][43]/opit_0_inv_L6QL5Q1_perm/I1
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.148  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.052
  Launch Clock Delay      :  2.403
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_157/CLKOUT
                                   net (fanout=303)      0.346       2.403         _N303            
 CLMA_27_606/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[2][42]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_27_606/Q1                    tco                   0.125       2.528 f       u_CORES/u_debug_core_0/data_pipe[2][42]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=1)        0.976       3.504         u_CORES/u_debug_core_0/data_pipe[2] [42]
 CLMA_21_630/C1                                                            f       u_CORES/u_debug_core_0/data_pipe[3][43]/opit_0_inv_L6QL5Q1_perm/I1

 Data arrival time                                                   3.504         Logic Levels: 0  
                                                                                   Logic: 0.125ns(11.353%), Route: 0.976ns(88.647%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445    1000.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1000.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1001.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.564         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.195    1001.759 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.293    1002.052         _N302            
 CLMA_21_630/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[3][43]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.203    1002.255                          
 clock uncertainty                                      -0.050    1002.205                          

 Setup time                                             -0.134    1002.071                          

 Data required time                                               1002.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.071                          
 Data arrival time                                                   3.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.567                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[0][13]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][13]/opit_0_inv_L6QL5Q1_perm/I4
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.391
  Launch Clock Delay      :  2.044
  Clock Pessimism Removal :  -0.346

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445       0.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073       0.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493       1.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.564         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.195       1.759 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.285       2.044         _N302            
 CLMA_45_648/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][13]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_45_648/CR1                   tco                   0.123       2.167 r       u_CORES/u_debug_core_0/data_pipe[0][13]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=1)        0.109       2.276         u_CORES/u_debug_core_0/data_pipe[0] [12]
 CLMA_45_648/D4                                                            r       u_CORES/u_debug_core_0/data_pipe[1][13]/opit_0_inv_L6QL5Q1_perm/I4

 Data arrival time                                                   2.276         Logic Levels: 0  
                                                                                   Logic: 0.123ns(53.017%), Route: 0.109ns(46.983%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.334       2.391         _N302            
 CLMA_45_648/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][13]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.346       2.045                          
 clock uncertainty                                       0.000       2.045                          

 Hold time                                              -0.018       2.027                          

 Data required time                                                  2.027                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.027                          
 Data arrival time                                                   2.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.249                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[0][15]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][15]/opit_0_inv_L6QL5Q1_perm/I4
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.394
  Launch Clock Delay      :  2.048
  Clock Pessimism Removal :  -0.346

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445       0.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073       0.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493       1.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.564         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.195       1.759 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.289       2.048         _N302            
 CLMS_33_643/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][15]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMS_33_643/CR1                   tco                   0.123       2.171 r       u_CORES/u_debug_core_0/data_pipe[0][15]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=1)        0.109       2.280         u_CORES/u_debug_core_0/data_pipe[0] [14]
 CLMS_33_643/C4                                                            r       u_CORES/u_debug_core_0/data_pipe[1][15]/opit_0_inv_L6QL5Q1_perm/I4

 Data arrival time                                                   2.280         Logic Levels: 0  
                                                                                   Logic: 0.123ns(53.017%), Route: 0.109ns(46.983%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.337       2.394         _N302            
 CLMS_33_643/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][15]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.346       2.048                          
 clock uncertainty                                       0.000       2.048                          

 Hold time                                              -0.018       2.030                          

 Data required time                                                  2.030                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.030                          
 Data arrival time                                                   2.280                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[0][23]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][23]/opit_0_inv_L6QL5Q1_perm/I4
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.393
  Launch Clock Delay      :  2.047
  Clock Pessimism Removal :  -0.346

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445       0.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073       0.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493       1.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.564         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.195       1.759 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.288       2.047         _N302            
 CLMA_33_648/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][23]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_33_648/CR1                   tco                   0.123       2.170 r       u_CORES/u_debug_core_0/data_pipe[0][23]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=1)        0.109       2.279         u_CORES/u_debug_core_0/data_pipe[0] [22]
 CLMA_33_648/C4                                                            r       u_CORES/u_debug_core_0/data_pipe[1][23]/opit_0_inv_L6QL5Q1_perm/I4

 Data arrival time                                                   2.279         Logic Levels: 0  
                                                                                   Logic: 0.123ns(53.017%), Route: 0.109ns(46.983%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.336       2.393         _N302            
 CLMA_33_648/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][23]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.346       2.047                          
 clock uncertainty                                       0.000       2.047                          

 Hold time                                              -0.018       2.029                          

 Data required time                                                  2.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.029                          
 Data arrival time                                                   2.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.196
  Launch Clock Delay      :  2.588
  Clock Pessimism Removal :  0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.520       1.520         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.020         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.233       2.253 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.335       2.588         _N299            
 CLMA_75_594/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_75_594/CR0                   tco                   0.141       2.729 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=6)        0.334       3.063         u_CORES/u_jtag_hub/data_ctrl
 CLMA_63_600/A3                                                            f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I3

 Data arrival time                                                   3.063         Logic Levels: 0  
                                                                                   Logic: 0.141ns(29.684%), Route: 0.334ns(70.316%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.284      26.284         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      26.381 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      26.709         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.195      26.904 f       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.292      27.196         _N299            
 CLMA_63_600/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.349      27.545                          
 clock uncertainty                                      -0.050      27.495                          

 Setup time                                             -0.097      27.398                          

 Data required time                                                 27.398                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.398                          
 Data arrival time                                                   3.063                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.335                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.194
  Launch Clock Delay      :  2.591
  Clock Pessimism Removal :  0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.520       1.520         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.020         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.233       2.253 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.338       2.591         _N299            
 CLMS_63_601/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q1_perm/CLK

 CLMS_63_601/Q3                    tco                   0.125       2.716 f       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q1_perm/L6Q
                                   net (fanout=3)        0.246       2.962         u_CORES/u_jtag_hub/shift_data [8]
 CLMS_75_601/A0                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I0

 Data arrival time                                                   2.962         Logic Levels: 0  
                                                                                   Logic: 0.125ns(33.693%), Route: 0.246ns(66.307%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.284      26.284         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      26.381 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      26.709         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.195      26.904 f       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.290      27.194         _N299            
 CLMS_75_601/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.349      27.543                          
 clock uncertainty                                      -0.050      27.493                          

 Setup time                                             -0.152      27.341                          

 Data required time                                                 27.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.341                          
 Data arrival time                                                   2.962                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.379                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.196
  Launch Clock Delay      :  2.588
  Clock Pessimism Removal :  0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.520       1.520         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.020         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.233       2.253 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.335       2.588         _N299            
 CLMA_75_594/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_75_594/CR0                   tco                   0.141       2.729 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=6)        0.261       2.990         u_CORES/u_jtag_hub/data_ctrl
 CLMA_63_600/D3                                                            f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/I3

 Data arrival time                                                   2.990         Logic Levels: 0  
                                                                                   Logic: 0.141ns(35.075%), Route: 0.261ns(64.925%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.284      26.284         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      26.381 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      26.709         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.195      26.904 f       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.292      27.196         _N299            
 CLMA_63_600/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.349      27.545                          
 clock uncertainty                                      -0.050      27.495                          

 Setup time                                             -0.095      27.400                          

 Data required time                                                 27.400                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.400                          
 Data arrival time                                                   2.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.410                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.590
  Launch Clock Delay      :  2.122
  Clock Pessimism Removal :  -0.468

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.213       1.213         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097       1.310 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.638         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.195       1.833 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.289       2.122         _N299            
 CLMS_27_559/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_27_559/CR1                   tco                   0.124       2.246 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=3)        0.101       2.347         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [49]
 CLMS_27_559/B3                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                   2.347         Logic Levels: 0  
                                                                                   Logic: 0.124ns(55.111%), Route: 0.101ns(44.889%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.520       1.520         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.020         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.233       2.253 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.337       2.590         _N299            
 CLMS_27_559/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.468       2.122                          
 clock uncertainty                                       0.000       2.122                          

 Hold time                                              -0.026       2.096                          

 Data required time                                                  2.096                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.096                          
 Data arrival time                                                   2.347                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L6Q_perm/I1
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.592
  Launch Clock Delay      :  2.122
  Clock Pessimism Removal :  -0.325

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.213       1.213         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097       1.310 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.638         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.195       1.833 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.289       2.122         _N299            
 CLMA_75_606/CLK                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_75_606/CR1                   tco                   0.124       2.246 f       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=3)        0.205       2.451         u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt [1]
 CLMS_51_613/C1                                                            f       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L6Q_perm/I1

 Data arrival time                                                   2.451         Logic Levels: 0  
                                                                                   Logic: 0.124ns(37.690%), Route: 0.205ns(62.310%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.520       1.520         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.020         ntclkbufg_2      
 HCKB_213_517/CLKOUT               td                    0.233       2.253 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=42)       0.339       2.592         _N300            
 CLMS_51_613/CLK                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.325       2.267                          
 clock uncertainty                                       0.000       2.267                          

 Hold time                                              -0.068       2.199                          

 Data required time                                                  2.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.199                          
 Data arrival time                                                   2.451                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.590
  Launch Clock Delay      :  2.122
  Clock Pessimism Removal :  -0.468

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.213       1.213         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097       1.310 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.638         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.195       1.833 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.289       2.122         _N299            
 CLMS_27_559/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_27_559/CR3                   tco                   0.122       2.244 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=3)        0.103       2.347         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [59]
 CLMS_27_559/D3                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                   2.347         Logic Levels: 0  
                                                                                   Logic: 0.122ns(54.222%), Route: 0.103ns(45.778%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.520       1.520         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.020         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.233       2.253 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.337       2.590         _N299            
 CLMS_27_559/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.468       2.122                          
 clock uncertainty                                       0.000       2.122                          

 Hold time                                              -0.028       2.094                          

 Data required time                                                  2.094                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.094                          
 Data arrival time                                                   2.347                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L6Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.127
  Launch Clock Delay      :  1.829
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.757      25.757         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115      25.872 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      26.257         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.233      26.490 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.339      26.829         _N298            
 CLMS_63_607/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMS_63_607/Q0                    tco                   0.125      26.954 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=18)       0.307      27.261         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_57_613/Y0                    td                    0.122      27.383 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.472      27.855         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMS_33_631/Y3                    td                    0.070      27.925 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_6/LUT6D_inst_perm/L6
                                   net (fanout=8)        0.387      28.312         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
 CLMA_51_618/Y2                    td                    0.062      28.374 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_3/gateop_LUT6DL5Q_perm/L6
                                   net (fanout=7)        0.334      28.708         u_CORES/u_debug_core_0/u_rd_addr_gen/N487
 CLMS_27_619/CE                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                  28.708         Logic Levels: 3  
                                                                                   Logic: 0.379ns(20.170%), Route: 1.500ns(79.830%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.213      51.213         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      51.310 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      51.638         ntclkbufg_2      
 HCKB_213_517/CLKOUT               td                    0.195      51.833 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=42)       0.294      52.127         _N300            
 CLMS_27_619/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      52.127                          
 clock uncertainty                                      -0.050      52.077                          

 Setup time                                             -0.116      51.961                          

 Data required time                                                 51.961                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.961                          
 Data arrival time                                                  28.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L6Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.127
  Launch Clock Delay      :  1.829
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.757      25.757         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115      25.872 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      26.257         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.233      26.490 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.339      26.829         _N298            
 CLMS_63_607/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMS_63_607/Q0                    tco                   0.125      26.954 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=18)       0.307      27.261         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_57_613/Y0                    td                    0.122      27.383 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.472      27.855         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMS_33_631/Y3                    td                    0.070      27.925 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_6/LUT6D_inst_perm/L6
                                   net (fanout=8)        0.387      28.312         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
 CLMA_51_618/Y2                    td                    0.062      28.374 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_3/gateop_LUT6DL5Q_perm/L6
                                   net (fanout=7)        0.334      28.708         u_CORES/u_debug_core_0/u_rd_addr_gen/N487
 CLMS_27_619/CE                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                  28.708         Logic Levels: 3  
                                                                                   Logic: 0.379ns(20.170%), Route: 1.500ns(79.830%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.213      51.213         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      51.310 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      51.638         ntclkbufg_2      
 HCKB_213_517/CLKOUT               td                    0.195      51.833 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=42)       0.294      52.127         _N300            
 CLMS_27_619/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      52.127                          
 clock uncertainty                                      -0.050      52.077                          

 Setup time                                             -0.116      51.961                          

 Data required time                                                 51.961                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.961                          
 Data arrival time                                                  28.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L6Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.127
  Launch Clock Delay      :  1.829
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.757      25.757         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115      25.872 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      26.257         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.233      26.490 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.339      26.829         _N298            
 CLMS_63_607/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMS_63_607/Q0                    tco                   0.125      26.954 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=18)       0.307      27.261         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_57_613/Y0                    td                    0.122      27.383 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.472      27.855         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMS_33_631/Y3                    td                    0.070      27.925 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_6/LUT6D_inst_perm/L6
                                   net (fanout=8)        0.387      28.312         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
 CLMA_51_618/Y2                    td                    0.062      28.374 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_3/gateop_LUT6DL5Q_perm/L6
                                   net (fanout=7)        0.334      28.708         u_CORES/u_debug_core_0/u_rd_addr_gen/N487
 CLMS_27_619/CE                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                  28.708         Logic Levels: 3  
                                                                                   Logic: 0.379ns(20.170%), Route: 1.500ns(79.830%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.213      51.213         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      51.310 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      51.638         ntclkbufg_2      
 HCKB_213_517/CLKOUT               td                    0.195      51.833 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=42)       0.294      52.127         _N300            
 CLMS_27_619/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      52.127                          
 clock uncertainty                                      -0.050      52.077                          

 Setup time                                             -0.116      51.961                          

 Data required time                                                 51.961                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.961                          
 Data arrival time                                                  28.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.096  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.592
  Launch Clock Delay      :  1.496
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.587      25.587         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097      25.684 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.012         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.195      26.207 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.289      26.496         _N298            
 CLMA_63_594/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_63_594/Q3                    tco                   0.109      26.605 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.117      26.722         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_57_601/B5                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  26.722         Logic Levels: 0  
                                                                                   Logic: 0.109ns(48.230%), Route: 0.117ns(51.770%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.520       1.520         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.020         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.233       2.253 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.339       2.592         _N299            
 CLMA_57_601/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       2.592                          
 clock uncertainty                                       0.050       2.642                          

 Hold time                                              -0.008       2.634                          

 Data required time                                                  2.634                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.634                          
 Data arrival time                                                  26.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.096  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.592
  Launch Clock Delay      :  1.496
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.587      25.587         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097      25.684 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.012         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.195      26.207 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.289      26.496         _N298            
 CLMA_63_594/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/CLK

 CLMA_63_594/Q0                    tco                   0.109      26.605 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/Q
                                   net (fanout=4)        0.117      26.722         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [3]
 CLMA_57_601/A5                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  26.722         Logic Levels: 0  
                                                                                   Logic: 0.109ns(48.230%), Route: 0.117ns(51.770%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.520       1.520         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.020         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.233       2.253 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.339       2.592         _N299            
 CLMA_57_601/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       2.592                          
 clock uncertainty                                       0.050       2.642                          

 Hold time                                              -0.010       2.632                          

 Data required time                                                  2.632                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.632                          
 Data arrival time                                                  26.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.090                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.094  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.592
  Launch Clock Delay      :  1.498
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.587      25.587         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097      25.684 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.012         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.195      26.207 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.291      26.498         _N298            
 CLMA_63_606/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_63_606/Q0                    tco                   0.109      26.607 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=10)       0.173      26.780         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_57_600/M3                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D

 Data arrival time                                                  26.780         Logic Levels: 0  
                                                                                   Logic: 0.109ns(38.652%), Route: 0.173ns(61.348%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.520       1.520         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.020         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.233       2.253 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.339       2.592         _N299            
 CLMA_57_600/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK
 clock pessimism                                         0.000       2.592                          
 clock uncertainty                                       0.050       2.642                          

 Hold time                                               0.027       2.669                          

 Data required time                                                  2.669                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.669                          
 Data arrival time                                                  26.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.111                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.272  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  2.770
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.698      76.698         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115      76.813 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385      77.198         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.233      77.431 f       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.339      77.770         _N299            
 CLMA_63_600/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_63_600/CR0                   tco                   0.140      77.910 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=2)        0.380      78.290         u_CORES/id_o [2] 
 CLMA_63_606/M1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                  78.290         Logic Levels: 0  
                                                                                   Logic: 0.140ns(26.923%), Route: 0.380ns(73.077%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.587     125.587         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097     125.684 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.012         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.195     126.207 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.291     126.498         _N298            
 CLMA_63_606/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.498                          
 clock uncertainty                                      -0.050     126.448                          

 Setup time                                             -0.074     126.374                          

 Data required time                                                126.374                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.374                          
 Data arrival time                                                  78.290                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.084                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.270  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  2.768
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.698      76.698         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115      76.813 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385      77.198         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.233      77.431 f       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.337      77.768         _N299            
 CLMS_75_601/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMS_75_601/Q0                    tco                   0.120      77.888 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.322      78.210         u_CORES/conf_sel [0]
 CLMA_63_606/CE                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  78.210         Logic Levels: 0  
                                                                                   Logic: 0.120ns(27.149%), Route: 0.322ns(72.851%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.587     125.587         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097     125.684 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.012         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.195     126.207 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.291     126.498         _N298            
 CLMA_63_606/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.498                          
 clock uncertainty                                      -0.050     126.448                          

 Setup time                                             -0.116     126.332                          

 Data required time                                                126.332                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.332                          
 Data arrival time                                                  78.210                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.122                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.270  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  2.768
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.698      76.698         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115      76.813 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385      77.198         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.233      77.431 f       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.337      77.768         _N299            
 CLMS_75_601/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMS_75_601/Q0                    tco                   0.120      77.888 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.322      78.210         u_CORES/conf_sel [0]
 CLMS_63_607/CE                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  78.210         Logic Levels: 0  
                                                                                   Logic: 0.120ns(27.149%), Route: 0.322ns(72.851%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.587     125.587         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097     125.684 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.012         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.195     126.207 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.291     126.498         _N298            
 CLMS_63_607/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.498                          
 clock uncertainty                                      -0.050     126.448                          

 Setup time                                             -0.116     126.332                          

 Data required time                                                126.332                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.332                          
 Data arrival time                                                  78.210                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.122                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.367  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.829
  Launch Clock Delay      :  2.196
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.284     126.284         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097     126.381 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328     126.709         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.195     126.904 f       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.292     127.196         _N299            
 CLMA_63_600/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_perm/CLK

 CLMA_63_600/Q1                    tco                   0.104     127.300 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.119     127.419         u_CORES/id_o [4] 
 CLMA_63_606/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 127.419         Logic Levels: 0  
                                                                                   Logic: 0.104ns(46.637%), Route: 0.119ns(53.363%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.757     125.757         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115     125.872 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385     126.257         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.233     126.490 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.339     126.829         _N298            
 CLMA_63_606/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.829                          
 clock uncertainty                                       0.050     126.879                          

 Hold time                                              -0.025     126.854                          

 Data required time                                                126.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.854                          
 Data arrival time                                                 127.419                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.565                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.369  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.827
  Launch Clock Delay      :  2.196
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.284     126.284         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097     126.381 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328     126.709         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.195     126.904 f       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.292     127.196         _N299            
 CLMA_63_600/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_perm/CLK

 CLMA_63_600/Q1                    tco                   0.104     127.300 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.119     127.419         u_CORES/id_o [4] 
 CLMA_63_594/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 127.419         Logic Levels: 0  
                                                                                   Logic: 0.104ns(46.637%), Route: 0.119ns(53.363%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.757     125.757         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115     125.872 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385     126.257         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.233     126.490 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.337     126.827         _N298            
 CLMA_63_594/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.827                          
 clock uncertainty                                       0.050     126.877                          

 Hold time                                              -0.025     126.852                          

 Data required time                                                126.852                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.852                          
 Data arrival time                                                 127.419                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.567                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.367  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.829
  Launch Clock Delay      :  2.196
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.284     126.284         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097     126.381 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328     126.709         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.195     126.904 f       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.292     127.196         _N299            
 CLMA_63_600/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_63_600/CR2                   tco                   0.122     127.318 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=2)        0.187     127.505         u_CORES/id_o [0] 
 CLMA_63_606/M3                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 127.505         Logic Levels: 0  
                                                                                   Logic: 0.122ns(39.482%), Route: 0.187ns(60.518%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.757     125.757         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115     125.872 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385     126.257         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.233     126.490 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.339     126.829         _N298            
 CLMA_63_606/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.829                          
 clock uncertainty                                       0.050     126.879                          

 Hold time                                               0.027     126.906                          

 Data required time                                                126.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.906                          
 Data arrival time                                                 127.505                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.599                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/lut_index[9]/opit_0_inv_AQ_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.305
  Launch Clock Delay      :  2.751
  Clock Pessimism Removal :  0.392

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.322       2.751         _N301            
 CLMA_21_775/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_775/Q0                    tco                   0.125       2.876 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=68)       0.646       3.522         nt_hdmi_in_nreset
 CLMS_45_739/RSCO                  td                    0.052       3.574 r       i2c_config_m0/state_3/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       3.574         _N33             
 CLMS_45_745/RSCO                  td                    0.049       3.623 r       i2c_config_m0/i2c_master_top_m0/txr[5]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       3.623         _N32             
 CLMS_45_751/RSCO                  td                    0.049       3.672 r       i2c_config_m0/lut_index[3]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.672         _N31             
 CLMS_45_757/RSCO                  td                    0.049       3.721 r       i2c_config_m0/lut_index[7]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=2)        0.000       3.721         _N30             
 CLMS_45_769/RSCI                                                          r       i2c_config_m0/lut_index[9]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   3.721         Logic Levels: 4  
                                                                                   Logic: 0.324ns(33.402%), Route: 0.646ns(66.598%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      21.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.268      22.305         _N301            
 CLMS_45_769/CLK                                                           r       i2c_config_m0/lut_index[9]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.392      22.697                          
 clock uncertainty                                      -0.150      22.547                          

 Recovery time                                          -0.116      22.431                          

 Data required time                                                 22.431                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.431                          
 Data arrival time                                                   3.721                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.710                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/lut_index[7]/opit_0_inv_AQ_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.303
  Launch Clock Delay      :  2.751
  Clock Pessimism Removal :  0.392

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.322       2.751         _N301            
 CLMA_21_775/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_775/Q0                    tco                   0.125       2.876 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=68)       0.646       3.522         nt_hdmi_in_nreset
 CLMS_45_739/RSCO                  td                    0.052       3.574 r       i2c_config_m0/state_3/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       3.574         _N33             
 CLMS_45_745/RSCO                  td                    0.049       3.623 r       i2c_config_m0/i2c_master_top_m0/txr[5]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       3.623         _N32             
 CLMS_45_751/RSCO                  td                    0.049       3.672 r       i2c_config_m0/lut_index[3]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.672         _N31             
 CLMS_45_757/RSCI                                                          r       i2c_config_m0/lut_index[7]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   3.672         Logic Levels: 3  
                                                                                   Logic: 0.275ns(29.859%), Route: 0.646ns(70.141%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      21.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.266      22.303         _N301            
 CLMS_45_757/CLK                                                           r       i2c_config_m0/lut_index[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.392      22.695                          
 clock uncertainty                                      -0.150      22.545                          

 Recovery time                                          -0.116      22.429                          

 Data required time                                                 22.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.429                          
 Data arrival time                                                   3.672                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.757                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.312
  Launch Clock Delay      :  2.751
  Clock Pessimism Removal :  0.392

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.322       2.751         _N301            
 CLMA_21_775/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_775/Q0                    tco                   0.125       2.876 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=68)       0.434       3.310         nt_hdmi_in_nreset
 CLMA_27_738/RSCO                  td                    0.052       3.362 r       i2c_config_m0/i2c_master_top_m0/byte_controller/shift/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.362         _N14             
 CLMA_27_744/RSCO                  td                    0.049       3.411 r       i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[1]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=1)        0.000       3.411         _N13             
 CLMA_27_750/RSCO                  td                    0.049       3.460 r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       3.460         _N12             
 CLMA_27_756/RSCO                  td                    0.049       3.509 r       i2c_config_m0/i2c_master_top_m0/write/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       3.509         _N11             
 CLMA_27_768/RSCO                  td                    0.049       3.558 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_13/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=6)        0.000       3.558         _N10             
 CLMA_27_774/RSCO                  td                    0.049       3.607 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=1)        0.000       3.607         _N9              
 CLMA_27_780/RSCO                  td                    0.049       3.656 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       3.656         _N8              
 CLMA_27_786/RSCI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.656         Logic Levels: 7  
                                                                                   Logic: 0.471ns(52.044%), Route: 0.434ns(47.956%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      21.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.275      22.312         _N301            
 CLMA_27_786/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.392      22.704                          
 clock uncertainty                                      -0.150      22.554                          

 Recovery time                                          -0.116      22.438                          

 Data required time                                                 22.438                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.438                          
 Data arrival time                                                   3.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.782                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[3]/opit_0_inv_AQ_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.750
  Launch Clock Delay      :  2.311
  Clock Pessimism Removal :  -0.392

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.274       2.311         _N301            
 CLMA_21_775/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_775/Q0                    tco                   0.109       2.420 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=68)       0.174       2.594         nt_hdmi_in_nreset
 CLMA_33_780/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[3]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   2.594         Logic Levels: 0  
                                                                                   Logic: 0.109ns(38.516%), Route: 0.174ns(61.484%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.321       2.750         _N301            
 CLMA_33_780/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[3]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.392       2.358                          
 clock uncertainty                                       0.000       2.358                          

 Removal time                                           -0.038       2.320                          

 Data required time                                                  2.320                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.320                          
 Data arrival time                                                   2.594                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.274                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.752
  Launch Clock Delay      :  2.311
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.274       2.311         _N301            
 CLMA_21_775/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_775/Q0                    tco                   0.109       2.420 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=68)       0.170       2.590         nt_hdmi_in_nreset
 CLMA_21_781/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   2.590         Logic Levels: 0  
                                                                                   Logic: 0.109ns(39.068%), Route: 0.170ns(60.932%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.323       2.752         _N301            
 CLMA_21_781/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.425       2.327                          
 clock uncertainty                                       0.000       2.327                          

 Removal time                                           -0.038       2.289                          

 Data required time                                                  2.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.289                          
 Data arrival time                                                   2.590                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.301                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.749
  Launch Clock Delay      :  2.311
  Clock Pessimism Removal :  -0.392

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.274       2.311         _N301            
 CLMA_21_775/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_775/Q0                    tco                   0.109       2.420 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=68)       0.222       2.642         nt_hdmi_in_nreset
 CLMS_33_775/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.642         Logic Levels: 0  
                                                                                   Logic: 0.109ns(32.931%), Route: 0.222ns(67.069%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.320       2.749         _N301            
 CLMS_33_775/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.392       2.357                          
 clock uncertainty                                       0.000       2.357                          

 Removal time                                           -0.038       2.319                          

 Data required time                                                  2.319                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.319                          
 Data arrival time                                                   2.642                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.323                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][27]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.139  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.055
  Launch Clock Delay      :  2.397
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.340       2.397         _N302            
 CLMA_45_612/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_45_612/Q1                    tco                   0.125       2.522 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=170)      0.431       2.953         u_CORES/u_debug_core_0/resetn
 CLMA_33_552/RSCO                  td                    0.052       3.005 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[51]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       3.005         _N90             
 CLMA_33_558/RSCO                  td                    0.049       3.054 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[25]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.054         _N89             
 CLMA_33_564/RSCO                  td                    0.049       3.103 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[57]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=6)        0.000       3.103         _N88             
 CLMA_33_570/RSCO                  td                    0.049       3.152 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[35]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.152         _N87             
 CLMA_33_576/RSCO                  td                    0.049       3.201 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[42]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       3.201         _N86             
 CLMA_33_582/RSCO                  td                    0.049       3.250 r       u_CORES/u_debug_core_0/TRIG0_ff[1][52]/opit_0_inv/RSCO
                                   net (fanout=6)        0.000       3.250         _N85             
 CLMA_33_588/RSCO                  td                    0.049       3.299 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[50]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.299         _N84             
 CLMA_33_594/RSCO                  td                    0.049       3.348 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       3.348         _N83             
 CLMA_33_600/RSCO                  td                    0.049       3.397 r       u_CORES/u_debug_core_0/data_pipe[1][29]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       3.397         _N82             
 CLMA_33_606/RSCI                                                          r       u_CORES/u_debug_core_0/data_pipe[0][27]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   3.397         Logic Levels: 9  
                                                                                   Logic: 0.569ns(56.900%), Route: 0.431ns(43.100%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445    1000.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1000.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1001.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.564         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.195    1001.759 r       HCKBROUTE_157/CLKOUT
                                   net (fanout=303)      0.296    1002.055         _N303            
 CLMA_33_606/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][27]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.203    1002.258                          
 clock uncertainty                                      -0.050    1002.208                          

 Recovery time                                          -0.116    1002.092                          

 Data required time                                               1002.092                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.092                          
 Data arrival time                                                   3.397                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.695                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][27]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.139  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.055
  Launch Clock Delay      :  2.397
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.340       2.397         _N302            
 CLMA_45_612/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_45_612/Q1                    tco                   0.125       2.522 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=170)      0.431       2.953         u_CORES/u_debug_core_0/resetn
 CLMA_33_552/RSCO                  td                    0.052       3.005 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[51]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       3.005         _N90             
 CLMA_33_558/RSCO                  td                    0.049       3.054 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[25]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.054         _N89             
 CLMA_33_564/RSCO                  td                    0.049       3.103 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[57]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=6)        0.000       3.103         _N88             
 CLMA_33_570/RSCO                  td                    0.049       3.152 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[35]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.152         _N87             
 CLMA_33_576/RSCO                  td                    0.049       3.201 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[42]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       3.201         _N86             
 CLMA_33_582/RSCO                  td                    0.049       3.250 r       u_CORES/u_debug_core_0/TRIG0_ff[1][52]/opit_0_inv/RSCO
                                   net (fanout=6)        0.000       3.250         _N85             
 CLMA_33_588/RSCO                  td                    0.049       3.299 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[50]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.299         _N84             
 CLMA_33_594/RSCO                  td                    0.049       3.348 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       3.348         _N83             
 CLMA_33_600/RSCO                  td                    0.049       3.397 r       u_CORES/u_debug_core_0/data_pipe[1][29]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       3.397         _N82             
 CLMA_33_606/RSCI                                                          r       u_CORES/u_debug_core_0/data_pipe[1][27]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   3.397         Logic Levels: 9  
                                                                                   Logic: 0.569ns(56.900%), Route: 0.431ns(43.100%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445    1000.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1000.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1001.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.564         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.195    1001.759 r       HCKBROUTE_157/CLKOUT
                                   net (fanout=303)      0.296    1002.055         _N303            
 CLMA_33_606/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][27]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.203    1002.258                          
 clock uncertainty                                      -0.050    1002.208                          

 Recovery time                                          -0.116    1002.092                          

 Data required time                                               1002.092                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.092                          
 Data arrival time                                                   3.397                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.695                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][28]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.139  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.055
  Launch Clock Delay      :  2.397
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.340       2.397         _N302            
 CLMA_45_612/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_45_612/Q1                    tco                   0.125       2.522 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=170)      0.431       2.953         u_CORES/u_debug_core_0/resetn
 CLMA_33_552/RSCO                  td                    0.052       3.005 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[51]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       3.005         _N90             
 CLMA_33_558/RSCO                  td                    0.049       3.054 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[25]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.054         _N89             
 CLMA_33_564/RSCO                  td                    0.049       3.103 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[57]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=6)        0.000       3.103         _N88             
 CLMA_33_570/RSCO                  td                    0.049       3.152 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[35]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.152         _N87             
 CLMA_33_576/RSCO                  td                    0.049       3.201 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[42]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       3.201         _N86             
 CLMA_33_582/RSCO                  td                    0.049       3.250 r       u_CORES/u_debug_core_0/TRIG0_ff[1][52]/opit_0_inv/RSCO
                                   net (fanout=6)        0.000       3.250         _N85             
 CLMA_33_588/RSCO                  td                    0.049       3.299 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[50]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.299         _N84             
 CLMA_33_594/RSCO                  td                    0.049       3.348 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       3.348         _N83             
 CLMA_33_600/RSCO                  td                    0.049       3.397 r       u_CORES/u_debug_core_0/data_pipe[1][29]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       3.397         _N82             
 CLMA_33_606/RSCI                                                          r       u_CORES/u_debug_core_0/data_pipe[2][28]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   3.397         Logic Levels: 9  
                                                                                   Logic: 0.569ns(56.900%), Route: 0.431ns(43.100%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445    1000.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1000.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1001.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.564         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.195    1001.759 r       HCKBROUTE_157/CLKOUT
                                   net (fanout=303)      0.296    1002.055         _N303            
 CLMA_33_606/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[2][28]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.203    1002.258                          
 clock uncertainty                                      -0.050    1002.208                          

 Recovery time                                          -0.116    1002.092                          

 Data required time                                               1002.092                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.092                          
 Data arrival time                                                   3.397                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.695                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][47]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.401
  Launch Clock Delay      :  2.051
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445       0.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073       0.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493       1.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.564         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.195       1.759 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.292       2.051         _N302            
 CLMA_45_612/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_45_612/Q1                    tco                   0.109       2.160 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=170)      0.157       2.317         u_CORES/u_debug_core_0/resetn
 CLMA_21_612/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[0][47]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   2.317         Logic Levels: 0  
                                                                                   Logic: 0.109ns(40.977%), Route: 0.157ns(59.023%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.344       2.401         _N302            
 CLMA_21_612/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][47]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.298       2.103                          
 clock uncertainty                                       0.000       2.103                          

 Removal time                                           -0.038       2.065                          

 Data required time                                                  2.065                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.065                          
 Data arrival time                                                   2.317                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][51]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.401
  Launch Clock Delay      :  2.051
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445       0.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073       0.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493       1.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.564         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.195       1.759 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.292       2.051         _N302            
 CLMA_45_612/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_45_612/Q1                    tco                   0.109       2.160 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=170)      0.157       2.317         u_CORES/u_debug_core_0/resetn
 CLMA_21_612/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[0][51]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   2.317         Logic Levels: 0  
                                                                                   Logic: 0.109ns(40.977%), Route: 0.157ns(59.023%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.344       2.401         _N302            
 CLMA_21_612/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][51]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.298       2.103                          
 clock uncertainty                                       0.000       2.103                          

 Removal time                                           -0.038       2.065                          

 Data required time                                                  2.065                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.065                          
 Data arrival time                                                   2.317                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][47]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.401
  Launch Clock Delay      :  2.051
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445       0.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073       0.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493       1.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.564         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.195       1.759 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.292       2.051         _N302            
 CLMA_45_612/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_45_612/Q1                    tco                   0.109       2.160 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=170)      0.157       2.317         u_CORES/u_debug_core_0/resetn
 CLMA_21_612/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[1][47]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   2.317         Logic Levels: 0  
                                                                                   Logic: 0.109ns(40.977%), Route: 0.157ns(59.023%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.344       2.401         _N302            
 CLMA_21_612/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][47]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.298       2.103                          
 clock uncertainty                                       0.000       2.103                          

 Removal time                                           -0.038       2.065                          

 Data required time                                                  2.065                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.065                          
 Data arrival time                                                   2.317                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : vin_vs_d2/opit_0_inv/CLK
Endpoint    : vout_vs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.337       2.394         _N302            
 CLMA_21_655/CLK                                                           r       vin_vs_d2/opit_0_inv/CLK

 CLMA_21_655/Q0                    tco                   0.125       2.519 f       vin_vs_d2/opit_0_inv/Q
                                   net (fanout=3)        1.686       4.205         nt_vout_vs       
 IOLHR_16_222/DO_P                 td                    0.488       4.693 f       vout_vs_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       4.693         vout_vs_obuf/ntO 
 IOBD_0_222/PAD                    td                    1.546       6.239 f       vout_vs_obuf/opit_0/O
                                   net (fanout=1)        0.121       6.360         vout_vs          
 AA24                                                                      f       vout_vs (port)   

 Data arrival time                                                   6.360         Logic Levels: 2  
                                                                                   Logic: 2.159ns(54.438%), Route: 1.807ns(45.562%)
====================================================================================================

====================================================================================================

Startpoint  : vin_hs_d2/opit_0_inv/CLK
Endpoint    : vout_hs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_157/CLKOUT
                                   net (fanout=303)      0.340       2.397         _N303            
 CLMA_21_570/CLK                                                           r       vin_hs_d2/opit_0_inv/CLK

 CLMA_21_570/Q3                    tco                   0.125       2.522 f       vin_hs_d2/opit_0_inv/Q
                                   net (fanout=3)        1.528       4.050         nt_vout_hs       
 IOLHR_16_216/DO_P                 td                    0.488       4.538 f       vout_hs_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       4.538         vout_hs_obuf/ntO 
 IOBS_0_216/PAD                    td                    1.148       5.686 f       vout_hs_obuf/opit_0/O
                                   net (fanout=1)        0.120       5.806         vout_hs          
 AB25                                                                      f       vout_hs (port)   

 Data arrival time                                                   5.806         Logic Levels: 2  
                                                                                   Logic: 1.761ns(51.657%), Route: 1.648ns(48.343%)
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/error/opit_0_inv_L6Q_perm/CLK
Endpoint    : led[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.317       2.746         _N301            
 CLMA_45_744/CLK                                                           r       i2c_config_m0/error/opit_0_inv_L6Q_perm/CLK

 CLMA_45_744/Q2                    tco                   0.119       2.865 r       i2c_config_m0/error/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.359       3.224         nt_led[1]        
 IOLHR_16_720/DO_P                 td                    0.488       3.712 r       led_obuf[1]/opit_1/DO_P
                                   net (fanout=1)        0.000       3.712         led_obuf[1]/ntO  
 IOBD_0_720/PAD                    td                    1.954       5.666 r       led_obuf[1]/opit_0/O
                                   net (fanout=1)        0.129       5.795         led[1]           
 J24                                                                       r       led[1] (port)    

 Data arrival time                                                   5.795         Logic Levels: 2  
                                                                                   Logic: 2.561ns(83.995%), Route: 0.488ns(16.005%)
====================================================================================================

====================================================================================================

Startpoint  : vin_vs (port)
Endpoint    : vin_vs_d0/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H26                                                     0.000       0.000 f       vin_vs (port)    
                                   net (fanout=1)        0.155       0.155         vin_vs           
 IOBD_0_648/DIN                    td                    0.440       0.595 f       vin_vs_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.595         vin_vs_ibuf/ntD  
 IOLHR_16_648/DI_TO_CLK            td                    0.073       0.668 f       vin_vs_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.216       0.884         nt_vin_vs        
 CLMA_27_648/M3                                                            f       vin_vs_d0/opit_0_inv/D

 Data arrival time                                                   0.884         Logic Levels: 2  
                                                                                   Logic: 0.513ns(58.032%), Route: 0.371ns(41.968%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_sda (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J21                                                     0.000       0.000 f       hdmi_sda (port)  
                                   net (fanout=1)        0.091       0.091         nt_hdmi_sda      
 IOBS_0_768/DIN                    td                    0.440       0.531 f       i2c_config_m0.i2c_sda_tri/opit_0/O
                                   net (fanout=1)        0.000       0.531         i2c_config_m0.i2c_sda_tri/ntI
 IOLHR_16_768/DI_TO_CLK            td                    0.073       0.604 f       i2c_config_m0.i2c_sda_tri/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.293       0.897         _N1              
 CLMS_33_751/M0                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/D

 Data arrival time                                                   0.897         Logic Levels: 2  
                                                                                   Logic: 0.513ns(57.191%), Route: 0.384ns(42.809%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_scl (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G21                                                     0.000       0.000 f       hdmi_scl (port)  
                                   net (fanout=1)        0.138       0.138         nt_hdmi_scl      
 IOBS_0_780/DIN                    td                    0.440       0.578 f       i2c_config_m0.i2c_scl_tri/opit_0/O
                                   net (fanout=1)        0.000       0.578         i2c_config_m0.i2c_scl_tri/ntI
 IOLHR_16_780/DI_TO_CLK            td                    0.073       0.651 f       i2c_config_m0.i2c_scl_tri/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.278       0.929         _N0              
 CLMA_27_774/M0                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/D

 Data arrival time                                                   0.929         Logic Levels: 2  
                                                                                   Logic: 0.513ns(55.221%), Route: 0.416ns(44.779%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 15.000 sec
Action report_timing: CPU time elapsed is 13.000 sec
Current time: Thu Jul 28 16:39:41 2022
Action report_timing: Peak memory pool usage is 734,396,416 bytes
Report timing is finished successfully.
