# system info subsys_niosv on 2025.10.16.14:57:48
system_info:
name,value
DEVICE,AGFB027R24C2E2VR2
DEVICE_FAMILY,Agilex 7
GENERATION_ID,0
#
#
# Files generated for subsys_niosv on 2025.10.16.14:57:48
files:
filepath,kind,attributes,module,is_top
sim/subsys_niosv.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,subsys_niosv,true
altera_mm_interconnect_1920/sim/subsys_niosv_altera_mm_interconnect_1920_glxvwqa.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,subsys_niosv_altera_mm_interconnect_1920_glxvwqa,false
altera_irq_mapper_2001/sim/subsys_niosv_altera_irq_mapper_2001_sfbnk2i.sv,SYSTEM_VERILOG,,subsys_niosv_altera_irq_mapper_2001_sfbnk2i,false
altera_reset_controller_1922/sim/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1922/sim/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1922/sim/altera_reset_controller.sdc,SDC_ENTITY,NO_SDC_PROMOTION,altera_reset_controller,false
altera_merlin_slave_translator_191/sim/subsys_niosv_altera_merlin_slave_translator_191_x56fcki.sv,SYSTEM_VERILOG,,subsys_niosv_altera_merlin_slave_translator_191_x56fcki,false
altera_merlin_axi_master_ni_1980/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,subsys_niosv_altera_merlin_axi_master_ni_1980_4qd7sla,false
altera_merlin_axi_master_ni_1980/sim/subsys_niosv_altera_merlin_axi_master_ni_1980_4qd7sla.sv,SYSTEM_VERILOG,,subsys_niosv_altera_merlin_axi_master_ni_1980_4qd7sla,false
altera_merlin_slave_agent_1921/sim/subsys_niosv_altera_merlin_slave_agent_1921_b6r3djy.sv,SYSTEM_VERILOG,,subsys_niosv_altera_merlin_slave_agent_1921_b6r3djy,false
altera_merlin_slave_agent_1921/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,subsys_niosv_altera_merlin_slave_agent_1921_b6r3djy,false
altera_merlin_router_1921/sim/subsys_niosv_altera_merlin_router_1921_oepd4ei.sv,SYSTEM_VERILOG,,subsys_niosv_altera_merlin_router_1921_oepd4ei,false
altera_merlin_router_1921/sim/subsys_niosv_altera_merlin_router_1921_pigggii.sv,SYSTEM_VERILOG,,subsys_niosv_altera_merlin_router_1921_pigggii,false
altera_merlin_router_1921/sim/subsys_niosv_altera_merlin_router_1921_d2kw2eq.sv,SYSTEM_VERILOG,,subsys_niosv_altera_merlin_router_1921_d2kw2eq,false
altera_merlin_router_1921/sim/subsys_niosv_altera_merlin_router_1921_tjwd77a.sv,SYSTEM_VERILOG,,subsys_niosv_altera_merlin_router_1921_tjwd77a,false
altera_merlin_traffic_limiter_1921/sim/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,subsys_niosv_altera_merlin_traffic_limiter_1921_ggluely,false
altera_merlin_traffic_limiter_1921/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,subsys_niosv_altera_merlin_traffic_limiter_1921_ggluely,false
altera_merlin_traffic_limiter_1921/sim/subsys_niosv_altera_merlin_traffic_limiter_1921_ggluely.sv,SYSTEM_VERILOG,,subsys_niosv_altera_merlin_traffic_limiter_1921_ggluely,false
altera_merlin_demultiplexer_1921/sim/subsys_niosv_altera_merlin_demultiplexer_1921_57pilba.sv,SYSTEM_VERILOG,,subsys_niosv_altera_merlin_demultiplexer_1921_57pilba,false
altera_merlin_demultiplexer_1921/sim/subsys_niosv_altera_merlin_demultiplexer_1921_3odtgdi.sv,SYSTEM_VERILOG,,subsys_niosv_altera_merlin_demultiplexer_1921_3odtgdi,false
altera_merlin_multiplexer_1922/sim/subsys_niosv_altera_merlin_multiplexer_1922_retwjqy.sv,SYSTEM_VERILOG,,subsys_niosv_altera_merlin_multiplexer_1922_retwjqy,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,subsys_niosv_altera_merlin_multiplexer_1922_retwjqy,false
altera_merlin_multiplexer_1922/sim/subsys_niosv_altera_merlin_multiplexer_1922_va2hnty.sv,SYSTEM_VERILOG,,subsys_niosv_altera_merlin_multiplexer_1922_va2hnty,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,subsys_niosv_altera_merlin_multiplexer_1922_va2hnty,false
altera_merlin_demultiplexer_1921/sim/subsys_niosv_altera_merlin_demultiplexer_1921_blwqdmi.sv,SYSTEM_VERILOG,,subsys_niosv_altera_merlin_demultiplexer_1921_blwqdmi,false
altera_merlin_multiplexer_1922/sim/subsys_niosv_altera_merlin_multiplexer_1922_nmwv3ri.sv,SYSTEM_VERILOG,,subsys_niosv_altera_merlin_multiplexer_1922_nmwv3ri,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,subsys_niosv_altera_merlin_multiplexer_1922_nmwv3ri,false
altera_merlin_multiplexer_1922/sim/subsys_niosv_altera_merlin_multiplexer_1922_p6xhf2q.sv,SYSTEM_VERILOG,,subsys_niosv_altera_merlin_multiplexer_1922_p6xhf2q,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,subsys_niosv_altera_merlin_multiplexer_1922_p6xhf2q,false
altera_merlin_traffic_limiter_1921/sim/subsys_niosv_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_rspjw2y.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,subsys_niosv_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_rspjw2y,false
altera_avalon_sc_fifo_1932/sim/subsys_niosv_altera_avalon_sc_fifo_1932_w27kryi.v,VERILOG,,subsys_niosv_altera_avalon_sc_fifo_1932_w27kryi,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
subsys_niosv.cpu,cpu
subsys_niosv.jtag_uart,jtag_uart
subsys_niosv.niosv_clk,niosv_clk
subsys_niosv.niosv_issp_reset_in,niosv_issp_reset_in
subsys_niosv.niosv_issp_reset_out,niosv_issp_reset_out
subsys_niosv.niosv_rst_in,niosv_rst_in
subsys_niosv.ram,ram
subsys_niosv.mm_interconnect_0,subsys_niosv_altera_mm_interconnect_1920_glxvwqa
subsys_niosv.mm_interconnect_0.jtag_uart_avalon_jtag_slave_translator,subsys_niosv_altera_merlin_slave_translator_191_x56fcki
subsys_niosv.mm_interconnect_0.cpu_dm_agent_translator,subsys_niosv_altera_merlin_slave_translator_191_x56fcki
subsys_niosv.mm_interconnect_0.ram_s1_translator,subsys_niosv_altera_merlin_slave_translator_191_x56fcki
subsys_niosv.mm_interconnect_0.cpu_timer_sw_agent_translator,subsys_niosv_altera_merlin_slave_translator_191_x56fcki
subsys_niosv.mm_interconnect_0.cpu_data_manager_agent,subsys_niosv_altera_merlin_axi_master_ni_1980_4qd7sla
subsys_niosv.mm_interconnect_0.cpu_instruction_manager_agent,subsys_niosv_altera_merlin_axi_master_ni_1980_4qd7sla
subsys_niosv.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent,subsys_niosv_altera_merlin_slave_agent_1921_b6r3djy
subsys_niosv.mm_interconnect_0.cpu_dm_agent_agent,subsys_niosv_altera_merlin_slave_agent_1921_b6r3djy
subsys_niosv.mm_interconnect_0.ram_s1_agent,subsys_niosv_altera_merlin_slave_agent_1921_b6r3djy
subsys_niosv.mm_interconnect_0.cpu_timer_sw_agent_agent,subsys_niosv_altera_merlin_slave_agent_1921_b6r3djy
subsys_niosv.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent_rsp_fifo,subsys_niosv_altera_avalon_sc_fifo_1932_w27kryi
subsys_niosv.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent_rdata_fifo,subsys_niosv_altera_avalon_sc_fifo_1932_w27kryi
subsys_niosv.mm_interconnect_0.cpu_dm_agent_agent_rsp_fifo,subsys_niosv_altera_avalon_sc_fifo_1932_w27kryi
subsys_niosv.mm_interconnect_0.cpu_dm_agent_agent_rdata_fifo,subsys_niosv_altera_avalon_sc_fifo_1932_w27kryi
subsys_niosv.mm_interconnect_0.ram_s1_agent_rsp_fifo,subsys_niosv_altera_avalon_sc_fifo_1932_w27kryi
subsys_niosv.mm_interconnect_0.ram_s1_agent_rdata_fifo,subsys_niosv_altera_avalon_sc_fifo_1932_w27kryi
subsys_niosv.mm_interconnect_0.cpu_timer_sw_agent_agent_rsp_fifo,subsys_niosv_altera_avalon_sc_fifo_1932_w27kryi
subsys_niosv.mm_interconnect_0.cpu_timer_sw_agent_agent_rdata_fifo,subsys_niosv_altera_avalon_sc_fifo_1932_w27kryi
subsys_niosv.mm_interconnect_0.router,subsys_niosv_altera_merlin_router_1921_oepd4ei
subsys_niosv.mm_interconnect_0.router_001,subsys_niosv_altera_merlin_router_1921_oepd4ei
subsys_niosv.mm_interconnect_0.router_002,subsys_niosv_altera_merlin_router_1921_pigggii
subsys_niosv.mm_interconnect_0.router_003,subsys_niosv_altera_merlin_router_1921_pigggii
subsys_niosv.mm_interconnect_0.router_004,subsys_niosv_altera_merlin_router_1921_d2kw2eq
subsys_niosv.mm_interconnect_0.router_007,subsys_niosv_altera_merlin_router_1921_d2kw2eq
subsys_niosv.mm_interconnect_0.router_005,subsys_niosv_altera_merlin_router_1921_tjwd77a
subsys_niosv.mm_interconnect_0.router_006,subsys_niosv_altera_merlin_router_1921_tjwd77a
subsys_niosv.mm_interconnect_0.cpu_instruction_manager_wr_limiter,subsys_niosv_altera_merlin_traffic_limiter_1921_ggluely
subsys_niosv.mm_interconnect_0.cpu_instruction_manager_wr_limiter.my_altera_avalon_sc_fifo_dest_id_fifo,subsys_niosv_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_rspjw2y
subsys_niosv.mm_interconnect_0.cpu_instruction_manager_wr_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo,subsys_niosv_altera_avalon_sc_fifo_1932_w27kryi
subsys_niosv.mm_interconnect_0.cpu_instruction_manager_rd_limiter,subsys_niosv_altera_merlin_traffic_limiter_1921_ggluely
subsys_niosv.mm_interconnect_0.cpu_instruction_manager_rd_limiter.my_altera_avalon_sc_fifo_dest_id_fifo,subsys_niosv_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_rspjw2y
subsys_niosv.mm_interconnect_0.cpu_instruction_manager_rd_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo,subsys_niosv_altera_avalon_sc_fifo_1932_w27kryi
subsys_niosv.mm_interconnect_0.cmd_demux,subsys_niosv_altera_merlin_demultiplexer_1921_57pilba
subsys_niosv.mm_interconnect_0.cmd_demux_001,subsys_niosv_altera_merlin_demultiplexer_1921_57pilba
subsys_niosv.mm_interconnect_0.rsp_demux_001,subsys_niosv_altera_merlin_demultiplexer_1921_57pilba
subsys_niosv.mm_interconnect_0.rsp_demux_002,subsys_niosv_altera_merlin_demultiplexer_1921_57pilba
subsys_niosv.mm_interconnect_0.cmd_demux_002,subsys_niosv_altera_merlin_demultiplexer_1921_3odtgdi
subsys_niosv.mm_interconnect_0.cmd_demux_003,subsys_niosv_altera_merlin_demultiplexer_1921_3odtgdi
subsys_niosv.mm_interconnect_0.cmd_mux,subsys_niosv_altera_merlin_multiplexer_1922_retwjqy
subsys_niosv.mm_interconnect_0.cmd_mux_003,subsys_niosv_altera_merlin_multiplexer_1922_retwjqy
subsys_niosv.mm_interconnect_0.cmd_mux_001,subsys_niosv_altera_merlin_multiplexer_1922_va2hnty
subsys_niosv.mm_interconnect_0.cmd_mux_002,subsys_niosv_altera_merlin_multiplexer_1922_va2hnty
subsys_niosv.mm_interconnect_0.rsp_demux,subsys_niosv_altera_merlin_demultiplexer_1921_blwqdmi
subsys_niosv.mm_interconnect_0.rsp_demux_003,subsys_niosv_altera_merlin_demultiplexer_1921_blwqdmi
subsys_niosv.mm_interconnect_0.rsp_mux,subsys_niosv_altera_merlin_multiplexer_1922_nmwv3ri
subsys_niosv.mm_interconnect_0.rsp_mux_001,subsys_niosv_altera_merlin_multiplexer_1922_nmwv3ri
subsys_niosv.mm_interconnect_0.rsp_mux_002,subsys_niosv_altera_merlin_multiplexer_1922_p6xhf2q
subsys_niosv.mm_interconnect_0.rsp_mux_003,subsys_niosv_altera_merlin_multiplexer_1922_p6xhf2q
subsys_niosv.irq_mapper,subsys_niosv_altera_irq_mapper_2001_sfbnk2i
subsys_niosv.rst_controller,altera_reset_controller
subsys_niosv.rst_controller_001,altera_reset_controller
