
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46+124 (git sha1 d1695ad99, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)

-- Executing script file `design_prep.ys' --

1. Executing RTLIL frontend.
Input filename: design.il

2. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module top_formal.
Found 0 SCCs in module nerv_extended_wrapper.
Found 0 SCCs in module nerv.
Found 0 SCCs in module RiscvTrans.
Found 0 SCCs in module RiscvCore.
Found 0 SCCs in module CheckerWrapper.
Found 0 SCCs in module CheckerWithResult.
Found 0 SCCs.

3. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4. Executing MEMORY_NORDFF pass (extracting $dff cells from memories).

5. Executing ASYNC2SYNC pass.

6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_formal..
Finding unused cells or wires in module \nerv_extended_wrapper..
Finding unused cells or wires in module \nerv..
Finding unused cells or wires in module \RiscvTrans..
Finding unused cells or wires in module \RiscvCore..
Finding unused cells or wires in module \CheckerWrapper..
Finding unused cells or wires in module \CheckerWithResult..
Removed 184 unused cells and 185 unused wires.
<suppressed ~187 debug messages>

7. Executing FORMALFF pass.

8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CheckerWithResult..
Finding unused cells or wires in module \CheckerWrapper..
Finding unused cells or wires in module \RiscvCore..
Finding unused cells or wires in module \RiscvTrans..
Finding unused cells or wires in module \nerv..
Finding unused cells or wires in module \nerv_extended_wrapper..
Finding unused cells or wires in module \top_formal..
Removed 6 unused cells and 6 unused wires.
<suppressed ~12 debug messages>

9. Executing CHECK pass (checking for obvious problems).
Checking module CheckerWithResult...
Checking module CheckerWrapper...
Checking module RiscvCore...
Checking module RiscvTrans...
Checking module nerv...
Checking module nerv_extended_wrapper...
Warning: Wire nerv_extended_wrapper.\result_csr_stvec [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_stval [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_sscratch [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_sepc [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_scounteren [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_scause [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_satp [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_pmpcfg3 [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_pmpcfg2 [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_pmpcfg1 [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_pmpcfg0 [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_pmpaddr3 [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_pmpaddr2 [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_pmpaddr1 [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_pmpaddr0 [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_mideleg [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_medeleg [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_cycle [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\uut.rvfi_trap is used but has no driver.
Warning: Wire nerv_extended_wrapper.\uut.rvfi_csr_mepc_rdata is used but has no driver.
Checking module top_formal...
Warning: Wire top_formal.\io_mem_write_memWidth [5] is used but has no driver.
Warning: Wire top_formal.\io_mem_write_memWidth [4] is used but has no driver.
Warning: Wire top_formal.\io_mem_write_memWidth [3] is used but has no driver.
Warning: Wire top_formal.\io_mem_write_memWidth [2] is used but has no driver.
Warning: Wire top_formal.\io_mem_write_memWidth [1] is used but has no driver.
Warning: Wire top_formal.\io_mem_write_memWidth [0] is used but has no driver.
Found and reported 26 problems.

10. Executing SETUNDEF pass (replace undef values with defined constants).

11. Executing OPT pass (performing simple optimizations).

11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module CheckerWithResult.
Optimizing module CheckerWrapper.
Optimizing module RiscvCore.
Optimizing module RiscvTrans.
Optimizing module nerv.
<suppressed ~4 debug messages>
Optimizing module nerv_extended_wrapper.
<suppressed ~1 debug messages>
Optimizing module top_formal.

11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CheckerWithResult'.
<suppressed ~162 debug messages>
Finding identical cells in module `\CheckerWrapper'.
Finding identical cells in module `\RiscvCore'.
Finding identical cells in module `\RiscvTrans'.
Finding identical cells in module `\nerv'.
Finding identical cells in module `\nerv_extended_wrapper'.
Finding identical cells in module `\top_formal'.
Removed a total of 54 cells.

11.3. Executing OPT_DFF pass (perform DFF optimizations).

11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CheckerWithResult..
Finding unused cells or wires in module \CheckerWrapper..
Finding unused cells or wires in module \RiscvCore..
Finding unused cells or wires in module \RiscvTrans..
Finding unused cells or wires in module \nerv..
Finding unused cells or wires in module \nerv_extended_wrapper..
Finding unused cells or wires in module \top_formal..
Removed 114 unused cells and 200 unused wires.
<suppressed ~122 debug messages>

11.5. Finished fast OPT passes.

12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CheckerWithResult..
Finding unused cells or wires in module \CheckerWrapper..
Finding unused cells or wires in module \RiscvCore..
Finding unused cells or wires in module \RiscvTrans..
Finding unused cells or wires in module \nerv..
Finding unused cells or wires in module \nerv_extended_wrapper..
Finding unused cells or wires in module \top_formal..
Removed 0 unused cells and 21 unused wires.
<suppressed ~2 debug messages>

13. Executing RTLIL backend.
Output filename: ../model/design_prep.il

Warnings: 26 unique messages, 26 total
End of script. Logfile hash: fbef0e651c, CPU: user 2.01s system 0.06s, MEM: 108.46 MB peak
Yosys 0.46+124 (git sha1 d1695ad99, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 51% 4x opt_clean (1 sec), 15% 1x check (0 sec), ...
