#ifndef __CMUCAL_QCH_H__
#define __CMUCAL_QCH_H__

#include "../../cmucal.h"
enum qch_id {
    PMU_QCH_OSCCLK_SOC = QCH_TYPE,
    PMU_QCH_OSCCLK_MIF,
    PMU_QCH_OSCCLK_WLBT,
    PMU_QCH_OSCCLK_AUD,
    PMU_QCH_OSCCLK_USB,
    PMU_QCH_OSCCLK_PERI,
    PMU_QCH_OSCCLK_S2D,
    PMU_QCH_OSCCLK_RCO_CMGP,
    PMU_QCH_OSCCLK_RCO_CHUB,
    PMU_QCH_OSCCLK_RCO_SPMI,
    PMU_QCH_OSCCLK_CLKOUT,
    CMU_ALIVEROOT_QCH,
    ASYNCAHB_MI_APM_QCH,
    GREBEINTEGRATION_QCH_GREBE,
    GREBEINTEGRATION_QCH_DBG,
    CLKMON_QCH,
    SLH_AXI_MI_P_APM_QCH,
    PMU_QCH_PMU,
    SWEEPER_P_ALIVE_QCH,
    MAILBOX_AP_WLBT_WL_QCH,
    SLH_AXI_SI_D_APM_QCH,
    ROM_CRC32_HOST_QCH,
    MAILBOX_APM_CP_QCH,
    LH_AXI_MI_D_DBGCORE_INT_QCH,
    SLH_AXI_MI_P_MODEMALIVE_QCH,
    SLH_AXI_SI_P_ALIVECHUB_QCH,
    SLH_AXI_WLBT_MI_C_WLBT_QCH,
    WDT_ALIVE_QCH,
    MAILBOX_APM_CHUB_QCH,
    MAILBOX_GNSS_WLBT_QCH,
    APM_DTA_QCH_APB,
    MAILBOX_CP_WLBT_WL_QCH,
    SLH_AXI_SI_P_ALIVECMGP_QCH,
    APBIF_INTCOMB_VGPIO2APM_QCH,
    I2C_ALIVE0_QCH,
    APBIF_INTCOMB_VGPIO2AP_QCH,
    MAILBOX_WLBT_AUD_QCH,
    MAILBOX_AP_DBGCORE_QCH,
    S2PC_ALIVE_QCH,
    VGEN_LITE_ALIVE_QCH,
    MAILBOX_APM_AP_QCH,
    MAILBOX_AP_CP_QCH,
    INTMEM_QCH,
    MAILBOX_AP_CHUB_QCH,
    MAILBOX_AP_GNSS_QCH,
    MAILBOX_CP_CHUB_QCH,
    APBIF_GPIO_ALIVE_QCH,
    LH_AXI_SI_P_APM_INT_QCH,
    MAILBOX_AP_CP_S_QCH,
    USI_ALIVE0_QCH,
    MAILBOX_CP_GNSS_QCH,
    D_TZPC_ALIVE_QCH,
    MAILBOX_AP_WLBT_BT_QCH,
    SYSREG_ALIVE_QCH,
    MAILBOX_WLBT_CHUB_QCH,
    CMU_ALIVE_QCH,
    APBIF_PMU_ALIVE_QCH,
    MAILBOX_APM_GNSS_QCH,
    MAILBOX_GNSS_CHUB_QCH,
    DBGCORE_UART_QCH,
    APBIF_INTCOMB_VGPIO2PMU_QCH,
    ECU_ALIVE_QCH,
    RSTnSYNC_CLK_ALIVE_GREBE_QCH,
    MCT_ALIVE_QCH,
    MAILBOX_APM_AUD_QCH,
    MAILBOX_APM_WLBT_QCH,
    HW_SCANDUMP_CLKSTOP_CTRL_QCH,
    SLH_AXI_MI_D_CHUBALIVE_QCH,
    SLH_AXI_MI_D_GNSSALIVE_QCH,
    PMU_INTR_GEN_QCH,
    MAILBOX_APM_CP_1_QCH,
    MAILBOX_CP_WLBT_BT_QCH,
    MAILBOX_SHARED_SRAM_QCH,
    SPMI_MASTER_PMIC_QCH_P,
    SPMI_MASTER_PMIC_QCH_S,
    RTC_1_QCH,
    RTC_S_QCH,
    RTC_0_QCH,
    PMU_SUB_QCH_PMLINK,
    SYSREG_AUD_QCH,
    WDT_AUD_QCH,
    LH_AXI_SI_D_AUD_QCH,
    LH_AXI_MI_P_PERI_ASB_INT_QCH,
    PPMU_AUD_QCH,
    SYSMMU_AUD_QCH_S1,
    SYSMMU_AUD_QCH_S2,
    VGEN_LITE_AUD_QCH,
    CMU_AUD_QCH,
    SERIAL_LIF_AUD_QCH_PCLK,
    SERIAL_LIF_AUD_QCH_BCLK,
    SERIAL_LIF_AUD_QCH_CCLK,
    SERIAL_LIF_AUD_QCH_ACLK,
    SLH_AXI_MI_D_USBAUD_QCH,
    ABOX_QCH_PCMC_CLK,
    ABOX_QCH_ACLK,
    ABOX_QCH_ACLK_ACP,
    ABOX_QCH_ACLK_ASB,
    ABOX_QCH_BCLK_DSIF,
    ABOX_QCH_BCLK0,
    ABOX_QCH_BCLK1,
    ABOX_QCH_BCLK2,
    ABOX_QCH_BCLK3,
    ABOX_QCH_BCLK4,
    ABOX_QCH_BCLK5,
    ABOX_QCH_BCLK6,
    ABOX_QCH_CNT,
    ABOX_QCH_CCLK_ASB,
    ABOX_QCH_CCLK_ACP,
    ABOX_QCH_XCLK,
    ABOX_QCH_CPU0,
    ABOX_QCH_CPU1,
    ABOX_QCH_NEON0,
    ABOX_QCH_NEON1,
    ABOX_QCH_L2,
    D_TZPC_AUD_QCH,
    LH_AXI_SI_P_PERI_ASB_INT_QCH,
    ECU_AUD_QCH,
    SLH_AXI_MI_P_AUD_QCH,
    RSTnSYNC_CLK_AUD_CPU1_SW_RESET_QCH,
    RSTnSYNC_CLK_AUD_CPU0_SW_RESET_QCH,
    RSTnSYNC_CLK_AUD_CPU_PCLKDBG_QCH,
    DMIC_AUD0_QCH_PCLK,
    DMIC_AUD1_QCH_PCLK,
    I2C_CHUB2_QCH,
    CHUB_ALV_QCH_VGEN,
    CHUB_ALV_QCH_BAAW_D,
    CHUB_ALV_QCH_TZPC,
    CHUB_ALV_QCH_S2PC,
    SLH_AXI_SI_D_CHUBALIVE_QCH,
    TIMER_CHUB_QCH,
    USI_CHUB1_QCH,
    SYSREG_COMBINE_CHUB2AP_QCH,
    APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH,
    WDT_CHUB_QCH,
    SYSREG_COMBINE_CHUB2WLBT_QCH,
    PWM_CHUB_QCH,
    USI_CHUB2_QCH,
    SWEEPER_D_CHUBALIVE_QCH,
    I2C_CHUB1_QCH,
    ECU_CHUB_QCH,
    APBIF_GPIO_CHUB_QCH,
    USI_CHUB0_QCH,
    CMU_CHUB_QCH,
    APBIF_GPIO_CHUBEINT_QCH,
    SYSREG_CHUB_QCH,
    SYSREG_COMBINE_CHUB2APM_QCH,
    SLH_AXI_MI_P_ALIVECHUB_QCH,
    I3C_CHUB_QCH_P,
    I3C_CHUB_QCH_S,
    SYSMMU_D1_DPU_QCH_S1,
    SYSMMU_D1_DPU_QCH_S2,
    SYSMMU_D0_DPU_QCH_S1,
    SYSMMU_D0_DPU_QCH_S2,
    LH_AXI_SI_D1_DPU_QCH,
    LH_AXI_SI_D0_DPU_QCH,
    PPMU_D0_DPU_QCH,
    PPMU_D1_DPU_QCH,
    D_TZPC_DPU_QCH,
    ECU_DPU_QCH,
    SLH_AXI_MI_P_DPU_QCH,
    CMU_DPU_QCH,
    SYSREG_DPU_QCH,
    DPU_QCH_DPU,
    DPU_QCH_DPU_DMA,
    DPU_QCH_DPU_DPP,
    DPU_QCH_DPU_C2SERV,
    DPU_QCH_DPU_DSIM0,
    DPU_QCH_DPU_OSDDSIM0,
    LH_AXI_SI_D_G3D_QCH,
    LH_AXI_MI_P_INIT_G3D_INT_QCH,
    VGEN_LITE_D_G3D_QCH,
    PPMU_D_G3D_QCH,
    SYSMMU_D_G3D_QCH,
    D_TZPC_G3D_QCH,
    LH_AXI_SI_P_INIT_G3D_INT_QCH,
    SLH_AXI_MI_P_G3D_QCH,
    ECU_G3D_QCH,
    CMU_G3D_QCH,
    SYSREG_G3D_QCH,
    HTU_G3D_QCH_CLK,
    HTU_G3D_QCH_PCLK,
    GPU_QCH,
    S2MPU_D_HSI_QCH_S2,
    SYSREG_HSI_QCH,
    PPMU_HSI_QCH,
    VGEN_LITE_HSI_QCH,
    ECU_HSI_QCH,
    D_TZPC_HSI_QCH,
    CMU_HSI_QCH,
    SLH_AXI_MI_P_HSI_QCH,
    SLH_AXI_SI_D_HSI_QCH,
    UFS_EMBD_QCH,
    UFS_EMBD_QCH_FMP,
    GPIO_HSI_UFS_QCH,
    RSTnSYNC_CLK_MFC_NOCD_SW_RESET_QCH,
    MFC_QCH,
    VGEN_LITE_MFC_QCH,
    SYSMMU_MFC_QCH_S1,
    SYSMMU_MFC_QCH_S2,
    LH_AXI_SI_D_MFC_QCH,
    PPMU_MFC_QCH,
    CMU_MFC_QCH,
    D_TZPC_MFC_QCH,
    SYSREG_MFC_QCH,
    SLH_AXI_MI_P_MFC_QCH,
    ECU_MFC_QCH,
    SLH_AXI_MI_P_MIF_QCH_MIF0,
    QCH_ADAPTER_DMC_QCH_MIF0,
    CMU_MIF_QCH_MIF0,
    D_TZPC_MIF_QCH_MIF0,
    SYSREG_MIF_QCH_MIF0,
    QCH_ADAPTER_DDRPHY_QCH_MIF0,
    QCH_ADAPTER_PPC_DEBUG_QCH_MIF0,
    ECU_MIF_QCH_MIF0,
    SLH_AXI_MI_P_MIF_QCH_MIF1,
    QCH_ADAPTER_DMC_QCH,
    CMU_MIF_QCH_MIF1,
    D_TZPC_MIF_QCH_MIF1,
    SYSREG_MIF_QCH_MIF1,
    QCH_ADAPTER_DDRPHY_QCH_MIF1,
    QCH_ADAPTER_PPC_DEBUG_QCH_MIF1,
    ECU_MIF_QCH_MIF1,
    SCI_Lite_D_MIF_QCH,
    LH_AXI_MI_D1_RGBP_QCH,
    LH_AXI_MI_D_ICPU_QCH,
    LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH,
    LH_AXI_MI_D_SC_INT_QCH,
    LH_AXI_MI_D0_CSIS_QCH,
    LH_AXI_MI_D0_CPUCL0NOCL0_QCH,
    LH_AXI_MI_D_AUD_QCH,
    LH_AXI_MI_D1_CPUCL0NOCL0_QCH,
    LH_AXI_MI_D0_CSTAT_QCH,
    SLH_AXI_MI_D_HSI_QCH,
    LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH,
    SLH_AXI_MI_G_CPUCL0NOCL0_CSSYS_QCH,
    LH_AXI_MI_D1_CSIS_QCH,
    BDU_QCH,
    LH_AXI_MI_D_YUVP_QCH,
    LH_AST_MI_G_NOCL1A_NOCL0_QCH,
    LH_AXI_MI_D2_RGBP_QCH,
    SLH_AXI_MI_D1_MODEM_QCH,
    LH_AXI_MI_D1_CSTAT_QCH,
    LH_AXI_MI_D_G3D_QCH,
    LH_AXI_MI_D0_RGBP_QCH,
    LH_AXI_MI_D3_RGBP_QCH,
    SLH_AXI_MI_D0_MODEM_QCH,
    BAAW_P_MODEM_QCH,
    SLH_AXI_SI_P_YUVP_QCH,
    TREX_PPMU_D0_MODEM_QCH,
    TREX_PPMU_D1_MODEM_QCH,
    SFR_APBIF_CMU_TOPC_QCH,
    QE_D1_CPUCL0_QCH,
    SLH_AXI_SI_P_DPU_QCH,
    WOW_D0_MPACE_QCH,
    SLH_AXI_SI_P_MFC_QCH,
    SLH_AXI_SI_P_RGBP_QCH,
    SLH_AXI_SI_P_CPUCL0_QCH,
    CMU_NOCL0_QCH,
    TREX_P_NOCL0_QCH,
    SLH_AXI_SI_P_MIF1_QCH,
    SLH_AXI_SI_P_GNSS_QCH,
    SLH_AXI_SI_P_HSI_QCH,
    SLH_AXI_SI_P_NOCL1A_QCH,
    BAAW_P_GNSS_QCH,
    ECU_NOCL0_QCH,
    SLH_AXI_WLBT_SI_P_WLBT_QCH,
    SC_QCH,
    TREX_PPMU_D_MEM1_QCH,
    SLH_AXI_SI_P_USB_QCH,
    D_TZPC_NOCL0_QCH,
    BAAW_P_WLBT_QCH,
    SYSREG_NOCL0_QCH,
    SLH_AXI_SI_P_ICPU_QCH,
    SLH_AXI_SI_P_PERI_QCH,
    BAAW_D_SC_QCH,
    SLH_AXI_SI_P_CSTAT_QCH,
    WOW_D1_MPACE_QCH,
    PPMU_D1_AXI_CPUCL0_QCH,
    PPMU_D0_AXI_CPUCL0_QCH,
    TREX_D_NOCL0_QCH,
    QE_D0_CPUCL0_QCH,
    TREX_PPMU_DP_NOCL0_QCH,
    SLH_AXI_SI_P_APM_QCH,
    SLH_AXI_SI_P_G3D_QCH,
    TREX_PPMU_D_SSP_QCH,
    SLH_AXI_SI_P_MIF0_QCH,
    SLH_AXI_SI_P_AUD_QCH,
    SLH_AXI_SI_P_MODEM_QCH,
    TREX_PPMU_D_MEM0_QCH,
    SLH_AXI_SI_P_M2M_QCH,
    TREX_PPMU_P_CLUSTER0_QCH,
    SLH_AXI_SI_P_CSIS_QCH,
    LH_AXI_SI_D_SC_INT_QCH,
    RSTnSYNC_SR_CLK_i_ARESETn_SC_QCH,
    GIC_QCH,
    SLH_AXI_MI_D_USB_QCH,
    LH_AXI_MI_D1_M2M_QCH,
    LH_AXI_MI_D_MFC_QCH,
    SLH_AXI_MI_D_PERI_QCH,
    LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH,
    LH_AXI_MI_D1_DPU_QCH,
    LH_AXI_MI_D0_DPU_QCH,
    LH_AXI_MI_D_NOCL1A_INT_QCH,
    LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH,
    LH_AXI_MI_D0_M2M_QCH,
    LH_AXI_MI_D_DIT_INT_QCH,
    SLH_AXI_WLBT_MI_D_WLBT_QCH,
    LH_AST_SI_G_NOCL1A_NOCL0_QCH,
    TREX_PPMU_S1_NOCL1A_QCH,
    CMU_NOCL1A_QCH,
    SLH_AXI_MI_P_NOCL1A_QCH,
    TREX_PPMU_S0_NOCL1A_QCH,
    ECU_NOCL1A_QCH,
    SYSREG_NOCL1A_QCH,
    TREX_PPMU_CORE0_QCH,
    TREX_D_NOCL1A_QCH,
    QE_PDMA_QCH,
    D_TZPC_NOCL1A_QCH,
    TREX_PPMU_D_WLBT_QCH,
    TREX_PPMU_DIT_QCH,
    QE_SPDMA_QCH,
    PDMA_NOCL1A_QCH,
    VGEN_PDMA_QCH,
    LH_AXI_SI_D_DIT_INT_QCH,
    LH_AXI_SI_D_NOCL1A_INT_QCH,
    SYSMMU_D_DIT_QCH,
    SYSMMU_AXI_D_NOCL1A_QCH,
    VGEN_LITE_NOCL1A_QCH,
    DIT_QCH,
    BAAW_D_NOCL1A_QCH,
    SPDMA_NOCL1A_QCH,
    SLH_AXI_MI_D_APM_QCH,
    VGEN_SPDMA_QCH,
    OTP_CON_TOP_QCH,
    WDT0_QCH,
    TMU_QCH,
    WDT1_QCH,
    GPIO_PERI_QCH_GPIO,
    GPIO_PERIMMC_QCH_GPIO,
    PWM_QCH,
    USI05_I2C_QCH,
    USI01_I2C_QCH,
    USI00_USI_QCH,
    SLH_AXI_SI_D_PERI_QCH,
    SLH_AXI_MI_P_PERI_QCH,
    S2MPU_D_PERI_QCH_S2,
    UART_DBG_QCH,
    USI07_I2C_QCH,
    SYSREG_PERI_QCH,
    USI02_I2C_QCH,
    PPMU_PERI_QCH,
    USI06_I2C_QCH,
    USI03_USI_QCH,
    USI05_USI_QCH,
    USI04_USI_QCH,
    USI03_I2C_QCH,
    VGEN_LITE_PERI_QCH,
    USI00_I2C_QCH,
    USI01_USI_QCH,
    USI06_USI_QCH,
    USI04_I2C_QCH,
    CMU_PERI_QCH,
    D_TZPC_PERI_QCH,
    USI02_USI_QCH,
    MMC_CARD_QCH,
    SYSMMU_D1_RGBP_QCH_S1,
    SYSMMU_D1_RGBP_QCH_S2,
    LH_AXI_SI_D1_RGBP_QCH,
    VGEN_LITE_D0_RGBP_QCH,
    SYSMMU_D0_RGBP_QCH_S1,
    SYSMMU_D0_RGBP_QCH_S2,
    LH_AXI_SI_D3_RGBP_QCH,
    VGEN_LITE_D1_RGBP_QCH,
    LH_AXI_SI_D2_RGBP_QCH,
    LH_AXI_SI_D0_RGBP_QCH,
    LH_AST_SI_OTF_RGBPYUVP_QCH,
    LH_AST_MI_OTF_CSTATRGBP_QCH,
    MCFP_QCH,
    SYSMMU_D3_RGBP_QCH_S1,
    SYSMMU_D3_RGBP_QCH_S2,
    SYSMMU_D2_RGBP_QCH_S1,
    SYSMMU_D2_RGBP_QCH_S2,
    LH_AST_MI_OTF_YUVPRGBP_QCH,
    VGEN_LITE_D2_RGBP_QCH,
    RGBP_QCH,
    RGBP_QCH_VOTF0,
    RGBP_QCH_VOTF1,
    PPMU_D1_RGBP_QCH,
    SLH_AXI_MI_P_RGBP_QCH,
    PPMU_D2_RGBP_QCH,
    CMU_RGBP_QCH,
    PPMU_D0_RGBP_QCH,
    D_TZPC_RGBP_QCH,
    SYSREG_RGBP_QCH,
    PPMU_D3_RGBP_QCH,
    D_TZPC_USB_QCH,
    CMU_USB_QCH,
    SLH_AXI_SI_D_USB_QCH,
    VGEN_LITE_USB_QCH,
    S2MPU_D_USB_QCH,
    SLH_AXI_MI_P_USB_QCH,
    PPMU_USB_QCH,
    SYSREG_USB_QCH,
    SLH_AXI_SI_D_USBAUD_QCH,
    USB20DRD_TOP_QCH_SLV_CTRL,
    USB20DRD_TOP_QCH_SLV_LINK,
    YUVP_QCH,
    YUVP_QCH_VOTF0,
    YUVP_QCH_VOTF1,
    LH_AXI_SI_D_YUVP_QCH,
    LH_AST_MI_OTF_RGBPYUVP_QCH,
    SYSMMU_D_YUVP_QCH_S1,
    SYSMMU_D_YUVP_QCH_S2,
    MCSC_QCH,
    MCSC_QCH_C2W,
    LH_AST_SI_OTF_YUVPRGBP_QCH,
    VGEN_LITE_D1_YUVP_QCH,
    VGEN_LITE_D0_YUVP_QCH,
    SLH_AXI_MI_P_YUVP_QCH,
    CMU_YUVP_QCH,
    D_TZPC_YUVP_QCH,
    SYSREG_YUVP_QCH,
    PPMU_D_YUVP_QCH,
    LH_AXI_SI_D0_CSIS_QCH,
    CSIS_PDP_QCH_DMA,
    CSIS_PDP_QCH_VOTF0,
    CSIS_PDP_QCH_MCB,
    CSIS_PDP_QCH_PDP_TOP,
    CSIS_PDP_QCH_C2_PDP,
    SYSMMU_D0_CSIS_QCH_S1,
    SYSMMU_D0_CSIS_QCH_S2,
    LH_AST_SI_OTF1_CSISCSTAT_QCH,
    LH_AST_SI_OTF0_CSISCSTAT_QCH,
    SYSMMU_D1_CSIS_QCH_S1,
    SYSMMU_D1_CSIS_QCH_S2,
    VGEN_LITE0_CSIS_QCH,
    LH_AXI_SI_D1_CSIS_QCH,
    QE_PDP_M0_QCH,
    CMU_CSIS_QCH,
    QE_CSIS1_QCH,
    SYSREG_CSIS_QCH,
    SLH_AXI_MI_P_CSIS_QCH,
    PPMU_D0_CSIS_QCH,
    PPMU_D1_CSIS_QCH,
    QE_CSIS3_QCH,
    MIPI_DCPHY_LINK_WRAP_QCH_CSIS0,
    MIPI_DCPHY_LINK_WRAP_QCH_CSIS1,
    MIPI_DCPHY_LINK_WRAP_QCH_CSIS2,
    MIPI_DCPHY_LINK_WRAP_QCH_CSIS3,
    QE_CSIS0_QCH,
    QE_CSIS2_QCH,
    D_TZPC_CSIS_QCH,
    LH_AST_MI_OTF0_CSISCSTAT_QCH,
    SIPU_CSTAT_QCH,
    SIPU_CSTAT_QCH_C2RD,
    SIPU_CSTAT_QCH_C2DS,
    LH_AST_MI_OTF1_CSISCSTAT_QCH,
    VGEN_LITE_CSTAT0_QCH,
    SYSMMU_D0_CSTAT_QCH_S1,
    SYSMMU_D0_CSTAT_QCH_S2,
    VGEN_LITE_CSTAT1_QCH,
    LH_AXI_SI_D0_CSTAT_QCH,
    PPMU_D0_CSTAT_QCH,
    CMU_CSTAT_QCH,
    D_TZPC_CSTAT_QCH,
    PPMU_D1_CSTAT_QCH,
    SYSREG_CSTAT_QCH,
    SLH_AXI_MI_P_CSTAT_QCH,
    LH_AXI_SI_D1_CSTAT_QCH,
    SYSMMU_D1_CSTAT_QCH_S1,
    SYSMMU_D1_CSTAT_QCH_S2,
    SIPU_BYRP_QCH,
    SIPU_BYRP_QCH_VOTF0,
    SIPU_BYRP_QCH_VOTF1,
    LH_AST_SI_OTF_CSTATRGBP_QCH,
    VGEN_LITE_BYRP_QCH,
    LH_AXI_SI_D0_M2M_QCH,
    SYSMMU_D0_M2M_QCH_S1,
    SYSMMU_D0_M2M_QCH_S2,
    LH_AXI_MI_JPEG_INT_QCH,
    VGEN_LITE_D0_M2M_QCH,
    M2M_QCH,
    D_TZPC_M2M_QCH,
    SLH_AXI_MI_P_M2M_QCH,
    CMU_M2M_QCH,
    PPMU_D0_M2M_QCH,
    PPMU_D1_M2M_QCH,
    SYSREG_M2M_QCH,
    LH_AXI_SI_GDC_INT_QCH,
    GDC_QCH,
    JPEG_QCH,
    LH_AXI_SI_JPEG_INT_QCH,
    LME_QCH,
    LH_AXI_SI_LME_INT_QCH,
    SYSMMU_D1_M2M_QCH_S1,
    SYSMMU_D1_M2M_QCH_S2,
    LH_AXI_MI_GDC_INT_QCH,
    LH_AXI_SI_D1_M2M_QCH,
    VRA_QCH,
    LH_AXI_MI_LME_INT_QCH,
    VGEN_LITE_D1_M2M_QCH,
    USI_CMGP2_QCH,
    USI_CMGP1_QCH,
    USI_CMGP4_QCH,
    SYSREG_CMGP2WLBT_QCH,
    SYSREG_CMGP2GNSS_QCH,
    I2C_CMGP1_QCH,
    SYSREG_CMGP2CP_QCH,
    SYSREG_CMGP_QCH,
    CMU_CMGP_QCH,
    APBIF_GPIO_CMGP_QCH,
    USI_CMGP0_QCH,
    I2C_CMGP3_QCH,
    I2C_CMGP0_QCH,
    SYSREG_CMGP2APM_QCH,
    D_TZPC_CMGP_QCH,
    SYSREG_CMGP2PMU_AP_QCH,
    I2C_CMGP4_QCH,
    SYSREG_CMGP2CHUB_QCH,
    USI_CMGP3_QCH,
    SLH_AXI_MI_P_ALIVECMGP_QCH,
    I2C_CMGP2_QCH,
    I3C_CMGP0_QCH_S,
    I3C_CMGP0_QCH_P,
    I3C_CMGP1_QCH_S,
    I3C_CMGP1_QCH_P,
    APBIF_CSSYS_ALIVE_QCH,
    GREBEINTEGRATION_DBGCORE_QCH_GREBE,
    GREBEINTEGRATION_DBGCORE_QCH_DBG,
    MDIS_DBGCORE_QCH_OSC,
    LH_AXI_MI_P_APM_INT_QCH,
    LH_AXI_SI_D_DBGCORE_INT_QCH,
    WDT_DBGCORE_QCH,
    SYSREG_DBGCORE_QCH,
    SYSREG_DBGCORE_CORE_QCH,
    SLH_AXI_SI_G_ALIVECPUCL0_DBGCORE_QCH,
    MDIS_DBGCORE_QCH,
    RSTnSYNC_CLK_DBGCORE_GREBE_QCH,
    CMU_DBGCORE_QCH,
    SLH_AXI_SI_G_ALIVEMIF_SCAN2DRAM_QCH,
    APBIF_S2D_DBGCORE_QCH,
    D_TZPC_DBGCORE_QCH,
    RSTnSYNC_CLK_ICPU_CPU_DBG_QCH,
    RSTnSYNC_CLK_ICPU_CPUPO_QCH,
    RSTnSYNC_CLK_ICPU_CORE_QCH,
    SYSMMU_D_ICPU_QCH_S1,
    SYSMMU_D_ICPU_QCH_S2,
    PPMU_D_ICPU_QCH,
    LH_AXI_SI_ICPU0_INT_QCH,
    LH_AXI_SI_D_ICPU_QCH,
    LH_AXI_MI_ICPU1_INT_QCH,
    SYSREG_ICPU_QCH,
    D_TZPC_ICPU_QCH,
    CMU_ICPU_QCH,
    SLH_AXI_MI_P_ICPU_QCH,
    VGEN_LITE_ICPU_QCH,
    LH_AXI_SI_ICPU1_INT_QCH,
    LH_AXI_MI_ICPU0_INT_QCH,
    ICPU_QCH_CPU0,
    ICPU_QCH_NEON,
    ICPU_QCH_PERI,
    ICPU_QCH_CPU_SI,
    ICPU_QCH_PERI_MI,
    CMU_CPUCL0_QCH,
    HTU_CPUCL0_QCH_PCLK,
    HTU_CPUCL0_QCH_CLK,
    CMU_S2D_QCH,
    SLH_AXI_MI_G_ALIVEMIF_SCAN2DRAM_QCH,
    HTU_CPUCL1_QCH_CLK,
    HTU_CPUCL1_QCH_PCLK,
    CMU_CPUCL1_QCH,
    D_TZPC_CPUCL0_QCH,
    BPS_CPUCL0_QCH,
    CMU_CPUCL0_GLB_QCH,
    SYSREG_CPUCL0_QCH,
    ECU_CPUCL0_QCH,
    LH_AXI_MI_G_DBGCORE_INT_QCH,
    SLH_AXI_MI_P_CPUCL0_QCH,
    SECJTAG_SM_QCH,
    RSTnSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH,
    LH_AXI_SI_G_CSSYS_INT_QCH,
    LH_AXI_SI_G_DBGCORE_INT_QCH,
    SLH_AXI_MI_G_ALIVECPUCL0_DBGCORE_QCH,
    LH_AXI_MI_G_CSSYS_INT_QCH,
    SLH_AXI_SI_G_CPUCL0NOCL0_CSSYS_QCH,
    LH_AXI_SI_D1_CPUCL0NOCL0_QCH,
    LH_AXI_SI_D0_CPUCL0NOCL0_QCH,
    PPC_INSTRRUN_CLUSTER0_1_QCH,
    PPC_INSTRRET_CLUSTER0_1_QCH,
    PPC_INSTRRET_CLUSTER0_0_QCH,
    HTU_DSU_QCH_CLK,
    HTU_DSU_QCH_PCLK,
    PPC_INSTRRUN_CLUSTER0_0_QCH,
    CMU_DSU_QCH,
    CLUSTER0_QCH_SCLK,
    CLUSTER0_QCH_ATCLK,
    CLUSTER0_QCH_GIC,
    CLUSTER0_QCH_PDBGCLK,
    CLUSTER0_QCH_PCLK,
    DFTMUX_CMU_QCH_CIS_CLK0,
    DFTMUX_CMU_QCH_CIS_CLK1,
    DFTMUX_CMU_QCH_CIS_CLK2,
    DFTMUX_CMU_QCH_CIS_CLK3,
    DFTMUX_CMU_QCH_CIS_CLK4,
    DFTMUX_CMU_QCH_CIS_CLK5,
    end_of_qch,
    num_of_qch = (end_of_qch - QCH_TYPE) & MASK_OF_ID,
};
enum option_id {
    CTRL_OPTION_S5E8535 = OPTION_TYPE,
    CTRL_OPTION_TOP,
    CTRL_OPTION_ALIVEROOT,
    CTRL_OPTION_ALIVE,
    CTRL_OPTION_AUD,
    CTRL_OPTION_CHUB,
    CTRL_OPTION_DPU,
    CTRL_OPTION_G3D,
    CTRL_OPTION_HSI,
    CTRL_OPTION_MFC,
    CTRL_OPTION_MIF0,
    CTRL_OPTION_MIF1,
    CTRL_OPTION_NOCL0,
    CTRL_OPTION_NOCL1A,
    CTRL_OPTION_PERI,
    CTRL_OPTION_RGBP,
    CTRL_OPTION_USB,
    CTRL_OPTION_YUVP,
    CTRL_OPTION_CSIS,
    CTRL_OPTION_CSTAT,
    CTRL_OPTION_M2M,
    CTRL_OPTION_CMGP,
    CTRL_OPTION_DBGCORE,
    CTRL_OPTION_ICPU,
    CTRL_OPTION_CPUCL0,
    CTRL_OPTION_S2D,
    CTRL_OPTION_CPUCL1,
    CTRL_OPTION_CPUCL0_GLB,
    CTRL_OPTION_DSU,
    CTRL_OPTION_MODEM,
	end_of_option,
	num_of_option = (end_of_option - OPTION_TYPE) & MASK_OF_ID,
};
#endif
