// Seed: 2874842650
module module_0 (
    input supply0 id_0,
    output wor id_1
);
  assign id_1 = 1;
  id_3 :
  assert property (@(posedge id_3) 1)
  else $clog2(72);
  ;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_1 (
    output supply0 id_0,
    output supply0 id_1,
    output logic   id_2,
    input  supply0 id_3
);
  always @(posedge id_3) begin : LABEL_0
    id_2 = id_0++;
  end
  wire id_5;
  module_0 modCall_1 (
      id_3,
      id_0
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_0 (
    id_1,
    id_2,
    module_2,
    id_4
);
  inout uwire id_4;
  input wire id_3;
  assign module_0.id_1 = 0;
  input wire id_2;
  inout wire id_1;
  assign id_4 = 1;
endmodule
