#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Mon Nov 20 23:43:24 2017
# Process ID: 129352
# Current directory: E:/code/CPU_single_cycle/CPU_single_cycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent131076 E:\code\CPU_single_cycle\CPU_single_cycle\CPU_single_cycle.xpr
# Log file: E:/code/CPU_single_cycle/CPU_single_cycle/vivado.log
# Journal file: E:/code/CPU_single_cycle/CPU_single_cycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.xpr
INFO: [Project 1-313] Project file moved from 'D:/code/CPU_single_cycle/CPU_single_cycle' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.3/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 737.711 ; gain = 123.reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/ALU/ALU32.v" into library work [E:/code/CPU_single_cycle/src/ALU/ALU32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/CPU_top.v" into library work [E:/code/CPU_single_cycle/src/CPU_top.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_singlreset_run synth_1
launch_runs impl_1
[Mon Nov 20 23:58:21 2017] Launched synth_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/synth_1/runme.log
[Mon Nov 20 23:58:21 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
ERROR: [Common 17-9] Error reading message records.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/DEBUG/debouncing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncing
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/DEBUG/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/DEBUG/displayReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module displayReg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/DEBUG/clkdiv_190hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv_190hz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol out_display_data, assumed default net type wire [E:/code/CPU_single_cycle/src/top.v:15]
WARNING: [VRFC 10-756] identifier display_data is used before its declaration [E:/code/CPU_single_cycle/src/top.v:15]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/src/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2458] undeclared symbol out_display_data, assumed default net type wire [E:/code/CPU_single_cycle/src/top_tb.v:15]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 95225f249d924bd1ab09481b7e047e4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port out_display_data on this module [E:/code/CPU_single_cycle/src/top_tb.v:9]
ERROR: [VRFC 10-426] cannot find port out_display_data on this module [E:/code/CPU_single_cycle/src/top_tb.v:15]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/elaborate.log' file for more information.
update_compile_order -fileset sourreset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/ALU/ALU32.v" into library work [E:/code/CPU_single_cycle/src/ALU/ALU32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/CPU_top.v" into library work [E:/code/CPU_single_cycle/src/CPU_top.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v" into library work [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v" into library work [E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Extend.v" into library work [E:/code/CPU_single_cycle/src/Extend.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v" into library work [E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/PC.v" into library work [E:/code/CPU_single_cycle/src/PC.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/RegFile/RegFile.v" into library work [E:/code/CPU_single_cycle/src/RegFile/RegFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/DEBUG/clkdiv_190hz.v" into library work [E:/code/CPU_single_cycle/src/DEBUG/clkdiv_190hz.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/DEBUG/debouncing.v" into library work [E:/code/CPU_single_cycle/src/DEBUG/debouncing.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/DEBUG/displayReg.v" into library work [E:/code/CPU_single_cycle/src/DEBUG/displayReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/DEBUG/display_top.v" into library work [E:/code/CPU_single_cycle/src/DEBUG/display_top.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux2to1_32.v" into library work [E:/code/CPU_single_cycle/src/mux2to1_32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux2to1_5.v" into library work [E:/code/CPU_single_cycle/src/mux2to1_5.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux4to1.v" into library work [E:/code/CPU_single_cycle/src/mux4to1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/DEBUG/test.v" into library work [E:/code/CPU_single_cycle/src/DEBUG/test.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/top.v" into library work [E:/code/CPU_single_cycle/src/top.v:1]
[Tue Nov 21 00:10:12 2017] Launched synth_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 21 00:15:38 2017...
l_defaultlib.test
Compiling module xil_defaultlib.clkdiv_190hz
Compiling module xil_defaultlib.displayReg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 21 00:06:17 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 828.813 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -view {E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
open_wave_config E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle_tb_behav.wcfg
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 828.813 ; gain = 0.000
reset_run synth_1
launch_runs impl_1
[Tue Nov 21 00:11:02 2017] Launched synth_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/synth_1/runme.log
[Tue Nov 21 00:11:02 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 21 00:12:36 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/code/CPU_single_cycle/CPU_single_cycle/.Xil/Vivado-129352-wyf/dcp/top.xdc]
Finished Parsing XDC File [E:/code/CPU_single_cycle/CPU_single_cycle/.Xil/Vivado-129352-wyf/dcp/top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 988.320 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 988.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1107.980 ; gain = 279.168
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 21 00:16:36 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/ALU/ALU32.v" into library work [E:/code/CPU_single_cycle/src/ALU/ALU32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/CPU_top.v" into library work [E:/code/CPU_single_cycle/src/CPU_top.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v" into library work [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v" into library work [E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Extend.v" into library work [E:/code/CPU_single_cycle/src/Extend.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v" into library work [E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/PC.v" into library work [E:/code/CPU_single_cycle/src/PC.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/RegFile/RegFile.v" into library work [E:/code/CPU_single_cycle/src/RegFile/RegFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/DEBUG/clkdiv_190hz.v" into library work [E:/code/CPU_single_cycle/src/DEBUG/clkdiv_190hz.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/DEBUG/debouncing.v" into library work [E:/code/CPU_single_cycle/src/DEBUG/debouncing.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/DEBUG/displayReg.v" into library work [E:/code/CPU_single_cycle/src/DEBUG/displayReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/DEBUG/display_top.v" into library work [E:/code/CPU_single_cycle/src/DEBUG/display_top.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux2to1_32.v" into library work [E:/code/CPU_single_cycle/src/mux2to1_32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux2to1_5.v" into library work [E:/code/CPU_single_cycle/src/mux2to1_5.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux4to1.v" into library work [E:/code/CPU_single_cycle/src/mux4to1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/DEBUG/test.v" into library work [E:/code/CPU_single_cycle/src/DEBUG/test.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/top.v" into library work [E:/code/CPU_single_cycle/src/top.v:1]
[Tue Nov 21 00:16:54 2017] Launched synth_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/synth_1/runme.log
launch_runs impl_1
[Tue Nov 21 00:17:30 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 21 00:18:59 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.3
  **** Build date : Sep 28 2015-20:29:55
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183737304A
set_property PROGRAM.FILE {E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/constrs_1/new/my.xdc]
Finished Parsing XDC File [E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/constrs_1/new/my.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/ALU/ALU32.v" into library work [E:/code/CPU_single_cycle/src/ALU/ALU32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/CPU_top.v" into library work [E:/code/CPU_single_cycle/src/CPU_top.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v" into library work [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v" into library work [E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Extend.v" into library work [E:/code/CPU_single_cycle/src/Extend.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v" into library work [E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/PC.v" into library work [E:/code/CPU_single_cycle/src/PC.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/RegFile/RegFile.v" into library work [E:/code/CPU_single_cycle/src/RegFile/RegFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/DEBUG/clkdiv_190hz.v" into library work [E:/code/CPU_single_cycle/src/DEBUG/clkdiv_190hz.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/DEBUG/debouncing.v" into library work [E:/code/CPU_single_cycle/src/DEBUG/debouncing.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/DEBUG/displayReg.v" into library work [E:/code/CPU_single_cycle/src/DEBUG/displayReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/DEBUG/display_top.v" into library work [E:/code/CPU_single_cycle/src/DEBUG/display_top.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux2to1_32.v" into library work [E:/code/CPU_single_cycle/src/mux2to1_32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux2to1_5.v" into library work [E:/code/CPU_single_cycle/src/mux2to1_5.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux4to1.v" into library work [E:/code/CPU_single_cycle/src/mux4to1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/DEBUG/test.v" into library work [E:/code/CPU_single_cycle/src/DEBUG/test.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/top.v" into library work [E:/code/CPU_single_cycle/src/top.v:1]
[Tue Nov 21 00:28:22 2017] Launched synth_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/synth_1/runme.log
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov 21 00:28:58 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
current_design impl_1
refresh_design
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/code/CPU_single_cycle/CPU_single_cycle/.Xil/Vivado-129352-wyf/dcp/top.xdc]
Finished Parsing XDC File [E:/code/CPU_single_cycle/CPU_single_cycle/.Xil/Vivado-129352-wyf/dcp/top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1688.113 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1688.113 ; gain = 0.000
place_ports test_button_in V13
place_ports test_button_out V14
set_property IOSTANDARD LVCMOS33 [get_ports [list test_button_in]]
set_property IOSTANDARD LVCMOS33 [get_ports [list test_button_out]]
save_constraints -force
reset_run synth_1
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov 21 00:32:24 2017] Launched synth_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/synth_1/runme.log
[Tue Nov 21 00:32:24 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 21 00:34:10 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/ALU/ALU32.v" into library work [E:/code/CPU_single_cycle/src/ALU/ALU32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/CPU_top.v" into library work [E:/code/CPU_single_cycle/src/CPU_top.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v" into library work [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v" into library work [E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Extend.v" into library work [E:/code/CPU_single_cycle/src/Extend.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v" into library work [E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/PC.v" into library work [E:/code/CPU_single_cycle/src/PC.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/RegFile/RegFile.v" into library work [E:/code/CPU_single_cycle/src/RegFile/RegFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/DEBUG/clkdiv_190hz.v" into library work [E:/code/CPU_single_cycle/src/DEBUG/clkdiv_190hz.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/DEBUG/debouncing.v" into library work [E:/code/CPU_single_cycle/src/DEBUG/debouncing.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/DEBUG/displayReg.v" into library work [E:/code/CPU_single_cycle/src/DEBUG/displayReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/DEBUG/display_top.v" into library work [E:/code/CPU_single_cycle/src/DEBUG/display_top.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux2to1_32.v" into library work [E:/code/CPU_single_cycle/src/mux2to1_32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux2to1_5.v" into library work [E:/code/CPU_single_cycle/src/mux2to1_5.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux4to1.v" into library work [E:/code/CPU_single_cycle/src/mux4to1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/DEBUG/test.v" into library work [E:/code/CPU_single_cycle/src/DEBUG/test.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/top.v" into library work [E:/code/CPU_single_cycle/src/top.v:1]
[Tue Nov 21 00:40:35 2017] Launched synth_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/synth_1/runme.log
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov 21 00:41:17 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 21 00:42:18 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov 21 00:44:51 2017] Launched synth_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/synth_1/runme.log
[Tue Nov 21 00:44:51 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov 21 00:50:28 2017] Launched synth_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/synth_1/runme.log
[Tue Nov 21 00:50:28 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov 21 00:51:39 2017] Launched synth_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/synth_1/runme.log
[Tue Nov 21 00:51:39 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183737304A
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 21 01:06:29 2017...
