-- VHDL module instantiation generated by SCUBA Diamond_1.3_Production (92)
-- Module  Version: 7.1
-- Fri Mar 21 10:22:27 2014

-- parameterized module component declaration
component DataBuffer
    port (DataInA: in  std_logic_vector(7 downto 0); 
        DataInB: in  std_logic_vector(7 downto 0); 
        AddressA: in  std_logic_vector(9 downto 0); 
        AddressB: in  std_logic_vector(9 downto 0); 
        ClockA: in  std_logic; ClockB: in  std_logic; 
        ClockEnA: in  std_logic; ClockEnB: in  std_logic; 
        WrA: in  std_logic; WrB: in  std_logic; ResetA: in  std_logic; 
        ResetB: in  std_logic; QA: out  std_logic_vector(7 downto 0); 
        QB: out  std_logic_vector(7 downto 0));
end component;

-- parameterized module component instance
__ : DataBuffer
    port map (DataInA(7 downto 0)=>__, DataInB(7 downto 0)=>__, AddressA(9 downto 0)=>__, 
        AddressB(9 downto 0)=>__, ClockA=>__, ClockB=>__, ClockEnA=>__, 
        ClockEnB=>__, WrA=>__, WrB=>__, ResetA=>__, ResetB=>__, QA(7 downto 0)=>__, 
        QB(7 downto 0)=>__);
