vendor_name = ModelSim
source_file = 1, C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Top-Level/UART_RX_TEST.vhd
source_file = 1, C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Components/UART_RX_MY.vhd
source_file = 1, C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Components/BaudGenerator.vhd
source_file = 1, C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Projects/UART_RX_TEST/output_files/Waveform.vwf
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Projects/UART_RX_TEST/db/UART_RX_TEST.cbx.xml
design_name = UART_RX_TEST
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, UART_RX_TEST, 1
instance = comp, \Dane_Wyj[0]~output\, Dane_Wyj[0]~output, UART_RX_TEST, 1
instance = comp, \Dane_Wyj[1]~output\, Dane_Wyj[1]~output, UART_RX_TEST, 1
instance = comp, \Dane_Wyj[2]~output\, Dane_Wyj[2]~output, UART_RX_TEST, 1
instance = comp, \Dane_Wyj[3]~output\, Dane_Wyj[3]~output, UART_RX_TEST, 1
instance = comp, \Dane_Wyj[4]~output\, Dane_Wyj[4]~output, UART_RX_TEST, 1
instance = comp, \Dane_Wyj[5]~output\, Dane_Wyj[5]~output, UART_RX_TEST, 1
instance = comp, \Dane_Wyj[6]~output\, Dane_Wyj[6]~output, UART_RX_TEST, 1
instance = comp, \Dane_Wyj[7]~output\, Dane_Wyj[7]~output, UART_RX_TEST, 1
instance = comp, \Blad_Par~output\, Blad_Par~output, UART_RX_TEST, 1
instance = comp, \RX_Dane_Gotowe~output\, RX_Dane_Gotowe~output, UART_RX_TEST, 1
instance = comp, \clk~input\, clk~input, UART_RX_TEST, 1
instance = comp, \clk~inputclkctrl\, clk~inputclkctrl, UART_RX_TEST, 1
instance = comp, \RX~input\, RX~input, UART_RX_TEST, 1
instance = comp, \reset~input\, reset~input, UART_RX_TEST, 1
instance = comp, \Bit_Par~input\, Bit_Par~input, UART_RX_TEST, 1
instance = comp, \baud_gen_unit|Add0~0\, baud_gen_unit|Add0~0, UART_RX_TEST, 1
instance = comp, \baud_gen_unit|r_reg[0]\, baud_gen_unit|r_reg[0], UART_RX_TEST, 1
instance = comp, \baud_gen_unit|Add0~2\, baud_gen_unit|Add0~2, UART_RX_TEST, 1
instance = comp, \baud_gen_unit|r_reg[1]\, baud_gen_unit|r_reg[1], UART_RX_TEST, 1
instance = comp, \baud_gen_unit|Add0~4\, baud_gen_unit|Add0~4, UART_RX_TEST, 1
instance = comp, \baud_gen_unit|Add0~6\, baud_gen_unit|Add0~6, UART_RX_TEST, 1
instance = comp, \baud_gen_unit|r_reg[3]\, baud_gen_unit|r_reg[3], UART_RX_TEST, 1
instance = comp, \baud_gen_unit|Add0~8\, baud_gen_unit|Add0~8, UART_RX_TEST, 1
instance = comp, \baud_gen_unit|r_reg[4]\, baud_gen_unit|r_reg[4], UART_RX_TEST, 1
instance = comp, \baud_gen_unit|Add0~10\, baud_gen_unit|Add0~10, UART_RX_TEST, 1
instance = comp, \baud_gen_unit|r_reg[5]\, baud_gen_unit|r_reg[5], UART_RX_TEST, 1
instance = comp, \baud_gen_unit|Add0~12\, baud_gen_unit|Add0~12, UART_RX_TEST, 1
instance = comp, \baud_gen_unit|r_reg[6]\, baud_gen_unit|r_reg[6], UART_RX_TEST, 1
instance = comp, \baud_gen_unit|Add0~14\, baud_gen_unit|Add0~14, UART_RX_TEST, 1
instance = comp, \baud_gen_unit|r_reg[7]\, baud_gen_unit|r_reg[7], UART_RX_TEST, 1
instance = comp, \baud_gen_unit|Equal0~0\, baud_gen_unit|Equal0~0, UART_RX_TEST, 1
instance = comp, \baud_gen_unit|r_next[2]~0\, baud_gen_unit|r_next[2]~0, UART_RX_TEST, 1
instance = comp, \baud_gen_unit|r_reg[2]\, baud_gen_unit|r_reg[2], UART_RX_TEST, 1
instance = comp, \baud_gen_unit|Equal0~1\, baud_gen_unit|Equal0~1, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Baud_Ctr[0]~8\, uart_rx_unit|Baud_Ctr[0]~8, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Equal1~0\, uart_rx_unit|Equal1~0, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Equal1~2\, uart_rx_unit|Equal1~2, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Baud_Ctr[7]~10\, uart_rx_unit|Baud_Ctr[7]~10, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Baud_Ctr[7]~12\, uart_rx_unit|Baud_Ctr[7]~12, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Baud_Ctr[7]~11\, uart_rx_unit|Baud_Ctr[7]~11, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Baud_Ctr[7]~13\, uart_rx_unit|Baud_Ctr[7]~13, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Baud_Ctr[7]~14\, uart_rx_unit|Baud_Ctr[7]~14, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Baud_Ctr[0]\, uart_rx_unit|Baud_Ctr[0], UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Baud_Ctr[1]~15\, uart_rx_unit|Baud_Ctr[1]~15, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Baud_Ctr[1]\, uart_rx_unit|Baud_Ctr[1], UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Baud_Ctr[2]~17\, uart_rx_unit|Baud_Ctr[2]~17, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Baud_Ctr[2]\, uart_rx_unit|Baud_Ctr[2], UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Baud_Ctr[3]~19\, uart_rx_unit|Baud_Ctr[3]~19, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Baud_Ctr[3]\, uart_rx_unit|Baud_Ctr[3], UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Baud_Ctr[4]~21\, uart_rx_unit|Baud_Ctr[4]~21, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Baud_Ctr[4]\, uart_rx_unit|Baud_Ctr[4], UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Baud_Ctr[5]~23\, uart_rx_unit|Baud_Ctr[5]~23, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Baud_Ctr[5]\, uart_rx_unit|Baud_Ctr[5], UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Baud_Ctr[6]~25\, uart_rx_unit|Baud_Ctr[6]~25, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Baud_Ctr[6]\, uart_rx_unit|Baud_Ctr[6], UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Baud_Ctr[7]~27\, uart_rx_unit|Baud_Ctr[7]~27, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Baud_Ctr[7]\, uart_rx_unit|Baud_Ctr[7], UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Equal1~1\, uart_rx_unit|Equal1~1, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Dane_Reg[0]~0\, uart_rx_unit|Dane_Reg[0]~0, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Selector4~0\, uart_rx_unit|Selector4~0, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Stan.stop\, uart_rx_unit|Stan.stop, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Selector0~0\, uart_rx_unit|Selector0~0, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Stan.czekaj\, uart_rx_unit|Stan.czekaj, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Selector1~0\, uart_rx_unit|Selector1~0, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Blad_Par~1\, uart_rx_unit|Blad_Par~1, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Selector3~0\, uart_rx_unit|Selector3~0, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Selector1~1\, uart_rx_unit|Selector1~1, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Selector1~2\, uart_rx_unit|Selector1~2, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Selector3~1\, uart_rx_unit|Selector3~1, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Stan.bit_parzystosci\, uart_rx_unit|Stan.bit_parzystosci, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Baud_Ctr[7]~29\, uart_rx_unit|Baud_Ctr[7]~29, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Selector1~3\, uart_rx_unit|Selector1~3, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Stan.start\, uart_rx_unit|Stan.start, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Dane_Ctr[3]~0\, uart_rx_unit|Dane_Ctr[3]~0, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Dane_Ctr[0]~3\, uart_rx_unit|Dane_Ctr[0]~3, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Dane_Ctr[0]\, uart_rx_unit|Dane_Ctr[0], UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Dane_Ctr[1]~2\, uart_rx_unit|Dane_Ctr[1]~2, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Dane_Ctr[1]\, uart_rx_unit|Dane_Ctr[1], UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Add1~0\, uart_rx_unit|Add1~0, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Dane_Ctr[2]~1\, uart_rx_unit|Dane_Ctr[2]~1, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Dane_Ctr[2]\, uart_rx_unit|Dane_Ctr[2], UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Add1~1\, uart_rx_unit|Add1~1, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Dane_Ctr[3]~4\, uart_rx_unit|Dane_Ctr[3]~4, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Dane_Ctr[3]\, uart_rx_unit|Dane_Ctr[3], UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Nast_Stan~5\, uart_rx_unit|Nast_Stan~5, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Selector2~0\, uart_rx_unit|Selector2~0, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Stan.dane\, uart_rx_unit|Stan.dane, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Dane_Reg[0]~1\, uart_rx_unit|Dane_Reg[0]~1, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Dane_Reg[7]\, uart_rx_unit|Dane_Reg[7], UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Dane_Reg[6]~feeder\, uart_rx_unit|Dane_Reg[6]~feeder, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Dane_Reg[6]\, uart_rx_unit|Dane_Reg[6], UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Dane_Reg[5]~feeder\, uart_rx_unit|Dane_Reg[5]~feeder, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Dane_Reg[5]\, uart_rx_unit|Dane_Reg[5], UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Dane_Reg[4]~feeder\, uart_rx_unit|Dane_Reg[4]~feeder, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Dane_Reg[4]\, uart_rx_unit|Dane_Reg[4], UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Dane_Reg[3]\, uart_rx_unit|Dane_Reg[3], UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Dane_Reg[2]~feeder\, uart_rx_unit|Dane_Reg[2]~feeder, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Dane_Reg[2]\, uart_rx_unit|Dane_Reg[2], UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Dane_Reg[1]\, uart_rx_unit|Dane_Reg[1], UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Dane_Reg[0]\, uart_rx_unit|Dane_Reg[0], UART_RX_TEST, 1
instance = comp, \uart_rx_unit|process_1~1\, uart_rx_unit|process_1~1, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|process_1~0\, uart_rx_unit|process_1~0, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|process_1~2\, uart_rx_unit|process_1~2, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|Blad_Par~0\, uart_rx_unit|Blad_Par~0, UART_RX_TEST, 1
instance = comp, \uart_rx_unit|RX_Dane_Gotowe~0\, uart_rx_unit|RX_Dane_Gotowe~0, UART_RX_TEST, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, UART_RX_TEST, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, UART_RX_TEST, 1
