<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: DAC Registers</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__dac__registers.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">DAC Registers<div class="ingroups"><a class="el" href="group__STM32H7xx__defines.html">STM32Hxx Defines</a> &raquo; <a class="el" href="group__dac__defines.html">DAC Defines</a></div></div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for DAC Registers:</div>
<div class="dyncontent">
<div class="center"><img src="group__dac__registers.png" border="0" usemap="#agroup____dac____registers" alt=""/></div>
<map name="agroup____dac____registers" id="agroup____dac____registers">
<area shape="rect" href="group__dac__defines.html" title="Defined Constants and Types for the STM32H7xx DAC" alt="" coords="5,5,108,31"/>
<area shape="rect" title=" " alt="" coords="156,5,271,31"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga1b1e8e1ff306d2297483c8a5099e7389"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dac__registers.html#ga1b1e8e1ff306d2297483c8a5099e7389">DAC_CR</a>(dac)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x00)</td></tr>
<tr class="memdesc:ga1b1e8e1ff306d2297483c8a5099e7389"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC control register (DAC_CR)  <a href="group__dac__registers.html#ga1b1e8e1ff306d2297483c8a5099e7389">More...</a><br /></td></tr>
<tr class="separator:ga1b1e8e1ff306d2297483c8a5099e7389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9be12744352fc7be2d157b252209e9eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dac__registers.html#ga9be12744352fc7be2d157b252209e9eb">DAC_SWTRIGR</a>(dac)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x04)</td></tr>
<tr class="memdesc:ga9be12744352fc7be2d157b252209e9eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC software trigger register (DAC_SWTRIGR)  <a href="group__dac__registers.html#ga9be12744352fc7be2d157b252209e9eb">More...</a><br /></td></tr>
<tr class="separator:ga9be12744352fc7be2d157b252209e9eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c4231a570297205b6e770c456ffab2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dac__registers.html#ga1c4231a570297205b6e770c456ffab2e">DAC_DHR12R1</a>(dac)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x08)</td></tr>
<tr class="memdesc:ga1c4231a570297205b6e770c456ffab2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC channel1 12-bit right-aligned data holding register (DAC_DHR12R1)  <a href="group__dac__registers.html#ga1c4231a570297205b6e770c456ffab2e">More...</a><br /></td></tr>
<tr class="separator:ga1c4231a570297205b6e770c456ffab2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac74e021a96d0ff4c59b0fe965a503cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dac__registers.html#gaac74e021a96d0ff4c59b0fe965a503cb">DAC_DHR12L1</a>(dac)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x0C)</td></tr>
<tr class="memdesc:gaac74e021a96d0ff4c59b0fe965a503cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC channel1 12-bit left aligned data holding register (DAC_DHR12L1)  <a href="group__dac__registers.html#gaac74e021a96d0ff4c59b0fe965a503cb">More...</a><br /></td></tr>
<tr class="separator:gaac74e021a96d0ff4c59b0fe965a503cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad65fbe4993e3de6f4f6bcf468aa450cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dac__registers.html#gad65fbe4993e3de6f4f6bcf468aa450cf">DAC_DHR8R1</a>(dac)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x10)</td></tr>
<tr class="memdesc:gad65fbe4993e3de6f4f6bcf468aa450cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC channel1 8-bit right aligned data holding register (DAC_DHR8R1)  <a href="group__dac__registers.html#gad65fbe4993e3de6f4f6bcf468aa450cf">More...</a><br /></td></tr>
<tr class="separator:gad65fbe4993e3de6f4f6bcf468aa450cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6851818543152bff2f3c0d79c84b23cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dac__registers.html#ga6851818543152bff2f3c0d79c84b23cb">DAC_DHR12R2</a>(dac)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x14)</td></tr>
<tr class="memdesc:ga6851818543152bff2f3c0d79c84b23cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC channel2 12-bit right aligned data holding register (DAC_DHR12R2)  <a href="group__dac__registers.html#ga6851818543152bff2f3c0d79c84b23cb">More...</a><br /></td></tr>
<tr class="separator:ga6851818543152bff2f3c0d79c84b23cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90c83045609017078ff5a1baead4b921"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dac__registers.html#ga90c83045609017078ff5a1baead4b921">DAC_DHR12L2</a>(dac)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x18)</td></tr>
<tr class="memdesc:ga90c83045609017078ff5a1baead4b921"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC channel2 12-bit left aligned data holding register (DAC_DHR12L2)  <a href="group__dac__registers.html#ga90c83045609017078ff5a1baead4b921">More...</a><br /></td></tr>
<tr class="separator:ga90c83045609017078ff5a1baead4b921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa213942eed21a5c2a08552e5a0a04aec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dac__registers.html#gaa213942eed21a5c2a08552e5a0a04aec">DAC_DHR8R2</a>(dac)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x1C)</td></tr>
<tr class="memdesc:gaa213942eed21a5c2a08552e5a0a04aec"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC channel2 8-bit right-aligned data holding register (DAC_DHR8R2)  <a href="group__dac__registers.html#gaa213942eed21a5c2a08552e5a0a04aec">More...</a><br /></td></tr>
<tr class="separator:gaa213942eed21a5c2a08552e5a0a04aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2373a993f73b878ab65d6e912a8c3262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dac__registers.html#ga2373a993f73b878ab65d6e912a8c3262">DAC_DHR12RD</a>(dac)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x20)</td></tr>
<tr class="memdesc:ga2373a993f73b878ab65d6e912a8c3262"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dual DAC 12-bit right-aligned data holding register (DAC_DHR12RD)  <a href="group__dac__registers.html#ga2373a993f73b878ab65d6e912a8c3262">More...</a><br /></td></tr>
<tr class="separator:ga2373a993f73b878ab65d6e912a8c3262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbb2029ccb756246e303af9c1ffa9c05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dac__registers.html#gadbb2029ccb756246e303af9c1ffa9c05">DAC_DHR12LD</a>(dac)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x24)</td></tr>
<tr class="memdesc:gadbb2029ccb756246e303af9c1ffa9c05"><td class="mdescLeft">&#160;</td><td class="mdescRight">DUAL DAC 12-bit left aligned data holding register (DAC_DHR12LD)  <a href="group__dac__registers.html#gadbb2029ccb756246e303af9c1ffa9c05">More...</a><br /></td></tr>
<tr class="separator:gadbb2029ccb756246e303af9c1ffa9c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93a6213a8c24e23efc198077b3d93f06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dac__registers.html#ga93a6213a8c24e23efc198077b3d93f06">DAC_DHR8RD</a>(dac)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x28)</td></tr>
<tr class="memdesc:ga93a6213a8c24e23efc198077b3d93f06"><td class="mdescLeft">&#160;</td><td class="mdescRight">DUAL DAC 8-bit right aligned data holding register (DAC_DHR8RD)  <a href="group__dac__registers.html#ga93a6213a8c24e23efc198077b3d93f06">More...</a><br /></td></tr>
<tr class="separator:ga93a6213a8c24e23efc198077b3d93f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d21e704f77f7af29e9bdea18c5d6ae4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dac__registers.html#ga3d21e704f77f7af29e9bdea18c5d6ae4">DAC_DOR1</a>(dac)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x2C)</td></tr>
<tr class="memdesc:ga3d21e704f77f7af29e9bdea18c5d6ae4"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC channel1 data output register (DAC_DOR1)  <a href="group__dac__registers.html#ga3d21e704f77f7af29e9bdea18c5d6ae4">More...</a><br /></td></tr>
<tr class="separator:ga3d21e704f77f7af29e9bdea18c5d6ae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d126150bb3ebc8948947b745daf04ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dac__registers.html#ga3d126150bb3ebc8948947b745daf04ca">DAC_DOR2</a>(dac)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x30)</td></tr>
<tr class="memdesc:ga3d126150bb3ebc8948947b745daf04ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC channel2 data output register (DAC_DOR2)  <a href="group__dac__registers.html#ga3d126150bb3ebc8948947b745daf04ca">More...</a><br /></td></tr>
<tr class="separator:ga3d126150bb3ebc8948947b745daf04ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d4bd9124f7655ccfddfc650437cd10f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dac__registers.html#ga0d4bd9124f7655ccfddfc650437cd10f">DAC_SR</a>(dac)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x34)</td></tr>
<tr class="memdesc:ga0d4bd9124f7655ccfddfc650437cd10f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC status register.  <a href="group__dac__registers.html#ga0d4bd9124f7655ccfddfc650437cd10f">More...</a><br /></td></tr>
<tr class="separator:ga0d4bd9124f7655ccfddfc650437cd10f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga406d444feaa62224c01cdd03da7e9c10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dac__registers.html#ga406d444feaa62224c01cdd03da7e9c10">DAC_CCR</a>(dac)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x38)</td></tr>
<tr class="memdesc:ga406d444feaa62224c01cdd03da7e9c10"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC calibration control register (DAC_CCR)  <a href="group__dac__registers.html#ga406d444feaa62224c01cdd03da7e9c10">More...</a><br /></td></tr>
<tr class="separator:ga406d444feaa62224c01cdd03da7e9c10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7239b42e26b0190550ed2204e54daea8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dac__registers.html#ga7239b42e26b0190550ed2204e54daea8">DAC_MCR</a>(dac)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x3C)</td></tr>
<tr class="memdesc:ga7239b42e26b0190550ed2204e54daea8"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC mode control register (DAC_MCR)  <a href="group__dac__registers.html#ga7239b42e26b0190550ed2204e54daea8">More...</a><br /></td></tr>
<tr class="separator:ga7239b42e26b0190550ed2204e54daea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab34f513be2849ede9d459c1a8bdfef31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dac__registers.html#gab34f513be2849ede9d459c1a8bdfef31">DAC_SHSR1</a>(dac)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x40)</td></tr>
<tr class="memdesc:gab34f513be2849ede9d459c1a8bdfef31"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC channel1 sample and hold sample time register (DAC_SHSR1)  <a href="group__dac__registers.html#gab34f513be2849ede9d459c1a8bdfef31">More...</a><br /></td></tr>
<tr class="separator:gab34f513be2849ede9d459c1a8bdfef31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44ead8264d1b0f1138bf6b2ed6a908a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dac__registers.html#ga44ead8264d1b0f1138bf6b2ed6a908a6">DAC_SHSR2</a>(dac)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x44)</td></tr>
<tr class="memdesc:ga44ead8264d1b0f1138bf6b2ed6a908a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC channel2 sample and hold sample time register (DAC_SHSR2)  <a href="group__dac__registers.html#ga44ead8264d1b0f1138bf6b2ed6a908a6">More...</a><br /></td></tr>
<tr class="separator:ga44ead8264d1b0f1138bf6b2ed6a908a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac178fc39ce5b0d2d7c441724f463b91b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dac__registers.html#gac178fc39ce5b0d2d7c441724f463b91b">DAC_SHHR</a>(dac)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x48)</td></tr>
<tr class="memdesc:gac178fc39ce5b0d2d7c441724f463b91b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC sample and hold time register (DAC_SHHR)  <a href="group__dac__registers.html#gac178fc39ce5b0d2d7c441724f463b91b">More...</a><br /></td></tr>
<tr class="separator:gac178fc39ce5b0d2d7c441724f463b91b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga352d47b9bf8b8da9d9d9ea914b892566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dac__registers.html#ga352d47b9bf8b8da9d9d9ea914b892566">DAC_SHRR</a>(dac)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x4C)</td></tr>
<tr class="memdesc:ga352d47b9bf8b8da9d9d9ea914b892566"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC sample and hold refresh time register (DAC_SHRR)  <a href="group__dac__registers.html#ga352d47b9bf8b8da9d9d9ea914b892566">More...</a><br /></td></tr>
<tr class="separator:ga352d47b9bf8b8da9d9d9ea914b892566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga268982d575c8a7fcb643f22fd95907f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dac__registers.html#ga268982d575c8a7fcb643f22fd95907f1">DAC_STR1</a>(dac)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x58)</td></tr>
<tr class="memdesc:ga268982d575c8a7fcb643f22fd95907f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC channel1 sawtooth register (DAC_STR1)  <a href="group__dac__registers.html#ga268982d575c8a7fcb643f22fd95907f1">More...</a><br /></td></tr>
<tr class="separator:ga268982d575c8a7fcb643f22fd95907f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1df60526291c84abdcff2b5bd3094d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dac__registers.html#gab1df60526291c84abdcff2b5bd3094d8">DAC_STR2</a>(dac)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x5C)</td></tr>
<tr class="memdesc:gab1df60526291c84abdcff2b5bd3094d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC channel2 sawtooth register (DAC_STR2)  <a href="group__dac__registers.html#gab1df60526291c84abdcff2b5bd3094d8">More...</a><br /></td></tr>
<tr class="separator:gab1df60526291c84abdcff2b5bd3094d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7cd9af77234c29e27a6bbc8b39c19c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dac__registers.html#gac7cd9af77234c29e27a6bbc8b39c19c1">DAC_STMODR</a>(dac)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x60)</td></tr>
<tr class="memdesc:gac7cd9af77234c29e27a6bbc8b39c19c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC sawtooth mode register (DAC_STMODR)  <a href="group__dac__registers.html#gac7cd9af77234c29e27a6bbc8b39c19c1">More...</a><br /></td></tr>
<tr class="separator:gac7cd9af77234c29e27a6bbc8b39c19c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga406d444feaa62224c01cdd03da7e9c10" name="ga406d444feaa62224c01cdd03da7e9c10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga406d444feaa62224c01cdd03da7e9c10">&#9670;&nbsp;</a></span>DAC_CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CCR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dac</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x38)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC calibration control register (DAC_CCR) </p>

<p class="definition">Definition at line <a class="el" href="dac__common__v2_8h_source.html#l00045">45</a> of file <a class="el" href="dac__common__v2_8h_source.html">dac_common_v2.h</a>.</p>

</div>
</div>
<a id="ga1b1e8e1ff306d2297483c8a5099e7389" name="ga1b1e8e1ff306d2297483c8a5099e7389"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b1e8e1ff306d2297483c8a5099e7389">&#9670;&nbsp;</a></span>DAC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dac</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC control register (DAC_CR) </p>

<p class="definition">Definition at line <a class="el" href="dac__common__all_8h_source.html#l00046">46</a> of file <a class="el" href="dac__common__all_8h_source.html">dac_common_all.h</a>.</p>

</div>
</div>
<a id="gaac74e021a96d0ff4c59b0fe965a503cb" name="gaac74e021a96d0ff4c59b0fe965a503cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac74e021a96d0ff4c59b0fe965a503cb">&#9670;&nbsp;</a></span>DAC_DHR12L1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DHR12L1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dac</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x0C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC channel1 12-bit left aligned data holding register (DAC_DHR12L1) </p>

<p class="definition">Definition at line <a class="el" href="dac__common__all_8h_source.html#l00055">55</a> of file <a class="el" href="dac__common__all_8h_source.html">dac_common_all.h</a>.</p>

</div>
</div>
<a id="ga90c83045609017078ff5a1baead4b921" name="ga90c83045609017078ff5a1baead4b921"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90c83045609017078ff5a1baead4b921">&#9670;&nbsp;</a></span>DAC_DHR12L2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DHR12L2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dac</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC channel2 12-bit left aligned data holding register (DAC_DHR12L2) </p>

<p class="definition">Definition at line <a class="el" href="dac__common__all_8h_source.html#l00064">64</a> of file <a class="el" href="dac__common__all_8h_source.html">dac_common_all.h</a>.</p>

</div>
</div>
<a id="gadbb2029ccb756246e303af9c1ffa9c05" name="gadbb2029ccb756246e303af9c1ffa9c05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbb2029ccb756246e303af9c1ffa9c05">&#9670;&nbsp;</a></span>DAC_DHR12LD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DHR12LD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dac</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DUAL DAC 12-bit left aligned data holding register (DAC_DHR12LD) </p>

<p class="definition">Definition at line <a class="el" href="dac__common__all_8h_source.html#l00073">73</a> of file <a class="el" href="dac__common__all_8h_source.html">dac_common_all.h</a>.</p>

</div>
</div>
<a id="ga1c4231a570297205b6e770c456ffab2e" name="ga1c4231a570297205b6e770c456ffab2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c4231a570297205b6e770c456ffab2e">&#9670;&nbsp;</a></span>DAC_DHR12R1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DHR12R1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dac</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC channel1 12-bit right-aligned data holding register (DAC_DHR12R1) </p>

<p class="definition">Definition at line <a class="el" href="dac__common__all_8h_source.html#l00052">52</a> of file <a class="el" href="dac__common__all_8h_source.html">dac_common_all.h</a>.</p>

</div>
</div>
<a id="ga6851818543152bff2f3c0d79c84b23cb" name="ga6851818543152bff2f3c0d79c84b23cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6851818543152bff2f3c0d79c84b23cb">&#9670;&nbsp;</a></span>DAC_DHR12R2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DHR12R2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dac</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC channel2 12-bit right aligned data holding register (DAC_DHR12R2) </p>

<p class="definition">Definition at line <a class="el" href="dac__common__all_8h_source.html#l00061">61</a> of file <a class="el" href="dac__common__all_8h_source.html">dac_common_all.h</a>.</p>

</div>
</div>
<a id="ga2373a993f73b878ab65d6e912a8c3262" name="ga2373a993f73b878ab65d6e912a8c3262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2373a993f73b878ab65d6e912a8c3262">&#9670;&nbsp;</a></span>DAC_DHR12RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DHR12RD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dac</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Dual DAC 12-bit right-aligned data holding register (DAC_DHR12RD) </p>

<p class="definition">Definition at line <a class="el" href="dac__common__all_8h_source.html#l00070">70</a> of file <a class="el" href="dac__common__all_8h_source.html">dac_common_all.h</a>.</p>

</div>
</div>
<a id="gad65fbe4993e3de6f4f6bcf468aa450cf" name="gad65fbe4993e3de6f4f6bcf468aa450cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad65fbe4993e3de6f4f6bcf468aa450cf">&#9670;&nbsp;</a></span>DAC_DHR8R1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DHR8R1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dac</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC channel1 8-bit right aligned data holding register (DAC_DHR8R1) </p>

<p class="definition">Definition at line <a class="el" href="dac__common__all_8h_source.html#l00058">58</a> of file <a class="el" href="dac__common__all_8h_source.html">dac_common_all.h</a>.</p>

</div>
</div>
<a id="gaa213942eed21a5c2a08552e5a0a04aec" name="gaa213942eed21a5c2a08552e5a0a04aec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa213942eed21a5c2a08552e5a0a04aec">&#9670;&nbsp;</a></span>DAC_DHR8R2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DHR8R2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dac</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x1C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC channel2 8-bit right-aligned data holding register (DAC_DHR8R2) </p>

<p class="definition">Definition at line <a class="el" href="dac__common__all_8h_source.html#l00067">67</a> of file <a class="el" href="dac__common__all_8h_source.html">dac_common_all.h</a>.</p>

</div>
</div>
<a id="ga93a6213a8c24e23efc198077b3d93f06" name="ga93a6213a8c24e23efc198077b3d93f06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93a6213a8c24e23efc198077b3d93f06">&#9670;&nbsp;</a></span>DAC_DHR8RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DHR8RD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dac</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DUAL DAC 8-bit right aligned data holding register (DAC_DHR8RD) </p>

<p class="definition">Definition at line <a class="el" href="dac__common__all_8h_source.html#l00076">76</a> of file <a class="el" href="dac__common__all_8h_source.html">dac_common_all.h</a>.</p>

</div>
</div>
<a id="ga3d21e704f77f7af29e9bdea18c5d6ae4" name="ga3d21e704f77f7af29e9bdea18c5d6ae4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d21e704f77f7af29e9bdea18c5d6ae4">&#9670;&nbsp;</a></span>DAC_DOR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DOR1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dac</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x2C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC channel1 data output register (DAC_DOR1) </p>

<p class="definition">Definition at line <a class="el" href="dac__common__all_8h_source.html#l00079">79</a> of file <a class="el" href="dac__common__all_8h_source.html">dac_common_all.h</a>.</p>

</div>
</div>
<a id="ga3d126150bb3ebc8948947b745daf04ca" name="ga3d126150bb3ebc8948947b745daf04ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d126150bb3ebc8948947b745daf04ca">&#9670;&nbsp;</a></span>DAC_DOR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_DOR2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dac</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC channel2 data output register (DAC_DOR2) </p>

<p class="definition">Definition at line <a class="el" href="dac__common__all_8h_source.html#l00082">82</a> of file <a class="el" href="dac__common__all_8h_source.html">dac_common_all.h</a>.</p>

</div>
</div>
<a id="ga7239b42e26b0190550ed2204e54daea8" name="ga7239b42e26b0190550ed2204e54daea8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7239b42e26b0190550ed2204e54daea8">&#9670;&nbsp;</a></span>DAC_MCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_MCR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dac</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x3C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC mode control register (DAC_MCR) </p>

<p class="definition">Definition at line <a class="el" href="dac__common__v2_8h_source.html#l00048">48</a> of file <a class="el" href="dac__common__v2_8h_source.html">dac_common_v2.h</a>.</p>

</div>
</div>
<a id="gac178fc39ce5b0d2d7c441724f463b91b" name="gac178fc39ce5b0d2d7c441724f463b91b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac178fc39ce5b0d2d7c441724f463b91b">&#9670;&nbsp;</a></span>DAC_SHHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_SHHR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dac</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x48)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC sample and hold time register (DAC_SHHR) </p>

<p class="definition">Definition at line <a class="el" href="dac__common__v2_8h_source.html#l00057">57</a> of file <a class="el" href="dac__common__v2_8h_source.html">dac_common_v2.h</a>.</p>

</div>
</div>
<a id="ga352d47b9bf8b8da9d9d9ea914b892566" name="ga352d47b9bf8b8da9d9d9ea914b892566"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga352d47b9bf8b8da9d9d9ea914b892566">&#9670;&nbsp;</a></span>DAC_SHRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_SHRR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dac</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x4C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC sample and hold refresh time register (DAC_SHRR) </p>

<p class="definition">Definition at line <a class="el" href="dac__common__v2_8h_source.html#l00060">60</a> of file <a class="el" href="dac__common__v2_8h_source.html">dac_common_v2.h</a>.</p>

</div>
</div>
<a id="gab34f513be2849ede9d459c1a8bdfef31" name="gab34f513be2849ede9d459c1a8bdfef31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab34f513be2849ede9d459c1a8bdfef31">&#9670;&nbsp;</a></span>DAC_SHSR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_SHSR1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dac</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x40)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC channel1 sample and hold sample time register (DAC_SHSR1) </p>

<p class="definition">Definition at line <a class="el" href="dac__common__v2_8h_source.html#l00051">51</a> of file <a class="el" href="dac__common__v2_8h_source.html">dac_common_v2.h</a>.</p>

</div>
</div>
<a id="ga44ead8264d1b0f1138bf6b2ed6a908a6" name="ga44ead8264d1b0f1138bf6b2ed6a908a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44ead8264d1b0f1138bf6b2ed6a908a6">&#9670;&nbsp;</a></span>DAC_SHSR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_SHSR2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dac</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x44)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC channel2 sample and hold sample time register (DAC_SHSR2) </p>

<p class="definition">Definition at line <a class="el" href="dac__common__v2_8h_source.html#l00054">54</a> of file <a class="el" href="dac__common__v2_8h_source.html">dac_common_v2.h</a>.</p>

</div>
</div>
<a id="ga0d4bd9124f7655ccfddfc650437cd10f" name="ga0d4bd9124f7655ccfddfc650437cd10f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d4bd9124f7655ccfddfc650437cd10f">&#9670;&nbsp;</a></span>DAC_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_SR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dac</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x34)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC status register. </p>
<dl class="section note"><dt>Note</dt><dd>not available on F1 </dd></dl>

<p class="definition">Definition at line <a class="el" href="dac__common__all_8h_source.html#l00087">87</a> of file <a class="el" href="dac__common__all_8h_source.html">dac_common_all.h</a>.</p>

</div>
</div>
<a id="gac7cd9af77234c29e27a6bbc8b39c19c1" name="gac7cd9af77234c29e27a6bbc8b39c19c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7cd9af77234c29e27a6bbc8b39c19c1">&#9670;&nbsp;</a></span>DAC_STMODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_STMODR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dac</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x60)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC sawtooth mode register (DAC_STMODR) </p>

<p class="definition">Definition at line <a class="el" href="dac__common__v2_8h_source.html#l00069">69</a> of file <a class="el" href="dac__common__v2_8h_source.html">dac_common_v2.h</a>.</p>

</div>
</div>
<a id="ga268982d575c8a7fcb643f22fd95907f1" name="ga268982d575c8a7fcb643f22fd95907f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga268982d575c8a7fcb643f22fd95907f1">&#9670;&nbsp;</a></span>DAC_STR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_STR1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dac</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x58)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC channel1 sawtooth register (DAC_STR1) </p>

<p class="definition">Definition at line <a class="el" href="dac__common__v2_8h_source.html#l00063">63</a> of file <a class="el" href="dac__common__v2_8h_source.html">dac_common_v2.h</a>.</p>

</div>
</div>
<a id="gab1df60526291c84abdcff2b5bd3094d8" name="gab1df60526291c84abdcff2b5bd3094d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1df60526291c84abdcff2b5bd3094d8">&#9670;&nbsp;</a></span>DAC_STR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_STR2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dac</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x5C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC channel2 sawtooth register (DAC_STR2) </p>

<p class="definition">Definition at line <a class="el" href="dac__common__v2_8h_source.html#l00066">66</a> of file <a class="el" href="dac__common__v2_8h_source.html">dac_common_v2.h</a>.</p>

</div>
</div>
<a id="ga9be12744352fc7be2d157b252209e9eb" name="ga9be12744352fc7be2d157b252209e9eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9be12744352fc7be2d157b252209e9eb">&#9670;&nbsp;</a></span>DAC_SWTRIGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_SWTRIGR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dac</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((dac) + 0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC software trigger register (DAC_SWTRIGR) </p>

<p class="definition">Definition at line <a class="el" href="dac__common__all_8h_source.html#l00049">49</a> of file <a class="el" href="dac__common__all_8h_source.html">dac_common_all.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 7 2023 16:11:56 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
