

================================================================
== Vitis HLS Report for 'dct'
================================================================
* Date:           Tue Mar  7 22:13:03 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dct_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      423|      423|  4.230 us|  4.230 us|  424|  424|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |                      |            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |       Instance       |   Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_read_data_fu_52   |read_data   |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
        |grp_dct_2d_fu_60      |dct_2d      |      285|      285|  2.850 us|  2.850 us|  285|  285|       no|
        |grp_write_data_fu_82  |write_data  |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
        +----------------------+------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        9|   16|     923|   1858|    0|
|Memory           |        8|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    174|    -|
|Register         |        -|    -|       9|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       17|   16|     932|   2032|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        6|    7|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+------------+---------+----+-----+------+-----+
    |       Instance       |   Module   | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------+------------+---------+----+-----+------+-----+
    |grp_dct_2d_fu_60      |dct_2d      |        9|  16|  863|  1546|    0|
    |grp_read_data_fu_52   |read_data   |        0|   0|   24|   156|    0|
    |grp_write_data_fu_82  |write_data  |        0|   0|   36|   156|    0|
    +----------------------+------------+---------+----+-----+------+-----+
    |Total                 |            |        9|  16|  923|  1858|    0|
    +----------------------+------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |            Module            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |buf_2d_in_U   |buf_2d_in_RAM_1WNR_AUTO_1R1W  |        7|  0|   0|    0|    64|   16|     1|         1024|
    |buf_2d_out_U  |buf_2d_out_RAM_AUTO_1R1W      |        1|  0|   0|    0|    64|   16|     1|         1024|
    +--------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                              |        8|  0|   0|    0|   128|   32|     2|         2048|
    +--------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  37|          7|    1|          7|
    |buf_2d_in_address0   |  14|          3|    6|         18|
    |buf_2d_in_ce0        |  14|          3|    1|          3|
    |buf_2d_in_ce1        |   9|          2|    1|          2|
    |buf_2d_in_ce2        |   9|          2|    1|          2|
    |buf_2d_in_ce3        |   9|          2|    1|          2|
    |buf_2d_in_ce4        |   9|          2|    1|          2|
    |buf_2d_in_ce5        |   9|          2|    1|          2|
    |buf_2d_in_ce6        |   9|          2|    1|          2|
    |buf_2d_in_ce7        |   9|          2|    1|          2|
    |buf_2d_in_we0        |   9|          2|    1|          2|
    |buf_2d_out_address0  |  14|          3|    6|         18|
    |buf_2d_out_ce0       |  14|          3|    1|          3|
    |buf_2d_out_we0       |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 174|         37|   24|         67|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+---+----+-----+-----------+
    |                Name               | FF| LUT| Bits| Const Bits|
    +-----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                          |  6|   0|    6|          0|
    |grp_dct_2d_fu_60_ap_start_reg      |  1|   0|    1|          0|
    |grp_read_data_fu_52_ap_start_reg   |  1|   0|    1|          0|
    |grp_write_data_fu_82_ap_start_reg  |  1|   0|    1|          0|
    +-----------------------------------+---+----+-----+-----------+
    |Total                              |  9|   0|    9|          0|
    +-----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|           dct|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|           dct|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|           dct|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|           dct|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|           dct|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|           dct|  return value|
|input_r_address0   |  out|    6|   ap_memory|       input_r|         array|
|input_r_ce0        |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0         |   in|   16|   ap_memory|       input_r|         array|
|output_r_address0  |  out|    6|   ap_memory|      output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0        |  out|   16|   ap_memory|      output_r|         array|
+-------------------+-----+-----+------------+--------------+--------------+

