$date
	Tue Nov 20 10:06:55 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! VoteStatus $end
$var wire 8 " Nulo [7:0] $end
$var wire 8 # C4 [7:0] $end
$var wire 8 $ C3 [7:0] $end
$var wire 8 % C2 [7:0] $end
$var wire 8 & C1 [7:0] $end
$var reg 1 ' Clock $end
$var reg 4 ( Digit [3:0] $end
$var reg 1 ) Finish $end
$var reg 1 * Valid $end
$scope module moduloUrna $end
$var wire 1 ' Clock $end
$var wire 4 + Digit [3:0] $end
$var wire 1 ) Finish $end
$var wire 1 * Valid $end
$var reg 8 , C1 [7:0] $end
$var reg 8 - C2 [7:0] $end
$var reg 8 . C3 [7:0] $end
$var reg 8 / C4 [7:0] $end
$var reg 8 0 Nulo [7:0] $end
$var reg 1 ! VoteStatus $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 0
bx /
bx .
bx -
bx ,
bx +
x*
x)
bx (
x'
bx &
bx %
bx $
bx #
bx "
x!
$end
#1
0'
#2
b0 "
b0 0
b0 #
b0 /
b0 $
b0 .
b0 %
b0 -
b0 &
b0 ,
1)
1'
#3
0'
#4
b1 &
b1 ,
1!
1*
b1 (
b1 +
0)
1'
#5
0'
#6
b1 %
b1 -
b101 (
b101 +
1'
#7
0'
#8
b1 $
b1 .
b110 (
b110 +
1'
#9
0'
#10
b1 #
b1 /
b1000 (
b1000 +
1'
#11
0'
#12
b1 "
b1 0
0!
b1010 (
b1010 +
1'
#13
0'
#14
b0 "
b0 0
b0 #
b0 /
b0 $
b0 .
b0 %
b0 -
b0 &
b0 ,
1)
1'
#15
