# SH-1
FPGA achievements
First directory contains some samples for designing filters with verilog with fixed-point.
