{
    "FIR/ex1BT16_fir_20/k6_N10_40nm": {
        "test_name": "FIR/ex1BT16_fir_20/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "ex1BT16_fir_20.v",
        "max_rss(MiB)": 116.3,
        "exec_time(ms)": 288.2,
        "elaboration_time(ms)": 227.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 10,
        "synthesis_time(ms)": 280,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1849,
        "latch": 2106,
        "generic logic size": 6,
        "Longest Path": 93,
        "Average Path": 4,
        "Estimated LUTs": 1849,
        "Total Node": 3956
    },
    "FIR/ex1BT16_fir_20/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex1BT16_fir_20/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "ex1BT16_fir_20.v",
        "max_rss(MiB)": 125.1,
        "exec_time(ms)": 334.5,
        "elaboration_time(ms)": 229.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 9.9,
        "synthesis_time(ms)": 288.7,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1849,
        "latch": 2106,
        "generic logic size": 6,
        "Longest Path": 93,
        "Average Path": 4,
        "Estimated LUTs": 1849,
        "Total Node": 3956
    },
    "FIR/ex1BT16_fir_20/no_arch": {
        "test_name": "FIR/ex1BT16_fir_20/no_arch",
        "verilog": "ex1BT16_fir_20.v",
        "max_rss(MiB)": 115.2,
        "exec_time(ms)": 275.6,
        "elaboration_time(ms)": 228.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 9.6,
        "synthesis_time(ms)": 273.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1849,
        "latch": 2106,
        "Longest Path": 93,
        "Average Path": 4,
        "Estimated LUTs": 1849,
        "Total Node": 3956
    },
    "FIR/ex1EP16_fir_6/k6_N10_40nm": {
        "test_name": "FIR/ex1EP16_fir_6/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "ex1EP16_fir_6.v",
        "max_rss(MiB)": 39.6,
        "exec_time(ms)": 82.2,
        "elaboration_time(ms)": 65,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.2,
        "synthesis_time(ms)": 76.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 579,
        "latch": 688,
        "generic logic size": 6,
        "Longest Path": 53,
        "Average Path": 4,
        "Estimated LUTs": 579,
        "Total Node": 1268
    },
    "FIR/ex1EP16_fir_6/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex1EP16_fir_6/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "ex1EP16_fir_6.v",
        "max_rss(MiB)": 48.5,
        "exec_time(ms)": 122.8,
        "elaboration_time(ms)": 65.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.3,
        "synthesis_time(ms)": 83.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 579,
        "latch": 688,
        "generic logic size": 6,
        "Longest Path": 53,
        "Average Path": 4,
        "Estimated LUTs": 579,
        "Total Node": 1268
    },
    "FIR/ex1EP16_fir_6/no_arch": {
        "test_name": "FIR/ex1EP16_fir_6/no_arch",
        "verilog": "ex1EP16_fir_6.v",
        "max_rss(MiB)": 38,
        "exec_time(ms)": 89.5,
        "elaboration_time(ms)": 66.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.2,
        "synthesis_time(ms)": 87.4,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 579,
        "latch": 688,
        "Longest Path": 53,
        "Average Path": 4,
        "Estimated LUTs": 579,
        "Total Node": 1268
    },
    "FIR/ex1LS16_fir_41/k6_N10_40nm": {
        "test_name": "FIR/ex1LS16_fir_41/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "ex1LS16_fir_41.v",
        "max_rss(MiB)": 425.4,
        "exec_time(ms)": 772.5,
        "elaboration_time(ms)": 669.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 33.6,
        "synthesis_time(ms)": 766.5,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 4167,
        "latch": 5430,
        "generic logic size": 6,
        "Longest Path": 159,
        "Average Path": 4,
        "Estimated LUTs": 4167,
        "Total Node": 9598
    },
    "FIR/ex1LS16_fir_41/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex1LS16_fir_41/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "ex1LS16_fir_41.v",
        "max_rss(MiB)": 433.2,
        "exec_time(ms)": 826.9,
        "elaboration_time(ms)": 657.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 33.4,
        "synthesis_time(ms)": 781.9,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 4167,
        "latch": 5430,
        "generic logic size": 6,
        "Longest Path": 159,
        "Average Path": 4,
        "Estimated LUTs": 4167,
        "Total Node": 9598
    },
    "FIR/ex1LS16_fir_41/no_arch": {
        "test_name": "FIR/ex1LS16_fir_41/no_arch",
        "verilog": "ex1LS16_fir_41.v",
        "max_rss(MiB)": 424.7,
        "exec_time(ms)": 774.9,
        "elaboration_time(ms)": 673.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 33.8,
        "synthesis_time(ms)": 773.5,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 4167,
        "latch": 5430,
        "Longest Path": 159,
        "Average Path": 4,
        "Estimated LUTs": 4167,
        "Total Node": 9598
    },
    "FIR/ex1PM16_fir_28/k6_N10_40nm": {
        "test_name": "FIR/ex1PM16_fir_28/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "ex1PM16_fir_28.v",
        "max_rss(MiB)": 203.4,
        "exec_time(ms)": 431,
        "elaboration_time(ms)": 334.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 13.5,
        "synthesis_time(ms)": 424,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 2876,
        "latch": 3223,
        "generic logic size": 6,
        "Longest Path": 118,
        "Average Path": 4,
        "Estimated LUTs": 2876,
        "Total Node": 6100
    },
    "FIR/ex1PM16_fir_28/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex1PM16_fir_28/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "ex1PM16_fir_28.v",
        "max_rss(MiB)": 211.9,
        "exec_time(ms)": 490.5,
        "elaboration_time(ms)": 359.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 17.8,
        "synthesis_time(ms)": 448.2,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 2876,
        "latch": 3223,
        "generic logic size": 6,
        "Longest Path": 118,
        "Average Path": 4,
        "Estimated LUTs": 2876,
        "Total Node": 6100
    },
    "FIR/ex1PM16_fir_28/no_arch": {
        "test_name": "FIR/ex1PM16_fir_28/no_arch",
        "verilog": "ex1PM16_fir_28.v",
        "max_rss(MiB)": 202.2,
        "exec_time(ms)": 443.1,
        "elaboration_time(ms)": 347.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 17.6,
        "synthesis_time(ms)": 441.7,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 2876,
        "latch": 3223,
        "Longest Path": 118,
        "Average Path": 4,
        "Estimated LUTs": 2876,
        "Total Node": 6100
    },
    "FIR/ex2BT16_fir_71/k6_N10_40nm": {
        "test_name": "FIR/ex2BT16_fir_71/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "ex2BT16_fir_71.v",
        "max_rss(MiB)": 491,
        "exec_time(ms)": 909.8,
        "elaboration_time(ms)": 780.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 59.4,
        "synthesis_time(ms)": 904,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 5297,
        "latch": 5906,
        "generic logic size": 6,
        "Longest Path": 242,
        "Average Path": 4,
        "Estimated LUTs": 5297,
        "Total Node": 11204
    },
    "FIR/ex2BT16_fir_71/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex2BT16_fir_71/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "ex2BT16_fir_71.v",
        "max_rss(MiB)": 498.9,
        "exec_time(ms)": 950.1,
        "elaboration_time(ms)": 756.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 57.9,
        "synthesis_time(ms)": 907.7,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 5297,
        "latch": 5906,
        "generic logic size": 6,
        "Longest Path": 242,
        "Average Path": 4,
        "Estimated LUTs": 5297,
        "Total Node": 11204
    },
    "FIR/ex2BT16_fir_71/no_arch": {
        "test_name": "FIR/ex2BT16_fir_71/no_arch",
        "verilog": "ex2BT16_fir_71.v",
        "max_rss(MiB)": 490.6,
        "exec_time(ms)": 882.2,
        "elaboration_time(ms)": 784.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 56.8,
        "synthesis_time(ms)": 880.9,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 5297,
        "latch": 5906,
        "Longest Path": 242,
        "Average Path": 4,
        "Estimated LUTs": 5297,
        "Total Node": 11204
    },
    "FIR/ex2EP16_fir_13/k6_N10_40nm": {
        "test_name": "FIR/ex2EP16_fir_13/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "ex2EP16_fir_13.v",
        "max_rss(MiB)": 49.7,
        "exec_time(ms)": 123.6,
        "elaboration_time(ms)": 87.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.2,
        "synthesis_time(ms)": 117.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 908,
        "latch": 873,
        "generic logic size": 6,
        "Longest Path": 54,
        "Average Path": 4,
        "Estimated LUTs": 908,
        "Total Node": 1782
    },
    "FIR/ex2EP16_fir_13/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex2EP16_fir_13/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "ex2EP16_fir_13.v",
        "max_rss(MiB)": 58.4,
        "exec_time(ms)": 136.6,
        "elaboration_time(ms)": 89,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.3,
        "synthesis_time(ms)": 99.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 908,
        "latch": 873,
        "generic logic size": 6,
        "Longest Path": 54,
        "Average Path": 4,
        "Estimated LUTs": 908,
        "Total Node": 1782
    },
    "FIR/ex2EP16_fir_13/no_arch": {
        "test_name": "FIR/ex2EP16_fir_13/no_arch",
        "verilog": "ex2EP16_fir_13.v",
        "max_rss(MiB)": 48.5,
        "exec_time(ms)": 119.3,
        "elaboration_time(ms)": 89.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.2,
        "synthesis_time(ms)": 117.9,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 908,
        "latch": 873,
        "Longest Path": 54,
        "Average Path": 4,
        "Estimated LUTs": 908,
        "Total Node": 1782
    },
    "FIR/ex2PM16_fir_119/k6_N10_40nm": {
        "test_name": "FIR/ex2PM16_fir_119/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "ex2PM16_fir_119.v",
        "max_rss(MiB)": 1393.2,
        "exec_time(ms)": 2378.1,
        "elaboration_time(ms)": 2264.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 150.5,
        "synthesis_time(ms)": 2372.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 11397,
        "latch": 15211,
        "generic logic size": 6,
        "Longest Path": 393,
        "Average Path": 4,
        "Estimated LUTs": 11397,
        "Total Node": 26609
    },
    "FIR/ex2PM16_fir_119/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex2PM16_fir_119/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "ex2PM16_fir_119.v",
        "max_rss(MiB)": 1400.7,
        "exec_time(ms)": 2625,
        "elaboration_time(ms)": 2020.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 94.5,
        "synthesis_time(ms)": 2583.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 11397,
        "latch": 15211,
        "generic logic size": 6,
        "Longest Path": 393,
        "Average Path": 4,
        "Estimated LUTs": 11397,
        "Total Node": 26609
    },
    "FIR/ex2PM16_fir_119/no_arch": {
        "test_name": "FIR/ex2PM16_fir_119/no_arch",
        "verilog": "ex2PM16_fir_119.v",
        "max_rss(MiB)": 1392.5,
        "exec_time(ms)": 2531.3,
        "elaboration_time(ms)": 2271.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 103.2,
        "synthesis_time(ms)": 2530,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 11397,
        "latch": 15211,
        "Longest Path": 393,
        "Average Path": 4,
        "Estimated LUTs": 11397,
        "Total Node": 26609
    },
    "FIR/ex3PM16_fir_61/k6_N10_40nm": {
        "test_name": "FIR/ex3PM16_fir_61/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "ex3PM16_fir_61.v",
        "max_rss(MiB)": 499.5,
        "exec_time(ms)": 1200.7,
        "elaboration_time(ms)": 998.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 55.9,
        "synthesis_time(ms)": 1194.9,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 6130,
        "latch": 8296,
        "generic logic size": 6,
        "Longest Path": 218,
        "Average Path": 4,
        "Estimated LUTs": 6130,
        "Total Node": 14427
    },
    "FIR/ex3PM16_fir_61/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex3PM16_fir_61/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "ex3PM16_fir_61.v",
        "max_rss(MiB)": 507.1,
        "exec_time(ms)": 1207,
        "elaboration_time(ms)": 987.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 58.6,
        "synthesis_time(ms)": 1168,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 6130,
        "latch": 8296,
        "generic logic size": 6,
        "Longest Path": 218,
        "Average Path": 4,
        "Estimated LUTs": 6130,
        "Total Node": 14427
    },
    "FIR/ex3PM16_fir_61/no_arch": {
        "test_name": "FIR/ex3PM16_fir_61/no_arch",
        "verilog": "ex3PM16_fir_61.v",
        "max_rss(MiB)": 498.8,
        "exec_time(ms)": 1223.9,
        "elaboration_time(ms)": 988.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 58.4,
        "synthesis_time(ms)": 1222.5,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 6130,
        "latch": 8296,
        "Longest Path": 218,
        "Average Path": 4,
        "Estimated LUTs": 6130,
        "Total Node": 14427
    },
    "FIR/ex4EP16_fir_10/k6_N10_40nm": {
        "test_name": "FIR/ex4EP16_fir_10/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "ex4EP16_fir_10.v",
        "max_rss(MiB)": 64.5,
        "exec_time(ms)": 164,
        "elaboration_time(ms)": 123.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.6,
        "synthesis_time(ms)": 158.2,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1071,
        "latch": 1239,
        "generic logic size": 6,
        "Longest Path": 65,
        "Average Path": 4,
        "Estimated LUTs": 1071,
        "Total Node": 2311
    },
    "FIR/ex4EP16_fir_10/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex4EP16_fir_10/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "ex4EP16_fir_10.v",
        "max_rss(MiB)": 73.3,
        "exec_time(ms)": 200.6,
        "elaboration_time(ms)": 123.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 6.2,
        "synthesis_time(ms)": 158.4,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1071,
        "latch": 1239,
        "generic logic size": 6,
        "Longest Path": 65,
        "Average Path": 4,
        "Estimated LUTs": 1071,
        "Total Node": 2311
    },
    "FIR/ex4EP16_fir_10/no_arch": {
        "test_name": "FIR/ex4EP16_fir_10/no_arch",
        "verilog": "ex4EP16_fir_10.v",
        "max_rss(MiB)": 63.1,
        "exec_time(ms)": 166.2,
        "elaboration_time(ms)": 126.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 6.2,
        "synthesis_time(ms)": 164.7,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1071,
        "latch": 1239,
        "Longest Path": 65,
        "Average Path": 4,
        "Estimated LUTs": 1071,
        "Total Node": 2311
    },
    "FIR/ex4LS16_fir/k6_N10_40nm": {
        "test_name": "FIR/ex4LS16_fir/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "ex4LS16_fir.v",
        "max_rss(MiB)": 1904.9,
        "exec_time(ms)": 6296.2,
        "elaboration_time(ms)": 5243,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 338,
        "synthesis_time(ms)": 6290.2,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 20429,
        "latch": 30814,
        "generic logic size": 6,
        "Longest Path": 785,
        "Average Path": 4,
        "Estimated LUTs": 20429,
        "Total Node": 51244
    },
    "FIR/ex4LS16_fir/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex4LS16_fir/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "ex4LS16_fir.v",
        "max_rss(MiB)": 1912.7,
        "exec_time(ms)": 5857.9,
        "elaboration_time(ms)": 5354.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 419.4,
        "synthesis_time(ms)": 5815.7,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 20429,
        "latch": 30814,
        "generic logic size": 6,
        "Longest Path": 785,
        "Average Path": 4,
        "Estimated LUTs": 20429,
        "Total Node": 51244
    },
    "FIR/ex4LS16_fir/no_arch": {
        "test_name": "FIR/ex4LS16_fir/no_arch",
        "verilog": "ex4LS16_fir.v",
        "max_rss(MiB)": 1903.7,
        "exec_time(ms)": 6292.9,
        "elaboration_time(ms)": 5283.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 400.4,
        "synthesis_time(ms)": 6291.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 20429,
        "latch": 30814,
        "Longest Path": 785,
        "Average Path": 4,
        "Estimated LUTs": 20429,
        "Total Node": 51244
    },
    "FIR/ex4PM16_fir_152/k6_N10_40nm": {
        "test_name": "FIR/ex4PM16_fir_152/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "ex4PM16_fir_152.v",
        "max_rss(MiB)": 1758.5,
        "exec_time(ms)": 3157.2,
        "elaboration_time(ms)": 2777.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 168.1,
        "synthesis_time(ms)": 3151.4,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 14426,
        "latch": 19260,
        "generic logic size": 6,
        "Longest Path": 488,
        "Average Path": 4,
        "Estimated LUTs": 14426,
        "Total Node": 33687
    },
    "FIR/ex4PM16_fir_152/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex4PM16_fir_152/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "ex4PM16_fir_152.v",
        "max_rss(MiB)": 1764.5,
        "exec_time(ms)": 3217.1,
        "elaboration_time(ms)": 2759.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 163.9,
        "synthesis_time(ms)": 3175.2,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 14426,
        "latch": 19260,
        "generic logic size": 6,
        "Longest Path": 488,
        "Average Path": 4,
        "Estimated LUTs": 14426,
        "Total Node": 33687
    },
    "FIR/ex4PM16_fir_152/no_arch": {
        "test_name": "FIR/ex4PM16_fir_152/no_arch",
        "verilog": "ex4PM16_fir_152.v",
        "max_rss(MiB)": 1757.7,
        "exec_time(ms)": 2912.5,
        "elaboration_time(ms)": 3178.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 133.8,
        "synthesis_time(ms)": 2911.1,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 14426,
        "latch": 19260,
        "Longest Path": 488,
        "Average Path": 4,
        "Estimated LUTs": 14426,
        "Total Node": 33687
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
