Classic Timing Analyzer report for count_108
Thu Dec 13 20:27:43 2018
Quartus II Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CLK'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                          ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------+-----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From            ; To              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------+-----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.231 ns                                       ; EN              ; COUNTER[1]~reg0 ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.251 ns                                       ; COUNTER[0]~reg0 ; CO              ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.827 ns                                       ; RES             ; COUNTER[1]~reg0 ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNTER[2]~reg0 ; COUNTER[3]~reg0 ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                 ;                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------+-----------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                     ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From            ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNTER[2]~reg0 ; COUNTER[3]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNTER[2]~reg0 ; COUNTER[2]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.485 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNTER[1]~reg0 ; COUNTER[1]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.411 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNTER[1]~reg0 ; COUNTER[3]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.378 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNTER[1]~reg0 ; COUNTER[2]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.374 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNTER[0]~reg0 ; COUNTER[3]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.343 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNTER[0]~reg0 ; COUNTER[1]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.218 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNTER[3]~reg0 ; COUNTER[3]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.216 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNTER[3]~reg0 ; COUNTER[2]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.212 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNTER[3]~reg0 ; COUNTER[1]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNTER[2]~reg0 ; COUNTER[1]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.089 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNTER[2]~reg0 ; COUNTER[0]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.087 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNTER[0]~reg0 ; COUNTER[2]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.085 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNTER[1]~reg0 ; COUNTER[0]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 0.976 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNTER[3]~reg0 ; COUNTER[0]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 0.810 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNTER[0]~reg0 ; COUNTER[0]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------+
; tsu                                                                   ;
+-------+--------------+------------+------+-----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To              ; To Clock ;
+-------+--------------+------------+------+-----------------+----------+
; N/A   ; None         ; 0.231 ns   ; EN   ; COUNTER[0]~reg0 ; CLK      ;
; N/A   ; None         ; 0.231 ns   ; EN   ; COUNTER[3]~reg0 ; CLK      ;
; N/A   ; None         ; 0.231 ns   ; EN   ; COUNTER[2]~reg0 ; CLK      ;
; N/A   ; None         ; 0.231 ns   ; EN   ; COUNTER[1]~reg0 ; CLK      ;
; N/A   ; None         ; 0.028 ns   ; RES  ; COUNTER[0]~reg0 ; CLK      ;
; N/A   ; None         ; 0.028 ns   ; RES  ; COUNTER[3]~reg0 ; CLK      ;
; N/A   ; None         ; 0.028 ns   ; RES  ; COUNTER[2]~reg0 ; CLK      ;
; N/A   ; None         ; 0.028 ns   ; RES  ; COUNTER[1]~reg0 ; CLK      ;
+-------+--------------+------------+------+-----------------+----------+


+-------------------------------------------------------------------------------+
; tco                                                                           ;
+-------+--------------+------------+-----------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From            ; To         ; From Clock ;
+-------+--------------+------------+-----------------+------------+------------+
; N/A   ; None         ; 9.251 ns   ; COUNTER[0]~reg0 ; CO         ; CLK        ;
; N/A   ; None         ; 9.120 ns   ; COUNTER[0]~reg0 ; COUNTER[0] ; CLK        ;
; N/A   ; None         ; 9.109 ns   ; COUNTER[1]~reg0 ; CO         ; CLK        ;
; N/A   ; None         ; 8.952 ns   ; COUNTER[2]~reg0 ; CO         ; CLK        ;
; N/A   ; None         ; 8.895 ns   ; COUNTER[3]~reg0 ; COUNTER[3] ; CLK        ;
; N/A   ; None         ; 8.845 ns   ; COUNTER[3]~reg0 ; CO         ; CLK        ;
; N/A   ; None         ; 6.605 ns   ; COUNTER[2]~reg0 ; COUNTER[2] ; CLK        ;
; N/A   ; None         ; 6.594 ns   ; COUNTER[1]~reg0 ; COUNTER[1] ; CLK        ;
+-------+--------------+------------+-----------------+------------+------------+


+-----------------------------------------------------------------------------+
; th                                                                          ;
+---------------+-------------+-----------+------+-----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To              ; To Clock ;
+---------------+-------------+-----------+------+-----------------+----------+
; N/A           ; None        ; 0.827 ns  ; RES  ; COUNTER[1]~reg0 ; CLK      ;
; N/A           ; None        ; 0.825 ns  ; RES  ; COUNTER[0]~reg0 ; CLK      ;
; N/A           ; None        ; 0.430 ns  ; RES  ; COUNTER[2]~reg0 ; CLK      ;
; N/A           ; None        ; 0.426 ns  ; RES  ; COUNTER[3]~reg0 ; CLK      ;
; N/A           ; None        ; -0.001 ns ; EN   ; COUNTER[0]~reg0 ; CLK      ;
; N/A           ; None        ; -0.001 ns ; EN   ; COUNTER[3]~reg0 ; CLK      ;
; N/A           ; None        ; -0.001 ns ; EN   ; COUNTER[2]~reg0 ; CLK      ;
; N/A           ; None        ; -0.001 ns ; EN   ; COUNTER[1]~reg0 ; CLK      ;
+---------------+-------------+-----------+------+-----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Dec 13 20:27:41 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off count_108 -c count_108 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" Internal fmax is restricted to 420.17 MHz between source register "COUNTER[2]~reg0" and destination register "COUNTER[3]~reg0"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.489 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y35_N5; Fanout = 5; REG Node = 'COUNTER[2]~reg0'
            Info: 2: + IC(0.326 ns) + CELL(0.275 ns) = 0.601 ns; Loc. = LCCOMB_X31_Y35_N26; Fanout = 3; COMB Node = 'Equal0~30'
            Info: 3: + IC(0.255 ns) + CELL(0.150 ns) = 1.006 ns; Loc. = LCCOMB_X31_Y35_N0; Fanout = 2; COMB Node = 'COUNTER[0]~214'
            Info: 4: + IC(0.249 ns) + CELL(0.150 ns) = 1.405 ns; Loc. = LCCOMB_X31_Y35_N22; Fanout = 1; COMB Node = 'COUNTER~215'
            Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.489 ns; Loc. = LCFF_X31_Y35_N23; Fanout = 7; REG Node = 'COUNTER[3]~reg0'
            Info: Total cell delay = 0.659 ns ( 44.26 % )
            Info: Total interconnect delay = 0.830 ns ( 55.74 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 2.698 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X31_Y35_N23; Fanout = 7; REG Node = 'COUNTER[3]~reg0'
                Info: Total cell delay = 1.536 ns ( 56.93 % )
                Info: Total interconnect delay = 1.162 ns ( 43.07 % )
            Info: - Longest clock path from clock "CLK" to source register is 2.698 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X31_Y35_N5; Fanout = 5; REG Node = 'COUNTER[2]~reg0'
                Info: Total cell delay = 1.536 ns ( 56.93 % )
                Info: Total interconnect delay = 1.162 ns ( 43.07 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "COUNTER[0]~reg0" (data pin = "EN", clock pin = "CLK") is 0.231 ns
    Info: + Longest pin to register delay is 2.965 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; PIN Node = 'EN'
        Info: 2: + IC(0.645 ns) + CELL(0.438 ns) = 2.062 ns; Loc. = LCCOMB_X31_Y35_N12; Fanout = 4; COMB Node = 'COUNTER[0]~211'
        Info: 3: + IC(0.243 ns) + CELL(0.660 ns) = 2.965 ns; Loc. = LCFF_X31_Y35_N25; Fanout = 7; REG Node = 'COUNTER[0]~reg0'
        Info: Total cell delay = 2.077 ns ( 70.05 % )
        Info: Total interconnect delay = 0.888 ns ( 29.95 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.698 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X31_Y35_N25; Fanout = 7; REG Node = 'COUNTER[0]~reg0'
        Info: Total cell delay = 1.536 ns ( 56.93 % )
        Info: Total interconnect delay = 1.162 ns ( 43.07 % )
Info: tco from clock "CLK" to destination pin "CO" through register "COUNTER[0]~reg0" is 9.251 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.698 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X31_Y35_N25; Fanout = 7; REG Node = 'COUNTER[0]~reg0'
        Info: Total cell delay = 1.536 ns ( 56.93 % )
        Info: Total interconnect delay = 1.162 ns ( 43.07 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.303 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y35_N25; Fanout = 7; REG Node = 'COUNTER[0]~reg0'
        Info: 2: + IC(0.513 ns) + CELL(0.385 ns) = 0.898 ns; Loc. = LCCOMB_X31_Y35_N8; Fanout = 1; COMB Node = 'Equal0~29'
        Info: 3: + IC(2.626 ns) + CELL(2.779 ns) = 6.303 ns; Loc. = PIN_F20; Fanout = 0; PIN Node = 'CO'
        Info: Total cell delay = 3.164 ns ( 50.20 % )
        Info: Total interconnect delay = 3.139 ns ( 49.80 % )
Info: th for register "COUNTER[1]~reg0" (data pin = "RES", clock pin = "CLK") is 0.827 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.698 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X31_Y35_N11; Fanout = 6; REG Node = 'COUNTER[1]~reg0'
        Info: Total cell delay = 1.536 ns ( 56.93 % )
        Info: Total interconnect delay = 1.162 ns ( 43.07 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.137 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 4; PIN Node = 'RES'
        Info: 2: + IC(0.676 ns) + CELL(0.398 ns) = 2.053 ns; Loc. = LCCOMB_X31_Y35_N10; Fanout = 1; COMB Node = 'COUNTER~213'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.137 ns; Loc. = LCFF_X31_Y35_N11; Fanout = 6; REG Node = 'COUNTER[1]~reg0'
        Info: Total cell delay = 1.461 ns ( 68.37 % )
        Info: Total interconnect delay = 0.676 ns ( 31.63 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 154 megabytes
    Info: Processing ended: Thu Dec 13 20:27:44 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


