
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023934    0.000721    0.154100 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159706    0.313806 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.313887 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.699467 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.700171 v fanout75/A (sg13g2_buf_8)
     5    0.037875    0.029801    0.091337    0.791508 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030714    0.004010    0.795518 v fanout74/A (sg13g2_buf_8)
     5    0.029989    0.026488    0.078676    0.874194 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026497    0.000799    0.874993 v fanout73/A (sg13g2_buf_8)
     8    0.038977    0.029270    0.079476    0.954469 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029579    0.002143    0.956612 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016526    0.191265    0.179250    1.135862 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.191274    0.001066    1.136928 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007138    0.077793    0.127028    1.263956 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.077793    0.000219    1.264175 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003726    0.076205    0.107874    1.372048 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.076206    0.000148    1.372197 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.005749    0.060596    0.082928    1.455124 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.060597    0.000596    1.455720 v _273_/A (sg13g2_nor2_1)
     1    0.005584    0.070239    0.082218    1.537939 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.070239    0.000232    1.538170 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.008347    0.079645    0.089107    1.627277 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.079656    0.000847    1.628124 v output15/A (sg13g2_buf_1)
     1    0.014232    0.053489    0.110952    1.739076 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.053516    0.001119    1.740196 v sine_out[1] (out)
                                              1.740196   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.740196   data arrival time
---------------------------------------------------------------------------------------------
                                              2.009804   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023934    0.000721    0.154100 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002133    0.021218    0.162168    0.316269 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021218    0.000079    0.316348 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009189    0.056592    0.374524    0.690871 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056592    0.000728    0.691599 ^ fanout75/A (sg13g2_buf_8)
     5    0.038615    0.032747    0.087469    0.779068 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.033696    0.004103    0.783172 ^ fanout74/A (sg13g2_buf_8)
     5    0.030815    0.028530    0.074476    0.857648 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028540    0.000822    0.858470 ^ fanout73/A (sg13g2_buf_8)
     8    0.039694    0.032136    0.075100    0.933569 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.032327    0.001073    0.934642 ^ _137_/B (sg13g2_nand3_1)
     5    0.029855    0.260357    0.232055    1.166697 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.260364    0.001161    1.167858 v _244_/B (sg13g2_nand3_1)
     1    0.003888    0.075475    0.098409    1.266267 ^ _244_/Y (sg13g2_nand3_1)
                                                         _069_ (net)
                      0.075475    0.000155    1.266422 ^ _247_/B1 (sg13g2_o21ai_1)
     1    0.003771    0.057036    0.059067    1.325488 v _247_/Y (sg13g2_o21ai_1)
                                                         _072_ (net)
                      0.057037    0.000150    1.325638 v _248_/C (sg13g2_nor3_1)
     1    0.003906    0.091480    0.093575    1.419213 ^ _248_/Y (sg13g2_nor3_1)
                                                         _073_ (net)
                      0.091480    0.000156    1.419369 ^ _255_/B (sg13g2_nor4_1)
     1    0.003603    0.043301    0.068451    1.487820 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.043302    0.000266    1.488086 v _256_/B2 (sg13g2_a22oi_1)
     1    0.007075    0.101817    0.094097    1.582183 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.101818    0.000472    1.582655 ^ output4/A (sg13g2_buf_1)
     1    0.012633    0.061202    0.118564    1.701220 ^ output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.061204    0.000498    1.701718 ^ sine_out[0] (out)
                                              1.701718   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.701718   data arrival time
---------------------------------------------------------------------------------------------
                                              2.048282   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000521    0.154336 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002808    0.019293    0.161195    0.315531 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019293    0.000106    0.315637 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002670    0.036055    0.365118    0.680755 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036055    0.000106    0.680861 v fanout70/A (sg13g2_buf_2)
     5    0.031062    0.060056    0.108480    0.789341 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.060135    0.001923    0.791264 v fanout69/A (sg13g2_buf_8)
     8    0.040042    0.030682    0.095385    0.886649 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.031265    0.003072    0.889721 v _125_/A (sg13g2_inv_2)
     3    0.020506    0.049422    0.050226    0.939947 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.049441    0.000792    0.940739 ^ fanout54/A (sg13g2_buf_8)
     8    0.040324    0.033325    0.085389    1.026128 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.033807    0.003127    1.029255 ^ _161_/A (sg13g2_nand2_1)
     3    0.017033    0.109336    0.103790    1.133044 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.109345    0.001015    1.134059 v _177_/B (sg13g2_nand2_1)
     3    0.011749    0.073681    0.094761    1.228820 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.073716    0.000631    1.229451 ^ _179_/A (sg13g2_nand2_1)
     2    0.011973    0.085185    0.098264    1.327715 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.085217    0.000683    1.328398 v _281_/B (sg13g2_nor2_1)
     1    0.012807    0.127429    0.129770    1.458168 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.127442    0.001056    1.459224 ^ output35/A (sg13g2_buf_1)
     1    0.009411    0.049672    0.116146    1.575369 ^ output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.049672    0.000238    1.575608 ^ sine_out[8] (out)
                                              1.575608   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.575608   data arrival time
---------------------------------------------------------------------------------------------
                                              2.174392   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023934    0.000721    0.154100 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159706    0.313806 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.313887 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.699467 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.700171 v fanout75/A (sg13g2_buf_8)
     5    0.037875    0.029801    0.091337    0.791508 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030714    0.004010    0.795518 v fanout74/A (sg13g2_buf_8)
     5    0.029989    0.026488    0.078676    0.874194 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026497    0.000799    0.874993 v fanout73/A (sg13g2_buf_8)
     8    0.038977    0.029270    0.079476    0.954469 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029579    0.002143    0.956612 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016526    0.191265    0.179250    1.135862 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.191275    0.001125    1.136987 ^ _185_/B (sg13g2_nor2_2)
     5    0.027060    0.083689    0.123410    1.260397 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.083750    0.001246    1.261642 v _189_/A2 (sg13g2_o21ai_1)
     1    0.013176    0.163592    0.171137    1.432779 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.163606    0.001221    1.434000 ^ output29/A (sg13g2_buf_1)
     1    0.014398    0.069216    0.140444    1.574444 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.069235    0.001114    1.575558 ^ sine_out[32] (out)
                                              1.575558   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.575558   data arrival time
---------------------------------------------------------------------------------------------
                                              2.174442   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023934    0.000721    0.154100 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002133    0.021218    0.162168    0.316269 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021218    0.000079    0.316348 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009189    0.056592    0.374524    0.690871 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056592    0.000728    0.691599 ^ fanout75/A (sg13g2_buf_8)
     5    0.038615    0.032747    0.087469    0.779068 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.033696    0.004103    0.783172 ^ fanout74/A (sg13g2_buf_8)
     5    0.030815    0.028530    0.074476    0.857648 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028540    0.000822    0.858470 ^ fanout73/A (sg13g2_buf_8)
     8    0.039694    0.032136    0.075100    0.933569 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.032327    0.001073    0.934642 ^ _137_/B (sg13g2_nand3_1)
     5    0.029855    0.260357    0.232055    1.166697 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.260368    0.001439    1.168136 v _138_/B (sg13g2_nor2_1)
     2    0.009897    0.132926    0.154718    1.322854 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.132930    0.000607    1.323462 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.006378    0.066623    0.107551    1.431013 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.066623    0.000372    1.431385 v output8/A (sg13g2_buf_1)
     1    0.007645    0.033877    0.089426    1.520811 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.033878    0.000200    1.521010 v sine_out[13] (out)
                                              1.521010   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.521010   data arrival time
---------------------------------------------------------------------------------------------
                                              2.228990   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023934    0.000721    0.154100 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159706    0.313806 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.313887 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.699467 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.700171 v fanout75/A (sg13g2_buf_8)
     5    0.037875    0.029801    0.091337    0.791508 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030714    0.004010    0.795518 v fanout74/A (sg13g2_buf_8)
     5    0.029989    0.026488    0.078676    0.874194 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026497    0.000799    0.874993 v fanout73/A (sg13g2_buf_8)
     8    0.038977    0.029270    0.079476    0.954469 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029579    0.002143    0.956612 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016526    0.191265    0.179250    1.135862 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.191275    0.001125    1.136987 ^ _185_/B (sg13g2_nor2_2)
     5    0.027060    0.083689    0.123410    1.260397 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.083752    0.001282    1.261679 v _186_/A2 (sg13g2_a21oi_1)
     1    0.010867    0.116247    0.137991    1.399669 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.116255    0.000790    1.400459 ^ output27/A (sg13g2_buf_1)
     1    0.010968    0.055138    0.117320    1.517779 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.055163    0.001086    1.518865 ^ sine_out[30] (out)
                                              1.518865   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.518865   data arrival time
---------------------------------------------------------------------------------------------
                                              2.231135   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023934    0.000721    0.154100 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002133    0.021218    0.162168    0.316269 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021218    0.000079    0.316348 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009189    0.056592    0.374524    0.690871 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056592    0.000728    0.691599 ^ fanout75/A (sg13g2_buf_8)
     5    0.038615    0.032747    0.087469    0.779068 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.033696    0.004103    0.783172 ^ fanout74/A (sg13g2_buf_8)
     5    0.030815    0.028530    0.074476    0.857648 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028540    0.000822    0.858470 ^ fanout73/A (sg13g2_buf_8)
     8    0.039694    0.032136    0.075100    0.933569 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.032327    0.001073    0.934642 ^ _137_/B (sg13g2_nand3_1)
     5    0.029855    0.260357    0.232055    1.166697 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.260368    0.001439    1.168136 v _138_/B (sg13g2_nor2_1)
     2    0.009897    0.132926    0.154718    1.322854 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.132930    0.000571    1.323425 ^ _279_/B (sg13g2_nor2_1)
     1    0.005381    0.043599    0.065513    1.388938 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.043602    0.000322    1.389259 v output34/A (sg13g2_buf_1)
     1    0.011061    0.043317    0.087617    1.476877 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.043349    0.001071    1.477948 v sine_out[7] (out)
                                              1.477948   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.477948   data arrival time
---------------------------------------------------------------------------------------------
                                              2.272052   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000521    0.154336 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002808    0.019293    0.161195    0.315531 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019293    0.000106    0.315637 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002670    0.036055    0.365118    0.680755 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036055    0.000106    0.680861 v fanout70/A (sg13g2_buf_2)
     5    0.031062    0.060056    0.108480    0.789341 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.060135    0.001923    0.791264 v fanout69/A (sg13g2_buf_8)
     8    0.040042    0.030682    0.095385    0.886649 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.031265    0.003072    0.889721 v _125_/A (sg13g2_inv_2)
     3    0.020506    0.049422    0.050226    0.939947 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.049441    0.000792    0.940739 ^ fanout54/A (sg13g2_buf_8)
     8    0.040324    0.033325    0.085389    1.026128 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.033807    0.003127    1.029255 ^ _161_/A (sg13g2_nand2_1)
     3    0.017033    0.109336    0.103790    1.133044 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.109345    0.001015    1.134059 v _177_/B (sg13g2_nand2_1)
     3    0.011749    0.073681    0.094761    1.228820 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.073716    0.000631    1.229451 ^ _179_/A (sg13g2_nand2_1)
     2    0.011973    0.085185    0.098264    1.327715 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.085219    0.000771    1.328487 v _180_/B (sg13g2_nand2_1)
     1    0.003063    0.038977    0.055687    1.384174 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.038978    0.000208    1.384382 ^ output24/A (sg13g2_buf_1)
     1    0.011587    0.055646    0.089014    1.473396 ^ output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.055697    0.000988    1.474385 ^ sine_out[28] (out)
                                              1.474385   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.474385   data arrival time
---------------------------------------------------------------------------------------------
                                              2.275615   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023934    0.000721    0.154100 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002133    0.021218    0.162168    0.316269 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021218    0.000079    0.316348 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009189    0.056592    0.374524    0.690871 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056592    0.000728    0.691599 ^ fanout75/A (sg13g2_buf_8)
     5    0.038615    0.032747    0.087469    0.779068 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.033696    0.004103    0.783172 ^ fanout74/A (sg13g2_buf_8)
     5    0.030815    0.028530    0.074476    0.857648 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028540    0.000822    0.858470 ^ fanout73/A (sg13g2_buf_8)
     8    0.039694    0.032136    0.075100    0.933569 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.032327    0.001073    0.934642 ^ _137_/B (sg13g2_nand3_1)
     5    0.029855    0.260357    0.232055    1.166697 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.260384    0.002219    1.168916 v _156_/B (sg13g2_nand2b_1)
     2    0.007807    0.086104    0.113462    1.282379 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.086104    0.000238    1.282617 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.007786    0.063468    0.090806    1.373423 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.063503    0.000689    1.374112 v output23/A (sg13g2_buf_1)
     1    0.011721    0.045695    0.097820    1.471932 v output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.045727    0.001113    1.473045 v sine_out[27] (out)
                                              1.473045   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.473045   data arrival time
---------------------------------------------------------------------------------------------
                                              2.276954   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023934    0.000721    0.154100 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002133    0.021218    0.162168    0.316269 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021218    0.000079    0.316348 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009189    0.056592    0.374524    0.690871 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056592    0.000728    0.691599 ^ fanout75/A (sg13g2_buf_8)
     5    0.038615    0.032747    0.087469    0.779068 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.033696    0.004103    0.783172 ^ fanout74/A (sg13g2_buf_8)
     5    0.030815    0.028530    0.074476    0.857648 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028540    0.000822    0.858470 ^ fanout73/A (sg13g2_buf_8)
     8    0.039694    0.032136    0.075100    0.933569 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.032327    0.001073    0.934642 ^ _137_/B (sg13g2_nand3_1)
     5    0.029855    0.260357    0.232055    1.166697 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.260384    0.002219    1.168916 v _156_/B (sg13g2_nand2b_1)
     2    0.007807    0.086104    0.113462    1.282379 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.086105    0.000368    1.282747 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.006415    0.061165    0.093113    1.375860 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.061179    0.000467    1.376327 v output13/A (sg13g2_buf_1)
     1    0.007647    0.033743    0.087113    1.463439 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.033743    0.000200    1.463639 v sine_out[18] (out)
                                              1.463639   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.463639   data arrival time
---------------------------------------------------------------------------------------------
                                              2.286361   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000521    0.154336 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002808    0.019293    0.161195    0.315531 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019293    0.000106    0.315637 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002670    0.036055    0.365118    0.680755 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036055    0.000106    0.680861 v fanout70/A (sg13g2_buf_2)
     5    0.031062    0.060056    0.108480    0.789341 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.060137    0.001945    0.791286 v _142_/B (sg13g2_or2_1)
     7    0.037092    0.125311    0.198110    0.989396 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.125361    0.002347    0.991743 v _143_/B (sg13g2_nor2_1)
     2    0.007186    0.090976    0.104925    1.096668 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.090976    0.000356    1.097024 ^ _144_/B (sg13g2_nand2_1)
     2    0.008318    0.069805    0.091783    1.188807 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.069835    0.000479    1.189286 v _212_/B (sg13g2_nor2_1)
     2    0.015054    0.143191    0.137795    1.327081 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.143214    0.001499    1.328579 ^ output26/A (sg13g2_buf_1)
     1    0.012149    0.060292    0.128335    1.456914 ^ output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.060301    0.000776    1.457691 ^ sine_out[2] (out)
                                              1.457691   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.457691   data arrival time
---------------------------------------------------------------------------------------------
                                              2.292309   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023934    0.000721    0.154100 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159706    0.313806 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.313887 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.699467 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.700171 v fanout75/A (sg13g2_buf_8)
     5    0.037875    0.029801    0.091337    0.791508 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030714    0.004010    0.795518 v fanout74/A (sg13g2_buf_8)
     5    0.029989    0.026488    0.078676    0.874194 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026497    0.000799    0.874993 v fanout73/A (sg13g2_buf_8)
     8    0.038977    0.029270    0.079476    0.954469 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029579    0.002143    0.956612 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016526    0.191265    0.179250    1.135862 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.191274    0.001082    1.136944 ^ _147_/B (sg13g2_nand2_1)
     2    0.008293    0.076340    0.116725    1.253669 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.076343    0.000579    1.254248 v _275_/B (sg13g2_nor2_1)
     1    0.006568    0.078897    0.087370    1.341618 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.078930    0.000584    1.342201 ^ output30/A (sg13g2_buf_1)
     1    0.011224    0.055172    0.105200    1.447401 ^ output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.055184    0.000792    1.448193 ^ sine_out[3] (out)
                                              1.448193   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.448193   data arrival time
---------------------------------------------------------------------------------------------
                                              2.301807   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023934    0.000721    0.154100 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159706    0.313806 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.313887 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.699467 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.700171 v fanout75/A (sg13g2_buf_8)
     5    0.037875    0.029801    0.091337    0.791508 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030714    0.004010    0.795518 v fanout74/A (sg13g2_buf_8)
     5    0.029989    0.026488    0.078676    0.874194 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026497    0.000799    0.874993 v fanout73/A (sg13g2_buf_8)
     8    0.038977    0.029270    0.079476    0.954469 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029579    0.002143    0.956612 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016526    0.191265    0.179250    1.135862 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.191275    0.001125    1.136987 ^ _185_/B (sg13g2_nor2_2)
     5    0.027060    0.083689    0.123410    1.260397 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.083739    0.000975    1.261371 v _278_/B (sg13g2_nor2_1)
     1    0.002999    0.055183    0.067240    1.328611 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.055184    0.000210    1.328821 ^ output33/A (sg13g2_buf_1)
     1    0.009158    0.046623    0.089031    1.417852 ^ output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.046631    0.000589    1.418440 ^ sine_out[6] (out)
                                              1.418440   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.418440   data arrival time
---------------------------------------------------------------------------------------------
                                              2.331559   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023934    0.000721    0.154100 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002133    0.021218    0.162168    0.316269 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021218    0.000079    0.316348 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009189    0.056592    0.374524    0.690871 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056592    0.000728    0.691599 ^ fanout75/A (sg13g2_buf_8)
     5    0.038615    0.032747    0.087469    0.779068 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.033696    0.004103    0.783172 ^ fanout74/A (sg13g2_buf_8)
     5    0.030815    0.028530    0.074476    0.857648 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028540    0.000822    0.858470 ^ fanout73/A (sg13g2_buf_8)
     8    0.039694    0.032136    0.075100    0.933569 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.032327    0.001073    0.934642 ^ _137_/B (sg13g2_nand3_1)
     5    0.029855    0.260357    0.232055    1.166697 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.260381    0.002093    1.168791 v _166_/A (sg13g2_nor2_1)
     1    0.004063    0.078317    0.110457    1.279247 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.078317    0.000281    1.279528 ^ _167_/B (sg13g2_nor2_1)
     1    0.006734    0.038028    0.056165    1.335693 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.038031    0.000402    1.336095 v output19/A (sg13g2_buf_1)
     1    0.008811    0.036509    0.079961    1.416056 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.036517    0.000538    1.416594 v sine_out[23] (out)
                                              1.416594   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.416594   data arrival time
---------------------------------------------------------------------------------------------
                                              2.333405   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023934    0.000721    0.154100 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159706    0.313806 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.313887 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.699467 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.700171 v fanout75/A (sg13g2_buf_8)
     5    0.037875    0.029801    0.091337    0.791508 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030714    0.004010    0.795518 v fanout74/A (sg13g2_buf_8)
     5    0.029989    0.026488    0.078676    0.874194 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026495    0.000697    0.874891 v _141_/A (sg13g2_or2_1)
     3    0.013261    0.057052    0.130792    1.005683 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.057057    0.000590    1.006274 v _173_/A2 (sg13g2_o21ai_1)
     2    0.013419    0.163904    0.161476    1.167749 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.163933    0.001742    1.169492 ^ _174_/B (sg13g2_nand2_1)
     1    0.003944    0.050647    0.087862    1.257354 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.050647    0.000153    1.257508 v _175_/B (sg13g2_nand2_1)
     1    0.006765    0.044965    0.055138    1.312646 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.044985    0.000587    1.313232 ^ output22/A (sg13g2_buf_1)
     1    0.012143    0.057960    0.093255    1.406487 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.057973    0.000851    1.407338 ^ sine_out[26] (out)
                                              1.407338   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.407338   data arrival time
---------------------------------------------------------------------------------------------
                                              2.342662   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023934    0.000721    0.154100 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002133    0.021218    0.162168    0.316269 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021218    0.000079    0.316348 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009189    0.056592    0.374524    0.690871 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056592    0.000728    0.691599 ^ fanout75/A (sg13g2_buf_8)
     5    0.038615    0.032747    0.087469    0.779068 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.033696    0.004103    0.783172 ^ fanout74/A (sg13g2_buf_8)
     5    0.030815    0.028530    0.074476    0.857648 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028551    0.001265    0.858913 ^ _132_/A (sg13g2_nand2_2)
     4    0.020477    0.071383    0.073252    0.932165 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.071449    0.001784    0.933949 v _163_/A2 (sg13g2_o21ai_1)
     4    0.022681    0.250668    0.234365    1.168314 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.250685    0.001707    1.170021 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.005091    0.086352    0.125353    1.295374 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.086352    0.000207    1.295581 v output25/A (sg13g2_buf_1)
     1    0.012265    0.047761    0.109092    1.404673 v output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.047779    0.000880    1.405553 v sine_out[29] (out)
                                              1.405553   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.405553   data arrival time
---------------------------------------------------------------------------------------------
                                              2.344447   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023934    0.000721    0.154100 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159706    0.313806 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.313887 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.699467 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.700171 v fanout75/A (sg13g2_buf_8)
     5    0.037875    0.029801    0.091337    0.791508 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030714    0.004010    0.795518 v fanout74/A (sg13g2_buf_8)
     5    0.029989    0.026488    0.078676    0.874194 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026497    0.000799    0.874993 v fanout73/A (sg13g2_buf_8)
     8    0.038977    0.029270    0.079476    0.954469 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029579    0.002143    0.956612 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016526    0.191265    0.179250    1.135862 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.191274    0.001082    1.136944 ^ _147_/B (sg13g2_nand2_1)
     2    0.008293    0.076340    0.116725    1.253669 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.076342    0.000555    1.254224 v _149_/B (sg13g2_nand2_1)
     1    0.005243    0.044533    0.059987    1.314211 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.044533    0.000331    1.314542 ^ output10/A (sg13g2_buf_1)
     1    0.007645    0.040562    0.080198    1.394740 ^ output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.040562    0.000200    1.394939 ^ sine_out[15] (out)
                                              1.394939   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.394939   data arrival time
---------------------------------------------------------------------------------------------
                                              2.355061   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023934    0.000721    0.154100 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002133    0.021218    0.162168    0.316269 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021218    0.000079    0.316348 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009189    0.056592    0.374524    0.690871 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056592    0.000728    0.691599 ^ fanout75/A (sg13g2_buf_8)
     5    0.038615    0.032747    0.087469    0.779068 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.033696    0.004103    0.783172 ^ fanout74/A (sg13g2_buf_8)
     5    0.030815    0.028530    0.074476    0.857648 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028551    0.001265    0.858913 ^ _132_/A (sg13g2_nand2_2)
     4    0.020477    0.071383    0.073252    0.932165 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.071449    0.001784    0.933949 v _163_/A2 (sg13g2_o21ai_1)
     4    0.022681    0.250668    0.234365    1.168314 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.250678    0.001319    1.169634 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.004798    0.074479    0.126383    1.296017 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.074479    0.000292    1.296309 v output17/A (sg13g2_buf_1)
     1    0.008461    0.036390    0.094655    1.390963 v output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.036397    0.000517    1.391480 v sine_out[21] (out)
                                              1.391480   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.391480   data arrival time
---------------------------------------------------------------------------------------------
                                              2.358520   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023934    0.000721    0.154100 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159706    0.313806 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.313887 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.699467 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.700171 v fanout75/A (sg13g2_buf_8)
     5    0.037875    0.029801    0.091337    0.791508 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030714    0.004010    0.795518 v fanout74/A (sg13g2_buf_8)
     5    0.029989    0.026488    0.078676    0.874194 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026497    0.000799    0.874993 v fanout73/A (sg13g2_buf_8)
     8    0.038977    0.029270    0.079476    0.954469 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029579    0.002143    0.956612 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016526    0.191265    0.179250    1.135862 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.191274    0.001076    1.136938 ^ _171_/A (sg13g2_nand2_1)
     1    0.003436    0.060486    0.082878    1.219816 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.060486    0.000136    1.219953 v _172_/B (sg13g2_nand2_1)
     1    0.010327    0.059965    0.070231    1.290184 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.060006    0.001228    1.291412 ^ output21/A (sg13g2_buf_1)
     1    0.011267    0.054884    0.097058    1.388470 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.054908    0.001087    1.389557 ^ sine_out[25] (out)
                                              1.389557   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.389557   data arrival time
---------------------------------------------------------------------------------------------
                                              2.360443   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023934    0.000721    0.154100 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159706    0.313806 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.313887 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.699467 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.700171 v fanout75/A (sg13g2_buf_8)
     5    0.037875    0.029801    0.091337    0.791508 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030714    0.004010    0.795518 v fanout74/A (sg13g2_buf_8)
     5    0.029989    0.026488    0.078676    0.874194 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026497    0.000799    0.874993 v fanout73/A (sg13g2_buf_8)
     8    0.038977    0.029270    0.079476    0.954469 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029616    0.002326    0.956795 v _140_/A (sg13g2_nor2_2)
     5    0.020681    0.100867    0.101676    1.058471 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.100883    0.001032    1.059504 ^ _152_/B (sg13g2_nor2_2)
     4    0.020015    0.057099    0.080027    1.139531 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.057133    0.001237    1.140768 v _155_/B1 (sg13g2_a221oi_1)
     1    0.004128    0.119966    0.136789    1.277556 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.119967    0.000291    1.277847 ^ output12/A (sg13g2_buf_1)
     1    0.007645    0.042866    0.108893    1.386741 ^ output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.042866    0.000200    1.386940 ^ sine_out[17] (out)
                                              1.386940   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.386940   data arrival time
---------------------------------------------------------------------------------------------
                                              2.363060   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023934    0.000721    0.154100 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002133    0.021218    0.162168    0.316269 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021218    0.000079    0.316348 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009189    0.056592    0.374524    0.690871 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056592    0.000728    0.691599 ^ fanout75/A (sg13g2_buf_8)
     5    0.038615    0.032747    0.087469    0.779068 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.033696    0.004103    0.783172 ^ fanout74/A (sg13g2_buf_8)
     5    0.030815    0.028530    0.074476    0.857648 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028551    0.001265    0.858913 ^ _132_/A (sg13g2_nand2_2)
     4    0.020477    0.071383    0.073252    0.932165 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.071449    0.001784    0.933949 v _163_/A2 (sg13g2_o21ai_1)
     4    0.022681    0.250668    0.234365    1.168314 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.250678    0.001328    1.169643 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.002954    0.065681    0.115731    1.285374 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.065682    0.000225    1.285599 v output5/A (sg13g2_buf_1)
     1    0.008007    0.034884    0.089935    1.375534 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.034885    0.000187    1.375721 v sine_out[10] (out)
                                              1.375721   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.375721   data arrival time
---------------------------------------------------------------------------------------------
                                              2.374279   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023934    0.000721    0.154100 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002133    0.021218    0.162168    0.316269 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021218    0.000079    0.316348 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009189    0.056592    0.374524    0.690871 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056592    0.000728    0.691599 ^ fanout75/A (sg13g2_buf_8)
     5    0.038615    0.032747    0.087469    0.779068 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.033696    0.004103    0.783172 ^ fanout74/A (sg13g2_buf_8)
     5    0.030815    0.028530    0.074476    0.857648 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028551    0.001265    0.858913 ^ _132_/A (sg13g2_nand2_2)
     4    0.020477    0.071383    0.073252    0.932165 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.071449    0.001784    0.933949 v _163_/A2 (sg13g2_o21ai_1)
     4    0.022681    0.250668    0.234365    1.168314 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.250683    0.001623    1.169938 ^ _276_/B (sg13g2_nor2_1)
     1    0.006753    0.065767    0.091710    1.261647 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.065769    0.000475    1.262122 v output31/A (sg13g2_buf_1)
     1    0.011552    0.045229    0.098468    1.360590 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.045246    0.000821    1.361411 v sine_out[4] (out)
                                              1.361411   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.361411   data arrival time
---------------------------------------------------------------------------------------------
                                              2.388589   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023934    0.000721    0.154100 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159706    0.313806 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.313887 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.699467 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.700171 v fanout75/A (sg13g2_buf_8)
     5    0.037875    0.029801    0.091337    0.791508 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030714    0.004010    0.795518 v fanout74/A (sg13g2_buf_8)
     5    0.029989    0.026488    0.078676    0.874194 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026497    0.000799    0.874993 v fanout73/A (sg13g2_buf_8)
     8    0.038977    0.029270    0.079476    0.954469 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029398    0.001007    0.955477 v _158_/B (sg13g2_nor2_1)
     3    0.016146    0.147410    0.128624    1.084100 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.147429    0.001388    1.085488 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.003312    0.056869    0.096473    1.181961 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.056869    0.000131    1.182092 v _160_/B (sg13g2_nor2_1)
     1    0.005331    0.066546    0.073322    1.255414 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.066547    0.000362    1.255776 ^ output14/A (sg13g2_buf_1)
     1    0.007632    0.041167    0.089604    1.345379 ^ output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.041167    0.000199    1.345579 ^ sine_out[19] (out)
                                              1.345579   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.345579   data arrival time
---------------------------------------------------------------------------------------------
                                              2.404421   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000521    0.154336 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002808    0.019293    0.161195    0.315531 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019293    0.000106    0.315637 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002670    0.036055    0.365118    0.680755 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036055    0.000106    0.680861 v fanout70/A (sg13g2_buf_2)
     5    0.031062    0.060056    0.108480    0.789341 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.060135    0.001923    0.791264 v fanout69/A (sg13g2_buf_8)
     8    0.040042    0.030682    0.095385    0.886649 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.031265    0.003072    0.889721 v _125_/A (sg13g2_inv_2)
     3    0.020506    0.049422    0.050226    0.939947 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.049441    0.000792    0.940739 ^ fanout54/A (sg13g2_buf_8)
     8    0.040324    0.033325    0.085389    1.026128 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.033807    0.003127    1.029255 ^ _161_/A (sg13g2_nand2_1)
     3    0.017033    0.109336    0.103790    1.133044 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.109341    0.000851    1.133896 v _280_/A2 (sg13g2_a21oi_1)
     1    0.004012    0.069054    0.104460    1.238356 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.069054    0.000249    1.238605 ^ output36/A (sg13g2_buf_1)
     1    0.008562    0.044722    0.093270    1.331875 ^ output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.044728    0.000524    1.332398 ^ sine_out[9] (out)
                                              1.332398   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.332398   data arrival time
---------------------------------------------------------------------------------------------
                                              2.417602   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023934    0.000721    0.154100 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159706    0.313806 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.313887 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.699467 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.700171 v fanout75/A (sg13g2_buf_8)
     5    0.037875    0.029801    0.091337    0.791508 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030714    0.004010    0.795518 v fanout74/A (sg13g2_buf_8)
     5    0.029989    0.026488    0.078676    0.874194 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026497    0.000799    0.874993 v fanout73/A (sg13g2_buf_8)
     8    0.038977    0.029270    0.079476    0.954469 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029616    0.002326    0.956795 v _140_/A (sg13g2_nor2_2)
     5    0.020681    0.100867    0.101676    1.058471 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.100883    0.001032    1.059504 ^ _152_/B (sg13g2_nor2_2)
     4    0.020015    0.057099    0.080027    1.139531 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.057132    0.001219    1.140750 v _165_/A2 (sg13g2_a21oi_1)
     1    0.005211    0.074318    0.093949    1.234698 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.074318    0.000332    1.235030 ^ output18/A (sg13g2_buf_1)
     1    0.008209    0.043533    0.094508    1.329539 ^ output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.043538    0.000495    1.330033 ^ sine_out[22] (out)
                                              1.330033   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.330033   data arrival time
---------------------------------------------------------------------------------------------
                                              2.419966   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000521    0.154336 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002808    0.019293    0.161195    0.315531 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019293    0.000106    0.315637 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002670    0.036055    0.365118    0.680755 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036055    0.000106    0.680861 v fanout70/A (sg13g2_buf_2)
     5    0.031062    0.060056    0.108480    0.789341 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.060137    0.001945    0.791286 v _142_/B (sg13g2_or2_1)
     7    0.037092    0.125311    0.198110    0.989396 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.125361    0.002347    0.991743 v _143_/B (sg13g2_nor2_1)
     2    0.007186    0.090976    0.104925    1.096668 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.090976    0.000356    1.097024 ^ _144_/B (sg13g2_nand2_1)
     2    0.008318    0.069805    0.091783    1.188807 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.069835    0.000491    1.189297 v _145_/B (sg13g2_nand2_1)
     1    0.005833    0.045291    0.059523    1.248820 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.045292    0.000374    1.249194 ^ output9/A (sg13g2_buf_1)
     1    0.007647    0.040593    0.080530    1.329724 ^ output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.040593    0.000200    1.329924 ^ sine_out[14] (out)
                                              1.329924   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.329924   data arrival time
---------------------------------------------------------------------------------------------
                                              2.420076   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000521    0.154336 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002808    0.019293    0.161195    0.315531 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019293    0.000106    0.315637 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002670    0.036055    0.365118    0.680755 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036055    0.000106    0.680861 v fanout70/A (sg13g2_buf_2)
     5    0.031062    0.060056    0.108480    0.789341 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.060135    0.001923    0.791264 v fanout69/A (sg13g2_buf_8)
     8    0.040042    0.030682    0.095385    0.886649 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.031265    0.003072    0.889721 v _125_/A (sg13g2_inv_2)
     3    0.020506    0.049422    0.050226    0.939947 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.049441    0.000792    0.940739 ^ fanout54/A (sg13g2_buf_8)
     8    0.040324    0.033325    0.085389    1.026128 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.033807    0.003127    1.029255 ^ _161_/A (sg13g2_nand2_1)
     3    0.017033    0.109336    0.103790    1.133044 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.109344    0.000990    1.134035 v _162_/A2 (sg13g2_a21oi_1)
     1    0.002883    0.058160    0.097527    1.231562 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.058160    0.000113    1.231675 ^ output16/A (sg13g2_buf_1)
     1    0.007677    0.041090    0.086138    1.317813 ^ output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.041090    0.000201    1.318014 ^ sine_out[20] (out)
                                              1.318014   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.318014   data arrival time
---------------------------------------------------------------------------------------------
                                              2.431986   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023934    0.000721    0.154100 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159706    0.313806 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.313887 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.699467 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.700171 v fanout75/A (sg13g2_buf_8)
     5    0.037875    0.029801    0.091337    0.791508 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030714    0.004010    0.795518 v fanout74/A (sg13g2_buf_8)
     5    0.029989    0.026488    0.078676    0.874194 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026497    0.000799    0.874993 v fanout73/A (sg13g2_buf_8)
     8    0.038977    0.029270    0.079476    0.954469 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029616    0.002326    0.956795 v _140_/A (sg13g2_nor2_2)
     5    0.020681    0.100867    0.101676    1.058471 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.100883    0.001032    1.059504 ^ _152_/B (sg13g2_nor2_2)
     4    0.020015    0.057099    0.080027    1.139531 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.057122    0.001040    1.140571 v _283_/A2 (sg13g2_a21oi_1)
     1    0.003662    0.066580    0.084726    1.225297 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.066580    0.000238    1.225534 ^ output6/A (sg13g2_buf_1)
     1    0.007988    0.042466    0.090527    1.316061 ^ output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.042471    0.000485    1.316547 ^ sine_out[11] (out)
                                              1.316547   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.316547   data arrival time
---------------------------------------------------------------------------------------------
                                              2.433453   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023934    0.000721    0.154100 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159706    0.313806 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.313887 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.699467 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.700171 v fanout75/A (sg13g2_buf_8)
     5    0.037875    0.029801    0.091337    0.791508 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030714    0.004010    0.795518 v fanout74/A (sg13g2_buf_8)
     5    0.029989    0.026488    0.078676    0.874194 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026497    0.000799    0.874993 v fanout73/A (sg13g2_buf_8)
     8    0.038977    0.029270    0.079476    0.954469 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029616    0.002326    0.956795 v _140_/A (sg13g2_nor2_2)
     5    0.020681    0.100867    0.101676    1.058471 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.100883    0.001032    1.059504 ^ _152_/B (sg13g2_nor2_2)
     4    0.020015    0.057099    0.080027    1.139531 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.057123    0.001057    1.140588 v _277_/B (sg13g2_nor2_1)
     1    0.004769    0.062505    0.069949    1.210537 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.062507    0.000329    1.210866 ^ output32/A (sg13g2_buf_1)
     1    0.011364    0.055327    0.098543    1.309409 ^ output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.055339    0.000799    1.310208 ^ sine_out[5] (out)
                                              1.310208   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.310208   data arrival time
---------------------------------------------------------------------------------------------
                                              2.439792   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000521    0.154336 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002808    0.019293    0.161195    0.315531 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019293    0.000106    0.315637 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002670    0.036055    0.365118    0.680755 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036055    0.000106    0.680861 v fanout70/A (sg13g2_buf_2)
     5    0.031062    0.060056    0.108480    0.789341 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.060137    0.001945    0.791286 v _142_/B (sg13g2_or2_1)
     7    0.037092    0.125311    0.198110    0.989396 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.125358    0.002291    0.991687 v _168_/B (sg13g2_nor2_1)
     2    0.008311    0.099268    0.112464    1.104151 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.099272    0.000508    1.104659 ^ _169_/B (sg13g2_nand2_1)
     1    0.003421    0.046096    0.071594    1.176253 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.046096    0.000137    1.176391 v _170_/B (sg13g2_nand2_1)
     1    0.003171    0.031328    0.042307    1.218698 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.031328    0.000124    1.218822 ^ output20/A (sg13g2_buf_1)
     1    0.012070    0.057367    0.087103    1.305924 ^ output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.057412    0.000908    1.306832 ^ sine_out[24] (out)
                                              1.306832   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.306832   data arrival time
---------------------------------------------------------------------------------------------
                                              2.443168   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000521    0.154336 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002808    0.019293    0.161195    0.315531 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019293    0.000106    0.315637 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002670    0.036055    0.365118    0.680755 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036055    0.000106    0.680861 v fanout70/A (sg13g2_buf_2)
     5    0.031062    0.060056    0.108480    0.789341 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.060137    0.001945    0.791286 v _142_/B (sg13g2_or2_1)
     7    0.037092    0.125311    0.198110    0.989396 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.125360    0.002330    0.991727 v _187_/A2 (sg13g2_o21ai_1)
     1    0.011400    0.152514    0.173765    1.165492 ^ _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.152525    0.001046    1.166538 ^ output28/A (sg13g2_buf_1)
     1    0.014142    0.068117    0.136890    1.303429 ^ output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.068121    0.000579    1.304008 ^ sine_out[31] (out)
                                              1.304008   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.304008   data arrival time
---------------------------------------------------------------------------------------------
                                              2.445992   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000521    0.154336 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002771    0.023494    0.163955    0.318291 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.023494    0.000105    0.318396 ^ hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002758    0.033727    0.353688    0.672084 ^ hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.033727    0.000110    0.672194 ^ fanout70/A (sg13g2_buf_2)
     5    0.031781    0.073910    0.109465    0.781659 ^ fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.074016    0.001976    0.783635 ^ fanout69/A (sg13g2_buf_8)
     8    0.040867    0.034507    0.097136    0.880770 ^ fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.035131    0.003451    0.884222 ^ _215_/B (sg13g2_nand3_1)
     2    0.012532    0.136800    0.128938    1.013159 v _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.136810    0.000942    1.014101 v _284_/B (sg13g2_and2_1)
     1    0.005412    0.030282    0.120969    1.135070 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.030294    0.000328    1.135398 v output7/A (sg13g2_buf_1)
     1    0.008038    0.034077    0.074939    1.210337 v output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.034078    0.000167    1.210504 v sine_out[12] (out)
                                              1.210504   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.210504   data arrival time
---------------------------------------------------------------------------------------------
                                              2.539496   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000521    0.154336 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002808    0.019293    0.161195    0.315531 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019293    0.000106    0.315637 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002670    0.036055    0.365118    0.680755 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036055    0.000106    0.680861 v fanout70/A (sg13g2_buf_2)
     5    0.031062    0.060056    0.108480    0.789341 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.060137    0.001945    0.791286 v _142_/B (sg13g2_or2_1)
     7    0.037092    0.125311    0.198110    0.989396 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.125348    0.002051    0.991447 v _148_/A2 (sg13g2_a21oi_1)
     1    0.002702    0.058763    0.100098    1.091544 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.058763    0.000105    1.091649 ^ output11/A (sg13g2_buf_1)
     1    0.007645    0.040986    0.086303    1.177953 ^ output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.040986    0.000200    1.178152 ^ sine_out[16] (out)
                                              1.178152   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.178152   data arrival time
---------------------------------------------------------------------------------------------
                                              2.571847   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023934    0.000737    0.154116 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002779    0.019217    0.161181    0.315297 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.019217    0.000160    0.315457 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.011797    0.063296    0.396661    0.712118 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.063298    0.000426    0.712544 v fanout55/A (sg13g2_buf_8)
     8    0.041463    0.031255    0.097366    0.809910 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.032042    0.003722    0.813632 v _191_/B (sg13g2_xnor2_1)
     2    0.008760    0.069205    0.108991    0.922623 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.069238    0.000568    0.923191 v _193_/A2 (sg13g2_o21ai_1)
     2    0.013980    0.169897    0.170940    1.094131 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.169904    0.000862    1.094993 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.016853    0.136001    0.173914    1.268907 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.136008    0.001094    1.270001 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011685    0.151648    0.183318    1.453319 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.151705    0.000660    1.453979 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.014434    0.111582    0.152984    1.606963 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.111586    0.000823    1.607785 v _209_/A2 (sg13g2_o21ai_1)
     1    0.006308    0.106513    0.131257    1.739043 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.106514    0.000483    1.739525 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001860    0.053800    0.109267    1.848793 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.053800    0.000070    1.848863 ^ hold8/A (sg13g2_dlygate4sd3_1)
     1    0.001510    0.029331    0.365147    2.214010 ^ hold8/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.029331    0.000059    2.214069 ^ _299_/D (sg13g2_dfrbpq_2)
                                              2.214069   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017562    0.033145    0.015245    5.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    5.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    5.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    5.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066537    5.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000535    5.154350 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.904350   clock uncertainty
                                  0.000000    4.904350   clock reconvergence pessimism
                                 -0.115155    4.789196   library setup time
                                              4.789196   data required time
---------------------------------------------------------------------------------------------
                                              4.789196   data required time
                                             -2.214069   data arrival time
---------------------------------------------------------------------------------------------
                                              2.575127   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000521    0.154336 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002808    0.019293    0.161195    0.315531 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019293    0.000106    0.315637 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002670    0.036055    0.365118    0.680755 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036055    0.000106    0.680861 v fanout70/A (sg13g2_buf_2)
     5    0.031062    0.060056    0.108480    0.789341 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.060137    0.001945    0.791286 v _142_/B (sg13g2_or2_1)
     7    0.037092    0.125311    0.198110    0.989396 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.125361    0.002347    0.991743 v _143_/B (sg13g2_nor2_1)
     2    0.007186    0.090976    0.104925    1.096668 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.090976    0.000356    1.097024 ^ _144_/B (sg13g2_nand2_1)
     2    0.008318    0.069805    0.091783    1.188807 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.069835    0.000479    1.189286 v _212_/B (sg13g2_nor2_1)
     2    0.015054    0.143191    0.137795    1.327081 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.143210    0.001370    1.328450 ^ _213_/C (sg13g2_nand3_1)
     2    0.010711    0.115063    0.156207    1.484658 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.115067    0.000809    1.485467 v _214_/B (sg13g2_xnor2_1)
     1    0.002258    0.037004    0.114172    1.599638 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.037004    0.000147    1.599785 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.001870    0.033835    0.372137    1.971923 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.033835    0.000069    1.971992 v _300_/D (sg13g2_dfrbpq_1)
                                              1.971992   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017562    0.033145    0.015245    5.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    5.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    5.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    5.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    5.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000508    5.153888 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.903888   clock uncertainty
                                  0.000000    4.903888   clock reconvergence pessimism
                                 -0.116606    4.787282   library setup time
                                              4.787282   data required time
---------------------------------------------------------------------------------------------
                                              4.787282   data required time
                                             -1.971992   data arrival time
---------------------------------------------------------------------------------------------
                                              2.815290   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    0.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066536    0.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000521    0.154336 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002808    0.019293    0.161195    0.315531 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019293    0.000106    0.315637 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002670    0.036055    0.365118    0.680755 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036055    0.000106    0.680861 v fanout70/A (sg13g2_buf_2)
     5    0.031062    0.060056    0.108480    0.789341 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.060137    0.001945    0.791286 v _142_/B (sg13g2_or2_1)
     7    0.037092    0.125311    0.198110    0.989396 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.125361    0.002347    0.991743 v _143_/B (sg13g2_nor2_1)
     2    0.007186    0.090976    0.104925    1.096668 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.090976    0.000356    1.097024 ^ _144_/B (sg13g2_nand2_1)
     2    0.008318    0.069805    0.091783    1.188807 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.069835    0.000479    1.189286 v _212_/B (sg13g2_nor2_1)
     2    0.015054    0.143191    0.137795    1.327081 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.143210    0.001370    1.328450 ^ _213_/C (sg13g2_nand3_1)
     2    0.010711    0.115063    0.156207    1.484658 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.115065    0.000708    1.485366 v _218_/B1 (sg13g2_o21ai_1)
     1    0.003369    0.071325    0.063817    1.549182 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.071325    0.000223    1.549406 ^ hold10/A (sg13g2_dlygate4sd3_1)
     1    0.003779    0.037270    0.382139    1.931545 ^ hold10/X (sg13g2_dlygate4sd3_1)
                                                         net46 (net)
                      0.037270    0.000147    1.931692 ^ _219_/A (sg13g2_inv_1)
     1    0.001932    0.016329    0.027031    1.958722 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.016329    0.000130    1.958852 v _301_/D (sg13g2_dfrbpq_1)
                                              1.958852   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017562    0.033145    0.015245    5.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    5.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    5.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    5.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    5.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023934    0.000737    5.154116 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.904116   clock uncertainty
                                  0.000000    4.904116   clock reconvergence pessimism
                                 -0.110298    4.793819   library setup time
                                              4.793819   data required time
---------------------------------------------------------------------------------------------
                                              4.793819   data required time
                                             -1.958852   data arrival time
---------------------------------------------------------------------------------------------
                                              2.834967   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023934    0.000737    0.154116 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002779    0.019217    0.161181    0.315297 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.019217    0.000160    0.315457 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.011797    0.063296    0.396661    0.712118 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.063298    0.000426    0.712544 v fanout55/A (sg13g2_buf_8)
     8    0.041463    0.031255    0.097366    0.809910 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.032042    0.003722    0.813632 v _191_/B (sg13g2_xnor2_1)
     2    0.008760    0.069205    0.108991    0.922623 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.069238    0.000568    0.923191 v _193_/A2 (sg13g2_o21ai_1)
     2    0.013980    0.169897    0.170940    1.094131 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.169904    0.000862    1.094993 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.016853    0.136001    0.173914    1.268907 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.136008    0.001094    1.270001 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011685    0.151648    0.183318    1.453319 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.151705    0.000660    1.453979 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.014434    0.111582    0.152984    1.606963 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.111589    0.000974    1.607937 v _208_/B (sg13g2_xor2_1)
     1    0.002680    0.059315    0.120960    1.728896 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.059315    0.000195    1.729091 v _298_/D (sg13g2_dfrbpq_1)
                                              1.729091   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017562    0.033145    0.015245    5.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    5.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    5.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    5.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066537    5.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000518    5.154333 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.904333   clock uncertainty
                                  0.000000    4.904333   clock reconvergence pessimism
                                 -0.125816    4.778516   library setup time
                                              4.778516   data required time
---------------------------------------------------------------------------------------------
                                              4.778516   data required time
                                             -1.729091   data arrival time
---------------------------------------------------------------------------------------------
                                              3.049425   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023934    0.000737    0.154116 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002779    0.019217    0.161181    0.315297 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.019217    0.000160    0.315457 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.011797    0.063296    0.396661    0.712118 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.063298    0.000426    0.712544 v fanout55/A (sg13g2_buf_8)
     8    0.041463    0.031255    0.097366    0.809910 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.032042    0.003722    0.813632 v _191_/B (sg13g2_xnor2_1)
     2    0.008760    0.069205    0.108991    0.922623 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.069238    0.000568    0.923191 v _193_/A2 (sg13g2_o21ai_1)
     2    0.013980    0.169897    0.170940    1.094131 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.169904    0.000862    1.094993 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.016853    0.136001    0.173914    1.268907 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.136008    0.001094    1.270001 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011685    0.151648    0.183318    1.453319 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.151707    0.000760    1.454079 ^ _204_/B (sg13g2_xor2_1)
     1    0.001902    0.051307    0.126584    1.580662 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.051307    0.000072    1.580735 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.580735   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017562    0.033145    0.015245    5.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    5.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    5.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    5.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066537    5.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000504    5.154319 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.904319   clock uncertainty
                                  0.000000    4.904319   clock reconvergence pessimism
                                 -0.122344    4.781974   library setup time
                                              4.781974   data required time
---------------------------------------------------------------------------------------------
                                              4.781974   data required time
                                             -1.580735   data arrival time
---------------------------------------------------------------------------------------------
                                              3.201240   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000509    0.153888 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.011675    0.056376    0.189595    0.343483 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.056382    0.000641    0.344124 ^ _127_/A (sg13g2_inv_1)
     1    0.010682    0.045085    0.057202    0.401326 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.045110    0.000588    0.401914 v output3/A (sg13g2_buf_1)
     1    0.011168    0.043701    0.088876    0.490790 v output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.043706    0.000462    0.491252 v signB (out)
                                              0.491252   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.491252   data arrival time
---------------------------------------------------------------------------------------------
                                              3.258748   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000509    0.153888 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.011675    0.056376    0.189595    0.343483 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.056389    0.000848    0.344331 ^ output2/A (sg13g2_buf_1)
     1    0.006575    0.036816    0.082102    0.426433 ^ output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.036818    0.000273    0.426707 ^ sign (out)
                                              0.426707   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.426707   data arrival time
---------------------------------------------------------------------------------------------
                                              3.323293   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023934    0.000737    0.154116 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002779    0.019217    0.161181    0.315297 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.019217    0.000160    0.315457 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.011797    0.063296    0.396661    0.712118 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.063298    0.000426    0.712544 v fanout55/A (sg13g2_buf_8)
     8    0.041463    0.031255    0.097366    0.809910 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.032042    0.003722    0.813632 v _191_/B (sg13g2_xnor2_1)
     2    0.008760    0.069205    0.108991    0.922623 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.069207    0.000457    0.923080 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.005473    0.043197    0.402365    1.325445 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.043197    0.000424    1.325869 v _192_/B (sg13g2_xnor2_1)
     1    0.003041    0.039736    0.090383    1.416251 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.039736    0.000200    1.416451 v _294_/D (sg13g2_dfrbpq_1)
                                              1.416451   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017562    0.033145    0.015245    5.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    5.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    5.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    5.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    5.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023934    0.000721    5.154100 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.904100   clock uncertainty
                                  0.000000    4.904100   clock reconvergence pessimism
                                 -0.118730    4.785370   library setup time
                                              4.785370   data required time
---------------------------------------------------------------------------------------------
                                              4.785370   data required time
                                             -1.416451   data arrival time
---------------------------------------------------------------------------------------------
                                              3.368919   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023934    0.000737    0.154116 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002779    0.019217    0.161181    0.315297 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.019217    0.000160    0.315457 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.011797    0.063296    0.396661    0.712118 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.063298    0.000426    0.712544 v fanout55/A (sg13g2_buf_8)
     8    0.041463    0.031255    0.097366    0.809910 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.032042    0.003722    0.813632 v _191_/B (sg13g2_xnor2_1)
     2    0.008760    0.069205    0.108991    0.922623 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.069238    0.000568    0.923191 v _193_/A2 (sg13g2_o21ai_1)
     2    0.013980    0.169897    0.170940    1.094131 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.169904    0.000862    1.094993 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.016853    0.136001    0.173914    1.268907 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.136007    0.001014    1.269921 v _200_/A (sg13g2_xor2_1)
     1    0.003580    0.060601    0.133736    1.403657 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.060601    0.000232    1.403890 v _296_/D (sg13g2_dfrbpq_1)
                                              1.403890   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017562    0.033145    0.015245    5.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    5.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    5.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    5.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066537    5.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000520    5.154336 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.904336   clock uncertainty
                                  0.000000    4.904336   clock reconvergence pessimism
                                 -0.126280    4.778056   library setup time
                                              4.778056   data required time
---------------------------------------------------------------------------------------------
                                              4.778056   data required time
                                             -1.403890   data arrival time
---------------------------------------------------------------------------------------------
                                              3.374166   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002958    0.017161    0.002150    1.002150 v rst (in)
                                                         rst (net)
                      0.017161    0.000000    1.002150 v input1/A (sg13g2_buf_1)
     2    0.018697    0.066208    0.094704    1.096854 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.066273    0.001459    1.098313 v fanout78/A (sg13g2_buf_8)
     8    0.036605    0.029777    0.097493    1.195806 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030186    0.003012    1.198818 v _288_/A (sg13g2_inv_1)
     1    0.007252    0.038197    0.042074    1.240892 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.038210    0.000549    1.241441 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.241441   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017562    0.033145    0.015245    5.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    5.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    5.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    5.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066537    5.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000504    5.154319 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.904319   clock uncertainty
                                  0.000000    4.904319   clock reconvergence pessimism
                                 -0.125068    4.779251   library recovery time
                                              4.779251   data required time
---------------------------------------------------------------------------------------------
                                              4.779251   data required time
                                             -1.241441   data arrival time
---------------------------------------------------------------------------------------------
                                              3.537809   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002958    0.017161    0.002150    1.002150 v rst (in)
                                                         rst (net)
                      0.017161    0.000000    1.002150 v input1/A (sg13g2_buf_1)
     2    0.018697    0.066208    0.094704    1.096854 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.066273    0.001459    1.098313 v fanout78/A (sg13g2_buf_8)
     8    0.036605    0.029777    0.097493    1.195806 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030097    0.002635    1.198441 v _289_/A (sg13g2_inv_1)
     1    0.006744    0.036219    0.040552    1.238993 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.036229    0.000489    1.239482 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.239482   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017562    0.033145    0.015245    5.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    5.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    5.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    5.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066537    5.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000518    5.154333 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.904333   clock uncertainty
                                  0.000000    4.904333   clock reconvergence pessimism
                                 -0.124464    4.779869   library recovery time
                                              4.779869   data required time
---------------------------------------------------------------------------------------------
                                              4.779869   data required time
                                             -1.239482   data arrival time
---------------------------------------------------------------------------------------------
                                              3.540387   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002958    0.017161    0.002150    1.002150 v rst (in)
                                                         rst (net)
                      0.017161    0.000000    1.002150 v input1/A (sg13g2_buf_1)
     2    0.018697    0.066208    0.094704    1.096854 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.066273    0.001459    1.098313 v fanout78/A (sg13g2_buf_8)
     8    0.036605    0.029777    0.097493    1.195806 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030061    0.002471    1.198277 v _292_/A (sg13g2_inv_1)
     1    0.006632    0.035783    0.040202    1.238480 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.035794    0.000493    1.238973 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.238973   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017562    0.033145    0.015245    5.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    5.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    5.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    5.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    5.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023934    0.000737    5.154116 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.904116   clock uncertainty
                                  0.000000    4.904116   clock reconvergence pessimism
                                 -0.124313    4.779803   library recovery time
                                              4.779803   data required time
---------------------------------------------------------------------------------------------
                                              4.779803   data required time
                                             -1.238973   data arrival time
---------------------------------------------------------------------------------------------
                                              3.540830   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002958    0.017161    0.002150    1.002150 v rst (in)
                                                         rst (net)
                      0.017161    0.000000    1.002150 v input1/A (sg13g2_buf_1)
     2    0.018697    0.066208    0.094704    1.096854 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.066273    0.001459    1.098313 v fanout78/A (sg13g2_buf_8)
     8    0.036605    0.029777    0.097493    1.195806 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030116    0.002718    1.198524 v _286_/A (sg13g2_inv_1)
     1    0.006349    0.034711    0.039355    1.237879 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.034722    0.000486    1.238365 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              1.238365   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017562    0.033145    0.015245    5.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    5.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    5.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    5.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    5.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023933    0.000675    5.154055 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.904055   clock uncertainty
                                  0.000000    4.904055   clock reconvergence pessimism
                                 -0.123961    4.780094   library recovery time
                                              4.780094   data required time
---------------------------------------------------------------------------------------------
                                              4.780094   data required time
                                             -1.238365   data arrival time
---------------------------------------------------------------------------------------------
                                              3.541729   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002958    0.017161    0.002150    1.002150 v rst (in)
                                                         rst (net)
                      0.017161    0.000000    1.002150 v input1/A (sg13g2_buf_1)
     2    0.018697    0.066208    0.094704    1.096854 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.066273    0.001459    1.098313 v fanout78/A (sg13g2_buf_8)
     8    0.036605    0.029777    0.097493    1.195806 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030136    0.002804    1.198610 v _290_/A (sg13g2_inv_1)
     1    0.006072    0.033645    0.038638    1.237248 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.033648    0.000249    1.237497 ^ _299_/RESET_B (sg13g2_dfrbpq_2)
                                              1.237497   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017562    0.033145    0.015245    5.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    5.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    5.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    5.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066537    5.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000535    5.154350 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.904350   clock uncertainty
                                  0.000000    4.904350   clock reconvergence pessimism
                                 -0.123651    4.780699   library recovery time
                                              4.780699   data required time
---------------------------------------------------------------------------------------------
                                              4.780699   data required time
                                             -1.237497   data arrival time
---------------------------------------------------------------------------------------------
                                              3.543202   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002958    0.017161    0.002150    1.002150 v rst (in)
                                                         rst (net)
                      0.017161    0.000000    1.002150 v input1/A (sg13g2_buf_1)
     2    0.018697    0.066208    0.094704    1.096854 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.066273    0.001459    1.098313 v fanout78/A (sg13g2_buf_8)
     8    0.036605    0.029777    0.097493    1.195806 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.029914    0.001677    1.197483 v _291_/A (sg13g2_inv_1)
     1    0.006219    0.034172    0.038923    1.236406 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.034182    0.000457    1.236863 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              1.236863   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017562    0.033145    0.015245    5.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    5.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    5.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    5.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    5.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000508    5.153888 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.903888   clock uncertainty
                                  0.000000    4.903888   clock reconvergence pessimism
                                 -0.123822    4.780066   library recovery time
                                              4.780066   data required time
---------------------------------------------------------------------------------------------
                                              4.780066   data required time
                                             -1.236863   data arrival time
---------------------------------------------------------------------------------------------
                                              3.543202   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002958    0.017161    0.002150    1.002150 v rst (in)
                                                         rst (net)
                      0.017161    0.000000    1.002150 v input1/A (sg13g2_buf_1)
     2    0.018697    0.066208    0.094704    1.096854 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.066273    0.001459    1.098313 v fanout78/A (sg13g2_buf_8)
     8    0.036605    0.029777    0.097493    1.195806 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030147    0.002850    1.198656 v _287_/A (sg13g2_inv_1)
     1    0.005569    0.031729    0.037131    1.235787 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.031742    0.000225    1.236012 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              1.236012   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017562    0.033145    0.015245    5.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    5.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    5.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024746    0.000951    5.087279 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021030    0.023805    0.066537    5.153815 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023806    0.000520    5.154336 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.904336   clock uncertainty
                                  0.000000    4.904336   clock reconvergence pessimism
                                 -0.123095    4.781240   library recovery time
                                              4.781240   data required time
---------------------------------------------------------------------------------------------
                                              4.781240   data required time
                                             -1.236012   data arrival time
---------------------------------------------------------------------------------------------
                                              3.545228   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023934    0.000737    0.154116 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002779    0.019217    0.161181    0.315297 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.019217    0.000160    0.315457 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.011797    0.063296    0.396661    0.712118 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.063298    0.000426    0.712544 v fanout55/A (sg13g2_buf_8)
     8    0.041463    0.031255    0.097366    0.809910 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.032042    0.003722    0.813632 v _191_/B (sg13g2_xnor2_1)
     2    0.008760    0.069205    0.108991    0.922623 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.069238    0.000568    0.923191 v _193_/A2 (sg13g2_o21ai_1)
     2    0.013980    0.169897    0.170940    1.094131 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.169904    0.000874    1.095005 ^ _196_/A (sg13g2_xor2_1)
     1    0.002157    0.058978    0.139122    1.234126 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.058979    0.000078    1.234205 ^ _295_/D (sg13g2_dfrbpq_2)
                                              1.234205   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017562    0.033145    0.015245    5.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    5.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    5.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    5.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    5.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023933    0.000675    5.154055 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.904055   clock uncertainty
                                  0.000000    4.904055   clock reconvergence pessimism
                                 -0.124617    4.779438   library setup time
                                              4.779438   data required time
---------------------------------------------------------------------------------------------
                                              4.779438   data required time
                                             -1.234205   data arrival time
---------------------------------------------------------------------------------------------
                                              3.545233   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002958    0.017161    0.002150    1.002150 v rst (in)
                                                         rst (net)
                      0.017161    0.000000    1.002150 v input1/A (sg13g2_buf_1)
     2    0.018697    0.066208    0.094704    1.096854 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.066273    0.001459    1.098313 v fanout78/A (sg13g2_buf_8)
     8    0.036605    0.029777    0.097493    1.195806 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.029941    0.001841    1.197647 v _285_/A (sg13g2_inv_1)
     1    0.005623    0.031911    0.037138    1.234784 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.031921    0.000432    1.235216 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              1.235216   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017562    0.033145    0.015245    5.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    5.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    5.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    5.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    5.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023934    0.000721    5.154100 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.904100   clock uncertainty
                                  0.000000    4.904100   clock reconvergence pessimism
                                 -0.123132    4.780969   library recovery time
                                              4.780969   data required time
---------------------------------------------------------------------------------------------
                                              4.780969   data required time
                                             -1.235216   data arrival time
---------------------------------------------------------------------------------------------
                                              3.545753   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002958    0.017161    0.002150    1.002150 v rst (in)
                                                         rst (net)
                      0.017161    0.000000    1.002150 v input1/A (sg13g2_buf_1)
     2    0.018697    0.066208    0.094704    1.096854 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.066236    0.001268    1.098123 v _129_/A (sg13g2_inv_1)
     1    0.005925    0.039809    0.049483    1.147606 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.039810    0.000244    1.147850 ^ _293_/RESET_B (sg13g2_dfrbpq_2)
                                              1.147850   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017562    0.033145    0.015245    5.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    5.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    5.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    5.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    5.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000560    5.153939 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.903939   clock uncertainty
                                  0.000000    4.903939   clock reconvergence pessimism
                                 -0.125514    4.778425   library recovery time
                                              4.778425   data required time
---------------------------------------------------------------------------------------------
                                              4.778425   data required time
                                             -1.147850   data arrival time
---------------------------------------------------------------------------------------------
                                              3.630575   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017562    0.033145    0.015245    0.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    0.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    0.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    0.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    0.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000559    0.153939 ^ _293_/CLK (sg13g2_dfrbpq_2)
     1    0.002087    0.018820    0.170836    0.324775 v _293_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.018820    0.000078    0.324853 v hold3/A (sg13g2_dlygate4sd3_1)
     2    0.018591    0.087619    0.419116    0.743969 v hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.087641    0.001309    0.745279 v fanout77/A (sg13g2_buf_8)
     6    0.034597    0.029850    0.107075    0.852354 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.029854    0.000822    0.853176 v _128_/A (sg13g2_inv_2)
     5    0.031163    0.070876    0.064077    0.917253 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.070950    0.001928    0.919182 ^ _293_/D (sg13g2_dfrbpq_2)
                                              0.919182   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017562    0.033145    0.015245    5.015245 ^ clk (in)
                                                         clk (net)
                      0.033171    0.000000    5.015245 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022242    0.024735    0.071083    5.086328 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024735    0.000423    5.086751 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023927    0.066628    5.153379 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000560    5.153939 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.903939   clock uncertainty
                                  0.000000    4.903939   clock reconvergence pessimism
                                 -0.128446    4.775493   library setup time
                                              4.775493   data required time
---------------------------------------------------------------------------------------------
                                              4.775493   data required time
                                             -0.919182   data arrival time
---------------------------------------------------------------------------------------------
                                              3.856311   slack (MET)



