Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Nov  6 03:47:30 2020
| Host         : LAPTOP-L8IQMV2R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (23)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (23)
-------------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.095       -0.669                      8                  602        0.104        0.000                      0                  602        4.500        0.000                       0                   237  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.095       -0.669                      8                  602        0.104        0.000                      0                  602        4.500        0.000                       0                   237  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            8  Failing Endpoints,  Worst Slack       -0.095ns,  Total Violation       -0.669ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.095ns  (required time - arrival time)
  Source:                 tester/M_dff_b_q_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/M_stepctr_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.851ns  (logic 1.944ns (19.734%)  route 7.907ns (80.266%))
  Logic Levels:           12  (LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.560     5.144    tester/CLK
    SLICE_X57Y52         FDRE                                         r  tester/M_dff_b_q_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  tester/M_dff_b_q_reg[1]_replica/Q
                         net (fo=4, routed)           0.970     6.570    tester/M_tester_alu_b[1]_repN
    SLICE_X57Y54         LUT6 (Prop_lut6_I1_O)        0.124     6.694 r  tester/io_led_OBUF[11]_inst_i_34/O
                         net (fo=3, routed)           0.690     7.384    tester/io_led_OBUF[11]_inst_i_34_n_0
    SLICE_X54Y54         LUT4 (Prop_lut4_I0_O)        0.124     7.508 r  tester/io_led_OBUF[11]_inst_i_33/O
                         net (fo=5, routed)           0.627     8.135    tester/io_led_OBUF[11]_inst_i_33_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I1_O)        0.124     8.259 r  tester/io_led_OBUF[15]_inst_i_91/O
                         net (fo=3, routed)           0.598     8.857    tester/io_led_OBUF[15]_inst_i_91_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.981 r  tester/io_led_OBUF[13]_inst_i_34/O
                         net (fo=4, routed)           0.690     9.672    tester/io_led_OBUF[13]_inst_i_34_n_0
    SLICE_X54Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.796 r  tester/io_led_OBUF[13]_inst_i_27/O
                         net (fo=3, routed)           0.610    10.405    tester/io_led_OBUF[13]_inst_i_27_n_0
    SLICE_X53Y54         LUT6 (Prop_lut6_I0_O)        0.124    10.529 r  tester/io_led_OBUF[13]_inst_i_21/O
                         net (fo=4, routed)           0.780    11.309    tester/io_led_OBUF[13]_inst_i_21_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I1_O)        0.124    11.433 r  tester/io_led_OBUF[15]_inst_i_29/O
                         net (fo=3, routed)           0.615    12.048    tester/io_led_OBUF[15]_inst_i_29_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.172 r  tester/io_led_OBUF[15]_inst_i_18/O
                         net (fo=5, routed)           0.832    13.004    tester/io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X52Y55         LUT5 (Prop_lut5_I0_O)        0.124    13.128 r  tester/io_led_OBUF[15]_inst_i_7/O
                         net (fo=2, routed)           0.594    13.722    tester/io_led_OBUF[15]_inst_i_7_n_0
    SLICE_X50Y55         LUT6 (Prop_lut6_I1_O)        0.124    13.846 r  tester/io_led_OBUF[15]_inst_i_3/O
                         net (fo=2, routed)           0.173    14.019    tester/io_led_OBUF[15]_inst_i_3_n_0
    SLICE_X50Y55         LUT6 (Prop_lut6_I1_O)        0.124    14.143 f  tester/M_dff_run_q_i_3/O
                         net (fo=5, routed)           0.385    14.527    tester/tickctr/M_dff_run_q_reg_5
    SLICE_X51Y55         LUT6 (Prop_lut6_I4_O)        0.124    14.651 r  tester/tickctr/M_stepctr_q[7]_i_2_comp/O
                         net (fo=7, routed)           0.344    14.995    tester/M_stepctr_d
    SLICE_X50Y56         FDRE                                         r  tester/M_stepctr_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.442    14.846    tester/CLK
    SLICE_X50Y56         FDRE                                         r  tester/M_stepctr_q_reg[1]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X50Y56         FDRE (Setup_fdre_C_CE)      -0.169    14.900    tester/M_stepctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                         -14.995    
  -------------------------------------------------------------------
                         slack                                 -0.095    

Slack (VIOLATED) :        -0.095ns  (required time - arrival time)
  Source:                 tester/M_dff_b_q_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/M_stepctr_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.851ns  (logic 1.944ns (19.734%)  route 7.907ns (80.266%))
  Logic Levels:           12  (LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.560     5.144    tester/CLK
    SLICE_X57Y52         FDRE                                         r  tester/M_dff_b_q_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  tester/M_dff_b_q_reg[1]_replica/Q
                         net (fo=4, routed)           0.970     6.570    tester/M_tester_alu_b[1]_repN
    SLICE_X57Y54         LUT6 (Prop_lut6_I1_O)        0.124     6.694 r  tester/io_led_OBUF[11]_inst_i_34/O
                         net (fo=3, routed)           0.690     7.384    tester/io_led_OBUF[11]_inst_i_34_n_0
    SLICE_X54Y54         LUT4 (Prop_lut4_I0_O)        0.124     7.508 r  tester/io_led_OBUF[11]_inst_i_33/O
                         net (fo=5, routed)           0.627     8.135    tester/io_led_OBUF[11]_inst_i_33_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I1_O)        0.124     8.259 r  tester/io_led_OBUF[15]_inst_i_91/O
                         net (fo=3, routed)           0.598     8.857    tester/io_led_OBUF[15]_inst_i_91_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.981 r  tester/io_led_OBUF[13]_inst_i_34/O
                         net (fo=4, routed)           0.690     9.672    tester/io_led_OBUF[13]_inst_i_34_n_0
    SLICE_X54Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.796 r  tester/io_led_OBUF[13]_inst_i_27/O
                         net (fo=3, routed)           0.610    10.405    tester/io_led_OBUF[13]_inst_i_27_n_0
    SLICE_X53Y54         LUT6 (Prop_lut6_I0_O)        0.124    10.529 r  tester/io_led_OBUF[13]_inst_i_21/O
                         net (fo=4, routed)           0.780    11.309    tester/io_led_OBUF[13]_inst_i_21_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I1_O)        0.124    11.433 r  tester/io_led_OBUF[15]_inst_i_29/O
                         net (fo=3, routed)           0.615    12.048    tester/io_led_OBUF[15]_inst_i_29_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.172 r  tester/io_led_OBUF[15]_inst_i_18/O
                         net (fo=5, routed)           0.832    13.004    tester/io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X52Y55         LUT5 (Prop_lut5_I0_O)        0.124    13.128 r  tester/io_led_OBUF[15]_inst_i_7/O
                         net (fo=2, routed)           0.594    13.722    tester/io_led_OBUF[15]_inst_i_7_n_0
    SLICE_X50Y55         LUT6 (Prop_lut6_I1_O)        0.124    13.846 r  tester/io_led_OBUF[15]_inst_i_3/O
                         net (fo=2, routed)           0.173    14.019    tester/io_led_OBUF[15]_inst_i_3_n_0
    SLICE_X50Y55         LUT6 (Prop_lut6_I1_O)        0.124    14.143 f  tester/M_dff_run_q_i_3/O
                         net (fo=5, routed)           0.385    14.527    tester/tickctr/M_dff_run_q_reg_5
    SLICE_X51Y55         LUT6 (Prop_lut6_I4_O)        0.124    14.651 r  tester/tickctr/M_stepctr_q[7]_i_2_comp/O
                         net (fo=7, routed)           0.344    14.995    tester/M_stepctr_d
    SLICE_X50Y54         FDRE                                         r  tester/M_stepctr_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.442    14.846    tester/CLK
    SLICE_X50Y54         FDRE                                         r  tester/M_stepctr_q_reg[2]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X50Y54         FDRE (Setup_fdre_C_CE)      -0.169    14.900    tester/M_stepctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                         -14.995    
  -------------------------------------------------------------------
                         slack                                 -0.095    

Slack (VIOLATED) :        -0.095ns  (required time - arrival time)
  Source:                 tester/M_dff_b_q_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/M_stepctr_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.851ns  (logic 1.944ns (19.734%)  route 7.907ns (80.266%))
  Logic Levels:           12  (LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.560     5.144    tester/CLK
    SLICE_X57Y52         FDRE                                         r  tester/M_dff_b_q_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  tester/M_dff_b_q_reg[1]_replica/Q
                         net (fo=4, routed)           0.970     6.570    tester/M_tester_alu_b[1]_repN
    SLICE_X57Y54         LUT6 (Prop_lut6_I1_O)        0.124     6.694 r  tester/io_led_OBUF[11]_inst_i_34/O
                         net (fo=3, routed)           0.690     7.384    tester/io_led_OBUF[11]_inst_i_34_n_0
    SLICE_X54Y54         LUT4 (Prop_lut4_I0_O)        0.124     7.508 r  tester/io_led_OBUF[11]_inst_i_33/O
                         net (fo=5, routed)           0.627     8.135    tester/io_led_OBUF[11]_inst_i_33_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I1_O)        0.124     8.259 r  tester/io_led_OBUF[15]_inst_i_91/O
                         net (fo=3, routed)           0.598     8.857    tester/io_led_OBUF[15]_inst_i_91_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.981 r  tester/io_led_OBUF[13]_inst_i_34/O
                         net (fo=4, routed)           0.690     9.672    tester/io_led_OBUF[13]_inst_i_34_n_0
    SLICE_X54Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.796 r  tester/io_led_OBUF[13]_inst_i_27/O
                         net (fo=3, routed)           0.610    10.405    tester/io_led_OBUF[13]_inst_i_27_n_0
    SLICE_X53Y54         LUT6 (Prop_lut6_I0_O)        0.124    10.529 r  tester/io_led_OBUF[13]_inst_i_21/O
                         net (fo=4, routed)           0.780    11.309    tester/io_led_OBUF[13]_inst_i_21_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I1_O)        0.124    11.433 r  tester/io_led_OBUF[15]_inst_i_29/O
                         net (fo=3, routed)           0.615    12.048    tester/io_led_OBUF[15]_inst_i_29_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.172 r  tester/io_led_OBUF[15]_inst_i_18/O
                         net (fo=5, routed)           0.832    13.004    tester/io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X52Y55         LUT5 (Prop_lut5_I0_O)        0.124    13.128 r  tester/io_led_OBUF[15]_inst_i_7/O
                         net (fo=2, routed)           0.594    13.722    tester/io_led_OBUF[15]_inst_i_7_n_0
    SLICE_X50Y55         LUT6 (Prop_lut6_I1_O)        0.124    13.846 r  tester/io_led_OBUF[15]_inst_i_3/O
                         net (fo=2, routed)           0.173    14.019    tester/io_led_OBUF[15]_inst_i_3_n_0
    SLICE_X50Y55         LUT6 (Prop_lut6_I1_O)        0.124    14.143 f  tester/M_dff_run_q_i_3/O
                         net (fo=5, routed)           0.385    14.527    tester/tickctr/M_dff_run_q_reg_5
    SLICE_X51Y55         LUT6 (Prop_lut6_I4_O)        0.124    14.651 r  tester/tickctr/M_stepctr_q[7]_i_2_comp/O
                         net (fo=7, routed)           0.344    14.995    tester/M_stepctr_d
    SLICE_X50Y56         FDRE                                         r  tester/M_stepctr_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.442    14.846    tester/CLK
    SLICE_X50Y56         FDRE                                         r  tester/M_stepctr_q_reg[3]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X50Y56         FDRE (Setup_fdre_C_CE)      -0.169    14.900    tester/M_stepctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                         -14.995    
  -------------------------------------------------------------------
                         slack                                 -0.095    

Slack (VIOLATED) :        -0.095ns  (required time - arrival time)
  Source:                 tester/M_dff_b_q_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/M_stepctr_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.851ns  (logic 1.944ns (19.734%)  route 7.907ns (80.266%))
  Logic Levels:           12  (LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.560     5.144    tester/CLK
    SLICE_X57Y52         FDRE                                         r  tester/M_dff_b_q_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  tester/M_dff_b_q_reg[1]_replica/Q
                         net (fo=4, routed)           0.970     6.570    tester/M_tester_alu_b[1]_repN
    SLICE_X57Y54         LUT6 (Prop_lut6_I1_O)        0.124     6.694 r  tester/io_led_OBUF[11]_inst_i_34/O
                         net (fo=3, routed)           0.690     7.384    tester/io_led_OBUF[11]_inst_i_34_n_0
    SLICE_X54Y54         LUT4 (Prop_lut4_I0_O)        0.124     7.508 r  tester/io_led_OBUF[11]_inst_i_33/O
                         net (fo=5, routed)           0.627     8.135    tester/io_led_OBUF[11]_inst_i_33_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I1_O)        0.124     8.259 r  tester/io_led_OBUF[15]_inst_i_91/O
                         net (fo=3, routed)           0.598     8.857    tester/io_led_OBUF[15]_inst_i_91_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.981 r  tester/io_led_OBUF[13]_inst_i_34/O
                         net (fo=4, routed)           0.690     9.672    tester/io_led_OBUF[13]_inst_i_34_n_0
    SLICE_X54Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.796 r  tester/io_led_OBUF[13]_inst_i_27/O
                         net (fo=3, routed)           0.610    10.405    tester/io_led_OBUF[13]_inst_i_27_n_0
    SLICE_X53Y54         LUT6 (Prop_lut6_I0_O)        0.124    10.529 r  tester/io_led_OBUF[13]_inst_i_21/O
                         net (fo=4, routed)           0.780    11.309    tester/io_led_OBUF[13]_inst_i_21_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I1_O)        0.124    11.433 r  tester/io_led_OBUF[15]_inst_i_29/O
                         net (fo=3, routed)           0.615    12.048    tester/io_led_OBUF[15]_inst_i_29_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.172 r  tester/io_led_OBUF[15]_inst_i_18/O
                         net (fo=5, routed)           0.832    13.004    tester/io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X52Y55         LUT5 (Prop_lut5_I0_O)        0.124    13.128 r  tester/io_led_OBUF[15]_inst_i_7/O
                         net (fo=2, routed)           0.594    13.722    tester/io_led_OBUF[15]_inst_i_7_n_0
    SLICE_X50Y55         LUT6 (Prop_lut6_I1_O)        0.124    13.846 r  tester/io_led_OBUF[15]_inst_i_3/O
                         net (fo=2, routed)           0.173    14.019    tester/io_led_OBUF[15]_inst_i_3_n_0
    SLICE_X50Y55         LUT6 (Prop_lut6_I1_O)        0.124    14.143 f  tester/M_dff_run_q_i_3/O
                         net (fo=5, routed)           0.385    14.527    tester/tickctr/M_dff_run_q_reg_5
    SLICE_X51Y55         LUT6 (Prop_lut6_I4_O)        0.124    14.651 r  tester/tickctr/M_stepctr_q[7]_i_2_comp/O
                         net (fo=7, routed)           0.344    14.995    tester/M_stepctr_d
    SLICE_X50Y56         FDRE                                         r  tester/M_stepctr_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.442    14.846    tester/CLK
    SLICE_X50Y56         FDRE                                         r  tester/M_stepctr_q_reg[4]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X50Y56         FDRE (Setup_fdre_C_CE)      -0.169    14.900    tester/M_stepctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                         -14.995    
  -------------------------------------------------------------------
                         slack                                 -0.095    

Slack (VIOLATED) :        -0.095ns  (required time - arrival time)
  Source:                 tester/M_dff_b_q_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/M_stepctr_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.851ns  (logic 1.944ns (19.734%)  route 7.907ns (80.266%))
  Logic Levels:           12  (LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.560     5.144    tester/CLK
    SLICE_X57Y52         FDRE                                         r  tester/M_dff_b_q_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  tester/M_dff_b_q_reg[1]_replica/Q
                         net (fo=4, routed)           0.970     6.570    tester/M_tester_alu_b[1]_repN
    SLICE_X57Y54         LUT6 (Prop_lut6_I1_O)        0.124     6.694 r  tester/io_led_OBUF[11]_inst_i_34/O
                         net (fo=3, routed)           0.690     7.384    tester/io_led_OBUF[11]_inst_i_34_n_0
    SLICE_X54Y54         LUT4 (Prop_lut4_I0_O)        0.124     7.508 r  tester/io_led_OBUF[11]_inst_i_33/O
                         net (fo=5, routed)           0.627     8.135    tester/io_led_OBUF[11]_inst_i_33_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I1_O)        0.124     8.259 r  tester/io_led_OBUF[15]_inst_i_91/O
                         net (fo=3, routed)           0.598     8.857    tester/io_led_OBUF[15]_inst_i_91_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.981 r  tester/io_led_OBUF[13]_inst_i_34/O
                         net (fo=4, routed)           0.690     9.672    tester/io_led_OBUF[13]_inst_i_34_n_0
    SLICE_X54Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.796 r  tester/io_led_OBUF[13]_inst_i_27/O
                         net (fo=3, routed)           0.610    10.405    tester/io_led_OBUF[13]_inst_i_27_n_0
    SLICE_X53Y54         LUT6 (Prop_lut6_I0_O)        0.124    10.529 r  tester/io_led_OBUF[13]_inst_i_21/O
                         net (fo=4, routed)           0.780    11.309    tester/io_led_OBUF[13]_inst_i_21_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I1_O)        0.124    11.433 r  tester/io_led_OBUF[15]_inst_i_29/O
                         net (fo=3, routed)           0.615    12.048    tester/io_led_OBUF[15]_inst_i_29_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.172 r  tester/io_led_OBUF[15]_inst_i_18/O
                         net (fo=5, routed)           0.832    13.004    tester/io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X52Y55         LUT5 (Prop_lut5_I0_O)        0.124    13.128 r  tester/io_led_OBUF[15]_inst_i_7/O
                         net (fo=2, routed)           0.594    13.722    tester/io_led_OBUF[15]_inst_i_7_n_0
    SLICE_X50Y55         LUT6 (Prop_lut6_I1_O)        0.124    13.846 r  tester/io_led_OBUF[15]_inst_i_3/O
                         net (fo=2, routed)           0.173    14.019    tester/io_led_OBUF[15]_inst_i_3_n_0
    SLICE_X50Y55         LUT6 (Prop_lut6_I1_O)        0.124    14.143 f  tester/M_dff_run_q_i_3/O
                         net (fo=5, routed)           0.385    14.527    tester/tickctr/M_dff_run_q_reg_5
    SLICE_X51Y55         LUT6 (Prop_lut6_I4_O)        0.124    14.651 r  tester/tickctr/M_stepctr_q[7]_i_2_comp/O
                         net (fo=7, routed)           0.344    14.995    tester/M_stepctr_d
    SLICE_X50Y56         FDRE                                         r  tester/M_stepctr_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.442    14.846    tester/CLK
    SLICE_X50Y56         FDRE                                         r  tester/M_stepctr_q_reg[5]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X50Y56         FDRE (Setup_fdre_C_CE)      -0.169    14.900    tester/M_stepctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                         -14.995    
  -------------------------------------------------------------------
                         slack                                 -0.095    

Slack (VIOLATED) :        -0.095ns  (required time - arrival time)
  Source:                 tester/M_dff_b_q_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/M_stepctr_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.851ns  (logic 1.944ns (19.734%)  route 7.907ns (80.266%))
  Logic Levels:           12  (LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.560     5.144    tester/CLK
    SLICE_X57Y52         FDRE                                         r  tester/M_dff_b_q_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  tester/M_dff_b_q_reg[1]_replica/Q
                         net (fo=4, routed)           0.970     6.570    tester/M_tester_alu_b[1]_repN
    SLICE_X57Y54         LUT6 (Prop_lut6_I1_O)        0.124     6.694 r  tester/io_led_OBUF[11]_inst_i_34/O
                         net (fo=3, routed)           0.690     7.384    tester/io_led_OBUF[11]_inst_i_34_n_0
    SLICE_X54Y54         LUT4 (Prop_lut4_I0_O)        0.124     7.508 r  tester/io_led_OBUF[11]_inst_i_33/O
                         net (fo=5, routed)           0.627     8.135    tester/io_led_OBUF[11]_inst_i_33_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I1_O)        0.124     8.259 r  tester/io_led_OBUF[15]_inst_i_91/O
                         net (fo=3, routed)           0.598     8.857    tester/io_led_OBUF[15]_inst_i_91_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.981 r  tester/io_led_OBUF[13]_inst_i_34/O
                         net (fo=4, routed)           0.690     9.672    tester/io_led_OBUF[13]_inst_i_34_n_0
    SLICE_X54Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.796 r  tester/io_led_OBUF[13]_inst_i_27/O
                         net (fo=3, routed)           0.610    10.405    tester/io_led_OBUF[13]_inst_i_27_n_0
    SLICE_X53Y54         LUT6 (Prop_lut6_I0_O)        0.124    10.529 r  tester/io_led_OBUF[13]_inst_i_21/O
                         net (fo=4, routed)           0.780    11.309    tester/io_led_OBUF[13]_inst_i_21_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I1_O)        0.124    11.433 r  tester/io_led_OBUF[15]_inst_i_29/O
                         net (fo=3, routed)           0.615    12.048    tester/io_led_OBUF[15]_inst_i_29_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.172 r  tester/io_led_OBUF[15]_inst_i_18/O
                         net (fo=5, routed)           0.832    13.004    tester/io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X52Y55         LUT5 (Prop_lut5_I0_O)        0.124    13.128 r  tester/io_led_OBUF[15]_inst_i_7/O
                         net (fo=2, routed)           0.594    13.722    tester/io_led_OBUF[15]_inst_i_7_n_0
    SLICE_X50Y55         LUT6 (Prop_lut6_I1_O)        0.124    13.846 r  tester/io_led_OBUF[15]_inst_i_3/O
                         net (fo=2, routed)           0.173    14.019    tester/io_led_OBUF[15]_inst_i_3_n_0
    SLICE_X50Y55         LUT6 (Prop_lut6_I1_O)        0.124    14.143 f  tester/M_dff_run_q_i_3/O
                         net (fo=5, routed)           0.385    14.527    tester/tickctr/M_dff_run_q_reg_5
    SLICE_X51Y55         LUT6 (Prop_lut6_I4_O)        0.124    14.651 r  tester/tickctr/M_stepctr_q[7]_i_2_comp/O
                         net (fo=7, routed)           0.344    14.995    tester/M_stepctr_d
    SLICE_X50Y54         FDRE                                         r  tester/M_stepctr_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.442    14.846    tester/CLK
    SLICE_X50Y54         FDRE                                         r  tester/M_stepctr_q_reg[6]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X50Y54         FDRE (Setup_fdre_C_CE)      -0.169    14.900    tester/M_stepctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                         -14.995    
  -------------------------------------------------------------------
                         slack                                 -0.095    

Slack (VIOLATED) :        -0.095ns  (required time - arrival time)
  Source:                 tester/M_dff_b_q_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/M_stepctr_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.851ns  (logic 1.944ns (19.734%)  route 7.907ns (80.266%))
  Logic Levels:           12  (LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.560     5.144    tester/CLK
    SLICE_X57Y52         FDRE                                         r  tester/M_dff_b_q_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  tester/M_dff_b_q_reg[1]_replica/Q
                         net (fo=4, routed)           0.970     6.570    tester/M_tester_alu_b[1]_repN
    SLICE_X57Y54         LUT6 (Prop_lut6_I1_O)        0.124     6.694 r  tester/io_led_OBUF[11]_inst_i_34/O
                         net (fo=3, routed)           0.690     7.384    tester/io_led_OBUF[11]_inst_i_34_n_0
    SLICE_X54Y54         LUT4 (Prop_lut4_I0_O)        0.124     7.508 r  tester/io_led_OBUF[11]_inst_i_33/O
                         net (fo=5, routed)           0.627     8.135    tester/io_led_OBUF[11]_inst_i_33_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I1_O)        0.124     8.259 r  tester/io_led_OBUF[15]_inst_i_91/O
                         net (fo=3, routed)           0.598     8.857    tester/io_led_OBUF[15]_inst_i_91_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.981 r  tester/io_led_OBUF[13]_inst_i_34/O
                         net (fo=4, routed)           0.690     9.672    tester/io_led_OBUF[13]_inst_i_34_n_0
    SLICE_X54Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.796 r  tester/io_led_OBUF[13]_inst_i_27/O
                         net (fo=3, routed)           0.610    10.405    tester/io_led_OBUF[13]_inst_i_27_n_0
    SLICE_X53Y54         LUT6 (Prop_lut6_I0_O)        0.124    10.529 r  tester/io_led_OBUF[13]_inst_i_21/O
                         net (fo=4, routed)           0.780    11.309    tester/io_led_OBUF[13]_inst_i_21_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I1_O)        0.124    11.433 r  tester/io_led_OBUF[15]_inst_i_29/O
                         net (fo=3, routed)           0.615    12.048    tester/io_led_OBUF[15]_inst_i_29_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.172 r  tester/io_led_OBUF[15]_inst_i_18/O
                         net (fo=5, routed)           0.832    13.004    tester/io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X52Y55         LUT5 (Prop_lut5_I0_O)        0.124    13.128 r  tester/io_led_OBUF[15]_inst_i_7/O
                         net (fo=2, routed)           0.594    13.722    tester/io_led_OBUF[15]_inst_i_7_n_0
    SLICE_X50Y55         LUT6 (Prop_lut6_I1_O)        0.124    13.846 r  tester/io_led_OBUF[15]_inst_i_3/O
                         net (fo=2, routed)           0.173    14.019    tester/io_led_OBUF[15]_inst_i_3_n_0
    SLICE_X50Y55         LUT6 (Prop_lut6_I1_O)        0.124    14.143 f  tester/M_dff_run_q_i_3/O
                         net (fo=5, routed)           0.385    14.527    tester/tickctr/M_dff_run_q_reg_5
    SLICE_X51Y55         LUT6 (Prop_lut6_I4_O)        0.124    14.651 r  tester/tickctr/M_stepctr_q[7]_i_2_comp/O
                         net (fo=7, routed)           0.344    14.995    tester/M_stepctr_d
    SLICE_X50Y56         FDRE                                         r  tester/M_stepctr_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.442    14.846    tester/CLK
    SLICE_X50Y56         FDRE                                         r  tester/M_stepctr_q_reg[7]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X50Y56         FDRE (Setup_fdre_C_CE)      -0.169    14.900    tester/M_stepctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                         -14.995    
  -------------------------------------------------------------------
                         slack                                 -0.095    

Slack (VIOLATED) :        -0.001ns  (required time - arrival time)
  Source:                 tester/M_dff_b_q_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/M_state_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.956ns  (logic 2.068ns (20.772%)  route 7.888ns (79.228%))
  Logic Levels:           13  (LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.560     5.144    tester/CLK
    SLICE_X57Y52         FDRE                                         r  tester/M_dff_b_q_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  tester/M_dff_b_q_reg[1]_replica/Q
                         net (fo=4, routed)           0.970     6.570    tester/M_tester_alu_b[1]_repN
    SLICE_X57Y54         LUT6 (Prop_lut6_I1_O)        0.124     6.694 r  tester/io_led_OBUF[11]_inst_i_34/O
                         net (fo=3, routed)           0.690     7.384    tester/io_led_OBUF[11]_inst_i_34_n_0
    SLICE_X54Y54         LUT4 (Prop_lut4_I0_O)        0.124     7.508 r  tester/io_led_OBUF[11]_inst_i_33/O
                         net (fo=5, routed)           0.627     8.135    tester/io_led_OBUF[11]_inst_i_33_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I1_O)        0.124     8.259 r  tester/io_led_OBUF[15]_inst_i_91/O
                         net (fo=3, routed)           0.598     8.857    tester/io_led_OBUF[15]_inst_i_91_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.981 r  tester/io_led_OBUF[13]_inst_i_34/O
                         net (fo=4, routed)           0.690     9.672    tester/io_led_OBUF[13]_inst_i_34_n_0
    SLICE_X54Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.796 r  tester/io_led_OBUF[13]_inst_i_27/O
                         net (fo=3, routed)           0.610    10.405    tester/io_led_OBUF[13]_inst_i_27_n_0
    SLICE_X53Y54         LUT6 (Prop_lut6_I0_O)        0.124    10.529 r  tester/io_led_OBUF[13]_inst_i_21/O
                         net (fo=4, routed)           0.780    11.309    tester/io_led_OBUF[13]_inst_i_21_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I1_O)        0.124    11.433 r  tester/io_led_OBUF[15]_inst_i_29/O
                         net (fo=3, routed)           0.615    12.048    tester/io_led_OBUF[15]_inst_i_29_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.172 r  tester/io_led_OBUF[15]_inst_i_18/O
                         net (fo=5, routed)           0.832    13.004    tester/io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X52Y55         LUT5 (Prop_lut5_I0_O)        0.124    13.128 r  tester/io_led_OBUF[15]_inst_i_7/O
                         net (fo=2, routed)           0.594    13.722    tester/io_led_OBUF[15]_inst_i_7_n_0
    SLICE_X50Y55         LUT6 (Prop_lut6_I1_O)        0.124    13.846 r  tester/io_led_OBUF[15]_inst_i_3/O
                         net (fo=2, routed)           0.173    14.019    tester/io_led_OBUF[15]_inst_i_3_n_0
    SLICE_X50Y55         LUT6 (Prop_lut6_I1_O)        0.124    14.143 f  tester/M_dff_run_q_i_3/O
                         net (fo=5, routed)           0.362    14.504    tester/ttbl/M_state_q_reg[2]_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.124    14.628 r  tester/ttbl/M_state_q[2]_i_3/O
                         net (fo=1, routed)           0.348    14.976    tester/tickctr/M_state_q_reg[2]_2
    SLICE_X48Y54         LUT5 (Prop_lut5_I2_O)        0.124    15.100 r  tester/tickctr/M_state_q[2]_i_1/O
                         net (fo=1, routed)           0.000    15.100    tester/tickctr_n_9
    SLICE_X48Y54         FDRE                                         r  tester/M_state_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.441    14.845    tester/CLK
    SLICE_X48Y54         FDRE                                         r  tester/M_state_q_reg[2]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X48Y54         FDRE (Setup_fdre_C_D)        0.031    15.099    tester/M_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -15.100    
  -------------------------------------------------------------------
                         slack                                 -0.001    

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 tester/M_dff_b_q_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/M_dff_a_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.741ns  (logic 1.944ns (19.958%)  route 7.797ns (80.042%))
  Logic Levels:           12  (LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.560     5.144    tester/CLK
    SLICE_X57Y52         FDRE                                         r  tester/M_dff_b_q_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  tester/M_dff_b_q_reg[1]_replica/Q
                         net (fo=4, routed)           0.970     6.570    tester/M_tester_alu_b[1]_repN
    SLICE_X57Y54         LUT6 (Prop_lut6_I1_O)        0.124     6.694 r  tester/io_led_OBUF[11]_inst_i_34/O
                         net (fo=3, routed)           0.690     7.384    tester/io_led_OBUF[11]_inst_i_34_n_0
    SLICE_X54Y54         LUT4 (Prop_lut4_I0_O)        0.124     7.508 r  tester/io_led_OBUF[11]_inst_i_33/O
                         net (fo=5, routed)           0.627     8.135    tester/io_led_OBUF[11]_inst_i_33_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I1_O)        0.124     8.259 r  tester/io_led_OBUF[15]_inst_i_91/O
                         net (fo=3, routed)           0.598     8.857    tester/io_led_OBUF[15]_inst_i_91_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.981 r  tester/io_led_OBUF[13]_inst_i_34/O
                         net (fo=4, routed)           0.690     9.672    tester/io_led_OBUF[13]_inst_i_34_n_0
    SLICE_X54Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.796 r  tester/io_led_OBUF[13]_inst_i_27/O
                         net (fo=3, routed)           0.610    10.405    tester/io_led_OBUF[13]_inst_i_27_n_0
    SLICE_X53Y54         LUT6 (Prop_lut6_I0_O)        0.124    10.529 r  tester/io_led_OBUF[13]_inst_i_21/O
                         net (fo=4, routed)           0.780    11.309    tester/io_led_OBUF[13]_inst_i_21_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I1_O)        0.124    11.433 r  tester/io_led_OBUF[15]_inst_i_29/O
                         net (fo=3, routed)           0.615    12.048    tester/io_led_OBUF[15]_inst_i_29_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.172 r  tester/io_led_OBUF[15]_inst_i_18/O
                         net (fo=5, routed)           0.832    13.004    tester/io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X52Y55         LUT5 (Prop_lut5_I0_O)        0.124    13.128 r  tester/io_led_OBUF[15]_inst_i_7/O
                         net (fo=2, routed)           0.727    13.855    tester/io_led_OBUF[15]_inst_i_7_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.979 r  tester/io_led_OBUF[14]_inst_i_5/O
                         net (fo=1, routed)           0.480    14.459    tester/io_led_OBUF[14]_inst_i_5_n_0
    SLICE_X53Y60         LUT5 (Prop_lut5_I4_O)        0.124    14.583 r  tester/io_led_OBUF[14]_inst_i_2/O
                         net (fo=3, routed)           0.178    14.761    tester/ttbl/M_dff_a_q_reg[14]_0
    SLICE_X53Y60         LUT5 (Prop_lut5_I4_O)        0.124    14.885 r  tester/ttbl/M_dff_a_q[14]_i_1/O
                         net (fo=1, routed)           0.000    14.885    tester/M_dff_a_d[14]
    SLICE_X53Y60         FDRE                                         r  tester/M_dff_a_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.440    14.844    tester/CLK
    SLICE_X53Y60         FDRE                                         r  tester/M_dff_a_q_reg[14]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X53Y60         FDRE (Setup_fdre_C_D)        0.029    15.096    tester/M_dff_a_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -14.885    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 tester/M_dff_b_q_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/M_dff_run_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.720ns  (logic 1.944ns (20.001%)  route 7.776ns (79.999%))
  Logic Levels:           12  (LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.560     5.144    tester/CLK
    SLICE_X57Y52         FDRE                                         r  tester/M_dff_b_q_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  tester/M_dff_b_q_reg[1]_replica/Q
                         net (fo=4, routed)           0.970     6.570    tester/M_tester_alu_b[1]_repN
    SLICE_X57Y54         LUT6 (Prop_lut6_I1_O)        0.124     6.694 r  tester/io_led_OBUF[11]_inst_i_34/O
                         net (fo=3, routed)           0.690     7.384    tester/io_led_OBUF[11]_inst_i_34_n_0
    SLICE_X54Y54         LUT4 (Prop_lut4_I0_O)        0.124     7.508 r  tester/io_led_OBUF[11]_inst_i_33/O
                         net (fo=5, routed)           0.627     8.135    tester/io_led_OBUF[11]_inst_i_33_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I1_O)        0.124     8.259 r  tester/io_led_OBUF[15]_inst_i_91/O
                         net (fo=3, routed)           0.598     8.857    tester/io_led_OBUF[15]_inst_i_91_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.981 r  tester/io_led_OBUF[13]_inst_i_34/O
                         net (fo=4, routed)           0.690     9.672    tester/io_led_OBUF[13]_inst_i_34_n_0
    SLICE_X54Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.796 r  tester/io_led_OBUF[13]_inst_i_27/O
                         net (fo=3, routed)           0.610    10.405    tester/io_led_OBUF[13]_inst_i_27_n_0
    SLICE_X53Y54         LUT6 (Prop_lut6_I0_O)        0.124    10.529 r  tester/io_led_OBUF[13]_inst_i_21/O
                         net (fo=4, routed)           0.780    11.309    tester/io_led_OBUF[13]_inst_i_21_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I1_O)        0.124    11.433 r  tester/io_led_OBUF[15]_inst_i_29/O
                         net (fo=3, routed)           0.615    12.048    tester/io_led_OBUF[15]_inst_i_29_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.172 r  tester/io_led_OBUF[15]_inst_i_18/O
                         net (fo=5, routed)           0.832    13.004    tester/io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X52Y55         LUT5 (Prop_lut5_I0_O)        0.124    13.128 r  tester/io_led_OBUF[15]_inst_i_7/O
                         net (fo=2, routed)           0.594    13.722    tester/io_led_OBUF[15]_inst_i_7_n_0
    SLICE_X50Y55         LUT6 (Prop_lut6_I1_O)        0.124    13.846 f  tester/io_led_OBUF[15]_inst_i_3/O
                         net (fo=2, routed)           0.173    14.019    tester/io_led_OBUF[15]_inst_i_3_n_0
    SLICE_X50Y55         LUT6 (Prop_lut6_I1_O)        0.124    14.143 r  tester/M_dff_run_q_i_3/O
                         net (fo=5, routed)           0.597    14.740    tester/tickctr/M_dff_run_q_reg_5
    SLICE_X49Y56         LUT6 (Prop_lut6_I2_O)        0.124    14.864 r  tester/tickctr/M_dff_run_q_i_1/O
                         net (fo=1, routed)           0.000    14.864    tester/tickctr_n_6
    SLICE_X49Y56         FDRE                                         r  tester/M_dff_run_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.441    14.845    tester/CLK
    SLICE_X49Y56         FDRE                                         r  tester/M_dff_run_q_reg/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X49Y56         FDRE (Setup_fdre_C_D)        0.029    15.097    tester/M_dff_run_q_reg
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -14.864    
  -------------------------------------------------------------------
                         slack                                  0.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 button_gen_0[2].button/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_gen_0[2].button/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.569     1.513    button_gen_0[2].button/CLK
    SLICE_X57Y49         FDRE                                         r  button_gen_0[2].button/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  button_gen_0[2].button/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     1.774    button_gen_0[2].button/M_ctr_q_reg[11]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  button_gen_0[2].button/M_ctr_q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.935    button_gen_0[2].button/M_ctr_q_reg[8]_i_1__2_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.989 r  button_gen_0[2].button/M_ctr_q_reg[12]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.989    button_gen_0[2].button/M_ctr_q_reg[12]_i_1__2_n_7
    SLICE_X57Y50         FDRE                                         r  button_gen_0[2].button/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.835     2.025    button_gen_0[2].button/CLK
    SLICE_X57Y50         FDRE                                         r  button_gen_0[2].button/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    button_gen_0[2].button/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 button_gen_0[2].button/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_gen_0[2].button/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.569     1.513    button_gen_0[2].button/CLK
    SLICE_X57Y49         FDRE                                         r  button_gen_0[2].button/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  button_gen_0[2].button/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     1.774    button_gen_0[2].button/M_ctr_q_reg[11]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  button_gen_0[2].button/M_ctr_q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.935    button_gen_0[2].button/M_ctr_q_reg[8]_i_1__2_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.000 r  button_gen_0[2].button/M_ctr_q_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     2.000    button_gen_0[2].button/M_ctr_q_reg[12]_i_1__2_n_5
    SLICE_X57Y50         FDRE                                         r  button_gen_0[2].button/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.835     2.025    button_gen_0[2].button/CLK
    SLICE_X57Y50         FDRE                                         r  button_gen_0[2].button/M_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    button_gen_0[2].button/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 button_gen_0[2].button/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_gen_0[2].button/M_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.569     1.513    button_gen_0[2].button/CLK
    SLICE_X57Y49         FDRE                                         r  button_gen_0[2].button/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  button_gen_0[2].button/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     1.774    button_gen_0[2].button/M_ctr_q_reg[11]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  button_gen_0[2].button/M_ctr_q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.935    button_gen_0[2].button/M_ctr_q_reg[8]_i_1__2_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.025 r  button_gen_0[2].button/M_ctr_q_reg[12]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     2.025    button_gen_0[2].button/M_ctr_q_reg[12]_i_1__2_n_6
    SLICE_X57Y50         FDRE                                         r  button_gen_0[2].button/M_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.835     2.025    button_gen_0[2].button/CLK
    SLICE_X57Y50         FDRE                                         r  button_gen_0[2].button/M_ctr_q_reg[13]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    button_gen_0[2].button/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 button_gen_0[2].button/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_gen_0[2].button/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.569     1.513    button_gen_0[2].button/CLK
    SLICE_X57Y49         FDRE                                         r  button_gen_0[2].button/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  button_gen_0[2].button/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     1.774    button_gen_0[2].button/M_ctr_q_reg[11]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  button_gen_0[2].button/M_ctr_q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.935    button_gen_0[2].button/M_ctr_q_reg[8]_i_1__2_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.025 r  button_gen_0[2].button/M_ctr_q_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     2.025    button_gen_0[2].button/M_ctr_q_reg[12]_i_1__2_n_4
    SLICE_X57Y50         FDRE                                         r  button_gen_0[2].button/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.835     2.025    button_gen_0[2].button/CLK
    SLICE_X57Y50         FDRE                                         r  button_gen_0[2].button/M_ctr_q_reg[15]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    button_gen_0[2].button/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 button_gen_0[2].button/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_gen_0[2].button/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.569     1.513    button_gen_0[2].button/CLK
    SLICE_X57Y49         FDRE                                         r  button_gen_0[2].button/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  button_gen_0[2].button/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     1.774    button_gen_0[2].button/M_ctr_q_reg[11]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  button_gen_0[2].button/M_ctr_q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.935    button_gen_0[2].button/M_ctr_q_reg[8]_i_1__2_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.974 r  button_gen_0[2].button/M_ctr_q_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.974    button_gen_0[2].button/M_ctr_q_reg[12]_i_1__2_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.028 r  button_gen_0[2].button/M_ctr_q_reg[16]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     2.028    button_gen_0[2].button/M_ctr_q_reg[16]_i_1__2_n_7
    SLICE_X57Y51         FDRE                                         r  button_gen_0[2].button/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.835     2.025    button_gen_0[2].button/CLK
    SLICE_X57Y51         FDRE                                         r  button_gen_0[2].button/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y51         FDRE (Hold_fdre_C_D)         0.105     1.885    button_gen_0[2].button/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 button_gen_0[2].button/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_gen_0[2].button/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.569     1.513    button_gen_0[2].button/CLK
    SLICE_X57Y49         FDRE                                         r  button_gen_0[2].button/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  button_gen_0[2].button/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     1.774    button_gen_0[2].button/M_ctr_q_reg[11]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  button_gen_0[2].button/M_ctr_q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.935    button_gen_0[2].button/M_ctr_q_reg[8]_i_1__2_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.974 r  button_gen_0[2].button/M_ctr_q_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.974    button_gen_0[2].button/M_ctr_q_reg[12]_i_1__2_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.039 r  button_gen_0[2].button/M_ctr_q_reg[16]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     2.039    button_gen_0[2].button/M_ctr_q_reg[16]_i_1__2_n_5
    SLICE_X57Y51         FDRE                                         r  button_gen_0[2].button/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.835     2.025    button_gen_0[2].button/CLK
    SLICE_X57Y51         FDRE                                         r  button_gen_0[2].button/M_ctr_q_reg[18]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y51         FDRE (Hold_fdre_C_D)         0.105     1.885    button_gen_0[2].button/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 button_gen_0[2].button/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_edge_gen_0[2].button_edge/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (36.980%)  route 0.317ns (63.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.569     1.513    button_gen_0[2].button/CLK
    SLICE_X57Y49         FDRE                                         r  button_gen_0[2].button/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  button_gen_0[2].button/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.188     1.841    button_gen_0[2].button/M_ctr_q_reg[11]
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.045     1.886 r  button_gen_0[2].button/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.129     2.016    button_edge_gen_0[2].button_edge/M_button_out[0]
    SLICE_X54Y50         FDRE                                         r  button_edge_gen_0[2].button_edge/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.835     2.025    button_edge_gen_0[2].button_edge/CLK
    SLICE_X54Y50         FDRE                                         r  button_edge_gen_0[2].button_edge/M_last_q_reg/C
                         clock pessimism             -0.246     1.780    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.059     1.839    button_edge_gen_0[2].button_edge/M_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 button_gen_0[2].button/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_gen_0[2].button/M_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.569     1.513    button_gen_0[2].button/CLK
    SLICE_X57Y49         FDRE                                         r  button_gen_0[2].button/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  button_gen_0[2].button/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     1.774    button_gen_0[2].button/M_ctr_q_reg[11]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  button_gen_0[2].button/M_ctr_q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.935    button_gen_0[2].button/M_ctr_q_reg[8]_i_1__2_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.974 r  button_gen_0[2].button/M_ctr_q_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.974    button_gen_0[2].button/M_ctr_q_reg[12]_i_1__2_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.064 r  button_gen_0[2].button/M_ctr_q_reg[16]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     2.064    button_gen_0[2].button/M_ctr_q_reg[16]_i_1__2_n_6
    SLICE_X57Y51         FDRE                                         r  button_gen_0[2].button/M_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.835     2.025    button_gen_0[2].button/CLK
    SLICE_X57Y51         FDRE                                         r  button_gen_0[2].button/M_ctr_q_reg[17]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y51         FDRE (Hold_fdre_C_D)         0.105     1.885    button_gen_0[2].button/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 button_gen_0[2].button/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_gen_0[2].button/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.569     1.513    button_gen_0[2].button/CLK
    SLICE_X57Y49         FDRE                                         r  button_gen_0[2].button/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  button_gen_0[2].button/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     1.774    button_gen_0[2].button/M_ctr_q_reg[11]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  button_gen_0[2].button/M_ctr_q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.935    button_gen_0[2].button/M_ctr_q_reg[8]_i_1__2_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.974 r  button_gen_0[2].button/M_ctr_q_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.974    button_gen_0[2].button/M_ctr_q_reg[12]_i_1__2_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.064 r  button_gen_0[2].button/M_ctr_q_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     2.064    button_gen_0[2].button/M_ctr_q_reg[16]_i_1__2_n_4
    SLICE_X57Y51         FDRE                                         r  button_gen_0[2].button/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.835     2.025    button_gen_0[2].button/CLK
    SLICE_X57Y51         FDRE                                         r  button_gen_0[2].button/M_ctr_q_reg[19]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y51         FDRE (Hold_fdre_C_D)         0.105     1.885    button_gen_0[2].button/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 tester/disp/disp7seg/ctr/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/disp/disp7seg/ctr/M_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.231ns (42.375%)  route 0.314ns (57.625%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.565     1.509    tester/disp/disp7seg/ctr/CLK
    SLICE_X48Y52         FDRE                                         r  tester/disp/disp7seg/ctr/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.141     1.650 f  tester/disp/disp7seg/ctr/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.193     1.842    tester/disp/disp7seg/ctr/M_ctr_q[14]
    SLICE_X48Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.887 f  tester/disp/disp7seg/ctr/M_ctr_q[17]_i_2/O
                         net (fo=17, routed)          0.122     2.009    tester/disp/disp7seg/ctr/M_ctr_q[17]_i_2_n_0
    SLICE_X48Y49         LUT2 (Prop_lut2_I1_O)        0.045     2.054 r  tester/disp/disp7seg/ctr/M_ctr_q[1]_i_1/O
                         net (fo=1, routed)           0.000     2.054    tester/disp/disp7seg/ctr/M_ctr_d[1]
    SLICE_X48Y49         FDRE                                         r  tester/disp/disp7seg/ctr/M_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.837     2.027    tester/disp/disp7seg/ctr/CLK
    SLICE_X48Y49         FDRE                                         r  tester/disp/disp7seg/ctr/M_ctr_q_reg[1]/C
                         clock pessimism             -0.246     1.781    
    SLICE_X48Y49         FDRE (Hold_fdre_C_D)         0.092     1.873    tester/disp/disp7seg/ctr/M_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y70   button_gen_0[0].button/M_ctr_q_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y70   button_gen_0[0].button/M_ctr_q_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y66   button_gen_0[0].button/M_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y66   button_gen_0[0].button/M_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y66   button_gen_0[0].button/M_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y67   button_gen_0[0].button/M_ctr_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y67   button_gen_0[0].button/M_ctr_q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y67   button_gen_0[0].button/M_ctr_q_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y67   button_gen_0[0].button/M_ctr_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y64   button_gen_0[3].button/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y59   tester/M_dispSel_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y57   tester/M_dispSel_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y59   tester/M_dispSel_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y58   tester/M_ledSel_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y60   tester/tickctr/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y64   button_gen_0[3].button/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y57   tester/M_state_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y60   tester/tickctr/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y60   tester/tickctr/M_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y70   button_gen_0[0].button/M_ctr_q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y70   button_gen_0[0].button/M_ctr_q_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y64   button_gen_0[3].button/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y65   button_gen_0[4].button/sync/M_pipe_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y65   button_gen_0[4].button/sync/M_pipe_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y61   tester/M_dff_b_q_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y59   tester/M_dff_testfn_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y59   tester/M_dff_testfn_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y59   tester/M_dff_testfn_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y59   tester/M_dff_testfn_q_reg[3]/C



