

================================================================
== Vitis HLS Report for 'td_fused_axi_in_top'
================================================================
* Date:           Tue Apr 20 20:38:17 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        td_fused_axi_in_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  1.779 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   150531|   150531|  0.452 ms|  0.452 ms|  150532|  150532|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3  |   150528|   150528|         2|          1|          1|  150528|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     241|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       0|       0|   13|
|Multiplexer      |        -|     -|       -|     103|    -|
|Register         |        -|     -|     118|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     118|     344|   13|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    4|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +---------+-------+---------+---+----+-----+-------+-----+------+-------------+
    |  Memory | Module| BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------+-------+---------+---+----+-----+-------+-----+------+-------------+
    |fmaps_U  |fmaps  |        0|  0|   0|   13|  50176|   16|     1|       802816|
    +---------+-------+---------+---+----+-----+-------+-----+------+-------------+
    |Total    |       |        0|  0|   0|   13|  50176|   16|     1|       802816|
    +---------+-------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln17_fu_193_p2          |         +|   0|  0|  25|          18|           1|
    |add_ln18_1_fu_341_p2        |         +|   0|  0|  17|          10|           1|
    |add_ln20_fu_335_p2          |         +|   0|  0|   9|           2|           1|
    |add_ln27_fu_382_p2          |         +|   0|  0|  16|          16|          16|
    |c_2_fu_257_p2               |         +|   0|  0|  15|           8|           1|
    |r_2_fu_211_p2               |         +|   0|  0|  15|           8|           1|
    |sub_ln27_fu_373_p2          |         -|   0|  0|  16|          16|          16|
    |and_ln22_fu_251_p2          |       and|   0|  0|   2|           1|           1|
    |empty_7_nbread_fu_102_p5_0  |       and|   0|  0|   2|           1|           0|
    |icmp_ln17_fu_199_p2         |      icmp|   0|  0|  13|          18|          18|
    |icmp_ln18_fu_217_p2         |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln20_fu_245_p2         |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln24_fu_305_p2         |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln25_fu_319_p2         |      icmp|   0|  0|   8|           2|           3|
    |or_ln22_fu_263_p2           |        or|   0|  0|   2|           1|           1|
    |p_2_3_fu_311_p3             |    select|   0|  0|  16|           1|          16|
    |select_ln18_fu_347_p3       |    select|   0|  0|  10|           1|           1|
    |select_ln22_1_fu_231_p3     |    select|   0|  0|   8|           1|           8|
    |select_ln22_2_fu_269_p3     |    select|   0|  0|   2|           1|           1|
    |select_ln22_3_fu_277_p3     |    select|   0|  0|   8|           1|           8|
    |select_ln22_fu_223_p3       |    select|   0|  0|   8|           1|           1|
    |tmp_data_fu_297_p3          |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0               |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1     |       xor|   0|  0|   2|           2|           1|
    |xor_ln22_fu_239_p2          |       xor|   0|  0|   2|           1|           2|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 241|         126|         129|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  26|          5|    1|          5|
    |ap_enable_reg_pp0_iter1     |  14|          3|    1|          3|
    |ap_phi_mux_c_phi_fu_175_p4  |   9|          2|    8|         16|
    |ap_phi_mux_r_phi_fu_153_p4  |   9|          2|    8|         16|
    |c_reg_171                   |   9|          2|    8|         16|
    |ch_reg_182                  |   9|          2|    2|          4|
    |indvar_flatten22_reg_138    |   9|          2|   18|         36|
    |indvar_flatten_reg_160      |   9|          2|   10|         20|
    |r_reg_149                   |   9|          2|    8|         16|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 103|         22|   64|        132|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |c_reg_171                 |   8|   0|    8|          0|
    |ch_reg_182                |   2|   0|    2|          0|
    |icmp_ln17_reg_423         |   1|   0|    1|          0|
    |icmp_ln25_reg_445         |   1|   0|    1|          0|
    |indvar_flatten22_reg_138  |  18|   0|   18|          0|
    |indvar_flatten_reg_160    |  10|   0|   10|          0|
    |p_2_3_reg_440             |  16|   0|   16|          0|
    |p_2_fu_94                 |  16|   0|   16|          0|
    |r_reg_149                 |   8|   0|    8|          0|
    |select_ln22_1_reg_427     |   8|   0|    8|          0|
    |select_ln22_3_reg_434     |   8|   0|    8|          0|
    |tmp_data_1_fu_90          |  16|   0|   16|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 118|   0|  118|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------+-----+-----+------------+---------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  td_fused_axi_in_top|  return value|
|ap_rst_n          |   in|    1|  ap_ctrl_hs|  td_fused_axi_in_top|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  td_fused_axi_in_top|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  td_fused_axi_in_top|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  td_fused_axi_in_top|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  td_fused_axi_in_top|  return value|
|ap_return         |  out|   16|  ap_ctrl_hs|  td_fused_axi_in_top|  return value|
|stream_in_TDATA   |   in|   16|        axis|   stream_in_V_data_V|       pointer|
|stream_in_TVALID  |   in|    1|        axis|   stream_in_V_last_V|       pointer|
|stream_in_TREADY  |  out|    1|        axis|   stream_in_V_last_V|       pointer|
|stream_in_TLAST   |   in|    1|        axis|   stream_in_V_last_V|       pointer|
|stream_in_TKEEP   |   in|    2|        axis|   stream_in_V_keep_V|       pointer|
|stream_in_TSTRB   |   in|    2|        axis|   stream_in_V_strb_V|       pointer|
+------------------+-----+-----+------------+---------------------+--------------+

