<!doctype html>
<html lang="en">
<head>
  <meta charset="utf-8">
  <title>Nithin Duvvuru | Home</title>
  <meta name="viewport" content="width=device-width, initial-scale=1">
  <link rel="stylesheet" href="assets/css/style.css">
  <script defer src="assets/js/nav.js"></script>
</head>
<body>
<nav>
  <div class="container">
    <strong>Nithin Duvvuru</strong>
    <ul class="nav-links">
      <li><a href="index.html">About</a></li>
      <li><a href="projects.html">Projects</a></li>
      <li><a href="experience.html">Experience</a></li>
      <li><a href="contact.html">Contact</a></li>
    </ul>
  </div>
</nav>

<section class="hero">
  <div>
    <h1>Silicon, Systems & Side-Channels</h1>
    <p class="subtitle">Digital Design Engineer crafting energy-efficient silicon.</p>
    <a href="projects.html" class="btn">See My Work →</a>
  </div>
</section>

<section id="about" class="container">
  <h2>About Me</h2>
  <p>
    I’m a senior Computer Engineering student at UC Santa Cruz and part-time Digital Design Engineer at WaveWorks Technologies.
    I just finished the full Verilog RTL for a <strong>low-power Wi-Fi backscatter chip</strong> (802.11b MAC/PHY) that is now taping out in 22 nm.
    My research explores thermal side-channels on cloud FPGAs and data-remanence mitigation.
  </p>
  <div style="margin-top:1.5rem">
    <span class="pill">SystemVerilog</span>
    <span class="pill">ASIC</span>
    <span class="pill">FPGA</span>
    <span class="pill">VLSI</span>
    <span class="pill">RTL Verification</span>
    <span class="pill">Low-Power Design</span>
  </div>
</section>

<footer>© 2025 Nithin Duvvuru</footer>
</body>
</html>
