m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/
vbasicGates
Z0 !s110 1725251008
!i10b 1
!s100 _n<Fe;@iOM;6d>ZY=W^4Z2
IoRDR8>1?]8j08XdgzcKi21
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/behavioral
Z3 w1724906912
Z4 8C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/behavioral/basicgates.v
Z5 FC:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/behavioral/basicgates.v
L0 1
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1725251008.000000
Z8 !s107 C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/behavioral/basicgates.v|
Z9 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/behavioral/basicgates.v|
!i113 1
Z10 o-work work
Z11 tCvgOpt 0
nbasic@gates
vbasicGates_tb
R0
!i10b 1
!s100 HSKZoj]4n`_A=O@K=LHfG2
IFg?nKjVKLd865[gb^gL8Y1
R1
R2
R3
R4
R5
L0 17
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
nbasic@gates_tb
vfullAdder
R0
!i10b 1
!s100 al3e>^LW[gJ37UK_NNoMl1
I_6X:RT2[z[cB2IjDJZDIO1
R1
R2
Z12 w1724908223
Z13 8C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/behavioral/fulladder.v
Z14 FC:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/behavioral/fulladder.v
L0 1
R6
r1
!s85 0
31
R7
Z15 !s107 C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/behavioral/fulladder.v|
Z16 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/behavioral/fulladder.v|
!i113 1
R10
R11
nfull@adder
vfullAdder_tb
R0
!i10b 1
!s100 GaC1HdXiR=5z2A41H4O;93
I4;V4l`kn]1Q5GL4JEa8WR1
R1
R2
R12
R13
R14
Z17 L0 11
R6
r1
!s85 0
31
R7
R15
R16
!i113 1
R10
R11
nfull@adder_tb
vfullsubstractor
R0
!i10b 1
!s100 YPJgHD7<de75dQ_hDo1>g0
IT:dfJKm;MR[;:6TNW?4F>1
R1
R2
Z18 w1724908366
Z19 8C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/behavioral/fullsubstractor.v
Z20 FC:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/behavioral/fullsubstractor.v
L0 10
R6
r1
!s85 0
31
R7
Z21 !s107 C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/behavioral/fullsubstractor.v|
Z22 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/behavioral/fullsubstractor.v|
!i113 1
R10
R11
vfullsubstractor_tb
R0
!i10b 1
!s100 ao_<j]P;]4AAgnANdP0;`3
IH0FCaMLUbme[78EjjE6cF3
R1
R2
R18
R19
R20
L0 19
R6
r1
!s85 0
31
R7
R21
R22
!i113 1
R10
R11
vhalfAdder
R0
!i10b 1
!s100 FCM234i`OdYEDe1<C@0aX3
I?l;32M:]HBnU>j4alFEdO0
R1
R2
Z23 w1724907959
Z24 8C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/behavioral/halfadder.v
Z25 FC:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/behavioral/halfadder.v
L0 1
R6
r1
!s85 0
31
R7
Z26 !s107 C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/behavioral/halfadder.v|
Z27 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/behavioral/halfadder.v|
!i113 1
R10
R11
nhalf@adder
vhalfAdder_tb
R0
!i10b 1
!s100 HS^h6hQBmo]W6RG?>fcn60
Igg_V;l9e6d1Ug]8UGMVUH2
R1
R2
R23
R24
R25
L0 12
R6
r1
!s85 0
31
R7
R26
R27
!i113 1
R10
R11
nhalf@adder_tb
vhalfsubstractor
Z28 !s110 1725251009
!i10b 1
!s100 E]OQ`;HKjkV?zb?RQ=JD63
Il]LQMUb5>lz=ARIA5F[Z=3
R1
R2
Z29 w1724908517
Z30 8C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/behavioral/halfsubstractor.v
Z31 FC:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/behavioral/halfsubstractor.v
L0 1
R6
r1
!s85 0
31
R7
Z32 !s107 C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/behavioral/halfsubstractor.v|
Z33 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/behavioral/halfsubstractor.v|
!i113 1
R10
R11
vhalfsubstractor_tb
R28
!i10b 1
!s100 TDA4dPEI:P2NleO[9g`6X1
IB^nFFeaz4c653VDD;N^C_2
R1
R2
R29
R30
R31
R17
R6
r1
!s85 0
31
R7
R32
R33
!i113 1
R10
R11
vmux_16x1
R28
!i10b 1
!s100 WFhm0SU=G]LVd]IeCc_^z2
IW3Vd@l4Qa4RSoUzzMVbj32
R1
R2
Z34 w1724910228
Z35 8C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/data-flow/mux_16x1.v
Z36 FC:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/data-flow/mux_16x1.v
L0 8
R6
r1
!s85 0
31
Z37 !s108 1725251009.000000
Z38 !s107 C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/data-flow/mux_16x1.v|
Z39 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/data-flow/mux_16x1.v|
!i113 1
R10
R11
vmux_16x1_tb
R28
!i10b 1
!s100 QBM5Zi=c2hgi=dkN3LPHL3
IIDXV`>TAUk;Ydb7e?R4FS0
R1
R2
R34
R35
R36
L0 21
R6
r1
!s85 0
31
R37
R38
R39
!i113 1
R10
R11
vmux_2x1
R28
!i10b 1
!s100 bLZAV<`Om:Q=Jh3PL@HSG0
IID?OlBz>TEX3jClWIZJ<M0
R1
R2
Z40 w1724906707
Z41 8C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/data-flow/mux_4x1.v
Z42 FC:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/data-flow/mux_4x1.v
L0 1
R6
r1
!s85 0
31
R37
Z43 !s107 C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/data-flow/mux_4x1.v|
Z44 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/data-flow/mux_4x1.v|
!i113 1
R10
R11
vmux_2x1_tb
R28
!i10b 1
!s100 2d:7IBgB]JMOZcTRkT;?@0
I7PVT@A3P`7g6JZb^1oehF2
R1
R2
w1724908493
8C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/behavioral/mux_2x1.v
FC:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/behavioral/mux_2x1.v
R17
R6
r1
!s85 0
31
R37
!s107 C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/behavioral/mux_2x1.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/behavioral/mux_2x1.v|
!i113 1
R10
R11
vmux_4x1
R28
!i10b 1
!s100 52cV^U0D`2UHh_^CkAfT>0
Imd^:TdgiL=ePVS=<jL_j43
R1
R2
R40
R41
R42
L0 8
R6
r1
!s85 0
31
R37
R43
R44
!i113 1
R10
R11
vmux_4x1_tb
R28
!i10b 1
!s100 0QWL:CiX<;Le;jcH3S@TR1
Ia9=YJhjWGSP^a:Ug?W7m:1
R1
R2
R40
R41
R42
L0 18
R6
r1
!s85 0
31
R37
R43
R44
!i113 1
R10
R11
vmux_Nx1
R28
!i10b 1
!s100 fn=lzLA7;;>l`IO0jPO`h1
I1GmE8V4Ad5bK0aI[XnYQ92
R1
R2
Z45 w1725250715
Z46 8C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/behavioral/mux_nx1.v
Z47 FC:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/behavioral/mux_nx1.v
L0 2
R6
r1
!s85 0
31
R37
Z48 !s107 C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/behavioral/mux_nx1.v|
Z49 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/behavioral/mux_nx1.v|
!i113 1
R10
R11
nmux_@nx1
vmux_Nx1_tb
R28
!i10b 1
!s100 L?R?lHf0BD3MP@B<kXQ;^3
IEKc@<hnP]VmSYgH8T`Lm53
R1
R2
R45
R46
R47
L0 14
R6
r1
!s85 0
31
R37
R48
R49
!i113 1
R10
R11
nmux_@nx1_tb
