#include <stdint.h>

#include "utils.h"


/*********************************************************************
 * @fn      get_cycle_value
 *
 * @brief   XXX
 *
 * @return  cycle
 */
uint64_t get_cycle_value()
{
    uint64_t cycle;

    cycle = read_csr(cycle);
    cycle += (uint64_t)(read_csr(cycleh)) << 32;

    return cycle;
}

/*********************************************************************
 * @fn      busy_wait
 *
 * @brief   XXX
 *
 * @param   us - YYY
 *
 * @return  æ— 
 */





uint64_t mtime_value_get()
{
    uint64_t temp;
    mtime_en_ctr(DISABLE);
    temp = read_csr(mtime);
    temp += (uint64_t)(read_csr(mtimeh)) << 32;
    mtime_en_ctr(ENABLE);
    return temp;
}

void mtime_value_set(uint64_t value64b)
{
    uint32_t temp;
    temp = value64b;
    write_csr(mtime, temp);
    temp = value64b>>32;
    write_csr(mtimeh, temp);
}

void mtime_en_ctr(uint8_t mtime_en)
{
    if(mtime_en == ENABLE)
        set_csr(mcctr, 0b00100);
    else
        clear_csr(mcctr, 0b00100);

}

uint64_t minstret_value_get()
{
    uint64_t temp;
    mtime_en_ctr(DISABLE);
    temp = read_csr(minstret);
    temp += (uint64_t)(read_csr(minstreth)) << 32;
    mtime_en_ctr(ENABLE);
    return temp;
}

void minstret_value_set(uint64_t value64b)
{
    uint32_t temp;
    temp = value64b;
    write_csr(minstret, temp);
    temp = value64b>>32;
    write_csr(minstreth, temp);
}

void minstret_en_ctr(uint8_t minstret_en)
{
    if(minstret_en == ENABLE)
        set_csr(mcctr, 0b00010);
    else
        clear_csr(mcctr, 0b00010);

}

void delay_sys_wait(uint32_t us)
{
    uint64_t tmp;
    uint32_t count;

    count = us * CPU_FREQ_MHZ;
    tmp = mtime_value_get();
    mtime_en_ctr(ENABLE);
    while (mtime_value_get() < (tmp + count));
}

void core_reset_enable()
{
    set_csr(mcctr, 0b01000);
}

void core_sim_end()
{
    write_csr(mends,1);
}

uint32_t sm3_accl_in_busy()
{
    uint32_t temp;
    temp = read_csr(msm3ct);
    temp = temp & 0b010000;
    if(temp)
        return 0;
    else
        return 1;
}

uint32_t sm3_accl_res_wait()
{
    uint32_t temp;
    temp = read_csr(msm3ct);
    temp = temp & 0b100000;
    if(temp)
        return 0;
    else
        return 1;
}

uint32_t sm3_accl_res_data(uint32_t sm3_res_sel)
{
    uint32_t temp;
    write_csr(msm3ct, (sm3_res_sel & 0b000111));
    temp = read_csr(msm3in);
    return temp;
}

void sm3_accl_in_lst(uint32_t sm3_lst_ctr)
{
    if (sm3_lst_ctr == ENABLE) //EN
        set_csr(msm3ct, 0b1000);
    else //DIS
        clear_csr(msm3ct, 0b1000);
}

void sm3_accl_in_data(uint32_t sm3_data)
{
    while(sm3_accl_in_busy());
    write_csr(msm3in, sm3_data);
}

/*
void inst_mem_switch(uint8_t mem_sel)
{
    if(mem_sel == BOOT_ROM)
        clear_csr(mcctr, 0b10000);
    else //APP_RAM
        set_csr(mcctr, 0b10000);
}*/