<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - Incremental_Encoder_src_OS_factor_logic.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../Incremental_Encoder_src_OS_factor_logic.vhd" target="rtwreport_document_frame" id="linkToText_plain">Incremental_Encoder_src_OS_factor_logic.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: hdl_prj\hdlsrc\inc_enc_v25\Incremental_Encoder_src_OS_factor_logic.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2022-04-20 12:43:13</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 9.12 and HDL Coder 3.20</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Module: Incremental_Encoder_src_OS_factor_logic</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- Source Path: inc_enc_v25/IncEnc_V25/speed/OS_factor_logic</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- Hierarchy Level: 2</span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="19">   19   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="20">   20   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="21">   21   </a><span class="KW">USE</span> work.Incremental_Encoder_src_IncEnc_V25_pac.<span class="KW">ALL</span>;
</span><span><a class="LN" id="22">   22   </a>
</span><span><a class="LN" id="23">   23   </a><span class="KW">ENTITY</span> Incremental_Encoder_src_OS_factor_logic <span class="KW">IS</span>
</span><span><a class="LN" id="24">   24   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="25">   25   </a>        reset_x                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="26">   26   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="27">   27   </a>        new_transisiton                   :   <span class="KW">IN</span>    std_logic_vector(0 <span class="KW">TO</span> 3);  <span class="CT">-- boolean [4]</span>
</span><span><a class="LN" id="28">   28   </a>        Allow_ToCheckOversampling         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="29">   29   </a>        state_edges                       :   <span class="KW">IN</span>    vector_of_std_logic_vector16(0 <span class="KW">TO</span> 3);  <span class="CT">-- int16 [4]</span>
</span><span><a class="LN" id="30">   30   </a>        omega                             :   <span class="KW">IN</span>    std_logic_vector(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En11</span>
</span><span><a class="LN" id="31">   31   </a>        OverSamplOmega                    :   <span class="KW">IN</span>    std_logic_vector(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En11</span>
</span><span><a class="LN" id="32">   32   </a>        oversampling_adjusted             :   <span class="KW">OUT</span>   vector_of_std_logic_vector16(0 <span class="KW">TO</span> 3);  <span class="CT">-- uint16 [4]</span>
</span><span><a class="LN" id="33">   33   </a>        oversampling_state                :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- uint16</span>
</span><span><a class="LN" id="34">   34   </a>        );
</span><span><a class="LN" id="35">   35   </a><span class="KW">END</span> Incremental_Encoder_src_OS_factor_logic;
</span><span><a class="LN" id="36">   36   </a>
</span><span><a class="LN" id="37">   37   </a>
</span><span><a class="LN" id="38">   38   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> Incremental_Encoder_src_OS_factor_logic <span class="KW">IS</span>
</span><span><a class="LN" id="39">   39   </a>
</span><span><a class="LN" id="40">   40   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="41">   41   </a>  <span class="KW">COMPONENT</span> Incremental_Encoder_src_oversample_factor
</span><span><a class="LN" id="42">   42   </a>    <span class="KW">PORT</span>( AllowCheckOverSampl             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="43">   43   </a>          ReadBack_Omega                  :   <span class="KW">IN</span>    std_logic_vector(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En11</span>
</span><span><a class="LN" id="44">   44   </a>          OverSamplOmega                  :   <span class="KW">IN</span>    std_logic_vector(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En11</span>
</span><span><a class="LN" id="45">   45   </a>          state                           :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint16</span>
</span><span><a class="LN" id="46">   46   </a>          InternalOmega                   :   <span class="KW">IN</span>    std_logic_vector(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En11</span>
</span><span><a class="LN" id="47">   47   </a>          state_Out                       :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint16</span>
</span><span><a class="LN" id="48">   48   </a>          InternalOmega_Out               :   <span class="KW">OUT</span>   std_logic_vector(23 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix24_En11</span>
</span><span><a class="LN" id="49">   49   </a>          );
</span><span><a class="LN" id="50">   50   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="51">   51   </a>
</span><span><a class="LN" id="52">   52   </a>  <span class="KW">COMPONENT</span> Incremental_Encoder_src_align_oversamples
</span><span><a class="LN" id="53">   53   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="54">   54   </a>          reset_x                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="55">   55   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="56">   56   </a>          oversampling_factor             :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint16</span>
</span><span><a class="LN" id="57">   57   </a>          new_transition                  :   <span class="KW">IN</span>    std_logic_vector(0 <span class="KW">TO</span> 3);  <span class="CT">-- boolean [4]</span>
</span><span><a class="LN" id="58">   58   </a>          states                          :   <span class="KW">IN</span>    vector_of_std_logic_vector16(0 <span class="KW">TO</span> 3);  <span class="CT">-- int16 [4]</span>
</span><span><a class="LN" id="59">   59   </a>          delay_output                    :   <span class="KW">OUT</span>   std_logic_vector(0 <span class="KW">TO</span> 3)  <span class="CT">-- boolean [4]</span>
</span><span><a class="LN" id="60">   60   </a>          );
</span><span><a class="LN" id="61">   61   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="62">   62   </a>
</span><span><a class="LN" id="63">   63   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="64">   64   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : Incremental_Encoder_src_oversample_factor
</span><span><a class="LN" id="65">   65   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.Incremental_Encoder_src_oversample_factor(rtl);
</span><span><a class="LN" id="66">   66   </a>
</span><span><a class="LN" id="67">   67   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : Incremental_Encoder_src_align_oversamples
</span><span><a class="LN" id="68">   68   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.Incremental_Encoder_src_align_oversamples(rtl);
</span><span><a class="LN" id="69">   69   </a>
</span><span><a class="LN" id="70">   70   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="71">   71   </a>  <span class="KW">SIGNAL</span> omega_signed                     : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En11</span>
</span><span><a class="LN" id="72">   72   </a>  <span class="KW">SIGNAL</span> Abs_y                            : signed(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix25_En11</span>
</span><span><a class="LN" id="73">   73   </a>  <span class="KW">SIGNAL</span> Abs_cast                         : signed(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix25_En11</span>
</span><span><a class="LN" id="74">   74   </a>  <span class="KW">SIGNAL</span> Abs_out1                         : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En11</span>
</span><span><a class="LN" id="75">   75   </a>  <span class="KW">SIGNAL</span> InternalOmega_Out                : std_logic_vector(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24</span>
</span><span><a class="LN" id="76">   76   </a>  <span class="KW">SIGNAL</span> InternalOmega_Out_signed         : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En11</span>
</span><span><a class="LN" id="77">   77   </a>  <span class="KW">SIGNAL</span> Delay6_out1                      : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En11</span>
</span><span><a class="LN" id="78">   78   </a>  <span class="KW">SIGNAL</span> Delay7_out1                      : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint16</span>
</span><span><a class="LN" id="79">   79   </a>  <span class="KW">SIGNAL</span> state_Out                        : std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16</span>
</span><span><a class="LN" id="80">   80   </a>  <span class="KW">SIGNAL</span> state_Out_unsigned               : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint16</span>
</span><span><a class="LN" id="81">   81   </a>  <span class="KW">SIGNAL</span> delay_output                     : std_logic_vector(0 <span class="KW">TO</span> 3);  <span class="CT">-- boolean [4]</span>
</span><span><a class="LN" id="82">   82   </a>  <span class="KW">SIGNAL</span> Delay1_out1                      : std_logic_vector(0 <span class="KW">TO</span> 3);  <span class="CT">-- boolean [4]</span>
</span><span><a class="LN" id="83">   83   </a>  <span class="KW">SIGNAL</span> Sum_sub_cast                     : vector_of_unsigned16(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix16 [4]</span>
</span><span><a class="LN" id="84">   84   </a>  <span class="KW">SIGNAL</span> Sum_out1                         : vector_of_unsigned16(0 <span class="KW">TO</span> 3);  <span class="CT">-- uint16 [4]</span>
</span><span><a class="LN" id="85">   85   </a>
</span><span><a class="LN" id="86">   86   </a><span class="KW">BEGIN</span>
</span><span><a  class="LN" id="87" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:5706')" name="code2model">   87   </a>  u_oversample_factor : Incremental_Encoder_src_oversample_factor
</span><span><a  class="LN" id="88" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:5706')" name="code2model">   88   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( AllowCheckOverSampl =&gt; Allow_ToCheckOversampling,
</span><span><a  class="LN" id="89" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:5706')" name="code2model">   89   </a>              ReadBack_Omega =&gt; std_logic_vector(Abs_out1),  <span class="CT">-- sfix24_En11</span>
</span><span><a  class="LN" id="90" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:5706')" name="code2model">   90   </a>              OverSamplOmega =&gt; OverSamplOmega,  <span class="CT">-- sfix24_En11</span>
</span><span><a  class="LN" id="91" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:5706')" name="code2model">   91   </a>              state =&gt; std_logic_vector(Delay7_out1),  <span class="CT">-- uint16</span>
</span><span><a  class="LN" id="92" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:5706')" name="code2model">   92   </a>              InternalOmega =&gt; std_logic_vector(Delay6_out1),  <span class="CT">-- sfix24_En11</span>
</span><span><a  class="LN" id="93" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:5706')" name="code2model">   93   </a>              state_Out =&gt; state_Out,  <span class="CT">-- uint16</span>
</span><span><a  class="LN" id="94" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:5706')" name="code2model">   94   </a>              InternalOmega_Out =&gt; InternalOmega_Out  <span class="CT">-- sfix24_En11</span>
</span><span><a  class="LN" id="95" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:5706')" name="code2model">   95   </a>              );
</span><span><a class="LN" id="96">   96   </a>
</span><span><a  class="LN" id="97" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:6232')" name="code2model">   97   </a>  u_align_oversamples : Incremental_Encoder_src_align_oversamples
</span><span><a  class="LN" id="98" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:6232')" name="code2model">   98   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a  class="LN" id="99" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:6232')" name="code2model">   99   </a>              reset_x =&gt; reset_x,
</span><span><a  class="LN" id="100" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:6232')" name="code2model">  100   </a>              enb =&gt; enb,
</span><span><a  class="LN" id="101" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:6232')" name="code2model">  101   </a>              oversampling_factor =&gt; std_logic_vector(Delay7_out1),  <span class="CT">-- uint16</span>
</span><span><a  class="LN" id="102" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:6232')" name="code2model">  102   </a>              new_transition =&gt; new_transisiton,  <span class="CT">-- boolean [4]</span>
</span><span><a  class="LN" id="103" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:6232')" name="code2model">  103   </a>              states =&gt; state_edges,  <span class="CT">-- int16 [4]</span>
</span><span><a  class="LN" id="104" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:6232')" name="code2model">  104   </a>              delay_output =&gt; delay_output  <span class="CT">-- boolean [4]</span>
</span><span><a  class="LN" id="105" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:6232')" name="code2model">  105   </a>              );
</span><span><a class="LN" id="106">  106   </a>
</span><span><a class="LN" id="107">  107   </a>  omega_signed &lt;= signed(omega);
</span><span><a class="LN" id="108">  108   </a>
</span><span><a  class="LN" id="109" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:5575')" name="code2model">  109   </a>  Abs_cast &lt;= resize(omega_signed, 25);
</span><span><a class="LN" id="110">  110   </a>
</span><span><a  class="LN" id="111" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:5575')" name="code2model">  111   </a>  Abs_y &lt;=  - (Abs_cast) <span class="KW">WHEN</span> omega_signed &lt; to_signed(16#000000#, 24) <span class="KW">ELSE</span>
</span><span><a  class="LN" id="112" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:5575')" name="code2model">  112   </a>      resize(omega_signed, 25);
</span><span><a  class="LN" id="113" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:5575')" name="code2model">  113   </a>  Abs_out1 &lt;= Abs_y(23 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="114">  114   </a>
</span><span><a class="LN" id="115">  115   </a>  InternalOmega_Out_signed &lt;= signed(InternalOmega_Out);
</span><span><a class="LN" id="116">  116   </a>
</span><span><a  class="LN" id="117" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:5709')" name="code2model">  117   </a>  Delay6_process : <span class="KW">PROCESS</span> (clk)
</span><span><a  class="LN" id="118" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:5709')" name="code2model">  118   </a>  <span class="KW">BEGIN</span>
</span><span><a  class="LN" id="119" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:5709')" name="code2model">  119   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a  class="LN" id="120" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:5709')" name="code2model">  120   </a>      <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a  class="LN" id="121" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:5709')" name="code2model">  121   </a>        Delay6_out1 &lt;= to_signed(16#000000#, 24);
</span><span><a  class="LN" id="122" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:5709')" name="code2model">  122   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a  class="LN" id="123" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:5709')" name="code2model">  123   </a>        Delay6_out1 &lt;= InternalOmega_Out_signed;
</span><span><a  class="LN" id="124" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:5709')" name="code2model">  124   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a  class="LN" id="125" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:5709')" name="code2model">  125   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a  class="LN" id="126" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:5709')" name="code2model">  126   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay6_process;
</span><span><a class="LN" id="127">  127   </a>
</span><span><a class="LN" id="128">  128   </a>
</span><span><a class="LN" id="129">  129   </a>  state_Out_unsigned &lt;= unsigned(state_Out);
</span><span><a class="LN" id="130">  130   </a>
</span><span><a  class="LN" id="131" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model({'inc_enc_v25:5710','inc_enc_v25:5707'})" name="code2model">  131   </a>  Delay7_process : <span class="KW">PROCESS</span> (clk)
</span><span><a  class="LN" id="132" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model({'inc_enc_v25:5710','inc_enc_v25:5707'})" name="code2model">  132   </a>  <span class="KW">BEGIN</span>
</span><span><a  class="LN" id="133" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model({'inc_enc_v25:5710','inc_enc_v25:5707'})" name="code2model">  133   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a  class="LN" id="134" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model({'inc_enc_v25:5710','inc_enc_v25:5707'})" name="code2model">  134   </a>      <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a  class="LN" id="135" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model({'inc_enc_v25:5710','inc_enc_v25:5707'})" name="code2model">  135   </a>        Delay7_out1 &lt;= to_unsigned(16#0001#, 16);
</span><span><a  class="LN" id="136" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model({'inc_enc_v25:5710','inc_enc_v25:5707'})" name="code2model">  136   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a  class="LN" id="137" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model({'inc_enc_v25:5710','inc_enc_v25:5707'})" name="code2model">  137   </a>        Delay7_out1 &lt;= state_Out_unsigned;
</span><span><a  class="LN" id="138" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model({'inc_enc_v25:5710','inc_enc_v25:5707'})" name="code2model">  138   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a  class="LN" id="139" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model({'inc_enc_v25:5710','inc_enc_v25:5707'})" name="code2model">  139   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a  class="LN" id="140" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model({'inc_enc_v25:5710','inc_enc_v25:5707'})" name="code2model">  140   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay7_process;
</span><span><a class="LN" id="141">  141   </a>
</span><span><a class="LN" id="142">  142   </a>
</span><span><a  class="LN" id="143" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:6245')" name="code2model">  143   </a>  Delay1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a  class="LN" id="144" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:6245')" name="code2model">  144   </a>  <span class="KW">BEGIN</span>
</span><span><a  class="LN" id="145" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:6245')" name="code2model">  145   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a  class="LN" id="146" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:6245')" name="code2model">  146   </a>      <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a  class="LN" id="147" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:6245')" name="code2model">  147   </a>        Delay1_out1 &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a  class="LN" id="148" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:6245')" name="code2model">  148   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a  class="LN" id="149" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:6245')" name="code2model">  149   </a>        Delay1_out1 &lt;= delay_output;
</span><span><a  class="LN" id="150" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:6245')" name="code2model">  150   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a  class="LN" id="151" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:6245')" name="code2model">  151   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a  class="LN" id="152" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:6245')" name="code2model">  152   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay1_process;
</span><span><a class="LN" id="153">  153   </a>
</span><span><a class="LN" id="154">  154   </a>
</span><span><a class="LN" id="155">  155   </a>
</span><span><a  class="LN" id="156" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:6233')" name="code2model">  156   </a>  Sum_out1_gen: <span class="KW">FOR</span> t_0 <span class="KW">IN</span> 0 <span class="KW">TO</span> 3 <span class="KW">GENERATE</span>
</span><span><a  class="LN" id="157" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:6233')" name="code2model">  157   </a>    Sum_sub_cast(t_0) &lt;= '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; Delay1_out1(t_0);
</span><span><a  class="LN" id="158" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:6233')" name="code2model">  158   </a>    Sum_out1(t_0) &lt;= Delay7_out1 - Sum_sub_cast(t_0);
</span><span><a  class="LN" id="159" href="matlab:set_param('inc_enc_v25','hiliteAncestors', 'none');coder.internal.code2model('inc_enc_v25:6233')" name="code2model">  159   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span> Sum_out1_gen;
</span><span><a class="LN" id="160">  160   </a>
</span><span><a class="LN" id="161">  161   </a>
</span><span><a class="LN" id="162">  162   </a>  outputgen: <span class="KW">FOR</span> k <span class="KW">IN</span> 0 <span class="KW">TO</span> 3 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="163">  163   </a>    oversampling_adjusted(k) &lt;= std_logic_vector(Sum_out1(k));
</span><span><a class="LN" id="164">  164   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="165">  165   </a>
</span><span><a class="LN" id="166">  166   </a>  oversampling_state &lt;= std_logic_vector(Delay7_out1);
</span><span><a class="LN" id="167">  167   </a>
</span><span><a class="LN" id="168">  168   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="169">  169   </a>
</span><span><a class="LN" id="170">  170   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
