// Seed: 3417537627
module module_0 (
    input  tri0  id_0,
    output uwire id_1,
    output wand  id_2,
    input  wor   id_3
);
  logic id_5 = -1'b0;
  module_2 modCall_1 (
      id_2,
      id_3,
      id_2,
      id_1,
      id_3,
      id_1,
      id_2
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_1 (
    input  wand  id_0,
    output uwire id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_2 = 0;
  wire id_4;
endmodule
module module_2 (
    output wire id_0,
    input supply0 id_1,
    output wor id_2,
    output wand id_3,
    input tri0 id_4,
    output wire id_5,
    output supply1 id_6
);
  assign id_3 = id_4;
endmodule
