{
  "Top": "sssp_kernel_0",
  "RtlTop": "sssp_kernel_0",
  "RtlPrefix": "",
  "RtlSubPrefix": "sssp_kernel_0_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcu250",
    "Package": "-figd2104",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "e_src": {
      "index": "0",
      "direction": "inout",
      "srcType": "ap_uint<512>*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "e_src_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "e_src_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "e_dst": {
      "index": "1",
      "direction": "inout",
      "srcType": "ap_uint<512>*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "e_dst_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "e_dst_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "out_degree": {
      "index": "2",
      "direction": "inout",
      "srcType": "ap_uint<512>*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_degree_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_degree_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "out_r": {
      "index": "3",
      "direction": "inout",
      "srcType": "ap_uint<512>*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "size": {
      "index": "4",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "size",
          "name": "size",
          "usage": "data",
          "direction": "in"
        }]
    },
    "vertices": {
      "index": "5",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "vertices",
          "name": "vertices",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_compile -complex-mul-dsp=0",
      "config_compile -name_max_length=253",
      "config_interface -m_axi_addr64=1"
    ],
    "DirectiveTcl": ["set_directive_top sssp_kernel_0 -name sssp_kernel_0"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "sssp_kernel_0"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.333",
    "Uncertainty": "0.89991",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.333 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "sssp_kernel_0",
    "Version": "1.0",
    "DisplayName": "Sssp_kernel_0",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_sssp_kernel_0_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/sssp_kernel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/sssp_kernel_0_buffer_compute.vhd",
      "impl\/vhdl\/sssp_kernel_0_buffer_compute_1.vhd",
      "impl\/vhdl\/sssp_kernel_0_control_s_axi.vhd",
      "impl\/vhdl\/sssp_kernel_0_e_dst_buffer_a.vhd",
      "impl\/vhdl\/sssp_kernel_0_e_src_buffer_a.vhd",
      "impl\/vhdl\/sssp_kernel_0_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/sssp_kernel_0_gmem_m_axi.vhd",
      "impl\/vhdl\/sssp_kernel_0_mux_325_32_1_1.vhd",
      "impl\/vhdl\/sssp_kernel_0_mux_1287_32_1_1.vhd",
      "impl\/vhdl\/sssp_kernel_0_output_buffer_a.vhd",
      "impl\/vhdl\/sssp_kernel_0_output_buffer_b_0.vhd",
      "impl\/vhdl\/sssp_kernel_0_PE_kernel.vhd",
      "impl\/vhdl\/sssp_kernel_0_PE_kernel_1.vhd",
      "impl\/vhdl\/sssp_kernel_0_PE_kernel_1_Pipeline_init_distances.vhd",
      "impl\/vhdl\/sssp_kernel_0_PE_kernel_1_Pipeline_sssp_computation_VITIS_LOOP_33_1.vhd",
      "impl\/vhdl\/sssp_kernel_0_PE_kernel_1_Pipeline_write_distances.vhd",
      "impl\/vhdl\/sssp_kernel_0_PE_kernel_Pipeline_init_distances.vhd",
      "impl\/vhdl\/sssp_kernel_0_PE_kernel_Pipeline_sssp_computation_VITIS_LOOP_33_1.vhd",
      "impl\/vhdl\/sssp_kernel_0_PE_kernel_Pipeline_write_distances.vhd",
      "impl\/vhdl\/sssp_kernel_0_sssp_kernel_0_Pipeline_VITIS_LOOP_54_1.vhd",
      "impl\/vhdl\/sssp_kernel_0_sssp_kernel_0_Pipeline_VITIS_LOOP_54_15.vhd",
      "impl\/vhdl\/sssp_kernel_0_sssp_kernel_0_Pipeline_VITIS_LOOP_70_1.vhd",
      "impl\/vhdl\/sssp_kernel_0_sssp_kernel_0_Pipeline_VITIS_LOOP_70_16.vhd",
      "impl\/vhdl\/sssp_kernel_0.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/sssp_kernel_0_buffer_compute.v",
      "impl\/verilog\/sssp_kernel_0_buffer_compute_1.v",
      "impl\/verilog\/sssp_kernel_0_control_s_axi.v",
      "impl\/verilog\/sssp_kernel_0_e_dst_buffer_a.v",
      "impl\/verilog\/sssp_kernel_0_e_src_buffer_a.v",
      "impl\/verilog\/sssp_kernel_0_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/sssp_kernel_0_gmem_m_axi.v",
      "impl\/verilog\/sssp_kernel_0_mux_325_32_1_1.v",
      "impl\/verilog\/sssp_kernel_0_mux_1287_32_1_1.v",
      "impl\/verilog\/sssp_kernel_0_output_buffer_a.v",
      "impl\/verilog\/sssp_kernel_0_output_buffer_b_0.v",
      "impl\/verilog\/sssp_kernel_0_PE_kernel.v",
      "impl\/verilog\/sssp_kernel_0_PE_kernel_1.v",
      "impl\/verilog\/sssp_kernel_0_PE_kernel_1_Pipeline_init_distances.v",
      "impl\/verilog\/sssp_kernel_0_PE_kernel_1_Pipeline_sssp_computation_VITIS_LOOP_33_1.v",
      "impl\/verilog\/sssp_kernel_0_PE_kernel_1_Pipeline_write_distances.v",
      "impl\/verilog\/sssp_kernel_0_PE_kernel_Pipeline_init_distances.v",
      "impl\/verilog\/sssp_kernel_0_PE_kernel_Pipeline_sssp_computation_VITIS_LOOP_33_1.v",
      "impl\/verilog\/sssp_kernel_0_PE_kernel_Pipeline_write_distances.v",
      "impl\/verilog\/sssp_kernel_0_sssp_kernel_0_Pipeline_VITIS_LOOP_54_1.v",
      "impl\/verilog\/sssp_kernel_0_sssp_kernel_0_Pipeline_VITIS_LOOP_54_15.v",
      "impl\/verilog\/sssp_kernel_0_sssp_kernel_0_Pipeline_VITIS_LOOP_70_1.v",
      "impl\/verilog\/sssp_kernel_0_sssp_kernel_0_Pipeline_VITIS_LOOP_70_16.v",
      "impl\/verilog\/sssp_kernel_0.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/sssp_kernel_0_v1_0\/data\/sssp_kernel_0.mdd",
      "impl\/misc\/drivers\/sssp_kernel_0_v1_0\/data\/sssp_kernel_0.tcl",
      "impl\/misc\/drivers\/sssp_kernel_0_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/sssp_kernel_0_v1_0\/src\/xsssp_kernel_0.c",
      "impl\/misc\/drivers\/sssp_kernel_0_v1_0\/src\/xsssp_kernel_0.h",
      "impl\/misc\/drivers\/sssp_kernel_0_v1_0\/src\/xsssp_kernel_0_hw.h",
      "impl\/misc\/drivers\/sssp_kernel_0_v1_0\/src\/xsssp_kernel_0_linux.c",
      "impl\/misc\/drivers\/sssp_kernel_0_v1_0\/src\/xsssp_kernel_0_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/sssp_kernel_0.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "e_src_1",
          "access": "W",
          "description": "Data signal of e_src",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "e_src",
              "access": "W",
              "description": "Bit 31 to 0 of e_src"
            }]
        },
        {
          "offset": "0x14",
          "name": "e_src_2",
          "access": "W",
          "description": "Data signal of e_src",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "e_src",
              "access": "W",
              "description": "Bit 63 to 32 of e_src"
            }]
        },
        {
          "offset": "0x1c",
          "name": "e_dst_1",
          "access": "W",
          "description": "Data signal of e_dst",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "e_dst",
              "access": "W",
              "description": "Bit 31 to 0 of e_dst"
            }]
        },
        {
          "offset": "0x20",
          "name": "e_dst_2",
          "access": "W",
          "description": "Data signal of e_dst",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "e_dst",
              "access": "W",
              "description": "Bit 63 to 32 of e_dst"
            }]
        },
        {
          "offset": "0x28",
          "name": "out_degree_1",
          "access": "W",
          "description": "Data signal of out_degree",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_degree",
              "access": "W",
              "description": "Bit 31 to 0 of out_degree"
            }]
        },
        {
          "offset": "0x2c",
          "name": "out_degree_2",
          "access": "W",
          "description": "Data signal of out_degree",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_degree",
              "access": "W",
              "description": "Bit 63 to 32 of out_degree"
            }]
        },
        {
          "offset": "0x34",
          "name": "out_r_1",
          "access": "W",
          "description": "Data signal of out_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_r",
              "access": "W",
              "description": "Bit 31 to 0 of out_r"
            }]
        },
        {
          "offset": "0x38",
          "name": "out_r_2",
          "access": "W",
          "description": "Data signal of out_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_r",
              "access": "W",
              "description": "Bit 63 to 32 of out_r"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "e_src"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "e_dst"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "out_degree"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "out_r"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "64",
        "NUM_WRITE_OUTSTANDING": "64",
        "MAX_READ_BURST_LENGTH": "64",
        "MAX_WRITE_BURST_LENGTH": "64",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "64",
          "num_write_outstanding": "64",
          "max_read_burst_length": "64",
          "max_write_burst_length": "64",
          "max_widen_bitwidth": "0",
          "argName": "e_src"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "512",
          "final_bitwidth": "512",
          "argName": "e_src"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "64",
          "num_write_outstanding": "64",
          "max_read_burst_length": "64",
          "max_write_burst_length": "64",
          "max_widen_bitwidth": "0",
          "argName": "e_dst"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "512",
          "final_bitwidth": "512",
          "argName": "e_dst"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "64",
          "num_write_outstanding": "64",
          "max_read_burst_length": "64",
          "max_write_burst_length": "64",
          "max_widen_bitwidth": "0",
          "argName": "out_degree"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "512",
          "final_bitwidth": "512",
          "argName": "out_degree"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "64",
          "num_write_outstanding": "64",
          "max_read_burst_length": "64",
          "max_write_burst_length": "64",
          "max_widen_bitwidth": "0",
          "argName": "out_r"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "512",
          "final_bitwidth": "512",
          "argName": "out_r"
        }
      ]
    },
    "size": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"size": "DATA"},
      "ports": ["size"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "size"
        }]
    },
    "vertices": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"vertices": "DATA"},
      "ports": ["vertices"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "vertices"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "size": {
      "dir": "in",
      "width": "32"
    },
    "vertices": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "sssp_kernel_0",
      "Instances": [
        {
          "ModuleName": "sssp_kernel_0_Pipeline_VITIS_LOOP_54_1",
          "InstanceName": "grp_sssp_kernel_0_Pipeline_VITIS_LOOP_54_1_fu_708"
        },
        {
          "ModuleName": "buffer_compute_1",
          "InstanceName": "grp_buffer_compute_1_fu_769",
          "Instances": [{
              "ModuleName": "PE_kernel_1",
              "InstanceName": "grp_PE_kernel_1_fu_522",
              "Instances": [
                {
                  "ModuleName": "PE_kernel_1_Pipeline_init_distances",
                  "InstanceName": "grp_PE_kernel_1_Pipeline_init_distances_fu_308"
                },
                {
                  "ModuleName": "PE_kernel_1_Pipeline_sssp_computation_VITIS_LOOP_33_1",
                  "InstanceName": "grp_PE_kernel_1_Pipeline_sssp_computation_VITIS_LOOP_33_1_fu_347"
                },
                {
                  "ModuleName": "PE_kernel_1_Pipeline_write_distances",
                  "InstanceName": "grp_PE_kernel_1_Pipeline_write_distances_fu_425"
                }
              ]
            }]
        },
        {
          "ModuleName": "sssp_kernel_0_Pipeline_VITIS_LOOP_70_1",
          "InstanceName": "grp_sssp_kernel_0_Pipeline_VITIS_LOOP_70_1_fu_906"
        },
        {
          "ModuleName": "sssp_kernel_0_Pipeline_VITIS_LOOP_54_15",
          "InstanceName": "grp_sssp_kernel_0_Pipeline_VITIS_LOOP_54_15_fu_947"
        },
        {
          "ModuleName": "buffer_compute",
          "InstanceName": "grp_buffer_compute_fu_1008",
          "Instances": [{
              "ModuleName": "PE_kernel",
              "InstanceName": "grp_PE_kernel_fu_268",
              "Instances": [
                {
                  "ModuleName": "PE_kernel_Pipeline_init_distances",
                  "InstanceName": "grp_PE_kernel_Pipeline_init_distances_fu_316"
                },
                {
                  "ModuleName": "PE_kernel_Pipeline_sssp_computation_VITIS_LOOP_33_1",
                  "InstanceName": "grp_PE_kernel_Pipeline_sssp_computation_VITIS_LOOP_33_1_fu_355"
                },
                {
                  "ModuleName": "PE_kernel_Pipeline_write_distances",
                  "InstanceName": "grp_PE_kernel_Pipeline_write_distances_fu_433"
                }
              ]
            }]
        },
        {
          "ModuleName": "sssp_kernel_0_Pipeline_VITIS_LOOP_70_16",
          "InstanceName": "grp_sssp_kernel_0_Pipeline_VITIS_LOOP_70_16_fu_1018"
        }
      ]
    },
    "Info": {
      "sssp_kernel_0_Pipeline_VITIS_LOOP_54_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "PE_kernel_1_Pipeline_init_distances": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "PE_kernel_1_Pipeline_sssp_computation_VITIS_LOOP_33_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "PE_kernel_1_Pipeline_write_distances": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "PE_kernel_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "buffer_compute_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sssp_kernel_0_Pipeline_VITIS_LOOP_70_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sssp_kernel_0_Pipeline_VITIS_LOOP_54_15": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "PE_kernel_Pipeline_init_distances": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "PE_kernel_Pipeline_sssp_computation_VITIS_LOOP_33_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "PE_kernel_Pipeline_write_distances": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "PE_kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "buffer_compute": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sssp_kernel_0_Pipeline_VITIS_LOOP_70_16": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sssp_kernel_0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "sssp_kernel_0_Pipeline_VITIS_LOOP_54_1": {
        "Latency": {
          "LatencyBest": "12299",
          "LatencyAvg": "12299",
          "LatencyWorst": "12299",
          "PipelineII": "12299",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_54_1",
            "TripCount": "128",
            "Latency": "12297",
            "PipelineII": "96",
            "PipelineDepth": "106"
          }],
        "Area": {
          "FF": "57970",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "1",
          "LUT": "217858",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "12",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "PE_kernel_1_Pipeline_init_distances": {
        "Latency": {
          "LatencyBest": "35",
          "LatencyAvg": "35",
          "LatencyWorst": "35",
          "PipelineII": "35",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.390"
        },
        "Loops": [{
            "Name": "init_distances",
            "TripCount": "32",
            "Latency": "33",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "1078",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "102",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "PE_kernel_1_Pipeline_sssp_computation_VITIS_LOOP_33_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.390"
        },
        "Loops": [{
            "Name": "sssp_computation_VITIS_LOOP_33_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "2176",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "1212",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "PE_kernel_1_Pipeline_write_distances": {
        "Latency": {
          "LatencyBest": "34",
          "LatencyAvg": "34",
          "LatencyWorst": "34",
          "PipelineII": "34",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.353"
        },
        "Loops": [{
            "Name": "write_distances",
            "TripCount": "32",
            "Latency": "32",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "8",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "198",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "PE_kernel_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.390"
        },
        "Area": {
          "FF": "3324",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "1616",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "buffer_compute_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.729"
        },
        "Area": {
          "FF": "3581",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "7348",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "sssp_kernel_0_Pipeline_VITIS_LOOP_70_1": {
        "Latency": {
          "LatencyBest": "4105",
          "LatencyAvg": "4105",
          "LatencyWorst": "4105",
          "PipelineII": "4105",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_70_1",
            "TripCount": "128",
            "Latency": "4103",
            "PipelineII": "32",
            "PipelineDepth": "40"
          }],
        "Area": {
          "FF": "18576",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "73066",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "sssp_kernel_0_Pipeline_VITIS_LOOP_54_15": {
        "Latency": {
          "LatencyBest": "12299",
          "LatencyAvg": "12299",
          "LatencyWorst": "12299",
          "PipelineII": "12299",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_54_1",
            "TripCount": "128",
            "Latency": "12297",
            "PipelineII": "96",
            "PipelineDepth": "106"
          }],
        "Area": {
          "FF": "57970",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "1",
          "LUT": "217858",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "12",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "PE_kernel_Pipeline_init_distances": {
        "Latency": {
          "LatencyBest": "35",
          "LatencyAvg": "35",
          "LatencyWorst": "35",
          "PipelineII": "35",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.390"
        },
        "Loops": [{
            "Name": "init_distances",
            "TripCount": "32",
            "Latency": "33",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "1078",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "102",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "PE_kernel_Pipeline_sssp_computation_VITIS_LOOP_33_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.390"
        },
        "Loops": [{
            "Name": "sssp_computation_VITIS_LOOP_33_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "2176",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "1212",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "PE_kernel_Pipeline_write_distances": {
        "Latency": {
          "LatencyBest": "34",
          "LatencyAvg": "34",
          "LatencyWorst": "34",
          "PipelineII": "34",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.390"
        },
        "Loops": [{
            "Name": "write_distances",
            "TripCount": "32",
            "Latency": "32",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "8",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "217",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "PE_kernel": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.390"
        },
        "Area": {
          "FF": "3331",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "1635",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "buffer_compute": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.729"
        },
        "Area": {
          "FF": "3588",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "5759",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "sssp_kernel_0_Pipeline_VITIS_LOOP_70_16": {
        "Latency": {
          "LatencyBest": "4113",
          "LatencyAvg": "4113",
          "LatencyWorst": "4113",
          "PipelineII": "4113",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_70_1",
            "TripCount": "128",
            "Latency": "4111",
            "PipelineII": "32",
            "PipelineDepth": "40"
          }],
        "Area": {
          "FF": "19080",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "94593",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "sssp_kernel_0": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.729"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_106_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "12302"
          }],
        "Area": {
          "BRAM_18K": "34",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "FF": "168443",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "4",
          "LUT": "633324",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "36",
          "URAM": "5",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "~0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-07-10 16:45:57 CEST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.1"
  }
}
