{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649764867345 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649764867346 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 12 17:31:07 2022 " "Processing started: Tue Apr 12 17:31:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649764867346 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764867346 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sp_ram_8x16 -c sp_ram_8x16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off sp_ram_8x16 -c sp_ram_8x16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764867346 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649764867649 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649764867649 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sp_ram_8x16.v(21) " "Verilog HDL information at sp_ram_8x16.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1649764874244 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sp_ram_8x16.v(41) " "Verilog HDL warning at sp_ram_8x16.v(41): extended using \"x\" or \"z\"" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1649764874244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/maven learning/practicals/lab5/3 asyn_single_port_ram_8x16/rtl/sp_ram_8x16.v 1 1 " "Found 1 design units, including 1 entities, in source file /maven learning/practicals/lab5/3 asyn_single_port_ram_8x16/rtl/sp_ram_8x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 sp_ram_8x16 " "Found entity 1: sp_ram_8x16" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649764874245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874245 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sp_ram_8x16 " "Elaborating entity \"sp_ram_8x16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649764874271 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i sp_ram_8x16.v(21) " "Verilog HDL Always Construct warning at sp_ram_8x16.v(21): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649764874273 "|sp_ram_8x16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp_data sp_ram_8x16.v(21) " "Verilog HDL Always Construct warning at sp_ram_8x16.v(21): inferring latch(es) for variable \"tmp_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649764874274 "|sp_ram_8x16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sp_ram_8x16.v(41) " "Verilog HDL assignment warning at sp_ram_8x16.v(41): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649764874274 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_data\[0\] sp_ram_8x16.v(21) " "Inferred latch for \"tmp_data\[0\]\" at sp_ram_8x16.v(21)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874276 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_data\[1\] sp_ram_8x16.v(21) " "Inferred latch for \"tmp_data\[1\]\" at sp_ram_8x16.v(21)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874276 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_data\[2\] sp_ram_8x16.v(21) " "Inferred latch for \"tmp_data\[2\]\" at sp_ram_8x16.v(21)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874276 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_data\[3\] sp_ram_8x16.v(21) " "Inferred latch for \"tmp_data\[3\]\" at sp_ram_8x16.v(21)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874277 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_data\[4\] sp_ram_8x16.v(21) " "Inferred latch for \"tmp_data\[4\]\" at sp_ram_8x16.v(21)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874277 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_data\[5\] sp_ram_8x16.v(21) " "Inferred latch for \"tmp_data\[5\]\" at sp_ram_8x16.v(21)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874277 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_data\[6\] sp_ram_8x16.v(21) " "Inferred latch for \"tmp_data\[6\]\" at sp_ram_8x16.v(21)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874277 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_data\[7\] sp_ram_8x16.v(21) " "Inferred latch for \"tmp_data\[7\]\" at sp_ram_8x16.v(21)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874277 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_data\[8\] sp_ram_8x16.v(21) " "Inferred latch for \"tmp_data\[8\]\" at sp_ram_8x16.v(21)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874277 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_data\[9\] sp_ram_8x16.v(21) " "Inferred latch for \"tmp_data\[9\]\" at sp_ram_8x16.v(21)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874277 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_data\[10\] sp_ram_8x16.v(21) " "Inferred latch for \"tmp_data\[10\]\" at sp_ram_8x16.v(21)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874277 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_data\[11\] sp_ram_8x16.v(21) " "Inferred latch for \"tmp_data\[11\]\" at sp_ram_8x16.v(21)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874277 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_data\[12\] sp_ram_8x16.v(21) " "Inferred latch for \"tmp_data\[12\]\" at sp_ram_8x16.v(21)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874277 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_data\[13\] sp_ram_8x16.v(21) " "Inferred latch for \"tmp_data\[13\]\" at sp_ram_8x16.v(21)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874277 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_data\[14\] sp_ram_8x16.v(21) " "Inferred latch for \"tmp_data\[14\]\" at sp_ram_8x16.v(21)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874277 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_data\[15\] sp_ram_8x16.v(21) " "Inferred latch for \"tmp_data\[15\]\" at sp_ram_8x16.v(21)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874277 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[0\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[0\]\[0\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874277 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[1\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[0\]\[1\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874277 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[2\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[0\]\[2\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874277 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[3\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[0\]\[3\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874277 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[4\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[0\]\[4\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874278 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[5\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[0\]\[5\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874278 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[6\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[0\]\[6\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874278 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[7\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[0\]\[7\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874278 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[8\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[0\]\[8\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874278 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[9\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[0\]\[9\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874278 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[10\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[0\]\[10\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874278 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[11\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[0\]\[11\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874278 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[12\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[0\]\[12\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874278 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[13\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[0\]\[13\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874278 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[14\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[0\]\[14\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874278 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[15\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[0\]\[15\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874278 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[0\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[1\]\[0\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874278 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[1\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[1\]\[1\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874278 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[2\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[1\]\[2\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874279 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[3\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[1\]\[3\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874279 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[4\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[1\]\[4\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874279 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[5\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[1\]\[5\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874279 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[6\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[1\]\[6\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874279 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[7\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[1\]\[7\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874279 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[8\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[1\]\[8\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874279 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[9\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[1\]\[9\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874279 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[10\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[1\]\[10\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874279 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[11\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[1\]\[11\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874279 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[12\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[1\]\[12\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874279 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[13\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[1\]\[13\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874279 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[14\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[1\]\[14\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874279 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[15\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[1\]\[15\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874279 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[0\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[2\]\[0\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874279 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[1\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[2\]\[1\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874279 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[2\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[2\]\[2\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874280 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[3\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[2\]\[3\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874280 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[4\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[2\]\[4\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874280 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[5\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[2\]\[5\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874280 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[6\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[2\]\[6\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874280 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[7\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[2\]\[7\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874280 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[8\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[2\]\[8\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874280 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[9\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[2\]\[9\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874280 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[10\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[2\]\[10\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874280 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[11\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[2\]\[11\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874280 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[12\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[2\]\[12\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874280 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[13\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[2\]\[13\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874280 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[14\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[2\]\[14\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874280 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[15\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[2\]\[15\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874280 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[0\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[3\]\[0\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874280 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[1\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[3\]\[1\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874280 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[2\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[3\]\[2\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874280 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[3\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[3\]\[3\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874281 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[4\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[3\]\[4\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874281 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[5\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[3\]\[5\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874281 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[6\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[3\]\[6\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874281 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[7\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[3\]\[7\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874281 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[8\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[3\]\[8\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874281 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[9\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[3\]\[9\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874281 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[10\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[3\]\[10\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874281 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[11\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[3\]\[11\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874281 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[12\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[3\]\[12\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874281 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[13\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[3\]\[13\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874281 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[14\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[3\]\[14\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874281 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[15\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[3\]\[15\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874281 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[0\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[4\]\[0\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874282 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[1\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[4\]\[1\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874282 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[2\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[4\]\[2\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874282 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[3\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[4\]\[3\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874282 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[4\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[4\]\[4\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874282 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[5\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[4\]\[5\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874282 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[6\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[4\]\[6\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874282 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[7\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[4\]\[7\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874282 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[8\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[4\]\[8\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874282 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[9\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[4\]\[9\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874282 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[10\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[4\]\[10\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874282 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[11\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[4\]\[11\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874283 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[12\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[4\]\[12\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874283 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[13\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[4\]\[13\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874283 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[14\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[4\]\[14\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874283 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[15\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[4\]\[15\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874283 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[0\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[5\]\[0\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874283 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[1\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[5\]\[1\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874283 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[2\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[5\]\[2\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874283 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[3\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[5\]\[3\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874283 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[4\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[5\]\[4\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874283 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[5\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[5\]\[5\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874283 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[6\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[5\]\[6\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874283 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[7\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[5\]\[7\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874283 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[8\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[5\]\[8\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874283 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[9\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[5\]\[9\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874283 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[10\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[5\]\[10\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874283 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[11\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[5\]\[11\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874283 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[12\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[5\]\[12\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874284 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[13\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[5\]\[13\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874284 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[14\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[5\]\[14\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874284 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[15\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[5\]\[15\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874284 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[0\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[6\]\[0\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874284 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[1\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[6\]\[1\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874284 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[2\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[6\]\[2\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874284 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[3\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[6\]\[3\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874284 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[4\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[6\]\[4\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874284 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[5\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[6\]\[5\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874284 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[6\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[6\]\[6\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874284 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[7\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[6\]\[7\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874284 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[8\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[6\]\[8\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874284 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[9\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[6\]\[9\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874284 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[10\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[6\]\[10\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874284 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[11\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[6\]\[11\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874284 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[12\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[6\]\[12\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874284 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[13\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[6\]\[13\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874285 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[14\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[6\]\[14\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874285 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[15\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[6\]\[15\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874285 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[0\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[7\]\[0\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874285 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[1\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[7\]\[1\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874285 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[2\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[7\]\[2\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874285 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[3\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[7\]\[3\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874285 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[4\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[7\]\[4\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874285 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[5\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[7\]\[5\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874285 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[6\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[7\]\[6\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874285 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[7\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[7\]\[7\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874285 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[8\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[7\]\[8\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874285 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[9\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[7\]\[9\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874285 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[10\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[7\]\[10\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874285 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[11\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[7\]\[11\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874285 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[12\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[7\]\[12\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874285 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[13\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[7\]\[13\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874285 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[14\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[7\]\[14\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874286 "|sp_ram_8x16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[15\] sp_ram_8x16.v(28) " "Inferred latch for \"mem\[7\]\[15\]\" at sp_ram_8x16.v(28)" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874286 "|sp_ram_8x16"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[0\]\[0\] " "Latch mem\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874625 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[1\]\[0\] " "Latch mem\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874625 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[2\]\[0\] " "Latch mem\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874625 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[3\]\[0\] " "Latch mem\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874625 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[4\]\[0\] " "Latch mem\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874626 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[5\]\[0\] " "Latch mem\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874626 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[6\]\[0\] " "Latch mem\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874626 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[7\]\[0\] " "Latch mem\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874626 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[0\]\[1\] " "Latch mem\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874626 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[1\]\[1\] " "Latch mem\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874626 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[2\]\[1\] " "Latch mem\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874626 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[3\]\[1\] " "Latch mem\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874626 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[4\]\[1\] " "Latch mem\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874626 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[5\]\[1\] " "Latch mem\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874626 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[6\]\[1\] " "Latch mem\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874626 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[7\]\[1\] " "Latch mem\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874626 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[0\]\[2\] " "Latch mem\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874626 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[1\]\[2\] " "Latch mem\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874626 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[2\]\[2\] " "Latch mem\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874626 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[3\]\[2\] " "Latch mem\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874626 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[4\]\[2\] " "Latch mem\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874626 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[5\]\[2\] " "Latch mem\[5\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874627 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[6\]\[2\] " "Latch mem\[6\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874627 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[7\]\[2\] " "Latch mem\[7\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874627 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[0\]\[3\] " "Latch mem\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874627 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[1\]\[3\] " "Latch mem\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874627 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[2\]\[3\] " "Latch mem\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874627 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[3\]\[3\] " "Latch mem\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874627 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[4\]\[3\] " "Latch mem\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874627 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[5\]\[3\] " "Latch mem\[5\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874627 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[6\]\[3\] " "Latch mem\[6\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874627 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[7\]\[3\] " "Latch mem\[7\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874627 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[0\]\[4\] " "Latch mem\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874627 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[1\]\[4\] " "Latch mem\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874627 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[2\]\[4\] " "Latch mem\[2\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874627 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[3\]\[4\] " "Latch mem\[3\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874627 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[4\]\[4\] " "Latch mem\[4\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874627 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[5\]\[4\] " "Latch mem\[5\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874627 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[6\]\[4\] " "Latch mem\[6\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874627 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[7\]\[4\] " "Latch mem\[7\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874627 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[0\]\[5\] " "Latch mem\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874628 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[1\]\[5\] " "Latch mem\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874628 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[2\]\[5\] " "Latch mem\[2\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874628 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[3\]\[5\] " "Latch mem\[3\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874628 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[4\]\[5\] " "Latch mem\[4\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874628 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[5\]\[5\] " "Latch mem\[5\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874628 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[6\]\[5\] " "Latch mem\[6\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874628 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[7\]\[5\] " "Latch mem\[7\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874628 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[0\]\[6\] " "Latch mem\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874628 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[1\]\[6\] " "Latch mem\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874628 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[2\]\[6\] " "Latch mem\[2\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874628 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[3\]\[6\] " "Latch mem\[3\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874628 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[4\]\[6\] " "Latch mem\[4\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874628 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[5\]\[6\] " "Latch mem\[5\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874628 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[6\]\[6\] " "Latch mem\[6\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874628 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[7\]\[6\] " "Latch mem\[7\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874628 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[0\]\[7\] " "Latch mem\[0\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874628 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[1\]\[7\] " "Latch mem\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874628 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[2\]\[7\] " "Latch mem\[2\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874629 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[3\]\[7\] " "Latch mem\[3\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874629 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[4\]\[7\] " "Latch mem\[4\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874629 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[5\]\[7\] " "Latch mem\[5\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874629 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[6\]\[7\] " "Latch mem\[6\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874629 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[7\]\[7\] " "Latch mem\[7\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874629 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[0\]\[8\] " "Latch mem\[0\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874629 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[1\]\[8\] " "Latch mem\[1\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874629 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[2\]\[8\] " "Latch mem\[2\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874629 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[3\]\[8\] " "Latch mem\[3\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874629 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[4\]\[8\] " "Latch mem\[4\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874629 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[5\]\[8\] " "Latch mem\[5\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874629 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[6\]\[8\] " "Latch mem\[6\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874629 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[7\]\[8\] " "Latch mem\[7\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874629 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[0\]\[9\] " "Latch mem\[0\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874629 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[1\]\[9\] " "Latch mem\[1\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874629 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[2\]\[9\] " "Latch mem\[2\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874630 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[3\]\[9\] " "Latch mem\[3\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874630 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[4\]\[9\] " "Latch mem\[4\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874630 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[5\]\[9\] " "Latch mem\[5\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874630 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[6\]\[9\] " "Latch mem\[6\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874630 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[7\]\[9\] " "Latch mem\[7\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874630 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[0\]\[10\] " "Latch mem\[0\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874630 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[1\]\[10\] " "Latch mem\[1\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874630 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[2\]\[10\] " "Latch mem\[2\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874630 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[3\]\[10\] " "Latch mem\[3\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874630 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[4\]\[10\] " "Latch mem\[4\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874630 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[5\]\[10\] " "Latch mem\[5\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874630 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[6\]\[10\] " "Latch mem\[6\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874630 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[7\]\[10\] " "Latch mem\[7\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874630 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[0\]\[11\] " "Latch mem\[0\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874630 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[1\]\[11\] " "Latch mem\[1\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874630 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[2\]\[11\] " "Latch mem\[2\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874630 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[3\]\[11\] " "Latch mem\[3\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874630 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[4\]\[11\] " "Latch mem\[4\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874630 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[5\]\[11\] " "Latch mem\[5\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874631 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[6\]\[11\] " "Latch mem\[6\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874631 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[7\]\[11\] " "Latch mem\[7\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874631 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[0\]\[12\] " "Latch mem\[0\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874631 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[1\]\[12\] " "Latch mem\[1\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874631 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[2\]\[12\] " "Latch mem\[2\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874631 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[3\]\[12\] " "Latch mem\[3\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874631 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[4\]\[12\] " "Latch mem\[4\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874631 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[5\]\[12\] " "Latch mem\[5\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874631 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[6\]\[12\] " "Latch mem\[6\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874631 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[7\]\[12\] " "Latch mem\[7\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874631 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[0\]\[13\] " "Latch mem\[0\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874631 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[1\]\[13\] " "Latch mem\[1\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874631 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[2\]\[13\] " "Latch mem\[2\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874631 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[3\]\[13\] " "Latch mem\[3\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874631 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[4\]\[13\] " "Latch mem\[4\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874631 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[5\]\[13\] " "Latch mem\[5\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874631 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[6\]\[13\] " "Latch mem\[6\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874631 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[7\]\[13\] " "Latch mem\[7\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874632 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[0\]\[14\] " "Latch mem\[0\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874632 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[1\]\[14\] " "Latch mem\[1\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874632 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[2\]\[14\] " "Latch mem\[2\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874632 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[3\]\[14\] " "Latch mem\[3\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874632 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[4\]\[14\] " "Latch mem\[4\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874632 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[5\]\[14\] " "Latch mem\[5\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874632 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[6\]\[14\] " "Latch mem\[6\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874632 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[7\]\[14\] " "Latch mem\[7\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874632 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[0\]\[15\] " "Latch mem\[0\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874632 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[1\]\[15\] " "Latch mem\[1\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874632 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[2\]\[15\] " "Latch mem\[2\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874632 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[3\]\[15\] " "Latch mem\[3\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874632 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[4\]\[15\] " "Latch mem\[4\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874632 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[5\]\[15\] " "Latch mem\[5\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874632 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[6\]\[15\] " "Latch mem\[6\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874632 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem\[7\]\[15\] " "Latch mem\[7\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wr " "Ports D and ENA on the latch are fed by the same signal wr" {  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649764874632 ""}  } { { "../rtl/sp_ram_8x16.v" "" { Text "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649764874632 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649764874737 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/quartus/output_files/sp_ram_8x16.map.smsg " "Generated suppressed messages file D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/quartus/output_files/sp_ram_8x16.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764874917 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649764875022 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649764875022 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "354 " "Implemented 354 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649764875053 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649764875053 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1649764875053 ""} { "Info" "ICUT_CUT_TM_LCELLS" "331 " "Implemented 331 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649764875053 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649764875053 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 260 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 260 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649764875074 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 12 17:31:15 2022 " "Processing ended: Tue Apr 12 17:31:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649764875074 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649764875074 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649764875074 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649764875074 ""}
