# system info MebX_Qsys_Project_Burst on 2018.09.12.11:36:34
system_info:
name,value
DEVICE,EP4SGX230KF40C2
DEVICE_FAMILY,Stratix IV
GENERATION_ID,1536762951
#
#
# Files generated for MebX_Qsys_Project_Burst on 2018.09.12.11:36:34
files:
filepath,kind,attributes,module,is_top
simulation/MebX_Qsys_Project_Burst.vhd,VHDL,,MebX_Qsys_Project_Burst,true
simulation/mebx_qsys_project_burst_rst_controller.vhd,VHDL,,MebX_Qsys_Project_Burst,false
simulation/mebx_qsys_project_burst_rst_controller_001.vhd,VHDL,,MebX_Qsys_Project_Burst,false
simulation/mebx_qsys_project_burst_rst_controller_002.vhd,VHDL,,MebX_Qsys_Project_Burst,false
simulation/submodules/SPWC_MM_REGISTERS_PKG.vhd,VHDL,,comm_component_ent,false
simulation/submodules/SPWC_RX_DATA_DC_FIFO_PKG.vhd,VHDL,,comm_component_ent,false
simulation/submodules/SPWC_TX_DATA_DC_FIFO_PKG.vhd,VHDL,,comm_component_ent,false
simulation/submodules/spwc_dc_data_fifo.vhd,VHDL,,comm_component_ent,false
simulation/submodules/SPWC_DATA_DC_FIFO_INSTANTIATION.vhd,VHDL,,comm_component_ent,false
simulation/submodules/SPWC_BUS_CONTROLLER_PKG.vhd,VHDL,,comm_component_ent,false
simulation/submodules/SPWC_RX_BUS_CONTROLLER.vhd,VHDL,,comm_component_ent,false
simulation/submodules/SPWC_TX_BUS_CONTROLLER.vhd,VHDL,,comm_component_ent,false
simulation/submodules/spwpkg.vhd,VHDL,,comm_component_ent,false
simulation/submodules/spwlink.vhd,VHDL,,comm_component_ent,false
simulation/submodules/spwram.vhd,VHDL,,comm_component_ent,false
simulation/submodules/spwrecv.vhd,VHDL,,comm_component_ent,false
simulation/submodules/spwrecvfront_fast.vhd,VHDL,,comm_component_ent,false
simulation/submodules/spwrecvfront_generic.vhd,VHDL,,comm_component_ent,false
simulation/submodules/spwxmit.vhd,VHDL,,comm_component_ent,false
simulation/submodules/spwxmit_fast.vhd,VHDL,,comm_component_ent,false
simulation/submodules/streamtest.vhd,VHDL,,comm_component_ent,false
simulation/submodules/syncdff.vhd,VHDL,,comm_component_ent,false
simulation/submodules/spwstream.vhd,VHDL,,comm_component_ent,false
simulation/submodules/SPWC_CODEC_PKG.vhd,VHDL,,comm_component_ent,false
simulation/submodules/SPWC_CODEC.vhd,VHDL,,comm_component_ent,false
simulation/submodules/spw_backdoor_dc_fifo.vhd,VHDL,,comm_component_ent,false
simulation/submodules/SPWC_CODEC_LOOPBACK.vhd,VHDL,,comm_component_ent,false
simulation/submodules/spwc_clk100_codec_commands_dc_fifo.vhd,VHDL,,comm_component_ent,false
simulation/submodules/spwc_clk200_codec_commands_dc_fifo.vhd,VHDL,,comm_component_ent,false
simulation/submodules/SPWC_CODEC_CONTROLLER.vhd,VHDL,,comm_component_ent,false
simulation/submodules/SPWC_TOPFILE.vhd,VHDL,,comm_component_ent,false
simulation/submodules/TRAN_MM_REGISTERS_PKG.vhd,VHDL,,comm_component_ent,false
simulation/submodules/TRAN_BURST_REGISTERS_PKG.vhd,VHDL,,comm_component_ent,false
simulation/submodules/TRAN_AVS_DATA_SC_FIFO_PKG.vhd,VHDL,,comm_component_ent,false
simulation/submodules/tran_avs_sc_fifo.vhd,VHDL,,comm_component_ent,false
simulation/submodules/TRAN_AVS_DATA_SC_FIFO_INSTANTIATION.vhd,VHDL,,comm_component_ent,false
simulation/submodules/AVS_CONTROLLER_PKG.vhd,VHDL,,comm_component_ent,false
simulation/submodules/AVS_RX_CONTROLLER.vhd,VHDL,,comm_component_ent,false
simulation/submodules/AVS_TX_CONTROLLER.vhd,VHDL,,comm_component_ent,false
simulation/submodules/TRAN_BUS_SC_FIFO_PKG.vhd,VHDL,,comm_component_ent,false
simulation/submodules/tran_bus_sc_fifo.vhd,VHDL,,comm_component_ent,false
simulation/submodules/TRAN_BUS_SC_FIFO_INSTANTIATION.vhd,VHDL,,comm_component_ent,false
simulation/submodules/TRAN_BUS_CONTROLLER_PKG.vhd,VHDL,,comm_component_ent,false
simulation/submodules/TRAN_RX_BUS_CONTROLLER.vhd,VHDL,,comm_component_ent,false
simulation/submodules/TRAN_TX_BUS_CONTROLLER.vhd,VHDL,,comm_component_ent,false
simulation/submodules/TRAN_RX_INTERFACE_CONTROLLER.vhd,VHDL,,comm_component_ent,false
simulation/submodules/TRAN_TX_INTERFACE_CONTROLLER.vhd,VHDL,,comm_component_ent,false
simulation/submodules/TRAN_TOPFILE.vhd,VHDL,,comm_component_ent,false
simulation/submodules/COMM_MM_REGISTERS_PKG.vhd,VHDL,,comm_component_ent,false
simulation/submodules/COMM_BURST_REGISTERS_PKG.vhd,VHDL,,comm_component_ent,false
simulation/submodules/COMM_AVS_CONTROLLER_PKG.vhd,VHDL,,comm_component_ent,false
simulation/submodules/COMM_AVALON_MM_PKG.vhd,VHDL,,comm_component_ent,false
simulation/submodules/COMM_AVALON_BURST_PKG.vhd,VHDL,,comm_component_ent,false
simulation/submodules/COMM_PIPELINE_FIFO_PKG.vhd,VHDL,,comm_component_ent,false
simulation/submodules/comm_pipeline_sc_fifo.vhd,VHDL,,comm_component_ent,false
simulation/submodules/COMM_AVALON_MM_READ.vhd,VHDL,,comm_component_ent,false
simulation/submodules/COMM_AVALON_MM_WRITE.vhd,VHDL,,comm_component_ent,false
simulation/submodules/COMM_AVALON_BURST_READ.vhd,VHDL,,comm_component_ent,false
simulation/submodules/COMM_AVALON_BURST_WRITE.vhd,VHDL,,comm_component_ent,false
simulation/submodules/COMM_BUS_CONTROLLER_PKG.vhd,VHDL,,comm_component_ent,false
simulation/submodules/COMM_RX_BUS_CONTROLLER.vhd,VHDL,,comm_component_ent,false
simulation/submodules/COMM_TX_BUS_CONTROLLER.vhd,VHDL,,comm_component_ent,false
simulation/submodules/COMM_TOPFILE.vhd,VHDL,TOP_LEVEL_FILE,comm_component_ent,false
simulation/submodules/PGEN_AVALON_MM_PKG.vhd,VHDL,,pgen_component_ent,false
simulation/submodules/PGEN_MM_REGISTERS_PKG.vhd,VHDL,,pgen_component_ent,false
simulation/submodules/PGEN_AVALON_BURST_PKG.vhd,VHDL,,pgen_component_ent,false
simulation/submodules/PGEN_BURST_REGISTERS_PKG.vhd,VHDL,,pgen_component_ent,false
simulation/submodules/PGEN_PIPELINE_FIFO_PKG.vhd,VHDL,,pgen_component_ent,false
simulation/submodules/PGEN_CONTROLLER_PKG.vhd,VHDL,,pgen_component_ent,false
simulation/submodules/PGEN_PATTERN_PKG.vhd,VHDL,,pgen_component_ent,false
simulation/submodules/PGEN_DATA_FIFO_PKG.vhd,VHDL,,pgen_component_ent,false
simulation/submodules/PGEN_AVALON_MM_READ.vhd,VHDL,,pgen_component_ent,false
simulation/submodules/PGEN_AVALON_MM_WRITE.vhd,VHDL,,pgen_component_ent,false
simulation/submodules/pipeline_sc_fifo.vhd,VHDL,,pgen_component_ent,false
simulation/submodules/PGEN_AVALON_BURST_READ.vhd,VHDL,,pgen_component_ent,false
simulation/submodules/data_sc_fifo.vhd,VHDL,,pgen_component_ent,false
simulation/submodules/PGEN_CONTROLLER.vhd,VHDL,,pgen_component_ent,false
simulation/submodules/PGEN_TOPFILE.vhd,VHDL,TOP_LEVEL_FILE,pgen_component_ent,false
simulation/submodules/altera_avalon_mm_clock_crossing_bridge.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
simulation/submodules/altera_avalon_dc_fifo.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
simulation/submodules/altera_dcfifo_synchronizer_bundle.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
simulation/submodules/altera_std_synchronizer_nocut.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
simulation/submodules/MebX_Qsys_Project_Burst_descriptor_memory.hex,HEX,,MebX_Qsys_Project_Burst_descriptor_memory,false
simulation/submodules/MebX_Qsys_Project_Burst_descriptor_memory.v,VERILOG,,MebX_Qsys_Project_Burst_descriptor_memory,false
simulation/submodules/MebX_Qsys_Project_Burst_dma_DDR_M.v,VERILOG,,MebX_Qsys_Project_Burst_dma_DDR_M,false
simulation/submodules/MebX_Qsys_Project_Burst_jtag_uart_0.v,VERILOG,,MebX_Qsys_Project_Burst_jtag_uart_0,false
simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0.v,VERILOG,,MebX_Qsys_Project_Burst_nios2_gen2_0,false
simulation/submodules/MebX_Qsys_Project_Burst_onchip_memory.v,VERILOG,,MebX_Qsys_Project_Burst_onchip_memory,false
simulation/submodules/MebX_Qsys_Project_Burst_sysid_qsys.v,VERILOG,,MebX_Qsys_Project_Burst_sysid_qsys,false
simulation/submodules/MebX_Qsys_Project_Burst_timer_1ms.v,VERILOG,,MebX_Qsys_Project_Burst_timer_1ms,false
simulation/submodules/MebX_Qsys_Project_Burst_timer_1us.v,VERILOG,,MebX_Qsys_Project_Burst_timer_1us,false
simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0.v,VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_0,false
simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_1.v,VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_1,false
simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2.v,VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_2,false
simulation/submodules/MebX_Qsys_Project_Burst_irq_mapper.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_Burst_irq_mapper,false
simulation/submodules/altera_irq_clock_crosser.sv,SYSTEM_VERILOG,,altera_irq_clock_crosser,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/dispatcher.v,VERILOG,,dispatcher,false
simulation/submodules/descriptor_buffers.v,VERILOG,,dispatcher,false
simulation/submodules/csr_block.v,VERILOG,,dispatcher,false
simulation/submodules/response_block.v,VERILOG,,dispatcher,false
simulation/submodules/fifo_with_byteenables.v,VERILOG,,dispatcher,false
simulation/submodules/read_signal_breakout.v,VERILOG,,dispatcher,false
simulation/submodules/write_signal_breakout.v,VERILOG,,dispatcher,false
simulation/submodules/read_master.v,VERILOG,,read_master,false
simulation/submodules/MM_to_ST_Adapter.v,VERILOG,,read_master,false
simulation/submodules/read_burst_control.v,VERILOG,,read_master,false
simulation/submodules/write_master.v,VERILOG,,write_master,false
simulation/submodules/byte_enable_generator.v,VERILOG,,write_master,false
simulation/submodules/ST_to_MM_Adapter.v,VERILOG,,write_master,false
simulation/submodules/write_burst_control.v,VERILOG,,write_master,false
simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu.sdc,SDC,,MebX_Qsys_Project_Burst_nios2_gen2_0_cpu,false
simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu.vo,VERILOG,,MebX_Qsys_Project_Burst_nios2_gen2_0_cpu,false
simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_bht_ram.dat,DAT,,MebX_Qsys_Project_Burst_nios2_gen2_0_cpu,false
simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_bht_ram.hex,HEX,,MebX_Qsys_Project_Burst_nios2_gen2_0_cpu,false
simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_bht_ram.mif,MIF,,MebX_Qsys_Project_Burst_nios2_gen2_0_cpu,false
simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,MebX_Qsys_Project_Burst_nios2_gen2_0_cpu,false
simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,MebX_Qsys_Project_Burst_nios2_gen2_0_cpu,false
simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,MebX_Qsys_Project_Burst_nios2_gen2_0_cpu,false
simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_ic_tag_ram.dat,DAT,,MebX_Qsys_Project_Burst_nios2_gen2_0_cpu,false
simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_ic_tag_ram.hex,HEX,,MebX_Qsys_Project_Burst_nios2_gen2_0_cpu,false
simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_ic_tag_ram.mif,MIF,,MebX_Qsys_Project_Burst_nios2_gen2_0_cpu,false
simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_mult_cell.v,VERILOG,,MebX_Qsys_Project_Burst_nios2_gen2_0_cpu,false
simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,MebX_Qsys_Project_Burst_nios2_gen2_0_cpu,false
simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,MebX_Qsys_Project_Burst_nios2_gen2_0_cpu,false
simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,MebX_Qsys_Project_Burst_nios2_gen2_0_cpu,false
simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,MebX_Qsys_Project_Burst_nios2_gen2_0_cpu,false
simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,MebX_Qsys_Project_Burst_nios2_gen2_0_cpu,false
simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,MebX_Qsys_Project_Burst_nios2_gen2_0_cpu,false
simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,MebX_Qsys_Project_Burst_nios2_gen2_0_cpu,false
simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,MebX_Qsys_Project_Burst_nios2_gen2_0_cpu,false
simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,MebX_Qsys_Project_Burst_nios2_gen2_0_cpu,false
simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,MebX_Qsys_Project_Burst_nios2_gen2_0_cpu,false
simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_test_bench.v,VERILOG,,MebX_Qsys_Project_Burst_nios2_gen2_0_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_0_router,false
simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_0_router_001,false
simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_0_router_002,false
simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_007.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_0_router_007,false
simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_008.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_0_router_008,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_demux,false
simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux,false
simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux_005.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux_005,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux_005,false
simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux,false
simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux_005.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux_005,false
simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_mux,false
simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_006.vhd,VHDL,,MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_006,false
simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_router.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_1_router,false
simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_router_001.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_1_router_001,false
simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_cmd_demux.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_1_cmd_demux,false
simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_cmd_mux.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_1_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_1_cmd_mux,false
simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_rsp_demux.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_1_rsp_demux,false
simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_rsp_mux.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_1_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_1_rsp_mux,false
simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_router.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_2_router,false
simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_router_001.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_2_router_001,false
simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_router_002.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_2_router_002,false
simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_router_003.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_2_router_003,false
simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_demux.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_demux,false
simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_demux_001.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_demux_001,false
simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_mux.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_mux,false
simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_mux_001.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_mux_001,false
simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_rsp_demux.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_2_rsp_demux,false
simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_rsp_mux.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_2_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_2_rsp_mux,false
simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_rsp_mux_001.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_2_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_2_rsp_mux_001,false
simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_avalon_st_adapter.vhd,VHDL,,MebX_Qsys_Project_Burst_mm_interconnect_2_avalon_st_adapter,false
simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0,false
simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,MebX_Qsys_Project_Burst_mm_interconnect_2_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
MebX_Qsys_Project_Burst.Communication_Module_A,comm_component_ent
MebX_Qsys_Project_Burst.Pattern_Generator_A,pgen_component_ent
MebX_Qsys_Project_Burst.clock_bridge_afi_50,altera_avalon_mm_clock_crossing_bridge
MebX_Qsys_Project_Burst.descriptor_memory,MebX_Qsys_Project_Burst_descriptor_memory
MebX_Qsys_Project_Burst.dma_DDR_M,MebX_Qsys_Project_Burst_dma_DDR_M
MebX_Qsys_Project_Burst.dma_DDR_M.dispatcher_internal,dispatcher
MebX_Qsys_Project_Burst.dma_DDR_M.read_mstr_internal,read_master
MebX_Qsys_Project_Burst.dma_DDR_M.write_mstr_internal,write_master
MebX_Qsys_Project_Burst.jtag_uart_0,MebX_Qsys_Project_Burst_jtag_uart_0
MebX_Qsys_Project_Burst.nios2_gen2_0,MebX_Qsys_Project_Burst_nios2_gen2_0
MebX_Qsys_Project_Burst.nios2_gen2_0.cpu,MebX_Qsys_Project_Burst_nios2_gen2_0_cpu
MebX_Qsys_Project_Burst.onchip_memory,MebX_Qsys_Project_Burst_onchip_memory
MebX_Qsys_Project_Burst.sysid_qsys,MebX_Qsys_Project_Burst_sysid_qsys
MebX_Qsys_Project_Burst.timer_1ms,MebX_Qsys_Project_Burst_timer_1ms
MebX_Qsys_Project_Burst.timer_1us,MebX_Qsys_Project_Burst_timer_1us
MebX_Qsys_Project_Burst.mm_interconnect_0,MebX_Qsys_Project_Burst_mm_interconnect_0
MebX_Qsys_Project_Burst.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
MebX_Qsys_Project_Burst.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
MebX_Qsys_Project_Burst.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
MebX_Qsys_Project_Burst.mm_interconnect_0.Pattern_Generator_A_avalon_mm_registers_slave_translator,altera_merlin_slave_translator
MebX_Qsys_Project_Burst.mm_interconnect_0.Communication_Module_A_avalon_mm_registers_slave_translator,altera_merlin_slave_translator
MebX_Qsys_Project_Burst.mm_interconnect_0.sysid_qsys_control_slave_translator,altera_merlin_slave_translator
MebX_Qsys_Project_Burst.mm_interconnect_0.dma_DDR_M_csr_translator,altera_merlin_slave_translator
MebX_Qsys_Project_Burst.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
MebX_Qsys_Project_Burst.mm_interconnect_0.dma_DDR_M_descriptor_slave_translator,altera_merlin_slave_translator
MebX_Qsys_Project_Burst.mm_interconnect_0.clock_bridge_afi_50_s0_translator,altera_merlin_slave_translator
MebX_Qsys_Project_Burst.mm_interconnect_0.onchip_memory_s1_translator,altera_merlin_slave_translator
MebX_Qsys_Project_Burst.mm_interconnect_0.descriptor_memory_s1_translator,altera_merlin_slave_translator
MebX_Qsys_Project_Burst.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
MebX_Qsys_Project_Burst.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
MebX_Qsys_Project_Burst.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
MebX_Qsys_Project_Burst.mm_interconnect_0.Pattern_Generator_A_avalon_mm_registers_slave_agent,altera_merlin_slave_agent
MebX_Qsys_Project_Burst.mm_interconnect_0.Communication_Module_A_avalon_mm_registers_slave_agent,altera_merlin_slave_agent
MebX_Qsys_Project_Burst.mm_interconnect_0.sysid_qsys_control_slave_agent,altera_merlin_slave_agent
MebX_Qsys_Project_Burst.mm_interconnect_0.dma_DDR_M_csr_agent,altera_merlin_slave_agent
MebX_Qsys_Project_Burst.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
MebX_Qsys_Project_Burst.mm_interconnect_0.dma_DDR_M_descriptor_slave_agent,altera_merlin_slave_agent
MebX_Qsys_Project_Burst.mm_interconnect_0.clock_bridge_afi_50_s0_agent,altera_merlin_slave_agent
MebX_Qsys_Project_Burst.mm_interconnect_0.onchip_memory_s1_agent,altera_merlin_slave_agent
MebX_Qsys_Project_Burst.mm_interconnect_0.descriptor_memory_s1_agent,altera_merlin_slave_agent
MebX_Qsys_Project_Burst.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
MebX_Qsys_Project_Burst.mm_interconnect_0.Pattern_Generator_A_avalon_mm_registers_slave_agent_rsp_fifo,altera_avalon_sc_fifo
MebX_Qsys_Project_Burst.mm_interconnect_0.Communication_Module_A_avalon_mm_registers_slave_agent_rsp_fifo,altera_avalon_sc_fifo
MebX_Qsys_Project_Burst.mm_interconnect_0.sysid_qsys_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
MebX_Qsys_Project_Burst.mm_interconnect_0.dma_DDR_M_csr_agent_rsp_fifo,altera_avalon_sc_fifo
MebX_Qsys_Project_Burst.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
MebX_Qsys_Project_Burst.mm_interconnect_0.dma_DDR_M_descriptor_slave_agent_rsp_fifo,altera_avalon_sc_fifo
MebX_Qsys_Project_Burst.mm_interconnect_0.dma_DDR_M_descriptor_slave_agent_rdata_fifo,altera_avalon_sc_fifo
MebX_Qsys_Project_Burst.mm_interconnect_0.clock_bridge_afi_50_s0_agent_rsp_fifo,altera_avalon_sc_fifo
MebX_Qsys_Project_Burst.mm_interconnect_0.onchip_memory_s1_agent_rsp_fifo,altera_avalon_sc_fifo
MebX_Qsys_Project_Burst.mm_interconnect_0.descriptor_memory_s1_agent_rsp_fifo,altera_avalon_sc_fifo
MebX_Qsys_Project_Burst.mm_interconnect_0.router,MebX_Qsys_Project_Burst_mm_interconnect_0_router
MebX_Qsys_Project_Burst.mm_interconnect_0.router_001,MebX_Qsys_Project_Burst_mm_interconnect_0_router_001
MebX_Qsys_Project_Burst.mm_interconnect_0.router_002,MebX_Qsys_Project_Burst_mm_interconnect_0_router_002
MebX_Qsys_Project_Burst.mm_interconnect_0.router_003,MebX_Qsys_Project_Burst_mm_interconnect_0_router_002
MebX_Qsys_Project_Burst.mm_interconnect_0.router_004,MebX_Qsys_Project_Burst_mm_interconnect_0_router_002
MebX_Qsys_Project_Burst.mm_interconnect_0.router_005,MebX_Qsys_Project_Burst_mm_interconnect_0_router_002
MebX_Qsys_Project_Burst.mm_interconnect_0.router_006,MebX_Qsys_Project_Burst_mm_interconnect_0_router_002
MebX_Qsys_Project_Burst.mm_interconnect_0.router_009,MebX_Qsys_Project_Burst_mm_interconnect_0_router_002
MebX_Qsys_Project_Burst.mm_interconnect_0.router_011,MebX_Qsys_Project_Burst_mm_interconnect_0_router_002
MebX_Qsys_Project_Burst.mm_interconnect_0.router_007,MebX_Qsys_Project_Burst_mm_interconnect_0_router_007
MebX_Qsys_Project_Burst.mm_interconnect_0.router_010,MebX_Qsys_Project_Burst_mm_interconnect_0_router_007
MebX_Qsys_Project_Burst.mm_interconnect_0.router_008,MebX_Qsys_Project_Burst_mm_interconnect_0_router_008
MebX_Qsys_Project_Burst.mm_interconnect_0.nios2_gen2_0_instruction_master_limiter,altera_merlin_traffic_limiter
MebX_Qsys_Project_Burst.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_burst_adapter,altera_merlin_burst_adapter
MebX_Qsys_Project_Burst.mm_interconnect_0.onchip_memory_s1_burst_adapter,altera_merlin_burst_adapter
MebX_Qsys_Project_Burst.mm_interconnect_0.cmd_demux,MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_demux
MebX_Qsys_Project_Burst.mm_interconnect_0.cmd_demux_001,MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_demux_001
MebX_Qsys_Project_Burst.mm_interconnect_0.cmd_mux,MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux
MebX_Qsys_Project_Burst.mm_interconnect_0.cmd_mux_001,MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux
MebX_Qsys_Project_Burst.mm_interconnect_0.cmd_mux_002,MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux
MebX_Qsys_Project_Burst.mm_interconnect_0.cmd_mux_003,MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux
MebX_Qsys_Project_Burst.mm_interconnect_0.cmd_mux_004,MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux
MebX_Qsys_Project_Burst.mm_interconnect_0.cmd_mux_006,MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux
MebX_Qsys_Project_Burst.mm_interconnect_0.cmd_mux_007,MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux
MebX_Qsys_Project_Burst.mm_interconnect_0.cmd_mux_009,MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux
MebX_Qsys_Project_Burst.mm_interconnect_0.cmd_mux_005,MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux_005
MebX_Qsys_Project_Burst.mm_interconnect_0.cmd_mux_008,MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux_005
MebX_Qsys_Project_Burst.mm_interconnect_0.rsp_demux,MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux
MebX_Qsys_Project_Burst.mm_interconnect_0.rsp_demux_001,MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux
MebX_Qsys_Project_Burst.mm_interconnect_0.rsp_demux_002,MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux
MebX_Qsys_Project_Burst.mm_interconnect_0.rsp_demux_003,MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux
MebX_Qsys_Project_Burst.mm_interconnect_0.rsp_demux_004,MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux
MebX_Qsys_Project_Burst.mm_interconnect_0.rsp_demux_006,MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux
MebX_Qsys_Project_Burst.mm_interconnect_0.rsp_demux_007,MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux
MebX_Qsys_Project_Burst.mm_interconnect_0.rsp_demux_009,MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux
MebX_Qsys_Project_Burst.mm_interconnect_0.rsp_demux_005,MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux_005
MebX_Qsys_Project_Burst.mm_interconnect_0.rsp_demux_008,MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux_005
MebX_Qsys_Project_Burst.mm_interconnect_0.rsp_mux,MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_mux
MebX_Qsys_Project_Burst.mm_interconnect_0.rsp_mux_001,MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_mux_001
MebX_Qsys_Project_Burst.mm_interconnect_0.dma_DDR_M_descriptor_slave_cmd_width_adapter,altera_merlin_width_adapter
MebX_Qsys_Project_Burst.mm_interconnect_0.dma_DDR_M_descriptor_slave_rsp_width_adapter,altera_merlin_width_adapter
MebX_Qsys_Project_Burst.mm_interconnect_0.avalon_st_adapter,MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter
MebX_Qsys_Project_Burst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_error_adapter_0
MebX_Qsys_Project_Burst.mm_interconnect_0.avalon_st_adapter_001,MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter
MebX_Qsys_Project_Burst.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_error_adapter_0
MebX_Qsys_Project_Burst.mm_interconnect_0.avalon_st_adapter_002,MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter
MebX_Qsys_Project_Burst.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_error_adapter_0
MebX_Qsys_Project_Burst.mm_interconnect_0.avalon_st_adapter_003,MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter
MebX_Qsys_Project_Burst.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_error_adapter_0
MebX_Qsys_Project_Burst.mm_interconnect_0.avalon_st_adapter_004,MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter
MebX_Qsys_Project_Burst.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_error_adapter_0
MebX_Qsys_Project_Burst.mm_interconnect_0.avalon_st_adapter_005,MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter
MebX_Qsys_Project_Burst.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_error_adapter_0
MebX_Qsys_Project_Burst.mm_interconnect_0.avalon_st_adapter_007,MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter
MebX_Qsys_Project_Burst.mm_interconnect_0.avalon_st_adapter_007.error_adapter_0,MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_error_adapter_0
MebX_Qsys_Project_Burst.mm_interconnect_0.avalon_st_adapter_008,MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter
MebX_Qsys_Project_Burst.mm_interconnect_0.avalon_st_adapter_008.error_adapter_0,MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_error_adapter_0
MebX_Qsys_Project_Burst.mm_interconnect_0.avalon_st_adapter_009,MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter
MebX_Qsys_Project_Burst.mm_interconnect_0.avalon_st_adapter_009.error_adapter_0,MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_error_adapter_0
MebX_Qsys_Project_Burst.mm_interconnect_0.avalon_st_adapter_006,MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_006
MebX_Qsys_Project_Burst.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
MebX_Qsys_Project_Burst.mm_interconnect_1,MebX_Qsys_Project_Burst_mm_interconnect_1
MebX_Qsys_Project_Burst.mm_interconnect_1.clock_bridge_afi_50_m0_translator,altera_merlin_master_translator
MebX_Qsys_Project_Burst.mm_interconnect_1.timer_1ms_s1_translator,altera_merlin_slave_translator
MebX_Qsys_Project_Burst.mm_interconnect_1.timer_1us_s1_translator,altera_merlin_slave_translator
MebX_Qsys_Project_Burst.mm_interconnect_1.clock_bridge_afi_50_m0_agent,altera_merlin_master_agent
MebX_Qsys_Project_Burst.mm_interconnect_1.timer_1ms_s1_agent,altera_merlin_slave_agent
MebX_Qsys_Project_Burst.mm_interconnect_1.timer_1us_s1_agent,altera_merlin_slave_agent
MebX_Qsys_Project_Burst.mm_interconnect_1.timer_1ms_s1_agent_rsp_fifo,altera_avalon_sc_fifo
MebX_Qsys_Project_Burst.mm_interconnect_1.timer_1us_s1_agent_rsp_fifo,altera_avalon_sc_fifo
MebX_Qsys_Project_Burst.mm_interconnect_1.router,MebX_Qsys_Project_Burst_mm_interconnect_1_router
MebX_Qsys_Project_Burst.mm_interconnect_1.router_001,MebX_Qsys_Project_Burst_mm_interconnect_1_router_001
MebX_Qsys_Project_Burst.mm_interconnect_1.router_002,MebX_Qsys_Project_Burst_mm_interconnect_1_router_001
MebX_Qsys_Project_Burst.mm_interconnect_1.clock_bridge_afi_50_m0_limiter,altera_merlin_traffic_limiter
MebX_Qsys_Project_Burst.mm_interconnect_1.cmd_demux,MebX_Qsys_Project_Burst_mm_interconnect_1_cmd_demux
MebX_Qsys_Project_Burst.mm_interconnect_1.cmd_mux,MebX_Qsys_Project_Burst_mm_interconnect_1_cmd_mux
MebX_Qsys_Project_Burst.mm_interconnect_1.cmd_mux_001,MebX_Qsys_Project_Burst_mm_interconnect_1_cmd_mux
MebX_Qsys_Project_Burst.mm_interconnect_1.rsp_demux,MebX_Qsys_Project_Burst_mm_interconnect_1_rsp_demux
MebX_Qsys_Project_Burst.mm_interconnect_1.rsp_demux_001,MebX_Qsys_Project_Burst_mm_interconnect_1_rsp_demux
MebX_Qsys_Project_Burst.mm_interconnect_1.rsp_mux,MebX_Qsys_Project_Burst_mm_interconnect_1_rsp_mux
MebX_Qsys_Project_Burst.mm_interconnect_1.avalon_st_adapter,MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter
MebX_Qsys_Project_Burst.mm_interconnect_1.avalon_st_adapter.error_adapter_0,MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_error_adapter_0
MebX_Qsys_Project_Burst.mm_interconnect_1.avalon_st_adapter_001,MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter
MebX_Qsys_Project_Burst.mm_interconnect_1.avalon_st_adapter_001.error_adapter_0,MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_error_adapter_0
MebX_Qsys_Project_Burst.mm_interconnect_2,MebX_Qsys_Project_Burst_mm_interconnect_2
MebX_Qsys_Project_Burst.mm_interconnect_2.dma_DDR_M_mm_read_translator,altera_merlin_master_translator
MebX_Qsys_Project_Burst.mm_interconnect_2.dma_DDR_M_mm_write_translator,altera_merlin_master_translator
MebX_Qsys_Project_Burst.mm_interconnect_2.Communication_Module_A_avalon_mm_data_slave_translator,altera_merlin_slave_translator
MebX_Qsys_Project_Burst.mm_interconnect_2.Pattern_Generator_A_avalon_mm_data_slave_translator,altera_merlin_slave_translator
MebX_Qsys_Project_Burst.mm_interconnect_2.dma_DDR_M_mm_read_agent,altera_merlin_master_agent
MebX_Qsys_Project_Burst.mm_interconnect_2.dma_DDR_M_mm_write_agent,altera_merlin_master_agent
MebX_Qsys_Project_Burst.mm_interconnect_2.Communication_Module_A_avalon_mm_data_slave_agent,altera_merlin_slave_agent
MebX_Qsys_Project_Burst.mm_interconnect_2.Pattern_Generator_A_avalon_mm_data_slave_agent,altera_merlin_slave_agent
MebX_Qsys_Project_Burst.mm_interconnect_2.Communication_Module_A_avalon_mm_data_slave_agent_rsp_fifo,altera_avalon_sc_fifo
MebX_Qsys_Project_Burst.mm_interconnect_2.Pattern_Generator_A_avalon_mm_data_slave_agent_rsp_fifo,altera_avalon_sc_fifo
MebX_Qsys_Project_Burst.mm_interconnect_2.router,MebX_Qsys_Project_Burst_mm_interconnect_2_router
MebX_Qsys_Project_Burst.mm_interconnect_2.router_001,MebX_Qsys_Project_Burst_mm_interconnect_2_router_001
MebX_Qsys_Project_Burst.mm_interconnect_2.router_002,MebX_Qsys_Project_Burst_mm_interconnect_2_router_002
MebX_Qsys_Project_Burst.mm_interconnect_2.router_003,MebX_Qsys_Project_Burst_mm_interconnect_2_router_003
MebX_Qsys_Project_Burst.mm_interconnect_2.dma_DDR_M_mm_read_limiter,altera_merlin_traffic_limiter
MebX_Qsys_Project_Burst.mm_interconnect_2.cmd_demux,MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_demux
MebX_Qsys_Project_Burst.mm_interconnect_2.cmd_demux_001,MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_demux_001
MebX_Qsys_Project_Burst.mm_interconnect_2.rsp_demux_001,MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_demux_001
MebX_Qsys_Project_Burst.mm_interconnect_2.cmd_mux,MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_mux
MebX_Qsys_Project_Burst.mm_interconnect_2.cmd_mux_001,MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_mux_001
MebX_Qsys_Project_Burst.mm_interconnect_2.rsp_demux,MebX_Qsys_Project_Burst_mm_interconnect_2_rsp_demux
MebX_Qsys_Project_Burst.mm_interconnect_2.rsp_mux,MebX_Qsys_Project_Burst_mm_interconnect_2_rsp_mux
MebX_Qsys_Project_Burst.mm_interconnect_2.rsp_mux_001,MebX_Qsys_Project_Burst_mm_interconnect_2_rsp_mux_001
MebX_Qsys_Project_Burst.mm_interconnect_2.avalon_st_adapter,MebX_Qsys_Project_Burst_mm_interconnect_2_avalon_st_adapter
MebX_Qsys_Project_Burst.mm_interconnect_2.avalon_st_adapter.error_adapter_0,MebX_Qsys_Project_Burst_mm_interconnect_2_avalon_st_adapter_error_adapter_0
MebX_Qsys_Project_Burst.mm_interconnect_2.avalon_st_adapter_001,MebX_Qsys_Project_Burst_mm_interconnect_2_avalon_st_adapter
MebX_Qsys_Project_Burst.mm_interconnect_2.avalon_st_adapter_001.error_adapter_0,MebX_Qsys_Project_Burst_mm_interconnect_2_avalon_st_adapter_error_adapter_0
MebX_Qsys_Project_Burst.irq_mapper,MebX_Qsys_Project_Burst_irq_mapper
MebX_Qsys_Project_Burst.irq_synchronizer,altera_irq_clock_crosser
MebX_Qsys_Project_Burst.irq_synchronizer_001,altera_irq_clock_crosser
MebX_Qsys_Project_Burst.rst_controller,altera_reset_controller
MebX_Qsys_Project_Burst.rst_controller_001,altera_reset_controller
MebX_Qsys_Project_Burst.rst_controller_002,altera_reset_controller
MebX_Qsys_Project_Burst.rst_controller_003,altera_reset_controller
MebX_Qsys_Project_Burst.rst_controller,altera_reset_controller
MebX_Qsys_Project_Burst.rst_controller_001,altera_reset_controller
MebX_Qsys_Project_Burst.rst_controller_002,altera_reset_controller
