#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Tue Jun 30 10:46:41 2015
# Process ID: 10351
# Log file: /home/zynquser/Angle_Encoder_Hardware_2/Angle_Encoder_Hardware_2.runs/impl_1/Angle_Block_Design_2_wrapper.vdi
# Journal file: /home/zynquser/Angle_Encoder_Hardware_2/Angle_Encoder_Hardware_2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source Angle_Block_Design_2_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/zynquser/Angle_Encoder_Hardware_2/Angle_Encoder_Hardware_2.srcs/sources_1/bd/Angle_Block_Design_2/ip/Angle_Block_Design_2_processing_system7_0_0/Angle_Block_Design_2_processing_system7_0_0.xdc] for cell 'Angle_Block_Design_2_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/zynquser/Angle_Encoder_Hardware_2/Angle_Encoder_Hardware_2.srcs/sources_1/bd/Angle_Block_Design_2/ip/Angle_Block_Design_2_processing_system7_0_0/Angle_Block_Design_2_processing_system7_0_0.xdc] for cell 'Angle_Block_Design_2_i/processing_system7_0/inst'
Parsing XDC File [/home/zynquser/Angle_Encoder_Hardware_2/Angle_Encoder_Hardware_2.srcs/sources_1/bd/Angle_Block_Design_2/ip/Angle_Block_Design_2_axi_gpio_0_0/Angle_Block_Design_2_axi_gpio_0_0_board.xdc] for cell 'Angle_Block_Design_2_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/zynquser/Angle_Encoder_Hardware_2/Angle_Encoder_Hardware_2.srcs/sources_1/bd/Angle_Block_Design_2/ip/Angle_Block_Design_2_axi_gpio_0_0/Angle_Block_Design_2_axi_gpio_0_0_board.xdc] for cell 'Angle_Block_Design_2_i/axi_gpio_0/U0'
Parsing XDC File [/home/zynquser/Angle_Encoder_Hardware_2/Angle_Encoder_Hardware_2.srcs/sources_1/bd/Angle_Block_Design_2/ip/Angle_Block_Design_2_axi_gpio_0_0/Angle_Block_Design_2_axi_gpio_0_0.xdc] for cell 'Angle_Block_Design_2_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/zynquser/Angle_Encoder_Hardware_2/Angle_Encoder_Hardware_2.srcs/sources_1/bd/Angle_Block_Design_2/ip/Angle_Block_Design_2_axi_gpio_0_0/Angle_Block_Design_2_axi_gpio_0_0.xdc] for cell 'Angle_Block_Design_2_i/axi_gpio_0/U0'
Parsing XDC File [/home/zynquser/Angle_Encoder_Hardware_2/Angle_Encoder_Hardware_2.srcs/sources_1/bd/Angle_Block_Design_2/ip/Angle_Block_Design_2_rst_processing_system7_0_100M_0/Angle_Block_Design_2_rst_processing_system7_0_100M_0_board.xdc] for cell 'Angle_Block_Design_2_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/zynquser/Angle_Encoder_Hardware_2/Angle_Encoder_Hardware_2.srcs/sources_1/bd/Angle_Block_Design_2/ip/Angle_Block_Design_2_rst_processing_system7_0_100M_0/Angle_Block_Design_2_rst_processing_system7_0_100M_0_board.xdc] for cell 'Angle_Block_Design_2_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/zynquser/Angle_Encoder_Hardware_2/Angle_Encoder_Hardware_2.srcs/sources_1/bd/Angle_Block_Design_2/ip/Angle_Block_Design_2_rst_processing_system7_0_100M_0/Angle_Block_Design_2_rst_processing_system7_0_100M_0.xdc] for cell 'Angle_Block_Design_2_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/zynquser/Angle_Encoder_Hardware_2/Angle_Encoder_Hardware_2.srcs/sources_1/bd/Angle_Block_Design_2/ip/Angle_Block_Design_2_rst_processing_system7_0_100M_0/Angle_Block_Design_2_rst_processing_system7_0_100M_0.xdc] for cell 'Angle_Block_Design_2_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/zynquser/Angle_Encoder_Hardware_2/Angle_Encoder_Hardware_2.srcs/sources_1/bd/Angle_Block_Design_2/ip/Angle_Block_Design_2_axi_gpio_1_0/Angle_Block_Design_2_axi_gpio_1_0_board.xdc] for cell 'Angle_Block_Design_2_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/zynquser/Angle_Encoder_Hardware_2/Angle_Encoder_Hardware_2.srcs/sources_1/bd/Angle_Block_Design_2/ip/Angle_Block_Design_2_axi_gpio_1_0/Angle_Block_Design_2_axi_gpio_1_0_board.xdc] for cell 'Angle_Block_Design_2_i/axi_gpio_1/U0'
Parsing XDC File [/home/zynquser/Angle_Encoder_Hardware_2/Angle_Encoder_Hardware_2.srcs/sources_1/bd/Angle_Block_Design_2/ip/Angle_Block_Design_2_axi_gpio_1_0/Angle_Block_Design_2_axi_gpio_1_0.xdc] for cell 'Angle_Block_Design_2_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/zynquser/Angle_Encoder_Hardware_2/Angle_Encoder_Hardware_2.srcs/sources_1/bd/Angle_Block_Design_2/ip/Angle_Block_Design_2_axi_gpio_1_0/Angle_Block_Design_2_axi_gpio_1_0.xdc] for cell 'Angle_Block_Design_2_i/axi_gpio_1/U0'
Parsing XDC File [/home/zynquser/Angle_Encoder_Hardware_2/Angle_Encoder_Hardware_2.srcs/sources_1/bd/Angle_Block_Design_2/ip/Angle_Block_Design_2_axi_gpio_2_0/Angle_Block_Design_2_axi_gpio_2_0_board.xdc] for cell 'Angle_Block_Design_2_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/zynquser/Angle_Encoder_Hardware_2/Angle_Encoder_Hardware_2.srcs/sources_1/bd/Angle_Block_Design_2/ip/Angle_Block_Design_2_axi_gpio_2_0/Angle_Block_Design_2_axi_gpio_2_0_board.xdc] for cell 'Angle_Block_Design_2_i/axi_gpio_2/U0'
Parsing XDC File [/home/zynquser/Angle_Encoder_Hardware_2/Angle_Encoder_Hardware_2.srcs/sources_1/bd/Angle_Block_Design_2/ip/Angle_Block_Design_2_axi_gpio_2_0/Angle_Block_Design_2_axi_gpio_2_0.xdc] for cell 'Angle_Block_Design_2_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/zynquser/Angle_Encoder_Hardware_2/Angle_Encoder_Hardware_2.srcs/sources_1/bd/Angle_Block_Design_2/ip/Angle_Block_Design_2_axi_gpio_2_0/Angle_Block_Design_2_axi_gpio_2_0.xdc] for cell 'Angle_Block_Design_2_i/axi_gpio_2/U0'
Parsing XDC File [/home/zynquser/Angle_Encoder_Hardware_2/Angle_Encoder_Hardware_2.srcs/constrs_1/new/Angle_Block_Design_2_wrapper.xdc]
WARNING: [Vivado 12-584] No ports matched 'encoder_pins_tri_io[1]'. [/home/zynquser/Angle_Encoder_Hardware_2/Angle_Encoder_Hardware_2.srcs/constrs_1/new/Angle_Block_Design_2_wrapper.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zynquser/Angle_Encoder_Hardware_2/Angle_Encoder_Hardware_2.srcs/constrs_1/new/Angle_Block_Design_2_wrapper.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pins_tri_io[0]'. [/home/zynquser/Angle_Encoder_Hardware_2/Angle_Encoder_Hardware_2.srcs/constrs_1/new/Angle_Block_Design_2_wrapper.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zynquser/Angle_Encoder_Hardware_2/Angle_Encoder_Hardware_2.srcs/constrs_1/new/Angle_Block_Design_2_wrapper.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pins_tri_io[1]'. [/home/zynquser/Angle_Encoder_Hardware_2/Angle_Encoder_Hardware_2.srcs/constrs_1/new/Angle_Block_Design_2_wrapper.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zynquser/Angle_Encoder_Hardware_2/Angle_Encoder_Hardware_2.srcs/constrs_1/new/Angle_Block_Design_2_wrapper.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'encoder_pins_tri_io[0]'. [/home/zynquser/Angle_Encoder_Hardware_2/Angle_Encoder_Hardware_2.srcs/constrs_1/new/Angle_Block_Design_2_wrapper.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zynquser/Angle_Encoder_Hardware_2/Angle_Encoder_Hardware_2.srcs/constrs_1/new/Angle_Block_Design_2_wrapper.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
Finished Parsing XDC File [/home/zynquser/Angle_Encoder_Hardware_2/Angle_Encoder_Hardware_2.srcs/constrs_1/new/Angle_Block_Design_2_wrapper.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 1169.031 ; gain = 260.980 ; free physical = 469 ; free virtual = 8559
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1187.945 ; gain = 2.945 ; free physical = 467 ; free virtual = 8557
