# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do SAD_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/SAD/AbsSubtractor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:13 on Jun 25,2024
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/SAD/AbsSubtractor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AbsSubtractor
# -- Compiling architecture Behavioral of AbsSubtractor
# End time: 21:10:13 on Jun 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/18.1/SAD/Adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:13 on Jun 25,2024
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/SAD/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture Behavioral of Adder
# End time: 21:10:13 on Jun 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/18.1/SAD/comparator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:13 on Jun 25,2024
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/SAD/comparator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity comparator
# -- Compiling architecture Behavioral of comparator
# End time: 21:10:13 on Jun 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/18.1/SAD/Controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:13 on Jun 25,2024
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/SAD/Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Controller
# -- Compiling architecture RTL of Controller
# End time: 21:10:13 on Jun 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/18.1/SAD/counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:13 on Jun 25,2024
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/SAD/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity counter
# -- Compiling architecture behav of counter
# End time: 21:10:13 on Jun 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/18.1/SAD/dpmem.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:13 on Jun 25,2024
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/SAD/dpmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity dpmem
# -- Compiling architecture dpmem_arch of dpmem
# End time: 21:10:13 on Jun 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/18.1/SAD/Multiplier.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:13 on Jun 25,2024
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/SAD/Multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Multiplier
# -- Compiling architecture Behavioral of Multiplier
# End time: 21:10:13 on Jun 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/18.1/SAD/mux2to1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:13 on Jun 25,2024
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/SAD/mux2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 21:10:13 on Jun 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/18.1/SAD/Mylib.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:13 on Jun 25,2024
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/SAD/Mylib.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package Mylib
# End time: 21:10:13 on Jun 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/18.1/SAD/SAD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:13 on Jun 25,2024
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/SAD/SAD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Mylib
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SAD
# -- Compiling architecture RTL of SAD
# End time: 21:10:13 on Jun 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/18.1/SAD/datapath.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:14 on Jun 25,2024
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/SAD/datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Mylib
# -- Compiling entity datapath
# -- Compiling architecture RTL of datapath
# End time: 21:10:14 on Jun 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/SAD/SAD_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:14 on Jun 25,2024
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/SAD/SAD_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sad_tb
# -- Compiling architecture arch_tb of sad_tb
# End time: 21:10:14 on Jun 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  SAD_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" SAD_tb 
# Start time: 21:10:15 on Jun 25,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sad_tb(arch_tb)
# Loading work.mylib
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sad(rtl)
# Loading work.controller(rtl)
# Loading work.datapath(rtl)
# Loading work.comparator(behavioral)
# Loading work.multiplier(behavioral)
# Loading work.mux2to1(behavior)
# Loading work.adder(behavioral)
# Loading work.abssubtractor(behavioral)
# Loading work.counter(behav)
# Loading ieee.std_logic_signed(body)
# Loading work.dpmem(dpmem_arch)
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: P50  Hostname: HUYNHCODEDAO  ProcessID: 19840
#           Attempting to use alternate WLF file "./wlft8mv5by".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8mv5by
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /sad_tb/uut/DATAPATH_UNIT/ABSSUB
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /sad_tb/uut/DATAPATH_UNIT/MULTIPLIERi
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /sad_tb/uut/DATAPATH_UNIT/COMPARATORJ
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /sad_tb/uut/DATAPATH_UNIT/COMPARATORI
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /sad_tb/uut/DATAPATH_UNIT/DPMEMA
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 1  Instance: /sad_tb/uut/DATAPATH_UNIT/DPMEMA
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /sad_tb/uut/DATAPATH_UNIT/DPMEMA
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 30 ns  Iteration: 1  Instance: /sad_tb/uut/DATAPATH_UNIT/DPMEMA
# WARNING: No extended dataflow license exists
# Break key hit
# Simulation stop requested.
# End time: 21:29:53 on Jun 25,2024, Elapsed time: 0:19:38
# Errors: 0, Warnings: 11
