# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1940 \
    name node_attr_1D_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_0_V \
    op interface \
    ports { node_attr_1D_0_V_address0 { O 3 vector } node_attr_1D_0_V_ce0 { O 1 bit } node_attr_1D_0_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1941 \
    name node_attr_1D_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_1_V \
    op interface \
    ports { node_attr_1D_1_V_address0 { O 3 vector } node_attr_1D_1_V_ce0 { O 1 bit } node_attr_1D_1_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1942 \
    name node_attr_1D_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_2_V \
    op interface \
    ports { node_attr_1D_2_V_address0 { O 3 vector } node_attr_1D_2_V_ce0 { O 1 bit } node_attr_1D_2_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1943 \
    name node_attr_1D_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_3_V \
    op interface \
    ports { node_attr_1D_3_V_address0 { O 3 vector } node_attr_1D_3_V_ce0 { O 1 bit } node_attr_1D_3_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1944 \
    name node_attr_1D_4_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_4_V \
    op interface \
    ports { node_attr_1D_4_V_address0 { O 3 vector } node_attr_1D_4_V_ce0 { O 1 bit } node_attr_1D_4_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_4_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1945 \
    name node_attr_1D_5_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_5_V \
    op interface \
    ports { node_attr_1D_5_V_address0 { O 3 vector } node_attr_1D_5_V_ce0 { O 1 bit } node_attr_1D_5_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_5_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1946 \
    name node_attr_1D_6_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_6_V \
    op interface \
    ports { node_attr_1D_6_V_address0 { O 3 vector } node_attr_1D_6_V_ce0 { O 1 bit } node_attr_1D_6_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_6_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1947 \
    name node_attr_1D_7_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_7_V \
    op interface \
    ports { node_attr_1D_7_V_address0 { O 3 vector } node_attr_1D_7_V_ce0 { O 1 bit } node_attr_1D_7_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_7_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1948 \
    name node_attr_1D_8_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_8_V \
    op interface \
    ports { node_attr_1D_8_V_address0 { O 3 vector } node_attr_1D_8_V_ce0 { O 1 bit } node_attr_1D_8_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_8_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1949 \
    name node_attr_1D_9_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_9_V \
    op interface \
    ports { node_attr_1D_9_V_address0 { O 3 vector } node_attr_1D_9_V_ce0 { O 1 bit } node_attr_1D_9_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_9_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1950 \
    name node_attr_1D_10_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_10_V \
    op interface \
    ports { node_attr_1D_10_V_address0 { O 3 vector } node_attr_1D_10_V_ce0 { O 1 bit } node_attr_1D_10_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_10_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1951 \
    name node_attr_1D_11_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_11_V \
    op interface \
    ports { node_attr_1D_11_V_address0 { O 3 vector } node_attr_1D_11_V_ce0 { O 1 bit } node_attr_1D_11_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_11_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1952 \
    name node_attr_1D_12_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_12_V \
    op interface \
    ports { node_attr_1D_12_V_address0 { O 3 vector } node_attr_1D_12_V_ce0 { O 1 bit } node_attr_1D_12_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_12_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1953 \
    name node_attr_1D_13_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_13_V \
    op interface \
    ports { node_attr_1D_13_V_address0 { O 3 vector } node_attr_1D_13_V_ce0 { O 1 bit } node_attr_1D_13_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_13_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1954 \
    name node_attr_1D_14_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_14_V \
    op interface \
    ports { node_attr_1D_14_V_address0 { O 3 vector } node_attr_1D_14_V_ce0 { O 1 bit } node_attr_1D_14_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_14_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1955 \
    name node_attr_1D_15_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_15_V \
    op interface \
    ports { node_attr_1D_15_V_address0 { O 3 vector } node_attr_1D_15_V_ce0 { O 1 bit } node_attr_1D_15_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_15_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1956 \
    name node_attr_1D_16_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_16_V \
    op interface \
    ports { node_attr_1D_16_V_address0 { O 3 vector } node_attr_1D_16_V_ce0 { O 1 bit } node_attr_1D_16_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_16_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1957 \
    name node_attr_1D_17_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_17_V \
    op interface \
    ports { node_attr_1D_17_V_address0 { O 3 vector } node_attr_1D_17_V_ce0 { O 1 bit } node_attr_1D_17_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_17_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1958 \
    name node_attr_1D_18_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_18_V \
    op interface \
    ports { node_attr_1D_18_V_address0 { O 3 vector } node_attr_1D_18_V_ce0 { O 1 bit } node_attr_1D_18_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_18_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1959 \
    name node_attr_1D_19_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_19_V \
    op interface \
    ports { node_attr_1D_19_V_address0 { O 3 vector } node_attr_1D_19_V_ce0 { O 1 bit } node_attr_1D_19_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_19_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1960 \
    name node_attr_1D_20_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_20_V \
    op interface \
    ports { node_attr_1D_20_V_address0 { O 3 vector } node_attr_1D_20_V_ce0 { O 1 bit } node_attr_1D_20_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_20_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1961 \
    name node_attr_1D_21_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_21_V \
    op interface \
    ports { node_attr_1D_21_V_address0 { O 3 vector } node_attr_1D_21_V_ce0 { O 1 bit } node_attr_1D_21_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_21_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1962 \
    name node_attr_1D_22_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_22_V \
    op interface \
    ports { node_attr_1D_22_V_address0 { O 3 vector } node_attr_1D_22_V_ce0 { O 1 bit } node_attr_1D_22_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_22_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1963 \
    name node_attr_1D_23_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_23_V \
    op interface \
    ports { node_attr_1D_23_V_address0 { O 3 vector } node_attr_1D_23_V_ce0 { O 1 bit } node_attr_1D_23_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_23_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1964 \
    name node_attr_1D_24_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_24_V \
    op interface \
    ports { node_attr_1D_24_V_address0 { O 3 vector } node_attr_1D_24_V_ce0 { O 1 bit } node_attr_1D_24_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_24_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1965 \
    name node_attr_1D_25_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_25_V \
    op interface \
    ports { node_attr_1D_25_V_address0 { O 3 vector } node_attr_1D_25_V_ce0 { O 1 bit } node_attr_1D_25_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_25_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1966 \
    name node_attr_1D_26_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_26_V \
    op interface \
    ports { node_attr_1D_26_V_address0 { O 3 vector } node_attr_1D_26_V_ce0 { O 1 bit } node_attr_1D_26_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_26_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1967 \
    name node_attr_1D_27_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_27_V \
    op interface \
    ports { node_attr_1D_27_V_address0 { O 3 vector } node_attr_1D_27_V_ce0 { O 1 bit } node_attr_1D_27_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_27_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1968 \
    name node_attr_1D_28_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_28_V \
    op interface \
    ports { node_attr_1D_28_V_address0 { O 3 vector } node_attr_1D_28_V_ce0 { O 1 bit } node_attr_1D_28_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_28_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1969 \
    name node_attr_1D_29_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_29_V \
    op interface \
    ports { node_attr_1D_29_V_address0 { O 3 vector } node_attr_1D_29_V_ce0 { O 1 bit } node_attr_1D_29_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_29_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1970 \
    name node_attr_1D_30_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_30_V \
    op interface \
    ports { node_attr_1D_30_V_address0 { O 3 vector } node_attr_1D_30_V_ce0 { O 1 bit } node_attr_1D_30_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_30_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1971 \
    name node_attr_1D_31_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_31_V \
    op interface \
    ports { node_attr_1D_31_V_address0 { O 3 vector } node_attr_1D_31_V_ce0 { O 1 bit } node_attr_1D_31_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_31_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1972 \
    name node_attr_1D_32_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_32_V \
    op interface \
    ports { node_attr_1D_32_V_address0 { O 3 vector } node_attr_1D_32_V_ce0 { O 1 bit } node_attr_1D_32_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_32_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1973 \
    name node_attr_1D_33_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_33_V \
    op interface \
    ports { node_attr_1D_33_V_address0 { O 3 vector } node_attr_1D_33_V_ce0 { O 1 bit } node_attr_1D_33_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_33_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1974 \
    name node_attr_1D_34_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_34_V \
    op interface \
    ports { node_attr_1D_34_V_address0 { O 3 vector } node_attr_1D_34_V_ce0 { O 1 bit } node_attr_1D_34_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_34_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1975 \
    name node_attr_1D_35_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_35_V \
    op interface \
    ports { node_attr_1D_35_V_address0 { O 3 vector } node_attr_1D_35_V_ce0 { O 1 bit } node_attr_1D_35_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_35_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1976 \
    name node_attr_1D_36_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_36_V \
    op interface \
    ports { node_attr_1D_36_V_address0 { O 3 vector } node_attr_1D_36_V_ce0 { O 1 bit } node_attr_1D_36_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_36_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1977 \
    name node_attr_1D_37_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_37_V \
    op interface \
    ports { node_attr_1D_37_V_address0 { O 3 vector } node_attr_1D_37_V_ce0 { O 1 bit } node_attr_1D_37_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_37_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1978 \
    name node_attr_1D_38_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_38_V \
    op interface \
    ports { node_attr_1D_38_V_address0 { O 3 vector } node_attr_1D_38_V_ce0 { O 1 bit } node_attr_1D_38_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_38_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1979 \
    name node_attr_1D_39_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_39_V \
    op interface \
    ports { node_attr_1D_39_V_address0 { O 3 vector } node_attr_1D_39_V_ce0 { O 1 bit } node_attr_1D_39_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_39_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1980 \
    name node_attr_1D_40_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_40_V \
    op interface \
    ports { node_attr_1D_40_V_address0 { O 3 vector } node_attr_1D_40_V_ce0 { O 1 bit } node_attr_1D_40_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_40_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1981 \
    name node_attr_1D_41_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_41_V \
    op interface \
    ports { node_attr_1D_41_V_address0 { O 3 vector } node_attr_1D_41_V_ce0 { O 1 bit } node_attr_1D_41_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_41_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1982 \
    name node_attr_1D_42_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_42_V \
    op interface \
    ports { node_attr_1D_42_V_address0 { O 3 vector } node_attr_1D_42_V_ce0 { O 1 bit } node_attr_1D_42_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_42_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1983 \
    name node_attr_1D_43_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_43_V \
    op interface \
    ports { node_attr_1D_43_V_address0 { O 3 vector } node_attr_1D_43_V_ce0 { O 1 bit } node_attr_1D_43_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_43_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1984 \
    name node_attr_1D_44_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_44_V \
    op interface \
    ports { node_attr_1D_44_V_address0 { O 3 vector } node_attr_1D_44_V_ce0 { O 1 bit } node_attr_1D_44_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_44_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1985 \
    name node_attr_1D_45_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_45_V \
    op interface \
    ports { node_attr_1D_45_V_address0 { O 3 vector } node_attr_1D_45_V_ce0 { O 1 bit } node_attr_1D_45_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_45_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1986 \
    name node_attr_1D_46_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_46_V \
    op interface \
    ports { node_attr_1D_46_V_address0 { O 3 vector } node_attr_1D_46_V_ce0 { O 1 bit } node_attr_1D_46_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_46_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1987 \
    name node_attr_1D_47_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_47_V \
    op interface \
    ports { node_attr_1D_47_V_address0 { O 3 vector } node_attr_1D_47_V_ce0 { O 1 bit } node_attr_1D_47_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_47_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1988 \
    name edge_attr_1D_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_0_V \
    op interface \
    ports { edge_attr_1D_0_V_address0 { O 4 vector } edge_attr_1D_0_V_ce0 { O 1 bit } edge_attr_1D_0_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1989 \
    name edge_attr_1D_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_1_V \
    op interface \
    ports { edge_attr_1D_1_V_address0 { O 4 vector } edge_attr_1D_1_V_ce0 { O 1 bit } edge_attr_1D_1_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1990 \
    name edge_attr_1D_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_2_V \
    op interface \
    ports { edge_attr_1D_2_V_address0 { O 4 vector } edge_attr_1D_2_V_ce0 { O 1 bit } edge_attr_1D_2_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1991 \
    name edge_attr_1D_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_3_V \
    op interface \
    ports { edge_attr_1D_3_V_address0 { O 4 vector } edge_attr_1D_3_V_ce0 { O 1 bit } edge_attr_1D_3_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1992 \
    name edge_attr_1D_4_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_4_V \
    op interface \
    ports { edge_attr_1D_4_V_address0 { O 4 vector } edge_attr_1D_4_V_ce0 { O 1 bit } edge_attr_1D_4_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_4_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1993 \
    name edge_attr_1D_5_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_5_V \
    op interface \
    ports { edge_attr_1D_5_V_address0 { O 4 vector } edge_attr_1D_5_V_ce0 { O 1 bit } edge_attr_1D_5_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_5_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1994 \
    name edge_attr_1D_6_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_6_V \
    op interface \
    ports { edge_attr_1D_6_V_address0 { O 4 vector } edge_attr_1D_6_V_ce0 { O 1 bit } edge_attr_1D_6_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_6_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1995 \
    name edge_attr_1D_7_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_7_V \
    op interface \
    ports { edge_attr_1D_7_V_address0 { O 4 vector } edge_attr_1D_7_V_ce0 { O 1 bit } edge_attr_1D_7_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_7_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1996 \
    name edge_attr_1D_8_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_8_V \
    op interface \
    ports { edge_attr_1D_8_V_address0 { O 4 vector } edge_attr_1D_8_V_ce0 { O 1 bit } edge_attr_1D_8_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_8_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1997 \
    name edge_attr_1D_9_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_9_V \
    op interface \
    ports { edge_attr_1D_9_V_address0 { O 4 vector } edge_attr_1D_9_V_ce0 { O 1 bit } edge_attr_1D_9_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_9_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1998 \
    name edge_attr_1D_10_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_10_V \
    op interface \
    ports { edge_attr_1D_10_V_address0 { O 4 vector } edge_attr_1D_10_V_ce0 { O 1 bit } edge_attr_1D_10_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_10_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1999 \
    name edge_attr_1D_11_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_11_V \
    op interface \
    ports { edge_attr_1D_11_V_address0 { O 4 vector } edge_attr_1D_11_V_ce0 { O 1 bit } edge_attr_1D_11_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_11_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2000 \
    name edge_attr_1D_12_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_12_V \
    op interface \
    ports { edge_attr_1D_12_V_address0 { O 4 vector } edge_attr_1D_12_V_ce0 { O 1 bit } edge_attr_1D_12_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_12_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2001 \
    name edge_attr_1D_13_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_13_V \
    op interface \
    ports { edge_attr_1D_13_V_address0 { O 4 vector } edge_attr_1D_13_V_ce0 { O 1 bit } edge_attr_1D_13_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_13_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2002 \
    name edge_attr_1D_14_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_14_V \
    op interface \
    ports { edge_attr_1D_14_V_address0 { O 4 vector } edge_attr_1D_14_V_ce0 { O 1 bit } edge_attr_1D_14_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_14_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2003 \
    name edge_attr_1D_15_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_15_V \
    op interface \
    ports { edge_attr_1D_15_V_address0 { O 4 vector } edge_attr_1D_15_V_ce0 { O 1 bit } edge_attr_1D_15_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_15_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2004 \
    name edge_attr_1D_16_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_16_V \
    op interface \
    ports { edge_attr_1D_16_V_address0 { O 4 vector } edge_attr_1D_16_V_ce0 { O 1 bit } edge_attr_1D_16_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_16_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2005 \
    name edge_attr_1D_17_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_17_V \
    op interface \
    ports { edge_attr_1D_17_V_address0 { O 4 vector } edge_attr_1D_17_V_ce0 { O 1 bit } edge_attr_1D_17_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_17_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2006 \
    name edge_attr_1D_18_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_18_V \
    op interface \
    ports { edge_attr_1D_18_V_address0 { O 4 vector } edge_attr_1D_18_V_ce0 { O 1 bit } edge_attr_1D_18_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_18_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2007 \
    name edge_attr_1D_19_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_19_V \
    op interface \
    ports { edge_attr_1D_19_V_address0 { O 4 vector } edge_attr_1D_19_V_ce0 { O 1 bit } edge_attr_1D_19_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_19_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2008 \
    name edge_attr_1D_20_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_20_V \
    op interface \
    ports { edge_attr_1D_20_V_address0 { O 4 vector } edge_attr_1D_20_V_ce0 { O 1 bit } edge_attr_1D_20_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_20_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2009 \
    name edge_attr_1D_21_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_21_V \
    op interface \
    ports { edge_attr_1D_21_V_address0 { O 4 vector } edge_attr_1D_21_V_ce0 { O 1 bit } edge_attr_1D_21_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_21_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2010 \
    name edge_attr_1D_22_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_22_V \
    op interface \
    ports { edge_attr_1D_22_V_address0 { O 4 vector } edge_attr_1D_22_V_ce0 { O 1 bit } edge_attr_1D_22_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_22_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2011 \
    name edge_attr_1D_23_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_23_V \
    op interface \
    ports { edge_attr_1D_23_V_address0 { O 4 vector } edge_attr_1D_23_V_ce0 { O 1 bit } edge_attr_1D_23_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_23_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2012 \
    name edge_attr_1D_24_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_24_V \
    op interface \
    ports { edge_attr_1D_24_V_address0 { O 4 vector } edge_attr_1D_24_V_ce0 { O 1 bit } edge_attr_1D_24_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_24_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2013 \
    name edge_attr_1D_25_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_25_V \
    op interface \
    ports { edge_attr_1D_25_V_address0 { O 4 vector } edge_attr_1D_25_V_ce0 { O 1 bit } edge_attr_1D_25_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_25_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2014 \
    name edge_attr_1D_26_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_26_V \
    op interface \
    ports { edge_attr_1D_26_V_address0 { O 4 vector } edge_attr_1D_26_V_ce0 { O 1 bit } edge_attr_1D_26_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_26_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2015 \
    name edge_attr_1D_27_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_27_V \
    op interface \
    ports { edge_attr_1D_27_V_address0 { O 4 vector } edge_attr_1D_27_V_ce0 { O 1 bit } edge_attr_1D_27_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_27_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2016 \
    name edge_attr_1D_28_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_28_V \
    op interface \
    ports { edge_attr_1D_28_V_address0 { O 4 vector } edge_attr_1D_28_V_ce0 { O 1 bit } edge_attr_1D_28_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_28_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2017 \
    name edge_attr_1D_29_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_29_V \
    op interface \
    ports { edge_attr_1D_29_V_address0 { O 4 vector } edge_attr_1D_29_V_ce0 { O 1 bit } edge_attr_1D_29_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_29_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2018 \
    name edge_attr_1D_30_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_30_V \
    op interface \
    ports { edge_attr_1D_30_V_address0 { O 4 vector } edge_attr_1D_30_V_ce0 { O 1 bit } edge_attr_1D_30_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_30_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2019 \
    name edge_attr_1D_31_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_31_V \
    op interface \
    ports { edge_attr_1D_31_V_address0 { O 4 vector } edge_attr_1D_31_V_ce0 { O 1 bit } edge_attr_1D_31_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_31_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2020 \
    name edge_attr_1D_32_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_32_V \
    op interface \
    ports { edge_attr_1D_32_V_address0 { O 4 vector } edge_attr_1D_32_V_ce0 { O 1 bit } edge_attr_1D_32_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_32_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2021 \
    name edge_attr_1D_33_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_33_V \
    op interface \
    ports { edge_attr_1D_33_V_address0 { O 4 vector } edge_attr_1D_33_V_ce0 { O 1 bit } edge_attr_1D_33_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_33_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2022 \
    name edge_attr_1D_34_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_34_V \
    op interface \
    ports { edge_attr_1D_34_V_address0 { O 4 vector } edge_attr_1D_34_V_ce0 { O 1 bit } edge_attr_1D_34_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_34_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2023 \
    name edge_attr_1D_35_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_35_V \
    op interface \
    ports { edge_attr_1D_35_V_address0 { O 4 vector } edge_attr_1D_35_V_ce0 { O 1 bit } edge_attr_1D_35_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_35_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2024 \
    name edge_attr_1D_36_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_36_V \
    op interface \
    ports { edge_attr_1D_36_V_address0 { O 4 vector } edge_attr_1D_36_V_ce0 { O 1 bit } edge_attr_1D_36_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_36_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2025 \
    name edge_attr_1D_37_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_37_V \
    op interface \
    ports { edge_attr_1D_37_V_address0 { O 4 vector } edge_attr_1D_37_V_ce0 { O 1 bit } edge_attr_1D_37_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_37_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2026 \
    name edge_attr_1D_38_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_38_V \
    op interface \
    ports { edge_attr_1D_38_V_address0 { O 4 vector } edge_attr_1D_38_V_ce0 { O 1 bit } edge_attr_1D_38_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_38_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2027 \
    name edge_attr_1D_39_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_39_V \
    op interface \
    ports { edge_attr_1D_39_V_address0 { O 4 vector } edge_attr_1D_39_V_ce0 { O 1 bit } edge_attr_1D_39_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_39_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2028 \
    name edge_attr_1D_40_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_40_V \
    op interface \
    ports { edge_attr_1D_40_V_address0 { O 4 vector } edge_attr_1D_40_V_ce0 { O 1 bit } edge_attr_1D_40_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_40_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2029 \
    name edge_attr_1D_41_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_41_V \
    op interface \
    ports { edge_attr_1D_41_V_address0 { O 4 vector } edge_attr_1D_41_V_ce0 { O 1 bit } edge_attr_1D_41_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_41_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2030 \
    name edge_attr_1D_42_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_42_V \
    op interface \
    ports { edge_attr_1D_42_V_address0 { O 4 vector } edge_attr_1D_42_V_ce0 { O 1 bit } edge_attr_1D_42_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_42_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2031 \
    name edge_attr_1D_43_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_43_V \
    op interface \
    ports { edge_attr_1D_43_V_address0 { O 4 vector } edge_attr_1D_43_V_ce0 { O 1 bit } edge_attr_1D_43_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_43_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2032 \
    name edge_attr_1D_44_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_44_V \
    op interface \
    ports { edge_attr_1D_44_V_address0 { O 4 vector } edge_attr_1D_44_V_ce0 { O 1 bit } edge_attr_1D_44_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_44_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2033 \
    name edge_attr_1D_45_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_45_V \
    op interface \
    ports { edge_attr_1D_45_V_address0 { O 4 vector } edge_attr_1D_45_V_ce0 { O 1 bit } edge_attr_1D_45_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_45_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2034 \
    name edge_attr_1D_46_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_46_V \
    op interface \
    ports { edge_attr_1D_46_V_address0 { O 4 vector } edge_attr_1D_46_V_ce0 { O 1 bit } edge_attr_1D_46_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_46_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2035 \
    name edge_attr_1D_47_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_47_V \
    op interface \
    ports { edge_attr_1D_47_V_address0 { O 4 vector } edge_attr_1D_47_V_ce0 { O 1 bit } edge_attr_1D_47_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_47_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2036 \
    name edge_attr_1D_48_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_48_V \
    op interface \
    ports { edge_attr_1D_48_V_address0 { O 4 vector } edge_attr_1D_48_V_ce0 { O 1 bit } edge_attr_1D_48_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_48_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2037 \
    name edge_attr_1D_49_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_49_V \
    op interface \
    ports { edge_attr_1D_49_V_address0 { O 4 vector } edge_attr_1D_49_V_ce0 { O 1 bit } edge_attr_1D_49_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_49_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2038 \
    name edge_attr_1D_50_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_50_V \
    op interface \
    ports { edge_attr_1D_50_V_address0 { O 4 vector } edge_attr_1D_50_V_ce0 { O 1 bit } edge_attr_1D_50_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_50_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2039 \
    name edge_attr_1D_51_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_51_V \
    op interface \
    ports { edge_attr_1D_51_V_address0 { O 4 vector } edge_attr_1D_51_V_ce0 { O 1 bit } edge_attr_1D_51_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_51_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2040 \
    name edge_attr_1D_52_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_52_V \
    op interface \
    ports { edge_attr_1D_52_V_address0 { O 4 vector } edge_attr_1D_52_V_ce0 { O 1 bit } edge_attr_1D_52_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_52_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2041 \
    name edge_attr_1D_53_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_53_V \
    op interface \
    ports { edge_attr_1D_53_V_address0 { O 4 vector } edge_attr_1D_53_V_ce0 { O 1 bit } edge_attr_1D_53_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_53_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2042 \
    name edge_attr_1D_54_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_54_V \
    op interface \
    ports { edge_attr_1D_54_V_address0 { O 4 vector } edge_attr_1D_54_V_ce0 { O 1 bit } edge_attr_1D_54_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_54_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2043 \
    name edge_attr_1D_55_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_55_V \
    op interface \
    ports { edge_attr_1D_55_V_address0 { O 4 vector } edge_attr_1D_55_V_ce0 { O 1 bit } edge_attr_1D_55_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_55_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2044 \
    name edge_attr_1D_56_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_56_V \
    op interface \
    ports { edge_attr_1D_56_V_address0 { O 4 vector } edge_attr_1D_56_V_ce0 { O 1 bit } edge_attr_1D_56_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_56_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2045 \
    name edge_attr_1D_57_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_57_V \
    op interface \
    ports { edge_attr_1D_57_V_address0 { O 4 vector } edge_attr_1D_57_V_ce0 { O 1 bit } edge_attr_1D_57_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_57_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2046 \
    name edge_attr_1D_58_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_58_V \
    op interface \
    ports { edge_attr_1D_58_V_address0 { O 4 vector } edge_attr_1D_58_V_ce0 { O 1 bit } edge_attr_1D_58_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_58_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2047 \
    name edge_attr_1D_59_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_59_V \
    op interface \
    ports { edge_attr_1D_59_V_address0 { O 4 vector } edge_attr_1D_59_V_ce0 { O 1 bit } edge_attr_1D_59_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_59_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2048 \
    name edge_attr_1D_60_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_60_V \
    op interface \
    ports { edge_attr_1D_60_V_address0 { O 4 vector } edge_attr_1D_60_V_ce0 { O 1 bit } edge_attr_1D_60_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_60_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2049 \
    name edge_attr_1D_61_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_61_V \
    op interface \
    ports { edge_attr_1D_61_V_address0 { O 4 vector } edge_attr_1D_61_V_ce0 { O 1 bit } edge_attr_1D_61_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_61_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2050 \
    name edge_attr_1D_62_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_62_V \
    op interface \
    ports { edge_attr_1D_62_V_address0 { O 4 vector } edge_attr_1D_62_V_ce0 { O 1 bit } edge_attr_1D_62_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_62_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2051 \
    name edge_attr_1D_63_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1D_63_V \
    op interface \
    ports { edge_attr_1D_63_V_address0 { O 4 vector } edge_attr_1D_63_V_ce0 { O 1 bit } edge_attr_1D_63_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1D_63_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2052 \
    name edge_index_1D_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_1D_0_V \
    op interface \
    ports { edge_index_1D_0_V_address0 { O 4 vector } edge_index_1D_0_V_ce0 { O 1 bit } edge_index_1D_0_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_1D_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2053 \
    name edge_index_1D_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_1D_1_V \
    op interface \
    ports { edge_index_1D_1_V_address0 { O 4 vector } edge_index_1D_1_V_ce0 { O 1 bit } edge_index_1D_1_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_1D_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2054 \
    name edge_index_1D_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_1D_2_V \
    op interface \
    ports { edge_index_1D_2_V_address0 { O 4 vector } edge_index_1D_2_V_ce0 { O 1 bit } edge_index_1D_2_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_1D_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2055 \
    name edge_index_1D_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_1D_3_V \
    op interface \
    ports { edge_index_1D_3_V_address0 { O 4 vector } edge_index_1D_3_V_ce0 { O 1 bit } edge_index_1D_3_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_1D_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2056 \
    name edge_index_1D_4_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_1D_4_V \
    op interface \
    ports { edge_index_1D_4_V_address0 { O 4 vector } edge_index_1D_4_V_ce0 { O 1 bit } edge_index_1D_4_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_1D_4_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2057 \
    name edge_index_1D_5_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_1D_5_V \
    op interface \
    ports { edge_index_1D_5_V_address0 { O 4 vector } edge_index_1D_5_V_ce0 { O 1 bit } edge_index_1D_5_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_1D_5_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2058 \
    name edge_index_1D_6_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_1D_6_V \
    op interface \
    ports { edge_index_1D_6_V_address0 { O 4 vector } edge_index_1D_6_V_ce0 { O 1 bit } edge_index_1D_6_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_1D_6_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2059 \
    name edge_index_1D_7_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_1D_7_V \
    op interface \
    ports { edge_index_1D_7_V_address0 { O 4 vector } edge_index_1D_7_V_ce0 { O 1 bit } edge_index_1D_7_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_1D_7_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2060 \
    name edge_index_1D_8_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_1D_8_V \
    op interface \
    ports { edge_index_1D_8_V_address0 { O 4 vector } edge_index_1D_8_V_ce0 { O 1 bit } edge_index_1D_8_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_1D_8_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2061 \
    name edge_index_1D_9_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_1D_9_V \
    op interface \
    ports { edge_index_1D_9_V_address0 { O 4 vector } edge_index_1D_9_V_ce0 { O 1 bit } edge_index_1D_9_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_1D_9_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2062 \
    name edge_index_1D_10_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_1D_10_V \
    op interface \
    ports { edge_index_1D_10_V_address0 { O 4 vector } edge_index_1D_10_V_ce0 { O 1 bit } edge_index_1D_10_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_1D_10_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2063 \
    name edge_index_1D_11_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_1D_11_V \
    op interface \
    ports { edge_index_1D_11_V_address0 { O 4 vector } edge_index_1D_11_V_ce0 { O 1 bit } edge_index_1D_11_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_1D_11_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2064 \
    name edge_index_1D_12_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_1D_12_V \
    op interface \
    ports { edge_index_1D_12_V_address0 { O 4 vector } edge_index_1D_12_V_ce0 { O 1 bit } edge_index_1D_12_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_1D_12_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2065 \
    name edge_index_1D_13_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_1D_13_V \
    op interface \
    ports { edge_index_1D_13_V_address0 { O 4 vector } edge_index_1D_13_V_ce0 { O 1 bit } edge_index_1D_13_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_1D_13_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2066 \
    name edge_index_1D_14_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_1D_14_V \
    op interface \
    ports { edge_index_1D_14_V_address0 { O 4 vector } edge_index_1D_14_V_ce0 { O 1 bit } edge_index_1D_14_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_1D_14_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2067 \
    name edge_index_1D_15_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_1D_15_V \
    op interface \
    ports { edge_index_1D_15_V_address0 { O 4 vector } edge_index_1D_15_V_ce0 { O 1 bit } edge_index_1D_15_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_1D_15_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2068 \
    name edge_index_1D_16_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_1D_16_V \
    op interface \
    ports { edge_index_1D_16_V_address0 { O 4 vector } edge_index_1D_16_V_ce0 { O 1 bit } edge_index_1D_16_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_1D_16_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2069 \
    name edge_index_1D_17_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_1D_17_V \
    op interface \
    ports { edge_index_1D_17_V_address0 { O 4 vector } edge_index_1D_17_V_ce0 { O 1 bit } edge_index_1D_17_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_1D_17_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2070 \
    name edge_index_1D_18_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_1D_18_V \
    op interface \
    ports { edge_index_1D_18_V_address0 { O 4 vector } edge_index_1D_18_V_ce0 { O 1 bit } edge_index_1D_18_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_1D_18_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2071 \
    name edge_index_1D_19_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_1D_19_V \
    op interface \
    ports { edge_index_1D_19_V_address0 { O 4 vector } edge_index_1D_19_V_ce0 { O 1 bit } edge_index_1D_19_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_1D_19_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2072 \
    name edge_index_1D_20_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_1D_20_V \
    op interface \
    ports { edge_index_1D_20_V_address0 { O 4 vector } edge_index_1D_20_V_ce0 { O 1 bit } edge_index_1D_20_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_1D_20_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2073 \
    name edge_index_1D_21_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_1D_21_V \
    op interface \
    ports { edge_index_1D_21_V_address0 { O 4 vector } edge_index_1D_21_V_ce0 { O 1 bit } edge_index_1D_21_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_1D_21_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2074 \
    name edge_index_1D_22_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_1D_22_V \
    op interface \
    ports { edge_index_1D_22_V_address0 { O 4 vector } edge_index_1D_22_V_ce0 { O 1 bit } edge_index_1D_22_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_1D_22_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2075 \
    name edge_index_1D_23_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_1D_23_V \
    op interface \
    ports { edge_index_1D_23_V_address0 { O 4 vector } edge_index_1D_23_V_ce0 { O 1 bit } edge_index_1D_23_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_1D_23_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2076 \
    name edge_index_1D_24_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_1D_24_V \
    op interface \
    ports { edge_index_1D_24_V_address0 { O 4 vector } edge_index_1D_24_V_ce0 { O 1 bit } edge_index_1D_24_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_1D_24_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2077 \
    name edge_index_1D_25_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_1D_25_V \
    op interface \
    ports { edge_index_1D_25_V_address0 { O 4 vector } edge_index_1D_25_V_ce0 { O 1 bit } edge_index_1D_25_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_1D_25_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2078 \
    name edge_index_1D_26_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_1D_26_V \
    op interface \
    ports { edge_index_1D_26_V_address0 { O 4 vector } edge_index_1D_26_V_ce0 { O 1 bit } edge_index_1D_26_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_1D_26_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2079 \
    name edge_index_1D_27_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_1D_27_V \
    op interface \
    ports { edge_index_1D_27_V_address0 { O 4 vector } edge_index_1D_27_V_ce0 { O 1 bit } edge_index_1D_27_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_1D_27_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2080 \
    name edge_index_1D_28_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_1D_28_V \
    op interface \
    ports { edge_index_1D_28_V_address0 { O 4 vector } edge_index_1D_28_V_ce0 { O 1 bit } edge_index_1D_28_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_1D_28_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2081 \
    name edge_index_1D_29_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_1D_29_V \
    op interface \
    ports { edge_index_1D_29_V_address0 { O 4 vector } edge_index_1D_29_V_ce0 { O 1 bit } edge_index_1D_29_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_1D_29_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2082 \
    name edge_index_1D_30_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_1D_30_V \
    op interface \
    ports { edge_index_1D_30_V_address0 { O 4 vector } edge_index_1D_30_V_ce0 { O 1 bit } edge_index_1D_30_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_1D_30_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2083 \
    name edge_index_1D_31_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_1D_31_V \
    op interface \
    ports { edge_index_1D_31_V_address0 { O 4 vector } edge_index_1D_31_V_ce0 { O 1 bit } edge_index_1D_31_V_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_1D_31_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2084 \
    name edge_update_1D_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_update_1D_0_V \
    op interface \
    ports { edge_update_1D_0_V_address0 { O 4 vector } edge_update_1D_0_V_ce0 { O 1 bit } edge_update_1D_0_V_we0 { O 1 bit } edge_update_1D_0_V_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_update_1D_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2085 \
    name edge_update_1D_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_update_1D_1_V \
    op interface \
    ports { edge_update_1D_1_V_address0 { O 4 vector } edge_update_1D_1_V_ce0 { O 1 bit } edge_update_1D_1_V_we0 { O 1 bit } edge_update_1D_1_V_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_update_1D_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2086 \
    name edge_update_1D_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_update_1D_2_V \
    op interface \
    ports { edge_update_1D_2_V_address0 { O 4 vector } edge_update_1D_2_V_ce0 { O 1 bit } edge_update_1D_2_V_we0 { O 1 bit } edge_update_1D_2_V_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_update_1D_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2087 \
    name edge_update_1D_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_update_1D_3_V \
    op interface \
    ports { edge_update_1D_3_V_address0 { O 4 vector } edge_update_1D_3_V_ce0 { O 1 bit } edge_update_1D_3_V_we0 { O 1 bit } edge_update_1D_3_V_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_update_1D_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2088 \
    name edge_update_1D_4_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_update_1D_4_V \
    op interface \
    ports { edge_update_1D_4_V_address0 { O 4 vector } edge_update_1D_4_V_ce0 { O 1 bit } edge_update_1D_4_V_we0 { O 1 bit } edge_update_1D_4_V_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_update_1D_4_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2089 \
    name edge_update_1D_5_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_update_1D_5_V \
    op interface \
    ports { edge_update_1D_5_V_address0 { O 4 vector } edge_update_1D_5_V_ce0 { O 1 bit } edge_update_1D_5_V_we0 { O 1 bit } edge_update_1D_5_V_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_update_1D_5_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2090 \
    name edge_update_1D_6_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_update_1D_6_V \
    op interface \
    ports { edge_update_1D_6_V_address0 { O 4 vector } edge_update_1D_6_V_ce0 { O 1 bit } edge_update_1D_6_V_we0 { O 1 bit } edge_update_1D_6_V_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_update_1D_6_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2091 \
    name edge_update_1D_7_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_update_1D_7_V \
    op interface \
    ports { edge_update_1D_7_V_address0 { O 4 vector } edge_update_1D_7_V_ce0 { O 1 bit } edge_update_1D_7_V_we0 { O 1 bit } edge_update_1D_7_V_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_update_1D_7_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2092 \
    name edge_update_1D_8_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_update_1D_8_V \
    op interface \
    ports { edge_update_1D_8_V_address0 { O 4 vector } edge_update_1D_8_V_ce0 { O 1 bit } edge_update_1D_8_V_we0 { O 1 bit } edge_update_1D_8_V_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_update_1D_8_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2093 \
    name edge_update_1D_9_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_update_1D_9_V \
    op interface \
    ports { edge_update_1D_9_V_address0 { O 4 vector } edge_update_1D_9_V_ce0 { O 1 bit } edge_update_1D_9_V_we0 { O 1 bit } edge_update_1D_9_V_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_update_1D_9_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2094 \
    name edge_update_1D_10_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_update_1D_10_V \
    op interface \
    ports { edge_update_1D_10_V_address0 { O 4 vector } edge_update_1D_10_V_ce0 { O 1 bit } edge_update_1D_10_V_we0 { O 1 bit } edge_update_1D_10_V_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_update_1D_10_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2095 \
    name edge_update_1D_11_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_update_1D_11_V \
    op interface \
    ports { edge_update_1D_11_V_address0 { O 4 vector } edge_update_1D_11_V_ce0 { O 1 bit } edge_update_1D_11_V_we0 { O 1 bit } edge_update_1D_11_V_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_update_1D_11_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2096 \
    name edge_update_1D_12_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_update_1D_12_V \
    op interface \
    ports { edge_update_1D_12_V_address0 { O 4 vector } edge_update_1D_12_V_ce0 { O 1 bit } edge_update_1D_12_V_we0 { O 1 bit } edge_update_1D_12_V_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_update_1D_12_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2097 \
    name edge_update_1D_13_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_update_1D_13_V \
    op interface \
    ports { edge_update_1D_13_V_address0 { O 4 vector } edge_update_1D_13_V_ce0 { O 1 bit } edge_update_1D_13_V_we0 { O 1 bit } edge_update_1D_13_V_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_update_1D_13_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2098 \
    name edge_update_1D_14_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_update_1D_14_V \
    op interface \
    ports { edge_update_1D_14_V_address0 { O 4 vector } edge_update_1D_14_V_ce0 { O 1 bit } edge_update_1D_14_V_we0 { O 1 bit } edge_update_1D_14_V_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_update_1D_14_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2099 \
    name edge_update_1D_15_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_update_1D_15_V \
    op interface \
    ports { edge_update_1D_15_V_address0 { O 4 vector } edge_update_1D_15_V_ce0 { O 1 bit } edge_update_1D_15_V_we0 { O 1 bit } edge_update_1D_15_V_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_update_1D_15_V'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


