
---------- Begin Simulation Statistics ----------
final_tick                               175047457000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 416512                       # Simulator instruction rate (inst/s)
host_mem_usage                                 705796                       # Number of bytes of host memory used
host_op_rate                                   417343                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   240.09                       # Real time elapsed on the host
host_tick_rate                              729093794                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.175047                       # Number of seconds simulated
sim_ticks                                175047457000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.563672                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104326                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113548                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83519                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635706                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                298                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             790                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              492                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4390264                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66050                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          166                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.750475                       # CPI: cycles per instruction
system.cpu.discardedOps                        196894                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42629156                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43485788                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11034009                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        41903200                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.571274                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        175047457                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       133144257                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       304292                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        610944                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          365                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       893781                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          538                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1788165                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            542                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 175047457000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             139647                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       241336                       # Transaction distribution
system.membus.trans_dist::CleanEvict            62919                       # Transaction distribution
system.membus.trans_dist::ReadExReq            167042                       # Transaction distribution
system.membus.trans_dist::ReadExResp           167042                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        139647                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       917633                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 917633                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     70147200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                70147200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            306689                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  306689    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              306689                       # Request fanout histogram
system.membus.respLayer1.occupancy         2901375250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          2541632000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 175047457000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            537989                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1053563                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          109                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          144900                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           356397                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          356397                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           460                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       537529                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1029                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2681522                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2682551                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        72832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    218387584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              218460416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          304793                       # Total snoops (count)
system.tol2bus.snoopTraffic                  30891008                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1199179                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000761                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027703                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1198270     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    905      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1199179                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5037509000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4469631998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2300000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 175047457000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   48                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               587647                       # number of demand (read+write) hits
system.l2.demand_hits::total                   587695                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  48                       # number of overall hits
system.l2.overall_hits::.cpu.data              587647                       # number of overall hits
system.l2.overall_hits::total                  587695                       # number of overall hits
system.l2.demand_misses::.cpu.inst                412                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             306279                       # number of demand (read+write) misses
system.l2.demand_misses::total                 306691                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               412                       # number of overall misses
system.l2.overall_misses::.cpu.data            306279                       # number of overall misses
system.l2.overall_misses::total                306691                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     43855000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  35303330000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      35347185000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     43855000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  35303330000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     35347185000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              460                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           893926                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               894386                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             460                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          893926                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              894386                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.895652                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.342622                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.342907                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.895652                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.342622                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.342907                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 106444.174757                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 115265.264677                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115253.414675                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 106444.174757                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 115265.264677                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115253.414675                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              241336                       # number of writebacks
system.l2.writebacks::total                    241336                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           412                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        306277                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            306689                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          412                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       306277                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           306689                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35615000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  29177607000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  29213222000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35615000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  29177607000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  29213222000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.895652                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.342620                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.342905                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.895652                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.342620                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.342905                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 86444.174757                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 95265.419865                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95253.569577                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 86444.174757                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 95265.419865                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95253.569577                       # average overall mshr miss latency
system.l2.replacements                         304793                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       812227                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           812227                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       812227                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       812227                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          106                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              106                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          106                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          106                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            4                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             4                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            189355                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                189355                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          167042                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              167042                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19727779000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19727779000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        356397                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            356397                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.468696                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.468696                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 118100.711198                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118100.711198                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       167042                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         167042                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  16386939000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16386939000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.468696                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.468696                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 98100.711198                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98100.711198                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             48                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 48                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          412                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              412                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     43855000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     43855000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          460                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            460                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.895652                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.895652                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 106444.174757                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 106444.174757                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          412                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          412                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35615000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35615000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.895652                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.895652                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 86444.174757                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86444.174757                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        398292                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            398292                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       139237                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          139237                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  15575551000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15575551000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       537529                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        537529                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.259032                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.259032                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 111863.592292                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111863.592292                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       139235                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       139235                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  12790668000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12790668000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.259028                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.259028                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 91863.884799                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91863.884799                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 175047457000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2026.543972                       # Cycle average of tags in use
system.l2.tags.total_refs                     1787794                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    306841                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.826451                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.845281                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         8.240348                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2014.458343                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001878                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.983622                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989523                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          478                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1329                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          207                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14609241                       # Number of tag accesses
system.l2.tags.data_accesses                 14609241                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 175047457000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          52736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       39203456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39256192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        52736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         52736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     30891008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        30891008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             412                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          306277                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              306689                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       241336                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             241336                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            301267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         223959015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             224260282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       301267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           301267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      176472189                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            176472189                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      176472189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           301267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        223959015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            400732471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    482660.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       824.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    607775.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.031011314500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        27707                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        27707                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1172707                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             455453                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      306689                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     241336                       # Number of write requests accepted
system.mem_ctrls.readBursts                    613378                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   482672                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4779                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    12                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             35108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             38020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             38602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             45773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             35639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             36861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             36998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             43677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             36556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             33130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            35084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            42381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            36049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            37117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            36459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            41145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             26572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             29884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             30988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             38490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             27244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             28792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             28992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             35961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             28496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            27996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            34470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            27700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            29202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            28592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            33522                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  13909433000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3042995000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             25320664250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     22854.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41604.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   419280                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  310364                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                64.30                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                613378                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               482672                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  274734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  284409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   29644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   19802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  27689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  27879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  28192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  28404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  28422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  28230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  28145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  28095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  28008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  27946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  27897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  27805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  27710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  27708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       361588                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    193.143401                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   153.184989                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   202.065656                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        19213      5.31%      5.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       277744     76.81%     82.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        34514      9.55%     91.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6584      1.82%     93.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2623      0.73%     94.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2161      0.60%     94.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1522      0.42%     95.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1251      0.35%     95.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15976      4.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       361588                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        27707                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.965027                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.922409                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     40.818738                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         27592     99.58%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           71      0.26%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           32      0.12%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         27707                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        27707                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.419244                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.371796                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.300679                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10381     37.47%     37.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1454      5.25%     42.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12578     45.40%     88.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              985      3.56%     91.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1920      6.93%     98.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              310      1.12%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               38      0.14%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               32      0.12%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         27707                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               38950336                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  305856                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                30888640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39256192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             30891008                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       222.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       176.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    224.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    176.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  175047308000                       # Total gap between requests
system.mem_ctrls.avgGap                     319414.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        52736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     38897600                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     30888640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 301266.873017184145                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 222211739.985460072756                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 176458661.721661001444                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          824                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       612554                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       482672                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26831000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  25293833250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4074887649750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32561.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41292.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8442353.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1253105700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            666033885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2127155940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1230416640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13817721840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      42370119510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      31538123040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        93002676555                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        531.299787                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  81568236500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5845060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  87634160500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1328646900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            706192575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2218240920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1288938060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13817721840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      42736833570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      31229311200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        93325885065                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        533.146192                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  80764849250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5845060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  88437547750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    175047457000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 175047457000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8693177                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8693177                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8693177                       # number of overall hits
system.cpu.icache.overall_hits::total         8693177                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          460                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            460                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          460                       # number of overall misses
system.cpu.icache.overall_misses::total           460                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     47230000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47230000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     47230000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47230000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8693637                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8693637                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8693637                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8693637                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000053                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000053                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000053                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000053                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 102673.913043                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 102673.913043                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 102673.913043                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 102673.913043                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          109                       # number of writebacks
system.cpu.icache.writebacks::total               109                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          460                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          460                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          460                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          460                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     46310000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     46310000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     46310000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     46310000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000053                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000053                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000053                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000053                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 100673.913043                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 100673.913043                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 100673.913043                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 100673.913043                       # average overall mshr miss latency
system.cpu.icache.replacements                    109                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8693177                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8693177                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          460                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           460                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     47230000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47230000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8693637                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8693637                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000053                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000053                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 102673.913043                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 102673.913043                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          460                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          460                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     46310000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     46310000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 100673.913043                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 100673.913043                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 175047457000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           292.735973                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8693637                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               460                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18899.210870                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   292.735973                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.571750                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.571750                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          351                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17387734                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17387734                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 175047457000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 175047457000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 175047457000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51243021                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51243021                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51243578                       # number of overall hits
system.cpu.dcache.overall_hits::total        51243578                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       922476                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         922476                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       930338                       # number of overall misses
system.cpu.dcache.overall_misses::total        930338                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  54688543000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  54688543000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  54688543000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  54688543000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52165497                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52165497                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52173916                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52173916                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017684                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017684                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017831                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017831                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59284.515803                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59284.515803                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58783.520613                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58783.520613                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       812227                       # number of writebacks
system.cpu.dcache.writebacks::total            812227                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        32526                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        32526                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        32526                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        32526                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       889950                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       889950                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       893926                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       893926                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  50015337000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  50015337000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  50430123000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  50430123000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017060                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017060                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017134                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017134                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 56200.165178                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56200.165178                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 56414.203189                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56414.203189                       # average overall mshr miss latency
system.cpu.dcache.replacements                 893670                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40651116                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40651116                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       536210                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        536210                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  26399106000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  26399106000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41187326                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41187326                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013019                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013019                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 49232.774473                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49232.774473                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2657                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2657                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       533553                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       533553                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  25220692000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  25220692000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012954                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012954                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 47269.328445                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47269.328445                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10591905                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10591905                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       386266                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       386266                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  28289437000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  28289437000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.035185                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035185                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73238.227025                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73238.227025                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        29869                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        29869                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       356397                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       356397                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  24794645000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24794645000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032464                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032464                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69570.296607                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69570.296607                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          557                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           557                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7862                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7862                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.933840                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.933840                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3976                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3976                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    414786000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    414786000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.472265                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.472265                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 104322.434608                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 104322.434608                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 175047457000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.081836                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52137580                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            893926                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             58.324268                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.081836                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992507                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992507                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          188                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105241910                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105241910                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 175047457000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 175047457000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
