#! /opt/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ffbc1e0dc40 .scope module, "test_Risc_8_bit" "test_Risc_8_bit" 2 9;
 .timescale -9 -12;
v0x7ffbc1e25a00_0 .var "clk", 0 0;
S_0x7ffbc1e0dda0 .scope module, "uut" "Risc_8_bit" 2 15, 3 11 0, S_0x7ffbc1e0dc40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
v0x7ffbc1e25170_0 .net "alu_op", 1 0, v0x7ffbc1e247d0_0;  1 drivers
v0x7ffbc1e25200_0 .net "alu_src", 0 0, v0x7ffbc1e248c0_0;  1 drivers
v0x7ffbc1e252a0_0 .net "beq", 0 0, v0x7ffbc1e24960_0;  1 drivers
v0x7ffbc1e25370_0 .net "bne", 0 0, v0x7ffbc1e24a30_0;  1 drivers
v0x7ffbc1e25440_0 .net "clk", 0 0, v0x7ffbc1e25a00_0;  1 drivers
v0x7ffbc1e25510_0 .net "jump", 0 0, v0x7ffbc1e24bb0_0;  1 drivers
v0x7ffbc1e255e0_0 .net "mem_read", 0 0, v0x7ffbc1e24c40_0;  1 drivers
v0x7ffbc1e25670_0 .net "mem_to_reg", 0 0, v0x7ffbc1e24d10_0;  1 drivers
v0x7ffbc1e25740_0 .net "mem_write", 0 0, v0x7ffbc1e24da0_0;  1 drivers
v0x7ffbc1e25850_0 .net "opcode", 3 0, L_0x7ffbc1e29e30;  1 drivers
v0x7ffbc1e258e0_0 .net "reg_dst", 0 0, v0x7ffbc1e24f40_0;  1 drivers
v0x7ffbc1e25970_0 .net "reg_write", 0 0, v0x7ffbc1e24ff0_0;  1 drivers
S_0x7ffbc1e0df00 .scope module, "DU" "Datapath_Unit" 3 18, 4 16 0, S_0x7ffbc1e0dda0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "jump"
    .port_info 2 /INPUT 1 "beq"
    .port_info 3 /INPUT 1 "mem_read"
    .port_info 4 /INPUT 1 "mem_write"
    .port_info 5 /INPUT 1 "alu_src"
    .port_info 6 /INPUT 1 "reg_dst"
    .port_info 7 /INPUT 1 "mem_to_reg"
    .port_info 8 /INPUT 1 "reg_write"
    .port_info 9 /INPUT 1 "bne"
    .port_info 10 /INPUT 2 "alu_op"
    .port_info 11 /OUTPUT 4 "opcode"
L_0x10c2ac0e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7ffbc1e26180 .functor XNOR 1, v0x7ffbc1e24f40_0, L_0x10c2ac0e0, C4<0>, C4<0>;
L_0x10c2ac248 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7ffbc1e277e0 .functor XNOR 1, v0x7ffbc1e248c0_0, L_0x10c2ac248, C4<0>, C4<0>;
L_0x7ffbc1e28410 .functor AND 1, v0x7ffbc1e24960_0, L_0x7ffbc1e27c20, C4<1>, C4<1>;
L_0x7ffbc1e28820 .functor NOT 1, L_0x7ffbc1e27c20, C4<0>, C4<0>, C4<0>;
L_0x7ffbc1e28910 .functor AND 1, v0x7ffbc1e24a30_0, L_0x7ffbc1e28820, C4<1>, C4<1>;
L_0x10c2ac488 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7ffbc1e28ab0 .functor XNOR 1, L_0x7ffbc1e28410, L_0x10c2ac488, C4<0>, C4<0>;
L_0x10c2ac4d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7ffbc1e28ca0 .functor XNOR 1, L_0x7ffbc1e28910, L_0x10c2ac4d0, C4<0>, C4<0>;
L_0x10c2ac518 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7ffbc1e29160 .functor XNOR 1, v0x7ffbc1e24bb0_0, L_0x10c2ac518, C4<0>, C4<0>;
L_0x10c2ac680 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7ffbc1e29b70 .functor XNOR 1, v0x7ffbc1e24d10_0, L_0x10c2ac680, C4<0>, C4<0>;
v0x7ffbc1e216b0_0 .net "ALU_Control", 2 0, v0x7ffbc1e1e4c0_0;  1 drivers
v0x7ffbc1e21740_0 .net "ALU_out", 15 0, L_0x7ffbc1e28040;  1 drivers
v0x7ffbc1e217d0_0 .net "PC_2beq", 15 0, L_0x7ffbc1e28b20;  1 drivers
v0x7ffbc1e21860_0 .net "PC_2bne", 15 0, L_0x7ffbc1e28dd0;  1 drivers
v0x7ffbc1e218f0_0 .net "PC_beq", 15 0, L_0x7ffbc1e282d0;  1 drivers
v0x7ffbc1e219d0_0 .net "PC_bne", 15 0, L_0x7ffbc1e28720;  1 drivers
v0x7ffbc1e21a80_0 .net "PC_j", 15 0, L_0x7ffbc1e290c0;  1 drivers
L_0x10c2ac008 .functor BUFT 1, C4<0000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7ffbc1e21b30_0 .net/2u *"_s0", 15 0, L_0x10c2ac008;  1 drivers
v0x7ffbc1e21be0_0 .net/2u *"_s10", 0 0, L_0x10c2ac0e0;  1 drivers
v0x7ffbc1e21cf0_0 .net *"_s101", 0 0, L_0x7ffbc1e29160;  1 drivers
L_0x10c2ac638 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7ffbc1e21d90_0 .net *"_s112", 7 0, L_0x10c2ac638;  1 drivers
v0x7ffbc1e21e40_0 .net/2u *"_s114", 0 0, L_0x10c2ac680;  1 drivers
v0x7ffbc1e21ef0_0 .net *"_s116", 0 0, L_0x7ffbc1e29b70;  1 drivers
v0x7ffbc1e21f90_0 .net *"_s12", 0 0, L_0x7ffbc1e26180;  1 drivers
v0x7ffbc1e22030_0 .net *"_s15", 2 0, L_0x7ffbc1e26270;  1 drivers
v0x7ffbc1e220e0_0 .net *"_s17", 2 0, L_0x7ffbc1e26390;  1 drivers
L_0x10c2ac1b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7ffbc1e22190_0 .net *"_s29", 7 0, L_0x10c2ac1b8;  1 drivers
L_0x10c2ac200 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7ffbc1e22320_0 .net *"_s34", 7 0, L_0x10c2ac200;  1 drivers
v0x7ffbc1e223b0_0 .net *"_s37", 0 0, L_0x7ffbc1e27040;  1 drivers
v0x7ffbc1e22460_0 .net *"_s38", 9 0, L_0x7ffbc1e271e0;  1 drivers
v0x7ffbc1e22510_0 .net *"_s41", 5 0, L_0x7ffbc1e27460;  1 drivers
v0x7ffbc1e225c0_0 .net/2u *"_s46", 0 0, L_0x10c2ac248;  1 drivers
v0x7ffbc1e22670_0 .net *"_s48", 0 0, L_0x7ffbc1e277e0;  1 drivers
v0x7ffbc1e22710_0 .net *"_s5", 11 0, L_0x7ffbc1e25fa0;  1 drivers
L_0x10c2ac3b0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7ffbc1e227c0_0 .net *"_s59", 7 0, L_0x10c2ac3b0;  1 drivers
L_0x10c2ac098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffbc1e22870_0 .net/2u *"_s6", 0 0, L_0x10c2ac098;  1 drivers
v0x7ffbc1e22920_0 .net *"_s62", 14 0, L_0x7ffbc1e280e0;  1 drivers
L_0x10c2ac3f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffbc1e229d0_0 .net/2u *"_s63", 0 0, L_0x10c2ac3f8;  1 drivers
v0x7ffbc1e22a80_0 .net *"_s65", 15 0, L_0x7ffbc1e27fa0;  1 drivers
v0x7ffbc1e22b30_0 .net *"_s70", 14 0, L_0x7ffbc1e284d0;  1 drivers
L_0x10c2ac440 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffbc1e22be0_0 .net/2u *"_s71", 0 0, L_0x10c2ac440;  1 drivers
v0x7ffbc1e22c90_0 .net *"_s73", 15 0, L_0x7ffbc1e28570;  1 drivers
v0x7ffbc1e22d40_0 .net *"_s79", 0 0, L_0x7ffbc1e28820;  1 drivers
v0x7ffbc1e22240_0 .net/2u *"_s83", 0 0, L_0x10c2ac488;  1 drivers
v0x7ffbc1e22fd0_0 .net *"_s85", 0 0, L_0x7ffbc1e28ab0;  1 drivers
v0x7ffbc1e23060_0 .net/2u *"_s89", 0 0, L_0x10c2ac4d0;  1 drivers
v0x7ffbc1e230f0_0 .net *"_s91", 0 0, L_0x7ffbc1e28ca0;  1 drivers
v0x7ffbc1e23190_0 .net *"_s96", 2 0, L_0x7ffbc1e28f30;  1 drivers
v0x7ffbc1e23240_0 .net/2u *"_s99", 0 0, L_0x10c2ac518;  1 drivers
v0x7ffbc1e232f0_0 .net "alu_op", 1 0, v0x7ffbc1e247d0_0;  alias, 1 drivers
v0x7ffbc1e233b0_0 .net "alu_src", 0 0, v0x7ffbc1e248c0_0;  alias, 1 drivers
v0x7ffbc1e23440_0 .net "beq", 0 0, v0x7ffbc1e24960_0;  alias, 1 drivers
v0x7ffbc1e234d0_0 .net "beq_control", 0 0, L_0x7ffbc1e28410;  1 drivers
v0x7ffbc1e23560_0 .net "bne", 0 0, v0x7ffbc1e24a30_0;  alias, 1 drivers
v0x7ffbc1e235f0_0 .net "bne_control", 0 0, L_0x7ffbc1e28910;  1 drivers
v0x7ffbc1e23680_0 .net "clk", 0 0, v0x7ffbc1e25a00_0;  alias, 1 drivers
v0x7ffbc1e23710_0 .net "ext_im", 15 0, L_0x7ffbc1e27500;  1 drivers
v0x7ffbc1e237c0_0 .net "instr", 15 0, L_0x7ffbc1e25eb0;  1 drivers
v0x7ffbc1e23860_0 .net "jump", 0 0, v0x7ffbc1e24bb0_0;  alias, 1 drivers
v0x7ffbc1e238f0_0 .net "jump_shift", 12 0, L_0x7ffbc1e26040;  1 drivers
v0x7ffbc1e239a0_0 .net "mem_read", 0 0, v0x7ffbc1e24c40_0;  alias, 1 drivers
v0x7ffbc1e23a50_0 .net "mem_read_data", 15 0, L_0x7ffbc1e29270;  1 drivers
v0x7ffbc1e23af0_0 .net "mem_to_reg", 0 0, v0x7ffbc1e24d10_0;  alias, 1 drivers
v0x7ffbc1e23b90_0 .net "mem_write", 0 0, v0x7ffbc1e24da0_0;  alias, 1 drivers
v0x7ffbc1e23c40_0 .net "opcode", 3 0, L_0x7ffbc1e29e30;  alias, 1 drivers
v0x7ffbc1e23ce0_0 .net "pc2", 15 0, L_0x7ffbc1e25b10;  1 drivers
v0x7ffbc1e23d90_0 .var "pc_current", 15 0;
v0x7ffbc1e23e50_0 .net "pc_next", 15 0, L_0x7ffbc1e291d0;  1 drivers
v0x7ffbc1e23ef0_0 .net "read_data2", 15 0, L_0x7ffbc1e27870;  1 drivers
v0x7ffbc1e23fa0_0 .net "reg_dst", 0 0, v0x7ffbc1e24f40_0;  alias, 1 drivers
v0x7ffbc1e24040_0 .net "reg_read_addr_1", 2 0, L_0x7ffbc1e265f0;  1 drivers
v0x7ffbc1e24100_0 .net "reg_read_addr_2", 2 0, L_0x7ffbc1e266d0;  1 drivers
v0x7ffbc1e241b0_0 .net "reg_read_data_1", 15 0, L_0x7ffbc1e26dc0;  1 drivers
v0x7ffbc1e24250_0 .net "reg_read_data_2", 15 0, L_0x7ffbc1e26ea0;  1 drivers
v0x7ffbc1e24300_0 .net "reg_write", 0 0, v0x7ffbc1e24ff0_0;  alias, 1 drivers
v0x7ffbc1e22df0_0 .net "reg_write_data", 15 0, L_0x7ffbc1e29c70;  1 drivers
v0x7ffbc1e22e90_0 .net "reg_write_dest", 2 0, L_0x7ffbc1e26450;  1 drivers
v0x7ffbc1e24390_0 .net "zero_flag", 0 0, L_0x7ffbc1e27c20;  1 drivers
L_0x7ffbc1e25b10 .arith/sum 16, v0x7ffbc1e23d90_0, L_0x10c2ac008;
L_0x7ffbc1e25fa0 .part L_0x7ffbc1e25eb0, 0, 12;
L_0x7ffbc1e26040 .concat [ 1 12 0 0], L_0x10c2ac098, L_0x7ffbc1e25fa0;
L_0x7ffbc1e26270 .part L_0x7ffbc1e25eb0, 3, 3;
L_0x7ffbc1e26390 .part L_0x7ffbc1e25eb0, 6, 3;
L_0x7ffbc1e26450 .functor MUXZ 3, L_0x7ffbc1e26390, L_0x7ffbc1e26270, L_0x7ffbc1e26180, C4<>;
L_0x7ffbc1e265f0 .part L_0x7ffbc1e25eb0, 9, 3;
L_0x7ffbc1e266d0 .part L_0x7ffbc1e25eb0, 6, 3;
L_0x7ffbc1e26cd0 .part L_0x7ffbc1e29c70, 0, 8;
L_0x7ffbc1e26dc0 .concat [ 8 8 0 0], L_0x7ffbc1e269b0, L_0x10c2ac1b8;
L_0x7ffbc1e26ea0 .concat [ 8 8 0 0], L_0x7ffbc1e26c20, L_0x10c2ac200;
L_0x7ffbc1e27040 .part L_0x7ffbc1e25eb0, 5, 1;
LS_0x7ffbc1e271e0_0_0 .concat [ 1 1 1 1], L_0x7ffbc1e27040, L_0x7ffbc1e27040, L_0x7ffbc1e27040, L_0x7ffbc1e27040;
LS_0x7ffbc1e271e0_0_4 .concat [ 1 1 1 1], L_0x7ffbc1e27040, L_0x7ffbc1e27040, L_0x7ffbc1e27040, L_0x7ffbc1e27040;
LS_0x7ffbc1e271e0_0_8 .concat [ 1 1 0 0], L_0x7ffbc1e27040, L_0x7ffbc1e27040;
L_0x7ffbc1e271e0 .concat [ 4 4 2 0], LS_0x7ffbc1e271e0_0_0, LS_0x7ffbc1e271e0_0_4, LS_0x7ffbc1e271e0_0_8;
L_0x7ffbc1e27460 .part L_0x7ffbc1e25eb0, 0, 6;
L_0x7ffbc1e27500 .concat [ 6 10 0 0], L_0x7ffbc1e27460, L_0x7ffbc1e271e0;
L_0x7ffbc1e276c0 .part L_0x7ffbc1e25eb0, 12, 4;
L_0x7ffbc1e27870 .functor MUXZ 16, L_0x7ffbc1e26ea0, L_0x7ffbc1e27500, L_0x7ffbc1e277e0, C4<>;
L_0x7ffbc1e27de0 .part L_0x7ffbc1e26dc0, 0, 8;
L_0x7ffbc1e27ec0 .part L_0x7ffbc1e27870, 0, 8;
L_0x7ffbc1e28040 .concat [ 8 8 0 0], v0x7ffbc1e1f000_0, L_0x10c2ac3b0;
L_0x7ffbc1e280e0 .part L_0x7ffbc1e27500, 0, 15;
L_0x7ffbc1e27fa0 .concat [ 1 15 0 0], L_0x10c2ac3f8, L_0x7ffbc1e280e0;
L_0x7ffbc1e282d0 .arith/sum 16, L_0x7ffbc1e25b10, L_0x7ffbc1e27fa0;
L_0x7ffbc1e284d0 .part L_0x7ffbc1e27500, 0, 15;
L_0x7ffbc1e28570 .concat [ 1 15 0 0], L_0x10c2ac440, L_0x7ffbc1e284d0;
L_0x7ffbc1e28720 .arith/sum 16, L_0x7ffbc1e25b10, L_0x7ffbc1e28570;
L_0x7ffbc1e28b20 .functor MUXZ 16, L_0x7ffbc1e25b10, L_0x7ffbc1e282d0, L_0x7ffbc1e28ab0, C4<>;
L_0x7ffbc1e28dd0 .functor MUXZ 16, L_0x7ffbc1e28b20, L_0x7ffbc1e28720, L_0x7ffbc1e28ca0, C4<>;
L_0x7ffbc1e28f30 .part L_0x7ffbc1e25b10, 13, 3;
L_0x7ffbc1e290c0 .concat [ 13 3 0 0], L_0x7ffbc1e26040, L_0x7ffbc1e28f30;
L_0x7ffbc1e291d0 .functor MUXZ 16, L_0x7ffbc1e28dd0, L_0x7ffbc1e290c0, L_0x7ffbc1e29160, C4<>;
L_0x7ffbc1e29860 .part L_0x7ffbc1e28040, 0, 8;
L_0x7ffbc1e29980 .part L_0x7ffbc1e26ea0, 0, 8;
L_0x7ffbc1e29270 .concat [ 8 8 0 0], L_0x7ffbc1e29700, L_0x10c2ac638;
L_0x7ffbc1e29c70 .functor MUXZ 16, L_0x7ffbc1e28040, L_0x7ffbc1e29270, L_0x7ffbc1e29b70, C4<>;
L_0x7ffbc1e29e30 .part L_0x7ffbc1e25eb0, 12, 4;
S_0x7ffbc1e0e180 .scope module, "ALU_Control_unit" "alu_control" 4 81, 5 10 0, S_0x7ffbc1e0df00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 3 "ALU_Cnt"
    .port_info 1 /INPUT 2 "ALUOp"
    .port_info 2 /INPUT 4 "Opcode"
v0x7ffbc1e0e380_0 .net "ALUControlIn", 5 0, L_0x7ffbc1e275a0;  1 drivers
v0x7ffbc1e1e410_0 .net "ALUOp", 1 0, v0x7ffbc1e247d0_0;  alias, 1 drivers
v0x7ffbc1e1e4c0_0 .var "ALU_Cnt", 2 0;
v0x7ffbc1e1e580_0 .net "Opcode", 3 0, L_0x7ffbc1e276c0;  1 drivers
E_0x7ffbc1e07fa0 .event edge, v0x7ffbc1e0e380_0;
L_0x7ffbc1e275a0 .concat [ 4 2 0 0], L_0x7ffbc1e276c0, v0x7ffbc1e247d0_0;
S_0x7ffbc1e1e680 .scope module, "alu_unit" "ALU" 4 85, 6 3 0, S_0x7ffbc1e0df00;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "alu_control"
    .port_info 3 /OUTPUT 8 "result"
    .port_info 4 /OUTPUT 1 "zero"
v0x7ffbc1e1e920_0 .net *"_s0", 15 0, L_0x7ffbc1e279e0;  1 drivers
L_0x10c2ac368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffbc1e1e9e0_0 .net/2u *"_s10", 0 0, L_0x10c2ac368;  1 drivers
L_0x10c2ac290 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7ffbc1e1ea90_0 .net *"_s3", 7 0, L_0x10c2ac290;  1 drivers
L_0x10c2ac2d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffbc1e1eb50_0 .net/2u *"_s4", 15 0, L_0x10c2ac2d8;  1 drivers
v0x7ffbc1e1ec00_0 .net *"_s6", 0 0, L_0x7ffbc1e27ae0;  1 drivers
L_0x10c2ac320 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7ffbc1e1ece0_0 .net/2u *"_s8", 0 0, L_0x10c2ac320;  1 drivers
v0x7ffbc1e1ed90_0 .net "a", 7 0, L_0x7ffbc1e27de0;  1 drivers
v0x7ffbc1e1ee40_0 .net "alu_control", 2 0, v0x7ffbc1e1e4c0_0;  alias, 1 drivers
v0x7ffbc1e1eee0_0 .net "b", 7 0, L_0x7ffbc1e27ec0;  1 drivers
v0x7ffbc1e1f000_0 .var "result", 7 0;
v0x7ffbc1e1f0b0_0 .net "zero", 0 0, L_0x7ffbc1e27c20;  alias, 1 drivers
E_0x7ffbc1e1e8f0 .event edge, v0x7ffbc1e1e4c0_0, v0x7ffbc1e1ed90_0, v0x7ffbc1e1eee0_0;
L_0x7ffbc1e279e0 .concat [ 8 8 0 0], v0x7ffbc1e1f000_0, L_0x10c2ac290;
L_0x7ffbc1e27ae0 .cmp/eq 16, L_0x7ffbc1e279e0, L_0x10c2ac2d8;
L_0x7ffbc1e27c20 .functor MUXZ 1, L_0x10c2ac368, L_0x10c2ac320, L_0x7ffbc1e27ae0, C4<>;
S_0x7ffbc1e1f1d0 .scope module, "dm" "Data_Memory" 4 102, 7 16 0, S_0x7ffbc1e0df00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "mem_access_addr"
    .port_info 2 /INPUT 8 "mem_write_data"
    .port_info 3 /INPUT 1 "mem_write_en"
    .port_info 4 /INPUT 1 "mem_read"
    .port_info 5 /OUTPUT 8 "mem_read_data"
L_0x10c2ac560 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7ffbc1e29410 .functor XNOR 1, v0x7ffbc1e24c40_0, L_0x10c2ac560, C4<0>, C4<0>;
L_0x10c2ac5a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffbc1e1f440_0 .net *"_s11", 1 0, L_0x10c2ac5a8;  1 drivers
L_0x10c2ac5f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7ffbc1e1f4f0_0 .net/2u *"_s12", 7 0, L_0x10c2ac5f0;  1 drivers
v0x7ffbc1e1f5a0_0 .net/2u *"_s2", 0 0, L_0x10c2ac560;  1 drivers
v0x7ffbc1e1f660_0 .net *"_s4", 0 0, L_0x7ffbc1e29410;  1 drivers
v0x7ffbc1e1f700_0 .net *"_s6", 7 0, L_0x7ffbc1e29500;  1 drivers
v0x7ffbc1e1f7f0_0 .net *"_s8", 4 0, L_0x7ffbc1e295a0;  1 drivers
v0x7ffbc1e1f8a0_0 .net "clk", 0 0, v0x7ffbc1e25a00_0;  alias, 1 drivers
v0x7ffbc1e1f940_0 .var/i "f", 31 0;
v0x7ffbc1e1f9f0_0 .net "mem_access_addr", 7 0, L_0x7ffbc1e29860;  1 drivers
v0x7ffbc1e1fb00_0 .net "mem_read", 0 0, v0x7ffbc1e24c40_0;  alias, 1 drivers
v0x7ffbc1e1fba0_0 .net "mem_read_data", 7 0, L_0x7ffbc1e29700;  1 drivers
v0x7ffbc1e1fc50_0 .net "mem_write_data", 7 0, L_0x7ffbc1e29980;  1 drivers
v0x7ffbc1e1fd00_0 .net "mem_write_en", 0 0, v0x7ffbc1e24da0_0;  alias, 1 drivers
v0x7ffbc1e1fda0 .array "memory", 0 7, 7 0;
v0x7ffbc1e1fe40_0 .net "ram_addr", 2 0, L_0x7ffbc1e29370;  1 drivers
E_0x7ffbc1e1f410 .event posedge, v0x7ffbc1e1f8a0_0;
L_0x7ffbc1e29370 .part L_0x7ffbc1e29860, 0, 3;
L_0x7ffbc1e29500 .array/port v0x7ffbc1e1fda0, L_0x7ffbc1e295a0;
L_0x7ffbc1e295a0 .concat [ 3 2 0 0], L_0x7ffbc1e29370, L_0x10c2ac5a8;
L_0x7ffbc1e29700 .functor MUXZ 8, L_0x10c2ac5f0, L_0x7ffbc1e29500, L_0x7ffbc1e29410, C4<>;
S_0x7ffbc1e1ff80 .scope module, "im" "Instruction_Memory" 4 54, 8 14 0, S_0x7ffbc1e0df00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "pc"
    .port_info 1 /OUTPUT 16 "instruction"
L_0x7ffbc1e25eb0 .functor BUFZ 16, L_0x7ffbc1e25cb0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7ffbc1e20130_0 .net *"_s2", 15 0, L_0x7ffbc1e25cb0;  1 drivers
v0x7ffbc1e201c0_0 .net *"_s4", 5 0, L_0x7ffbc1e25d50;  1 drivers
L_0x10c2ac050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffbc1e20270_0 .net *"_s7", 1 0, L_0x10c2ac050;  1 drivers
v0x7ffbc1e20330_0 .net "instruction", 15 0, L_0x7ffbc1e25eb0;  alias, 1 drivers
v0x7ffbc1e203e0 .array "instruction_memory", 0 14, 15 0;
v0x7ffbc1e204c0_0 .net "pc", 15 0, v0x7ffbc1e23d90_0;  1 drivers
v0x7ffbc1e20570_0 .net "rom_addr", 3 0, L_0x7ffbc1e25c10;  1 drivers
L_0x7ffbc1e25c10 .part v0x7ffbc1e23d90_0, 1, 4;
L_0x7ffbc1e25cb0 .array/port v0x7ffbc1e203e0, L_0x7ffbc1e25d50;
L_0x7ffbc1e25d50 .concat [ 4 2 0 0], L_0x7ffbc1e25c10, L_0x10c2ac050;
S_0x7ffbc1e20650 .scope module, "reg_file" "GPRs" 4 66, 9 18 0, S_0x7ffbc1e0df00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reg_write_en"
    .port_info 2 /INPUT 3 "reg_write_dest"
    .port_info 3 /INPUT 8 "reg_write_data"
    .port_info 4 /INPUT 3 "reg_read_addr_1"
    .port_info 5 /OUTPUT 8 "reg_read_data_1"
    .port_info 6 /INPUT 3 "reg_read_addr_2"
    .port_info 7 /OUTPUT 8 "reg_read_data_2"
L_0x7ffbc1e269b0 .functor BUFZ 8, L_0x7ffbc1e267b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7ffbc1e26c20 .functor BUFZ 8, L_0x7ffbc1e26a60, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7ffbc1e20940_0 .net *"_s0", 7 0, L_0x7ffbc1e267b0;  1 drivers
v0x7ffbc1e209d0_0 .net *"_s10", 4 0, L_0x7ffbc1e26b00;  1 drivers
L_0x10c2ac170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffbc1e20a70_0 .net *"_s13", 1 0, L_0x10c2ac170;  1 drivers
v0x7ffbc1e20b20_0 .net *"_s2", 4 0, L_0x7ffbc1e26850;  1 drivers
L_0x10c2ac128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffbc1e20bd0_0 .net *"_s5", 1 0, L_0x10c2ac128;  1 drivers
v0x7ffbc1e20cc0_0 .net *"_s8", 7 0, L_0x7ffbc1e26a60;  1 drivers
v0x7ffbc1e20d70_0 .net "clk", 0 0, v0x7ffbc1e25a00_0;  alias, 1 drivers
v0x7ffbc1e20e00_0 .var/i "f", 31 0;
v0x7ffbc1e20ea0_0 .var/i "i", 31 0;
v0x7ffbc1e20fd0 .array "reg_array", 0 7, 7 0;
v0x7ffbc1e21070_0 .net "reg_read_addr_1", 2 0, L_0x7ffbc1e265f0;  alias, 1 drivers
v0x7ffbc1e21120_0 .net "reg_read_addr_2", 2 0, L_0x7ffbc1e266d0;  alias, 1 drivers
v0x7ffbc1e211d0_0 .net "reg_read_data_1", 7 0, L_0x7ffbc1e269b0;  1 drivers
v0x7ffbc1e21280_0 .net "reg_read_data_2", 7 0, L_0x7ffbc1e26c20;  1 drivers
v0x7ffbc1e21330_0 .net "reg_write_data", 7 0, L_0x7ffbc1e26cd0;  1 drivers
v0x7ffbc1e213e0_0 .net "reg_write_dest", 2 0, L_0x7ffbc1e26450;  alias, 1 drivers
v0x7ffbc1e21490_0 .net "reg_write_en", 0 0, v0x7ffbc1e24ff0_0;  alias, 1 drivers
L_0x7ffbc1e267b0 .array/port v0x7ffbc1e20fd0, L_0x7ffbc1e26850;
L_0x7ffbc1e26850 .concat [ 3 2 0 0], L_0x7ffbc1e265f0, L_0x10c2ac128;
L_0x7ffbc1e26a60 .array/port v0x7ffbc1e20fd0, L_0x7ffbc1e26b00;
L_0x7ffbc1e26b00 .concat [ 3 2 0 0], L_0x7ffbc1e266d0, L_0x10c2ac170;
S_0x7ffbc1e244c0 .scope module, "control" "Control_Unit" 3 34, 10 15 0, S_0x7ffbc1e0dda0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode"
    .port_info 1 /OUTPUT 2 "alu_op"
    .port_info 2 /OUTPUT 1 "jump"
    .port_info 3 /OUTPUT 1 "beq"
    .port_info 4 /OUTPUT 1 "bne"
    .port_info 5 /OUTPUT 1 "mem_read"
    .port_info 6 /OUTPUT 1 "mem_write"
    .port_info 7 /OUTPUT 1 "alu_src"
    .port_info 8 /OUTPUT 1 "reg_dst"
    .port_info 9 /OUTPUT 1 "mem_to_reg"
    .port_info 10 /OUTPUT 1 "reg_write"
v0x7ffbc1e247d0_0 .var "alu_op", 1 0;
v0x7ffbc1e248c0_0 .var "alu_src", 0 0;
v0x7ffbc1e24960_0 .var "beq", 0 0;
v0x7ffbc1e24a30_0 .var "bne", 0 0;
v0x7ffbc1e24ae0_0 .var/i "f", 31 0;
v0x7ffbc1e24bb0_0 .var "jump", 0 0;
v0x7ffbc1e24c40_0 .var "mem_read", 0 0;
v0x7ffbc1e24d10_0 .var "mem_to_reg", 0 0;
v0x7ffbc1e24da0_0 .var "mem_write", 0 0;
v0x7ffbc1e24eb0_0 .net "opcode", 3 0, L_0x7ffbc1e29e30;  alias, 1 drivers
v0x7ffbc1e24f40_0 .var "reg_dst", 0 0;
v0x7ffbc1e24ff0_0 .var "reg_write", 0 0;
E_0x7ffbc1e24790 .event edge, v0x7ffbc1e24ae0_0, v0x7ffbc1e23c40_0;
    .scope S_0x7ffbc1e1ff80;
T_0 ;
    %vpi_call 8 25 "$readmemb", "./demo/prog_2.txt", v0x7ffbc1e203e0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001110 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7ffbc1e20650;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffbc1e20ea0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x7ffbc1e20ea0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x7ffbc1e20ea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffbc1e20fd0, 0, 4;
    %load/vec4 v0x7ffbc1e20ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffbc1e20ea0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %load/vec4 v0x7ffbc1e20ea0_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 3, 0, 8;
    %ix/getv/s 3, v0x7ffbc1e20ea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffbc1e20fd0, 0, 4;
T_1.2 ;
    %end;
    .thread T_1;
    .scope S_0x7ffbc1e20650;
T_2 ;
    %vpi_func 9 47 "$fopen" 32, "./demo/1_11_17_16_44.o" {0 0 0};
    %store/vec4 v0x7ffbc1e20e00_0, 0, 32;
    %delay 300000, 0;
    %vpi_call 9 49 "$fclose", v0x7ffbc1e20e00_0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7ffbc1e20650;
T_3 ;
    %wait E_0x7ffbc1e1f410;
    %vpi_call 9 54 "$monitor", v0x7ffbc1e20e00_0, "time = %d\012", $time, "\011reg[0] = %b\012", &A<v0x7ffbc1e20fd0, 0>, "\011reg[1] = %b\012", &A<v0x7ffbc1e20fd0, 1>, "\011reg[2] = %b\012", &A<v0x7ffbc1e20fd0, 2>, "\011reg[3] = %b\012", &A<v0x7ffbc1e20fd0, 3>, "\011reg[4] = %b\012", &A<v0x7ffbc1e20fd0, 4>, "\011reg[5] = %b\012", &A<v0x7ffbc1e20fd0, 5>, "\011reg[6] = %b\012", &A<v0x7ffbc1e20fd0, 6>, "\011reg[7] = %b\012", &A<v0x7ffbc1e20fd0, 7> {0 0 0};
    %load/vec4 v0x7ffbc1e21490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7ffbc1e21330_0;
    %load/vec4 v0x7ffbc1e213e0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffbc1e20fd0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7ffbc1e0e180;
T_4 ;
    %wait E_0x7ffbc1e07fa0;
    %load/vec4 v0x7ffbc1e0e380_0;
    %dup/vec4;
    %pushi/vec4 47, 15, 6;
    %cmp/x;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 31, 15, 6;
    %cmp/x;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/x;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/x;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/x;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/x;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/x;
    %jmp/1 T_4.6, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/x;
    %jmp/1 T_4.7, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/x;
    %jmp/1 T_4.8, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/x;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ffbc1e1e4c0_0, 0, 3;
    %jmp T_4.11;
T_4.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ffbc1e1e4c0_0, 0, 3;
    %jmp T_4.11;
T_4.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7ffbc1e1e4c0_0, 0, 3;
    %jmp T_4.11;
T_4.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ffbc1e1e4c0_0, 0, 3;
    %jmp T_4.11;
T_4.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7ffbc1e1e4c0_0, 0, 3;
    %jmp T_4.11;
T_4.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7ffbc1e1e4c0_0, 0, 3;
    %jmp T_4.11;
T_4.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7ffbc1e1e4c0_0, 0, 3;
    %jmp T_4.11;
T_4.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7ffbc1e1e4c0_0, 0, 3;
    %jmp T_4.11;
T_4.7 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7ffbc1e1e4c0_0, 0, 3;
    %jmp T_4.11;
T_4.8 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7ffbc1e1e4c0_0, 0, 3;
    %jmp T_4.11;
T_4.9 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7ffbc1e1e4c0_0, 0, 3;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7ffbc1e1e680;
T_5 ;
    %wait E_0x7ffbc1e1e8f0;
    %load/vec4 v0x7ffbc1e1ee40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %load/vec4 v0x7ffbc1e1ed90_0;
    %load/vec4 v0x7ffbc1e1eee0_0;
    %add;
    %store/vec4 v0x7ffbc1e1f000_0, 0, 8;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0x7ffbc1e1ed90_0;
    %load/vec4 v0x7ffbc1e1eee0_0;
    %add;
    %store/vec4 v0x7ffbc1e1f000_0, 0, 8;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v0x7ffbc1e1ed90_0;
    %load/vec4 v0x7ffbc1e1eee0_0;
    %sub;
    %store/vec4 v0x7ffbc1e1f000_0, 0, 8;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x7ffbc1e1ed90_0;
    %inv;
    %store/vec4 v0x7ffbc1e1f000_0, 0, 8;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x7ffbc1e1ed90_0;
    %ix/getv 4, v0x7ffbc1e1eee0_0;
    %shiftl 4;
    %store/vec4 v0x7ffbc1e1f000_0, 0, 8;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x7ffbc1e1ed90_0;
    %ix/getv 4, v0x7ffbc1e1eee0_0;
    %shiftr 4;
    %store/vec4 v0x7ffbc1e1f000_0, 0, 8;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x7ffbc1e1ed90_0;
    %load/vec4 v0x7ffbc1e1eee0_0;
    %and;
    %store/vec4 v0x7ffbc1e1f000_0, 0, 8;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x7ffbc1e1ed90_0;
    %load/vec4 v0x7ffbc1e1eee0_0;
    %or;
    %store/vec4 v0x7ffbc1e1f000_0, 0, 8;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x7ffbc1e1ed90_0;
    %load/vec4 v0x7ffbc1e1eee0_0;
    %cmp/u;
    %jmp/0xz  T_5.10, 5;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7ffbc1e1f000_0, 0, 8;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7ffbc1e1f000_0, 0, 8;
T_5.11 ;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7ffbc1e1f1d0;
T_6 ;
    %vpi_call 7 35 "$readmemb", "./demo/data_2.txt", v0x7ffbc1e1fda0 {0 0 0};
    %vpi_func 7 37 "$fopen" 32, "./demo/1_11_17_16_44.o" {0 0 0};
    %store/vec4 v0x7ffbc1e1f940_0, 0, 32;
    %delay 300000, 0;
    %vpi_call 7 40 "$fclose", v0x7ffbc1e1f940_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x7ffbc1e1f1d0;
T_7 ;
    %wait E_0x7ffbc1e1f410;
    %vpi_call 7 44 "$monitor", v0x7ffbc1e1f940_0, "time = %d\012", $time, "\011memory[0] = %b\012", &A<v0x7ffbc1e1fda0, 0>, "\011memory[1] = %b\012", &A<v0x7ffbc1e1fda0, 1>, "\011memory[2] = %b\012", &A<v0x7ffbc1e1fda0, 2>, "\011memory[3] = %b\012", &A<v0x7ffbc1e1fda0, 3>, "\011memory[4] = %b\012", &A<v0x7ffbc1e1fda0, 4>, "\011memory[5] = %b\012", &A<v0x7ffbc1e1fda0, 5>, "\011memory[6] = %b\012", &A<v0x7ffbc1e1fda0, 6>, "\011memory[7] = %b\012", &A<v0x7ffbc1e1fda0, 7> {0 0 0};
    %jmp T_7;
    .thread T_7;
    .scope S_0x7ffbc1e1f1d0;
T_8 ;
    %wait E_0x7ffbc1e1f410;
    %load/vec4 v0x7ffbc1e1fd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7ffbc1e1fc50_0;
    %load/vec4 v0x7ffbc1e1fe40_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffbc1e1fda0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7ffbc1e0df00;
T_9 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ffbc1e23d90_0, 0;
    %end;
    .thread T_9;
    .scope S_0x7ffbc1e0df00;
T_10 ;
    %wait E_0x7ffbc1e1f410;
    %load/vec4 v0x7ffbc1e23e50_0;
    %assign/vec4 v0x7ffbc1e23d90_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7ffbc1e244c0;
T_11 ;
    %vpi_func 10 23 "$fopen" 32, "./demo/1_11_17_16_44.o" {0 0 0};
    %store/vec4 v0x7ffbc1e24ae0_0, 0, 32;
    %delay 300000, 0;
    %vpi_call 10 26 "$fclose", v0x7ffbc1e24ae0_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7ffbc1e244c0;
T_12 ;
    %wait E_0x7ffbc1e24790;
    %vpi_call 10 31 "$monitor", v0x7ffbc1e24ae0_0, "time = %d\012", $time, "\012 Opcode = %d\012", v0x7ffbc1e24eb0_0 {0 0 0};
    %load/vec4 v0x7ffbc1e24eb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffbc1e24f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e248c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffbc1e24ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24a30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ffbc1e247d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24bb0_0, 0, 1;
    %jmp T_12.14;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffbc1e248c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffbc1e24d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffbc1e24ff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffbc1e24c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24a30_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7ffbc1e247d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24bb0_0, 0, 1;
    %jmp T_12.14;
T_12.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffbc1e248c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffbc1e24da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24a30_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7ffbc1e247d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24bb0_0, 0, 1;
    %jmp T_12.14;
T_12.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffbc1e24f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e248c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffbc1e24ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24a30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ffbc1e247d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24bb0_0, 0, 1;
    %jmp T_12.14;
T_12.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffbc1e24f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e248c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffbc1e24ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24a30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ffbc1e247d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24bb0_0, 0, 1;
    %jmp T_12.14;
T_12.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffbc1e24f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e248c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffbc1e24ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24a30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ffbc1e247d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24bb0_0, 0, 1;
    %jmp T_12.14;
T_12.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffbc1e24f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e248c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffbc1e24ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24a30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ffbc1e247d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24bb0_0, 0, 1;
    %jmp T_12.14;
T_12.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffbc1e24f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e248c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffbc1e24ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24a30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ffbc1e247d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24bb0_0, 0, 1;
    %jmp T_12.14;
T_12.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffbc1e24f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e248c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffbc1e24ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24a30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ffbc1e247d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24bb0_0, 0, 1;
    %jmp T_12.14;
T_12.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffbc1e24f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e248c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffbc1e24ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24a30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ffbc1e247d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24bb0_0, 0, 1;
    %jmp T_12.14;
T_12.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffbc1e24f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e248c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffbc1e24ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24a30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ffbc1e247d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24bb0_0, 0, 1;
    %jmp T_12.14;
T_12.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e248c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24da0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffbc1e24960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24a30_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7ffbc1e247d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24bb0_0, 0, 1;
    %jmp T_12.14;
T_12.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e248c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffbc1e24a30_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7ffbc1e247d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24bb0_0, 0, 1;
    %jmp T_12.14;
T_12.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e248c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffbc1e24a30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ffbc1e247d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffbc1e24bb0_0, 0, 1;
    %jmp T_12.14;
T_12.14 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7ffbc1e0dc40;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffbc1e25a00_0, 0;
    %delay 300000, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x7ffbc1e0dc40;
T_14 ;
    %delay 5000, 0;
    %load/vec4 v0x7ffbc1e25a00_0;
    %inv;
    %store/vec4 v0x7ffbc1e25a00_0, 0, 1;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "test_RISC.v";
    "./RISC.v";
    "./Datapath.v";
    "./ALU_control.v";
    "./ALU.v";
    "./DMEM.v";
    "./IMEM.v";
    "./Register.v";
    "./CU.v";
