/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [4:0] _03_;
  wire [9:0] celloutsig_0_0z;
  reg [4:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [12:0] celloutsig_0_26z;
  wire [17:0] celloutsig_0_27z;
  wire [4:0] celloutsig_0_28z;
  wire [7:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire [2:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [7:0] celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_44z;
  wire [10:0] celloutsig_0_45z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_61z;
  reg [7:0] celloutsig_0_6z;
  wire [15:0] celloutsig_0_7z;
  wire celloutsig_0_81z;
  wire [10:0] celloutsig_0_82z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [14:0] celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire [5:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [19:0] celloutsig_1_19z;
  reg [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [22:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~((celloutsig_1_0z[1] | celloutsig_1_2z) & in_data[159]);
  assign celloutsig_0_23z = ~((celloutsig_0_9z | celloutsig_0_14z) & celloutsig_0_14z);
  assign celloutsig_0_81z = celloutsig_0_26z[8] | ~(celloutsig_0_61z[0]);
  assign celloutsig_0_22z = celloutsig_0_19z | ~(celloutsig_0_21z);
  assign celloutsig_0_8z = celloutsig_0_2z ^ _01_;
  assign celloutsig_1_4z = celloutsig_1_1z[2] ^ celloutsig_1_3z;
  reg [4:0] _10_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _10_ <= 5'h00;
    else _10_ <= { celloutsig_0_0z[9:6], celloutsig_0_1z };
  assign { _01_, _03_[3], _00_, _03_[1], _02_ } = _10_;
  assign celloutsig_0_11z = { celloutsig_0_7z[6:4], celloutsig_0_8z, celloutsig_0_9z } & celloutsig_0_10z;
  assign celloutsig_0_15z = celloutsig_0_0z[6:0] & celloutsig_0_6z[7:1];
  assign celloutsig_0_30z = in_data[84:82] & celloutsig_0_27z[15:13];
  assign celloutsig_0_45z = { celloutsig_0_44z[4], celloutsig_0_39z, celloutsig_0_36z, celloutsig_0_22z } / { 1'h1, celloutsig_0_33z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_1_9z = { celloutsig_1_7z[3:2], celloutsig_1_3z } / { 1'h1, celloutsig_1_7z[1], celloutsig_1_4z };
  assign celloutsig_1_15z = { celloutsig_1_5z[6:3], celloutsig_1_6z, celloutsig_1_14z } / { 1'h1, celloutsig_1_10z[8], celloutsig_1_0z };
  assign celloutsig_0_5z = celloutsig_0_0z[8:0] <= { celloutsig_0_1z, _01_, _03_[3], _00_, _03_[1], _02_, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_33z = celloutsig_0_28z[4:1] && { celloutsig_0_17z[3:1], celloutsig_0_3z };
  assign celloutsig_1_8z = { in_data[121:110], celloutsig_1_2z } && { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_1z = celloutsig_0_0z[8:0] && celloutsig_0_0z[8:0];
  assign celloutsig_1_2z = ! { in_data[108:106], celloutsig_1_1z };
  assign celloutsig_0_9z = ! { celloutsig_0_6z[2:0], celloutsig_0_0z, _01_, _03_[3], _00_, _03_[1], _02_ };
  assign celloutsig_1_14z = ! celloutsig_1_7z;
  assign celloutsig_0_25z = ! { celloutsig_0_7z[14:4], celloutsig_0_16z, celloutsig_0_12z };
  assign celloutsig_0_24z = celloutsig_0_0z[2] & ~(celloutsig_0_12z);
  assign celloutsig_0_36z = { celloutsig_0_29z[0], celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_23z, celloutsig_0_16z } % { 1'h1, _03_[1], _02_, celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_30z };
  assign celloutsig_0_82z = { celloutsig_0_45z[8:5], celloutsig_0_61z, celloutsig_0_39z, celloutsig_0_33z } % { 1'h1, celloutsig_0_29z[6:0], celloutsig_0_32z };
  assign celloutsig_1_0z = in_data[129:126] % { 1'h1, in_data[180:178] };
  assign celloutsig_0_26z = { celloutsig_0_7z[13:4], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_22z } % { 1'h1, celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_25z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_23z };
  assign celloutsig_0_32z = { celloutsig_0_11z[3:2], celloutsig_0_16z } % { 1'h1, celloutsig_0_7z[5:4] };
  assign celloutsig_0_20z = celloutsig_0_7z[10:6] != { celloutsig_0_0z[4:1], celloutsig_0_2z };
  assign celloutsig_0_2z = { in_data[39:37], celloutsig_0_1z } != in_data[60:57];
  assign celloutsig_0_44z = - { celloutsig_0_30z, celloutsig_0_10z };
  assign celloutsig_0_61z = - celloutsig_0_28z;
  assign celloutsig_0_21z = { celloutsig_0_15z[3:1], celloutsig_0_2z, celloutsig_0_8z } !== { celloutsig_0_10z[2:0], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_19z = ~ { celloutsig_1_5z[5:1], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_18z, celloutsig_1_15z };
  assign celloutsig_0_3z = ~^ in_data[52:50];
  assign celloutsig_1_18z = ~^ celloutsig_1_10z[13:11];
  assign celloutsig_0_19z = ~^ { in_data[36:35], celloutsig_0_12z, celloutsig_0_14z };
  assign celloutsig_0_14z = ^ { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_16z = ^ { celloutsig_0_6z[5:3], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_0z = in_data[22:13] >> in_data[12:3];
  assign celloutsig_0_28z = { celloutsig_0_11z[4:1], celloutsig_0_16z } >> celloutsig_0_15z[4:0];
  assign celloutsig_0_29z = celloutsig_0_6z >> celloutsig_0_0z[8:1];
  assign celloutsig_0_7z = { celloutsig_0_0z[5:1], celloutsig_0_0z, celloutsig_0_2z } <<< { in_data[23:9], celloutsig_0_3z };
  assign celloutsig_1_7z = { in_data[188:186], celloutsig_1_3z } <<< celloutsig_1_0z;
  assign celloutsig_0_17z = { celloutsig_0_11z[3], celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_3z } ~^ { celloutsig_0_6z, celloutsig_0_12z };
  assign celloutsig_1_5z = { in_data[121:108], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z } ^ { in_data[142:132], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_10z = { celloutsig_1_5z[14:3], celloutsig_1_9z } ^ { celloutsig_1_5z[21:16], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_0_27z = { celloutsig_0_11z[4], celloutsig_0_14z, celloutsig_0_26z, celloutsig_0_25z, celloutsig_0_20z, celloutsig_0_1z } ^ { celloutsig_0_11z[2:0], celloutsig_0_26z, celloutsig_0_22z, celloutsig_0_14z };
  always_latch
    if (clkin_data[64]) celloutsig_0_6z = 8'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_6z = { in_data[2:0], _01_, _03_[3], _00_, _03_[1], _02_ };
  always_latch
    if (clkin_data[128]) celloutsig_1_1z = 4'h0;
    else if (!clkin_data[192]) celloutsig_1_1z = in_data[185:182];
  always_latch
    if (!clkin_data[96]) celloutsig_0_10z = 5'h00;
    else if (!clkin_data[160]) celloutsig_0_10z = { celloutsig_0_0z[1:0], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_39z = ~((celloutsig_0_24z & celloutsig_0_20z) | (celloutsig_0_9z & celloutsig_0_1z));
  assign celloutsig_1_6z = ~((celloutsig_1_2z & celloutsig_1_2z) | (celloutsig_1_3z & celloutsig_1_5z[19]));
  assign celloutsig_0_12z = ~((celloutsig_0_1z & celloutsig_0_7z[10]) | (celloutsig_0_2z & _03_[1]));
  assign { _03_[4], _03_[2], _03_[0] } = { _01_, _00_, _02_ };
  assign { out_data[128], out_data[115:96], out_data[32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_81z, celloutsig_0_82z };
endmodule
