# Reading C:/intelFPGA/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do Test1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/nbitregister.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:07:52 on Mar 16,2018
# vcom -reportprogress 300 -93 -work work C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/nbitregister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nbitregister
# -- Compiling architecture Behavioral of nbitregister
# End time: 03:07:52 on Mar 16,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/D_flipflop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:07:52 on Mar 16,2018
# vcom -reportprogress 300 -93 -work work C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/D_flipflop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity D_flipflop
# -- Compiling architecture behave of D_flipflop
# End time: 03:07:52 on Mar 16,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/mag_comp_4b.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:07:59 on Mar 16,2018
# vcom -reportprogress 300 -work work C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/mag_comp_4b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mag_comp_4b
# -- Compiling architecture behav of mag_comp_4b
# End time: 03:07:59 on Mar 16,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/mag_comp_4b_tst.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:00 on Mar 16,2018
# vcom -reportprogress 300 -work work C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/mag_comp_4b_tst.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mag_comp_4b_tst
# -- Compiling architecture beh of mag_comp_4b_tst
# End time: 03:08:00 on Mar 16,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mag_comp_4b_tst
# vsim work.mag_comp_4b_tst 
# Start time: 03:08:05 on Mar 16,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mag_comp_4b_tst(beh)
# Loading work.mag_comp_4b(behav)
add wave -position end  sim:/mag_comp_4b_tst/a_s
add wave -position end  sim:/mag_comp_4b_tst/b_s
add wave -position end  sim:/mag_comp_4b_tst/ag_s
add wave -position end  sim:/mag_comp_4b_tst/bg_s
add wave -position end  sim:/mag_comp_4b_tst/eq_s
run
run -all
# Break key hit
# Simulation stop requested.
# End time: 03:09:18 on Mar 16,2018, Elapsed time: 0:01:13
# Errors: 0, Warnings: 0
