# ICLab2022

## HW1
* Verilog Practice

## HW2
* Verilog Testbench

## HW3
* Synthesis 
* Time, Area, Power Report

## HW4
* Use Innovus to generate Layout
* P&R

## HW5
* Postlayout 
* DRC & LVS
## Final Project -- Hash160 IC Design
* https://github.com/oscar-shih/ICDLAB-final_project-Hash160
* Go through all IC Design flow and send it to TSRI to make real chips
