[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ISO7241MDWR production of TEXAS INSTRUMENTS from the text:OUTx\nGNDO GNDIINxVCCO VCCIIsolation \nCapacitor\nENx\nor\nCTRL (ISO7240CF only)Disable \n(ISO7240CF only)\nCopyright © 2016, Texas Instruments Incorporated\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.ISO7240CF ,ISO7240C ,ISO7240M\nISO7241C ,ISO7241M ,ISO7242C ,ISO7242M\nSLLS868T –SEPTEMBER 2007 –REVISED APRIL 2017\nISO724x High-Speed, Quad-Channel Digital Isolators\n11Features\n1•25and150-Mbps Signaling Rate Options\n–Low Channel-to-Channel Output Skew;\n1nsMaximum\n–Low Pulse-Width Distortion (PWD);\n2nsMaximum\n–Low Jitter Content; 1nsTypat150Mbps\n•Selectable Default Output (ISO7240CF)\n•>25-Year LifeatRated Working Voltage\n(see High-Voltage Lifetime oftheISO72x Family\nofDigital Isolators andIsolation Capacitor Lifetime\nProjection )\n•4-kV ESD Protection\n•Operates With 3.3-V or5-VSupplies\n•High Electromagnetic Immunity\n(see ISO72x Digital Isolator Magnetic-Field\nImmunity )\n•–40°Cto+125 °COperating Temperature Range\n•Safety-Related Certifications:\n–VDE 4000 VPKBasic Insulation perDINVVDE\nV0884-10 (VDE V0884-10):2006-12\n–2.5kVRMSInsulation for1minute perUL1577\n–CSA Component Acceptance Notice #5A and\nIEC60950-1 End Equipment Standard\n2Applications\n•Industrial Fieldbus\n•Computer Peripheral Interface\n•Servo Control Interface\n•Data Acquisition3Description\nThe ISO7240x, ISO7241x, andISO7242x devices are\nquad-channel digital isolators with multiple channel\nconfigurations and output-enable functions. These\ndevices have logic-input and logic-output buffers\nseparated by Texas Instrument ’ssilicon-dioxide\n(SiO 2)isolation barrier. Used inconjunction with\nisolated power supplies, these devices help block\nhigh voltage, isolate grounds, and prevent noise\ncurrents from entering thelocal ground andinterfering\nwith ordamaging sensitive circuitry.\nThe ISO7240x family ofdevices hasallfour channels\ninthe same direction. The ISO7241x family of\ndevices hasthree channels inthesame direction and\none channel inthe opposition direction. The\nISO7242x family ofdevices hastwochannels ineach\ndirection.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nISO7240CF\nSOIC (16) 10.30 mm×7.50 mmISO7240C\nISO7240M\nISO7241C\nISO7241M\nISO7242C\nISO7242M\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nSimplified Schematic\nVCCIandGNDI aresupply andground connections respectively fortheinput channels.\nVCCOandGNDO aresupply andground connections respectively fortheoutput channels.\n2ISO7240CF ,ISO7240C ,ISO7240M\nISO7241C ,ISO7241M ,ISO7242C ,ISO7242M\nSLLS868T –SEPTEMBER 2007 –REVISED APRIL 2017 www.ti.com\nProduct Folder Links: ISO7240CF ISO7240C ISO7240M ISO7241C ISO7241M ISO7242C ISO7242MSubmit Documentation Feedback Copyright ©2007 –2017, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5Description (Continued) ........................................ 7\n6PinConfigurations andFunctions ....................... 8\n7Specifications ......................................................... 9\n7.1 Absolute Maximum Ratings ...................................... 9\n7.2 ESD Ratings .............................................................. 9\n7.3 Recommended Operating Conditions ....................... 9\n7.4 Thermal Information ................................................ 10\n7.5 Power Ratings ......................................................... 10\n7.6 Insulation Specifications .......................................... 11\n7.7 Safety-Related Certifications ................................... 11\n7.8 Safety Limiting Values ............................................ 12\n7.9 Electrical Characteristics: VCC1andVCC2at5-V\nOperation ................................................................. 12\n7.10 Supply Current Characteristics: VCC1andVCC2at5-\nVOperation .............................................................. 12\n7.11 Electrical Characteristics: VCC1at5-V, VCC2at3.3-V\nOperation ................................................................. 13\n7.12 Supply Current Characteristics: VCC1at5-V, VCC2at\n3.3-V Operation ........................................................ 13\n7.13 Electrical Characteristics: VCC1at3.3-V, VCC2at5-V\nOperation ................................................................. 14\n7.14 Supply Current Characteristics: VCC1at3.3-V, VCC2\nat5-VOperation ....................................................... 14\n7.15 Electrical Characteristics: VCC1andVCC2at3.3V\nOperation ................................................................. 15\n7.16 Supply Current Characteristics: VCC1andVCC2at\n3.3VOperation ........................................................ 15\n7.17 Switching Characteristics: VCC1andVCC2at5-V\nOperation ................................................................. 167.18 Switching Characteristics: VCC1at5-V, VCC2at3.3-\nVOperation ............................................................. 16\n7.19 Switching Characteristics: VCC1at3.3-V andVCC2\nat5-VOperation ....................................................... 17\n7.20 Switching Characteristics: VCC1andVCC2at3.3-V\nOperation ................................................................ 17\n7.21 Insulation Characteristics Curves ......................... 18\n7.22 Typical Characteristics .......................................... 19\n8Parameter Measurement Information ................ 21\n9Detailed Description ............................................ 24\n9.1 Overview ................................................................. 24\n9.2 Functional Block Diagram ....................................... 24\n9.3 Feature Description ................................................. 25\n9.4 Device Functional Modes ........................................ 25\n10Application andImplementation ........................ 27\n10.1 Application Information .......................................... 27\n10.2 Typical Application ................................................ 27\n11Power Supply Recommendations ..................... 32\n12Layout ................................................................... 32\n12.1 Layout Guidelines ................................................. 32\n12.2 Layout Example .................................................... 32\n13Device andDocumentation Support ................. 33\n13.1 Documentation Support ........................................ 33\n13.2 Related Links ........................................................ 33\n13.3 Receiving Notification ofDocumentation Updates 33\n13.4 Community Resources .......................................... 33\n13.5 Trademarks ........................................................... 33\n13.6 Electrostatic Discharge Caution ............................ 34\n13.7 Glossary ................................................................ 34\n14Mechanical, Packaging, andOrderable\nInformation ........................................................... 34\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision S(April 2016) toRevision T Page\n•Added isolation resistance for100°C≤TA≤125°CintheInsulation Specifications table ................................................... 11\n•Deleted themaximum transient overvoltage from VDE intheSafety-Related Certifications table ...................................... 11\n•Added theReceiving Notification ofDocumentation Updates andtheCommunity Resources section ............................... 33\nChanges from Revision R(September 2015) toRevision S Page\n•Changed theHBM value from ±4Vto±4000 VandtheCDM value from ±1Vto±1000 VintheESD Ratings table ......... 9\n•Moved thedevice power dissipation parameter from theThermal Information table tothePower Dissipation\nCharacteristics table ............................................................................................................................................................ 10\nChanges from Revision Q(January 2015) toRevision R Page\n•Changed Features From: "Basic Isolation perDINEN60747-5-5 (VDE 0884-5) &DINEN61010-1 "To:"Basic\nInsulation perDINVVDE V0884-10 (VDE V0884-10):2006-12 "......................................................................................... 1\n•Changed VCC1ToVCCI,VCC2ToVCCO,GND1 ToGNDI, andGND2 ToGNDO, andadded Notes 1and2tothe\n3ISO7240CF ,ISO7240C ,ISO7240M\nISO7241C ,ISO7241M ,ISO7242C ,ISO7242M\nwww.ti.com SLLS868T –SEPTEMBER 2007 –REVISED APRIL 2017\nProduct Folder Links: ISO7240CF ISO7240C ISO7240M ISO7241C ISO7241M ISO7242C ISO7242MSubmit Documentation Feedback Copyright ©2007 –2017, Texas Instruments IncorporatedSimplified Schematic .............................................................................................................................................................. 1\n•Changed theCTITest Conditions From: IEC60112/VDE 0303 Part 1To:DINEN60112 (VDE 0303-11); IEC60112\ninthePackage Characteristics table ................................................................................................................................... 11\n•Changed section titleFrom: DINEN60747-5-5 Insulation Characteristics To:DINVVDE V0884-10 (VDE V0884-\n10):2006-1 Insulation Characteristics( .................................................................................................................................. 11\n•Deleted CI-Input capacitance toground from thePackage Characteristics table ............................................................. 11\n•Changed RSTest Conditions From: VIO=500VatTSTo:VIO=500VatTS=150°CintheDINVVDE V0884-10\n(VDE V0884-10):2006-1 Insulation Characteristics table .................................................................................................... 11\n•Changed "DINEN60747-5-5 &DINEN61010-1 "To:DINVVDE V0884-10 (VDE V0884-10):2006-12 andDINEN\n61010-1 (VDE 0411-1): 2011-07 intheRegulatory Information table .................................................................................. 11\n•Changed titleFrom: IECSafety Limiting Values To:Safety Limiting Values ....................................................................... 12\n•Changed VOHMIN values From: VCC-0.8To:VCCO-0.8andVCC-0.1To:VCCO-0.1intheElectrical\nCharacteristics: VCC1andVCC2at5-VOperation ................................................................................................................. 12\n•Changed VOHTest Condition ISO7240 To:3.3-V side andtheMIN value From: VCC-0.4ToVCCO-0.4inthe\nElectrical Characteristics: VCC1at5-V, VCC2at3.3-V Operation .......................................................................................... 13\n•Changed VOHTest Condition ISO724x (5-V side) To:5-Vside andtheMIN value From: VCC-0.8To:VCCO-0.8in\ntheElectrical Characteristics: VCC1at5-V, VCC2at3.3-V Operation .................................................................................... 13\n•Changed VOH,Test Condition IOH=-20µAMIN value From: VCC-0.1ToVCCO-0.1inthelectrical Characteristics:\nVCC1 at5-V, VCC2 at3.3-V Operation ............................................................................................................................... 13\n•Changed VOHTest Condition ISO7240 To:3.3-V side andtheMIN value From: VCC-0.4ToVCCO-0.4inthe\nElectrical Characteristics: VCC1at3.3-V, VCC2at5-VOperation .......................................................................................... 14\n•Changed VOHTest Condition ISO724x (5-V side) To:5-Vside andtheMIN value From: VCC-0.8To:VCCO-0.8in\ntheElectrical Characteristics: VCC1at3.3-V, VCC2at5-VOperation .................................................................................... 14\n•Changed VOH,Test Condition IOH=-20µAMIN value From: VCC-0.1ToVCCO-0.1intheElectrical Characteristics:\nVCC1at3.3-V, VCC2at5-VOperation .................................................................................................................................... 14\n•Changed VOHMIN values From: VCC-0.4To:VCCO-0.4andVCC-0.1To:VCCO-0.1intheElectrical\nCharacteristics: VCC1andVCC2at3.3VOperation .............................................................................................................. 15\n•Changed Figure 2titleFrom: Thermal Derating Curve perDINEN60747-5-5 To:Thermal Derating Curve perVDE ......18\n•Changed VCC1To:VCCIandVCC2To:VCCOinCommon-Mode Transient Immunity Test Circuit andVoltage Waveform ...23\nChanges from Revision P(August 2014) toRevision Q Page\n•Changed theVIMAX value intheAbsolute Maximum Ratings table From: 6VTo:VCC+0.5V.......................................... 9\n•Added Note 3totheAbsolute Maximum Ratings table .......................................................................................................... 9\n•Moved TSTG-Storage From theESD Ratings table totheAbsolute Maximum Ratings table .............................................. 9\n•Changed theHandling Rating table totheESD Ratings table. ............................................................................................. 9\n•Added onerowtotheISO7240CF Functions Table table. Values: X,PD,X,X,X,Undetermined .................................... 25\n•Added onerowtotheDevice Function Table ISO724x table. Values: X,PD,X,X,Undetermined ................................... 25\n•Changed theDevice I/OSchematics labels From: "ISO7240CF Input "To:"ISO7240CF Input, Disable "andFrom:\n"Enable "To:"Enable, Control "............................................................................................................................................ 26\nChanges from Revision O(November 2012) toRevision P Page\n•Added PinConfiguration andFunctions section, Handling Rating table, Feature Description section, Device\nFunctional Modes ,Application andImplementation section, Power Supply Recommendations section, Layout\nsection, Device andDocumentation Support section, andMechanical, Packaging, andOrderable Information\nsection ................................................................................................................................................................................... 1\n•Changed ISO7241C minimum supply from 2.8Vto3.15 V................................................................................................... 9\n4ISO7240CF ,ISO7240C ,ISO7240M\nISO7241C ,ISO7241M ,ISO7242C ,ISO7242M\nSLLS868T –SEPTEMBER 2007 –REVISED APRIL 2017 www.ti.com\nProduct Folder Links: ISO7240CF ISO7240C ISO7240M ISO7241C ISO7241M ISO7242C ISO7242MSubmit Documentation Feedback Copyright ©2007 –2017, Texas Instruments IncorporatedChanges from Revision N(January 2012) toRevision O Page\n•Added theSafety Limiting Values section ............................................................................................................................ 12\nChanges from Revision M(January 2011) toRevision N Page\n•Changed Feature From: Operates 3.3-V or5-VSupplies To:Operates With 2.8-V (ISO7241C), 3.3-V or5-VSupplies .....1\n•Added device options toVCCintheRECOMMENDED OPERATING CONDITIONS table ................................................... 9\n•Changed Table Note (1)......................................................................................................................................................... 9\n•Changed theCTIMIN value From:≥175VTo:≥400V........................................................................................................ 11\n•Changed theRegulatory Information table ........................................................................................................................... 11\n•Changed Table Note (1)....................................................................................................................................................... 12\n•Changed ICC1andICC2testconditions intheVCC1andVCC2at5-VElectrical Characteristics: VCC1andVCC2at5-V\nOperation table ..................................................................................................................................................................... 12\n•Changed Table Note (1)....................................................................................................................................................... 13\n•Changed ICC1andICC2testconditions intheVCC1at5-V, VCC2at3.3-V Electrical Characteristics: VCC1at5-V, VCC2at\n3.3-V Operation table ........................................................................................................................................................... 13\n•Changed Table Note (1)....................................................................................................................................................... 14\n•Changed ICC1andICC2testconditions intheVCC1at3.3-V, VCC2at5-VElectrical Characteristics: VCC1at3.3-V, VCC2\nat5-VOperation table .......................................................................................................................................................... 14\n•Changed Table Note (1)....................................................................................................................................................... 15\n•Added ELECTRICAL andSwitching CHARACTERISTICS tables forVCC1andVCC2at2.8V (ISO722xC-only) ................... 15\n•Changed ICC1andICC2testconditions intheVCC1andVCC2at3.3Vtable .......................................................................... 15\n•Changed VCCUndervoltage Threshold vsFree-Air Temperature From VCC1Failsafe Threshold To:VCCUndervoltage\nThreshold .............................................................................................................................................................................. 19\nChanges from Revision L(January 2010) toRevision M Page\n•Changed theCSA FileNumber From: 1698195 To:220991 ............................................................................................... 11\n•Changed Switching Characteristic Test Circuit andVoltage Waveforms, Failsafe Delay Time Test Circuit and\nVoltage Waveforms, andWake Time From Input Disable Test Circuit andVoltage Waveforms ........................................ 21\nChanges from Revision K(Decemberl 2009) toRevision L Page\n•Added CTI-Tracking resistance (comparative tracking index tothePackage Characteristics table .................................. 11\n•Added theIEC60664-1 RATINGS TABLE .......................................................................................................................... 11\n•Added theIEC60747-5-2 INSULATION CHARACTERISTIC table ..................................................................................... 11\nChanges from Revision J(April 2009) toRevision K Page\n•Changed theInput circuit intheDEVICE I/OSCHEMATICS illustration ............................................................................... 1\n•Added Note 1toLI01), andchanged theMIN value From: 8.34 To8mminthePackage Characteristics table .............. 11\n•Added Note 1toLI02), andchanged theMIN value From: 8.1To8mminthePackage Characteristics table ................ 11\nChanges from Revision I(December 2008) toRevision J Page\n•Changed ICC1forQuiescent and1Mbps From: 10mA To:11mA ......................................................................................... 12\n•Changed ICC1forQuiescent and1Mbps From: 10mA To:11mA ......................................................................................... 13\n5ISO7240CF ,ISO7240C ,ISO7240M\nISO7241C ,ISO7241M ,ISO7242C ,ISO7242M\nwww.ti.com SLLS868T –SEPTEMBER 2007 –REVISED APRIL 2017\nProduct Folder Links: ISO7240CF ISO7240C ISO7240M ISO7241C ISO7241M ISO7242C ISO7242MSubmit Documentation Feedback Copyright ©2007 –2017, Texas Instruments IncorporatedChanges from Revision G(July 2008) toRevision H Page\n•Added Device number ISO7240CF. ....................................................................................................................................... 1\n•Added Features Bullet: Selectable Failsafe Output (ISO7240CF) ......................................................................................... 1\n•Changed description paragraph 4text. .................................................................................................................................. 7\n•Changed VIintheAbsolute Maximum Ratings table From: Voltage atIN,OUT, ENTo:Voltage atIN,OUT, EN,\nDISABLE, CTRL ..................................................................................................................................................................... 9\n•Added twake,Wake time from input disable ........................................................................................................................... 16\n•Added twake,Wake time from input disable ........................................................................................................................... 16\n•Added twake,Wake time from input disable ........................................................................................................................... 17\n•Added twake,Wake time from input disable ........................................................................................................................... 17\nChanges from Revision F(May 2008) toRevision G Page\n•Changed thePackage Characteristics table, line,L(IO1)MIN value from7.7mm to8.34mm ................................................ 11\nChanges from Revision E(May 2008) toRevision F Page\n•Deleted ISO724xA devices. See SLLS905 fortheISO7240A, ISO7241A, andISO7242A. .................................................. 1\n•Changed Title From: QUAD DIGITAL ISOLATORS To:HIGH SPEED QUAD DIGITAL ISOLATORS ................................. 1\n•Changed Feature Low Jitter Content -From: 1,25,and150-Mbps Signaling Rate Options To:25,and150-Mbps\nSignaling Rate Options ........................................................................................................................................................... 1\n•Added tsk(pp) footnote. ............................................................................................................................................................ 16\n•Added tsk(o)footnote. ............................................................................................................................................................. 16\n•Added tsk(pp) footnote. ............................................................................................................................................................ 17\n•Added tsk(o)footnote. ............................................................................................................................................................. 17\nChanges from Revision D(April 2008) toRevision E Page\n•Added Table Note (1):Forthe5-Voperation, VCC1orVCC2isspecified from 4.5Vto5.5V................................................ 9\n•Added Table Note (1):Forthe5-Voperation, VCC1orVCC2isspecified from 4.5Vto5.5V.............................................. 13\n•Added Table Note (1):Forthe5-Voperation, VCC1orVCC2isspecified from 4.5Vto5.5V.............................................. 14\n•Added Table Note (1):Forthe5-Voperation, VCC1orVCC2isspecified from 4.5Vto5.5V.............................................. 15\nChanges from Revision C(April 2008) toRevision D Page\n•Added tsk(pp) Part-to-part skew .............................................................................................................................................. 16\n•Added tsk(pp) Part-to-part skew .............................................................................................................................................. 16\n•Added tsk(pp) Part-to-part skew .............................................................................................................................................. 17\n•Added tsk(pp) Part-to-part skew .............................................................................................................................................. 17\n•Changed Typical ISO724x Application Circuit, Isolated Data Acquisition System forProcess Control .............................. 27\nChanges from Revision B(August 2008) toRevision C Page\n•Deleted Min=4.5Vandmax =5.5VforSupply Voltage oftheROC Table. ....................................................................... 9\n•Changed VCCSupply Voltage intheROC Table From: 3.6To:5.5....................................................................................... 9\n6ISO7240CF ,ISO7240C ,ISO7240M\nISO7241C ,ISO7241M ,ISO7242C ,ISO7242M\nSLLS868T –SEPTEMBER 2007 –REVISED APRIL 2017 www.ti.com\nProduct Folder Links: ISO7240CF ISO7240C ISO7240M ISO7241C ISO7241M ISO7242C ISO7242MSubmit Documentation Feedback Copyright ©2007 –2017, Texas Instruments IncorporatedChanges from Revision A(December 2007) toRevision B Page\n•Changed VCCSupply Voltage intheROC Table From: 3.45 To:3.6..................................................................................... 9\nChanges from Original (September 2007) toRevision A Page\n•Changed VCCSupply Voltage intheROC Table From: 3.6To:3.45 ..................................................................................... 9\n•Changed VCCSupply Voltage intheROC Table From: 3To:3.15 ........................................................................................ 9\n•Changed CIO-typvalue From: 1To:2................................................................................................................................ 11\n•Changed theRegulatory Information .................................................................................................................................... 11\n•Changed CI-typvalue From: 1To:2intheElectrical Characteristics: VCC1andVCC2at5-VOperation ........................... 12\n•Changed TBDs toactual values. .......................................................................................................................................... 12\n•Changed CI-typvalue From: 1To:2intheElectrical Characteristics: VCC1at5-V, VCC2at3.3-V Operation .................... 13\n•Changed CI-typvalue From: 1To:2intheElectrical Characteristics: VCC1at3.3-V, VCC2at5-VOperation .................... 14\n•Changed typvalue From: 1To:2intheElectrical Characteristics: VCC1andVCC2at3.3VOperation ............................... 15\n•Changed Propagation delay max From: 22To:23.............................................................................................................. 16\n•Changed Propagation delay max From: 46To:50.............................................................................................................. 16\n•Changed Propagation delay max From: 28To:29.............................................................................................................. 16\n•Changed ISO724xA/C max value From: 2.5To:3............................................................................................................... 16\n•Changed Propagation delay max From: 26To:30.............................................................................................................. 17\n•Changed Propagation delay max From: 32To:34.............................................................................................................. 17\n•Changed ISO724xA/C max value From: 3To:3.5............................................................................................................... 17\n•Changed ISO7240C/M RMS Supply Current vsSignaling Rate ,ISO7241C/M RMS Supply Current vsSignaling\nRate ,andPropagation Delay vsFree-Air Temperature .Added ISO7242C/M RMS Supply Current vsSignaling Rate .....19\n7ISO7240CF ,ISO7240C ,ISO7240M\nISO7241C ,ISO7241M ,ISO7242C ,ISO7242M\nwww.ti.com SLLS868T –SEPTEMBER 2007 –REVISED APRIL 2017\nProduct Folder Links: ISO7240CF ISO7240C ISO7240M ISO7241C ISO7241M ISO7242C ISO7242MSubmit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated5Description (Continued)\nThe devices with theCsuffix (Coption) have TTL input thresholds and anoise-filter attheinput that prevents\ntransient pulses from being passed totheoutput ofthedevice. The devices with theMsuffix (Moption) have\nCMOS VCC/2input thresholds anddonothave theinput noise filter ortheadditional propagation delay.\nThe ISO7240CF device has aninput disable function onpin7,and aselectable high orlowfailsafe-output\nfunction with theCTRL pin(pin10). The failsafe output isalogic high when alogic high isplaced ontheCTRL\npinoritisleftunconnected. Ifalogic lowsignal isapplied totheCTRL pin,thefailsafe output becomes alogic-\nlowoutput state. The input disable function oftheISO7240CF device prevents data from being passed across\ntheisolation barrier totheoutput. When theinputs aredisabled orVCC1ispowered down, theoutputs aresetby\ntheCTRL pin.\nThese devices canbepowered from 3.3-V or5-Vsupplies oneither side, inanycombination. The signal input\npins are5-Vtolerant regardless ofthevoltage supply level thatisused.\nThese devices arecharacterized foroperation over theambient temperature range of–40°Cto+125 °C.\nISOLATION1 VCC1\n8 GND17 EN16 OUTD5 OUTC4 INB3 INA2 GND116VCC2\n9GND210EN211IND12INC13OUTB14OUTA15GND2\nISOLATION1 VCC1\n8 GND17 EN16 OUTD5 INC4 INB3 INA2 GND116VCC2\n9GND210EN211IND12OUTC13OUTB14OUTA15GND2\nISOLATION1 VCC1\n8 GND17 NC6 IND5 INC4 INB3 INA2 GND116VCC2\n9GND210EN11OUTD12OUTC13OUTB14OUTA15GND2\nISOLATION1 VCC1\n8 GND17 DISABLE6 IND5 INC4 INB3 INA2 GND116VCC2\n9GND210CTRL11OUTD12OUTC13OUTB14OUTA15GND2\n8ISO7240CF ,ISO7240C ,ISO7240M\nISO7241C ,ISO7241M ,ISO7242C ,ISO7242M\nSLLS868T –SEPTEMBER 2007 –REVISED APRIL 2017 www.ti.com\nProduct Folder Links: ISO7240CF ISO7240C ISO7240M ISO7241C ISO7241M ISO7242C ISO7242MSubmit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated6PinConfigurations andFunctions\nISO7240CF DWPackage\n16-Pin SOIC\nTopViewISO7240C andISO7240M DWPackage\n16-Pin SOIC\nTopView\nISO7241C andISO7241M DWPackage\n16-Pin SOIC\nTopViewISO7242C andISO7242M DWPackage\n16-Pin SOIC\nTopView\nPinFunctions\nPIN\nI/O DESCRIPTION3\nNAMENO.\nISO7240CFISO7240C\nISO7240MISO7241C\nISO7241MISO7242C\nISO7242M\nCTRL 10 — — — IFailsafe output control. Output state isdetermined byCTRL pinwhen DISABLE ishigh orVCC1is\npowered down. Output ishigh when CTRL ishigh oropen andlowwhen CTRL islow.\nDISABLE 7 — — — IInput disable. Allinput pins aredisabled when DISABLE ishigh andenabled when DISABLE islowor\nopen.\nEN — 10 — — I Output enable. Alloutput pins areenabled when ENishigh oropen anddisabled when ENislow.\nEN 1 — — 7 7 IOutput enable 1.Output pins onside 1areenabled when EN 1ishigh oropen anddisabled when EN 1is\nlow.\nEN 2 — — 10 10 IOutput enable 2.Output pins onside-2 areenabled when EN 2ishigh oropen anddisabled when EN 2is\nlow.\nGND1 2,8 2,8 2,8 2,8 — Ground connection forVCC1\nGND2 9,15 9,15 9,15 9,15 — Ground connection forVCC2\nINA 3 3 3 3 I Input, channel A\nINB 4 4 4 4 I Input, channel B\nINC 5 5 5 12 I Input, channel C\nIND 6 6 11 11 I Input, channel D\nNC — 7 — — — NoConnect pins arefloating with nointernal connection\nOUT A 14 14 14 14 O Output, channel A\nOUTB 13 13 13 13 O Output, channel B\nOUTC 12 12 12 5 O Output, channel C\nOUTD 11 11 6 6 O Output, channel D\nVCC1 1 1 1 1 — Power supply, VCC1\nVCC2 16 16 16 16 — Power supply, VCC2\n9ISO7240CF ,ISO7240C ,ISO7240M\nISO7241C ,ISO7241M ,ISO7242C ,ISO7242M\nwww.ti.com SLLS868T –SEPTEMBER 2007 –REVISED APRIL 2017\nProduct Folder Links: ISO7240CF ISO7240C ISO7240M ISO7241C ISO7241M ISO7242C ISO7242MSubmit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Allvoltage values arewith respect tonetwork ground terminal andarepeak voltage values.\n(3) Maximum voltage must notexceed 6V.7Specifications\n7.1 Absolute Maximum Ratings\nSee(1)\nMIN MAX UNIT\nVCC Supply voltage(2),VCC1,VCC2 –0.5 6 V\nVI Voltage atIN,OUT, EN,DISABLE, CTRL –0.5 VCC+0.5(3)V\nIO Output current –15 15 mA\nTJ Maximum junction temperature 170 °C\nTstg Storage temperature –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.7.2 ESD Ratings\nVALUE UNIT\nV(ESD)Electrostatic\ndischargeHuman body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±4000\nV Charged device model (CDM), perJEDEC specification JESD22-C101(2)±1000\nMachine model (MM), perANSI/ESDS5.2-1996 ±200\n(1) Forthe5-Voperation, VCC1orVCC2isspecified from 4.5Vto5.5V.\nForthe3.3-V operation, VCC1orVCC2isspecified from 3.15 Vto3.6V.\n(2) Typical value atroom temperature andwell-regulated power supply.7.3 Recommended Operating Conditions\nMIN NOM MAX UNIT\nVCC Supply voltage(1),VCC1,VCC2 3.15 5.5 V\nIOH High-level output current –4 mA\nIOL Low-level output current 4 mA\ntui Input pulse widthISO724xC 40\nns\nISO724xM 6.67 5\n1/tui Signaling rateISO724xC 0 30(2)25\nMbps\nISO724xM 0 200(2)150\nVIH High-level input voltage (IN)\nISO724xM0.7VCC VCC V\nVIL Low-level input voltage (IN) 0 0.3VCC V\nVIH High-level input voltage (IN,DISABLE, CTRL, EN)\nISO724xC2 5.5 V\nVIL Low-level input voltage (IN,DISABLE, CTRL, EN) 0 0.8 V\nTJ Junction temperature 150 °C\nH External magnetic field-strength immunity perIEC61000-4-8 andIEC61000-4-9 certification 1000 A/m\n10ISO7240CF ,ISO7240C ,ISO7240M\nISO7241C ,ISO7241M ,ISO7242C ,ISO7242M\nSLLS868T –SEPTEMBER 2007 –REVISED APRIL 2017 www.ti.com\nProduct Folder Links: ISO7240CF ISO7240C ISO7240M ISO7241C ISO7241M ISO7242C ISO7242MSubmit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.7.4 Thermal Information\nTHERMAL METRIC(1)ISO724xx\nUNIT DW(SOIC)\n16PINS\nRθJA Junction-to-ambient thermal\nresistanceLow-K board 168 °C/W\nHigh-K board 77.3 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 39.5 °C/W\nRθJB Junction-to-board thermal resistance 41.9 °C/W\nψJT Junction-to-top characterization parameter 13.5 °C/W\nψJB Junction-to-board characterization parameter 41.9 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance n/a °C/W\n7.5 Power Ratings\nVCC1=VCC2=5.5V,TJ=150°C,CL=15pF,Input a50% duty cycle square wave (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nPD Maximum power dissipation 220 mW\n11ISO7240CF ,ISO7240C ,ISO7240M\nISO7241C ,ISO7241M ,ISO7242C ,ISO7242M\nwww.ti.com SLLS868T –SEPTEMBER 2007 –REVISED APRIL 2017\nProduct Folder Links: ISO7240CF ISO7240C ISO7240M ISO7241C ISO7241M ISO7242C ISO7242MSubmit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated(1) Creepage andclearance requirements should beapplied according tothespecific equipment isolation standards ofanapplication. Care\nshould betaken tomaintain thecreepage andclearance distance ofaboard design toensure thatthemounting pads oftheisolator on\ntheprinted-circuit board donotreduce thisdistance. Creepage andclearance onaprinted-circuit board become equal incertain cases.\nTechniques such asinserting grooves and/or ribsonaprinted circuit board areused tohelp increase these specifications.\n(2) This coupler issuitable forbasic electrical insulation only within themaximum operating ratings. Compliance with thesafety ratings shall\nbeensured bymeans ofsuitable protective circuits.\n(3) Apparent charge iselectrical discharge caused byapartial discharge (pd).\n(4) Allpins oneach side ofthebarrier tiedtogether creating atwo-terminal device7.6 Insulation Specifications\nPARAMETER TEST CONDITIONS VALUE UNIT\nGENERAL\nCLR External clearance(1)Shortest terminal-to-terminal distance through air 8 mm\nCPG External creepage(1) Shortest terminal-to-terminal distance across the\npackage surface8 mm\nDTI Distance through theinsulation Minimum internal gap(internal clearance) 0.008 mm\nCTI Comparative tracking index DINEN60112 (VDE 0303-11); IEC60112 ≥400 V\nMaterial group II\nOvervoltage CategoryRated mains voltage≤150VRMS I-IV\nRated mains voltage≤300VRMS I-III\nDINVVDE V0884-10 (VDE V0884-10):2006-12(2)\nVIORM Maximum repetitive peak isolation voltage ACvoltage (bipolar) 560 VPK\nVIOTM Maximum transient isolation voltageVTEST =VIOTM\nt=60s(qualification), t=1s(100% production)4000 VPK\nqpd Apparent charge(3)Method a:After I/Osafety testsubgroup 2/3.\nVini=VIOTM, tini=60s;\nVpd(m) =1.2×VIORM ,tm=10s,≤5\npCMethod a:After environmental tests subgroup 1,\nVini=VIOTM, tini=60s;\nVpd(m) =1.3×VIORM ,tm=10s,≤5\nMethod b1:Atroutine test(100% production) and\npreconditioning (type test)\nVini=VIOTM, tini=1s;\nVpd(m) =1.5×VIORM ,tm=1s,≤5\nCIO Barrier capacitance, input tooutput(4)VI=0.4sin(4E6πt) 2 pF\nRIO Isolation resistance, input tooutput(4)VIO=500V,TA=25°C >1012\nΩ VIO=500V,100°C≤TA≤125°C >1011\nVIO=500VatTS=150°C >109\nPollution degree 2\nClimatic category 40/125/21\nUL1577\nVISO Withstand isolation voltageVTEST =VISO=2500 VRMS,t=60s(qualification);\nVTEST =1.2×VISO=3000 VRMS,t=1s(100%\nproduction)2500 VRMS\n7.7 Safety-Related Certifications\nVDE CSA UL\nCertified according toDINVVDE V0884-10\n(VDE V0884-10):2006-12 andDINEN\n61010-1 (VDE 0411-1): 2011-07Approved under CSA Component\nAcceptance Notice 5AandIEC60950-1Recognized under UL1577 Component\nRecognition Program\nBasic Insulation\nMaximum Transient Isolation Voltage, 4000\nVPK;\nMaximum Repetitive Peak Isolation Voltage,\n560VPK4000 VPKmaximum isolation rating;\nBasic insulation perCSA 60950-1-07 and\nIEC60950-1 (2nd Ed), 366VRMSmaximum\nworking voltage,Single protection, 2500 VRMS\nCertificate Number: 40016131 Master Contract Number: 220991 FileNumber: E181974\n12ISO7240CF ,ISO7240C ,ISO7240M\nISO7241C ,ISO7241M ,ISO7242C ,ISO7242M\nSLLS868T –SEPTEMBER 2007 –REVISED APRIL 2017 www.ti.com\nProduct Folder Links: ISO7240CF ISO7240C ISO7240M ISO7241C ISO7241M ISO7242C ISO7242MSubmit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated(1) Thesafety-limiting constraint isthemaximum junction temperature specified inthedata sheet. Thepower dissipation andjunction-to-air\nthermal impedance ofthedevice installed intheapplication hardware determines thejunction temperature. Theassumed junction-to-air\nthermal resistance intheThermal Information table isthatofadevice installed onahigh-K testboard forleaded surface-mount\npackages. Thepower istherecommended maximum input voltage times thecurrent. Thejunction temperature isthen theambient\ntemperature plus thepower times thejunction-to-air thermal resistance.7.8 Safety Limiting Values\nSafety limiting(1)intends tominimize potential damage totheisolation barrier upon failure ofinput oroutput circuitry. Afailure\noftheI/Ocanallow lowresistance toground orthesupply and, without current limiting, dissipate sufficient power tooverheat\nthedieanddamage theisolation barrier, potentially leading tosecondary system failures.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nISSafety input, output, orsupply\ncurrentRθJA=168°C/W, VI=5.5V,TJ=170°C,TA=25°C,\nseeFigure 2156\nmA\nRθJA=168°C/W, VI=3.6V,TJ=170°C,TA=25°C,\nseeFigure 2239\nTS Safety temperature 150 °C\n7.9 Electrical Characteristics: VCC1andVCC2at5-VOperation\nForthe5-Voperation, VCC1orVCC2isspecified from 4.5Vto5.5V.Over recommended operating conditions (unless\notherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nIOFF Sleep mode output current ENat0V,Single channel 0 μA\nVOH High-level output voltageIOH=–4mA, See Figure 11 VCCO–0.8\nV\nIOH=–20μA,See Figure 11 VCCO–0.1\nVOL Low-level output voltageIOL=4mA, See Figure 11 0.4\nV\nIOL=20μA,See Figure 11 0.1\nVI(HYS) Input voltage hysteresis 150 mV\nIIH High-level input current INatVCCI 10\nμA\nIIL Low-level input current INat0V –10\nCI Input capacitance toground INatVCC,VI=0.4sin(4E6πt) 2 pF\nCMTI Common-mode transient immunity VI=VCCor0V,See Figure 15 25 50 kV/μs\n7.10 Supply Current Characteristics: VCC1andVCC2at5-VOperation\nForthe5-Voperation, VCC1orVCC2isspecified from 4.5Vto5.5V.Over recommended operating conditions (unless\notherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nISO7240C/M\nICC1 Supply current, side 1Quiescent, Allchannels, noload, ENat3V,VI=VCCor0V 1 3\nmA\n25Mbps, Allchannels, noload, ENat3V,12.5-MHz input-clock signal 7 10.5\nICC2 Supply current, side 2Allchannels, noload, ENat3VQuiescent, VI=VCCor0V 15 22\nmA\n25Mbps, 12.5-MHz input-clock signal 17 25\nISO7241C/M\nICC1 Supply current, side 1Allchannels, noload, EN1at3V,EN2at3VQuiescent, VI=VCCor0V 6.5 11\nmA\n25Mbps, 12.5-MHz input-clock signal 12 18\nICC2 Supply current, side 2Allchannels, noload, EN1at3V,EN2at3VQuiescent, VI=VCCor0V 13 20\nmA\n25Mbps, 12.5-MHz input-clock signal 18 28\nISO7242C/M\nICC1 Supply current, side 1Allchannels, noload, EN1at3V,EN2at3VQuiescent, VI=VCCor0V 10 16\nmA\n25Mbps, 12.5-MHz input-clock signal 15 24\nICC2 Supply current, side 2Allchannels, noload,\nEN1at3V,EN2at3VQuiescent, VI=VCCor0V 10 16\nmA\n25Mbps, 12.5-MHz input-clock signal 15 24\n13ISO7240CF ,ISO7240C ,ISO7240M\nISO7241C ,ISO7241M ,ISO7242C ,ISO7242M\nwww.ti.com SLLS868T –SEPTEMBER 2007 –REVISED APRIL 2017\nProduct Folder Links: ISO7240CF ISO7240C ISO7240M ISO7241C ISO7241M ISO7242C ISO7242MSubmit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated7.11 Electrical Characteristics: VCC1at5-V,VCC2at3.3-V Operation\nForthe5-Voperation, VCC1orVCC2isspecified from 4.5Vto5.5V.Forthe3.3-V operation, VCC1orVCC2isspecified from\n3.15 Vto3.6V.Over recommended operating conditions (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nIOFF Sleep mode output current ENat0V,Single channel 0 μA\nVOH High-level output voltageIOH=–4mA, See Figure 113.3-V side VCCO–0.4\nV 5-Vside VCCO–0.8\nIOH=–20μA,See Figure 11 VCCO–0.1\nVOL Low-level output voltageIOL=4mA, See Figure 11 0.4\nV\nIOL=20μA,See Figure 11 0.1\nVI(HYS) Input voltage hysteresis 150 mV\nIIH High-level input current INatVCCI 10\nμA\nIIL Low-level input current INat0V –10\nCI Input capacitance toground INatVCC,VI=0.4sin(4E6πt) 2 pF\nCMTI Common-mode transient immunity VI=VCCor0V,See Figure 15 25 50 kV/μs\n7.12 Supply Current Characteristics: VCC1at5-V,VCC2at3.3-V Operation\nForthe5-Voperation, VCC1orVCC2isspecified from 4.5Vto5.5V.Forthe3.3-V operation, VCC1orVCC2isspecified from\n3.15 Vto3.6V.Over recommended operating conditions (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nISO7240C/M\nICC1 Supply current, side 1Allchannels, noload, ENat3VQuiescent, VI=VCCor0V 1 3\nmA\n25Mbps, 12.5-MHz input-clock signal 7 10.5\nICC2 Supply current, side 2Allchannels, noload, ENat3VQuiescent, VI=VCCor0V 9.5 15\nmA\n25Mbps, 12.5-MHz input-clock signal 10.5 17\nISO7241C/M\nICC1 Supply current, side 1Allchannels, noload, EN1at3V,EN2at3VQuiescent, VI=VCCor0V 6.5 11\nmA\n12.5-MHz input-clock signal 12 18\nICC2 Supply current, side 2Allchannels, noload, EN1at3V,EN2at3VQuiescent, VI=VCCor0V 8 13\nmA\n25Mbps, 12.5-MHz input-clock signal 11.5 18\nISO7242C/M\nICC1 Supply current, side 1Allchannels, noload, EN1at3V,EN2at3VQuiescent, VI=VCCor0V 10 16\nmA\n12.5-MHz input-clock signal 15 24\nICC2 Supply current, side 2Allchannels, noload, EN1at3V,EN2at3VQuiescent, VI=VCCor0V 6 10\nmA\n25Mbps, 12.5-MHz input-clock signal 9 14\n14ISO7240CF ,ISO7240C ,ISO7240M\nISO7241C ,ISO7241M ,ISO7242C ,ISO7242M\nSLLS868T –SEPTEMBER 2007 –REVISED APRIL 2017 www.ti.com\nProduct Folder Links: ISO7240CF ISO7240C ISO7240M ISO7241C ISO7241M ISO7242C ISO7242MSubmit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated7.13 Electrical Characteristics: VCC1at3.3-V, VCC2at5-VOperation\nForthe5-Voperation, VCC1orVCC2isspecified from 4.5Vto5.5V.Forthe3.3-V operation, VCC1orVCC2isspecified from\n3.15 Vto3.6V.Over recommended operating conditions (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nIOFF Sleep mode output current ENat0V,Single channel 0 μA\nVOH High-level output voltageIOH=–4mA, See Figure 113.3-V side VCCO–0.4\nV 5-Vside VCCO–0.8\nIOH=–20μA,See Figure 11 VCCO–0.1\nVOL Low-level output voltageIOL=4mA, See Figure 11 0.4\nV\nIOL=20μA,See Figure 11 0.1\nVI(HYS) Input voltage hysteresis 150 mV\nIIH High-level input current INatVCCI 10\nμA\nIIL Low-level input current INat0V –10\nCI Input capacitance toground INatVCC,VI=0.4sin(4E6πt) 2 pF\nCMTI Common-mode transient immunity VI=VCCor0V,See Figure 15 25 50 kV/μs\n7.14 Supply Current Characteristics: VCC1at3.3-V, VCC2at5-VOperation\nForthe5-Voperation, VCC1orVCC2isspecified from 4.5Vto5.5V.Forthe3.3-V operation, VCC1orVCC2isspecified from\n3.15 Vto3.6V.Over recommended operating conditions (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nISO7240C/M\nICC1 Supply current, side 1Allchannels, noload, ENat3VQuiescent, VI=VCCor0V 0.5 1\nmA\n25Mbps, 12.5-MHz input-clock signal 3 5\nICC2 Supply current, side 2Allchannels, noload, ENat3VQuiescent, VI=VCCor0V 15 22\nmA\n25Mbps, 12.5-MHz input-clock signal 17 25\nISO7241C/M\nICC1 Supply current, side 1Allchannels, noload, EN1at3V,EN2at3VQuiescent, VI=VCCor0V 4 7\nmA\n25Mbps, 12.5-MHz input-clock signal 6.5 11\nICC2 Supply current, side 2Allchannels, noload, EN1at3V,EN2at3VQuiescent, VI=VCCor0V 13 20\nmA\n25Mbps, 12.5-MHz input-clock signal 18 28\nISO7242C/M\nICC1 Supply current, side 1Allchannels, noload, EN1at3V,EN2at3VQuiescent, VI=VCCor0V 6 10\nmA\n25Mbps, 12.5-MHz input-clock signal 9 14\nICC2 Supply current, side 2Allchannels, noload, EN1at3V,EN2at3VQuiescent, VI=VCCor0V 10 16\nmA\n25Mbps, 12.5-MHz input-clock signal 15 24\n15ISO7240CF ,ISO7240C ,ISO7240M\nISO7241C ,ISO7241M ,ISO7242C ,ISO7242M\nwww.ti.com SLLS868T –SEPTEMBER 2007 –REVISED APRIL 2017\nProduct Folder Links: ISO7240CF ISO7240C ISO7240M ISO7241C ISO7241M ISO7242C ISO7242MSubmit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated7.15 Electrical Characteristics: VCC1andVCC2at3.3VOperation\nForthe3.3-V operation, VCC1orVCC2isspecified from 3.15 Vto3.6V.Over recommended operating conditions (unless\notherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nIOFF Sleep mode output current ENat0V,single channel 0 μA\nVOH High-level output voltageIOH=–4mA, See Figure 11 VCCO–0.4\nV\nIOH=–20μA,See Figure 11 VCCO–0.1\nVOL Low-level output voltageIOL=4mA, See Figure 11 0.4\nV\nIOL=20μA,See Figure 11 0.1\nVI(HYS) Input voltage hysteresis 150 mV\nIIH High-level input current INatVCCI 10\nμA\nIIL Low-level input current INat0V –10\nCI Input capacitance toground INatVCC,VI=0.4sin(4E6πt) 2 pF\nCMTI Common-mode transient immunity VI=VCCor0V,See Figure 15 25 50 kV/μs\n7.16 Supply Current Characteristics: VCC1andVCC2at3.3VOperation\nForthe3.3-V operation, VCC1orVCC2isspecified from 3.15 Vto3.6V.Over recommended operating conditions (unless\notherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nISO7240C/M\nICC1 Supply current, side 1Allchannels, noload, ENat3VQuiescent, VI=VCCor0V 0.5 1\nmA\n25Mbps, 12.5-MHz input-clock signal 3 5\nICC2 Supply current, side 2Allchannels, noload, ENat3VQuiescent, VI=VCCor0V 9.5 15\nmA\n25Mbps, 12.5-MHz input-clock signal 10.5 17\nISO7241C/M\nICC1 Supply current, side 1Allchannels, noload, EN1at3V,EN2at3VQuiescent, VI=VCCor0V 4 7\nmA\n25Mbps, 12.5-MHz input-clock signal 6.5 11\nICC2 Supply current, side 2Allchannels, noload, EN1at3V,EN2at3VQuiescent, VI=VCCor0V 8 13\nmA\n25Mbps, 12.5-MHz input-clock signal 11.5 18\nISO7242C/M\nICC1 Supply current, side 1Allchannels, noload, EN1at3V,EN2at3VQuiescent, VI=VCCor0V 6 10\nmA\n25Mbps, 12.5-MHz input-clock signal 9 14\nICC2 Supply current, side 2Allchannels, noload, EN1at3V,EN2at3VQuiescent, VI=VCCor0V 6 10\nmA\n25Mbps, 12.5-MHz input-clock signal 9 14\n16ISO7240CF ,ISO7240C ,ISO7240M\nISO7241C ,ISO7241M ,ISO7242C ,ISO7242M\nSLLS868T –SEPTEMBER 2007 –REVISED APRIL 2017 www.ti.com\nProduct Folder Links: ISO7240CF ISO7240C ISO7240M ISO7241C ISO7241M ISO7242C ISO7242MSubmit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated(1) Also referred toaspulse skew.\n(2) tsk(pp) isthemagnitude ofthedifference inpropagation delay times between anyspecified terminals oftwodevices when both devices\noperate with thesame supply voltages, atthesame temperature, andhave identical packages andtestcircuits.\n(3) tsk(o)istheskew between specified outputs ofasingle device with alldriving inputs connected together andtheoutputs switching inthe\nsame direction while driving identical specified loads.7.17 Switching Characteristics: VCC1andVCC2at5-VOperation\nover recommended operating conditions (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\ntPLH,\ntPHLPropagation delay\nISO724xC\nSee Figure 1118 42\nns\nPWD Pulse-width distortion(1)|tPHL–tPLH| 2.5\ntPLH,\ntPHLPropagation delay\nISO724xM10 23\nns\nPWD Pulse-width distortion(1)|tPHL–tPLH| 1 2\ntsk(pp) Part-to-part skew(2)ISO724xC 8\nns\nISO724xM 0 3\ntsk(o) Channel-to-channel output skew(3)ISO724xC 2\nns\nISO724xM 0 1\ntr Output signal risetime\nSee Figure 112\nns\ntf Output signal falltime 2\ntPHZ Propagation delay, high-level-to-high-impedance output\nSee Figure 1215 20\nnstPZH Propagation delay, high-impedance-to-high-level output 15 20\ntPLZ Propagation delay, low-level-to-high-impedance output 15 20\ntPZL Propagation delay, high-impedance-to-low-level output 15 20\ntfs Failsafe output delay time from input power loss See Figure 13 12 μs\ntwake Wake time from input disable See Figure 14 15 μs\ntjit(pp) Peak-to-peak eye-pattern jitter ISO724xM150Mbps NRZ data input, Same polarity\ninput onallchannels, See Figure 161 ns\n(1) Also known aspulse skew\n(2) tsk(pp) isthemagnitude ofthedifference inpropagation delay times between anyspecified terminals oftwodevices when both devices\noperate with thesame supply voltages, atthesame temperature, andhave identical packages andtestcircuits.\n(3) tsk(o)istheskew between specified outputs ofasingle device with alldriving inputs connected together andtheoutputs switching inthe\nsame direction while driving identical specified loads.7.18 Switching Characteristics: VCC1at5-V,VCC2at3.3-V Operation\nover recommended operating conditions (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\ntPLH,tPHL Propagation delay\nISO724xC\nSee Figure 1120 50\nns\nPWD Pulse-width distortion(1)|tPHL–tPLH| 3\ntPLH,tPHL Propagation delay\nISO724xM12 29\nns\nPWD Pulse-width distortion(1)|tPHL–tPLH| 1 2\ntsk(pp) Part-to-part skew(2)ISO724xC 10\nns\nISO724xM 0 5\ntsk(o) Channel-to-channel output skew(3)ISO724xC 3\nns\nISO724xM 0 1\ntr Output signal risetime\nSee Figure 112\nns\ntf Output signal falltime 2\ntPHZ Propagation delay, high-level-to-high-impedance output\nSee Figure 1215 20\nnstPZH Propagation delay, high-impedance-to-high-level output 15 20\ntPLZ Propagation delay, low-level-to-high-impedance output 15 20\ntPZL Propagation delay, high-impedance-to-low-level output 15 20\ntfs Failsafe output delay time from input power loss See Figure 13 18 μs\ntwake Wake time from input disable See Figure 14 15 μs\ntjit(pp) Peak-to-peak eye-pattern jitter ISO724xM150Mbps PRBS NRZ data input, Same\npolarity input onallchannels, See Figure 161 ns\n17ISO7240CF ,ISO7240C ,ISO7240M\nISO7241C ,ISO7241M ,ISO7242C ,ISO7242M\nwww.ti.com SLLS868T –SEPTEMBER 2007 –REVISED APRIL 2017\nProduct Folder Links: ISO7240CF ISO7240C ISO7240M ISO7241C ISO7241M ISO7242C ISO7242MSubmit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated(1) Also known aspulse skew\n(2) tsk(pp) isthemagnitude ofthedifference inpropagation delay times between anyspecified terminals oftwodevices when both devices\noperate with thesame supply voltages, atthesame temperature, andhave identical packages andtestcircuits.\n(3) tsk(o)istheskew between specified outputs ofasingle device with alldriving inputs connected together andtheoutputs switching inthe\nsame direction while driving identical specified loads.7.19 Switching Characteristics: VCC1at3.3-V andVCC2at5-VOperation\nover recommended operating conditions (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\ntPLH,tPHL Propagation delay\nISO724xC\nSee Figure 1122 51\nns\nPWD Pulse-width distortion(1)|tPHL–tPLH| 3\ntPLH,tPHL Propagation delay\nISO724xM12 30\nns\nPWD Pulse-width distortion(1)|tPHL–tPLH| 1 2\ntsk(pp) Part-to-part skew(2)ISO724xC 10\nns\nISO724xM 0 5\ntsk(o) Channel-to-channel output skew(3)ISO724xC 2.5\nns\nISO724xM 0 1\ntr Output signal risetime\nSee Figure 112\nns\ntf Output signal falltime 2\ntPHZ Propagation delay, high-level-to-high-impedance output\nSee Figure 1215 20\nnstPZH Propagation delay, high-impedance-to-high-level output 15 20\ntPLZ Propagation delay, low-level-to-high-impedance output 15 20\ntPZL Propagation delay, high-impedance-to-low-level output 15 20\ntfs Failsafe output delay time from input power loss See Figure 13 12 μs\ntwake Wake time from input disable See Figure 14 15 μs\ntjit(pp) Peak-to-peak eye-pattern jitter ISO724xM150Mbps NRZ data input, Same polarity\ninput onallchannels, See Figure 161 ns\n(1) Also referred toaspulse skew.\n(2) tsk(pp) isthemagnitude ofthedifference inpropagation delay times between anyspecified terminals oftwodevices when both devices\noperate with thesame supply voltages, atthesame temperature, andhave identical packages andtestcircuits.\n(3) tsk(o)istheskew between specified outputs ofasingle device with alldriving inputs connected together andtheoutputs switching inthe\nsame direction while driving identical specified loads.7.20 Switching Characteristics: VCC1andVCC2at3.3-V Operation\nover recommended operating conditions (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\ntPLH,tPHL Propagation delay\nISO724xC\nSee Figure 1125 56\nns\nPWD Pulse-width distortion |tPHL–tPLH|(1)4\ntPLH,tPHL Propagation delay\nISO724xM12 34\nns\nPWD Pulse-width distortion |tPHL–tPLH|(1)1 2\ntsk(pp) Part-to-part skew(2)ISO724xC 10\nns\nISO724xM 0 5\ntsk(o) Channel-to-channel output skew(3)ISO724xC 3.5\nns\nISO724xM 0 1\ntr Output signal risetime\nSee Figure 112 ns\ntf Output signal falltime 2 ns\ntPHZ Propagation delay, high-level-to-high-impedance output\nSee Figure 1215 20\nnstPZH Propagation delay, high-impedance-to-high-level output 15 20\ntPLZ Propagation delay, low-level-to-high-impedance output 15 20\ntPZL Propagation delay, high-impedance-to-low-level output 15 20\ntfs Failsafe output delay time from input power loss See Figure 13 18 μs\ntwake Wake time from input disable See Figure 14 15 μs\ntjit(pp) Peak-to-peak eye-pattern jitter ISO724xM150Mbps PRBS NRZ data input, same\npolarity input onallchannels, See Figure 161 ns\n050100150200250300\n0 50 100 150 200\nT - Case Temperature - °CCSafety Limiting Current - mAV at 3.6 VCC1,2\nV at 5.5 VCC1,2\n10100\n0 250 500 750 1000\nWorking Voltage (V ) [V ]IORM PKWorking Life [Years]VIORM at 560 V PK\n880 12028 Years\n18ISO7240CF ,ISO7240C ,ISO7240M\nISO7241C ,ISO7241M ,ISO7242C ,ISO7242M\nSLLS868T –SEPTEMBER 2007 –REVISED APRIL 2017 www.ti.com\nProduct Folder Links: ISO7240CF ISO7240C ISO7240M ISO7241C ISO7241M ISO7242C ISO7242MSubmit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated7.21 Insulation Characteristics Curves\nFigure 1.Isolation Capacitor Lifetime Projection Figure 2.Thermal Derating Curve forLimiting Current per\nVDE\n11.051.11.151.21.251.31.351.4\n-40 -25 -10 5 20 35 50 65 80 95 110 125Input Voltage Threshold - V\nT - Free-Air Temperature - CA°5 V Vth+\n3.3 V Vth+\n5 V Vth-\n3.3 V Vth-\n22.12.22.32.42.52.62.72.82.93\n-40 -25 -10 5 20 35 50 65 80 95 110 125\nT - Free-Air Temperature - CA°V - VCC- Undervoltage ThresholdV RisingCC\nV FallingCC\n051015202530354045\n-40 -25 -10 5 20 35 50 65 80 95 110 125\nT - Free-Air Temperature - CA°Propagation Delay - ns3.3-V , t (pHLt C-grade)pLH\n3.3-V , t (pHLt M-grade)pLH5-V , t (pHL t C-grade)pLH\n5-V , tpHLt (M-grade)pLH\n051015202530354045\n0 25 50 75 100 125 150\nSignaling Rate - MbpsI - Supply Current - mA/RMSCC5-V ICC1,ICC2\n3.3-V ICC1,ICC2\n051015202530354045\n0 25 50 75 100 125 150\nSignaling Rate - MbpsI - Supply Current - mA/RMSCC5-V ICC2\n3.3-V ICC2\n3.3-V ICC15-V ICC1\n05101520253035\n0 25 50 75 100 125 150\nSignaling Rate - MbpsI - Supply Current - mA/RMSCC4045\n5-V ICC2\n3.3-V ICC2\n3.3-V ICC15-V ICC1\n19ISO7240CF ,ISO7240C ,ISO7240M\nISO7241C ,ISO7241M ,ISO7242C ,ISO7242M\nwww.ti.com SLLS868T –SEPTEMBER 2007 –REVISED APRIL 2017\nProduct Folder Links: ISO7240CF ISO7240C ISO7240M ISO7241C ISO7241M ISO7242C ISO7242MSubmit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated7.22 Typical Characteristics\nTA=25°C Load =15pF AllChannels\nFigure 3.ISO7240C/M RMS Supply Current vs\nSignaling RateTA=25°C Load =15pF AllChannels\nFigure 4.ISO7241C/M RMS Supply Current vs\nSignaling Rate\nTA=25°C Load =15pF AllChannels\nFigure 5.ISO7242C/M RMS Supply Current vs\nSignaling RateTA=25°C Load =15pF AllChannels\nFigure 6.Propagation Delay vsFree-Air Temperature\nAirFlow at7cf/m Low_K Board\nFigure 7.Input Voltage Threshold vsFree-Air Temperature Figure 8.VCCUndervoltage Threshold vs\nFree-Air Temperature\n05101520253035404550\n0 1 2 3 4 5I - Output Current - mAO\nV - Output Voltage - VOV = 5 VCCV = 3.3 VCC\n01020304050\n0 2 4 6I - Output Current - mAO\nV - Output Voltage - VOV = 5 VCC\nV = 3.3 VCC\n20ISO7240CF ,ISO7240C ,ISO7240M\nISO7241C ,ISO7241M ,ISO7242C ,ISO7242M\nSLLS868T –SEPTEMBER 2007 –REVISED APRIL 2017 www.ti.com\nProduct Folder Links: ISO7240CF ISO7240C ISO7240M ISO7241C ISO7241M ISO7242C ISO7242MSubmit Documentation Feedback Copyright ©2007 –2017, Texas Instruments IncorporatedTypical Characteristics (continued)\nTA=25°C Load =15pF\nFigure 9.High-Level Output Current vs\nHigh-Level Output VoltageTA=25°C Load =15pF\nFigure 10.Low-Level Output Current vs\nLow-Level Output Voltage\nInput \nGenerator \n(See Note A)\nInput \nGenerator \n(See Note A)IN OUTIsolation Barrier\nIN OUTIsolation BarrierVOVO\nCL\nSee Note BCL\nSee Note B\n50 \r\n50 \r0 V\n3 VEN\nENVCC\nRL = 1 k\r\x03±1%\nRL = 1 k\r\x03±1%VI\nVIVOVI\ntPZLVCC/2\n50%VCC\nVCC/2\nVCC0 V\nVOLtPLZ\n0.5 V\nVOVI\ntPZHVCC / 2\n50%VCC\nVCC / 2\nVOH0 V\n0 VtPHZ0.5 V\nCopyright © 2016, Texas Instruments Incorporated\nIN OUT\nCL\nSee Note B\nVOVI\nVOLVOHVCC\n0 V\ntrIsolation Barrier\n50 \rInput \nGenerator \n(See Note A)VI VO\ntftPLH tPHLVCC/2 VCC/2\n50% 50%90%\n10%\nCopyright © 2016, Texas Instruments Incorporated\n21ISO7240CF ,ISO7240C ,ISO7240M\nISO7241C ,ISO7241M ,ISO7242C ,ISO7242M\nwww.ti.com SLLS868T –SEPTEMBER 2007 –REVISED APRIL 2017\nProduct Folder Links: ISO7240CF ISO7240C ISO7240M ISO7241C ISO7241M ISO7242C ISO7242MSubmit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated8Parameter Measurement Information\nA. The input pulse issupplied byagenerator having thefollowing characteristics: PRR≤50kHz, 50% duty cycle, tr≤3\nns,tf≤3ns,ZO=50Ω.\nB. CL=15pFandincludes instrumentation andfixture capacitance within ±20%.\nFigure 11.Switching Characteristic Test Circuit andVoltage Waveforms\nA. The input pulse issupplied byagenerator having thefollowing characteristics: PRR≤50kHz, 50% duty cycle, tr≤3\nns,tf≤3ns,ZO=50Ω.\nB. CL=15pFandincludes instrumentation andfixture capacitance within ±20%.\nFigure 12.Enable orDisable Propagation-Delay Time Test Circuit andWaveform\nInput \nGenerator \n(See Note A)IN OUTIsolation BarrierVO\nCL\nSee Note B\n50 \r3 V\nCRTL\nVI\nCopyright © 2016, Texas Instruments IncorporatedDISABLE\n0 V\nInput \nGenerator \n(See Note A)IN OUTIsolation BarrierVO\nCL\nSee Note B\n50 \r0 V\nCRTL\nVIDISABLE\n3 VVOVI\n50%VCCVCC/2\n0 VVCC\n0 V\ntwake\nVOVI\n50%VCCVCC/2\n0 VVCC\n0 V\ntwake\nVI\nVCC\nIN OUTVO\nCL\nSee Note A0 V (fs high)\nor\n VCC1 (fs low)\nVOVI\nVOLVOHVCC\n0 V2.7 V\n50%tfs fs high\nfs lowIsolation Barrier\n22ISO7240CF ,ISO7240C ,ISO7240M\nISO7241C ,ISO7241M ,ISO7242C ,ISO7242M\nSLLS868T –SEPTEMBER 2007 –REVISED APRIL 2017 www.ti.com\nProduct Folder Links: ISO7240CF ISO7240C ISO7240M ISO7241C ISO7241M ISO7242C ISO7242MSubmit Documentation Feedback Copyright ©2007 –2017, Texas Instruments IncorporatedParameter Measurement Information (continued)\nA. CL=15pFandincludes instrumentation andfixture capacitance within ±20%.\nFigure 13.Failsafe Delay Time Test Circuit andVoltage Waveforms\nNOTE: Thetestthatyields thelongest time isused inthisdata sheet.\nA. The input pulse issupplied byagenerator having thefollowing characteristics: PRR≤50kHz, 50% duty cycle, tr≤3\nns,tf≤3ns,ZO=50Ω.\nB. CL=15pFandincludes instrumentation andfixture capacitance within ±20%.\nFigure 14.Wake Time From Input Disable Test Circuit andVoltage Waveforms\nJitterOutputInputVCC\nVCC/20 VDUT\nTektronix\n784DTektronix\nHFS9009\nPattern\nGeneratorIN\nOUT\nCopyright © 2016, Texas Instruments Incorporated\nIsolation BarrierC = 0.1 µF ±1%\nIN\nVOHor VOLOUTVCCI\n+ – VCMVCCO\nGNDO GNDIS1\n+\n–Pass-fail criteria –\noutput must remain\nstable.\nCL\nSee Note AC = 0.1 µF ±1%\n23ISO7240CF ,ISO7240C ,ISO7240M\nISO7241C ,ISO7241M ,ISO7242C ,ISO7242M\nwww.ti.com SLLS868T –SEPTEMBER 2007 –REVISED APRIL 2017\nProduct Folder Links: ISO7240CF ISO7240C ISO7240M ISO7241C ISO7241M ISO7242C ISO7242MSubmit Documentation Feedback Copyright ©2007 –2017, Texas Instruments IncorporatedParameter Measurement Information (continued)\nA. CL=15pFandincludes instrumentation andfixture capacitance within ±20%.\nB. The input pulse issupplied byagenerator having thefollowing characteristics: PRR≤50kHz, 50% duty cycle, tr≤3\nns,tf≤3ns,ZO=50Ω.\nFigure 15.Common-Mode Transient Immunity Test Circuit andVoltage Waveform\nNOTE: PRBS bitpattern runlength is216–1.Transition time is800ps.NRZ data input hasnomore than fiveconsecutive 1s\nor0s.\nFigure 16.Peak-to-Peak Eye-Pattern Jitter Test Circuit andVoltage Waveform\nOSC\nPWM VREFLPF\nVREFDCLOUT\nIN0\n1SIsolation Barrier\nLow t Frequency\nChannel\n(DC...100 kbps)\nHigh t Frequency\nChannel\n(100 kbps...150 Mbps)\nCopyright © 2016, Texas Instruments Incorporated\n24ISO7240CF ,ISO7240C ,ISO7240M\nISO7241C ,ISO7241M ,ISO7242C ,ISO7242M\nSLLS868T –SEPTEMBER 2007 –REVISED APRIL 2017 www.ti.com\nProduct Folder Links: ISO7240CF ISO7240C ISO7240M ISO7241C ISO7241M ISO7242C ISO7242MSubmit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated9Detailed Description\n9.1 Overview\nThe isolator inFigure 17isbased onacapacitive isolation-barrier technique. The I/Ochannel ofthedevice\nconsists oftwointernal data channels, ahigh-frequency channel (HF) with abandwidth from 100kbps upto150\nMbps, and alow-frequency channel (LF) covering therange from 100 kbps down toDC. Inprinciple, asingle-\nended input signal entering theHF-channel issplit intoadifferential signal through theinverter gate attheinput.\nThe following capacitor-resistor networks differentiate thesignal into transients, which then areconverted into\ndifferential pulses bytwocomparators. The comparator outputs drive aNOR-gate flip-flop theoutput ofwhich\nfeeds anoutput multiplexer. Adecision logic (DCL) atthedriving output oftheflip-flop measures thedurations\nbetween signal transients. Iftheduration between twoconsecutive transients exceeds acertain time limit, asin\nthecase ofalow-frequency signal, theDCL forces theoutput-multiplexer toswitch from thehigh- tothelow-\nfrequency channel.\nBecause low-frequency input signals require theinternal capacitors toassume prohibitively large values, these\nsignals arepulse-width modulated (PWM) with thecarrier frequency ofaninternal oscillator, thus creating a\nsufficiently high frequency signal, capable ofpassing thecapacitive barrier. Astheinput ismodulated, alow-pass\nfilter (LPF) isrequired toremove thehigh-frequency carrier from theactual data before passing itontotheoutput\nmultiplexer.\n9.2 Functional Block Diagram\nFigure 17.Conceptual Block Diagram ofaDigital Capacitive Isolator\n25ISO7240CF ,ISO7240C ,ISO7240M\nISO7241C ,ISO7241M ,ISO7242C ,ISO7242M\nwww.ti.com SLLS868T –SEPTEMBER 2007 –REVISED APRIL 2017\nProduct Folder Links: ISO7240CF ISO7240C ISO7240M ISO7241C ISO7241M ISO7242C ISO7242MSubmit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated9.3 Feature Description\nThe ISO724xx family ofdevices isavailable inmultiple channel configurations anddefault output-state options to\nenable wide variety ofapplication uses. Table 1liststhese device features.\nTable 1.Device Features\nPRODUCTSIGNALING\nRATEINPUT\nTHRESHOLDCHANNEL\nCONFIGURATION\nISO7240C 25Mbps ~1.5 V(TTL)\n4/0 ISO7240CF 25Mbps ~1.5 V(TTL)\nISO7240M 150Mbps VCC/2(CMOS)\nISO7241C 25Mbps ~1.5 V(TTL)\n3/1\nISO7241M 150Mbps VCC/2(CMOS)\nISO7242C 25Mbps ~1.5 V(TTL)\n2/2\nISO7242M 150Mbps VCC/2(CMOS)\n9.4 Device Functional Modes\nTable 2liststheISO724xx functional modes. Table 3liststheISO7240CF functional modes.\n(1) PU=Powered Up;PD=Powered Down; X=Irrelevant; H=High Level; L=Low Level; Z=High\nImpedance; Open =NotConnectedTable 2.Device Function Table ISO724x(1)\nINPUT VCC OUTPUT VCCINPUT\n(IN)OUTPUT ENABLE\n(EN)OUTPUT\n(OUT)\nPU PUH HorOpen H\nL HorOpen L\nX L Z\nOpen HorOpen H\nPD PU X HorOpen H\nPD PU X L Z\nX PD X X Undetermined\n(1) PU=Powered Up;PD=Powered Down; X=Irrelevant; H=High Level; L=Low Level; Z=High Impedance; Open =NotConnectedTable 3.ISO7240CF Functions Table(1)\nVCC1 VCC2DATA INPUT\n(IN)DISABLE INPUT\n(DISABLE)FAILSAFE CONTROL\n(CTRL)DATA OUTPUT\n(OUT)\nPU PU H LorOpen X H\nPU PU L LorOpen X L\nX PU X H HorOpen H\nX PU X H L L\nPD PU X X HorOpen H\nPD PU X X L L\nX PD X X X Undetermined\nOUT8/c87\n13/c87VCCOutput\nIN\nor\nDISABLEVCC VCCISO7240CF\nInput, Disable\n1 M/c87VCC\n500 /c87VCC\nEN\nor\nCTRLEnable, Control\n500 /c87VCC\n1 M/c87INVCCVCC VCCInput\n1 M/c87\n500 /c87\nCopyright © 2016, Texas Instruments Incorporated\n26ISO7240CF ,ISO7240C ,ISO7240M\nISO7241C ,ISO7241M ,ISO7242C ,ISO7242M\nSLLS868T –SEPTEMBER 2007 –REVISED APRIL 2017 www.ti.com\nProduct Folder Links: ISO7240CF ISO7240C ISO7240M ISO7241C ISO7241M ISO7242C ISO7242MSubmit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated9.4.1 Device I/OSchematics\nFigure 18.Device I/OSchematics\n14\n13INA\nOUTD3\n4\n5\n60.1 \x1dF\nEN1 EN27 10\nINB\n12\n11OUTC\nINDINCDVDD\nDGND\n2GAIN124\n25\n26GAIN0\nSPEED\nPWDNAIN3+\nAIN3±\nAIN4+A0\nA1AIN1+\nAIN1±\nAIN2+SCLK\nDOUT\nREF+\nREF±\nAIN4±1VCC116VCC2\n2, 8 9, 15GND1 GND2\n2320\n19288\n7\n270.1 \x1dF\nP3.1P3.0\nCLK\nSOMI1311\n12\n14\n42\nMSP430F2132\nDVssDVcc0.1 \x1dF\n14\n13\nOUTD3\n4\n5\n60.1 \x1dF\nNC EN7 10\n12\n11OUTC\nINDINC1VCC116VCC2\n2, 8 9, 15GND1 GND20.1 \x1dF\nISO7240ISO72415 VISO\n5 VISO3.3 V\n3.3 VP3.7\nP3.618\n173.3 V\n22\nAVDD\nAGND\n215 VISO\n0.1 \x1dFAIN2±\n13\n1417\n16\n1511\n12\n18\nINA\nINB OUTBOUTAOUTA\nOUTB10.1 \x1dF 0.1 \x1dF5 VISO5 VISO\nThermo\ncouple\nCurrent\nshuntRTD\nBridgeXOUT\nXIN5\n6\nP3.415P3.516ADS1234Isolation \nBarrier\nCopyright © 2016, Texas Instruments Incorporated\n27ISO7240CF ,ISO7240C ,ISO7240M\nISO7241C ,ISO7241M ,ISO7242C ,ISO7242M\nwww.ti.com SLLS868T –SEPTEMBER 2007 –REVISED APRIL 2017\nProduct Folder Links: ISO7240CF ISO7240C ISO7240M ISO7241C ISO7241M ISO7242C ISO7242MSubmit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated10Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n10.1 Application Information\nThe ISO724xx family ofdevices uses asingle-ended TTL orCMOS-logic switching technology. The supply\nvoltage range isfrom 3.15 Vto5.5Vforboth supplies, VCC1and VCC2.When designing with digital isolators,\nkeep inmind that because ofthesingle-ended design structure, digital isolators donotconform toanyspecific\ninterface standard andareonly intended forisolating single-ended CMOS orTTL digital signal lines. The isolator\nistypically placed between thedata controller (that is,μCorUART), and adata converter oralinetransceiver,\nregardless oftheinterface type orstandard.\n10.2 Typical Application\n10.2.1 Isolated Data Acquisition System forProcess Control\nThe ISO724xx family ofdevices canbeused with Texas Instruments\' precision analog-to-digital converter and\nmixed signal microcontroller tocreate anadvanced isolated data acquisition system asshown inFigure 19.\nFigure 19.Isolated Data Acquisition System forProcess Control\n10.2.1.1 Design Requirements\nUnlike optocouplers, which require external components toimprove performance, provide bias, orlimit current,\ntheISO724x family ofdevices only require twoexternal bypass capacitors tooperate.\n1\n2\n3\n4\n5\n6\n7\n816\n15\n14\n13\n12\n11\n10\n9INA\nINB\nINCOUTA\nOUTB\nOUTCGND2VCC22 mm maximum \nfrom V CC2\nCTRL\nGND2DISABLEGND12 mm maximum \nfrom V CC1\nGND1VCC10.1 µF 0.1 µFISO7240CF\nIND OUTD\nCopyright © 2016, Texas Instruments Incorporated\n1\n2\n3\n4\n5\n6\n7\n816\n15\n14\n13\n12\n11\n10\n9INA\nINB\nINCOUTA\nOUTB\nOUTCGND2VCC22 mm maximum \nfrom V CC2\nEN\nGND2NCGND12 mm maximum \nfrom V CC1\nGND1VCC10.1 µF 0.1 µFISO7240C and ISO7240M\nIND OUTD\nCopyright © 2016, Texas Instruments Incorporated\n28ISO7240CF ,ISO7240C ,ISO7240M\nISO7241C ,ISO7241M ,ISO7242C ,ISO7242M\nSLLS868T –SEPTEMBER 2007 –REVISED APRIL 2017 www.ti.com\nProduct Folder Links: ISO7240CF ISO7240C ISO7240M ISO7241C ISO7241M ISO7242C ISO7242MSubmit Documentation Feedback Copyright ©2007 –2017, Texas Instruments IncorporatedTypical Application (continued)\n10.2.1.2 Detailed Design Procedure\nFigure 20.ISO7240x Typical Circuit Hook-Up\nFigure 21.ISO7240CF Typical Circuit Hook-Up\n1\n2\n3\n4\n5\n6\n7\n816\n15\n14\n13\n12\n11\n10\n9INA\nINB\nINCOUTA\nOUTB\nOUTCGND2VCC22 mm maximum \nfrom V CC2\nEN2\nGND2EN1GND12 mm maximum \nfrom V CC1\nGND1VCC10.1 µF 0.1 µFISO7242C and ISO7242M\nIND OUTD\nCopyright © 2016, Texas Instruments Incorporated\n1\n2\n3\n4\n5\n6\n7\n816\n15\n14\n13\n12\n11\n10\n9INA\nINB\nINCOUTA\nOUTB\nOUTCGND2VCC22 mm maximum \nfrom V CC2\nEN2\nGND2EN1GND12 mm maximum \nfrom V CC1\nGND1VCC10.1 µF 0.1 µFISO7241C and ISO7241M\nIND OUTD\nCopyright © 2016, Texas Instruments Incorporated\n29ISO7240CF ,ISO7240C ,ISO7240M\nISO7241C ,ISO7241M ,ISO7242C ,ISO7242M\nwww.ti.com SLLS868T –SEPTEMBER 2007 –REVISED APRIL 2017\nProduct Folder Links: ISO7240CF ISO7240C ISO7240M ISO7241C ISO7241M ISO7242C ISO7242MSubmit Documentation Feedback Copyright ©2007 –2017, Texas Instruments IncorporatedTypical Application (continued)\nFigure 22.ISO7241x Typical Circuit Hook-Up\nFigure 23.ISO7242x Typical Circuit Hook-Up\nVCC1 VCC2\nGND1 GND2OUTA16\n14\n13\n2, 8 9, 154XOUT\nXIN5\n62\nMSP430G2132\n(14-PW)INA\nOUTD1\n3\n4\n5\n6ISO7241x\nDVssDVCC0.1 \x1dF0.1 \x1dF 0.1 \x1dF\nEN1 EN27 10\nINB\n12\n11OUTB\nOUTC\nIND0.1 \x1dF\nINC\nSDIP1.4\nSCLK\nSDO\n96\n7\n84.7 k \r 4.7 k \r\n28\nVBD\nAGNDCH0\n1, 22CS\n2623\n24\n25SCLK\nSDI20\nSDOADS7953\nCH155\nBDGND\n2732\nVA31\nREFP2\nMXO3\nAINP\nREFM\n30VIN\nGNDVOUT2 6\n4REF5025 1 \x1dF10 \x1dFVS\n0.1 \x1dFMBR0520L\nMBR0520L1:1.330.1 \x1dF\n3\n1D2\nSN6501\nD1VCC\n4, 52\nGND3.3 V\nIN\nEN GNDOUT4 1\n2 3TLV7073310 \x1dF3.3V ISO\n10 \x1dF\n22 \x1dF\n16 Analog\nInputsIsolation Barrier\nCopyright © 2016, Texas Instruments Incorporated\n30ISO7240CF ,ISO7240C ,ISO7240M\nISO7241C ,ISO7241M ,ISO7242C ,ISO7242M\nSLLS868T –SEPTEMBER 2007 –REVISED APRIL 2017 www.ti.com\nProduct Folder Links: ISO7240CF ISO7240C ISO7240M ISO7241C ISO7241M ISO7242C ISO7242MSubmit Documentation Feedback Copyright ©2007 –2017, Texas Instruments IncorporatedTypical Application (continued)\n10.2.1.3 Application Curves\nFigure 24.ISO7242M EyeDiagram at25Mbps,\n3.3Vand25°CFigure 25.ISO7242M EyeDiagram at150Mbps,\n3.3Vand25°C\n10.2.2 Isolated SPIforanAnalog Input Module with 16Inputs\nTheISO7241x family ofdevices andseveral other components from Texas Instruments canbeused tocreate an\nisolated SPIforaninput module with 16inputs.\nFigure 26.Isolated SPIforanAnalog Input Module With 16Inputs\n10.2.2.1 Design Requirements\nSee theDesign Requirements intheIsolated Data Acquisition System forProcess Control section.\nVCC1 VCC2\nGND1 GND2OUTA16\n14\n12\n2, 8 9, 15P3.1\nP3.0UCA0TXD\nUCA0RXD\n1115\n16\n12\n4XOUT\nXIN5\n62\nMSP430F2132INA\nOUTD1\n3\n5\n4\n6ISO7242x\nDVSSDVCC0.1 \x1dF0.1 \x1dF 0.1 \x1dF\nEN1 EN27 10\nINB13\n11OUTBINC\nIND160.1 \x1dF\nOUTCVCC\nGND\n15T1IN\n911\n12\n10C2-3\nR1OUT\nT2IN14\n135\n7\n8VS-6\n42\n1\nR2OUTVS+\nC1+\nC1-C2+\nTRS2324.7 k \r 4.7 k \r\nR1INT1OUT\nR2INT2OUT1 \x1dF 1 \x1dF1 \x1dF 1 \x1dF\nTxD\nRxD\nRST\nCST\nISOGND10 \x1dF0.1 \x1dFMBR0520L\nMBR0520L1:2.10.1 \x1dF\n3\n1D2\nSN6501\nD1VCC\n4, 52\nGND3.3 V\nIN\nON\nGNDOUT1 5\n4 3LP2985-503.3 \x1dF\n10 \x1dF\nIsolation BarrierVIN\n5VISO\n2BP\n10 nF\nCopyright © 2016, Texas Instruments Incorporated\n31ISO7240CF ,ISO7240C ,ISO7240M\nISO7241C ,ISO7241M ,ISO7242C ,ISO7242M\nwww.ti.com SLLS868T –SEPTEMBER 2007 –REVISED APRIL 2017\nProduct Folder Links: ISO7240CF ISO7240C ISO7240M ISO7241C ISO7241M ISO7242C ISO7242MSubmit Documentation Feedback Copyright ©2007 –2017, Texas Instruments IncorporatedTypical Application (continued)\n10.2.2.2 Detailed Design Procedure\nSee theDetailed Design Procedure intheIsolated Data Acquisition System forProcess Control section..\n10.2.2.3 Application Curve\nSee theApplication Curves intheIsolated Data Acquisition System forProcess Control section..\n10.2.3 Isolated RS-232 Interface\nFigure 27shows atypical isolated RS-232 interface implementation.\nFigure 27.Isolated RS-232 Interface\n10.2.3.1 Design Requirements\nSee theDesign Requirements intheIsolated Data Acquisition System forProcess Control section.\n10.2.3.2 Detailed Design Procedure\nSee theDetailed Design Procedure intheIsolated Data Acquisition System forProcess Control section..\n10.2.3.3 Application Curve\nSee theApplication Curves intheIsolated Data Acquisition System forProcess Control section..\n10 mils\n10 mils40 milsFR-4\n0r ~ 4.5Keep this \nspace free \nfrom planes,\ntraces, pads, \nand viasGround plane\nPower plane\nLow-speed tracesHigh-speed traces\n32ISO7240CF ,ISO7240C ,ISO7240M\nISO7241C ,ISO7241M ,ISO7242C ,ISO7242M\nSLLS868T –SEPTEMBER 2007 –REVISED APRIL 2017 www.ti.com\nProduct Folder Links: ISO7240CF ISO7240C ISO7240M ISO7241C ISO7241M ISO7242C ISO7242MSubmit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated11Power Supply Recommendations\nTohelp ensure reliable operation atdata rates andsupply voltages, a0.1-μFbypass capacitor isrecommended\natinput andoutput supply pins (VCC1 andVCC2). The capacitors should beplaced asclose tothesupply pins\naspossible. Ifonly asingle primary-side power supply isavailable inanapplication, isolated power can be\ngenerated forthesecondary-side with thehelp ofatransformer driver such asTexas Instruments\' SN6501\ndevice. Forsuch applications, detailed power supply design and transformer selection recommendations are\navailable inSN6501 Transformer Driver forIsolated Power Supplies .\n12Layout\n12.1 Layout Guidelines\nAminimum offourlayers isrequired toaccomplish alowEMI PCB design (see Figure 28).Layer stacking should\nbeinthefollowing order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency\nsignal layer.\n•Routing thehigh-speed traces onthetoplayer avoids theuse ofvias (and theintroduction oftheir\ninductances) andallows forclean interconnects between theisolator andthetransmitter andreceiver circuits\nofthedata link.\n•Placing asolid ground plane next tothehigh-speed signal layer establishes controlled impedance for\ntransmission lineinterconnects andprovides anexcellent low-inductance path forthereturn current flow.\n•Placing thepower plane next totheground plane creates additional high-frequency bypass capacitance of\napproximately 100pF/in2.\n•Routing theslower speed control signals onthebottom layer allows forgreater flexibility asthese signal links\nusually have margin totolerate discontinuities such asvias.\nIfanadditional supply voltage plane orsignal layer isneeded, add asecond power orground plane system to\nthestack tokeep itsymmetrical. This makes thestack mechanically stable andprevents itfrom warping. Also the\npower andground plane ofeach power system canbeplaced closer together, thus increasing thehigh-frequency\nbypass capacitance significantly.\nFordetailed layout recommendations, refer toDigital Isolator Design Guide .\n12.1.1 PCB Material\nFordigital circuit boards operating atless than 150 Mbps, (orriseand falltimes greater than 1ns), and trace\nlengths ofupto10inches, usestandard FR-4 UL94V-0 printed circuit board. This PCB ispreferred over cheaper\nalternatives because oflower dielectric losses athigh frequencies, less moisture absorption, greater strength and\nstiffness, andtheself-extinguishing flammability-characteristics.\n12.2 Layout Example\nFigure 28.Recommended Layer Stack\n33ISO7240CF ,ISO7240C ,ISO7240M\nISO7241C ,ISO7241M ,ISO7242C ,ISO7242M\nwww.ti.com SLLS868T –SEPTEMBER 2007 –REVISED APRIL 2017\nProduct Folder Links: ISO7240CF ISO7240C ISO7240M ISO7241C ISO7241M ISO7242C ISO7242MSubmit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated13Device andDocumentation Support\n13.1 Documentation Support\n13.1.1 Related Documentation\nForrelated documentation, seethefollowing:\n•ADS1234 24-Bit Analog-to-Digital Converter ForBridge Sensors\n•ADS79xx 12/10/8-Bit, 1MSPS, 16/12/8/4-Channel, Single-Ended, MicroPower, Serial Interface ADCs\n•Digital Isolator Design Guide\n•High-Voltage Lifetime oftheISO72x Family ofDigital Isolators\n•ISO72x Digital Isolator Magnetic-Field Immunity\n•Isolation Glossary\n•LP2985 150-mA Low-noise Low-dropout Regulator With Shutdown\n•MSP430F2132 Mixed Signal Microcontroller\n•MSP430G2x32, MSP430G2x02 Mixed Signal Microcontroller\n•REF50xx Low-Noise, Very Low Drift, Precision Voltage Reference\n•SN6501 Transformer Driver forIsolated Power Supplies\n•TLV707, TLV707P 200-mA, Low-IQ, Low-Noise, Low-Dropout Regulator forPortable Devices\n•TRS232 Dual RS-232 Driver/Receiver With IEC61000-4-2 Protection\n13.2 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 4.Related Links\nPARTS PRODUCT FOLDER ORDER NOWTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nISO7240CF Click here Click here Click here Click here Click here\nISO7240C Click here Click here Click here Click here Click here\nISO7240M Click here Click here Click here Click here Click here\nISO7241C Click here Click here Click here Click here Click here\nISO7241M Click here Click here Click here Click here Click here\nISO7242C Click here Click here Click here Click here Click here\nISO7242M Click here Click here Click here Click here Click here\n13.3 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n13.4 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n13.5 Trademarks\n34ISO7240CF ,ISO7240C ,ISO7240M\nISO7241C ,ISO7241M ,ISO7242C ,ISO7242M\nSLLS868T –SEPTEMBER 2007 –REVISED APRIL 2017 www.ti.com\nProduct Folder Links: ISO7240CF ISO7240C ISO7240M ISO7241C ISO7241M ISO7242C ISO7242MSubmit Documentation Feedback Copyright ©2007 –2017, Texas Instruments Incorporated13.5 Trademarks (continued)\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n13.6 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n13.7 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n14Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nISO7240CDW ACTIVE SOIC DW1640RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ISO7240CSamples\nISO7240CDWG4 ACTIVE SOIC DW1640RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ISO7240CSamples\nISO7240CDWR ACTIVE SOIC DW162000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ISO7240CSamples\nISO7240CFDW ACTIVE SOIC DW1640RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ISO7240CFSamples\nISO7240CFDWG4 ACTIVE SOIC DW1640RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ISO7240CFSamples\nISO7240CFDWR ACTIVE SOIC DW162000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ISO7240CFSamples\nISO7240MDW ACTIVE SOIC DW1640RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ISO7240MSamples\nISO7240MDWG4 ACTIVE SOIC DW1640RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ISO7240MSamples\nISO7240MDWR ACTIVE SOIC DW162000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ISO7240MSamples\nISO7240MDWRG4 ACTIVE SOIC DW162000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ISO7240MSamples\nISO7241CDW ACTIVE SOIC DW1640RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ISO7241CSamples\nISO7241CDWG4 ACTIVE SOIC DW1640RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ISO7241CSamples\nISO7241CDWR ACTIVE SOIC DW162000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ISO7241CSamples\nISO7241CDWRG4 ACTIVE SOIC DW162000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ISO7241CSamples\nISO7241MDW ACTIVE SOIC DW1640RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ISO7241MSamples\nISO7241MDWG4 ACTIVE SOIC DW1640RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ISO7241MSamples\nISO7241MDWR ACTIVE SOIC DW162000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ISO7241MSamples\nISO7241MDWRG4 ACTIVE SOIC DW162000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ISO7241MSamples\nISO7242CDW ACTIVE SOIC DW1640RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ISO7242CSamples\nISO7242CDWG4 ACTIVE SOIC DW1640RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ISO7242CSamples\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nISO7242CDWR ACTIVE SOIC DW162000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ISO7242CSamples\nISO7242MDW ACTIVE SOIC DW1640RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ISO7242MSamples\nISO7242MDWG4 ACTIVE SOIC DW1640RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ISO7242MSamples\nISO7242MDWR ACTIVE SOIC DW162000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ISO7242MSamples\nISO7242MDWRG4 ACTIVE SOIC DW162000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 ISO7242MSamples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\nAddendum-Page 2\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF ISO7240CF, ISO7241C, ISO7242C :\n•Automotive : ISO7240CF-Q1 , ISO7241C-Q1 , ISO7242C-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nAddendum-Page 3\nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nISO7240CDWR SOIC DW162000 330.0 16.410.7510.72.712.016.0 Q1\nISO7240CFDWR SOIC DW162000 330.0 16.410.7510.72.712.016.0 Q1\nISO7240MDWR SOIC DW162000 330.0 16.410.7510.72.712.016.0 Q1\nISO7241CDWR SOIC DW162000 330.0 16.410.7510.72.712.016.0 Q1\nISO7241MDWR SOIC DW162000 330.0 16.410.7510.72.712.016.0 Q1\nISO7242CDWR SOIC DW162000 330.0 16.410.7510.72.712.016.0 Q1\nISO7242MDWR SOIC DW162000 330.0 16.410.7510.72.712.016.0 Q1PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nISO7240CDWR SOIC DW 162000 350.0 350.0 43.0\nISO7240CFDWR SOIC DW 162000 350.0 350.0 43.0\nISO7240MDWR SOIC DW 162000 350.0 350.0 43.0\nISO7241CDWR SOIC DW 162000 350.0 350.0 43.0\nISO7241MDWR SOIC DW 162000 350.0 350.0 43.0\nISO7242CDWR SOIC DW 162000 350.0 350.0 43.0\nISO7242MDWR SOIC DW 162000 350.0 350.0 43.0PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 2\nTUBE\n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nISO7240CDW DW SOIC 16 40 506.98 12.7 4826 6.6\nISO7240CDWG4 DW SOIC 16 40 506.98 12.7 4826 6.6\nISO7240CFDW DW SOIC 16 40 506.98 12.7 4826 6.6\nISO7240CFDWG4 DW SOIC 16 40 506.98 12.7 4826 6.6\nISO7240MDW DW SOIC 16 40 506.98 12.7 4826 6.6\nISO7240MDWG4 DW SOIC 16 40 506.98 12.7 4826 6.6\nISO7241CDW DW SOIC 16 40 506.98 12.7 4826 6.6\nISO7241CDWG4 DW SOIC 16 40 506.98 12.7 4826 6.6\nISO7241MDW DW SOIC 16 40 506.98 12.7 4826 6.6\nISO7241MDWG4 DW SOIC 16 40 506.98 12.7 4826 6.6\nISO7242CDW DW SOIC 16 40 506.98 12.7 4826 6.6\nISO7242CDWG4 DW SOIC 16 40 506.98 12.7 4826 6.6\nISO7242MDW DW SOIC 16 40 506.98 12.7 4826 6.6\nISO7242MDWG4 DW SOIC 16 40 506.98 12.7 4826 6.6PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 3\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.SOIC - 2.65 mm max height DW 16\nSMALL OUTLINE INTEGRATED CIRCUIT 7.5 x 10.3, 1.27 mm pitch\n4224780/A\nwww.ti.comPACKAGE OUTLINE\nC\n TYP10.63\n9.97\n2.65 MAX14X 1.27\n16X 0.510.312X\n8.89\n TYP0.330.10\n0- 80.30.1\n(1.4)0.25\nGAGE PLANE\n1.270.40A\nNOTE 310.510.1\nB\nNOTE 47.67.4\n4221009/B   07/2016SOIC - 2.65 mm max height DW0016B\nSOIC\nNOTES:  1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm, per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.5. Reference JEDEC registration MS-013. 116\n0.25 C A B98PIN 1 IDAREASEATING PLANE\n0.1 C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  1.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n(9.75)R0.05 TYP\n0.07 MAX\nALL AROUND0.07 MINALL AROUND (9.3)14X (1.27)\nR0.05 TYP16X (1.65)\n16X (0.6)\n14X (1.27)16X (2)\n16X (0.6)\n4221009/B   07/2016SOIC - 2.65 mm max height DW0016B\nSOIC\nSYMM\nSYMMSEEDETAILS\n1\n8 916\nSYMM\nHV / ISOLATION OPTION\n8.1 mm CLEARANCE/CREEPAGE\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSOPENINGSOLDER MASKMETAL\nSOLDER MASK\nDEFINEDLAND PATTERN EXAMPLE\nSCALE:4XSYMM\n1\n8 916\nIPC-7351 NOMINAL\n7.3 mm CLEARANCE/CREEPAGESEEDETAILS\nwww.ti.comEXAMPLE STENCIL DESIGN\nR0.05 TYP R0.05 TYP16X (1.65)\n16X (0.6)\n14X (1.27)\n(9.75)16X (2)\n16X (0.6)\n14X (1.27)\n(9.3)\n4221009/B   07/2016SOIC - 2.65 mm max height DW0016B\nSOIC\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SYMM\nSYMM1\n8 916\nHV / ISOLATION OPTION\n8.1 mm CLEARANCE/CREEPAGE\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:4XSYMM\nSYMM1\n8 916\nIPC-7351 NOMINAL\n7.3 mm CLEARANCE/CREEPAGE\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: ISO7241MDWR

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - VCC1 and VCC2: 3.15V to 5.5V
  - Maximum Supply Voltage: 6V

- **Current Ratings:**
  - Output Current: ±15 mA
  - Supply Current (Typical at 5V operation):
    - Side 1: 6.5 mA (quiescent), 12 mA (25 Mbps)
    - Side 2: 13 mA (quiescent), 18 mA (25 Mbps)

- **Power Consumption:**
  - Maximum Power Dissipation: 220 mW

- **Operating Temperature Range:**
  - -40°C to +125°C

- **Package Type:**
  - SOIC (16 pins)

- **Special Features:**
  - Quad-channel digital isolator with selectable output configurations.
  - High-speed operation with signaling rates of 25 Mbps and 150 Mbps.
  - Input disable and failsafe output control (specific to ISO7240CF).
  - 4 kV ESD protection.
  - High electromagnetic immunity.

- **Moisture Sensitive Level (MSL):**
  - Level 2, according to JEDEC J-STD-020E.

**Description:**
The ISO7241MDWR is a quad-channel digital isolator from Texas Instruments, designed to provide electrical isolation between different parts of a system. It utilizes a capacitive isolation barrier to separate the input and output channels, allowing for safe data transmission while blocking high voltages and noise. The device can operate with both 3.3V and 5V supplies, making it versatile for various applications.

**Typical Applications:**
- **Industrial Fieldbus:** Used in communication networks for industrial automation.
- **Computer Peripheral Interface:** Facilitates communication between computers and peripheral devices while ensuring isolation.
- **Servo Control Interface:** Provides isolation in control systems for motors and actuators.
- **Data Acquisition Systems:** Used in systems that require the measurement of physical quantities while maintaining electrical isolation.
- **Isolated SPI Interfaces:** Can be used in applications requiring isolated serial communication.

This component is particularly useful in environments where electrical noise and high voltages are present, ensuring the safety and reliability of sensitive electronic circuits.