Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Aug 29 20:26:04 2024
| Host         : cadence33 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_vga_basys3_timing_summary_routed.rpt -pb top_vga_basys3_timing_summary_routed.pb -rpx top_vga_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vga_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                68          
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.371        0.000                      0                  715        0.096        0.000                      0                  715        3.000        0.000                       0                   420  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
clk                    {0.000 5.000}      10.000          100.000         
  clk100MHz_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clk40MHz_clk_wiz_0   {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      3.000        0.000                       0                     1  
  clk100MHz_clk_wiz_0        4.214        0.000                      0                  354        0.096        0.000                      0                  354        4.500        0.000                       0                   211  
  clk40MHz_clk_wiz_0         1.091        0.000                      0                  361        0.099        0.000                      0                  361       11.520        0.000                       0                   205  
  clkfbout_clk_wiz_0                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk100MHz_clk_wiz_0  clk40MHz_clk_wiz_0         0.371        0.000                      0                   26        0.191        0.000                      0                   26  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)               clk100MHz_clk_wiz_0                       
(none)               clk40MHz_clk_wiz_0                        
(none)               clkfbout_clk_wiz_0                        
(none)                                    clk100MHz_clk_wiz_0  
(none)                                    clk40MHz_clk_wiz_0   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  clk100MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.214ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.719ns  (logic 1.335ns (23.345%)  route 4.384ns (76.655%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.550    -0.962    u_top_vga/u_mouse_ctl/CLK
    SLICE_X32Y61         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.543 f  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/Q
                         net (fo=2, routed)           1.114     0.571    u_top_vga/u_mouse_ctl/timeout_cnt_reg_n_0_[16]
    SLICE_X32Y58         LUT4 (Prop_lut4_I3_O)        0.296     0.867 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9/O
                         net (fo=1, routed)           0.436     1.304    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9_n_0
    SLICE_X31Y60         LUT5 (Prop_lut5_I4_O)        0.124     1.428 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8/O
                         net (fo=1, routed)           0.587     2.015    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8_n_0
    SLICE_X32Y61         LUT6 (Prop_lut6_I5_O)        0.124     2.139 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.799     2.938    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124     3.062 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          0.813     3.875    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[36]
    SLICE_X33Y56         LUT6 (Prop_lut6_I1_O)        0.124     3.999 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[0]_i_2__0/O
                         net (fo=1, routed)           0.634     4.633    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[0]_i_2__0_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I0_O)        0.124     4.757 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.757    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_39
    SLICE_X32Y56         FDPE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.435     8.439    u_top_vga/u_mouse_ctl/CLK
    SLICE_X32Y56         FDPE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.577     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X32Y56         FDPE (Setup_fdpe_C_D)        0.029     8.971    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.971    
                         arrival time                          -4.757    
  -------------------------------------------------------------------
                         slack                                  4.214    

Slack (MET) :             4.692ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.243ns  (logic 1.211ns (23.097%)  route 4.032ns (76.903%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.550    -0.962    u_top_vga/u_mouse_ctl/CLK
    SLICE_X32Y61         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.543 r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/Q
                         net (fo=2, routed)           1.114     0.571    u_top_vga/u_mouse_ctl/timeout_cnt_reg_n_0_[16]
    SLICE_X32Y58         LUT4 (Prop_lut4_I3_O)        0.296     0.867 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9/O
                         net (fo=1, routed)           0.436     1.304    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9_n_0
    SLICE_X31Y60         LUT5 (Prop_lut5_I4_O)        0.124     1.428 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8/O
                         net (fo=1, routed)           0.587     2.015    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8_n_0
    SLICE_X32Y61         LUT6 (Prop_lut6_I5_O)        0.124     2.139 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.799     2.938    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124     3.062 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          1.095     4.157    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[36]
    SLICE_X33Y56         LUT6 (Prop_lut6_I0_O)        0.124     4.281 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[36]_i_1/O
                         net (fo=1, routed)           0.000     4.281    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_3
    SLICE_X33Y56         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.435     8.439    u_top_vga/u_mouse_ctl/CLK
    SLICE_X33Y56         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[36]/C
                         clock pessimism              0.577     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X33Y56         FDCE (Setup_fdce_C_D)        0.031     8.973    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[36]
  -------------------------------------------------------------------
                         required time                          8.973    
                         arrival time                          -4.281    
  -------------------------------------------------------------------
                         slack                                  4.692    

Slack (MET) :             4.746ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/timeout_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.186ns  (logic 1.211ns (23.351%)  route 3.975ns (76.649%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.550    -0.962    u_top_vga/u_mouse_ctl/CLK
    SLICE_X32Y61         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.543 f  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/Q
                         net (fo=2, routed)           1.114     0.571    u_top_vga/u_mouse_ctl/timeout_cnt_reg_n_0_[16]
    SLICE_X32Y58         LUT4 (Prop_lut4_I3_O)        0.296     0.867 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9/O
                         net (fo=1, routed)           0.436     1.304    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9_n_0
    SLICE_X31Y60         LUT5 (Prop_lut5_I4_O)        0.124     1.428 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8/O
                         net (fo=1, routed)           0.587     2.015    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8_n_0
    SLICE_X32Y61         LUT6 (Prop_lut6_I5_O)        0.124     2.139 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.799     2.938    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124     3.062 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          1.038     4.100    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2_n_0
    SLICE_X32Y58         LUT2 (Prop_lut2_I1_O)        0.124     4.224 r  u_top_vga/u_mouse_ctl/timeout_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.224    u_top_vga/u_mouse_ctl/timeout_cnt[1]
    SLICE_X32Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.434     8.438    u_top_vga/u_mouse_ctl/CLK
    SLICE_X32Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[1]/C
                         clock pessimism              0.577     9.015    
                         clock uncertainty           -0.074     8.941    
    SLICE_X32Y58         FDRE (Setup_fdre_C_D)        0.029     8.970    u_top_vga/u_mouse_ctl/timeout_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.970    
                         arrival time                          -4.224    
  -------------------------------------------------------------------
                         slack                                  4.746    

Slack (MET) :             4.755ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/timeout_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 1.211ns (23.384%)  route 3.968ns (76.616%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.550    -0.962    u_top_vga/u_mouse_ctl/CLK
    SLICE_X32Y61         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.543 f  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/Q
                         net (fo=2, routed)           1.114     0.571    u_top_vga/u_mouse_ctl/timeout_cnt_reg_n_0_[16]
    SLICE_X32Y58         LUT4 (Prop_lut4_I3_O)        0.296     0.867 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9/O
                         net (fo=1, routed)           0.436     1.304    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9_n_0
    SLICE_X31Y60         LUT5 (Prop_lut5_I4_O)        0.124     1.428 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8/O
                         net (fo=1, routed)           0.587     2.015    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8_n_0
    SLICE_X32Y61         LUT6 (Prop_lut6_I5_O)        0.124     2.139 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.799     2.938    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124     3.062 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          1.031     4.093    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2_n_0
    SLICE_X32Y58         LUT2 (Prop_lut2_I1_O)        0.124     4.217 r  u_top_vga/u_mouse_ctl/timeout_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     4.217    u_top_vga/u_mouse_ctl/timeout_cnt[3]
    SLICE_X32Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.434     8.438    u_top_vga/u_mouse_ctl/CLK
    SLICE_X32Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[3]/C
                         clock pessimism              0.577     9.015    
                         clock uncertainty           -0.074     8.941    
    SLICE_X32Y58         FDRE (Setup_fdre_C_D)        0.031     8.972    u_top_vga/u_mouse_ctl/timeout_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.972    
                         arrival time                          -4.217    
  -------------------------------------------------------------------
                         slack                                  4.755    

Slack (MET) :             4.764ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/timeout_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.214ns  (logic 1.239ns (23.763%)  route 3.975ns (76.237%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.550    -0.962    u_top_vga/u_mouse_ctl/CLK
    SLICE_X32Y61         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.543 f  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/Q
                         net (fo=2, routed)           1.114     0.571    u_top_vga/u_mouse_ctl/timeout_cnt_reg_n_0_[16]
    SLICE_X32Y58         LUT4 (Prop_lut4_I3_O)        0.296     0.867 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9/O
                         net (fo=1, routed)           0.436     1.304    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9_n_0
    SLICE_X31Y60         LUT5 (Prop_lut5_I4_O)        0.124     1.428 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8/O
                         net (fo=1, routed)           0.587     2.015    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8_n_0
    SLICE_X32Y61         LUT6 (Prop_lut6_I5_O)        0.124     2.139 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.799     2.938    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124     3.062 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          1.038     4.100    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2_n_0
    SLICE_X32Y58         LUT2 (Prop_lut2_I1_O)        0.152     4.252 r  u_top_vga/u_mouse_ctl/timeout_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     4.252    u_top_vga/u_mouse_ctl/timeout_cnt[2]
    SLICE_X32Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.434     8.438    u_top_vga/u_mouse_ctl/CLK
    SLICE_X32Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[2]/C
                         clock pessimism              0.577     9.015    
                         clock uncertainty           -0.074     8.941    
    SLICE_X32Y58         FDRE (Setup_fdre_C_D)        0.075     9.016    u_top_vga/u_mouse_ctl/timeout_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                          -4.252    
  -------------------------------------------------------------------
                         slack                                  4.764    

Slack (MET) :             4.771ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/timeout_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.207ns  (logic 1.239ns (23.796%)  route 3.968ns (76.204%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.550    -0.962    u_top_vga/u_mouse_ctl/CLK
    SLICE_X32Y61         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.543 f  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/Q
                         net (fo=2, routed)           1.114     0.571    u_top_vga/u_mouse_ctl/timeout_cnt_reg_n_0_[16]
    SLICE_X32Y58         LUT4 (Prop_lut4_I3_O)        0.296     0.867 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9/O
                         net (fo=1, routed)           0.436     1.304    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9_n_0
    SLICE_X31Y60         LUT5 (Prop_lut5_I4_O)        0.124     1.428 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8/O
                         net (fo=1, routed)           0.587     2.015    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8_n_0
    SLICE_X32Y61         LUT6 (Prop_lut6_I5_O)        0.124     2.139 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.799     2.938    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124     3.062 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          1.031     4.093    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2_n_0
    SLICE_X32Y58         LUT2 (Prop_lut2_I1_O)        0.152     4.245 r  u_top_vga/u_mouse_ctl/timeout_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     4.245    u_top_vga/u_mouse_ctl/timeout_cnt[4]
    SLICE_X32Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.434     8.438    u_top_vga/u_mouse_ctl/CLK
    SLICE_X32Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[4]/C
                         clock pessimism              0.577     9.015    
                         clock uncertainty           -0.074     8.941    
    SLICE_X32Y58         FDRE (Setup_fdre_C_D)        0.075     9.016    u_top_vga/u_mouse_ctl/timeout_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                          -4.245    
  -------------------------------------------------------------------
                         slack                                  4.771    

Slack (MET) :             4.884ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.067ns  (logic 1.205ns (23.781%)  route 3.862ns (76.219%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.550    -0.962    u_top_vga/u_mouse_ctl/CLK
    SLICE_X32Y61         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.543 r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/Q
                         net (fo=2, routed)           1.114     0.571    u_top_vga/u_mouse_ctl/timeout_cnt_reg_n_0_[16]
    SLICE_X32Y58         LUT4 (Prop_lut4_I3_O)        0.296     0.867 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9/O
                         net (fo=1, routed)           0.436     1.304    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9_n_0
    SLICE_X31Y60         LUT5 (Prop_lut5_I4_O)        0.124     1.428 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8/O
                         net (fo=1, routed)           0.587     2.015    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8_n_0
    SLICE_X32Y61         LUT6 (Prop_lut6_I5_O)        0.124     2.139 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.799     2.938    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124     3.062 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          0.925     3.987    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[36]
    SLICE_X33Y56         LUT5 (Prop_lut5_I1_O)        0.118     4.105 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[35]_i_1/O
                         net (fo=1, routed)           0.000     4.105    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_4
    SLICE_X33Y56         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.435     8.439    u_top_vga/u_mouse_ctl/CLK
    SLICE_X33Y56         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[35]/C
                         clock pessimism              0.577     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X33Y56         FDCE (Setup_fdce_C_D)        0.047     8.989    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[35]
  -------------------------------------------------------------------
                         required time                          8.989    
                         arrival time                          -4.105    
  -------------------------------------------------------------------
                         slack                                  4.884    

Slack (MET) :             4.904ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/timeout_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.027ns  (logic 1.211ns (24.090%)  route 3.816ns (75.910%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.550    -0.962    u_top_vga/u_mouse_ctl/CLK
    SLICE_X32Y61         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.543 f  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/Q
                         net (fo=2, routed)           1.114     0.571    u_top_vga/u_mouse_ctl/timeout_cnt_reg_n_0_[16]
    SLICE_X32Y58         LUT4 (Prop_lut4_I3_O)        0.296     0.867 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9/O
                         net (fo=1, routed)           0.436     1.304    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9_n_0
    SLICE_X31Y60         LUT5 (Prop_lut5_I4_O)        0.124     1.428 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8/O
                         net (fo=1, routed)           0.587     2.015    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8_n_0
    SLICE_X32Y61         LUT6 (Prop_lut6_I5_O)        0.124     2.139 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.799     2.938    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124     3.062 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          0.879     3.941    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2_n_0
    SLICE_X32Y59         LUT2 (Prop_lut2_I0_O)        0.124     4.065 r  u_top_vga/u_mouse_ctl/timeout_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.065    u_top_vga/u_mouse_ctl/timeout_cnt[0]
    SLICE_X32Y59         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.433     8.437    u_top_vga/u_mouse_ctl/CLK
    SLICE_X32Y59         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[0]/C
                         clock pessimism              0.577     9.014    
                         clock uncertainty           -0.074     8.940    
    SLICE_X32Y59         FDRE (Setup_fdre_C_D)        0.029     8.969    u_top_vga/u_mouse_ctl/timeout_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.969    
                         arrival time                          -4.065    
  -------------------------------------------------------------------
                         slack                                  4.904    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/timeout_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 1.211ns (24.124%)  route 3.809ns (75.876%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.550    -0.962    u_top_vga/u_mouse_ctl/CLK
    SLICE_X32Y61         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.543 r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/Q
                         net (fo=2, routed)           1.114     0.571    u_top_vga/u_mouse_ctl/timeout_cnt_reg_n_0_[16]
    SLICE_X32Y58         LUT4 (Prop_lut4_I3_O)        0.296     0.867 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9/O
                         net (fo=1, routed)           0.436     1.304    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9_n_0
    SLICE_X31Y60         LUT5 (Prop_lut5_I4_O)        0.124     1.428 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8/O
                         net (fo=1, routed)           0.587     2.015    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8_n_0
    SLICE_X32Y61         LUT6 (Prop_lut6_I5_O)        0.124     2.139 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.799     2.938    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124     3.062 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          0.872     3.934    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2_n_0
    SLICE_X32Y59         LUT2 (Prop_lut2_I1_O)        0.124     4.058 r  u_top_vga/u_mouse_ctl/timeout_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     4.058    u_top_vga/u_mouse_ctl/timeout_cnt[7]
    SLICE_X32Y59         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.433     8.437    u_top_vga/u_mouse_ctl/CLK
    SLICE_X32Y59         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[7]/C
                         clock pessimism              0.577     9.014    
                         clock uncertainty           -0.074     8.940    
    SLICE_X32Y59         FDRE (Setup_fdre_C_D)        0.031     8.971    u_top_vga/u_mouse_ctl/timeout_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.971    
                         arrival time                          -4.058    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             4.922ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/timeout_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.055ns  (logic 1.239ns (24.510%)  route 3.816ns (75.490%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.550    -0.962    u_top_vga/u_mouse_ctl/CLK
    SLICE_X32Y61         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.543 f  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/Q
                         net (fo=2, routed)           1.114     0.571    u_top_vga/u_mouse_ctl/timeout_cnt_reg_n_0_[16]
    SLICE_X32Y58         LUT4 (Prop_lut4_I3_O)        0.296     0.867 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9/O
                         net (fo=1, routed)           0.436     1.304    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9_n_0
    SLICE_X31Y60         LUT5 (Prop_lut5_I4_O)        0.124     1.428 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8/O
                         net (fo=1, routed)           0.587     2.015    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8_n_0
    SLICE_X32Y61         LUT6 (Prop_lut6_I5_O)        0.124     2.139 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.799     2.938    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124     3.062 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          0.879     3.941    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2_n_0
    SLICE_X32Y59         LUT2 (Prop_lut2_I1_O)        0.152     4.093 r  u_top_vga/u_mouse_ctl/timeout_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     4.093    u_top_vga/u_mouse_ctl/timeout_cnt[5]
    SLICE_X32Y59         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.433     8.437    u_top_vga/u_mouse_ctl/CLK
    SLICE_X32Y59         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[5]/C
                         clock pessimism              0.577     9.014    
                         clock uncertainty           -0.074     8.940    
    SLICE_X32Y59         FDRE (Setup_fdre_C_D)        0.075     9.015    u_top_vga/u_mouse_ctl/timeout_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.015    
                         arrival time                          -4.093    
  -------------------------------------------------------------------
                         slack                                  4.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.227ns (50.363%)  route 0.224ns (49.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.560    -0.621    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X31Y58         FDCE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDCE (Prop_fdce_C_Q)         0.128    -0.493 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[9]/Q
                         net (fo=5, routed)           0.224    -0.270    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_counter_enable
    SLICE_X36Y58         LUT3 (Prop_lut3_I2_O)        0.099    -0.171 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_done_i_1/O
                         net (fo=1, routed)           0.000    -0.171    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_done_i_1_n_0
    SLICE_X36Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.828    -0.861    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X36Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_done_reg/C
                         clock pessimism              0.503    -0.357    
    SLICE_X36Y58         FDRE (Hold_fdre_C_D)         0.091    -0.266    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_done_reg
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_down_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/left_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.357%)  route 0.323ns (69.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.561    -0.620    u_top_vga/u_mouse_ctl/CLK
    SLICE_X28Y53         FDCE                                         r  u_top_vga/u_mouse_ctl/left_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  u_top_vga/u_mouse_ctl/left_down_reg/Q
                         net (fo=2, routed)           0.323    -0.156    u_top_vga/u_mouse_ctl/left_down_reg_n_0
    SLICE_X13Y49         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.837    -0.853    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y49         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
                         clock pessimism              0.508    -0.344    
    SLICE_X13Y49         FDRE (Hold_fdre_C_D)         0.070    -0.274    u_top_vga/u_mouse_ctl/left_reg
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_clk/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    u_clk/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.894 r  u_clk/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    u_clk/inst/seq_reg1[0]
    SLICE_X35Y46         FDRE                                         r  u_clk/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    u_clk/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075    -0.960    u_clk/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.185ns (34.466%)  route 0.352ns (65.535%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.560    -0.621    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X36Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_done_reg/Q
                         net (fo=2, routed)           0.352    -0.129    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_done
    SLICE_X31Y58         LUT4 (Prop_lut4_I2_O)        0.044    -0.085 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.085    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[9]_i_1_n_0
    SLICE_X31Y58         FDCE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.828    -0.861    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X31Y58         FDCE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[9]/C
                         clock pessimism              0.503    -0.357    
    SLICE_X31Y58         FDCE (Hold_fdce_C_D)         0.107    -0.250    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_20us_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_20us_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.861%)  route 0.088ns (32.139%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.558    -0.623    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X28Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_20us_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_20us_count_reg[0]/Q
                         net (fo=9, routed)           0.088    -0.394    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_20us_count_reg[0]
    SLICE_X29Y62         LUT6 (Prop_lut6_I1_O)        0.045    -0.349 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_20us_done_i_1/O
                         net (fo=1, routed)           0.000    -0.349    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_20us_done_i_1_n_0
    SLICE_X29Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_20us_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.827    -0.863    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X29Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_20us_done_reg/C
                         clock pessimism              0.253    -0.610    
    SLICE_X29Y62         FDRE (Hold_fdre_C_D)         0.091    -0.519    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_20us_done_reg
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/rx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.481%)  route 0.138ns (49.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.561    -0.620    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X31Y56         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/frame_reg[4]/Q
                         net (fo=3, routed)           0.138    -0.341    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CONV_INTEGER[3]
    SLICE_X29Y55         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.831    -0.859    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X29Y55         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/rx_data_reg[3]/C
                         clock pessimism              0.275    -0.584    
    SLICE_X29Y55         FDRE (Hold_fdre_C_D)         0.070    -0.514    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/tx_parity_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/frame_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.215ns (72.365%)  route 0.082ns (27.635%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.561    -0.620    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X30Y56         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/tx_parity_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/tx_parity_reg/Q
                         net (fo=1, routed)           0.082    -0.374    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/tx_parity
    SLICE_X31Y56         LUT3 (Prop_lut3_I0_O)        0.051    -0.323 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/frame[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.323    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/p_1_in[9]
    SLICE_X31Y56         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.829    -0.860    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X31Y56         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/frame_reg[9]/C
                         clock pessimism              0.253    -0.607    
    SLICE_X31Y56         FDRE (Hold_fdre_C_D)         0.107    -0.500    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/frame_reg[9]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.587%)  route 0.352ns (65.413%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.560    -0.621    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X36Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_done_reg/Q
                         net (fo=2, routed)           0.352    -0.129    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_done
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.045    -0.084 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.084    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[10]_i_1_n_0
    SLICE_X31Y58         FDCE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.828    -0.861    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X31Y58         FDCE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[10]/C
                         clock pessimism              0.503    -0.357    
    SLICE_X31Y58         FDCE (Hold_fdce_C_D)         0.091    -0.266    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X31Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[0]/Q
                         net (fo=5, routed)           0.133    -0.351    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[0]
    SLICE_X30Y65         LUT6 (Prop_lut6_I2_O)        0.045    -0.306 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[2]_i_1_n_0
    SLICE_X30Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.823    -0.866    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X30Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[2]/C
                         clock pessimism              0.255    -0.611    
    SLICE_X30Y65         FDRE (Hold_fdre_C_D)         0.120    -0.491    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X31Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[0]/Q
                         net (fo=5, routed)           0.137    -0.347    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[0]
    SLICE_X30Y65         LUT6 (Prop_lut6_I2_O)        0.045    -0.302 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[3]_i_1_n_0
    SLICE_X30Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.823    -0.866    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X30Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[3]/C
                         clock pessimism              0.255    -0.611    
    SLICE_X30Y65         FDRE (Hold_fdre_C_D)         0.121    -0.490    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    u_clk/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y0      u_clk/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk40MHz_clk_wiz_0
  To Clock:  clk40MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.091ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.091ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.783ns  (logic 8.797ns (36.989%)  route 14.986ns (63.011%))
  Logic Levels:           26  (CARRY4=10 LUT2=2 LUT3=2 LUT4=4 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 23.445 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.564    -0.948    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X41Y40         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep__1/Q
                         net (fo=108, routed)         1.364     0.873    u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep__1_1
    SLICE_X34Y26         LUT2 (Prop_lut2_I0_O)        0.148     1.021 r  u_top_vga/u_vga_timing/vga_out\\.vcount[6]_i_2/O
                         net (fo=8, routed)           1.042     2.063    u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep__1_0
    SLICE_X29Y16         LUT6 (Prop_lut6_I2_O)        0.328     2.391 f  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2721/O
                         net (fo=54, routed)          1.118     3.509    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_3353_0[3]
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.152     3.661 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_3963/O
                         net (fo=2, routed)           0.681     4.342    u_top_vga/u_vga_timing/vga_out\\.rgb_reg[11]_i_2674_3
    SLICE_X32Y10         LUT6 (Prop_lut6_I3_O)        0.326     4.668 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3312/O
                         net (fo=1, routed)           0.000     4.668    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2092_0[2]
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.066 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_2674/CO[3]
                         net (fo=1, routed)           0.000     5.066    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_2674_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.288 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3380/O[0]
                         net (fo=2, routed)           0.985     6.274    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3380_n_7
    SLICE_X32Y16         LUT3 (Prop_lut3_I2_O)        0.325     6.599 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2769/O
                         net (fo=2, routed)           0.484     7.082    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2769_n_0
    SLICE_X32Y16         LUT4 (Prop_lut4_I3_O)        0.326     7.408 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2773/O
                         net (fo=1, routed)           0.000     7.408    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2773_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.988 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_2131/O[2]
                         net (fo=2, routed)           1.042     9.031    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_2131_n_5
    SLICE_X28Y12         LUT2 (Prop_lut2_I0_O)        0.331     9.362 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1642/O
                         net (fo=2, routed)           0.648    10.010    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1642_n_0
    SLICE_X28Y12         LUT4 (Prop_lut4_I3_O)        0.327    10.337 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1646/O
                         net (fo=1, routed)           0.000    10.337    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1646_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.738 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1142/CO[3]
                         net (fo=1, routed)           0.000    10.738    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1142_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.072 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1138/O[1]
                         net (fo=1, routed)           0.815    11.887    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1138_n_6
    SLICE_X15Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.943    12.830 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_650/O[3]
                         net (fo=2, routed)           0.859    13.689    u_top_vga/u_draw_bg/PCIN__2[19]
    SLICE_X12Y13         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.586    14.275 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_649/CO[3]
                         net (fo=1, routed)           0.000    14.275    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_649_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.598 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1128/O[1]
                         net (fo=4, routed)           0.957    15.554    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1128_n_6
    SLICE_X12Y10         LUT3 (Prop_lut3_I1_O)        0.335    15.889 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_762/O
                         net (fo=2, routed)           0.708    16.597    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_762_n_0
    SLICE_X12Y10         LUT4 (Prop_lut4_I3_O)        0.331    16.928 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_766/O
                         net (fo=1, routed)           0.000    16.928    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_766_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.304 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_302/CO[3]
                         net (fo=1, routed)           0.000    17.304    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_302_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.627 f  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_744/O[1]
                         net (fo=1, routed)           0.726    18.353    u_top_vga/u_draw_bg/rgb_nxt426_out[25]
    SLICE_X13Y7          LUT4 (Prop_lut4_I3_O)        0.306    18.659 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_298/O
                         net (fo=1, routed)           0.575    19.234    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_298_n_0
    SLICE_X13Y7          LUT6 (Prop_lut6_I2_O)        0.124    19.358 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_111/O
                         net (fo=1, routed)           0.264    19.623    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_111_n_0
    SLICE_X13Y7          LUT6 (Prop_lut6_I4_O)        0.124    19.747 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_41/O
                         net (fo=1, routed)           1.714    21.460    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_41_n_0
    SLICE_X28Y34         LUT6 (Prop_lut6_I4_O)        0.124    21.584 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_13/O
                         net (fo=2, routed)           0.582    22.166    u_top_vga/u_vga_timing/vga_out\\.rgb_reg[7]_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I3_O)        0.124    22.290 f  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3/O
                         net (fo=1, routed)           0.421    22.711    u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3_n_0
    SLICE_X30Y35         LUT6 (Prop_lut6_I1_O)        0.124    22.835 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    22.835    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_0
    SLICE_X30Y35         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.440    23.445    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X30Y35         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]/C
                         clock pessimism              0.492    23.936    
                         clock uncertainty           -0.087    23.849    
    SLICE_X30Y35         FDRE (Setup_fdre_C_D)        0.077    23.926    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         23.926    
                         arrival time                         -22.835    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.245ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.664ns  (logic 8.899ns (37.606%)  route 14.765ns (62.394%))
  Logic Levels:           27  (CARRY4=11 LUT3=3 LUT4=6 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 23.447 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.557    -0.955    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X30Y33         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[6]/Q
                         net (fo=183, routed)         1.754     1.317    u_top_vga/u_vga_timing/vga_out\\.vcount[6]
    SLICE_X40Y18         LUT6 (Prop_lut6_I0_O)        0.124     1.441 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2983/O
                         net (fo=6, routed)           0.617     2.058    u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2983_n_0
    SLICE_X40Y17         LUT5 (Prop_lut5_I3_O)        0.150     2.208 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2282/O
                         net (fo=172, routed)         0.752     2.961    u_top_vga/u_vga_timing/rgb_nxt6[5]
    SLICE_X41Y16         LUT4 (Prop_lut4_I3_O)        0.320     3.281 f  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2982/O
                         net (fo=9, routed)           1.233     4.513    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_2331_0
    SLICE_X43Y11         LUT5 (Prop_lut5_I0_O)        0.326     4.839 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_3590/O
                         net (fo=1, routed)           0.655     5.494    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_3590_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.879 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3031/CO[3]
                         net (fo=1, routed)           0.000     5.879    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3031_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.101 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3028/O[0]
                         net (fo=2, routed)           0.868     6.969    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3028_n_7
    SLICE_X38Y14         LUT3 (Prop_lut3_I1_O)        0.323     7.292 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2339/O
                         net (fo=2, routed)           0.490     7.782    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2339_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I3_O)        0.328     8.110 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2343/O
                         net (fo=1, routed)           0.000     8.110    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2343_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.688 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1892/O[2]
                         net (fo=2, routed)           0.602     9.290    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1892_n_5
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.330     9.620 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1404/O
                         net (fo=2, routed)           0.690    10.310    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1404_n_0
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.327    10.637 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1408/O
                         net (fo=1, routed)           0.000    10.637    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1408_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.038 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_968/CO[3]
                         net (fo=1, routed)           0.000    11.038    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_968_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.372 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1402/O[1]
                         net (fo=1, routed)           0.440    11.812    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1402_n_6
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    12.648 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_963/CO[3]
                         net (fo=1, routed)           0.000    12.648    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_963_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.867 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1379/O[0]
                         net (fo=2, routed)           0.627    13.494    u_top_vga/u_draw_bg/PCIN_0[24]
    SLICE_X47Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.556    14.050 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_956/CO[3]
                         net (fo=1, routed)           0.000    14.050    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_956_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.384 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_961/O[1]
                         net (fo=4, routed)           1.052    15.436    u_top_vga/u_draw_bg/p_1_in[26]
    SLICE_X52Y14         LUT3 (Prop_lut3_I1_O)        0.332    15.768 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_450/O
                         net (fo=2, routed)           0.708    16.476    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_450_n_0
    SLICE_X52Y14         LUT4 (Prop_lut4_I3_O)        0.331    16.807 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_454/O
                         net (fo=1, routed)           0.000    16.807    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_454_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.183 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_179/CO[3]
                         net (fo=1, routed)           0.000    17.183    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_179_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.506 f  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_441/O[1]
                         net (fo=1, routed)           0.599    18.104    u_top_vga/u_draw_bg/rgb_nxt42_out[29]
    SLICE_X55Y13         LUT4 (Prop_lut4_I3_O)        0.306    18.410 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_177/O
                         net (fo=1, routed)           0.593    19.003    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_177_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I2_O)        0.124    19.127 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_75/O
                         net (fo=1, routed)           0.520    19.648    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_75_n_0
    SLICE_X50Y11         LUT6 (Prop_lut6_I4_O)        0.124    19.772 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_34/O
                         net (fo=1, routed)           1.168    20.939    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_34_n_0
    SLICE_X48Y35         LUT4 (Prop_lut4_I1_O)        0.124    21.063 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_12/O
                         net (fo=2, routed)           1.239    22.302    u_top_vga/u_vga_timing/vga_out\\.rgb_reg[7]
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    22.426 r  u_top_vga/u_vga_timing/vga_out\\.rgb[7]_i_5/O
                         net (fo=1, routed)           0.159    22.585    u_top_vga/u_vga_timing/vga_out\\.rgb[7]_i_5_n_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I3_O)        0.124    22.709 r  u_top_vga/u_vga_timing/vga_out\\.rgb[7]_i_1/O
                         net (fo=1, routed)           0.000    22.709    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]_0
    SLICE_X28Y35         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.442    23.447    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X28Y35         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]/C
                         clock pessimism              0.564    24.010    
                         clock uncertainty           -0.087    23.923    
    SLICE_X28Y35         FDRE (Setup_fdre_C_D)        0.031    23.954    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         23.954    
                         arrival time                         -22.709    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             4.765ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.192ns  (logic 10.006ns (49.554%)  route 10.186ns (50.446%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 23.523 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.635    -0.877    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X5Y44          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[7]/Q
                         net (fo=29, routed)          1.755     1.334    u_top_vga/u_draw_player_ctl/rgb_nxt4__0[7]
    SLICE_X11Y48         LUT4 (Prop_lut4_I1_O)        0.124     1.458 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_12__0/O
                         net (fo=1, routed)           0.000     1.458    u_top_vga/u_draw_player_ctl/rgb_nxt4_i_12__0_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.990 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.990    u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.324 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_1/O[1]
                         net (fo=48, routed)          1.258     3.582    u_top_vga/u_draw_player/rgb_nxt4__0_0[1]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.215     7.797 r  u_top_vga/u_draw_player/rgb_nxt4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.799    u_top_vga/u_draw_player/rgb_nxt4__0_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     9.317 r  u_top_vga/u_draw_player/rgb_nxt4__1/P[3]
                         net (fo=2, routed)           1.159    10.476    u_top_vga/u_draw_player/rgb_nxt4__1_n_102
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124    10.600 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_393/O
                         net (fo=1, routed)           0.000    10.600    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_393_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.147 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_342/O[2]
                         net (fo=2, routed)           1.201    12.349    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_342_n_5
    SLICE_X12Y56         LUT3 (Prop_lut3_I0_O)        0.331    12.680 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_254__0/O
                         net (fo=2, routed)           0.822    13.502    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_254__0_n_0
    SLICE_X12Y56         LUT4 (Prop_lut4_I3_O)        0.331    13.833 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_258__0/O
                         net (fo=1, routed)           0.000    13.833    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_258__0_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.209 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_116/CO[3]
                         net (fo=1, routed)           0.000    14.209    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_116_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.524 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_264__0/O[3]
                         net (fo=1, routed)           0.797    15.321    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_264__0_n_4
    SLICE_X13Y58         LUT4 (Prop_lut4_I0_O)        0.307    15.628 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_124__0/O
                         net (fo=1, routed)           0.151    15.779    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_124__0_n_0
    SLICE_X13Y58         LUT5 (Prop_lut5_I4_O)        0.124    15.903 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_38__0/O
                         net (fo=1, routed)           0.433    16.336    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_38__0_n_0
    SLICE_X13Y58         LUT6 (Prop_lut6_I5_O)        0.124    16.460 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_12__1/O
                         net (fo=1, routed)           1.033    17.493    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_12__1_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I1_O)        0.124    17.617 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_5__1/O
                         net (fo=12, routed)          1.575    19.192    u_top_vga/u_draw_rect/rgb_nxt1
    SLICE_X2Y42          LUT6 (Prop_lut6_I3_O)        0.124    19.316 r  u_top_vga/u_draw_rect/vga_out\\.rgb[2]_i_1__0/O
                         net (fo=1, routed)           0.000    19.316    u_top_vga/u_draw_player/D[2]
    SLICE_X2Y42          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.518    23.523    u_top_vga/u_draw_player/clk40MHz
    SLICE_X2Y42          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[2]/C
                         clock pessimism              0.564    24.086    
                         clock uncertainty           -0.087    23.999    
    SLICE_X2Y42          FDRE (Setup_fdre_C_D)        0.081    24.080    u_top_vga/u_draw_player/vga_out\\.rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         24.080    
                         arrival time                         -19.316    
  -------------------------------------------------------------------
                         slack                                  4.765    

Slack (MET) :             4.772ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.181ns  (logic 10.006ns (49.581%)  route 10.175ns (50.419%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 23.523 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.635    -0.877    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X5Y44          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[7]/Q
                         net (fo=29, routed)          1.755     1.334    u_top_vga/u_draw_player_ctl/rgb_nxt4__0[7]
    SLICE_X11Y48         LUT4 (Prop_lut4_I1_O)        0.124     1.458 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_12__0/O
                         net (fo=1, routed)           0.000     1.458    u_top_vga/u_draw_player_ctl/rgb_nxt4_i_12__0_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.990 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.990    u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.324 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_1/O[1]
                         net (fo=48, routed)          1.258     3.582    u_top_vga/u_draw_player/rgb_nxt4__0_0[1]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.215     7.797 r  u_top_vga/u_draw_player/rgb_nxt4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.799    u_top_vga/u_draw_player/rgb_nxt4__0_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     9.317 r  u_top_vga/u_draw_player/rgb_nxt4__1/P[3]
                         net (fo=2, routed)           1.159    10.476    u_top_vga/u_draw_player/rgb_nxt4__1_n_102
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124    10.600 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_393/O
                         net (fo=1, routed)           0.000    10.600    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_393_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.147 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_342/O[2]
                         net (fo=2, routed)           1.201    12.349    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_342_n_5
    SLICE_X12Y56         LUT3 (Prop_lut3_I0_O)        0.331    12.680 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_254__0/O
                         net (fo=2, routed)           0.822    13.502    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_254__0_n_0
    SLICE_X12Y56         LUT4 (Prop_lut4_I3_O)        0.331    13.833 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_258__0/O
                         net (fo=1, routed)           0.000    13.833    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_258__0_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.209 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_116/CO[3]
                         net (fo=1, routed)           0.000    14.209    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_116_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.524 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_264__0/O[3]
                         net (fo=1, routed)           0.797    15.321    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_264__0_n_4
    SLICE_X13Y58         LUT4 (Prop_lut4_I0_O)        0.307    15.628 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_124__0/O
                         net (fo=1, routed)           0.151    15.779    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_124__0_n_0
    SLICE_X13Y58         LUT5 (Prop_lut5_I4_O)        0.124    15.903 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_38__0/O
                         net (fo=1, routed)           0.433    16.336    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_38__0_n_0
    SLICE_X13Y58         LUT6 (Prop_lut6_I5_O)        0.124    16.460 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_12__1/O
                         net (fo=1, routed)           1.033    17.493    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_12__1_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I1_O)        0.124    17.617 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_5__1/O
                         net (fo=12, routed)          1.564    19.181    u_top_vga/u_draw_rect/rgb_nxt1
    SLICE_X2Y42          LUT6 (Prop_lut6_I3_O)        0.124    19.305 r  u_top_vga/u_draw_rect/vga_out\\.rgb[11]_i_1__2/O
                         net (fo=1, routed)           0.000    19.305    u_top_vga/u_draw_player/D[11]
    SLICE_X2Y42          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.518    23.523    u_top_vga/u_draw_player/clk40MHz
    SLICE_X2Y42          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]/C
                         clock pessimism              0.564    24.086    
                         clock uncertainty           -0.087    23.999    
    SLICE_X2Y42          FDRE (Setup_fdre_C_D)        0.077    24.076    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         24.076    
                         arrival time                         -19.305    
  -------------------------------------------------------------------
                         slack                                  4.772    

Slack (MET) :             4.834ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.121ns  (logic 10.006ns (49.729%)  route 10.115ns (50.271%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 23.523 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.635    -0.877    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X5Y44          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[7]/Q
                         net (fo=29, routed)          1.755     1.334    u_top_vga/u_draw_player_ctl/rgb_nxt4__0[7]
    SLICE_X11Y48         LUT4 (Prop_lut4_I1_O)        0.124     1.458 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_12__0/O
                         net (fo=1, routed)           0.000     1.458    u_top_vga/u_draw_player_ctl/rgb_nxt4_i_12__0_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.990 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.990    u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.324 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_1/O[1]
                         net (fo=48, routed)          1.258     3.582    u_top_vga/u_draw_player/rgb_nxt4__0_0[1]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.215     7.797 r  u_top_vga/u_draw_player/rgb_nxt4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.799    u_top_vga/u_draw_player/rgb_nxt4__0_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     9.317 r  u_top_vga/u_draw_player/rgb_nxt4__1/P[3]
                         net (fo=2, routed)           1.159    10.476    u_top_vga/u_draw_player/rgb_nxt4__1_n_102
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124    10.600 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_393/O
                         net (fo=1, routed)           0.000    10.600    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_393_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.147 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_342/O[2]
                         net (fo=2, routed)           1.201    12.349    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_342_n_5
    SLICE_X12Y56         LUT3 (Prop_lut3_I0_O)        0.331    12.680 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_254__0/O
                         net (fo=2, routed)           0.822    13.502    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_254__0_n_0
    SLICE_X12Y56         LUT4 (Prop_lut4_I3_O)        0.331    13.833 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_258__0/O
                         net (fo=1, routed)           0.000    13.833    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_258__0_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.209 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_116/CO[3]
                         net (fo=1, routed)           0.000    14.209    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_116_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.524 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_264__0/O[3]
                         net (fo=1, routed)           0.797    15.321    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_264__0_n_4
    SLICE_X13Y58         LUT4 (Prop_lut4_I0_O)        0.307    15.628 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_124__0/O
                         net (fo=1, routed)           0.151    15.779    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_124__0_n_0
    SLICE_X13Y58         LUT5 (Prop_lut5_I4_O)        0.124    15.903 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_38__0/O
                         net (fo=1, routed)           0.433    16.336    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_38__0_n_0
    SLICE_X13Y58         LUT6 (Prop_lut6_I5_O)        0.124    16.460 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_12__1/O
                         net (fo=1, routed)           1.033    17.493    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_12__1_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I1_O)        0.124    17.617 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_5__1/O
                         net (fo=12, routed)          1.503    19.120    u_top_vga/u_draw_rect/rgb_nxt1
    SLICE_X2Y42          LUT6 (Prop_lut6_I3_O)        0.124    19.244 r  u_top_vga/u_draw_rect/vga_out\\.rgb[3]_i_1__2/O
                         net (fo=1, routed)           0.000    19.244    u_top_vga/u_draw_player/D[3]
    SLICE_X2Y42          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.518    23.523    u_top_vga/u_draw_player/clk40MHz
    SLICE_X2Y42          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[3]/C
                         clock pessimism              0.564    24.086    
                         clock uncertainty           -0.087    23.999    
    SLICE_X2Y42          FDRE (Setup_fdre_C_D)        0.079    24.078    u_top_vga/u_draw_player/vga_out\\.rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         24.078    
                         arrival time                         -19.244    
  -------------------------------------------------------------------
                         slack                                  4.834    

Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.070ns  (logic 10.006ns (49.855%)  route 10.064ns (50.145%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 23.523 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.635    -0.877    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X5Y44          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[7]/Q
                         net (fo=29, routed)          1.755     1.334    u_top_vga/u_draw_player_ctl/rgb_nxt4__0[7]
    SLICE_X11Y48         LUT4 (Prop_lut4_I1_O)        0.124     1.458 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_12__0/O
                         net (fo=1, routed)           0.000     1.458    u_top_vga/u_draw_player_ctl/rgb_nxt4_i_12__0_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.990 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.990    u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.324 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_1/O[1]
                         net (fo=48, routed)          1.258     3.582    u_top_vga/u_draw_player/rgb_nxt4__0_0[1]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.215     7.797 r  u_top_vga/u_draw_player/rgb_nxt4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.799    u_top_vga/u_draw_player/rgb_nxt4__0_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     9.317 r  u_top_vga/u_draw_player/rgb_nxt4__1/P[3]
                         net (fo=2, routed)           1.159    10.476    u_top_vga/u_draw_player/rgb_nxt4__1_n_102
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124    10.600 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_393/O
                         net (fo=1, routed)           0.000    10.600    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_393_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.147 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_342/O[2]
                         net (fo=2, routed)           1.201    12.349    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_342_n_5
    SLICE_X12Y56         LUT3 (Prop_lut3_I0_O)        0.331    12.680 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_254__0/O
                         net (fo=2, routed)           0.822    13.502    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_254__0_n_0
    SLICE_X12Y56         LUT4 (Prop_lut4_I3_O)        0.331    13.833 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_258__0/O
                         net (fo=1, routed)           0.000    13.833    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_258__0_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.209 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_116/CO[3]
                         net (fo=1, routed)           0.000    14.209    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_116_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.524 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_264__0/O[3]
                         net (fo=1, routed)           0.797    15.321    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_264__0_n_4
    SLICE_X13Y58         LUT4 (Prop_lut4_I0_O)        0.307    15.628 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_124__0/O
                         net (fo=1, routed)           0.151    15.779    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_124__0_n_0
    SLICE_X13Y58         LUT5 (Prop_lut5_I4_O)        0.124    15.903 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_38__0/O
                         net (fo=1, routed)           0.433    16.336    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_38__0_n_0
    SLICE_X13Y58         LUT6 (Prop_lut6_I5_O)        0.124    16.460 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_12__1/O
                         net (fo=1, routed)           1.033    17.493    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_12__1_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I1_O)        0.124    17.617 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_5__1/O
                         net (fo=12, routed)          1.452    19.069    u_top_vga/u_draw_rect/rgb_nxt1
    SLICE_X2Y42          LUT6 (Prop_lut6_I3_O)        0.124    19.193 r  u_top_vga/u_draw_rect/vga_out\\.rgb[9]_i_1__0/O
                         net (fo=1, routed)           0.000    19.193    u_top_vga/u_draw_player/D[9]
    SLICE_X2Y42          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.518    23.523    u_top_vga/u_draw_player/clk40MHz
    SLICE_X2Y42          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[9]/C
                         clock pessimism              0.564    24.086    
                         clock uncertainty           -0.087    23.999    
    SLICE_X2Y42          FDRE (Setup_fdre_C_D)        0.079    24.078    u_top_vga/u_draw_player/vga_out\\.rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         24.078    
                         arrival time                         -19.193    
  -------------------------------------------------------------------
                         slack                                  4.885    

Slack (MET) :             4.995ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.924ns  (logic 10.006ns (50.222%)  route 9.918ns (49.778%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 23.522 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.635    -0.877    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X5Y44          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[7]/Q
                         net (fo=29, routed)          1.755     1.334    u_top_vga/u_draw_player_ctl/rgb_nxt4__0[7]
    SLICE_X11Y48         LUT4 (Prop_lut4_I1_O)        0.124     1.458 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_12__0/O
                         net (fo=1, routed)           0.000     1.458    u_top_vga/u_draw_player_ctl/rgb_nxt4_i_12__0_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.990 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.990    u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.324 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_1/O[1]
                         net (fo=48, routed)          1.258     3.582    u_top_vga/u_draw_player/rgb_nxt4__0_0[1]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.215     7.797 r  u_top_vga/u_draw_player/rgb_nxt4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.799    u_top_vga/u_draw_player/rgb_nxt4__0_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     9.317 r  u_top_vga/u_draw_player/rgb_nxt4__1/P[3]
                         net (fo=2, routed)           1.159    10.476    u_top_vga/u_draw_player/rgb_nxt4__1_n_102
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124    10.600 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_393/O
                         net (fo=1, routed)           0.000    10.600    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_393_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.147 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_342/O[2]
                         net (fo=2, routed)           1.201    12.349    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_342_n_5
    SLICE_X12Y56         LUT3 (Prop_lut3_I0_O)        0.331    12.680 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_254__0/O
                         net (fo=2, routed)           0.822    13.502    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_254__0_n_0
    SLICE_X12Y56         LUT4 (Prop_lut4_I3_O)        0.331    13.833 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_258__0/O
                         net (fo=1, routed)           0.000    13.833    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_258__0_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.209 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_116/CO[3]
                         net (fo=1, routed)           0.000    14.209    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_116_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.524 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_264__0/O[3]
                         net (fo=1, routed)           0.797    15.321    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_264__0_n_4
    SLICE_X13Y58         LUT4 (Prop_lut4_I0_O)        0.307    15.628 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_124__0/O
                         net (fo=1, routed)           0.151    15.779    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_124__0_n_0
    SLICE_X13Y58         LUT5 (Prop_lut5_I4_O)        0.124    15.903 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_38__0/O
                         net (fo=1, routed)           0.433    16.336    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_38__0_n_0
    SLICE_X13Y58         LUT6 (Prop_lut6_I5_O)        0.124    16.460 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_12__1/O
                         net (fo=1, routed)           1.033    17.493    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_12__1_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I1_O)        0.124    17.617 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_5__1/O
                         net (fo=12, routed)          1.306    18.923    u_top_vga/u_draw_rect/rgb_nxt1
    SLICE_X4Y43          LUT6 (Prop_lut6_I3_O)        0.124    19.047 r  u_top_vga/u_draw_rect/vga_out\\.rgb[7]_i_1__2/O
                         net (fo=1, routed)           0.000    19.047    u_top_vga/u_draw_player/D[7]
    SLICE_X4Y43          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.517    23.522    u_top_vga/u_draw_player/clk40MHz
    SLICE_X4Y43          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[7]/C
                         clock pessimism              0.577    24.098    
                         clock uncertainty           -0.087    24.011    
    SLICE_X4Y43          FDRE (Setup_fdre_C_D)        0.031    24.042    u_top_vga/u_draw_player/vga_out\\.rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         24.042    
                         arrival time                         -19.047    
  -------------------------------------------------------------------
                         slack                                  4.995    

Slack (MET) :             5.008ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.910ns  (logic 10.006ns (50.255%)  route 9.904ns (49.745%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 23.521 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.635    -0.877    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X5Y44          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[7]/Q
                         net (fo=29, routed)          1.755     1.334    u_top_vga/u_draw_player_ctl/rgb_nxt4__0[7]
    SLICE_X11Y48         LUT4 (Prop_lut4_I1_O)        0.124     1.458 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_12__0/O
                         net (fo=1, routed)           0.000     1.458    u_top_vga/u_draw_player_ctl/rgb_nxt4_i_12__0_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.990 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.990    u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.324 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_1/O[1]
                         net (fo=48, routed)          1.258     3.582    u_top_vga/u_draw_player/rgb_nxt4__0_0[1]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.215     7.797 r  u_top_vga/u_draw_player/rgb_nxt4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.799    u_top_vga/u_draw_player/rgb_nxt4__0_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     9.317 r  u_top_vga/u_draw_player/rgb_nxt4__1/P[3]
                         net (fo=2, routed)           1.159    10.476    u_top_vga/u_draw_player/rgb_nxt4__1_n_102
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124    10.600 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_393/O
                         net (fo=1, routed)           0.000    10.600    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_393_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.147 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_342/O[2]
                         net (fo=2, routed)           1.201    12.349    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_342_n_5
    SLICE_X12Y56         LUT3 (Prop_lut3_I0_O)        0.331    12.680 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_254__0/O
                         net (fo=2, routed)           0.822    13.502    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_254__0_n_0
    SLICE_X12Y56         LUT4 (Prop_lut4_I3_O)        0.331    13.833 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_258__0/O
                         net (fo=1, routed)           0.000    13.833    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_258__0_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.209 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_116/CO[3]
                         net (fo=1, routed)           0.000    14.209    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_116_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.524 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_264__0/O[3]
                         net (fo=1, routed)           0.797    15.321    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_264__0_n_4
    SLICE_X13Y58         LUT4 (Prop_lut4_I0_O)        0.307    15.628 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_124__0/O
                         net (fo=1, routed)           0.151    15.779    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_124__0_n_0
    SLICE_X13Y58         LUT5 (Prop_lut5_I4_O)        0.124    15.903 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_38__0/O
                         net (fo=1, routed)           0.433    16.336    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_38__0_n_0
    SLICE_X13Y58         LUT6 (Prop_lut6_I5_O)        0.124    16.460 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_12__1/O
                         net (fo=1, routed)           1.033    17.493    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_12__1_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I1_O)        0.124    17.617 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_5__1/O
                         net (fo=12, routed)          1.293    18.910    u_top_vga/u_draw_rect/rgb_nxt1
    SLICE_X5Y42          LUT6 (Prop_lut6_I3_O)        0.124    19.034 r  u_top_vga/u_draw_rect/vga_out\\.rgb[8]_i_1__0/O
                         net (fo=1, routed)           0.000    19.034    u_top_vga/u_draw_player/D[8]
    SLICE_X5Y42          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.516    23.521    u_top_vga/u_draw_player/clk40MHz
    SLICE_X5Y42          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[8]/C
                         clock pessimism              0.577    24.097    
                         clock uncertainty           -0.087    24.010    
    SLICE_X5Y42          FDRE (Setup_fdre_C_D)        0.032    24.042    u_top_vga/u_draw_player/vga_out\\.rgb_reg[8]
  -------------------------------------------------------------------
                         required time                         24.042    
                         arrival time                         -19.034    
  -------------------------------------------------------------------
                         slack                                  5.008    

Slack (MET) :             5.039ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.878ns  (logic 10.006ns (50.336%)  route 9.872ns (49.664%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 23.521 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.635    -0.877    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X5Y44          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[7]/Q
                         net (fo=29, routed)          1.755     1.334    u_top_vga/u_draw_player_ctl/rgb_nxt4__0[7]
    SLICE_X11Y48         LUT4 (Prop_lut4_I1_O)        0.124     1.458 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_12__0/O
                         net (fo=1, routed)           0.000     1.458    u_top_vga/u_draw_player_ctl/rgb_nxt4_i_12__0_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.990 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.990    u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.324 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_1/O[1]
                         net (fo=48, routed)          1.258     3.582    u_top_vga/u_draw_player/rgb_nxt4__0_0[1]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.215     7.797 r  u_top_vga/u_draw_player/rgb_nxt4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.799    u_top_vga/u_draw_player/rgb_nxt4__0_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     9.317 r  u_top_vga/u_draw_player/rgb_nxt4__1/P[3]
                         net (fo=2, routed)           1.159    10.476    u_top_vga/u_draw_player/rgb_nxt4__1_n_102
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124    10.600 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_393/O
                         net (fo=1, routed)           0.000    10.600    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_393_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.147 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_342/O[2]
                         net (fo=2, routed)           1.201    12.349    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_342_n_5
    SLICE_X12Y56         LUT3 (Prop_lut3_I0_O)        0.331    12.680 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_254__0/O
                         net (fo=2, routed)           0.822    13.502    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_254__0_n_0
    SLICE_X12Y56         LUT4 (Prop_lut4_I3_O)        0.331    13.833 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_258__0/O
                         net (fo=1, routed)           0.000    13.833    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_258__0_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.209 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_116/CO[3]
                         net (fo=1, routed)           0.000    14.209    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_116_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.524 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_264__0/O[3]
                         net (fo=1, routed)           0.797    15.321    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_264__0_n_4
    SLICE_X13Y58         LUT4 (Prop_lut4_I0_O)        0.307    15.628 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_124__0/O
                         net (fo=1, routed)           0.151    15.779    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_124__0_n_0
    SLICE_X13Y58         LUT5 (Prop_lut5_I4_O)        0.124    15.903 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_38__0/O
                         net (fo=1, routed)           0.433    16.336    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_38__0_n_0
    SLICE_X13Y58         LUT6 (Prop_lut6_I5_O)        0.124    16.460 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_12__1/O
                         net (fo=1, routed)           1.033    17.493    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_12__1_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I1_O)        0.124    17.617 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_5__1/O
                         net (fo=12, routed)          1.261    18.878    u_top_vga/u_draw_rect/rgb_nxt1
    SLICE_X4Y42          LUT6 (Prop_lut6_I3_O)        0.124    19.002 r  u_top_vga/u_draw_rect/vga_out\\.rgb[4]_i_1__0/O
                         net (fo=1, routed)           0.000    19.002    u_top_vga/u_draw_player/D[4]
    SLICE_X4Y42          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.516    23.521    u_top_vga/u_draw_player/clk40MHz
    SLICE_X4Y42          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[4]/C
                         clock pessimism              0.577    24.097    
                         clock uncertainty           -0.087    24.010    
    SLICE_X4Y42          FDRE (Setup_fdre_C_D)        0.031    24.041    u_top_vga/u_draw_player/vga_out\\.rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         24.041    
                         arrival time                         -19.002    
  -------------------------------------------------------------------
                         slack                                  5.039    

Slack (MET) :             5.040ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.879ns  (logic 10.006ns (50.336%)  route 9.873ns (49.664%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 23.522 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.635    -0.877    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X5Y44          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[7]/Q
                         net (fo=29, routed)          1.755     1.334    u_top_vga/u_draw_player_ctl/rgb_nxt4__0[7]
    SLICE_X11Y48         LUT4 (Prop_lut4_I1_O)        0.124     1.458 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_12__0/O
                         net (fo=1, routed)           0.000     1.458    u_top_vga/u_draw_player_ctl/rgb_nxt4_i_12__0_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.990 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.990    u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.324 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_1/O[1]
                         net (fo=48, routed)          1.258     3.582    u_top_vga/u_draw_player/rgb_nxt4__0_0[1]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.215     7.797 r  u_top_vga/u_draw_player/rgb_nxt4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.799    u_top_vga/u_draw_player/rgb_nxt4__0_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     9.317 r  u_top_vga/u_draw_player/rgb_nxt4__1/P[3]
                         net (fo=2, routed)           1.159    10.476    u_top_vga/u_draw_player/rgb_nxt4__1_n_102
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.124    10.600 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_393/O
                         net (fo=1, routed)           0.000    10.600    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_393_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.147 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_342/O[2]
                         net (fo=2, routed)           1.201    12.349    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_342_n_5
    SLICE_X12Y56         LUT3 (Prop_lut3_I0_O)        0.331    12.680 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_254__0/O
                         net (fo=2, routed)           0.822    13.502    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_254__0_n_0
    SLICE_X12Y56         LUT4 (Prop_lut4_I3_O)        0.331    13.833 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_258__0/O
                         net (fo=1, routed)           0.000    13.833    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_258__0_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.209 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_116/CO[3]
                         net (fo=1, routed)           0.000    14.209    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_116_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.524 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_264__0/O[3]
                         net (fo=1, routed)           0.797    15.321    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_264__0_n_4
    SLICE_X13Y58         LUT4 (Prop_lut4_I0_O)        0.307    15.628 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_124__0/O
                         net (fo=1, routed)           0.151    15.779    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_124__0_n_0
    SLICE_X13Y58         LUT5 (Prop_lut5_I4_O)        0.124    15.903 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_38__0/O
                         net (fo=1, routed)           0.433    16.336    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_38__0_n_0
    SLICE_X13Y58         LUT6 (Prop_lut6_I5_O)        0.124    16.460 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_12__1/O
                         net (fo=1, routed)           1.033    17.493    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_12__1_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I1_O)        0.124    17.617 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_5__1/O
                         net (fo=12, routed)          1.261    18.878    u_top_vga/u_draw_rect/rgb_nxt1
    SLICE_X4Y43          LUT6 (Prop_lut6_I3_O)        0.124    19.002 r  u_top_vga/u_draw_rect/vga_out\\.rgb[1]_i_1__0/O
                         net (fo=1, routed)           0.000    19.002    u_top_vga/u_draw_player/D[1]
    SLICE_X4Y43          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.517    23.522    u_top_vga/u_draw_player/clk40MHz
    SLICE_X4Y43          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[1]/C
                         clock pessimism              0.577    24.098    
                         clock uncertainty           -0.087    24.011    
    SLICE_X4Y43          FDRE (Setup_fdre_C_D)        0.031    24.042    u_top_vga/u_draw_player/vga_out\\.rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         24.042    
                         arrival time                         -19.002    
  -------------------------------------------------------------------
                         slack                                  5.040    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.141%)  route 0.277ns (59.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.565    -0.616    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y50         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.475 f  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.277    -0.198    u_top_vga/u_draw_player_ctl/state__0[0]
    SLICE_X15Y49         LUT5 (Prop_lut5_I4_O)        0.045    -0.153 r  u_top_vga/u_draw_player_ctl/xpos_player[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    u_top_vga/u_draw_player_ctl/xpos_nxt[10]
    SLICE_X15Y49         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.837    -0.853    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y49         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[10]/C
                         clock pessimism              0.508    -0.344    
    SLICE_X15Y49         FDRE (Hold_fdre_C_D)         0.092    -0.252    u_top_vga/u_draw_player_ctl/xpos_player_reg[10]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.828%)  route 0.333ns (64.172%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.565    -0.616    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y50         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.475 f  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.333    -0.142    u_top_vga/u_draw_player_ctl/state__0[0]
    SLICE_X13Y47         LUT5 (Prop_lut5_I4_O)        0.045    -0.097 r  u_top_vga/u_draw_player_ctl/xpos_player[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.097    u_top_vga/u_draw_player_ctl/xpos_nxt[8]
    SLICE_X13Y47         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.837    -0.853    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X13Y47         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[8]/C
                         clock pessimism              0.508    -0.344    
    SLICE_X13Y47         FDRE (Hold_fdre_C_D)         0.092    -0.252    u_top_vga/u_draw_player_ctl/xpos_player_reg[8]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_clk/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.871 r  u_clk/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.815    u_clk/inst/seq_reg2[0]
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.060    -0.975    u_clk/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.975    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/vga_out\\.vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.566    -0.615    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X14Y45         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[6]/Q
                         net (fo=2, routed)           0.056    -0.395    u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[10]_0[6]
    SLICE_X14Y45         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.836    -0.854    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X14Y45         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[6]/C
                         clock pessimism              0.238    -0.615    
    SLICE_X14Y45         FDRE (Hold_fdre_C_D)         0.060    -0.555    u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/vga_out\\.vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.566    -0.615    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X14Y45         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[7]/Q
                         net (fo=2, routed)           0.056    -0.395    u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[10]_0[7]
    SLICE_X14Y45         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.836    -0.854    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X14Y45         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[7]/C
                         clock pessimism              0.238    -0.615    
    SLICE_X14Y45         FDRE (Hold_fdre_C_D)         0.053    -0.562    u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.rgb_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.593    -0.588    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X5Y43          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[10]/Q
                         net (fo=1, routed)           0.097    -0.351    u_top_vga/u_draw_rect/vga_rect\\.rgb[10]
    SLICE_X4Y43          LUT6 (Prop_lut6_I4_O)        0.045    -0.306 r  u_top_vga/u_draw_rect/vga_out\\.rgb[10]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.306    u_top_vga/u_draw_player/D[10]
    SLICE_X4Y43          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.864    -0.826    u_top_vga/u_draw_player/clk40MHz
    SLICE_X4Y43          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[10]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X4Y43          FDRE (Hold_fdre_C_D)         0.091    -0.484    u_top_vga/u_draw_player/vga_out\\.rgb_reg[10]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/vga_out\\.hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.007%)  route 0.075ns (36.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.566    -0.615    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X15Y45         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDRE (Prop_fdre_C_Q)         0.128    -0.487 r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[8]/Q
                         net (fo=2, routed)           0.075    -0.412    u_top_vga/u_draw_buttons/D[8]
    SLICE_X14Y45         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.836    -0.854    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X14Y45         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[8]/C
                         clock pessimism              0.251    -0.602    
    SLICE_X14Y45         FDRE (Hold_fdre_C_D)         0.010    -0.592    u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.vsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.342%)  route 0.148ns (53.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.563    -0.618    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X28Y43         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  u_top_vga/u_vga_timing/vga_out\\.vsync_reg/Q
                         net (fo=9, routed)           0.148    -0.342    u_top_vga/u_draw_buttons/vga_tim\\.vsync
    SLICE_X30Y43         SRL16E                                       r  u_top_vga/u_draw_buttons/vga_out\\.vsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.832    -0.858    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X30Y43         SRL16E                                       r  u_top_vga/u_draw_buttons/vga_out\\.vsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
                         clock pessimism              0.274    -0.583    
    SLICE_X30Y43         SRL16E (Hold_srl16e_CLK_D)
                                                      0.061    -0.522    u_top_vga/u_draw_buttons/vga_out\\.vsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_clk/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.887 r  u_clk/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.831    u_clk/inst/seq_reg2[6]
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.023    -1.012    u_clk/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.012    
                         arrival time                          -0.831    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/vga_out\\.hcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.089%)  route 0.075ns (36.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.566    -0.615    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X15Y45         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDRE (Prop_fdre_C_Q)         0.128    -0.487 r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[10]/Q
                         net (fo=2, routed)           0.075    -0.412    u_top_vga/u_draw_buttons/D[10]
    SLICE_X14Y45         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.836    -0.854    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X14Y45         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[10]/C
                         clock pessimism              0.251    -0.602    
    SLICE_X14Y45         FDRE (Hold_fdre_C_D)         0.009    -0.593    u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk40MHz_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y10     u_top_vga/u_image_rom/rgb_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y7      u_top_vga/u_image_rom/rgb_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y8      u_top_vga/u_image_rom/rgb_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y9      u_top_vga/u_image_rom/rgb_reg_3/CLKARDCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    u_clk/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y1      u_clk/inst/clkout2_buf_en/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y93     pclk40_oddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y43     u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y43     u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y43     u_top_vga/u_draw_buttons/vga_out\\.vsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y43     u_top_vga/u_draw_buttons/vga_out\\.vsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y43     u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y43     u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y43     u_top_vga/u_draw_buttons/vga_out\\.vsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y43     u_top_vga/u_draw_buttons/vga_out\\.vsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    u_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  clk40MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.371ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.049ns  (logic 0.952ns (23.514%)  route 3.097ns (76.486%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 23.456 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.942ns = ( 19.058 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.570    19.058    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y49         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456    19.514 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=5, routed)           1.033    20.547    u_top_vga/u_draw_player_ctl/left
    SLICE_X13Y49         LUT5 (Prop_lut5_I1_O)        0.124    20.671 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_7/O
                         net (fo=13, routed)          0.401    21.072    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_7_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I5_O)        0.124    21.196 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_4__0/O
                         net (fo=2, routed)           0.461    21.657    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_4__0_n_0
    SLICE_X12Y50         LUT6 (Prop_lut6_I0_O)        0.124    21.781 f  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_5/O
                         net (fo=1, routed)           0.493    22.275    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_5_n_0
    SLICE_X12Y50         LUT6 (Prop_lut6_I5_O)        0.124    22.399 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1/O
                         net (fo=12, routed)          0.708    23.107    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1_n_0
    SLICE_X12Y47         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.451    23.456    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X12Y47         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[2]/C
                         clock pessimism              0.398    23.854    
                         clock uncertainty           -0.207    23.647    
    SLICE_X12Y47         FDRE (Setup_fdre_C_CE)      -0.169    23.478    u_top_vga/u_draw_player_ctl/xpos_player_reg[2]
  -------------------------------------------------------------------
                         required time                         23.478    
                         arrival time                         -23.107    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.049ns  (logic 0.952ns (23.514%)  route 3.097ns (76.486%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 23.456 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.942ns = ( 19.058 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.570    19.058    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y49         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456    19.514 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=5, routed)           1.033    20.547    u_top_vga/u_draw_player_ctl/left
    SLICE_X13Y49         LUT5 (Prop_lut5_I1_O)        0.124    20.671 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_7/O
                         net (fo=13, routed)          0.401    21.072    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_7_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I5_O)        0.124    21.196 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_4__0/O
                         net (fo=2, routed)           0.461    21.657    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_4__0_n_0
    SLICE_X12Y50         LUT6 (Prop_lut6_I0_O)        0.124    21.781 f  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_5/O
                         net (fo=1, routed)           0.493    22.275    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_5_n_0
    SLICE_X12Y50         LUT6 (Prop_lut6_I5_O)        0.124    22.399 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1/O
                         net (fo=12, routed)          0.708    23.107    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1_n_0
    SLICE_X12Y47         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.451    23.456    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X12Y47         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[5]/C
                         clock pessimism              0.398    23.854    
                         clock uncertainty           -0.207    23.647    
    SLICE_X12Y47         FDRE (Setup_fdre_C_CE)      -0.169    23.478    u_top_vga/u_draw_player_ctl/xpos_player_reg[5]
  -------------------------------------------------------------------
                         required time                         23.478    
                         arrival time                         -23.107    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.859ns  (logic 0.952ns (24.668%)  route 2.907ns (75.332%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 23.456 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.942ns = ( 19.058 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.570    19.058    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y49         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456    19.514 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=5, routed)           1.033    20.547    u_top_vga/u_draw_player_ctl/left
    SLICE_X13Y49         LUT5 (Prop_lut5_I1_O)        0.124    20.671 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_7/O
                         net (fo=13, routed)          0.401    21.072    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_7_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I5_O)        0.124    21.196 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_4__0/O
                         net (fo=2, routed)           0.461    21.657    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_4__0_n_0
    SLICE_X12Y50         LUT6 (Prop_lut6_I0_O)        0.124    21.781 f  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_5/O
                         net (fo=1, routed)           0.493    22.275    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_5_n_0
    SLICE_X12Y50         LUT6 (Prop_lut6_I5_O)        0.124    22.399 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1/O
                         net (fo=12, routed)          0.519    22.918    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1_n_0
    SLICE_X13Y47         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.451    23.456    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X13Y47         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[1]/C
                         clock pessimism              0.398    23.854    
                         clock uncertainty           -0.207    23.647    
    SLICE_X13Y47         FDRE (Setup_fdre_C_CE)      -0.205    23.442    u_top_vga/u_draw_player_ctl/xpos_player_reg[1]
  -------------------------------------------------------------------
                         required time                         23.442    
                         arrival time                         -22.918    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.859ns  (logic 0.952ns (24.668%)  route 2.907ns (75.332%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 23.456 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.942ns = ( 19.058 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.570    19.058    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y49         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456    19.514 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=5, routed)           1.033    20.547    u_top_vga/u_draw_player_ctl/left
    SLICE_X13Y49         LUT5 (Prop_lut5_I1_O)        0.124    20.671 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_7/O
                         net (fo=13, routed)          0.401    21.072    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_7_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I5_O)        0.124    21.196 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_4__0/O
                         net (fo=2, routed)           0.461    21.657    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_4__0_n_0
    SLICE_X12Y50         LUT6 (Prop_lut6_I0_O)        0.124    21.781 f  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_5/O
                         net (fo=1, routed)           0.493    22.275    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_5_n_0
    SLICE_X12Y50         LUT6 (Prop_lut6_I5_O)        0.124    22.399 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1/O
                         net (fo=12, routed)          0.519    22.918    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1_n_0
    SLICE_X13Y47         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.451    23.456    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X13Y47         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[6]/C
                         clock pessimism              0.398    23.854    
                         clock uncertainty           -0.207    23.647    
    SLICE_X13Y47         FDRE (Setup_fdre_C_CE)      -0.205    23.442    u_top_vga/u_draw_player_ctl/xpos_player_reg[6]
  -------------------------------------------------------------------
                         required time                         23.442    
                         arrival time                         -22.918    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.859ns  (logic 0.952ns (24.668%)  route 2.907ns (75.332%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 23.456 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.942ns = ( 19.058 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.570    19.058    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y49         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456    19.514 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=5, routed)           1.033    20.547    u_top_vga/u_draw_player_ctl/left
    SLICE_X13Y49         LUT5 (Prop_lut5_I1_O)        0.124    20.671 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_7/O
                         net (fo=13, routed)          0.401    21.072    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_7_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I5_O)        0.124    21.196 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_4__0/O
                         net (fo=2, routed)           0.461    21.657    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_4__0_n_0
    SLICE_X12Y50         LUT6 (Prop_lut6_I0_O)        0.124    21.781 f  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_5/O
                         net (fo=1, routed)           0.493    22.275    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_5_n_0
    SLICE_X12Y50         LUT6 (Prop_lut6_I5_O)        0.124    22.399 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1/O
                         net (fo=12, routed)          0.519    22.918    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1_n_0
    SLICE_X13Y47         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.451    23.456    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X13Y47         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[8]/C
                         clock pessimism              0.398    23.854    
                         clock uncertainty           -0.207    23.647    
    SLICE_X13Y47         FDRE (Setup_fdre_C_CE)      -0.205    23.442    u_top_vga/u_draw_player_ctl/xpos_player_reg[8]
  -------------------------------------------------------------------
                         required time                         23.442    
                         arrival time                         -22.918    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.854ns  (logic 0.952ns (24.704%)  route 2.902ns (75.296%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 23.455 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.942ns = ( 19.058 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.570    19.058    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y49         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456    19.514 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=5, routed)           1.033    20.547    u_top_vga/u_draw_player_ctl/left
    SLICE_X13Y49         LUT5 (Prop_lut5_I1_O)        0.124    20.671 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_7/O
                         net (fo=13, routed)          0.401    21.072    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_7_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I5_O)        0.124    21.196 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_4__0/O
                         net (fo=2, routed)           0.461    21.657    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_4__0_n_0
    SLICE_X12Y50         LUT6 (Prop_lut6_I0_O)        0.124    21.781 f  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_5/O
                         net (fo=1, routed)           0.493    22.275    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_5_n_0
    SLICE_X12Y50         LUT6 (Prop_lut6_I5_O)        0.124    22.399 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1/O
                         net (fo=12, routed)          0.514    22.912    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1_n_0
    SLICE_X13Y46         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.450    23.455    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X13Y46         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[3]/C
                         clock pessimism              0.398    23.853    
                         clock uncertainty           -0.207    23.646    
    SLICE_X13Y46         FDRE (Setup_fdre_C_CE)      -0.205    23.441    u_top_vga/u_draw_player_ctl/xpos_player_reg[3]
  -------------------------------------------------------------------
                         required time                         23.441    
                         arrival time                         -22.912    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.854ns  (logic 0.952ns (24.704%)  route 2.902ns (75.296%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 23.455 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.942ns = ( 19.058 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.570    19.058    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y49         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456    19.514 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=5, routed)           1.033    20.547    u_top_vga/u_draw_player_ctl/left
    SLICE_X13Y49         LUT5 (Prop_lut5_I1_O)        0.124    20.671 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_7/O
                         net (fo=13, routed)          0.401    21.072    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_7_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I5_O)        0.124    21.196 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_4__0/O
                         net (fo=2, routed)           0.461    21.657    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_4__0_n_0
    SLICE_X12Y50         LUT6 (Prop_lut6_I0_O)        0.124    21.781 f  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_5/O
                         net (fo=1, routed)           0.493    22.275    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_5_n_0
    SLICE_X12Y50         LUT6 (Prop_lut6_I5_O)        0.124    22.399 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1/O
                         net (fo=12, routed)          0.514    22.912    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1_n_0
    SLICE_X13Y46         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.450    23.455    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X13Y46         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[4]/C
                         clock pessimism              0.398    23.853    
                         clock uncertainty           -0.207    23.646    
    SLICE_X13Y46         FDRE (Setup_fdre_C_CE)      -0.205    23.441    u_top_vga/u_draw_player_ctl/xpos_player_reg[4]
  -------------------------------------------------------------------
                         required time                         23.441    
                         arrival time                         -22.912    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.696ns  (logic 0.952ns (25.758%)  route 2.744ns (74.242%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 23.445 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.942ns = ( 19.058 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.570    19.058    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y49         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456    19.514 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=5, routed)           1.033    20.547    u_top_vga/u_draw_player_ctl/left
    SLICE_X13Y49         LUT5 (Prop_lut5_I1_O)        0.124    20.671 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_7/O
                         net (fo=13, routed)          0.401    21.072    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_7_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I5_O)        0.124    21.196 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_4__0/O
                         net (fo=2, routed)           0.461    21.657    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_4__0_n_0
    SLICE_X12Y50         LUT6 (Prop_lut6_I0_O)        0.124    21.781 f  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_5/O
                         net (fo=1, routed)           0.493    22.275    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_5_n_0
    SLICE_X12Y50         LUT6 (Prop_lut6_I5_O)        0.124    22.399 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1/O
                         net (fo=12, routed)          0.356    22.754    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1_n_0
    SLICE_X13Y51         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.441    23.445    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X13Y51         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[0]/C
                         clock pessimism              0.398    23.843    
                         clock uncertainty           -0.207    23.636    
    SLICE_X13Y51         FDRE (Setup_fdre_C_CE)      -0.205    23.431    u_top_vga/u_draw_player_ctl/xpos_player_reg[0]
  -------------------------------------------------------------------
                         required time                         23.431    
                         arrival time                         -22.754    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.680ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.703ns  (logic 0.952ns (25.706%)  route 2.751ns (74.294%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 23.456 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.942ns = ( 19.058 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.570    19.058    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y49         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456    19.514 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=5, routed)           1.033    20.547    u_top_vga/u_draw_player_ctl/left
    SLICE_X13Y49         LUT5 (Prop_lut5_I1_O)        0.124    20.671 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_7/O
                         net (fo=13, routed)          0.401    21.072    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_7_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I5_O)        0.124    21.196 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_4__0/O
                         net (fo=2, routed)           0.461    21.657    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_4__0_n_0
    SLICE_X12Y50         LUT6 (Prop_lut6_I0_O)        0.124    21.781 f  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_5/O
                         net (fo=1, routed)           0.493    22.275    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_5_n_0
    SLICE_X12Y50         LUT6 (Prop_lut6_I5_O)        0.124    22.399 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1/O
                         net (fo=12, routed)          0.363    22.762    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1_n_0
    SLICE_X15Y49         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.451    23.456    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y49         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[10]/C
                         clock pessimism              0.398    23.854    
                         clock uncertainty           -0.207    23.647    
    SLICE_X15Y49         FDRE (Setup_fdre_C_CE)      -0.205    23.442    u_top_vga/u_draw_player_ctl/xpos_player_reg[10]
  -------------------------------------------------------------------
                         required time                         23.442    
                         arrival time                         -22.762    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.680ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.703ns  (logic 0.952ns (25.706%)  route 2.751ns (74.294%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 23.456 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.942ns = ( 19.058 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.570    19.058    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y49         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456    19.514 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=5, routed)           1.033    20.547    u_top_vga/u_draw_player_ctl/left
    SLICE_X13Y49         LUT5 (Prop_lut5_I1_O)        0.124    20.671 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_7/O
                         net (fo=13, routed)          0.401    21.072    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_7_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I5_O)        0.124    21.196 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_4__0/O
                         net (fo=2, routed)           0.461    21.657    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_4__0_n_0
    SLICE_X12Y50         LUT6 (Prop_lut6_I0_O)        0.124    21.781 f  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_5/O
                         net (fo=1, routed)           0.493    22.275    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_5_n_0
    SLICE_X12Y50         LUT6 (Prop_lut6_I5_O)        0.124    22.399 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1/O
                         net (fo=12, routed)          0.363    22.762    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_1_n_0
    SLICE_X15Y49         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.451    23.456    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y49         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[11]/C
                         clock pessimism              0.398    23.854    
                         clock uncertainty           -0.207    23.647    
    SLICE_X15Y49         FDRE (Setup_fdre_C_CE)      -0.205    23.442    u_top_vga/u_draw_player_ctl/xpos_player_reg[11]
  -------------------------------------------------------------------
                         required time                         23.442    
                         arrival time                         -22.762    
  -------------------------------------------------------------------
                         slack                                  0.680    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.231ns (28.703%)  route 0.574ns (71.297%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.567    -0.614    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y49         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=5, routed)           0.309    -0.165    u_top_vga/u_draw_player_ctl/left
    SLICE_X12Y49         LUT6 (Prop_lut6_I3_O)        0.045    -0.120 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_4__0/O
                         net (fo=2, routed)           0.265     0.145    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_4__0_n_0
    SLICE_X15Y50         LUT6 (Prop_lut6_I2_O)        0.045     0.190 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.190    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_1_n_0
    SLICE_X15Y50         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.834    -0.855    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y50         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.207    -0.093    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.092    -0.001    u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.190    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.254ns (29.099%)  route 0.619ns (70.901%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.565    -0.616    u_top_vga/u_mouse_ctl/CLK
    SLICE_X14Y50         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=5, routed)           0.388    -0.065    u_top_vga/u_draw_player_ctl/right
    SLICE_X14Y50         LUT6 (Prop_lut6_I0_O)        0.045    -0.020 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_3/O
                         net (fo=2, routed)           0.231     0.212    u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_3_n_0
    SLICE_X15Y50         LUT6 (Prop_lut6_I1_O)        0.045     0.257 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.257    u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X15Y50         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.834    -0.855    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y50         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.207    -0.093    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.091    -0.002    u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.231ns (26.107%)  route 0.654ns (73.893%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.567    -0.614    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y49         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=5, routed)           0.369    -0.105    u_top_vga/u_draw_player_ctl/left
    SLICE_X13Y49         LUT5 (Prop_lut5_I1_O)        0.045    -0.060 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_7/O
                         net (fo=13, routed)          0.285     0.225    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_7_n_0
    SLICE_X15Y49         LUT5 (Prop_lut5_I3_O)        0.045     0.270 r  u_top_vga/u_draw_player_ctl/xpos_player[7]_i_1/O
                         net (fo=1, routed)           0.000     0.270    u_top_vga/u_draw_player_ctl/xpos_nxt[7]
    SLICE_X15Y49         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.837    -0.853    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y49         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[7]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.207    -0.090    
    SLICE_X15Y49         FDRE (Hold_fdre_C_D)         0.092     0.002    u_top_vga/u_draw_player_ctl/xpos_player_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.231ns (25.574%)  route 0.672ns (74.426%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.567    -0.614    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y49         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=5, routed)           0.369    -0.105    u_top_vga/u_draw_player_ctl/left
    SLICE_X13Y49         LUT5 (Prop_lut5_I1_O)        0.045    -0.060 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_7/O
                         net (fo=13, routed)          0.303     0.244    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_7_n_0
    SLICE_X13Y47         LUT5 (Prop_lut5_I3_O)        0.045     0.289 r  u_top_vga/u_draw_player_ctl/xpos_player[6]_i_1/O
                         net (fo=1, routed)           0.000     0.289    u_top_vga/u_draw_player_ctl/xpos_nxt[6]
    SLICE_X13Y47         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.837    -0.853    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X13Y47         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[6]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.207    -0.090    
    SLICE_X13Y47         FDRE (Hold_fdre_C_D)         0.091     0.001    u_top_vga/u_draw_player_ctl/xpos_player_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.231ns (24.107%)  route 0.727ns (75.893%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.567    -0.614    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y49         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.473 f  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=5, routed)           0.369    -0.105    u_top_vga/u_draw_player_ctl/left
    SLICE_X13Y49         LUT5 (Prop_lut5_I1_O)        0.045    -0.060 f  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_7/O
                         net (fo=13, routed)          0.358     0.299    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_7_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I2_O)        0.045     0.344 r  u_top_vga/u_draw_player_ctl/xpos_player[4]_i_1/O
                         net (fo=1, routed)           0.000     0.344    u_top_vga/u_draw_player_ctl/xpos_nxt[4]
    SLICE_X13Y46         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.836    -0.854    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X13Y46         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[4]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.207    -0.091    
    SLICE_X13Y46         FDRE (Hold_fdre_C_D)         0.092     0.001    u_top_vga/u_draw_player_ctl/xpos_player_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.231ns (23.243%)  route 0.763ns (76.757%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.567    -0.614    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y49         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.473 f  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=5, routed)           0.369    -0.105    u_top_vga/u_draw_player_ctl/left
    SLICE_X13Y49         LUT5 (Prop_lut5_I1_O)        0.045    -0.060 f  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_7/O
                         net (fo=13, routed)          0.394     0.334    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_7_n_0
    SLICE_X12Y47         LUT5 (Prop_lut5_I2_O)        0.045     0.379 r  u_top_vga/u_draw_player_ctl/xpos_player[5]_i_1/O
                         net (fo=1, routed)           0.000     0.379    u_top_vga/u_draw_player_ctl/xpos_nxt[5]
    SLICE_X12Y47         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.837    -0.853    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X12Y47         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[5]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.207    -0.090    
    SLICE_X12Y47         FDRE (Hold_fdre_C_D)         0.120     0.030    u_top_vga/u_draw_player_ctl/xpos_player_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.231ns (23.549%)  route 0.750ns (76.451%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.567    -0.614    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y49         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=5, routed)           0.369    -0.105    u_top_vga/u_draw_player_ctl/left
    SLICE_X13Y49         LUT5 (Prop_lut5_I1_O)        0.045    -0.060 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_7/O
                         net (fo=13, routed)          0.381     0.322    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_7_n_0
    SLICE_X13Y47         LUT5 (Prop_lut5_I3_O)        0.045     0.367 r  u_top_vga/u_draw_player_ctl/xpos_player[8]_i_1/O
                         net (fo=1, routed)           0.000     0.367    u_top_vga/u_draw_player_ctl/xpos_nxt[8]
    SLICE_X13Y47         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.837    -0.853    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X13Y47         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[8]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.207    -0.090    
    SLICE_X13Y47         FDRE (Hold_fdre_C_D)         0.092     0.002    u_top_vga/u_draw_player_ctl/xpos_player_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.231ns (23.544%)  route 0.750ns (76.456%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.567    -0.614    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y49         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.473 f  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=5, routed)           0.369    -0.105    u_top_vga/u_draw_player_ctl/left
    SLICE_X13Y49         LUT5 (Prop_lut5_I1_O)        0.045    -0.060 f  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_7/O
                         net (fo=13, routed)          0.381     0.322    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_7_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I2_O)        0.045     0.367 r  u_top_vga/u_draw_player_ctl/xpos_player[3]_i_1/O
                         net (fo=1, routed)           0.000     0.367    u_top_vga/u_draw_player_ctl/xpos_nxt[3]
    SLICE_X13Y46         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.836    -0.854    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X13Y46         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[3]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.207    -0.091    
    SLICE_X13Y46         FDRE (Hold_fdre_C_D)         0.092     0.001    u_top_vga/u_draw_player_ctl/xpos_player_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.231ns (23.483%)  route 0.753ns (76.517%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.567    -0.614    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y49         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.473 f  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=5, routed)           0.369    -0.105    u_top_vga/u_draw_player_ctl/left
    SLICE_X13Y49         LUT5 (Prop_lut5_I1_O)        0.045    -0.060 f  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_7/O
                         net (fo=13, routed)          0.384     0.324    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_7_n_0
    SLICE_X15Y49         LUT5 (Prop_lut5_I2_O)        0.045     0.369 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_2/O
                         net (fo=1, routed)           0.000     0.369    u_top_vga/u_draw_player_ctl/xpos_nxt[11]
    SLICE_X15Y49         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.837    -0.853    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y49         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[11]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.207    -0.090    
    SLICE_X15Y49         FDRE (Hold_fdre_C_D)         0.091     0.001    u_top_vga/u_draw_player_ctl/xpos_player_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.369    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.231ns (23.294%)  route 0.761ns (76.706%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.567    -0.614    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y49         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=5, routed)           0.369    -0.105    u_top_vga/u_draw_player_ctl/left
    SLICE_X13Y49         LUT5 (Prop_lut5_I1_O)        0.045    -0.060 r  u_top_vga/u_draw_player_ctl/xpos_player[11]_i_7/O
                         net (fo=13, routed)          0.392     0.332    u_top_vga/u_draw_player_ctl/xpos_player[11]_i_7_n_0
    SLICE_X13Y47         LUT6 (Prop_lut6_I3_O)        0.045     0.377 r  u_top_vga/u_draw_player_ctl/xpos_player[1]_i_1/O
                         net (fo=1, routed)           0.000     0.377    u_top_vga/u_draw_player_ctl/xpos_nxt[1]
    SLICE_X13Y47         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.837    -0.853    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X13Y47         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[1]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.207    -0.090    
    SLICE_X13Y47         FDRE (Hold_fdre_C_D)         0.092     0.002    u_top_vga/u_draw_player_ctl/xpos_player_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                  0.376    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.403ns  (logic 3.975ns (47.300%)  route 4.428ns (52.700%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.552    -0.960    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X31Y57         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/Q
                         net (fo=1, routed)           4.428     3.924    PS2Clk_IOBUF_inst/T
    C17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.519     7.443 r  PS2Clk_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.443    PS2Clk
    C17                                                               r  PS2Clk (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.771ns  (logic 3.978ns (51.191%)  route 3.793ns (48.809%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.553    -0.959    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X28Y57         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/Q
                         net (fo=1, routed)           3.793     3.290    PS2Data_IOBUF_inst/T
    B17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.522     6.812 r  PS2Data_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.812    PS2Data
    B17                                                               r  PS2Data (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Data
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.481ns  (logic 0.965ns (38.897%)  route 1.516ns (61.103%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.560    -0.621    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X28Y57         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/Q
                         net (fo=1, routed)           1.516     1.036    PS2Data_IOBUF_inst/T
    B17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.860 r  PS2Data_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.860    PS2Data
    B17                                                               r  PS2Data (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.792ns  (logic 0.965ns (34.558%)  route 1.827ns (65.442%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.560    -0.621    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X31Y57         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/Q
                         net (fo=1, routed)           1.827     1.347    PS2Clk_IOBUF_inst/T
    C17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.171 r  PS2Clk_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.171    PS2Clk
    C17                                                               r  PS2Clk (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk40MHz_clk_wiz_0
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pclk40_oddr/C
                            (falling edge-triggered cell ODDR clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.978ns  (logic 3.977ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.666    11.654    pclk40
    OLOGIC_X1Y93         ODDR                                         f  pclk40_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.472    12.126 r  pclk40_oddr/Q
                         net (fo=1, routed)           0.001    12.127    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505    15.632 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000    15.632    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.801ns  (logic 4.097ns (60.244%)  route 2.704ns (39.756%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.566    -0.946    u_top_vga/u_draw_player/clk40MHz
    SLICE_X29Y43         FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  u_top_vga/u_draw_player/vga_out\\.vsync_reg/Q
                         net (fo=1, routed)           2.704     2.177    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.678     5.856 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.856    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.617ns  (logic 3.953ns (59.729%)  route 2.665ns (40.271%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.566    -0.946    u_top_vga/u_draw_player/clk40MHz
    SLICE_X29Y43         FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  u_top_vga/u_draw_player/vga_out\\.hsync_reg/Q
                         net (fo=1, routed)           2.665     2.175    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     5.672 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.672    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.074ns  (logic 4.020ns (66.193%)  route 2.053ns (33.807%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.637    -0.875    u_top_vga/u_draw_player/clk40MHz
    SLICE_X2Y42          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]/Q
                         net (fo=1, routed)           2.053     1.697    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502     5.199 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.199    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.062ns  (logic 4.043ns (66.691%)  route 2.019ns (33.309%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.637    -0.875    u_top_vga/u_draw_player/clk40MHz
    SLICE_X2Y42          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[3]/Q
                         net (fo=1, routed)           2.019     1.663    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525     5.187 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.187    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.028ns  (logic 3.951ns (65.550%)  route 2.077ns (34.450%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.637    -0.875    u_top_vga/u_draw_player/clk40MHz
    SLICE_X3Y42          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[0]/Q
                         net (fo=1, routed)           2.077     1.658    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495     5.153 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.153    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.009ns  (logic 3.986ns (66.341%)  route 2.023ns (33.659%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.635    -0.877    u_top_vga/u_draw_player/clk40MHz
    SLICE_X4Y43          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[7]/Q
                         net (fo=1, routed)           2.023     1.602    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530     5.133 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.133    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.951ns  (logic 4.037ns (67.829%)  route 1.915ns (32.171%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.637    -0.875    u_top_vga/u_draw_player/clk40MHz
    SLICE_X2Y42          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[2]/Q
                         net (fo=1, routed)           1.915     1.558    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519     5.077 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.077    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.917ns  (logic 3.980ns (67.261%)  route 1.937ns (32.739%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.635    -0.877    u_top_vga/u_draw_player/clk40MHz
    SLICE_X4Y43          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[10]/Q
                         net (fo=1, routed)           1.937     1.517    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524     5.041 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.041    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.869ns  (logic 3.977ns (67.764%)  route 1.892ns (32.236%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.634    -0.878    u_top_vga/u_draw_player/clk40MHz
    SLICE_X4Y42          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[4]/Q
                         net (fo=1, routed)           1.892     1.470    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521     4.991 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.991    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pclk40_oddr/C
                            (rising edge-triggered cell ODDR clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.384ns  (logic 1.383ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.585    -0.596    pclk40
    OLOGIC_X1Y93         ODDR                                         r  pclk40_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.177    -0.419 r  pclk40_oddr/Q
                         net (fo=1, routed)           0.001    -0.418    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         1.206     0.788 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000     0.788    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.741ns  (logic 1.348ns (77.415%)  route 0.393ns (22.585%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.592    -0.589    u_top_vga/u_draw_player/clk40MHz
    SLICE_X4Y42          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[5]/Q
                         net (fo=1, routed)           0.393    -0.055    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     1.151 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.151    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.757ns  (logic 1.366ns (77.739%)  route 0.391ns (22.261%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.592    -0.589    u_top_vga/u_draw_player/clk40MHz
    SLICE_X5Y42          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[8]/Q
                         net (fo=1, routed)           0.391    -0.057    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     1.167 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.167    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.760ns  (logic 1.384ns (78.633%)  route 0.376ns (21.367%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.594    -0.587    u_top_vga/u_draw_player/clk40MHz
    SLICE_X2Y42          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[9]/Q
                         net (fo=1, routed)           0.376    -0.047    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.220     1.173 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.173    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.772ns  (logic 1.371ns (77.365%)  route 0.401ns (22.635%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.592    -0.589    u_top_vga/u_draw_player/clk40MHz
    SLICE_X5Y42          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[6]/Q
                         net (fo=1, routed)           0.401    -0.047    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.230     1.183 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.183    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.784ns  (logic 1.363ns (76.405%)  route 0.421ns (23.595%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.592    -0.589    u_top_vga/u_draw_player/clk40MHz
    SLICE_X4Y42          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[4]/Q
                         net (fo=1, routed)           0.421    -0.028    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     1.194 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.194    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.785ns  (logic 1.346ns (75.383%)  route 0.439ns (24.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.593    -0.588    u_top_vga/u_draw_player/clk40MHz
    SLICE_X4Y43          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[1]/Q
                         net (fo=1, routed)           0.439    -0.008    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     1.197 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.197    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.808ns  (logic 1.366ns (75.543%)  route 0.442ns (24.457%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.593    -0.588    u_top_vga/u_draw_player/clk40MHz
    SLICE_X4Y43          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[10]/Q
                         net (fo=1, routed)           0.442    -0.005    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.220 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.220    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.829ns  (logic 1.384ns (75.641%)  route 0.446ns (24.359%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.594    -0.587    u_top_vga/u_draw_player/clk40MHz
    SLICE_X2Y42          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[2]/Q
                         net (fo=1, routed)           0.446     0.022    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     1.242 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.242    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.846ns  (logic 1.338ns (72.449%)  route 0.509ns (27.551%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.594    -0.587    u_top_vga/u_draw_player/clk40MHz
    SLICE_X3Y42          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[0]/Q
                         net (fo=1, routed)           0.509     0.062    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.259 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.259    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    u_clk/inst/clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  u_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    u_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.311 f  u_clk/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    u_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  u_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    u_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    u_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  u_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100MHz_clk_wiz_0

Max Delay            86 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.990ns  (logic 1.565ns (19.590%)  route 6.425ns (80.410%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.502     6.943    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X30Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.067 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.923     7.990    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X35Y56         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.434    -1.562    u_top_vga/u_mouse_ctl/CLK
    SLICE_X35Y56         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_rx_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.941ns  (logic 1.565ns (19.713%)  route 6.375ns (80.287%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.510     6.951    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X28Y57         LUT1 (Prop_lut1_I0_O)        0.124     7.075 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.865     7.941    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/p_0_in
    SLICE_X30Y55         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_rx_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.435    -1.561    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X30Y55         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_rx_data_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/read_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.941ns  (logic 1.565ns (19.713%)  route 6.375ns (80.287%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.510     6.951    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X28Y57         LUT1 (Prop_lut1_I0_O)        0.124     7.075 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.865     7.941    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/p_0_in
    SLICE_X30Y55         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/read_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.435    -1.561    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X30Y55         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/read_data_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/write_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.941ns  (logic 1.565ns (19.713%)  route 6.375ns (80.287%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.510     6.951    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X28Y57         LUT1 (Prop_lut1_I0_O)        0.124     7.075 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.865     7.941    u_top_vga/u_mouse_ctl/u_draw_player_ctl/p_0_in
    SLICE_X30Y55         FDRE                                         r  u_top_vga/u_mouse_ctl/write_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.435    -1.561    u_top_vga/u_mouse_ctl/CLK
    SLICE_X30Y55         FDRE                                         r  u_top_vga/u_mouse_ctl/write_data_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.801ns  (logic 1.565ns (20.065%)  route 6.236ns (79.935%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.502     6.943    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X30Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.067 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.734     7.801    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X34Y56         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.434    -1.562    u_top_vga/u_mouse_ctl/CLK
    SLICE_X34Y56         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_tx_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.798ns  (logic 1.565ns (20.074%)  route 6.232ns (79.926%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.510     6.951    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X28Y57         LUT1 (Prop_lut1_I0_O)        0.124     7.075 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.722     7.798    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/p_0_in
    SLICE_X31Y57         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_tx_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.434    -1.562    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X31Y57         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_tx_data_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.798ns  (logic 1.565ns (20.074%)  route 6.232ns (79.926%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.510     6.951    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X28Y57         LUT1 (Prop_lut1_I0_O)        0.124     7.075 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.722     7.798    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/p_0_in
    SLICE_X31Y57         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.434    -1.562    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X31Y57         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.795ns  (logic 1.565ns (20.080%)  route 6.230ns (79.920%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.502     6.943    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X30Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.067 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.728     7.795    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X33Y55         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.435    -1.561    u_top_vga/u_mouse_ctl/CLK
    SLICE_X33Y55         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/err_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.686ns  (logic 1.565ns (20.364%)  route 6.121ns (79.636%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.510     6.951    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X28Y57         LUT1 (Prop_lut1_I0_O)        0.124     7.075 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.611     7.686    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/p_0_in
    SLICE_X28Y57         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/err_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.436    -1.560    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X28Y57         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/err_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.686ns  (logic 1.565ns (20.364%)  route 6.121ns (79.636%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.510     6.951    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X28Y57         LUT1 (Prop_lut1_I0_O)        0.124     7.075 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.611     7.686    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/p_0_in
    SLICE_X28Y57         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.436    -1.560    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X28Y57         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.634ns  (logic 0.217ns (13.258%)  route 1.417ns (86.742%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.417     1.634    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X28Y66         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.824    -0.866    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X28Y66         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_inter_reg/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.645ns  (logic 0.220ns (13.382%)  route 1.425ns (86.618%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.425     1.645    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X30Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.823    -0.866    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X30Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_inter_reg/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.776ns  (logic 0.262ns (14.732%)  route 1.514ns (85.268%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.514     1.731    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X28Y65         LUT6 (Prop_lut6_I1_O)        0.045     1.776 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.776    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[3]_i_1_n_0
    SLICE_X28Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.825    -0.865    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X28Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[3]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.790ns  (logic 0.265ns (14.808%)  route 1.525ns (85.192%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.525     1.745    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X31Y65         LUT6 (Prop_lut6_I1_O)        0.045     1.790 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.790    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[1]_i_1_n_0
    SLICE_X31Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.823    -0.866    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X31Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[1]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.791ns  (logic 0.265ns (14.800%)  route 1.526ns (85.200%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.526     1.746    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X31Y65         LUT6 (Prop_lut6_I1_O)        0.045     1.791 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.791    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[0]_i_1_n_0
    SLICE_X31Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.823    -0.866    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X31Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[0]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.879ns  (logic 0.265ns (14.107%)  route 1.614ns (85.893%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.614     1.834    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X30Y65         LUT6 (Prop_lut6_I1_O)        0.045     1.879 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.879    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[3]_i_1_n_0
    SLICE_X30Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.823    -0.866    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X30Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[3]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.880ns  (logic 0.265ns (14.100%)  route 1.615ns (85.900%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.615     1.835    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X30Y65         LUT6 (Prop_lut6_I1_O)        0.045     1.880 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.880    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[2]_i_1_n_0
    SLICE_X30Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.823    -0.866    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X30Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[2]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.935ns  (logic 0.262ns (13.518%)  route 1.674ns (86.482%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.674     1.890    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X28Y66         LUT6 (Prop_lut6_I1_O)        0.045     1.935 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.935    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[0]_i_1_n_0
    SLICE_X28Y66         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.824    -0.866    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X28Y66         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[0]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.994ns  (logic 0.262ns (13.117%)  route 1.733ns (86.883%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.733     1.949    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X28Y66         LUT6 (Prop_lut6_I1_O)        0.045     1.994 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.994    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[2]_i_1_n_0
    SLICE_X28Y66         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.824    -0.866    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X28Y66         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[2]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.005ns  (logic 0.262ns (13.050%)  route 1.743ns (86.950%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.743     1.960    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X28Y66         LUT6 (Prop_lut6_I1_O)        0.045     2.005 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.005    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[1]_i_1_n_0
    SLICE_X28Y66         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.824    -0.866    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X28Y66         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk40MHz_clk_wiz_0

Max Delay           185 Endpoints
Min Delay           185 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.122ns  (logic 1.565ns (17.159%)  route 7.557ns (82.841%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.151     6.593    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X32Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.717 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=36, routed)          2.406     9.122    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X13Y29         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.439    -1.556    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X13Y29         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep__4/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.611ns  (logic 1.565ns (18.178%)  route 7.046ns (81.822%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.151     6.593    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X32Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.717 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=36, routed)          1.894     8.611    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X32Y29         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep__4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.434    -1.561    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X32Y29         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep__4/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.599ns  (logic 1.565ns (18.202%)  route 7.034ns (81.798%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.151     6.593    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X32Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.717 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=36, routed)          1.883     8.599    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X15Y40         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.448    -1.547    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X15Y40         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__0/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.459ns  (logic 1.565ns (18.504%)  route 6.894ns (81.496%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.151     6.593    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X32Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.717 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=36, routed)          1.743     8.459    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X31Y30         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.434    -1.561    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X31Y30         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]_rep/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__3/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.432ns  (logic 1.565ns (18.565%)  route 6.866ns (81.435%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.151     6.593    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X32Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.717 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=36, routed)          1.715     8.432    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X42Y34         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.441    -1.554    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X42Y34         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__3/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]_rep__1/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.316ns  (logic 1.565ns (18.822%)  route 6.751ns (81.178%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.151     6.593    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X32Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.717 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=36, routed)          1.600     8.316    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X28Y30         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]_rep__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.436    -1.559    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X28Y30         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]_rep__1/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.251ns  (logic 1.565ns (18.970%)  route 6.686ns (81.030%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.151     6.593    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X32Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.717 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=36, routed)          1.535     8.251    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X41Y34         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.441    -1.554    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X41Y34         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep__2/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.251ns  (logic 1.565ns (18.970%)  route 6.686ns (81.030%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.151     6.593    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X32Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.717 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=36, routed)          1.535     8.251    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X41Y34         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep__2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.441    -1.554    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X41Y34         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep__2/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.154ns  (logic 1.565ns (19.196%)  route 6.589ns (80.804%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.151     6.593    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X32Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.717 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=36, routed)          1.438     8.154    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X30Y33         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.438    -1.557    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X30Y33         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.150ns  (logic 1.565ns (19.205%)  route 6.585ns (80.795%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.151     6.593    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X32Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.717 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=36, routed)          1.433     8.150    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X39Y33         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.438    -1.557    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X39Y33         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.210ns (23.824%)  route 0.670ns (76.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         0.670     0.879    u_top_vga/u_draw_player/btnC_IBUF
    SLICE_X3Y42          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.865    -0.825    u_top_vga/u_draw_player/clk40MHz
    SLICE_X3Y42          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.210ns (23.824%)  route 0.670ns (76.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         0.670     0.879    u_top_vga/u_draw_player/btnC_IBUF
    SLICE_X2Y42          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.865    -0.825    u_top_vga/u_draw_player/clk40MHz
    SLICE_X2Y42          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.210ns (23.824%)  route 0.670ns (76.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         0.670     0.879    u_top_vga/u_draw_player/btnC_IBUF
    SLICE_X2Y42          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.865    -0.825    u_top_vga/u_draw_player/clk40MHz
    SLICE_X2Y42          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.210ns (23.824%)  route 0.670ns (76.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         0.670     0.879    u_top_vga/u_draw_player/btnC_IBUF
    SLICE_X2Y42          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.865    -0.825    u_top_vga/u_draw_player/clk40MHz
    SLICE_X2Y42          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.210ns (23.824%)  route 0.670ns (76.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         0.670     0.879    u_top_vga/u_draw_player/btnC_IBUF
    SLICE_X2Y42          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.865    -0.825    u_top_vga/u_draw_player/clk40MHz
    SLICE_X2Y42          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.947ns  (logic 0.210ns (22.135%)  route 0.737ns (77.865%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         0.737     0.947    u_top_vga/u_draw_buttons/btnC_IBUF
    SLICE_X7Y41          FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.863    -0.827    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X7Y41          FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.947ns  (logic 0.210ns (22.135%)  route 0.737ns (77.865%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         0.737     0.947    u_top_vga/u_draw_buttons/btnC_IBUF
    SLICE_X7Y41          FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.863    -0.827    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X7Y41          FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.947ns  (logic 0.210ns (22.135%)  route 0.737ns (77.865%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         0.737     0.947    u_top_vga/u_draw_buttons/btnC_IBUF
    SLICE_X6Y41          FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.863    -0.827    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X6Y41          FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/vga_out\\.hcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.992ns  (logic 0.210ns (21.122%)  route 0.782ns (78.878%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         0.782     0.992    u_top_vga/u_draw_rect/btnC_IBUF
    SLICE_X5Y44          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.864    -0.826    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X5Y44          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/vga_out\\.hcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.992ns  (logic 0.210ns (21.122%)  route 0.782ns (78.878%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         0.782     0.992    u_top_vga/u_draw_rect/btnC_IBUF
    SLICE_X5Y44          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.864    -0.826    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X5Y44          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[4]/C





