
AMS_Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dda4  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007d8  0800df30  0800df30  0000ef30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e708  0800e708  00010390  2**0
                  CONTENTS
  4 .ARM          00000008  0800e708  0800e708  0000f708  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e710  0800e710  00010390  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e710  0800e710  0000f710  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e714  0800e714  0000f714  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000390  20000000  0800e718  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000158c  20000390  0800eaa8  00010390  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000191c  0800eaa8  0001091c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010390  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a32f  00000000  00000000  000103b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000049c3  00000000  00000000  0002a6e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001748  00000000  00000000  0002f0b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011ac  00000000  00000000  000307f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024037  00000000  00000000  000319a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e805  00000000  00000000  000559db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c5557  00000000  00000000  000741e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00139737  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000070fc  00000000  00000000  0013977c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  00140878  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000390 	.word	0x20000390
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800df14 	.word	0x0800df14

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000394 	.word	0x20000394
 80001c4:	0800df14 	.word	0x0800df14

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	@ 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_d2uiz>:
 8000b00:	004a      	lsls	r2, r1, #1
 8000b02:	d211      	bcs.n	8000b28 <__aeabi_d2uiz+0x28>
 8000b04:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b08:	d211      	bcs.n	8000b2e <__aeabi_d2uiz+0x2e>
 8000b0a:	d50d      	bpl.n	8000b28 <__aeabi_d2uiz+0x28>
 8000b0c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b10:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b14:	d40e      	bmi.n	8000b34 <__aeabi_d2uiz+0x34>
 8000b16:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b1a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b1e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b22:	fa23 f002 	lsr.w	r0, r3, r2
 8000b26:	4770      	bx	lr
 8000b28:	f04f 0000 	mov.w	r0, #0
 8000b2c:	4770      	bx	lr
 8000b2e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b32:	d102      	bne.n	8000b3a <__aeabi_d2uiz+0x3a>
 8000b34:	f04f 30ff 	mov.w	r0, #4294967295
 8000b38:	4770      	bx	lr
 8000b3a:	f04f 0000 	mov.w	r0, #0
 8000b3e:	4770      	bx	lr

08000b40 <__aeabi_uldivmod>:
 8000b40:	b953      	cbnz	r3, 8000b58 <__aeabi_uldivmod+0x18>
 8000b42:	b94a      	cbnz	r2, 8000b58 <__aeabi_uldivmod+0x18>
 8000b44:	2900      	cmp	r1, #0
 8000b46:	bf08      	it	eq
 8000b48:	2800      	cmpeq	r0, #0
 8000b4a:	bf1c      	itt	ne
 8000b4c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b50:	f04f 30ff 	movne.w	r0, #4294967295
 8000b54:	f000 b968 	b.w	8000e28 <__aeabi_idiv0>
 8000b58:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b5c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b60:	f000 f806 	bl	8000b70 <__udivmoddi4>
 8000b64:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b68:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b6c:	b004      	add	sp, #16
 8000b6e:	4770      	bx	lr

08000b70 <__udivmoddi4>:
 8000b70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b74:	9d08      	ldr	r5, [sp, #32]
 8000b76:	460c      	mov	r4, r1
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d14e      	bne.n	8000c1a <__udivmoddi4+0xaa>
 8000b7c:	4694      	mov	ip, r2
 8000b7e:	458c      	cmp	ip, r1
 8000b80:	4686      	mov	lr, r0
 8000b82:	fab2 f282 	clz	r2, r2
 8000b86:	d962      	bls.n	8000c4e <__udivmoddi4+0xde>
 8000b88:	b14a      	cbz	r2, 8000b9e <__udivmoddi4+0x2e>
 8000b8a:	f1c2 0320 	rsb	r3, r2, #32
 8000b8e:	4091      	lsls	r1, r2
 8000b90:	fa20 f303 	lsr.w	r3, r0, r3
 8000b94:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b98:	4319      	orrs	r1, r3
 8000b9a:	fa00 fe02 	lsl.w	lr, r0, r2
 8000b9e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ba2:	fbb1 f4f7 	udiv	r4, r1, r7
 8000ba6:	fb07 1114 	mls	r1, r7, r4, r1
 8000baa:	fa1f f68c 	uxth.w	r6, ip
 8000bae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000bb2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bb6:	fb04 f106 	mul.w	r1, r4, r6
 8000bba:	4299      	cmp	r1, r3
 8000bbc:	d90a      	bls.n	8000bd4 <__udivmoddi4+0x64>
 8000bbe:	eb1c 0303 	adds.w	r3, ip, r3
 8000bc2:	f104 30ff 	add.w	r0, r4, #4294967295
 8000bc6:	f080 8110 	bcs.w	8000dea <__udivmoddi4+0x27a>
 8000bca:	4299      	cmp	r1, r3
 8000bcc:	f240 810d 	bls.w	8000dea <__udivmoddi4+0x27a>
 8000bd0:	3c02      	subs	r4, #2
 8000bd2:	4463      	add	r3, ip
 8000bd4:	1a59      	subs	r1, r3, r1
 8000bd6:	fbb1 f0f7 	udiv	r0, r1, r7
 8000bda:	fb07 1110 	mls	r1, r7, r0, r1
 8000bde:	fb00 f606 	mul.w	r6, r0, r6
 8000be2:	fa1f f38e 	uxth.w	r3, lr
 8000be6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bea:	429e      	cmp	r6, r3
 8000bec:	d90a      	bls.n	8000c04 <__udivmoddi4+0x94>
 8000bee:	eb1c 0303 	adds.w	r3, ip, r3
 8000bf2:	f100 31ff 	add.w	r1, r0, #4294967295
 8000bf6:	f080 80fa 	bcs.w	8000dee <__udivmoddi4+0x27e>
 8000bfa:	429e      	cmp	r6, r3
 8000bfc:	f240 80f7 	bls.w	8000dee <__udivmoddi4+0x27e>
 8000c00:	4463      	add	r3, ip
 8000c02:	3802      	subs	r0, #2
 8000c04:	2100      	movs	r1, #0
 8000c06:	1b9b      	subs	r3, r3, r6
 8000c08:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c0c:	b11d      	cbz	r5, 8000c16 <__udivmoddi4+0xa6>
 8000c0e:	40d3      	lsrs	r3, r2
 8000c10:	2200      	movs	r2, #0
 8000c12:	e9c5 3200 	strd	r3, r2, [r5]
 8000c16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c1a:	428b      	cmp	r3, r1
 8000c1c:	d905      	bls.n	8000c2a <__udivmoddi4+0xba>
 8000c1e:	b10d      	cbz	r5, 8000c24 <__udivmoddi4+0xb4>
 8000c20:	e9c5 0100 	strd	r0, r1, [r5]
 8000c24:	2100      	movs	r1, #0
 8000c26:	4608      	mov	r0, r1
 8000c28:	e7f5      	b.n	8000c16 <__udivmoddi4+0xa6>
 8000c2a:	fab3 f183 	clz	r1, r3
 8000c2e:	2900      	cmp	r1, #0
 8000c30:	d146      	bne.n	8000cc0 <__udivmoddi4+0x150>
 8000c32:	42a3      	cmp	r3, r4
 8000c34:	d302      	bcc.n	8000c3c <__udivmoddi4+0xcc>
 8000c36:	4290      	cmp	r0, r2
 8000c38:	f0c0 80ee 	bcc.w	8000e18 <__udivmoddi4+0x2a8>
 8000c3c:	1a86      	subs	r6, r0, r2
 8000c3e:	eb64 0303 	sbc.w	r3, r4, r3
 8000c42:	2001      	movs	r0, #1
 8000c44:	2d00      	cmp	r5, #0
 8000c46:	d0e6      	beq.n	8000c16 <__udivmoddi4+0xa6>
 8000c48:	e9c5 6300 	strd	r6, r3, [r5]
 8000c4c:	e7e3      	b.n	8000c16 <__udivmoddi4+0xa6>
 8000c4e:	2a00      	cmp	r2, #0
 8000c50:	f040 808f 	bne.w	8000d72 <__udivmoddi4+0x202>
 8000c54:	eba1 040c 	sub.w	r4, r1, ip
 8000c58:	2101      	movs	r1, #1
 8000c5a:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c5e:	fa1f f78c 	uxth.w	r7, ip
 8000c62:	fbb4 f6f8 	udiv	r6, r4, r8
 8000c66:	fb08 4416 	mls	r4, r8, r6, r4
 8000c6a:	fb07 f006 	mul.w	r0, r7, r6
 8000c6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c72:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c76:	4298      	cmp	r0, r3
 8000c78:	d908      	bls.n	8000c8c <__udivmoddi4+0x11c>
 8000c7a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000c82:	d202      	bcs.n	8000c8a <__udivmoddi4+0x11a>
 8000c84:	4298      	cmp	r0, r3
 8000c86:	f200 80cb 	bhi.w	8000e20 <__udivmoddi4+0x2b0>
 8000c8a:	4626      	mov	r6, r4
 8000c8c:	1a1c      	subs	r4, r3, r0
 8000c8e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000c92:	fb08 4410 	mls	r4, r8, r0, r4
 8000c96:	fb00 f707 	mul.w	r7, r0, r7
 8000c9a:	fa1f f38e 	uxth.w	r3, lr
 8000c9e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ca2:	429f      	cmp	r7, r3
 8000ca4:	d908      	bls.n	8000cb8 <__udivmoddi4+0x148>
 8000ca6:	eb1c 0303 	adds.w	r3, ip, r3
 8000caa:	f100 34ff 	add.w	r4, r0, #4294967295
 8000cae:	d202      	bcs.n	8000cb6 <__udivmoddi4+0x146>
 8000cb0:	429f      	cmp	r7, r3
 8000cb2:	f200 80ae 	bhi.w	8000e12 <__udivmoddi4+0x2a2>
 8000cb6:	4620      	mov	r0, r4
 8000cb8:	1bdb      	subs	r3, r3, r7
 8000cba:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cbe:	e7a5      	b.n	8000c0c <__udivmoddi4+0x9c>
 8000cc0:	f1c1 0720 	rsb	r7, r1, #32
 8000cc4:	408b      	lsls	r3, r1
 8000cc6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000cca:	ea4c 0c03 	orr.w	ip, ip, r3
 8000cce:	fa24 f607 	lsr.w	r6, r4, r7
 8000cd2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000cd6:	fbb6 f8f9 	udiv	r8, r6, r9
 8000cda:	fa1f fe8c 	uxth.w	lr, ip
 8000cde:	fb09 6618 	mls	r6, r9, r8, r6
 8000ce2:	fa20 f307 	lsr.w	r3, r0, r7
 8000ce6:	408c      	lsls	r4, r1
 8000ce8:	fa00 fa01 	lsl.w	sl, r0, r1
 8000cec:	fb08 f00e 	mul.w	r0, r8, lr
 8000cf0:	431c      	orrs	r4, r3
 8000cf2:	0c23      	lsrs	r3, r4, #16
 8000cf4:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000cf8:	4298      	cmp	r0, r3
 8000cfa:	fa02 f201 	lsl.w	r2, r2, r1
 8000cfe:	d90a      	bls.n	8000d16 <__udivmoddi4+0x1a6>
 8000d00:	eb1c 0303 	adds.w	r3, ip, r3
 8000d04:	f108 36ff 	add.w	r6, r8, #4294967295
 8000d08:	f080 8081 	bcs.w	8000e0e <__udivmoddi4+0x29e>
 8000d0c:	4298      	cmp	r0, r3
 8000d0e:	d97e      	bls.n	8000e0e <__udivmoddi4+0x29e>
 8000d10:	f1a8 0802 	sub.w	r8, r8, #2
 8000d14:	4463      	add	r3, ip
 8000d16:	1a1e      	subs	r6, r3, r0
 8000d18:	fbb6 f3f9 	udiv	r3, r6, r9
 8000d1c:	fb09 6613 	mls	r6, r9, r3, r6
 8000d20:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d24:	b2a4      	uxth	r4, r4
 8000d26:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8000d2a:	45a6      	cmp	lr, r4
 8000d2c:	d908      	bls.n	8000d40 <__udivmoddi4+0x1d0>
 8000d2e:	eb1c 0404 	adds.w	r4, ip, r4
 8000d32:	f103 30ff 	add.w	r0, r3, #4294967295
 8000d36:	d266      	bcs.n	8000e06 <__udivmoddi4+0x296>
 8000d38:	45a6      	cmp	lr, r4
 8000d3a:	d964      	bls.n	8000e06 <__udivmoddi4+0x296>
 8000d3c:	3b02      	subs	r3, #2
 8000d3e:	4464      	add	r4, ip
 8000d40:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000d44:	fba0 8302 	umull	r8, r3, r0, r2
 8000d48:	eba4 040e 	sub.w	r4, r4, lr
 8000d4c:	429c      	cmp	r4, r3
 8000d4e:	46c6      	mov	lr, r8
 8000d50:	461e      	mov	r6, r3
 8000d52:	d350      	bcc.n	8000df6 <__udivmoddi4+0x286>
 8000d54:	d04d      	beq.n	8000df2 <__udivmoddi4+0x282>
 8000d56:	b155      	cbz	r5, 8000d6e <__udivmoddi4+0x1fe>
 8000d58:	ebba 030e 	subs.w	r3, sl, lr
 8000d5c:	eb64 0406 	sbc.w	r4, r4, r6
 8000d60:	fa04 f707 	lsl.w	r7, r4, r7
 8000d64:	40cb      	lsrs	r3, r1
 8000d66:	431f      	orrs	r7, r3
 8000d68:	40cc      	lsrs	r4, r1
 8000d6a:	e9c5 7400 	strd	r7, r4, [r5]
 8000d6e:	2100      	movs	r1, #0
 8000d70:	e751      	b.n	8000c16 <__udivmoddi4+0xa6>
 8000d72:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d76:	f1c2 0320 	rsb	r3, r2, #32
 8000d7a:	40d9      	lsrs	r1, r3
 8000d7c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d80:	fa20 f303 	lsr.w	r3, r0, r3
 8000d84:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d88:	fbb1 f0f8 	udiv	r0, r1, r8
 8000d8c:	fb08 1110 	mls	r1, r8, r0, r1
 8000d90:	4094      	lsls	r4, r2
 8000d92:	431c      	orrs	r4, r3
 8000d94:	fa1f f78c 	uxth.w	r7, ip
 8000d98:	0c23      	lsrs	r3, r4, #16
 8000d9a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d9e:	fb00 f107 	mul.w	r1, r0, r7
 8000da2:	4299      	cmp	r1, r3
 8000da4:	d908      	bls.n	8000db8 <__udivmoddi4+0x248>
 8000da6:	eb1c 0303 	adds.w	r3, ip, r3
 8000daa:	f100 36ff 	add.w	r6, r0, #4294967295
 8000dae:	d22c      	bcs.n	8000e0a <__udivmoddi4+0x29a>
 8000db0:	4299      	cmp	r1, r3
 8000db2:	d92a      	bls.n	8000e0a <__udivmoddi4+0x29a>
 8000db4:	3802      	subs	r0, #2
 8000db6:	4463      	add	r3, ip
 8000db8:	1a5b      	subs	r3, r3, r1
 8000dba:	fbb3 f1f8 	udiv	r1, r3, r8
 8000dbe:	fb08 3311 	mls	r3, r8, r1, r3
 8000dc2:	b2a4      	uxth	r4, r4
 8000dc4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dc8:	fb01 f307 	mul.w	r3, r1, r7
 8000dcc:	42a3      	cmp	r3, r4
 8000dce:	d908      	bls.n	8000de2 <__udivmoddi4+0x272>
 8000dd0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd4:	f101 36ff 	add.w	r6, r1, #4294967295
 8000dd8:	d213      	bcs.n	8000e02 <__udivmoddi4+0x292>
 8000dda:	42a3      	cmp	r3, r4
 8000ddc:	d911      	bls.n	8000e02 <__udivmoddi4+0x292>
 8000dde:	3902      	subs	r1, #2
 8000de0:	4464      	add	r4, ip
 8000de2:	1ae4      	subs	r4, r4, r3
 8000de4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000de8:	e73b      	b.n	8000c62 <__udivmoddi4+0xf2>
 8000dea:	4604      	mov	r4, r0
 8000dec:	e6f2      	b.n	8000bd4 <__udivmoddi4+0x64>
 8000dee:	4608      	mov	r0, r1
 8000df0:	e708      	b.n	8000c04 <__udivmoddi4+0x94>
 8000df2:	45c2      	cmp	sl, r8
 8000df4:	d2af      	bcs.n	8000d56 <__udivmoddi4+0x1e6>
 8000df6:	ebb8 0e02 	subs.w	lr, r8, r2
 8000dfa:	eb63 060c 	sbc.w	r6, r3, ip
 8000dfe:	3801      	subs	r0, #1
 8000e00:	e7a9      	b.n	8000d56 <__udivmoddi4+0x1e6>
 8000e02:	4631      	mov	r1, r6
 8000e04:	e7ed      	b.n	8000de2 <__udivmoddi4+0x272>
 8000e06:	4603      	mov	r3, r0
 8000e08:	e79a      	b.n	8000d40 <__udivmoddi4+0x1d0>
 8000e0a:	4630      	mov	r0, r6
 8000e0c:	e7d4      	b.n	8000db8 <__udivmoddi4+0x248>
 8000e0e:	46b0      	mov	r8, r6
 8000e10:	e781      	b.n	8000d16 <__udivmoddi4+0x1a6>
 8000e12:	4463      	add	r3, ip
 8000e14:	3802      	subs	r0, #2
 8000e16:	e74f      	b.n	8000cb8 <__udivmoddi4+0x148>
 8000e18:	4606      	mov	r6, r0
 8000e1a:	4623      	mov	r3, r4
 8000e1c:	4608      	mov	r0, r1
 8000e1e:	e711      	b.n	8000c44 <__udivmoddi4+0xd4>
 8000e20:	3e02      	subs	r6, #2
 8000e22:	4463      	add	r3, ip
 8000e24:	e732      	b.n	8000c8c <__udivmoddi4+0x11c>
 8000e26:	bf00      	nop

08000e28 <__aeabi_idiv0>:
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop

08000e2c <spi_write_array>:
 * @param len length of the data array
 * @param data pointer to the data array
 */

static inline void spi_write_array(uint8_t len, uint8_t data[])
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b082      	sub	sp, #8
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	4603      	mov	r3, r0
 8000e34:	6039      	str	r1, [r7, #0]
 8000e36:	71fb      	strb	r3, [r7, #7]
  HAL_SPI_Transmit(&hspi3, data, len, HAL_MAX_DELAY);
 8000e38:	79fb      	ldrb	r3, [r7, #7]
 8000e3a:	b29a      	uxth	r2, r3
 8000e3c:	f04f 33ff 	mov.w	r3, #4294967295
 8000e40:	6839      	ldr	r1, [r7, #0]
 8000e42:	4803      	ldr	r0, [pc, #12]	@ (8000e50 <spi_write_array+0x24>)
 8000e44:	f005 fcd5 	bl	80067f2 <HAL_SPI_Transmit>
}
 8000e48:	bf00      	nop
 8000e4a:	3708      	adds	r7, #8
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bd80      	pop	{r7, pc}
 8000e50:	2000055c 	.word	0x2000055c

08000e54 <spi_write_read>:
 * @param tx_len length of the data array to be transmitted
 * @param rx_data pointer to the data array to be received
 * @param rx_len length of the data array to be received
 */
static inline void spi_write_read(uint8_t tx_Data[], uint8_t tx_len, uint8_t *rx_data, uint8_t rx_len)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b084      	sub	sp, #16
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	60f8      	str	r0, [r7, #12]
 8000e5c:	607a      	str	r2, [r7, #4]
 8000e5e:	461a      	mov	r2, r3
 8000e60:	460b      	mov	r3, r1
 8000e62:	72fb      	strb	r3, [r7, #11]
 8000e64:	4613      	mov	r3, r2
 8000e66:	72bb      	strb	r3, [r7, #10]
  HAL_SPI_Transmit(&hspi3, tx_Data, tx_len, HAL_MAX_DELAY);
 8000e68:	7afb      	ldrb	r3, [r7, #11]
 8000e6a:	b29a      	uxth	r2, r3
 8000e6c:	f04f 33ff 	mov.w	r3, #4294967295
 8000e70:	68f9      	ldr	r1, [r7, #12]
 8000e72:	4807      	ldr	r0, [pc, #28]	@ (8000e90 <spi_write_read+0x3c>)
 8000e74:	f005 fcbd 	bl	80067f2 <HAL_SPI_Transmit>
  HAL_SPI_Receive(&hspi3, rx_data, rx_len, HAL_MAX_DELAY);
 8000e78:	7abb      	ldrb	r3, [r7, #10]
 8000e7a:	b29a      	uxth	r2, r3
 8000e7c:	f04f 33ff 	mov.w	r3, #4294967295
 8000e80:	6879      	ldr	r1, [r7, #4]
 8000e82:	4803      	ldr	r0, [pc, #12]	@ (8000e90 <spi_write_read+0x3c>)
 8000e84:	f005 fdf8 	bl	8006a78 <HAL_SPI_Receive>

}
 8000e88:	bf00      	nop
 8000e8a:	3710      	adds	r7, #16
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd80      	pop	{r7, pc}
 8000e90:	2000055c 	.word	0x2000055c

08000e94 <LTC6811_initialize>:
uint8_t wakeup = 0x00;

/*@brief Initializes all command variables
 */
void LTC6811_initialize()
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b082      	sub	sp, #8
 8000e98:	af02      	add	r7, sp, #8
  set_adc(MD_NORMAL, DCP_DISABLED, CELL_CH_ALL, AUX_CH_ALL, CHST_SC);
 8000e9a:	2301      	movs	r3, #1
 8000e9c:	9300      	str	r3, [sp, #0]
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	2100      	movs	r1, #0
 8000ea4:	2002      	movs	r0, #2
 8000ea6:	f000 f81f 	bl	8000ee8 <set_adc>
  //set_selftest(MD_NORMAL, ST_1);
}
 8000eaa:	bf00      	nop
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}

08000eb0 <wakeup_idle>:

void wakeup_idle()
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000eba:	4808      	ldr	r0, [pc, #32]	@ (8000edc <wakeup_idle+0x2c>)
 8000ebc:	f003 fd9d 	bl	80049fa <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 8000ec0:	2301      	movs	r3, #1
 8000ec2:	2201      	movs	r2, #1
 8000ec4:	4906      	ldr	r1, [pc, #24]	@ (8000ee0 <wakeup_idle+0x30>)
 8000ec6:	4807      	ldr	r0, [pc, #28]	@ (8000ee4 <wakeup_idle+0x34>)
 8000ec8:	f005 fc93 	bl	80067f2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 8000ecc:	2201      	movs	r2, #1
 8000ece:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000ed2:	4802      	ldr	r0, [pc, #8]	@ (8000edc <wakeup_idle+0x2c>)
 8000ed4:	f003 fd91 	bl	80049fa <HAL_GPIO_WritePin>
}
 8000ed8:	bf00      	nop
 8000eda:	bd80      	pop	{r7, pc}
 8000edc:	40020000 	.word	0x40020000
 8000ee0:	200003b2 	.word	0x200003b2
 8000ee4:	2000055c 	.word	0x2000055c

08000ee8 <set_adc>:
			|-----------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
			|ADCV:	    |   0   |   1   | MD[1] | MD[2] |   1   |   1   |  DCP  |   0   | CH[2] | CH[1] | CH[0] |
			|ADAX:	    |   1   |   0   | MD[1] | MD[2] |   1   |   1   |  DCP  |   0   | CHG[2]| CHG[1]| CHG[0]|
 ******************************************************************************************************************/
void set_adc(uint8_t MD, uint8_t DCP, uint8_t CH, uint8_t CHG, uint8_t CHST)
{
 8000ee8:	b490      	push	{r4, r7}
 8000eea:	b084      	sub	sp, #16
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	4604      	mov	r4, r0
 8000ef0:	4608      	mov	r0, r1
 8000ef2:	4611      	mov	r1, r2
 8000ef4:	461a      	mov	r2, r3
 8000ef6:	4623      	mov	r3, r4
 8000ef8:	71fb      	strb	r3, [r7, #7]
 8000efa:	4603      	mov	r3, r0
 8000efc:	71bb      	strb	r3, [r7, #6]
 8000efe:	460b      	mov	r3, r1
 8000f00:	717b      	strb	r3, [r7, #5]
 8000f02:	4613      	mov	r3, r2
 8000f04:	713b      	strb	r3, [r7, #4]
  uint8_t md_bits;

  md_bits = (MD & 0x02) >> 1;
 8000f06:	79fb      	ldrb	r3, [r7, #7]
 8000f08:	105b      	asrs	r3, r3, #1
 8000f0a:	b2db      	uxtb	r3, r3
 8000f0c:	f003 0301 	and.w	r3, r3, #1
 8000f10:	73fb      	strb	r3, [r7, #15]
  ADCV[0] = md_bits | 0x02;
 8000f12:	7bfb      	ldrb	r3, [r7, #15]
 8000f14:	f043 0302 	orr.w	r3, r3, #2
 8000f18:	b2da      	uxtb	r2, r3
 8000f1a:	4b18      	ldr	r3, [pc, #96]	@ (8000f7c <set_adc+0x94>)
 8000f1c:	701a      	strb	r2, [r3, #0]
  md_bits = (MD & 0x01) << 7;
 8000f1e:	79fb      	ldrb	r3, [r7, #7]
 8000f20:	01db      	lsls	r3, r3, #7
 8000f22:	73fb      	strb	r3, [r7, #15]
  ADCV[1] = md_bits | 0x60 | (DCP << 4) | CH;
 8000f24:	79bb      	ldrb	r3, [r7, #6]
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	b2da      	uxtb	r2, r3
 8000f2a:	7bfb      	ldrb	r3, [r7, #15]
 8000f2c:	4313      	orrs	r3, r2
 8000f2e:	b2da      	uxtb	r2, r3
 8000f30:	797b      	ldrb	r3, [r7, #5]
 8000f32:	4313      	orrs	r3, r2
 8000f34:	b2db      	uxtb	r3, r3
 8000f36:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000f3a:	b2da      	uxtb	r2, r3
 8000f3c:	4b0f      	ldr	r3, [pc, #60]	@ (8000f7c <set_adc+0x94>)
 8000f3e:	705a      	strb	r2, [r3, #1]

  md_bits = (MD & 0x02) >> 1;
 8000f40:	79fb      	ldrb	r3, [r7, #7]
 8000f42:	105b      	asrs	r3, r3, #1
 8000f44:	b2db      	uxtb	r3, r3
 8000f46:	f003 0301 	and.w	r3, r3, #1
 8000f4a:	73fb      	strb	r3, [r7, #15]
  ADAX[0] = md_bits | 0x04;
 8000f4c:	7bfb      	ldrb	r3, [r7, #15]
 8000f4e:	f043 0304 	orr.w	r3, r3, #4
 8000f52:	b2da      	uxtb	r2, r3
 8000f54:	4b0a      	ldr	r3, [pc, #40]	@ (8000f80 <set_adc+0x98>)
 8000f56:	701a      	strb	r2, [r3, #0]
  md_bits = (MD & 0x01) << 7;
 8000f58:	79fb      	ldrb	r3, [r7, #7]
 8000f5a:	01db      	lsls	r3, r3, #7
 8000f5c:	73fb      	strb	r3, [r7, #15]
  ADAX[1] = md_bits | 0x60 | CHG;
 8000f5e:	7bfa      	ldrb	r2, [r7, #15]
 8000f60:	793b      	ldrb	r3, [r7, #4]
 8000f62:	4313      	orrs	r3, r2
 8000f64:	b2db      	uxtb	r3, r3
 8000f66:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000f6a:	b2da      	uxtb	r2, r3
 8000f6c:	4b04      	ldr	r3, [pc, #16]	@ (8000f80 <set_adc+0x98>)
 8000f6e:	705a      	strb	r2, [r3, #1]
  md_bits = (MD & 0x02) >> 1;
  ADSTAT[0] = md_bits | 0x04;
  md_bits = (MD & 0x01) << 7;
  ADSTAT[1] = md_bits | 0x68 | CHST;
  */
}
 8000f70:	bf00      	nop
 8000f72:	3710      	adds	r7, #16
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bc90      	pop	{r4, r7}
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop
 8000f7c:	200003ac 	.word	0x200003ac
 8000f80:	200003b0 	.word	0x200003b0

08000f84 <LTC6811_adcv>:
 | CH     | Determines which cell channels are converted |
 | DCP    | Determines if Discharge is Permitted	     |

***********************************************************************************************/
void LTC6811_adcv()
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
	uint8_t cmd[4];
	uint16_t temp_pec;
	//1
	cmd[0] = ADCV[0];
 8000f8a:	4b1b      	ldr	r3, [pc, #108]	@ (8000ff8 <LTC6811_adcv+0x74>)
 8000f8c:	781b      	ldrb	r3, [r3, #0]
 8000f8e:	703b      	strb	r3, [r7, #0]
	cmd[1] = ADCV[1];
 8000f90:	4b19      	ldr	r3, [pc, #100]	@ (8000ff8 <LTC6811_adcv+0x74>)
 8000f92:	785b      	ldrb	r3, [r3, #1]
 8000f94:	707b      	strb	r3, [r7, #1]
	//2
	temp_pec = pec15_calc(2, ADCV);
 8000f96:	4918      	ldr	r1, [pc, #96]	@ (8000ff8 <LTC6811_adcv+0x74>)
 8000f98:	2002      	movs	r0, #2
 8000f9a:	f000 facb 	bl	8001534 <pec15_calc>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	80fb      	strh	r3, [r7, #6]
	cmd[2] = (uint8_t)(temp_pec >> 8);
 8000fa2:	88fb      	ldrh	r3, [r7, #6]
 8000fa4:	0a1b      	lsrs	r3, r3, #8
 8000fa6:	b29b      	uxth	r3, r3
 8000fa8:	b2db      	uxtb	r3, r3
 8000faa:	70bb      	strb	r3, [r7, #2]
	cmd[3] = (uint8_t)(temp_pec);
 8000fac:	88fb      	ldrh	r3, [r7, #6]
 8000fae:	b2db      	uxtb	r3, r3
 8000fb0:	70fb      	strb	r3, [r7, #3]
	//3
	wakeup_idle();
 8000fb2:	f7ff ff7d 	bl	8000eb0 <wakeup_idle>
	//4
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000fbc:	480f      	ldr	r0, [pc, #60]	@ (8000ffc <LTC6811_adcv+0x78>)
 8000fbe:	f003 fd1c 	bl	80049fa <HAL_GPIO_WritePin>
	spi_write_array(4, cmd);
 8000fc2:	463b      	mov	r3, r7
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	2004      	movs	r0, #4
 8000fc8:	f7ff ff30 	bl	8000e2c <spi_write_array>
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 8000fcc:	2201      	movs	r2, #1
 8000fce:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000fd2:	480a      	ldr	r0, [pc, #40]	@ (8000ffc <LTC6811_adcv+0x78>)
 8000fd4:	f003 fd11 	bl	80049fa <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 8000fd8:	2301      	movs	r3, #1
 8000fda:	2201      	movs	r2, #1
 8000fdc:	4908      	ldr	r1, [pc, #32]	@ (8001000 <LTC6811_adcv+0x7c>)
 8000fde:	4809      	ldr	r0, [pc, #36]	@ (8001004 <LTC6811_adcv+0x80>)
 8000fe0:	f005 fc07 	bl	80067f2 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 8000fe4:	2301      	movs	r3, #1
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	4905      	ldr	r1, [pc, #20]	@ (8001000 <LTC6811_adcv+0x7c>)
 8000fea:	4806      	ldr	r0, [pc, #24]	@ (8001004 <LTC6811_adcv+0x80>)
 8000fec:	f005 fc01 	bl	80067f2 <HAL_SPI_Transmit>
}
 8000ff0:	bf00      	nop
 8000ff2:	3708      	adds	r7, #8
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}
 8000ff8:	200003ac 	.word	0x200003ac
 8000ffc:	40020000 	.word	0x40020000
 8001000:	200003b2 	.word	0x200003b2
 8001004:	2000055c 	.word	0x2000055c

08001008 <LTC6811_adax>:
 | MD     | Determines the filter corner of the ADC      |
 | CHG    | Determines which GPIO channels are converted |

*********************************************************************************************************/
void LTC6811_adax()
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b082      	sub	sp, #8
 800100c:	af00      	add	r7, sp, #0
	uint8_t cmd[4];
	uint16_t temp_pec;

	//1
	cmd[0] = ADAX[0];
 800100e:	4b1b      	ldr	r3, [pc, #108]	@ (800107c <LTC6811_adax+0x74>)
 8001010:	781b      	ldrb	r3, [r3, #0]
 8001012:	703b      	strb	r3, [r7, #0]
	cmd[1] = ADAX[1];
 8001014:	4b19      	ldr	r3, [pc, #100]	@ (800107c <LTC6811_adax+0x74>)
 8001016:	785b      	ldrb	r3, [r3, #1]
 8001018:	707b      	strb	r3, [r7, #1]
	//2
	temp_pec = pec15_calc(2, ADAX);
 800101a:	4918      	ldr	r1, [pc, #96]	@ (800107c <LTC6811_adax+0x74>)
 800101c:	2002      	movs	r0, #2
 800101e:	f000 fa89 	bl	8001534 <pec15_calc>
 8001022:	4603      	mov	r3, r0
 8001024:	80fb      	strh	r3, [r7, #6]
	cmd[2] = (uint8_t)(temp_pec >> 8);
 8001026:	88fb      	ldrh	r3, [r7, #6]
 8001028:	0a1b      	lsrs	r3, r3, #8
 800102a:	b29b      	uxth	r3, r3
 800102c:	b2db      	uxtb	r3, r3
 800102e:	70bb      	strb	r3, [r7, #2]
	cmd[3] = (uint8_t)(temp_pec);
 8001030:	88fb      	ldrh	r3, [r7, #6]
 8001032:	b2db      	uxtb	r3, r3
 8001034:	70fb      	strb	r3, [r7, #3]
	//3
	wakeup_idle();
 8001036:	f7ff ff3b 	bl	8000eb0 <wakeup_idle>
	//4
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 800103a:	2200      	movs	r2, #0
 800103c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001040:	480f      	ldr	r0, [pc, #60]	@ (8001080 <LTC6811_adax+0x78>)
 8001042:	f003 fcda 	bl	80049fa <HAL_GPIO_WritePin>
	spi_write_array(4, cmd);
 8001046:	463b      	mov	r3, r7
 8001048:	4619      	mov	r1, r3
 800104a:	2004      	movs	r0, #4
 800104c:	f7ff feee 	bl	8000e2c <spi_write_array>
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 8001050:	2201      	movs	r2, #1
 8001052:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001056:	480a      	ldr	r0, [pc, #40]	@ (8001080 <LTC6811_adax+0x78>)
 8001058:	f003 fccf 	bl	80049fa <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 800105c:	2301      	movs	r3, #1
 800105e:	2201      	movs	r2, #1
 8001060:	4908      	ldr	r1, [pc, #32]	@ (8001084 <LTC6811_adax+0x7c>)
 8001062:	4809      	ldr	r0, [pc, #36]	@ (8001088 <LTC6811_adax+0x80>)
 8001064:	f005 fbc5 	bl	80067f2 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 8001068:	2301      	movs	r3, #1
 800106a:	2201      	movs	r2, #1
 800106c:	4905      	ldr	r1, [pc, #20]	@ (8001084 <LTC6811_adax+0x7c>)
 800106e:	4806      	ldr	r0, [pc, #24]	@ (8001088 <LTC6811_adax+0x80>)
 8001070:	f005 fbbf 	bl	80067f2 <HAL_SPI_Transmit>
}
 8001074:	bf00      	nop
 8001076:	3708      	adds	r7, #8
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}
 800107c:	200003b0 	.word	0x200003b0
 8001080:	40020000 	.word	0x40020000
 8001084:	200003b2 	.word	0x200003b2
 8001088:	2000055c 	.word	0x2000055c

0800108c <LTC6811_wrcfg>:


void LTC6811_wrcfg(uint8_t config [][6])

{
 800108c:	b580      	push	{r7, lr}
 800108e:	b088      	sub	sp, #32
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
	uint16_t temp_pec;
	uint8_t current_ic;
	uint8_t WRCFG_index = 4;
 8001094:	2304      	movs	r3, #4
 8001096:	77bb      	strb	r3, [r7, #30]

	uint8_t WRCFG[CMD_LEN];

	for(current_ic = 0; current_ic < NUM_STACK; current_ic++)
 8001098:	2300      	movs	r3, #0
 800109a:	77fb      	strb	r3, [r7, #31]
 800109c:	e03f      	b.n	800111e <LTC6811_wrcfg+0x92>
	{
		for(uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 800109e:	2300      	movs	r3, #0
 80010a0:	777b      	strb	r3, [r7, #29]
 80010a2:	e014      	b.n	80010ce <LTC6811_wrcfg+0x42>
		{
			WRCFG[WRCFG_index] = config[current_ic][current_byte];
 80010a4:	7ffa      	ldrb	r2, [r7, #31]
 80010a6:	4613      	mov	r3, r2
 80010a8:	005b      	lsls	r3, r3, #1
 80010aa:	4413      	add	r3, r2
 80010ac:	005b      	lsls	r3, r3, #1
 80010ae:	461a      	mov	r2, r3
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	1899      	adds	r1, r3, r2
 80010b4:	7f7a      	ldrb	r2, [r7, #29]
 80010b6:	7fbb      	ldrb	r3, [r7, #30]
 80010b8:	5c8a      	ldrb	r2, [r1, r2]
 80010ba:	3320      	adds	r3, #32
 80010bc:	443b      	add	r3, r7
 80010be:	f803 2c14 	strb.w	r2, [r3, #-20]
			WRCFG_index++;
 80010c2:	7fbb      	ldrb	r3, [r7, #30]
 80010c4:	3301      	adds	r3, #1
 80010c6:	77bb      	strb	r3, [r7, #30]
		for(uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 80010c8:	7f7b      	ldrb	r3, [r7, #29]
 80010ca:	3301      	adds	r3, #1
 80010cc:	777b      	strb	r3, [r7, #29]
 80010ce:	7f7b      	ldrb	r3, [r7, #29]
 80010d0:	2b05      	cmp	r3, #5
 80010d2:	d9e7      	bls.n	80010a4 <LTC6811_wrcfg+0x18>
		}

		temp_pec = (uint16_t)pec15_calc(BYTES_IN_REG, &config[current_ic][0]);
 80010d4:	7ffa      	ldrb	r2, [r7, #31]
 80010d6:	4613      	mov	r3, r2
 80010d8:	005b      	lsls	r3, r3, #1
 80010da:	4413      	add	r3, r2
 80010dc:	005b      	lsls	r3, r3, #1
 80010de:	461a      	mov	r2, r3
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	4413      	add	r3, r2
 80010e4:	4619      	mov	r1, r3
 80010e6:	2006      	movs	r0, #6
 80010e8:	f000 fa24 	bl	8001534 <pec15_calc>
 80010ec:	4603      	mov	r3, r0
 80010ee:	837b      	strh	r3, [r7, #26]
		WRCFG[WRCFG_index] = (uint8_t)(temp_pec >> 8);
 80010f0:	8b7b      	ldrh	r3, [r7, #26]
 80010f2:	0a1b      	lsrs	r3, r3, #8
 80010f4:	b29a      	uxth	r2, r3
 80010f6:	7fbb      	ldrb	r3, [r7, #30]
 80010f8:	b2d2      	uxtb	r2, r2
 80010fa:	3320      	adds	r3, #32
 80010fc:	443b      	add	r3, r7
 80010fe:	f803 2c14 	strb.w	r2, [r3, #-20]
		WRCFG[WRCFG_index + 1] = (uint8_t)temp_pec;
 8001102:	7fbb      	ldrb	r3, [r7, #30]
 8001104:	3301      	adds	r3, #1
 8001106:	8b7a      	ldrh	r2, [r7, #26]
 8001108:	b2d2      	uxtb	r2, r2
 800110a:	3320      	adds	r3, #32
 800110c:	443b      	add	r3, r7
 800110e:	f803 2c14 	strb.w	r2, [r3, #-20]
		WRCFG_index += 2;
 8001112:	7fbb      	ldrb	r3, [r7, #30]
 8001114:	3302      	adds	r3, #2
 8001116:	77bb      	strb	r3, [r7, #30]
	for(current_ic = 0; current_ic < NUM_STACK; current_ic++)
 8001118:	7ffb      	ldrb	r3, [r7, #31]
 800111a:	3301      	adds	r3, #1
 800111c:	77fb      	strb	r3, [r7, #31]
 800111e:	7ffb      	ldrb	r3, [r7, #31]
 8001120:	2b00      	cmp	r3, #0
 8001122:	d0bc      	beq.n	800109e <LTC6811_wrcfg+0x12>
	}

	wakeup_idle();
 8001124:	f7ff fec4 	bl	8000eb0 <wakeup_idle>

	for(current_ic = 0; current_ic < NUM_STACK; current_ic++)
 8001128:	2300      	movs	r3, #0
 800112a:	77fb      	strb	r3, [r7, #31]
 800112c:	e042      	b.n	80011b4 <LTC6811_wrcfg+0x128>
	{
	    WRCFG[0] = 0x80 + (current_ic << 3); //Setting address
 800112e:	7ffb      	ldrb	r3, [r7, #31]
 8001130:	00db      	lsls	r3, r3, #3
 8001132:	b2db      	uxtb	r3, r3
 8001134:	3b80      	subs	r3, #128	@ 0x80
 8001136:	b2db      	uxtb	r3, r3
 8001138:	733b      	strb	r3, [r7, #12]
	    WRCFG[1] = 0x01;
 800113a:	2301      	movs	r3, #1
 800113c:	737b      	strb	r3, [r7, #13]
	    temp_pec = pec15_calc(2, WRCFG);
 800113e:	f107 030c 	add.w	r3, r7, #12
 8001142:	4619      	mov	r1, r3
 8001144:	2002      	movs	r0, #2
 8001146:	f000 f9f5 	bl	8001534 <pec15_calc>
 800114a:	4603      	mov	r3, r0
 800114c:	837b      	strh	r3, [r7, #26]
	    WRCFG[2] = (uint8_t)(temp_pec >> 8);
 800114e:	8b7b      	ldrh	r3, [r7, #26]
 8001150:	0a1b      	lsrs	r3, r3, #8
 8001152:	b29b      	uxth	r3, r3
 8001154:	b2db      	uxtb	r3, r3
 8001156:	73bb      	strb	r3, [r7, #14]
	    WRCFG[3] = (uint8_t)(temp_pec);
 8001158:	8b7b      	ldrh	r3, [r7, #26]
 800115a:	b2db      	uxtb	r3, r3
 800115c:	73fb      	strb	r3, [r7, #15]
		HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 800115e:	2200      	movs	r2, #0
 8001160:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001164:	4817      	ldr	r0, [pc, #92]	@ (80011c4 <LTC6811_wrcfg+0x138>)
 8001166:	f003 fc48 	bl	80049fa <HAL_GPIO_WritePin>
		spi_write_array(4, WRCFG);
 800116a:	f107 030c 	add.w	r3, r7, #12
 800116e:	4619      	mov	r1, r3
 8001170:	2004      	movs	r0, #4
 8001172:	f7ff fe5b 	bl	8000e2c <spi_write_array>
		spi_write_array(8, &WRCFG[4 + (8 * current_ic)]);
 8001176:	7ffb      	ldrb	r3, [r7, #31]
 8001178:	00db      	lsls	r3, r3, #3
 800117a:	3304      	adds	r3, #4
 800117c:	f107 020c 	add.w	r2, r7, #12
 8001180:	4413      	add	r3, r2
 8001182:	4619      	mov	r1, r3
 8001184:	2008      	movs	r0, #8
 8001186:	f7ff fe51 	bl	8000e2c <spi_write_array>
		HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 800118a:	2201      	movs	r2, #1
 800118c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001190:	480c      	ldr	r0, [pc, #48]	@ (80011c4 <LTC6811_wrcfg+0x138>)
 8001192:	f003 fc32 	bl	80049fa <HAL_GPIO_WritePin>


		HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 8001196:	2301      	movs	r3, #1
 8001198:	2201      	movs	r2, #1
 800119a:	490b      	ldr	r1, [pc, #44]	@ (80011c8 <LTC6811_wrcfg+0x13c>)
 800119c:	480b      	ldr	r0, [pc, #44]	@ (80011cc <LTC6811_wrcfg+0x140>)
 800119e:	f005 fb28 	bl	80067f2 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 80011a2:	2301      	movs	r3, #1
 80011a4:	2201      	movs	r2, #1
 80011a6:	4908      	ldr	r1, [pc, #32]	@ (80011c8 <LTC6811_wrcfg+0x13c>)
 80011a8:	4808      	ldr	r0, [pc, #32]	@ (80011cc <LTC6811_wrcfg+0x140>)
 80011aa:	f005 fb22 	bl	80067f2 <HAL_SPI_Transmit>
	for(current_ic = 0; current_ic < NUM_STACK; current_ic++)
 80011ae:	7ffb      	ldrb	r3, [r7, #31]
 80011b0:	3301      	adds	r3, #1
 80011b2:	77fb      	strb	r3, [r7, #31]
 80011b4:	7ffb      	ldrb	r3, [r7, #31]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d0b9      	beq.n	800112e <LTC6811_wrcfg+0xa2>

	}
}
 80011ba:	bf00      	nop
 80011bc:	bf00      	nop
 80011be:	3720      	adds	r7, #32
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	40020000 	.word	0x40020000
 80011c8:	200003b2 	.word	0x200003b2
 80011cc:	2000055c 	.word	0x2000055c

080011d0 <LTC6811_rdcv>:
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
}
*/

uint8_t LTC6811_rdcv(uint8_t reg, uint16_t cell_codes[][12])
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b088      	sub	sp, #32
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	4603      	mov	r3, r0
 80011d8:	6039      	str	r1, [r7, #0]
 80011da:	71fb      	strb	r3, [r7, #7]
	uint8_t pec_error = 0; //pec Error wenn -1
 80011dc:	2300      	movs	r3, #0
 80011de:	77fb      	strb	r3, [r7, #31]
	uint16_t received_pec;
	uint16_t data_pec;
	uint8_t data_counter = 0;
 80011e0:	2300      	movs	r3, #0
 80011e2:	77bb      	strb	r3, [r7, #30]

	uint8_t cell_data[NUM_RX_BYT * NUM_STACK];

	for(uint8_t cell_reg = 1; cell_reg < 5; cell_reg++)	//executes once for each of the LTC6804 cell voltage registers
 80011e4:	2301      	movs	r3, #1
 80011e6:	777b      	strb	r3, [r7, #29]
 80011e8:	e066      	b.n	80012b8 <LTC6811_rdcv+0xe8>
	{
		data_counter = 0;
 80011ea:	2300      	movs	r3, #0
 80011ec:	77bb      	strb	r3, [r7, #30]
		LTC6811_rdcv_reg(cell_reg, NUM_STACK, cell_data);
 80011ee:	f107 020c 	add.w	r2, r7, #12
 80011f2:	7f7b      	ldrb	r3, [r7, #29]
 80011f4:	2101      	movs	r1, #1
 80011f6:	4618      	mov	r0, r3
 80011f8:	f000 f866 	bl	80012c8 <LTC6811_rdcv_reg>

		for(uint8_t current_ic = 0; current_ic < NUM_STACK; current_ic++)	// executes for every LTC6804 in the stack.
 80011fc:	2300      	movs	r3, #0
 80011fe:	773b      	strb	r3, [r7, #28]
 8001200:	e054      	b.n	80012ac <LTC6811_rdcv+0xdc>
		{
			 // current_ic is used as an IC counter
			for(uint8_t current_cell = 0; current_cell < CELL_IN_REG; current_cell++)	// This loop parses the read back data. Loops once for each cell voltages in the register
 8001202:	2300      	movs	r3, #0
 8001204:	76fb      	strb	r3, [r7, #27]
 8001206:	e028      	b.n	800125a <LTC6811_rdcv+0x8a>
			{
				uint16_t parsed_cell = cell_data[data_counter] | (cell_data[data_counter + 1] << 8);
 8001208:	7fbb      	ldrb	r3, [r7, #30]
 800120a:	3320      	adds	r3, #32
 800120c:	443b      	add	r3, r7
 800120e:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8001212:	b21a      	sxth	r2, r3
 8001214:	7fbb      	ldrb	r3, [r7, #30]
 8001216:	3301      	adds	r3, #1
 8001218:	3320      	adds	r3, #32
 800121a:	443b      	add	r3, r7
 800121c:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8001220:	021b      	lsls	r3, r3, #8
 8001222:	b21b      	sxth	r3, r3
 8001224:	4313      	orrs	r3, r2
 8001226:	b21b      	sxth	r3, r3
 8001228:	82bb      	strh	r3, [r7, #20]
				cell_codes[current_ic][current_cell + ((cell_reg - 1) * CELL_IN_REG)] = parsed_cell;
 800122a:	7f3a      	ldrb	r2, [r7, #28]
 800122c:	4613      	mov	r3, r2
 800122e:	005b      	lsls	r3, r3, #1
 8001230:	4413      	add	r3, r2
 8001232:	00db      	lsls	r3, r3, #3
 8001234:	461a      	mov	r2, r3
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	1899      	adds	r1, r3, r2
 800123a:	7ef8      	ldrb	r0, [r7, #27]
 800123c:	7f7b      	ldrb	r3, [r7, #29]
 800123e:	1e5a      	subs	r2, r3, #1
 8001240:	4613      	mov	r3, r2
 8001242:	005b      	lsls	r3, r3, #1
 8001244:	4413      	add	r3, r2
 8001246:	4403      	add	r3, r0
 8001248:	8aba      	ldrh	r2, [r7, #20]
 800124a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				data_counter = data_counter + 2;
 800124e:	7fbb      	ldrb	r3, [r7, #30]
 8001250:	3302      	adds	r3, #2
 8001252:	77bb      	strb	r3, [r7, #30]
			for(uint8_t current_cell = 0; current_cell < CELL_IN_REG; current_cell++)	// This loop parses the read back data. Loops once for each cell voltages in the register
 8001254:	7efb      	ldrb	r3, [r7, #27]
 8001256:	3301      	adds	r3, #1
 8001258:	76fb      	strb	r3, [r7, #27]
 800125a:	7efb      	ldrb	r3, [r7, #27]
 800125c:	2b02      	cmp	r3, #2
 800125e:	d9d3      	bls.n	8001208 <LTC6811_rdcv+0x38>
			}
			received_pec = (cell_data[data_counter] << 8) + cell_data[data_counter + 1];
 8001260:	7fbb      	ldrb	r3, [r7, #30]
 8001262:	3320      	adds	r3, #32
 8001264:	443b      	add	r3, r7
 8001266:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 800126a:	021b      	lsls	r3, r3, #8
 800126c:	b29b      	uxth	r3, r3
 800126e:	7fba      	ldrb	r2, [r7, #30]
 8001270:	3201      	adds	r2, #1
 8001272:	3220      	adds	r2, #32
 8001274:	443a      	add	r2, r7
 8001276:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 800127a:	4413      	add	r3, r2
 800127c:	833b      	strh	r3, [r7, #24]
			data_pec = pec15_calc(BYTES_IN_REG, &cell_data[current_ic * NUM_RX_BYT]);
 800127e:	7f3b      	ldrb	r3, [r7, #28]
 8001280:	00db      	lsls	r3, r3, #3
 8001282:	f107 020c 	add.w	r2, r7, #12
 8001286:	4413      	add	r3, r2
 8001288:	4619      	mov	r1, r3
 800128a:	2006      	movs	r0, #6
 800128c:	f000 f952 	bl	8001534 <pec15_calc>
 8001290:	4603      	mov	r3, r0
 8001292:	82fb      	strh	r3, [r7, #22]
			if (received_pec != data_pec)
 8001294:	8b3a      	ldrh	r2, [r7, #24]
 8001296:	8afb      	ldrh	r3, [r7, #22]
 8001298:	429a      	cmp	r2, r3
 800129a:	d001      	beq.n	80012a0 <LTC6811_rdcv+0xd0>
			{
			  pec_error = -1;
 800129c:	23ff      	movs	r3, #255	@ 0xff
 800129e:	77fb      	strb	r3, [r7, #31]
			}
			data_counter = data_counter + 2;
 80012a0:	7fbb      	ldrb	r3, [r7, #30]
 80012a2:	3302      	adds	r3, #2
 80012a4:	77bb      	strb	r3, [r7, #30]
		for(uint8_t current_ic = 0; current_ic < NUM_STACK; current_ic++)	// executes for every LTC6804 in the stack.
 80012a6:	7f3b      	ldrb	r3, [r7, #28]
 80012a8:	3301      	adds	r3, #1
 80012aa:	773b      	strb	r3, [r7, #28]
 80012ac:	7f3b      	ldrb	r3, [r7, #28]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d0a7      	beq.n	8001202 <LTC6811_rdcv+0x32>
	for(uint8_t cell_reg = 1; cell_reg < 5; cell_reg++)	//executes once for each of the LTC6804 cell voltage registers
 80012b2:	7f7b      	ldrb	r3, [r7, #29]
 80012b4:	3301      	adds	r3, #1
 80012b6:	777b      	strb	r3, [r7, #29]
 80012b8:	7f7b      	ldrb	r3, [r7, #29]
 80012ba:	2b04      	cmp	r3, #4
 80012bc:	d995      	bls.n	80011ea <LTC6811_rdcv+0x1a>
		}
	}
	return(pec_error);
 80012be:	7ffb      	ldrb	r3, [r7, #31]
}
 80012c0:	4618      	mov	r0, r3
 80012c2:	3720      	adds	r7, #32
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}

080012c8 <LTC6811_rdcv_reg>:

void LTC6811_rdcv_reg(uint8_t reg, uint8_t nIC, uint8_t *data)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b084      	sub	sp, #16
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	4603      	mov	r3, r0
 80012d0:	603a      	str	r2, [r7, #0]
 80012d2:	71fb      	strb	r3, [r7, #7]
 80012d4:	460b      	mov	r3, r1
 80012d6:	71bb      	strb	r3, [r7, #6]
	uint8_t RDCV[4];
	uint16_t temp_pec;

	switch(reg){
 80012d8:	79fb      	ldrb	r3, [r7, #7]
 80012da:	3b01      	subs	r3, #1
 80012dc:	2b03      	cmp	r3, #3
 80012de:	d817      	bhi.n	8001310 <LTC6811_rdcv_reg+0x48>
 80012e0:	a201      	add	r2, pc, #4	@ (adr r2, 80012e8 <LTC6811_rdcv_reg+0x20>)
 80012e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012e6:	bf00      	nop
 80012e8:	080012f9 	.word	0x080012f9
 80012ec:	080012ff 	.word	0x080012ff
 80012f0:	08001305 	.word	0x08001305
 80012f4:	0800130b 	.word	0x0800130b
		case 1: RDCV[1] = 0x04; break;
 80012f8:	2304      	movs	r3, #4
 80012fa:	727b      	strb	r3, [r7, #9]
 80012fc:	e008      	b.n	8001310 <LTC6811_rdcv_reg+0x48>
		case 2: RDCV[1] = 0x06; break;
 80012fe:	2306      	movs	r3, #6
 8001300:	727b      	strb	r3, [r7, #9]
 8001302:	e005      	b.n	8001310 <LTC6811_rdcv_reg+0x48>
		case 3: RDCV[1] = 0x08; break;
 8001304:	2308      	movs	r3, #8
 8001306:	727b      	strb	r3, [r7, #9]
 8001308:	e002      	b.n	8001310 <LTC6811_rdcv_reg+0x48>
		case 4: RDCV[1] = 0x0a; break;
 800130a:	230a      	movs	r3, #10
 800130c:	727b      	strb	r3, [r7, #9]
 800130e:	bf00      	nop
	}

	wakeup_idle();
 8001310:	f7ff fdce 	bl	8000eb0 <wakeup_idle>

    //Register A-D = reg 1-4
    for(uint8_t current_ic = 0; current_ic < nIC; current_ic++)
 8001314:	2300      	movs	r3, #0
 8001316:	73fb      	strb	r3, [r7, #15]
 8001318:	e02f      	b.n	800137a <LTC6811_rdcv_reg+0xb2>
    {
    	RDCV[0] = 0x80 + (current_ic << 3);
 800131a:	7bfb      	ldrb	r3, [r7, #15]
 800131c:	00db      	lsls	r3, r3, #3
 800131e:	b2db      	uxtb	r3, r3
 8001320:	3b80      	subs	r3, #128	@ 0x80
 8001322:	b2db      	uxtb	r3, r3
 8001324:	723b      	strb	r3, [r7, #8]
        temp_pec = pec15_calc(2, RDCV);
 8001326:	f107 0308 	add.w	r3, r7, #8
 800132a:	4619      	mov	r1, r3
 800132c:	2002      	movs	r0, #2
 800132e:	f000 f901 	bl	8001534 <pec15_calc>
 8001332:	4603      	mov	r3, r0
 8001334:	81bb      	strh	r3, [r7, #12]
        RDCV[2] = (uint8_t)(temp_pec >> 8);
 8001336:	89bb      	ldrh	r3, [r7, #12]
 8001338:	0a1b      	lsrs	r3, r3, #8
 800133a:	b29b      	uxth	r3, r3
 800133c:	b2db      	uxtb	r3, r3
 800133e:	72bb      	strb	r3, [r7, #10]
        RDCV[3] = (uint8_t)(temp_pec);
 8001340:	89bb      	ldrh	r3, [r7, #12]
 8001342:	b2db      	uxtb	r3, r3
 8001344:	72fb      	strb	r3, [r7, #11]
        HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 8001346:	2200      	movs	r2, #0
 8001348:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800134c:	480f      	ldr	r0, [pc, #60]	@ (800138c <LTC6811_rdcv_reg+0xc4>)
 800134e:	f003 fb54 	bl	80049fa <HAL_GPIO_WritePin>
        spi_write_read(RDCV, 4, &data[current_ic * 8], 8);
 8001352:	7bfb      	ldrb	r3, [r7, #15]
 8001354:	00db      	lsls	r3, r3, #3
 8001356:	461a      	mov	r2, r3
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	441a      	add	r2, r3
 800135c:	f107 0008 	add.w	r0, r7, #8
 8001360:	2308      	movs	r3, #8
 8001362:	2104      	movs	r1, #4
 8001364:	f7ff fd76 	bl	8000e54 <spi_write_read>
        HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 8001368:	2201      	movs	r2, #1
 800136a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800136e:	4807      	ldr	r0, [pc, #28]	@ (800138c <LTC6811_rdcv_reg+0xc4>)
 8001370:	f003 fb43 	bl	80049fa <HAL_GPIO_WritePin>
    for(uint8_t current_ic = 0; current_ic < nIC; current_ic++)
 8001374:	7bfb      	ldrb	r3, [r7, #15]
 8001376:	3301      	adds	r3, #1
 8001378:	73fb      	strb	r3, [r7, #15]
 800137a:	7bfa      	ldrb	r2, [r7, #15]
 800137c:	79bb      	ldrb	r3, [r7, #6]
 800137e:	429a      	cmp	r2, r3
 8001380:	d3cb      	bcc.n	800131a <LTC6811_rdcv_reg+0x52>
    }
}
 8001382:	bf00      	nop
 8001384:	bf00      	nop
 8001386:	3710      	adds	r7, #16
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}
 800138c:	40020000 	.word	0x40020000

08001390 <LTC6811_rdaux>:

int8_t LTC6811_rdaux(uint8_t reg, uint16_t aux_codes[][6])
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b088      	sub	sp, #32
 8001394:	af00      	add	r7, sp, #0
 8001396:	4603      	mov	r3, r0
 8001398:	6039      	str	r1, [r7, #0]
 800139a:	71fb      	strb	r3, [r7, #7]
	uint8_t pec_error = 0; //pec Error wenn -1
 800139c:	2300      	movs	r3, #0
 800139e:	77fb      	strb	r3, [r7, #31]
	uint16_t received_pec;
	uint16_t data_pec;
	uint8_t data_counter = 0;
 80013a0:	2300      	movs	r3, #0
 80013a2:	77bb      	strb	r3, [r7, #30]

	uint8_t aux_data[NUM_RX_BYT * NUM_STACK];

	for(uint8_t aux_reg = 1; aux_reg < AUX_IN_REG; aux_reg++)	//executes once for each of the LTC6804 cell voltage registers
 80013a4:	2301      	movs	r3, #1
 80013a6:	777b      	strb	r3, [r7, #29]
 80013a8:	e066      	b.n	8001478 <LTC6811_rdaux+0xe8>
	{
		data_counter = 0;
 80013aa:	2300      	movs	r3, #0
 80013ac:	77bb      	strb	r3, [r7, #30]
		LTC6811_rdaux_reg(aux_reg, NUM_STACK, aux_data);
 80013ae:	f107 020c 	add.w	r2, r7, #12
 80013b2:	7f7b      	ldrb	r3, [r7, #29]
 80013b4:	2101      	movs	r1, #1
 80013b6:	4618      	mov	r0, r3
 80013b8:	f000 f868 	bl	800148c <LTC6811_rdaux_reg>

		for(uint8_t current_ic = 0; current_ic < NUM_STACK; current_ic++)	// executes for every LTC6804 in the stack.
 80013bc:	2300      	movs	r3, #0
 80013be:	773b      	strb	r3, [r7, #28]
 80013c0:	e054      	b.n	800146c <LTC6811_rdaux+0xdc>
		{
			 // current_ic is used as an IC counter
			for(uint8_t current_cell = 0; current_cell < AUX_IN_REG; current_cell++)	// This loop parses the read back data. Loops once for each cell voltages in the register
 80013c2:	2300      	movs	r3, #0
 80013c4:	76fb      	strb	r3, [r7, #27]
 80013c6:	e028      	b.n	800141a <LTC6811_rdaux+0x8a>
			{
				uint16_t parsed_cell = aux_data[data_counter] | (aux_data[data_counter + 1] << 8);
 80013c8:	7fbb      	ldrb	r3, [r7, #30]
 80013ca:	3320      	adds	r3, #32
 80013cc:	443b      	add	r3, r7
 80013ce:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 80013d2:	b21a      	sxth	r2, r3
 80013d4:	7fbb      	ldrb	r3, [r7, #30]
 80013d6:	3301      	adds	r3, #1
 80013d8:	3320      	adds	r3, #32
 80013da:	443b      	add	r3, r7
 80013dc:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 80013e0:	021b      	lsls	r3, r3, #8
 80013e2:	b21b      	sxth	r3, r3
 80013e4:	4313      	orrs	r3, r2
 80013e6:	b21b      	sxth	r3, r3
 80013e8:	82bb      	strh	r3, [r7, #20]
				aux_codes[current_ic][current_cell + ((aux_reg - 1) * AUX_IN_REG)] = parsed_cell;
 80013ea:	7f3a      	ldrb	r2, [r7, #28]
 80013ec:	4613      	mov	r3, r2
 80013ee:	005b      	lsls	r3, r3, #1
 80013f0:	4413      	add	r3, r2
 80013f2:	009b      	lsls	r3, r3, #2
 80013f4:	461a      	mov	r2, r3
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	1899      	adds	r1, r3, r2
 80013fa:	7ef8      	ldrb	r0, [r7, #27]
 80013fc:	7f7b      	ldrb	r3, [r7, #29]
 80013fe:	1e5a      	subs	r2, r3, #1
 8001400:	4613      	mov	r3, r2
 8001402:	005b      	lsls	r3, r3, #1
 8001404:	4413      	add	r3, r2
 8001406:	4403      	add	r3, r0
 8001408:	8aba      	ldrh	r2, [r7, #20]
 800140a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				data_counter += 2;
 800140e:	7fbb      	ldrb	r3, [r7, #30]
 8001410:	3302      	adds	r3, #2
 8001412:	77bb      	strb	r3, [r7, #30]
			for(uint8_t current_cell = 0; current_cell < AUX_IN_REG; current_cell++)	// This loop parses the read back data. Loops once for each cell voltages in the register
 8001414:	7efb      	ldrb	r3, [r7, #27]
 8001416:	3301      	adds	r3, #1
 8001418:	76fb      	strb	r3, [r7, #27]
 800141a:	7efb      	ldrb	r3, [r7, #27]
 800141c:	2b02      	cmp	r3, #2
 800141e:	d9d3      	bls.n	80013c8 <LTC6811_rdaux+0x38>
			}
			received_pec = (aux_data[data_counter] << 8) + aux_data[data_counter + 1];
 8001420:	7fbb      	ldrb	r3, [r7, #30]
 8001422:	3320      	adds	r3, #32
 8001424:	443b      	add	r3, r7
 8001426:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 800142a:	021b      	lsls	r3, r3, #8
 800142c:	b29b      	uxth	r3, r3
 800142e:	7fba      	ldrb	r2, [r7, #30]
 8001430:	3201      	adds	r2, #1
 8001432:	3220      	adds	r2, #32
 8001434:	443a      	add	r2, r7
 8001436:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 800143a:	4413      	add	r3, r2
 800143c:	833b      	strh	r3, [r7, #24]
			data_pec = pec15_calc(BYTES_IN_REG, &aux_data[current_ic * NUM_RX_BYT]);
 800143e:	7f3b      	ldrb	r3, [r7, #28]
 8001440:	00db      	lsls	r3, r3, #3
 8001442:	f107 020c 	add.w	r2, r7, #12
 8001446:	4413      	add	r3, r2
 8001448:	4619      	mov	r1, r3
 800144a:	2006      	movs	r0, #6
 800144c:	f000 f872 	bl	8001534 <pec15_calc>
 8001450:	4603      	mov	r3, r0
 8001452:	82fb      	strh	r3, [r7, #22]
			if (received_pec != data_pec)
 8001454:	8b3a      	ldrh	r2, [r7, #24]
 8001456:	8afb      	ldrh	r3, [r7, #22]
 8001458:	429a      	cmp	r2, r3
 800145a:	d001      	beq.n	8001460 <LTC6811_rdaux+0xd0>
			{
			  pec_error = -1;
 800145c:	23ff      	movs	r3, #255	@ 0xff
 800145e:	77fb      	strb	r3, [r7, #31]
			}
			data_counter += 2;
 8001460:	7fbb      	ldrb	r3, [r7, #30]
 8001462:	3302      	adds	r3, #2
 8001464:	77bb      	strb	r3, [r7, #30]
		for(uint8_t current_ic = 0; current_ic < NUM_STACK; current_ic++)	// executes for every LTC6804 in the stack.
 8001466:	7f3b      	ldrb	r3, [r7, #28]
 8001468:	3301      	adds	r3, #1
 800146a:	773b      	strb	r3, [r7, #28]
 800146c:	7f3b      	ldrb	r3, [r7, #28]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d0a7      	beq.n	80013c2 <LTC6811_rdaux+0x32>
	for(uint8_t aux_reg = 1; aux_reg < AUX_IN_REG; aux_reg++)	//executes once for each of the LTC6804 cell voltage registers
 8001472:	7f7b      	ldrb	r3, [r7, #29]
 8001474:	3301      	adds	r3, #1
 8001476:	777b      	strb	r3, [r7, #29]
 8001478:	7f7b      	ldrb	r3, [r7, #29]
 800147a:	2b02      	cmp	r3, #2
 800147c:	d995      	bls.n	80013aa <LTC6811_rdaux+0x1a>
		}
	}
	return(pec_error);
 800147e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8001482:	4618      	mov	r0, r3
 8001484:	3720      	adds	r7, #32
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
	...

0800148c <LTC6811_rdaux_reg>:

void LTC6811_rdaux_reg(uint8_t reg, uint8_t nIC, uint8_t *data)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b084      	sub	sp, #16
 8001490:	af00      	add	r7, sp, #0
 8001492:	4603      	mov	r3, r0
 8001494:	603a      	str	r2, [r7, #0]
 8001496:	71fb      	strb	r3, [r7, #7]
 8001498:	460b      	mov	r3, r1
 800149a:	71bb      	strb	r3, [r7, #6]
	uint8_t RDAUX[4];
	uint16_t temp_pec;

	switch(reg){
 800149c:	79fb      	ldrb	r3, [r7, #7]
 800149e:	2b01      	cmp	r3, #1
 80014a0:	d002      	beq.n	80014a8 <LTC6811_rdaux_reg+0x1c>
 80014a2:	2b02      	cmp	r3, #2
 80014a4:	d003      	beq.n	80014ae <LTC6811_rdaux_reg+0x22>
 80014a6:	e005      	b.n	80014b4 <LTC6811_rdaux_reg+0x28>
		case 1: RDAUX[1] = 0xC; break;
 80014a8:	230c      	movs	r3, #12
 80014aa:	727b      	strb	r3, [r7, #9]
 80014ac:	e002      	b.n	80014b4 <LTC6811_rdaux_reg+0x28>
		case 2: RDAUX[1] = 0xE; break;
 80014ae:	230e      	movs	r3, #14
 80014b0:	727b      	strb	r3, [r7, #9]
 80014b2:	bf00      	nop
	}

	wakeup_idle();
 80014b4:	f7ff fcfc 	bl	8000eb0 <wakeup_idle>

    //Register A-D = reg 1-4
    for(uint8_t current_ic = 0; current_ic < nIC; current_ic++)
 80014b8:	2300      	movs	r3, #0
 80014ba:	73fb      	strb	r3, [r7, #15]
 80014bc:	e02f      	b.n	800151e <LTC6811_rdaux_reg+0x92>
    {
    	RDAUX[0] = 0x80 + (current_ic << 3);
 80014be:	7bfb      	ldrb	r3, [r7, #15]
 80014c0:	00db      	lsls	r3, r3, #3
 80014c2:	b2db      	uxtb	r3, r3
 80014c4:	3b80      	subs	r3, #128	@ 0x80
 80014c6:	b2db      	uxtb	r3, r3
 80014c8:	723b      	strb	r3, [r7, #8]
        temp_pec = pec15_calc(2, RDAUX);
 80014ca:	f107 0308 	add.w	r3, r7, #8
 80014ce:	4619      	mov	r1, r3
 80014d0:	2002      	movs	r0, #2
 80014d2:	f000 f82f 	bl	8001534 <pec15_calc>
 80014d6:	4603      	mov	r3, r0
 80014d8:	81bb      	strh	r3, [r7, #12]
        RDAUX[2] = (uint8_t)(temp_pec >> 8);
 80014da:	89bb      	ldrh	r3, [r7, #12]
 80014dc:	0a1b      	lsrs	r3, r3, #8
 80014de:	b29b      	uxth	r3, r3
 80014e0:	b2db      	uxtb	r3, r3
 80014e2:	72bb      	strb	r3, [r7, #10]
        RDAUX[3] = (uint8_t)(temp_pec);
 80014e4:	89bb      	ldrh	r3, [r7, #12]
 80014e6:	b2db      	uxtb	r3, r3
 80014e8:	72fb      	strb	r3, [r7, #11]
        HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 80014ea:	2200      	movs	r2, #0
 80014ec:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80014f0:	480f      	ldr	r0, [pc, #60]	@ (8001530 <LTC6811_rdaux_reg+0xa4>)
 80014f2:	f003 fa82 	bl	80049fa <HAL_GPIO_WritePin>
        spi_write_read(RDAUX, 4, &data[current_ic * 8], 8);
 80014f6:	7bfb      	ldrb	r3, [r7, #15]
 80014f8:	00db      	lsls	r3, r3, #3
 80014fa:	461a      	mov	r2, r3
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	441a      	add	r2, r3
 8001500:	f107 0008 	add.w	r0, r7, #8
 8001504:	2308      	movs	r3, #8
 8001506:	2104      	movs	r1, #4
 8001508:	f7ff fca4 	bl	8000e54 <spi_write_read>
        HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 800150c:	2201      	movs	r2, #1
 800150e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001512:	4807      	ldr	r0, [pc, #28]	@ (8001530 <LTC6811_rdaux_reg+0xa4>)
 8001514:	f003 fa71 	bl	80049fa <HAL_GPIO_WritePin>
    for(uint8_t current_ic = 0; current_ic < nIC; current_ic++)
 8001518:	7bfb      	ldrb	r3, [r7, #15]
 800151a:	3301      	adds	r3, #1
 800151c:	73fb      	strb	r3, [r7, #15]
 800151e:	7bfa      	ldrb	r2, [r7, #15]
 8001520:	79bb      	ldrb	r3, [r7, #6]
 8001522:	429a      	cmp	r2, r3
 8001524:	d3cb      	bcc.n	80014be <LTC6811_rdaux_reg+0x32>
    }
}
 8001526:	bf00      	nop
 8001528:	bf00      	nop
 800152a:	3710      	adds	r7, #16
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}
 8001530:	40020000 	.word	0x40020000

08001534 <pec15_calc>:
}
*/

//char *data uint8_t *data , uint8_t len
uint16_t pec15_calc(uint8_t len, uint8_t *data)
 {
 8001534:	b480      	push	{r7}
 8001536:	b087      	sub	sp, #28
 8001538:	af00      	add	r7, sp, #0
 800153a:	4603      	mov	r3, r0
 800153c:	6039      	str	r1, [r7, #0]
 800153e:	71fb      	strb	r3, [r7, #7]
 uint16_t remainder, address;

 remainder = 16;//PEC seed
 8001540:	2310      	movs	r3, #16
 8001542:	82fb      	strh	r3, [r7, #22]
 for (int i = 0; i < len; i++)
 8001544:	2300      	movs	r3, #0
 8001546:	613b      	str	r3, [r7, #16]
 8001548:	e017      	b.n	800157a <pec15_calc+0x46>
 {
 address = ((remainder >> 7) ^ data[i]) & 0xff;//calculate PEC table address
 800154a:	8afb      	ldrh	r3, [r7, #22]
 800154c:	09db      	lsrs	r3, r3, #7
 800154e:	b29b      	uxth	r3, r3
 8001550:	693a      	ldr	r2, [r7, #16]
 8001552:	6839      	ldr	r1, [r7, #0]
 8001554:	440a      	add	r2, r1
 8001556:	7812      	ldrb	r2, [r2, #0]
 8001558:	4053      	eors	r3, r2
 800155a:	b29b      	uxth	r3, r3
 800155c:	b2db      	uxtb	r3, r3
 800155e:	81fb      	strh	r3, [r7, #14]
 remainder = (remainder << 8 ) ^ pec15Table[address];
 8001560:	8afb      	ldrh	r3, [r7, #22]
 8001562:	021b      	lsls	r3, r3, #8
 8001564:	b29a      	uxth	r2, r3
 8001566:	89fb      	ldrh	r3, [r7, #14]
 8001568:	490a      	ldr	r1, [pc, #40]	@ (8001594 <pec15_calc+0x60>)
 800156a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800156e:	b29b      	uxth	r3, r3
 8001570:	4053      	eors	r3, r2
 8001572:	82fb      	strh	r3, [r7, #22]
 for (int i = 0; i < len; i++)
 8001574:	693b      	ldr	r3, [r7, #16]
 8001576:	3301      	adds	r3, #1
 8001578:	613b      	str	r3, [r7, #16]
 800157a:	79fb      	ldrb	r3, [r7, #7]
 800157c:	693a      	ldr	r2, [r7, #16]
 800157e:	429a      	cmp	r2, r3
 8001580:	dbe3      	blt.n	800154a <pec15_calc+0x16>
 }
 return (remainder*2);//The CRC15 has a 0 in the LSB so the final value must be multiplied by 2
 8001582:	8afb      	ldrh	r3, [r7, #22]
 8001584:	005b      	lsls	r3, r3, #1
 8001586:	b29b      	uxth	r3, r3
 }
 8001588:	4618      	mov	r0, r3
 800158a:	371c      	adds	r7, #28
 800158c:	46bd      	mov	sp, r7
 800158e:	bc80      	pop	{r7}
 8001590:	4770      	bx	lr
 8001592:	bf00      	nop
 8001594:	0800df84 	.word	0x0800df84

08001598 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b084      	sub	sp, #16
 800159c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800159e:	463b      	mov	r3, r7
 80015a0:	2200      	movs	r2, #0
 80015a2:	601a      	str	r2, [r3, #0]
 80015a4:	605a      	str	r2, [r3, #4]
 80015a6:	609a      	str	r2, [r3, #8]
 80015a8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80015aa:	4b21      	ldr	r3, [pc, #132]	@ (8001630 <MX_ADC1_Init+0x98>)
 80015ac:	4a21      	ldr	r2, [pc, #132]	@ (8001634 <MX_ADC1_Init+0x9c>)
 80015ae:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80015b0:	4b1f      	ldr	r3, [pc, #124]	@ (8001630 <MX_ADC1_Init+0x98>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80015b6:	4b1e      	ldr	r3, [pc, #120]	@ (8001630 <MX_ADC1_Init+0x98>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80015bc:	4b1c      	ldr	r3, [pc, #112]	@ (8001630 <MX_ADC1_Init+0x98>)
 80015be:	2200      	movs	r2, #0
 80015c0:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80015c2:	4b1b      	ldr	r3, [pc, #108]	@ (8001630 <MX_ADC1_Init+0x98>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80015c8:	4b19      	ldr	r3, [pc, #100]	@ (8001630 <MX_ADC1_Init+0x98>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80015d0:	4b17      	ldr	r3, [pc, #92]	@ (8001630 <MX_ADC1_Init+0x98>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80015d6:	4b16      	ldr	r3, [pc, #88]	@ (8001630 <MX_ADC1_Init+0x98>)
 80015d8:	4a17      	ldr	r2, [pc, #92]	@ (8001638 <MX_ADC1_Init+0xa0>)
 80015da:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80015dc:	4b14      	ldr	r3, [pc, #80]	@ (8001630 <MX_ADC1_Init+0x98>)
 80015de:	2200      	movs	r2, #0
 80015e0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80015e2:	4b13      	ldr	r3, [pc, #76]	@ (8001630 <MX_ADC1_Init+0x98>)
 80015e4:	2201      	movs	r2, #1
 80015e6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80015e8:	4b11      	ldr	r3, [pc, #68]	@ (8001630 <MX_ADC1_Init+0x98>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80015f0:	4b0f      	ldr	r3, [pc, #60]	@ (8001630 <MX_ADC1_Init+0x98>)
 80015f2:	2201      	movs	r2, #1
 80015f4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80015f6:	480e      	ldr	r0, [pc, #56]	@ (8001630 <MX_ADC1_Init+0x98>)
 80015f8:	f001 fd08 	bl	800300c <HAL_ADC_Init>
 80015fc:	4603      	mov	r3, r0
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d001      	beq.n	8001606 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001602:	f001 f9fa 	bl	80029fa <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001606:	230a      	movs	r3, #10
 8001608:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800160a:	2301      	movs	r3, #1
 800160c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800160e:	2300      	movs	r3, #0
 8001610:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001612:	463b      	mov	r3, r7
 8001614:	4619      	mov	r1, r3
 8001616:	4806      	ldr	r0, [pc, #24]	@ (8001630 <MX_ADC1_Init+0x98>)
 8001618:	f001 feae 	bl	8003378 <HAL_ADC_ConfigChannel>
 800161c:	4603      	mov	r3, r0
 800161e:	2b00      	cmp	r3, #0
 8001620:	d001      	beq.n	8001626 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001622:	f001 f9ea 	bl	80029fa <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001626:	bf00      	nop
 8001628:	3710      	adds	r7, #16
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	200003b4 	.word	0x200003b4
 8001634:	40012000 	.word	0x40012000
 8001638:	0f000001 	.word	0x0f000001

0800163c <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b084      	sub	sp, #16
 8001640:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001642:	463b      	mov	r3, r7
 8001644:	2200      	movs	r2, #0
 8001646:	601a      	str	r2, [r3, #0]
 8001648:	605a      	str	r2, [r3, #4]
 800164a:	609a      	str	r2, [r3, #8]
 800164c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 800164e:	4b21      	ldr	r3, [pc, #132]	@ (80016d4 <MX_ADC2_Init+0x98>)
 8001650:	4a21      	ldr	r2, [pc, #132]	@ (80016d8 <MX_ADC2_Init+0x9c>)
 8001652:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001654:	4b1f      	ldr	r3, [pc, #124]	@ (80016d4 <MX_ADC2_Init+0x98>)
 8001656:	2200      	movs	r2, #0
 8001658:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800165a:	4b1e      	ldr	r3, [pc, #120]	@ (80016d4 <MX_ADC2_Init+0x98>)
 800165c:	2200      	movs	r2, #0
 800165e:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8001660:	4b1c      	ldr	r3, [pc, #112]	@ (80016d4 <MX_ADC2_Init+0x98>)
 8001662:	2200      	movs	r2, #0
 8001664:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001666:	4b1b      	ldr	r3, [pc, #108]	@ (80016d4 <MX_ADC2_Init+0x98>)
 8001668:	2200      	movs	r2, #0
 800166a:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800166c:	4b19      	ldr	r3, [pc, #100]	@ (80016d4 <MX_ADC2_Init+0x98>)
 800166e:	2200      	movs	r2, #0
 8001670:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001674:	4b17      	ldr	r3, [pc, #92]	@ (80016d4 <MX_ADC2_Init+0x98>)
 8001676:	2200      	movs	r2, #0
 8001678:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800167a:	4b16      	ldr	r3, [pc, #88]	@ (80016d4 <MX_ADC2_Init+0x98>)
 800167c:	4a17      	ldr	r2, [pc, #92]	@ (80016dc <MX_ADC2_Init+0xa0>)
 800167e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001680:	4b14      	ldr	r3, [pc, #80]	@ (80016d4 <MX_ADC2_Init+0x98>)
 8001682:	2200      	movs	r2, #0
 8001684:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001686:	4b13      	ldr	r3, [pc, #76]	@ (80016d4 <MX_ADC2_Init+0x98>)
 8001688:	2201      	movs	r2, #1
 800168a:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800168c:	4b11      	ldr	r3, [pc, #68]	@ (80016d4 <MX_ADC2_Init+0x98>)
 800168e:	2200      	movs	r2, #0
 8001690:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001694:	4b0f      	ldr	r3, [pc, #60]	@ (80016d4 <MX_ADC2_Init+0x98>)
 8001696:	2201      	movs	r2, #1
 8001698:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800169a:	480e      	ldr	r0, [pc, #56]	@ (80016d4 <MX_ADC2_Init+0x98>)
 800169c:	f001 fcb6 	bl	800300c <HAL_ADC_Init>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d001      	beq.n	80016aa <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 80016a6:	f001 f9a8 	bl	80029fa <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80016aa:	230b      	movs	r3, #11
 80016ac:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80016ae:	2301      	movs	r3, #1
 80016b0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80016b2:	2300      	movs	r3, #0
 80016b4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80016b6:	463b      	mov	r3, r7
 80016b8:	4619      	mov	r1, r3
 80016ba:	4806      	ldr	r0, [pc, #24]	@ (80016d4 <MX_ADC2_Init+0x98>)
 80016bc:	f001 fe5c 	bl	8003378 <HAL_ADC_ConfigChannel>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 80016c6:	f001 f998 	bl	80029fa <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80016ca:	bf00      	nop
 80016cc:	3710      	adds	r7, #16
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	200003fc 	.word	0x200003fc
 80016d8:	40012100 	.word	0x40012100
 80016dc:	0f000001 	.word	0x0f000001

080016e0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b08c      	sub	sp, #48	@ 0x30
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016e8:	f107 031c 	add.w	r3, r7, #28
 80016ec:	2200      	movs	r2, #0
 80016ee:	601a      	str	r2, [r3, #0]
 80016f0:	605a      	str	r2, [r3, #4]
 80016f2:	609a      	str	r2, [r3, #8]
 80016f4:	60da      	str	r2, [r3, #12]
 80016f6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4a2e      	ldr	r2, [pc, #184]	@ (80017b8 <HAL_ADC_MspInit+0xd8>)
 80016fe:	4293      	cmp	r3, r2
 8001700:	d128      	bne.n	8001754 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001702:	2300      	movs	r3, #0
 8001704:	61bb      	str	r3, [r7, #24]
 8001706:	4b2d      	ldr	r3, [pc, #180]	@ (80017bc <HAL_ADC_MspInit+0xdc>)
 8001708:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800170a:	4a2c      	ldr	r2, [pc, #176]	@ (80017bc <HAL_ADC_MspInit+0xdc>)
 800170c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001710:	6453      	str	r3, [r2, #68]	@ 0x44
 8001712:	4b2a      	ldr	r3, [pc, #168]	@ (80017bc <HAL_ADC_MspInit+0xdc>)
 8001714:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001716:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800171a:	61bb      	str	r3, [r7, #24]
 800171c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800171e:	2300      	movs	r3, #0
 8001720:	617b      	str	r3, [r7, #20]
 8001722:	4b26      	ldr	r3, [pc, #152]	@ (80017bc <HAL_ADC_MspInit+0xdc>)
 8001724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001726:	4a25      	ldr	r2, [pc, #148]	@ (80017bc <HAL_ADC_MspInit+0xdc>)
 8001728:	f043 0304 	orr.w	r3, r3, #4
 800172c:	6313      	str	r3, [r2, #48]	@ 0x30
 800172e:	4b23      	ldr	r3, [pc, #140]	@ (80017bc <HAL_ADC_MspInit+0xdc>)
 8001730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001732:	f003 0304 	and.w	r3, r3, #4
 8001736:	617b      	str	r3, [r7, #20]
 8001738:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800173a:	2301      	movs	r3, #1
 800173c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800173e:	2303      	movs	r3, #3
 8001740:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001742:	2300      	movs	r3, #0
 8001744:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001746:	f107 031c 	add.w	r3, r7, #28
 800174a:	4619      	mov	r1, r3
 800174c:	481c      	ldr	r0, [pc, #112]	@ (80017c0 <HAL_ADC_MspInit+0xe0>)
 800174e:	f002 ff9f 	bl	8004690 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8001752:	e02c      	b.n	80017ae <HAL_ADC_MspInit+0xce>
  else if(adcHandle->Instance==ADC2)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4a1a      	ldr	r2, [pc, #104]	@ (80017c4 <HAL_ADC_MspInit+0xe4>)
 800175a:	4293      	cmp	r3, r2
 800175c:	d127      	bne.n	80017ae <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800175e:	2300      	movs	r3, #0
 8001760:	613b      	str	r3, [r7, #16]
 8001762:	4b16      	ldr	r3, [pc, #88]	@ (80017bc <HAL_ADC_MspInit+0xdc>)
 8001764:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001766:	4a15      	ldr	r2, [pc, #84]	@ (80017bc <HAL_ADC_MspInit+0xdc>)
 8001768:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800176c:	6453      	str	r3, [r2, #68]	@ 0x44
 800176e:	4b13      	ldr	r3, [pc, #76]	@ (80017bc <HAL_ADC_MspInit+0xdc>)
 8001770:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001772:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001776:	613b      	str	r3, [r7, #16]
 8001778:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800177a:	2300      	movs	r3, #0
 800177c:	60fb      	str	r3, [r7, #12]
 800177e:	4b0f      	ldr	r3, [pc, #60]	@ (80017bc <HAL_ADC_MspInit+0xdc>)
 8001780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001782:	4a0e      	ldr	r2, [pc, #56]	@ (80017bc <HAL_ADC_MspInit+0xdc>)
 8001784:	f043 0304 	orr.w	r3, r3, #4
 8001788:	6313      	str	r3, [r2, #48]	@ 0x30
 800178a:	4b0c      	ldr	r3, [pc, #48]	@ (80017bc <HAL_ADC_MspInit+0xdc>)
 800178c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800178e:	f003 0304 	and.w	r3, r3, #4
 8001792:	60fb      	str	r3, [r7, #12]
 8001794:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001796:	2302      	movs	r3, #2
 8001798:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800179a:	2303      	movs	r3, #3
 800179c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179e:	2300      	movs	r3, #0
 80017a0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017a2:	f107 031c 	add.w	r3, r7, #28
 80017a6:	4619      	mov	r1, r3
 80017a8:	4805      	ldr	r0, [pc, #20]	@ (80017c0 <HAL_ADC_MspInit+0xe0>)
 80017aa:	f002 ff71 	bl	8004690 <HAL_GPIO_Init>
}
 80017ae:	bf00      	nop
 80017b0:	3730      	adds	r7, #48	@ 0x30
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	40012000 	.word	0x40012000
 80017bc:	40023800 	.word	0x40023800
 80017c0:	40020800 	.word	0x40020800
 80017c4:	40012100 	.word	0x40012100

080017c8 <ADC_TS_Voltage>:
uint16_t adc_vehic_volt;
uint16_t diff_volt;
uint8_t pre = 0;

uint8_t ADC_TS_Voltage(uint16_t MAX_TS_VOLTAGE, uint16_t MIN_TS_VOLTAGE)
{
 80017c8:	b5b0      	push	{r4, r5, r7, lr}
 80017ca:	b082      	sub	sp, #8
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	4603      	mov	r3, r0
 80017d0:	460a      	mov	r2, r1
 80017d2:	80fb      	strh	r3, [r7, #6]
 80017d4:	4613      	mov	r3, r2
 80017d6:	80bb      	strh	r3, [r7, #4]
	//Vehicle side
	HAL_ADC_Start(&hadc1);
 80017d8:	4853      	ldr	r0, [pc, #332]	@ (8001928 <ADC_TS_Voltage+0x160>)
 80017da:	f001 fc5b 	bl	8003094 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 100); // poll for conversion
 80017de:	2164      	movs	r1, #100	@ 0x64
 80017e0:	4851      	ldr	r0, [pc, #324]	@ (8001928 <ADC_TS_Voltage+0x160>)
 80017e2:	f001 fd39 	bl	8003258 <HAL_ADC_PollForConversion>
	raw_adc_vehic_volt = HAL_ADC_GetValue(&hadc1); // get the adc value
 80017e6:	4850      	ldr	r0, [pc, #320]	@ (8001928 <ADC_TS_Voltage+0x160>)
 80017e8:	f001 fdba 	bl	8003360 <HAL_ADC_GetValue>
 80017ec:	4603      	mov	r3, r0
 80017ee:	b29a      	uxth	r2, r3
 80017f0:	4b4e      	ldr	r3, [pc, #312]	@ (800192c <ADC_TS_Voltage+0x164>)
 80017f2:	801a      	strh	r2, [r3, #0]
	HAL_ADC_Stop(&hadc1); // stop adc
 80017f4:	484c      	ldr	r0, [pc, #304]	@ (8001928 <ADC_TS_Voltage+0x160>)
 80017f6:	f001 fcfd 	bl	80031f4 <HAL_ADC_Stop>
	//Accu side
	HAL_ADC_Start(&hadc2);
 80017fa:	484d      	ldr	r0, [pc, #308]	@ (8001930 <ADC_TS_Voltage+0x168>)
 80017fc:	f001 fc4a 	bl	8003094 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc2, 100); // poll for conversion
 8001800:	2164      	movs	r1, #100	@ 0x64
 8001802:	484b      	ldr	r0, [pc, #300]	@ (8001930 <ADC_TS_Voltage+0x168>)
 8001804:	f001 fd28 	bl	8003258 <HAL_ADC_PollForConversion>
	raw_adc_accu_volt = HAL_ADC_GetValue(&hadc2); // get the adc value
 8001808:	4849      	ldr	r0, [pc, #292]	@ (8001930 <ADC_TS_Voltage+0x168>)
 800180a:	f001 fda9 	bl	8003360 <HAL_ADC_GetValue>
 800180e:	4603      	mov	r3, r0
 8001810:	b29a      	uxth	r2, r3
 8001812:	4b48      	ldr	r3, [pc, #288]	@ (8001934 <ADC_TS_Voltage+0x16c>)
 8001814:	801a      	strh	r2, [r3, #0]
	HAL_ADC_Stop(&hadc2); // stop adc
 8001816:	4846      	ldr	r0, [pc, #280]	@ (8001930 <ADC_TS_Voltage+0x168>)
 8001818:	f001 fcec 	bl	80031f4 <HAL_ADC_Stop>

	adc_accu_volt = (3.3/4095.0)* raw_adc_accu_volt * 175.5;
 800181c:	4b45      	ldr	r3, [pc, #276]	@ (8001934 <ADC_TS_Voltage+0x16c>)
 800181e:	881b      	ldrh	r3, [r3, #0]
 8001820:	4618      	mov	r0, r3
 8001822:	f7fe fe2b 	bl	800047c <__aeabi_i2d>
 8001826:	a33a      	add	r3, pc, #232	@ (adr r3, 8001910 <ADC_TS_Voltage+0x148>)
 8001828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800182c:	f7fe fe90 	bl	8000550 <__aeabi_dmul>
 8001830:	4602      	mov	r2, r0
 8001832:	460b      	mov	r3, r1
 8001834:	4610      	mov	r0, r2
 8001836:	4619      	mov	r1, r3
 8001838:	a337      	add	r3, pc, #220	@ (adr r3, 8001918 <ADC_TS_Voltage+0x150>)
 800183a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800183e:	f7fe fe87 	bl	8000550 <__aeabi_dmul>
 8001842:	4602      	mov	r2, r0
 8001844:	460b      	mov	r3, r1
 8001846:	4610      	mov	r0, r2
 8001848:	4619      	mov	r1, r3
 800184a:	f7ff f959 	bl	8000b00 <__aeabi_d2uiz>
 800184e:	4603      	mov	r3, r0
 8001850:	b29a      	uxth	r2, r3
 8001852:	4b39      	ldr	r3, [pc, #228]	@ (8001938 <ADC_TS_Voltage+0x170>)
 8001854:	801a      	strh	r2, [r3, #0]
	adc_vehic_volt = (3.3/4095.0)* raw_adc_vehic_volt * 175.5;
 8001856:	4b35      	ldr	r3, [pc, #212]	@ (800192c <ADC_TS_Voltage+0x164>)
 8001858:	881b      	ldrh	r3, [r3, #0]
 800185a:	4618      	mov	r0, r3
 800185c:	f7fe fe0e 	bl	800047c <__aeabi_i2d>
 8001860:	a32b      	add	r3, pc, #172	@ (adr r3, 8001910 <ADC_TS_Voltage+0x148>)
 8001862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001866:	f7fe fe73 	bl	8000550 <__aeabi_dmul>
 800186a:	4602      	mov	r2, r0
 800186c:	460b      	mov	r3, r1
 800186e:	4610      	mov	r0, r2
 8001870:	4619      	mov	r1, r3
 8001872:	a329      	add	r3, pc, #164	@ (adr r3, 8001918 <ADC_TS_Voltage+0x150>)
 8001874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001878:	f7fe fe6a 	bl	8000550 <__aeabi_dmul>
 800187c:	4602      	mov	r2, r0
 800187e:	460b      	mov	r3, r1
 8001880:	4610      	mov	r0, r2
 8001882:	4619      	mov	r1, r3
 8001884:	f7ff f93c 	bl	8000b00 <__aeabi_d2uiz>
 8001888:	4603      	mov	r3, r0
 800188a:	b29a      	uxth	r2, r3
 800188c:	4b2b      	ldr	r3, [pc, #172]	@ (800193c <ADC_TS_Voltage+0x174>)
 800188e:	801a      	strh	r2, [r3, #0]
	diff_volt = adc_accu_volt - adc_vehic_volt;
 8001890:	4b29      	ldr	r3, [pc, #164]	@ (8001938 <ADC_TS_Voltage+0x170>)
 8001892:	881a      	ldrh	r2, [r3, #0]
 8001894:	4b29      	ldr	r3, [pc, #164]	@ (800193c <ADC_TS_Voltage+0x174>)
 8001896:	881b      	ldrh	r3, [r3, #0]
 8001898:	1ad3      	subs	r3, r2, r3
 800189a:	b29a      	uxth	r2, r3
 800189c:	4b28      	ldr	r3, [pc, #160]	@ (8001940 <ADC_TS_Voltage+0x178>)
 800189e:	801a      	strh	r2, [r3, #0]

	if(adc_accu_volt - adc_vehic_volt < 1) diff_volt = 0;
 80018a0:	4b25      	ldr	r3, [pc, #148]	@ (8001938 <ADC_TS_Voltage+0x170>)
 80018a2:	881b      	ldrh	r3, [r3, #0]
 80018a4:	461a      	mov	r2, r3
 80018a6:	4b25      	ldr	r3, [pc, #148]	@ (800193c <ADC_TS_Voltage+0x174>)
 80018a8:	881b      	ldrh	r3, [r3, #0]
 80018aa:	1ad3      	subs	r3, r2, r3
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	dc02      	bgt.n	80018b6 <ADC_TS_Voltage+0xee>
 80018b0:	4b23      	ldr	r3, [pc, #140]	@ (8001940 <ADC_TS_Voltage+0x178>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	801a      	strh	r2, [r3, #0]

	if(diff_volt <= 0.1 * MAX_TS_VOLTAGE && MIN_TS_VOLTAGE < adc_accu_volt)
 80018b6:	4b22      	ldr	r3, [pc, #136]	@ (8001940 <ADC_TS_Voltage+0x178>)
 80018b8:	881b      	ldrh	r3, [r3, #0]
 80018ba:	4618      	mov	r0, r3
 80018bc:	f7fe fdde 	bl	800047c <__aeabi_i2d>
 80018c0:	4604      	mov	r4, r0
 80018c2:	460d      	mov	r5, r1
 80018c4:	88fb      	ldrh	r3, [r7, #6]
 80018c6:	4618      	mov	r0, r3
 80018c8:	f7fe fdd8 	bl	800047c <__aeabi_i2d>
 80018cc:	a314      	add	r3, pc, #80	@ (adr r3, 8001920 <ADC_TS_Voltage+0x158>)
 80018ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018d2:	f7fe fe3d 	bl	8000550 <__aeabi_dmul>
 80018d6:	4602      	mov	r2, r0
 80018d8:	460b      	mov	r3, r1
 80018da:	4620      	mov	r0, r4
 80018dc:	4629      	mov	r1, r5
 80018de:	f7ff f8b3 	bl	8000a48 <__aeabi_dcmple>
 80018e2:	4603      	mov	r3, r0
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d008      	beq.n	80018fa <ADC_TS_Voltage+0x132>
 80018e8:	4b13      	ldr	r3, [pc, #76]	@ (8001938 <ADC_TS_Voltage+0x170>)
 80018ea:	881b      	ldrh	r3, [r3, #0]
 80018ec:	88ba      	ldrh	r2, [r7, #4]
 80018ee:	429a      	cmp	r2, r3
 80018f0:	d203      	bcs.n	80018fa <ADC_TS_Voltage+0x132>
		pre = 1;
 80018f2:	4b14      	ldr	r3, [pc, #80]	@ (8001944 <ADC_TS_Voltage+0x17c>)
 80018f4:	2201      	movs	r2, #1
 80018f6:	701a      	strb	r2, [r3, #0]
 80018f8:	e002      	b.n	8001900 <ADC_TS_Voltage+0x138>
	else
		pre = 0;
 80018fa:	4b12      	ldr	r3, [pc, #72]	@ (8001944 <ADC_TS_Voltage+0x17c>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	701a      	strb	r2, [r3, #0]

	return pre;
 8001900:	4b10      	ldr	r3, [pc, #64]	@ (8001944 <ADC_TS_Voltage+0x17c>)
 8001902:	781b      	ldrb	r3, [r3, #0]
}
 8001904:	4618      	mov	r0, r3
 8001906:	3708      	adds	r7, #8
 8001908:	46bd      	mov	sp, r7
 800190a:	bdb0      	pop	{r4, r5, r7, pc}
 800190c:	f3af 8000 	nop.w
 8001910:	e734d9b4 	.word	0xe734d9b4
 8001914:	3f4a680c 	.word	0x3f4a680c
 8001918:	00000000 	.word	0x00000000
 800191c:	4065f000 	.word	0x4065f000
 8001920:	9999999a 	.word	0x9999999a
 8001924:	3fb99999 	.word	0x3fb99999
 8001928:	200003b4 	.word	0x200003b4
 800192c:	20000448 	.word	0x20000448
 8001930:	200003fc 	.word	0x200003fc
 8001934:	20000444 	.word	0x20000444
 8001938:	20000446 	.word	0x20000446
 800193c:	2000044a 	.word	0x2000044a
 8001940:	2000044c 	.word	0x2000044c
 8001944:	2000044e 	.word	0x2000044e

08001948 <HAL_TIM_PeriodElapsedCallback>:
/* 1 ms interrupt
 * HLCK 96 MHz
 * APB1 48 MHz
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b082      	sub	sp, #8
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
	CAN_interrupt();
 8001950:	f000 fa36 	bl	8001dc0 <CAN_interrupt>
}
 8001954:	bf00      	nop
 8001956:	3708      	adds	r7, #8
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}

0800195c <HAL_CAN_RxFifo0MsgPendingCallback>:


void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800195c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800195e:	b089      	sub	sp, #36	@ 0x24
 8001960:	af06      	add	r7, sp, #24
 8001962:	6078      	str	r0, [r7, #4]
    CAN_RX(hcan1);
 8001964:	4e0f      	ldr	r6, [pc, #60]	@ (80019a4 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 8001966:	466d      	mov	r5, sp
 8001968:	f106 0410 	add.w	r4, r6, #16
 800196c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800196e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001970:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001974:	e885 0003 	stmia.w	r5, {r0, r1}
 8001978:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800197c:	f000 fbee 	bl	800215c <CAN_RX>
    CAN_RX_IVT(hcan2);
 8001980:	4e09      	ldr	r6, [pc, #36]	@ (80019a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 8001982:	466d      	mov	r5, sp
 8001984:	f106 0410 	add.w	r4, r6, #16
 8001988:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800198a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800198c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001990:	e885 0003 	stmia.w	r5, {r0, r1}
 8001994:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001998:	f000 fc52 	bl	8002240 <CAN_RX_IVT>
}
 800199c:	bf00      	nop
 800199e:	370c      	adds	r7, #12
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019a4:	20000504 	.word	0x20000504
 80019a8:	2000052c 	.word	0x2000052c

080019ac <BMS_init>:

void BMS_init()
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	af00      	add	r7, sp, #0
	LTC6811_initialize();
 80019b0:	f7ff fa70 	bl	8000e94 <LTC6811_initialize>
}
 80019b4:	bf00      	nop
 80019b6:	bd80      	pop	{r7, pc}

080019b8 <BMS>:

void BMS()		// Battery Management System function for main loop.
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b082      	sub	sp, #8
 80019bc:	af00      	add	r7, sp, #0
	uint8_t pec = 0;
 80019be:	2300      	movs	r3, #0
 80019c0:	713b      	strb	r3, [r7, #4]
	static uint8_t selTemp = 0;
	//uint16_t VOV = MAX_VOLTAGE/16;					// Formeln aus Datenblatt S.65
	//uint16_t VUV = (MIN_VOLTAGE/16)-1;

	//precharge = 1 when complete and 0 when still charging
	precharge = ADC_TS_Voltage(MAX_TS_VOLTAGE, MIN_TS_VOLTAGE);
 80019c2:	f240 1157 	movw	r1, #343	@ 0x157
 80019c6:	f240 202a 	movw	r0, #554	@ 0x22a
 80019ca:	f7ff fefd 	bl	80017c8 <ADC_TS_Voltage>
 80019ce:	4603      	mov	r3, r0
 80019d0:	461a      	mov	r2, r3
 80019d2:	4b80      	ldr	r3, [pc, #512]	@ (8001bd4 <BMS+0x21c>)
 80019d4:	701a      	strb	r2, [r3, #0]

	for (uint8_t i = 0; i < NUM_STACK; i++)
 80019d6:	2300      	movs	r3, #0
 80019d8:	71fb      	strb	r3, [r7, #7]
 80019da:	e0b2      	b.n	8001b42 <BMS+0x18a>
		cfg[i][4] = 0x00 | OV_flag[i];
		cfg[i][5] = 0x00 | (OV_flag[i]>>8);

*/
		//Balancing without flags
		cfg[i][0] = 0x3C | ((selTemp << 6) & 0xC0);		//cfg : Databytes in config register of the LTC6811
 80019dc:	4b7e      	ldr	r3, [pc, #504]	@ (8001bd8 <BMS+0x220>)
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	019b      	lsls	r3, r3, #6
 80019e2:	b25b      	sxtb	r3, r3
 80019e4:	f043 033c 	orr.w	r3, r3, #60	@ 0x3c
 80019e8:	b25b      	sxtb	r3, r3
 80019ea:	79fa      	ldrb	r2, [r7, #7]
 80019ec:	b2d8      	uxtb	r0, r3
 80019ee:	497b      	ldr	r1, [pc, #492]	@ (8001bdc <BMS+0x224>)
 80019f0:	4613      	mov	r3, r2
 80019f2:	005b      	lsls	r3, r3, #1
 80019f4:	4413      	add	r3, r2
 80019f6:	005b      	lsls	r3, r3, #1
 80019f8:	440b      	add	r3, r1
 80019fa:	4602      	mov	r2, r0
 80019fc:	701a      	strb	r2, [r3, #0]
		cfg[i][1] = 0x00;
 80019fe:	79fa      	ldrb	r2, [r7, #7]
 8001a00:	4976      	ldr	r1, [pc, #472]	@ (8001bdc <BMS+0x224>)
 8001a02:	4613      	mov	r3, r2
 8001a04:	005b      	lsls	r3, r3, #1
 8001a06:	4413      	add	r3, r2
 8001a08:	005b      	lsls	r3, r3, #1
 8001a0a:	440b      	add	r3, r1
 8001a0c:	3301      	adds	r3, #1
 8001a0e:	2200      	movs	r2, #0
 8001a10:	701a      	strb	r2, [r3, #0]
		cfg[i][2] = 0x00;
 8001a12:	79fa      	ldrb	r2, [r7, #7]
 8001a14:	4971      	ldr	r1, [pc, #452]	@ (8001bdc <BMS+0x224>)
 8001a16:	4613      	mov	r3, r2
 8001a18:	005b      	lsls	r3, r3, #1
 8001a1a:	4413      	add	r3, r2
 8001a1c:	005b      	lsls	r3, r3, #1
 8001a1e:	440b      	add	r3, r1
 8001a20:	3302      	adds	r3, #2
 8001a22:	2200      	movs	r2, #0
 8001a24:	701a      	strb	r2, [r3, #0]
		cfg[i][3] = 0x00;
 8001a26:	79fa      	ldrb	r2, [r7, #7]
 8001a28:	496c      	ldr	r1, [pc, #432]	@ (8001bdc <BMS+0x224>)
 8001a2a:	4613      	mov	r3, r2
 8001a2c:	005b      	lsls	r3, r3, #1
 8001a2e:	4413      	add	r3, r2
 8001a30:	005b      	lsls	r3, r3, #1
 8001a32:	440b      	add	r3, r1
 8001a34:	3303      	adds	r3, #3
 8001a36:	2200      	movs	r2, #0
 8001a38:	701a      	strb	r2, [r3, #0]
		cfg[i][4] = 0x00;
 8001a3a:	79fa      	ldrb	r2, [r7, #7]
 8001a3c:	4967      	ldr	r1, [pc, #412]	@ (8001bdc <BMS+0x224>)
 8001a3e:	4613      	mov	r3, r2
 8001a40:	005b      	lsls	r3, r3, #1
 8001a42:	4413      	add	r3, r2
 8001a44:	005b      	lsls	r3, r3, #1
 8001a46:	440b      	add	r3, r1
 8001a48:	3304      	adds	r3, #4
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	701a      	strb	r2, [r3, #0]
		cfg[i][5] = 0x00;
 8001a4e:	79fa      	ldrb	r2, [r7, #7]
 8001a50:	4962      	ldr	r1, [pc, #392]	@ (8001bdc <BMS+0x224>)
 8001a52:	4613      	mov	r3, r2
 8001a54:	005b      	lsls	r3, r3, #1
 8001a56:	4413      	add	r3, r2
 8001a58:	005b      	lsls	r3, r3, #1
 8001a5a:	440b      	add	r3, r1
 8001a5c:	3305      	adds	r3, #5
 8001a5e:	2200      	movs	r2, #0
 8001a60:	701a      	strb	r2, [r3, #0]

		if(balancing)
 8001a62:	4b5f      	ldr	r3, [pc, #380]	@ (8001be0 <BMS+0x228>)
 8001a64:	781b      	ldrb	r3, [r3, #0]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d068      	beq.n	8001b3c <BMS+0x184>
		{
			if(selTemp < 3)
 8001a6a:	4b5b      	ldr	r3, [pc, #364]	@ (8001bd8 <BMS+0x220>)
 8001a6c:	781b      	ldrb	r3, [r3, #0]
 8001a6e:	2b02      	cmp	r3, #2
 8001a70:	d864      	bhi.n	8001b3c <BMS+0x184>
			{
				for(uint8_t j = 0; j < 8; j++)
 8001a72:	2300      	movs	r3, #0
 8001a74:	71bb      	strb	r3, [r7, #6]
 8001a76:	e02b      	b.n	8001ad0 <BMS+0x118>
				{
					if(cellVoltages[i * NUM_STACK + j] - MAX_VOLTAGE > balanceMargin)cfg[i][4] |= 1 << j;
 8001a78:	79fa      	ldrb	r2, [r7, #7]
 8001a7a:	79bb      	ldrb	r3, [r7, #6]
 8001a7c:	4413      	add	r3, r2
 8001a7e:	4a59      	ldr	r2, [pc, #356]	@ (8001be4 <BMS+0x22c>)
 8001a80:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001a84:	f5a3 4318 	sub.w	r3, r3, #38912	@ 0x9800
 8001a88:	3b58      	subs	r3, #88	@ 0x58
 8001a8a:	4a57      	ldr	r2, [pc, #348]	@ (8001be8 <BMS+0x230>)
 8001a8c:	8812      	ldrh	r2, [r2, #0]
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	dd1b      	ble.n	8001aca <BMS+0x112>
 8001a92:	79fa      	ldrb	r2, [r7, #7]
 8001a94:	4951      	ldr	r1, [pc, #324]	@ (8001bdc <BMS+0x224>)
 8001a96:	4613      	mov	r3, r2
 8001a98:	005b      	lsls	r3, r3, #1
 8001a9a:	4413      	add	r3, r2
 8001a9c:	005b      	lsls	r3, r3, #1
 8001a9e:	440b      	add	r3, r1
 8001aa0:	3304      	adds	r3, #4
 8001aa2:	781b      	ldrb	r3, [r3, #0]
 8001aa4:	b25a      	sxtb	r2, r3
 8001aa6:	79bb      	ldrb	r3, [r7, #6]
 8001aa8:	2101      	movs	r1, #1
 8001aaa:	fa01 f303 	lsl.w	r3, r1, r3
 8001aae:	b25b      	sxtb	r3, r3
 8001ab0:	4313      	orrs	r3, r2
 8001ab2:	b25b      	sxtb	r3, r3
 8001ab4:	79fa      	ldrb	r2, [r7, #7]
 8001ab6:	b2d8      	uxtb	r0, r3
 8001ab8:	4948      	ldr	r1, [pc, #288]	@ (8001bdc <BMS+0x224>)
 8001aba:	4613      	mov	r3, r2
 8001abc:	005b      	lsls	r3, r3, #1
 8001abe:	4413      	add	r3, r2
 8001ac0:	005b      	lsls	r3, r3, #1
 8001ac2:	440b      	add	r3, r1
 8001ac4:	3304      	adds	r3, #4
 8001ac6:	4602      	mov	r2, r0
 8001ac8:	701a      	strb	r2, [r3, #0]
				for(uint8_t j = 0; j < 8; j++)
 8001aca:	79bb      	ldrb	r3, [r7, #6]
 8001acc:	3301      	adds	r3, #1
 8001ace:	71bb      	strb	r3, [r7, #6]
 8001ad0:	79bb      	ldrb	r3, [r7, #6]
 8001ad2:	2b07      	cmp	r3, #7
 8001ad4:	d9d0      	bls.n	8001a78 <BMS+0xc0>
				}
				for(uint8_t j = 0; j < 3; j++)
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	717b      	strb	r3, [r7, #5]
 8001ada:	e02c      	b.n	8001b36 <BMS+0x17e>
				{
					if(cellVoltages[i * NUM_STACK + j + 8] - MAX_VOLTAGE > balanceMargin)cfg[i][5] |= 1 << j;
 8001adc:	79fa      	ldrb	r2, [r7, #7]
 8001ade:	797b      	ldrb	r3, [r7, #5]
 8001ae0:	4413      	add	r3, r2
 8001ae2:	3308      	adds	r3, #8
 8001ae4:	4a3f      	ldr	r2, [pc, #252]	@ (8001be4 <BMS+0x22c>)
 8001ae6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001aea:	f5a3 4318 	sub.w	r3, r3, #38912	@ 0x9800
 8001aee:	3b58      	subs	r3, #88	@ 0x58
 8001af0:	4a3d      	ldr	r2, [pc, #244]	@ (8001be8 <BMS+0x230>)
 8001af2:	8812      	ldrh	r2, [r2, #0]
 8001af4:	4293      	cmp	r3, r2
 8001af6:	dd1b      	ble.n	8001b30 <BMS+0x178>
 8001af8:	79fa      	ldrb	r2, [r7, #7]
 8001afa:	4938      	ldr	r1, [pc, #224]	@ (8001bdc <BMS+0x224>)
 8001afc:	4613      	mov	r3, r2
 8001afe:	005b      	lsls	r3, r3, #1
 8001b00:	4413      	add	r3, r2
 8001b02:	005b      	lsls	r3, r3, #1
 8001b04:	440b      	add	r3, r1
 8001b06:	3305      	adds	r3, #5
 8001b08:	781b      	ldrb	r3, [r3, #0]
 8001b0a:	b25a      	sxtb	r2, r3
 8001b0c:	797b      	ldrb	r3, [r7, #5]
 8001b0e:	2101      	movs	r1, #1
 8001b10:	fa01 f303 	lsl.w	r3, r1, r3
 8001b14:	b25b      	sxtb	r3, r3
 8001b16:	4313      	orrs	r3, r2
 8001b18:	b25b      	sxtb	r3, r3
 8001b1a:	79fa      	ldrb	r2, [r7, #7]
 8001b1c:	b2d8      	uxtb	r0, r3
 8001b1e:	492f      	ldr	r1, [pc, #188]	@ (8001bdc <BMS+0x224>)
 8001b20:	4613      	mov	r3, r2
 8001b22:	005b      	lsls	r3, r3, #1
 8001b24:	4413      	add	r3, r2
 8001b26:	005b      	lsls	r3, r3, #1
 8001b28:	440b      	add	r3, r1
 8001b2a:	3305      	adds	r3, #5
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	701a      	strb	r2, [r3, #0]
				for(uint8_t j = 0; j < 3; j++)
 8001b30:	797b      	ldrb	r3, [r7, #5]
 8001b32:	3301      	adds	r3, #1
 8001b34:	717b      	strb	r3, [r7, #5]
 8001b36:	797b      	ldrb	r3, [r7, #5]
 8001b38:	2b02      	cmp	r3, #2
 8001b3a:	d9cf      	bls.n	8001adc <BMS+0x124>
	for (uint8_t i = 0; i < NUM_STACK; i++)
 8001b3c:	79fb      	ldrb	r3, [r7, #7]
 8001b3e:	3301      	adds	r3, #1
 8001b40:	71fb      	strb	r3, [r7, #7]
 8001b42:	79fb      	ldrb	r3, [r7, #7]
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	f43f af49 	beq.w	80019dc <BMS+0x24>
	/*
	LTC6811_clrstat();
	HAL_Delay(3);
*/

	LTC6811_wrcfg((uint8_t(*)[6])cfg);		// Write config
 8001b4a:	4824      	ldr	r0, [pc, #144]	@ (8001bdc <BMS+0x224>)
 8001b4c:	f7ff fa9e 	bl	800108c <LTC6811_wrcfg>
	HAL_Delay(3);
 8001b50:	2003      	movs	r0, #3
 8001b52:	f001 fa37 	bl	8002fc4 <HAL_Delay>

	//wakeup_idle();									// read config
	//LTC6811_rdcfg();
	//HAL_Delay(3);

	LTC6811_adcv();										// measure voltages
 8001b56:	f7ff fa15 	bl	8000f84 <LTC6811_adcv>
	HAL_Delay(3);
 8001b5a:	2003      	movs	r0, #3
 8001b5c:	f001 fa32 	bl	8002fc4 <HAL_Delay>

	pec += LTC6811_rdcv(0, (uint16_t(*)[12])cellVoltages);	//read voltages
 8001b60:	4920      	ldr	r1, [pc, #128]	@ (8001be4 <BMS+0x22c>)
 8001b62:	2000      	movs	r0, #0
 8001b64:	f7ff fb34 	bl	80011d0 <LTC6811_rdcv>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	461a      	mov	r2, r3
 8001b6c:	793b      	ldrb	r3, [r7, #4]
 8001b6e:	4413      	add	r3, r2
 8001b70:	713b      	strb	r3, [r7, #4]
	HAL_Delay(3);
 8001b72:	2003      	movs	r0, #3
 8001b74:	f001 fa26 	bl	8002fc4 <HAL_Delay>

	LTC6811_adax();										// measure 3 celltemp
 8001b78:	f7ff fa46 	bl	8001008 <LTC6811_adax>
	HAL_Delay(3);
 8001b7c:	2003      	movs	r0, #3
 8001b7e:	f001 fa21 	bl	8002fc4 <HAL_Delay>

	pec += LTC6811_rdaux(0, (uint16_t(*)[6])slaveGPIOs);	// read celltemp
 8001b82:	491a      	ldr	r1, [pc, #104]	@ (8001bec <BMS+0x234>)
 8001b84:	2000      	movs	r0, #0
 8001b86:	f7ff fc03 	bl	8001390 <LTC6811_rdaux>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	b2da      	uxtb	r2, r3
 8001b8e:	793b      	ldrb	r3, [r7, #4]
 8001b90:	4413      	add	r3, r2
 8001b92:	713b      	strb	r3, [r7, #4]
	HAL_Delay(3);
 8001b94:	2003      	movs	r0, #3
 8001b96:	f001 fa15 	bl	8002fc4 <HAL_Delay>

	//pec += LTC6811_rdstatb(NUM_STACK, OV_flag, UV_flag, r_statb);
	//HAL_Delay(3);


	convertVoltage();
 8001b9a:	f000 f829 	bl	8001bf0 <convertVoltage>

	convertTemperature(selTemp);
 8001b9e:	4b0e      	ldr	r3, [pc, #56]	@ (8001bd8 <BMS+0x220>)
 8001ba0:	781b      	ldrb	r3, [r3, #0]
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f000 f97a 	bl	8001e9c <convertTemperature>

	wakeup_idle();
	LTC6811_rdstat();
*/

	if (selTemp < 3)		// Variable for cycling the multiplexers for temp measurement.
 8001ba8:	4b0b      	ldr	r3, [pc, #44]	@ (8001bd8 <BMS+0x220>)
 8001baa:	781b      	ldrb	r3, [r3, #0]
 8001bac:	2b02      	cmp	r3, #2
 8001bae:	d806      	bhi.n	8001bbe <BMS+0x206>
	{
		selTemp++;
 8001bb0:	4b09      	ldr	r3, [pc, #36]	@ (8001bd8 <BMS+0x220>)
 8001bb2:	781b      	ldrb	r3, [r3, #0]
 8001bb4:	3301      	adds	r3, #1
 8001bb6:	b2da      	uxtb	r2, r3
 8001bb8:	4b07      	ldr	r3, [pc, #28]	@ (8001bd8 <BMS+0x220>)
 8001bba:	701a      	strb	r2, [r3, #0]
 8001bbc:	e002      	b.n	8001bc4 <BMS+0x20c>
	}
	else
		selTemp = 0;
 8001bbe:	4b06      	ldr	r3, [pc, #24]	@ (8001bd8 <BMS+0x220>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	701a      	strb	r2, [r3, #0]

	can_put_data();
 8001bc4:	f000 fb06 	bl	80021d4 <can_put_data>

	send_usb();
 8001bc8:	f000 fa38 	bl	800203c <send_usb>
}
 8001bcc:	bf00      	nop
 8001bce:	3708      	adds	r7, #8
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}
 8001bd4:	2000044f 	.word	0x2000044f
 8001bd8:	200004f0 	.word	0x200004f0
 8001bdc:	2000046c 	.word	0x2000046c
 8001be0:	20000450 	.word	0x20000450
 8001be4:	20000454 	.word	0x20000454
 8001be8:	20000000 	.word	0x20000000
 8001bec:	20000474 	.word	0x20000474

08001bf0 <convertVoltage>:

void convertVoltage()		//convert and sort Voltages
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	b083      	sub	sp, #12
 8001bf4:	af00      	add	r7, sp, #0

	for(uint8_t i = 0; i < NUM_CELLS; i++)
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	71fb      	strb	r3, [r7, #7]
 8001bfa:	e00f      	b.n	8001c1c <convertVoltage+0x2c>
	{
		usb_voltages[i] = cellVoltages[i]/1000;
 8001bfc:	79fb      	ldrb	r3, [r7, #7]
 8001bfe:	4a3a      	ldr	r2, [pc, #232]	@ (8001ce8 <convertVoltage+0xf8>)
 8001c00:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001c04:	4a39      	ldr	r2, [pc, #228]	@ (8001cec <convertVoltage+0xfc>)
 8001c06:	fba2 2303 	umull	r2, r3, r2, r3
 8001c0a:	099b      	lsrs	r3, r3, #6
 8001c0c:	b29a      	uxth	r2, r3
 8001c0e:	79fb      	ldrb	r3, [r7, #7]
 8001c10:	b2d1      	uxtb	r1, r2
 8001c12:	4a37      	ldr	r2, [pc, #220]	@ (8001cf0 <convertVoltage+0x100>)
 8001c14:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i < NUM_CELLS; i++)
 8001c16:	79fb      	ldrb	r3, [r7, #7]
 8001c18:	3301      	adds	r3, #1
 8001c1a:	71fb      	strb	r3, [r7, #7]
 8001c1c:	79fb      	ldrb	r3, [r7, #7]
 8001c1e:	2b0b      	cmp	r3, #11
 8001c20:	d9ec      	bls.n	8001bfc <convertVoltage+0xc>
	}

	uint16_t cell_max = cellVoltages[0];
 8001c22:	4b31      	ldr	r3, [pc, #196]	@ (8001ce8 <convertVoltage+0xf8>)
 8001c24:	881b      	ldrh	r3, [r3, #0]
 8001c26:	80bb      	strh	r3, [r7, #4]
	uint16_t cell_min = cellVoltages[0];
 8001c28:	4b2f      	ldr	r3, [pc, #188]	@ (8001ce8 <convertVoltage+0xf8>)
 8001c2a:	881b      	ldrh	r3, [r3, #0]
 8001c2c:	807b      	strh	r3, [r7, #2]
	for(uint8_t k = 0; k < NUM_STACK; k++)
 8001c2e:	2300      	movs	r3, #0
 8001c30:	707b      	strb	r3, [r7, #1]
 8001c32:	e03c      	b.n	8001cae <convertVoltage+0xbe>
	{
		for(uint8_t i = 0; i < NUM_CELLS_STACK; i++)
 8001c34:	2300      	movs	r3, #0
 8001c36:	703b      	strb	r3, [r7, #0]
 8001c38:	e033      	b.n	8001ca2 <convertVoltage+0xb2>
		{
			if(cellVoltages[i + k * 12] > cell_max) cell_max = cellVoltages[i + k * 12];
 8001c3a:	7839      	ldrb	r1, [r7, #0]
 8001c3c:	787a      	ldrb	r2, [r7, #1]
 8001c3e:	4613      	mov	r3, r2
 8001c40:	005b      	lsls	r3, r3, #1
 8001c42:	4413      	add	r3, r2
 8001c44:	009b      	lsls	r3, r3, #2
 8001c46:	440b      	add	r3, r1
 8001c48:	4a27      	ldr	r2, [pc, #156]	@ (8001ce8 <convertVoltage+0xf8>)
 8001c4a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001c4e:	88ba      	ldrh	r2, [r7, #4]
 8001c50:	429a      	cmp	r2, r3
 8001c52:	d20b      	bcs.n	8001c6c <convertVoltage+0x7c>
 8001c54:	7839      	ldrb	r1, [r7, #0]
 8001c56:	787a      	ldrb	r2, [r7, #1]
 8001c58:	4613      	mov	r3, r2
 8001c5a:	005b      	lsls	r3, r3, #1
 8001c5c:	4413      	add	r3, r2
 8001c5e:	009b      	lsls	r3, r3, #2
 8001c60:	440b      	add	r3, r1
 8001c62:	4a21      	ldr	r2, [pc, #132]	@ (8001ce8 <convertVoltage+0xf8>)
 8001c64:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001c68:	80bb      	strh	r3, [r7, #4]
 8001c6a:	e017      	b.n	8001c9c <convertVoltage+0xac>
			else if(cellVoltages[i + k * 12] < cell_min) cell_min = cellVoltages[i + k * 12];
 8001c6c:	7839      	ldrb	r1, [r7, #0]
 8001c6e:	787a      	ldrb	r2, [r7, #1]
 8001c70:	4613      	mov	r3, r2
 8001c72:	005b      	lsls	r3, r3, #1
 8001c74:	4413      	add	r3, r2
 8001c76:	009b      	lsls	r3, r3, #2
 8001c78:	440b      	add	r3, r1
 8001c7a:	4a1b      	ldr	r2, [pc, #108]	@ (8001ce8 <convertVoltage+0xf8>)
 8001c7c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001c80:	887a      	ldrh	r2, [r7, #2]
 8001c82:	429a      	cmp	r2, r3
 8001c84:	d90a      	bls.n	8001c9c <convertVoltage+0xac>
 8001c86:	7839      	ldrb	r1, [r7, #0]
 8001c88:	787a      	ldrb	r2, [r7, #1]
 8001c8a:	4613      	mov	r3, r2
 8001c8c:	005b      	lsls	r3, r3, #1
 8001c8e:	4413      	add	r3, r2
 8001c90:	009b      	lsls	r3, r3, #2
 8001c92:	440b      	add	r3, r1
 8001c94:	4a14      	ldr	r2, [pc, #80]	@ (8001ce8 <convertVoltage+0xf8>)
 8001c96:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001c9a:	807b      	strh	r3, [r7, #2]
		for(uint8_t i = 0; i < NUM_CELLS_STACK; i++)
 8001c9c:	783b      	ldrb	r3, [r7, #0]
 8001c9e:	3301      	adds	r3, #1
 8001ca0:	703b      	strb	r3, [r7, #0]
 8001ca2:	783b      	ldrb	r3, [r7, #0]
 8001ca4:	2b0b      	cmp	r3, #11
 8001ca6:	d9c8      	bls.n	8001c3a <convertVoltage+0x4a>
	for(uint8_t k = 0; k < NUM_STACK; k++)
 8001ca8:	787b      	ldrb	r3, [r7, #1]
 8001caa:	3301      	adds	r3, #1
 8001cac:	707b      	strb	r3, [r7, #1]
 8001cae:	787b      	ldrb	r3, [r7, #1]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d0bf      	beq.n	8001c34 <convertVoltage+0x44>
		}
	}

	AMS1_databytes[0] = cell_min;
 8001cb4:	887b      	ldrh	r3, [r7, #2]
 8001cb6:	b2da      	uxtb	r2, r3
 8001cb8:	4b0e      	ldr	r3, [pc, #56]	@ (8001cf4 <convertVoltage+0x104>)
 8001cba:	701a      	strb	r2, [r3, #0]
	AMS1_databytes[1] = (cell_min >> 8);
 8001cbc:	887b      	ldrh	r3, [r7, #2]
 8001cbe:	0a1b      	lsrs	r3, r3, #8
 8001cc0:	b29b      	uxth	r3, r3
 8001cc2:	b2da      	uxtb	r2, r3
 8001cc4:	4b0b      	ldr	r3, [pc, #44]	@ (8001cf4 <convertVoltage+0x104>)
 8001cc6:	705a      	strb	r2, [r3, #1]
	AMS1_databytes[2] = cell_max;
 8001cc8:	88bb      	ldrh	r3, [r7, #4]
 8001cca:	b2da      	uxtb	r2, r3
 8001ccc:	4b09      	ldr	r3, [pc, #36]	@ (8001cf4 <convertVoltage+0x104>)
 8001cce:	709a      	strb	r2, [r3, #2]
	AMS1_databytes[3] = (cell_max >> 8);
 8001cd0:	88bb      	ldrh	r3, [r7, #4]
 8001cd2:	0a1b      	lsrs	r3, r3, #8
 8001cd4:	b29b      	uxth	r3, r3
 8001cd6:	b2da      	uxtb	r2, r3
 8001cd8:	4b06      	ldr	r3, [pc, #24]	@ (8001cf4 <convertVoltage+0x104>)
 8001cda:	70da      	strb	r2, [r3, #3]
}
 8001cdc:	bf00      	nop
 8001cde:	370c      	adds	r7, #12
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bc80      	pop	{r7}
 8001ce4:	4770      	bx	lr
 8001ce6:	bf00      	nop
 8001ce8:	20000454 	.word	0x20000454
 8001cec:	10624dd3 	.word	0x10624dd3
 8001cf0:	200004b4 	.word	0x200004b4
 8001cf4:	200004d4 	.word	0x200004d4

08001cf8 <calculateTemperature>:


uint16_t calculateTemperature(uint16_t voltageCode, uint16_t referenceCode)		//convert temp
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b084      	sub	sp, #16
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	4603      	mov	r3, r0
 8001d00:	460a      	mov	r2, r1
 8001d02:	80fb      	strh	r3, [r7, #6]
 8001d04:	4613      	mov	r3, r2
 8001d06:	80bb      	strh	r3, [r7, #4]
	if(referenceCode - voltageCode != 0)
 8001d08:	88ba      	ldrh	r2, [r7, #4]
 8001d0a:	88fb      	ldrh	r3, [r7, #6]
 8001d0c:	429a      	cmp	r2, r3
 8001d0e:	d03e      	beq.n	8001d8e <calculateTemperature+0x96>
	{
		uint32_t convert_R = (voltageCode * 100000)/(referenceCode - voltageCode);
 8001d10:	88fb      	ldrh	r3, [r7, #6]
 8001d12:	4a29      	ldr	r2, [pc, #164]	@ (8001db8 <calculateTemperature+0xc0>)
 8001d14:	fb03 f202 	mul.w	r2, r3, r2
 8001d18:	88b9      	ldrh	r1, [r7, #4]
 8001d1a:	88fb      	ldrh	r3, [r7, #6]
 8001d1c:	1acb      	subs	r3, r1, r3
 8001d1e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001d22:	60fb      	str	r3, [r7, #12]
		return 1000.0 / ((1.0 / 298.15) - (log(10000.0 / convert_R) / 3435.0)) - 273150.0;
 8001d24:	68f8      	ldr	r0, [r7, #12]
 8001d26:	f7fe fb99 	bl	800045c <__aeabi_ui2d>
 8001d2a:	4602      	mov	r2, r0
 8001d2c:	460b      	mov	r3, r1
 8001d2e:	a11a      	add	r1, pc, #104	@ (adr r1, 8001d98 <calculateTemperature+0xa0>)
 8001d30:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001d34:	f7fe fd36 	bl	80007a4 <__aeabi_ddiv>
 8001d38:	4602      	mov	r2, r0
 8001d3a:	460b      	mov	r3, r1
 8001d3c:	4610      	mov	r0, r2
 8001d3e:	4619      	mov	r1, r3
 8001d40:	f00b fefe 	bl	800db40 <log>
 8001d44:	a316      	add	r3, pc, #88	@ (adr r3, 8001da0 <calculateTemperature+0xa8>)
 8001d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d4a:	f7fe fd2b 	bl	80007a4 <__aeabi_ddiv>
 8001d4e:	4602      	mov	r2, r0
 8001d50:	460b      	mov	r3, r1
 8001d52:	a115      	add	r1, pc, #84	@ (adr r1, 8001da8 <calculateTemperature+0xb0>)
 8001d54:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001d58:	f7fe fa42 	bl	80001e0 <__aeabi_dsub>
 8001d5c:	4602      	mov	r2, r0
 8001d5e:	460b      	mov	r3, r1
 8001d60:	f04f 0000 	mov.w	r0, #0
 8001d64:	4915      	ldr	r1, [pc, #84]	@ (8001dbc <calculateTemperature+0xc4>)
 8001d66:	f7fe fd1d 	bl	80007a4 <__aeabi_ddiv>
 8001d6a:	4602      	mov	r2, r0
 8001d6c:	460b      	mov	r3, r1
 8001d6e:	4610      	mov	r0, r2
 8001d70:	4619      	mov	r1, r3
 8001d72:	a30f      	add	r3, pc, #60	@ (adr r3, 8001db0 <calculateTemperature+0xb8>)
 8001d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d78:	f7fe fa32 	bl	80001e0 <__aeabi_dsub>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	460b      	mov	r3, r1
 8001d80:	4610      	mov	r0, r2
 8001d82:	4619      	mov	r1, r3
 8001d84:	f7fe febc 	bl	8000b00 <__aeabi_d2uiz>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	b29b      	uxth	r3, r3
 8001d8c:	e000      	b.n	8001d90 <calculateTemperature+0x98>
	}
	else
		return 0x00;
 8001d8e:	2300      	movs	r3, #0
}
 8001d90:	4618      	mov	r0, r3
 8001d92:	3710      	adds	r7, #16
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bd80      	pop	{r7, pc}
 8001d98:	00000000 	.word	0x00000000
 8001d9c:	40c38800 	.word	0x40c38800
 8001da0:	00000000 	.word	0x00000000
 8001da4:	40aad600 	.word	0x40aad600
 8001da8:	dcb5db83 	.word	0xdcb5db83
 8001dac:	3f6b79e1 	.word	0x3f6b79e1
 8001db0:	00000000 	.word	0x00000000
 8001db4:	4110abf8 	.word	0x4110abf8
 8001db8:	000186a0 	.word	0x000186a0
 8001dbc:	408f4000 	.word	0x408f4000

08001dc0 <CAN_interrupt>:

void CAN_interrupt()
{
 8001dc0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001dc4:	b086      	sub	sp, #24
 8001dc6:	af00      	add	r7, sp, #0

	if (HAL_GetTick()>= last20 + 20)
 8001dc8:	f001 f8f2 	bl	8002fb0 <HAL_GetTick>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	2200      	movs	r2, #0
 8001dd0:	613b      	str	r3, [r7, #16]
 8001dd2:	617a      	str	r2, [r7, #20]
 8001dd4:	4b2a      	ldr	r3, [pc, #168]	@ (8001e80 <CAN_interrupt+0xc0>)
 8001dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dda:	f112 0814 	adds.w	r8, r2, #20
 8001dde:	f143 0900 	adc.w	r9, r3, #0
 8001de2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001de6:	4611      	mov	r1, r2
 8001de8:	4541      	cmp	r1, r8
 8001dea:	eb73 0309 	sbcs.w	r3, r3, r9
 8001dee:	d319      	bcc.n	8001e24 <CAN_interrupt+0x64>
	{

		AMS0_databytes[6] |= (precharge << 4);
 8001df0:	4b24      	ldr	r3, [pc, #144]	@ (8001e84 <CAN_interrupt+0xc4>)
 8001df2:	799b      	ldrb	r3, [r3, #6]
 8001df4:	b25a      	sxtb	r2, r3
 8001df6:	4b24      	ldr	r3, [pc, #144]	@ (8001e88 <CAN_interrupt+0xc8>)
 8001df8:	781b      	ldrb	r3, [r3, #0]
 8001dfa:	011b      	lsls	r3, r3, #4
 8001dfc:	b25b      	sxtb	r3, r3
 8001dfe:	4313      	orrs	r3, r2
 8001e00:	b25b      	sxtb	r3, r3
 8001e02:	b2da      	uxtb	r2, r3
 8001e04:	4b1f      	ldr	r3, [pc, #124]	@ (8001e84 <CAN_interrupt+0xc4>)
 8001e06:	719a      	strb	r2, [r3, #6]

		CAN_50(AMS0_databytes);
 8001e08:	481e      	ldr	r0, [pc, #120]	@ (8001e84 <CAN_interrupt+0xc4>)
 8001e0a:	f000 fa55 	bl	80022b8 <CAN_50>
		last20 = HAL_GetTick();
 8001e0e:	f001 f8cf 	bl	8002fb0 <HAL_GetTick>
 8001e12:	4603      	mov	r3, r0
 8001e14:	2200      	movs	r2, #0
 8001e16:	60bb      	str	r3, [r7, #8]
 8001e18:	60fa      	str	r2, [r7, #12]
 8001e1a:	4b19      	ldr	r3, [pc, #100]	@ (8001e80 <CAN_interrupt+0xc0>)
 8001e1c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8001e20:	e9c3 1200 	strd	r1, r2, [r3]

	}
	if (HAL_GetTick()>= last100 + 100)
 8001e24:	f001 f8c4 	bl	8002fb0 <HAL_GetTick>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	469a      	mov	sl, r3
 8001e2e:	4693      	mov	fp, r2
 8001e30:	4b16      	ldr	r3, [pc, #88]	@ (8001e8c <CAN_interrupt+0xcc>)
 8001e32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e36:	f112 0464 	adds.w	r4, r2, #100	@ 0x64
 8001e3a:	f143 0500 	adc.w	r5, r3, #0
 8001e3e:	45a2      	cmp	sl, r4
 8001e40:	eb7b 0305 	sbcs.w	r3, fp, r5
 8001e44:	d316      	bcc.n	8001e74 <CAN_interrupt+0xb4>
	{
		CAN_10(AMS1_databytes);
 8001e46:	4812      	ldr	r0, [pc, #72]	@ (8001e90 <CAN_interrupt+0xd0>)
 8001e48:	f000 fa7a 	bl	8002340 <CAN_10>

		HAL_GPIO_TogglePin(GPIOA, WDI_Pin);		// toggle watchdog
 8001e4c:	2110      	movs	r1, #16
 8001e4e:	4811      	ldr	r0, [pc, #68]	@ (8001e94 <CAN_interrupt+0xd4>)
 8001e50:	f002 fdeb 	bl	8004a2a <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(GPIOC, LED_GN_Pin);	// toggle LED
 8001e54:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001e58:	480f      	ldr	r0, [pc, #60]	@ (8001e98 <CAN_interrupt+0xd8>)
 8001e5a:	f002 fde6 	bl	8004a2a <HAL_GPIO_TogglePin>
		last100 = HAL_GetTick();
 8001e5e:	f001 f8a7 	bl	8002fb0 <HAL_GetTick>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2200      	movs	r2, #0
 8001e66:	603b      	str	r3, [r7, #0]
 8001e68:	607a      	str	r2, [r7, #4]
 8001e6a:	4b08      	ldr	r3, [pc, #32]	@ (8001e8c <CAN_interrupt+0xcc>)
 8001e6c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8001e70:	e9c3 1200 	strd	r1, r2, [r3]
	}
}
 8001e74:	bf00      	nop
 8001e76:	3718      	adds	r7, #24
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001e7e:	bf00      	nop
 8001e80:	200004e0 	.word	0x200004e0
 8001e84:	200004cc 	.word	0x200004cc
 8001e88:	2000044f 	.word	0x2000044f
 8001e8c:	200004e8 	.word	0x200004e8
 8001e90:	200004d4 	.word	0x200004d4
 8001e94:	40020000 	.word	0x40020000
 8001e98:	40020800 	.word	0x40020800

08001e9c <convertTemperature>:


void convertTemperature(uint8_t selTemp)		// sort temp
{
 8001e9c:	b5b0      	push	{r4, r5, r7, lr}
 8001e9e:	b088      	sub	sp, #32
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	71fb      	strb	r3, [r7, #7]

	uint8_t indexOffset[12] = {9, 4, 11, 7, 6, 1, 0, 3, 10, 2, 5, 8};
 8001ea6:	4a5f      	ldr	r2, [pc, #380]	@ (8002024 <convertTemperature+0x188>)
 8001ea8:	f107 0308 	add.w	r3, r7, #8
 8001eac:	ca07      	ldmia	r2, {r0, r1, r2}
 8001eae:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	for(uint8_t k = 0; k < NUM_STACK; k++)
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	77fb      	strb	r3, [r7, #31]
 8001eb6:	e037      	b.n	8001f28 <convertTemperature+0x8c>
	{
			for(uint8_t j = 0; j < 3; j++)
 8001eb8:	2300      	movs	r3, #0
 8001eba:	77bb      	strb	r3, [r7, #30]
 8001ebc:	e02e      	b.n	8001f1c <convertTemperature+0x80>
			{
				temperature[k * NUM_CELLS_STACK + indexOffset[j + selTemp * 3]] = calculateTemperature(slaveGPIOs[j + k * 6], slaveGPIOs[5 + k * NUM_GPIO_STACK]);
 8001ebe:	7fb9      	ldrb	r1, [r7, #30]
 8001ec0:	7ffa      	ldrb	r2, [r7, #31]
 8001ec2:	4613      	mov	r3, r2
 8001ec4:	005b      	lsls	r3, r3, #1
 8001ec6:	4413      	add	r3, r2
 8001ec8:	005b      	lsls	r3, r3, #1
 8001eca:	440b      	add	r3, r1
 8001ecc:	4a56      	ldr	r2, [pc, #344]	@ (8002028 <convertTemperature+0x18c>)
 8001ece:	f832 0013 	ldrh.w	r0, [r2, r3, lsl #1]
 8001ed2:	7ffa      	ldrb	r2, [r7, #31]
 8001ed4:	4613      	mov	r3, r2
 8001ed6:	005b      	lsls	r3, r3, #1
 8001ed8:	4413      	add	r3, r2
 8001eda:	005b      	lsls	r3, r3, #1
 8001edc:	3305      	adds	r3, #5
 8001ede:	4a52      	ldr	r2, [pc, #328]	@ (8002028 <convertTemperature+0x18c>)
 8001ee0:	f832 5013 	ldrh.w	r5, [r2, r3, lsl #1]
 8001ee4:	7ffa      	ldrb	r2, [r7, #31]
 8001ee6:	4613      	mov	r3, r2
 8001ee8:	005b      	lsls	r3, r3, #1
 8001eea:	4413      	add	r3, r2
 8001eec:	009b      	lsls	r3, r3, #2
 8001eee:	461c      	mov	r4, r3
 8001ef0:	7fb9      	ldrb	r1, [r7, #30]
 8001ef2:	79fa      	ldrb	r2, [r7, #7]
 8001ef4:	4613      	mov	r3, r2
 8001ef6:	005b      	lsls	r3, r3, #1
 8001ef8:	4413      	add	r3, r2
 8001efa:	440b      	add	r3, r1
 8001efc:	3320      	adds	r3, #32
 8001efe:	443b      	add	r3, r7
 8001f00:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001f04:	441c      	add	r4, r3
 8001f06:	4629      	mov	r1, r5
 8001f08:	f7ff fef6 	bl	8001cf8 <calculateTemperature>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	461a      	mov	r2, r3
 8001f10:	4b46      	ldr	r3, [pc, #280]	@ (800202c <convertTemperature+0x190>)
 8001f12:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
			for(uint8_t j = 0; j < 3; j++)
 8001f16:	7fbb      	ldrb	r3, [r7, #30]
 8001f18:	3301      	adds	r3, #1
 8001f1a:	77bb      	strb	r3, [r7, #30]
 8001f1c:	7fbb      	ldrb	r3, [r7, #30]
 8001f1e:	2b02      	cmp	r3, #2
 8001f20:	d9cd      	bls.n	8001ebe <convertTemperature+0x22>
	for(uint8_t k = 0; k < NUM_STACK; k++)
 8001f22:	7ffb      	ldrb	r3, [r7, #31]
 8001f24:	3301      	adds	r3, #1
 8001f26:	77fb      	strb	r3, [r7, #31]
 8001f28:	7ffb      	ldrb	r3, [r7, #31]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d0c4      	beq.n	8001eb8 <convertTemperature+0x1c>
			}
	}
		//USB STUFF
	if(selTemp == 3)
 8001f2e:	79fb      	ldrb	r3, [r7, #7]
 8001f30:	2b03      	cmp	r3, #3
 8001f32:	d172      	bne.n	800201a <convertTemperature+0x17e>
	{
		for(uint8_t i = 0; i < NUM_CELLS; i++)
 8001f34:	2300      	movs	r3, #0
 8001f36:	777b      	strb	r3, [r7, #29]
 8001f38:	e00f      	b.n	8001f5a <convertTemperature+0xbe>
		{
			usb_temperatures[i] = temperature[i]/1000;
 8001f3a:	7f7b      	ldrb	r3, [r7, #29]
 8001f3c:	4a3b      	ldr	r2, [pc, #236]	@ (800202c <convertTemperature+0x190>)
 8001f3e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001f42:	4a3b      	ldr	r2, [pc, #236]	@ (8002030 <convertTemperature+0x194>)
 8001f44:	fba2 2303 	umull	r2, r3, r2, r3
 8001f48:	099b      	lsrs	r3, r3, #6
 8001f4a:	b29a      	uxth	r2, r3
 8001f4c:	7f7b      	ldrb	r3, [r7, #29]
 8001f4e:	b2d1      	uxtb	r1, r2
 8001f50:	4a38      	ldr	r2, [pc, #224]	@ (8002034 <convertTemperature+0x198>)
 8001f52:	54d1      	strb	r1, [r2, r3]
		for(uint8_t i = 0; i < NUM_CELLS; i++)
 8001f54:	7f7b      	ldrb	r3, [r7, #29]
 8001f56:	3301      	adds	r3, #1
 8001f58:	777b      	strb	r3, [r7, #29]
 8001f5a:	7f7b      	ldrb	r3, [r7, #29]
 8001f5c:	2b0b      	cmp	r3, #11
 8001f5e:	d9ec      	bls.n	8001f3a <convertTemperature+0x9e>
		}
		//CAN stuff
		uint16_t temp_min = temperature[0];
 8001f60:	4b32      	ldr	r3, [pc, #200]	@ (800202c <convertTemperature+0x190>)
 8001f62:	881b      	ldrh	r3, [r3, #0]
 8001f64:	837b      	strh	r3, [r7, #26]
			uint16_t temp_max = temperature[0];
 8001f66:	4b31      	ldr	r3, [pc, #196]	@ (800202c <convertTemperature+0x190>)
 8001f68:	881b      	ldrh	r3, [r3, #0]
 8001f6a:	833b      	strh	r3, [r7, #24]
		for(uint8_t k = 0; k < NUM_STACK; k++)
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	75fb      	strb	r3, [r7, #23]
 8001f70:	e050      	b.n	8002014 <convertTemperature+0x178>
			{
				for(uint8_t i = 0; i < NUM_CELLS_STACK; i++)
 8001f72:	2300      	movs	r3, #0
 8001f74:	75bb      	strb	r3, [r7, #22]
 8001f76:	e033      	b.n	8001fe0 <convertTemperature+0x144>
				{
					if(temperature[i + k * 12] > temp_max) temp_max = temperature[i + k * 12];
 8001f78:	7db9      	ldrb	r1, [r7, #22]
 8001f7a:	7dfa      	ldrb	r2, [r7, #23]
 8001f7c:	4613      	mov	r3, r2
 8001f7e:	005b      	lsls	r3, r3, #1
 8001f80:	4413      	add	r3, r2
 8001f82:	009b      	lsls	r3, r3, #2
 8001f84:	440b      	add	r3, r1
 8001f86:	4a29      	ldr	r2, [pc, #164]	@ (800202c <convertTemperature+0x190>)
 8001f88:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001f8c:	8b3a      	ldrh	r2, [r7, #24]
 8001f8e:	429a      	cmp	r2, r3
 8001f90:	d20b      	bcs.n	8001faa <convertTemperature+0x10e>
 8001f92:	7db9      	ldrb	r1, [r7, #22]
 8001f94:	7dfa      	ldrb	r2, [r7, #23]
 8001f96:	4613      	mov	r3, r2
 8001f98:	005b      	lsls	r3, r3, #1
 8001f9a:	4413      	add	r3, r2
 8001f9c:	009b      	lsls	r3, r3, #2
 8001f9e:	440b      	add	r3, r1
 8001fa0:	4a22      	ldr	r2, [pc, #136]	@ (800202c <convertTemperature+0x190>)
 8001fa2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001fa6:	833b      	strh	r3, [r7, #24]
 8001fa8:	e017      	b.n	8001fda <convertTemperature+0x13e>
					else if(temperature[i + k * 12] < temp_min) temp_min = temperature[i + k * 12];
 8001faa:	7db9      	ldrb	r1, [r7, #22]
 8001fac:	7dfa      	ldrb	r2, [r7, #23]
 8001fae:	4613      	mov	r3, r2
 8001fb0:	005b      	lsls	r3, r3, #1
 8001fb2:	4413      	add	r3, r2
 8001fb4:	009b      	lsls	r3, r3, #2
 8001fb6:	440b      	add	r3, r1
 8001fb8:	4a1c      	ldr	r2, [pc, #112]	@ (800202c <convertTemperature+0x190>)
 8001fba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001fbe:	8b7a      	ldrh	r2, [r7, #26]
 8001fc0:	429a      	cmp	r2, r3
 8001fc2:	d90a      	bls.n	8001fda <convertTemperature+0x13e>
 8001fc4:	7db9      	ldrb	r1, [r7, #22]
 8001fc6:	7dfa      	ldrb	r2, [r7, #23]
 8001fc8:	4613      	mov	r3, r2
 8001fca:	005b      	lsls	r3, r3, #1
 8001fcc:	4413      	add	r3, r2
 8001fce:	009b      	lsls	r3, r3, #2
 8001fd0:	440b      	add	r3, r1
 8001fd2:	4a16      	ldr	r2, [pc, #88]	@ (800202c <convertTemperature+0x190>)
 8001fd4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001fd8:	837b      	strh	r3, [r7, #26]
				for(uint8_t i = 0; i < NUM_CELLS_STACK; i++)
 8001fda:	7dbb      	ldrb	r3, [r7, #22]
 8001fdc:	3301      	adds	r3, #1
 8001fde:	75bb      	strb	r3, [r7, #22]
 8001fe0:	7dbb      	ldrb	r3, [r7, #22]
 8001fe2:	2b0b      	cmp	r3, #11
 8001fe4:	d9c8      	bls.n	8001f78 <convertTemperature+0xdc>
				}

				AMS1_databytes[4] = temp_min;
 8001fe6:	8b7b      	ldrh	r3, [r7, #26]
 8001fe8:	b2da      	uxtb	r2, r3
 8001fea:	4b13      	ldr	r3, [pc, #76]	@ (8002038 <convertTemperature+0x19c>)
 8001fec:	711a      	strb	r2, [r3, #4]
				AMS1_databytes[5] = (temp_min >> 8);
 8001fee:	8b7b      	ldrh	r3, [r7, #26]
 8001ff0:	0a1b      	lsrs	r3, r3, #8
 8001ff2:	b29b      	uxth	r3, r3
 8001ff4:	b2da      	uxtb	r2, r3
 8001ff6:	4b10      	ldr	r3, [pc, #64]	@ (8002038 <convertTemperature+0x19c>)
 8001ff8:	715a      	strb	r2, [r3, #5]
				AMS1_databytes[6] = temp_max;
 8001ffa:	8b3b      	ldrh	r3, [r7, #24]
 8001ffc:	b2da      	uxtb	r2, r3
 8001ffe:	4b0e      	ldr	r3, [pc, #56]	@ (8002038 <convertTemperature+0x19c>)
 8002000:	719a      	strb	r2, [r3, #6]
				AMS1_databytes[7] = (temp_max >> 8);
 8002002:	8b3b      	ldrh	r3, [r7, #24]
 8002004:	0a1b      	lsrs	r3, r3, #8
 8002006:	b29b      	uxth	r3, r3
 8002008:	b2da      	uxtb	r2, r3
 800200a:	4b0b      	ldr	r3, [pc, #44]	@ (8002038 <convertTemperature+0x19c>)
 800200c:	71da      	strb	r2, [r3, #7]
		for(uint8_t k = 0; k < NUM_STACK; k++)
 800200e:	7dfb      	ldrb	r3, [r7, #23]
 8002010:	3301      	adds	r3, #1
 8002012:	75fb      	strb	r3, [r7, #23]
 8002014:	7dfb      	ldrb	r3, [r7, #23]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d0ab      	beq.n	8001f72 <convertTemperature+0xd6>
			}
	}
}
 800201a:	bf00      	nop
 800201c:	3720      	adds	r7, #32
 800201e:	46bd      	mov	sp, r7
 8002020:	bdb0      	pop	{r4, r5, r7, pc}
 8002022:	bf00      	nop
 8002024:	0800df30 	.word	0x0800df30
 8002028:	20000474 	.word	0x20000474
 800202c:	20000480 	.word	0x20000480
 8002030:	10624dd3 	.word	0x10624dd3
 8002034:	200004c0 	.word	0x200004c0
 8002038:	200004d4 	.word	0x200004d4

0800203c <send_usb>:

void send_usb()
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b082      	sub	sp, #8
 8002040:	af00      	add	r7, sp, #0
	usb_data[NUM_CELLS * 2] = 0xff;
 8002042:	4b10      	ldr	r3, [pc, #64]	@ (8002084 <send_usb+0x48>)
 8002044:	22ff      	movs	r2, #255	@ 0xff
 8002046:	761a      	strb	r2, [r3, #24]
	for(uint8_t i = 0; i < NUM_CELLS; i++)
 8002048:	2300      	movs	r3, #0
 800204a:	71fb      	strb	r3, [r7, #7]
 800204c:	e00f      	b.n	800206e <send_usb+0x32>
	{
		usb_data[i] = usb_voltages[i];
 800204e:	79fa      	ldrb	r2, [r7, #7]
 8002050:	79fb      	ldrb	r3, [r7, #7]
 8002052:	490d      	ldr	r1, [pc, #52]	@ (8002088 <send_usb+0x4c>)
 8002054:	5c89      	ldrb	r1, [r1, r2]
 8002056:	4a0b      	ldr	r2, [pc, #44]	@ (8002084 <send_usb+0x48>)
 8002058:	54d1      	strb	r1, [r2, r3]
		usb_data[NUM_CELLS + i] = usb_temperatures[i];
 800205a:	79fa      	ldrb	r2, [r7, #7]
 800205c:	79fb      	ldrb	r3, [r7, #7]
 800205e:	330c      	adds	r3, #12
 8002060:	490a      	ldr	r1, [pc, #40]	@ (800208c <send_usb+0x50>)
 8002062:	5c89      	ldrb	r1, [r1, r2]
 8002064:	4a07      	ldr	r2, [pc, #28]	@ (8002084 <send_usb+0x48>)
 8002066:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i < NUM_CELLS; i++)
 8002068:	79fb      	ldrb	r3, [r7, #7]
 800206a:	3301      	adds	r3, #1
 800206c:	71fb      	strb	r3, [r7, #7]
 800206e:	79fb      	ldrb	r3, [r7, #7]
 8002070:	2b0b      	cmp	r3, #11
 8002072:	d9ec      	bls.n	800204e <send_usb+0x12>
	}

	CDC_Transmit_FS(usb_data, NUM_CELLS * 2 + 1);
 8002074:	2119      	movs	r1, #25
 8002076:	4803      	ldr	r0, [pc, #12]	@ (8002084 <send_usb+0x48>)
 8002078:	f008 fc8e 	bl	800a998 <CDC_Transmit_FS>
}
 800207c:	bf00      	nop
 800207e:	3708      	adds	r7, #8
 8002080:	46bd      	mov	sp, r7
 8002082:	bd80      	pop	{r7, pc}
 8002084:	20000498 	.word	0x20000498
 8002088:	200004b4 	.word	0x200004b4
 800208c:	200004c0 	.word	0x200004c0

08002090 <CAN_TX>:
CAN_TxHeaderTypeDef test_header = {0x069, 0 , CAN_ID_STD, CAN_RTR_DATA, 8};


	// transmit CAN Message
void CAN_TX(CAN_HandleTypeDef hcan, CAN_TxHeaderTypeDef TxHeader, uint8_t* TxData)
{
 8002090:	b084      	sub	sp, #16
 8002092:	b5b0      	push	{r4, r5, r7, lr}
 8002094:	b090      	sub	sp, #64	@ 0x40
 8002096:	af0e      	add	r7, sp, #56	@ 0x38
 8002098:	f107 0418 	add.w	r4, r7, #24
 800209c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint32_t TxMailbox;
	if (HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox) != HAL_OK)
 80020a0:	1d3b      	adds	r3, r7, #4
 80020a2:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 80020a6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80020a8:	f107 0018 	add.w	r0, r7, #24
 80020ac:	f001 fdaa 	bl	8003c04 <HAL_CAN_AddTxMessage>
 80020b0:	4603      	mov	r3, r0
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d018      	beq.n	80020e8 <CAN_TX+0x58>
	{
		CAN_TX(hcan, TxHeader, TxData);		//retry when failed
 80020b6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80020b8:	930c      	str	r3, [sp, #48]	@ 0x30
 80020ba:	ad06      	add	r5, sp, #24
 80020bc:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 80020c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80020c2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80020c4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80020c8:	e885 0003 	stmia.w	r5, {r0, r1}
 80020cc:	466d      	mov	r5, sp
 80020ce:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 80020d2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80020d4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80020d6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80020da:	e885 0003 	stmia.w	r5, {r0, r1}
 80020de:	f107 0318 	add.w	r3, r7, #24
 80020e2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80020e4:	f7ff ffd4 	bl	8002090 <CAN_TX>
	}
}
 80020e8:	bf00      	nop
 80020ea:	3708      	adds	r7, #8
 80020ec:	46bd      	mov	sp, r7
 80020ee:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80020f2:	b004      	add	sp, #16
 80020f4:	4770      	bx	lr

080020f6 <CAN_TX_IVT>:

void CAN_TX_IVT(CAN_HandleTypeDef hcan, CAN_TxHeaderTypeDef TxHeader, uint8_t* TxData)
{
 80020f6:	b084      	sub	sp, #16
 80020f8:	b5b0      	push	{r4, r5, r7, lr}
 80020fa:	b090      	sub	sp, #64	@ 0x40
 80020fc:	af0e      	add	r7, sp, #56	@ 0x38
 80020fe:	f107 0418 	add.w	r4, r7, #24
 8002102:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint32_t TxMailbox2;
	if (HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox2) != HAL_OK)
 8002106:	1d3b      	adds	r3, r7, #4
 8002108:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 800210c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800210e:	f107 0018 	add.w	r0, r7, #24
 8002112:	f001 fd77 	bl	8003c04 <HAL_CAN_AddTxMessage>
 8002116:	4603      	mov	r3, r0
 8002118:	2b00      	cmp	r3, #0
 800211a:	d018      	beq.n	800214e <CAN_TX_IVT+0x58>
	{
		CAN_TX_IVT(hcan, TxHeader, TxData);		//retry when failed
 800211c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800211e:	930c      	str	r3, [sp, #48]	@ 0x30
 8002120:	ad06      	add	r5, sp, #24
 8002122:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 8002126:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002128:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800212a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800212e:	e885 0003 	stmia.w	r5, {r0, r1}
 8002132:	466d      	mov	r5, sp
 8002134:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8002138:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800213a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800213c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002140:	e885 0003 	stmia.w	r5, {r0, r1}
 8002144:	f107 0318 	add.w	r3, r7, #24
 8002148:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800214a:	f7ff ffd4 	bl	80020f6 <CAN_TX_IVT>
	}
}
 800214e:	bf00      	nop
 8002150:	3708      	adds	r7, #8
 8002152:	46bd      	mov	sp, r7
 8002154:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8002158:	b004      	add	sp, #16
 800215a:	4770      	bx	lr

0800215c <CAN_RX>:

	// receive CAN Message
void CAN_RX(CAN_HandleTypeDef hcan)
{
 800215c:	b084      	sub	sp, #16
 800215e:	b580      	push	{r7, lr}
 8002160:	b08a      	sub	sp, #40	@ 0x28
 8002162:	af00      	add	r7, sp, #0
 8002164:	f107 0c30 	add.w	ip, r7, #48	@ 0x30
 8002168:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

	CAN_RxHeaderTypeDef RxHeader;
	uint8_t RxData[8];


	if (HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 800216c:	1d3b      	adds	r3, r7, #4
 800216e:	f107 020c 	add.w	r2, r7, #12
 8002172:	2100      	movs	r1, #0
 8002174:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 8002178:	f001 fe13 	bl	8003da2 <HAL_CAN_GetRxMessage>
	{

	}

	if( RxHeader.StdId == 0x500)
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8002182:	d119      	bne.n	80021b8 <CAN_RX+0x5c>
	{
		if(RxData[0] == 1)
 8002184:	793b      	ldrb	r3, [r7, #4]
 8002186:	2b01      	cmp	r3, #1
 8002188:	d108      	bne.n	800219c <CAN_RX+0x40>
		{

			HAL_GPIO_WritePin(TS_ACTIVATE_GPIO_Port, TS_ACTIVATE_Pin, GPIO_PIN_SET);
 800218a:	2201      	movs	r2, #1
 800218c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002190:	480d      	ldr	r0, [pc, #52]	@ (80021c8 <CAN_RX+0x6c>)
 8002192:	f002 fc32 	bl	80049fa <HAL_GPIO_WritePin>
			ts_on = 1;
 8002196:	4b0d      	ldr	r3, [pc, #52]	@ (80021cc <CAN_RX+0x70>)
 8002198:	2201      	movs	r2, #1
 800219a:	701a      	strb	r2, [r3, #0]

		}
		if(ts_on)							// verhindert das Drcken in falscher Reihenfolge
 800219c:	4b0b      	ldr	r3, [pc, #44]	@ (80021cc <CAN_RX+0x70>)
 800219e:	781b      	ldrb	r3, [r3, #0]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d006      	beq.n	80021b2 <CAN_RX+0x56>
		{

			if(RxData[1] == 1)
 80021a4:	797b      	ldrb	r3, [r7, #5]
 80021a6:	2b01      	cmp	r3, #1
 80021a8:	d106      	bne.n	80021b8 <CAN_RX+0x5c>
				{
					ts_start = 1;
 80021aa:	4b09      	ldr	r3, [pc, #36]	@ (80021d0 <CAN_RX+0x74>)
 80021ac:	2201      	movs	r2, #1
 80021ae:	701a      	strb	r2, [r3, #0]
		}

		//AMS0_databytes[6]|= (ts_ready << 3);
	}
	// hier kann man weitere Nachrichten zum Empfangen hinzufgen
}
 80021b0:	e002      	b.n	80021b8 <CAN_RX+0x5c>
			ts_start = 0;
 80021b2:	4b07      	ldr	r3, [pc, #28]	@ (80021d0 <CAN_RX+0x74>)
 80021b4:	2200      	movs	r2, #0
 80021b6:	701a      	strb	r2, [r3, #0]
}
 80021b8:	bf00      	nop
 80021ba:	3728      	adds	r7, #40	@ 0x28
 80021bc:	46bd      	mov	sp, r7
 80021be:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80021c2:	b004      	add	sp, #16
 80021c4:	4770      	bx	lr
 80021c6:	bf00      	nop
 80021c8:	40020400 	.word	0x40020400
 80021cc:	20000502 	.word	0x20000502
 80021d0:	20000503 	.word	0x20000503

080021d4 <can_put_data>:


void can_put_data()
{
 80021d4:	b480      	push	{r7}
 80021d6:	af00      	add	r7, sp, #0
	AMS0_databytes[0] = adc_accu_volt;
 80021d8:	4b14      	ldr	r3, [pc, #80]	@ (800222c <can_put_data+0x58>)
 80021da:	881b      	ldrh	r3, [r3, #0]
 80021dc:	b2da      	uxtb	r2, r3
 80021de:	4b14      	ldr	r3, [pc, #80]	@ (8002230 <can_put_data+0x5c>)
 80021e0:	701a      	strb	r2, [r3, #0]
	AMS0_databytes[1] = (adc_accu_volt >> 8);
 80021e2:	4b12      	ldr	r3, [pc, #72]	@ (800222c <can_put_data+0x58>)
 80021e4:	881b      	ldrh	r3, [r3, #0]
 80021e6:	0a1b      	lsrs	r3, r3, #8
 80021e8:	b29b      	uxth	r3, r3
 80021ea:	b2da      	uxtb	r2, r3
 80021ec:	4b10      	ldr	r3, [pc, #64]	@ (8002230 <can_put_data+0x5c>)
 80021ee:	705a      	strb	r2, [r3, #1]
	AMS0_databytes[2] = current;
 80021f0:	4b10      	ldr	r3, [pc, #64]	@ (8002234 <can_put_data+0x60>)
 80021f2:	881b      	ldrh	r3, [r3, #0]
 80021f4:	b2da      	uxtb	r2, r3
 80021f6:	4b0e      	ldr	r3, [pc, #56]	@ (8002230 <can_put_data+0x5c>)
 80021f8:	709a      	strb	r2, [r3, #2]
	AMS0_databytes[3] = (current >> 8);
 80021fa:	4b0e      	ldr	r3, [pc, #56]	@ (8002234 <can_put_data+0x60>)
 80021fc:	881b      	ldrh	r3, [r3, #0]
 80021fe:	0a1b      	lsrs	r3, r3, #8
 8002200:	b29b      	uxth	r3, r3
 8002202:	b2da      	uxtb	r2, r3
 8002204:	4b0a      	ldr	r3, [pc, #40]	@ (8002230 <can_put_data+0x5c>)
 8002206:	70da      	strb	r2, [r3, #3]
	AMS0_databytes[6] =  0  | (ts_ready << 3) | (precharge << 4);
 8002208:	4b0b      	ldr	r3, [pc, #44]	@ (8002238 <can_put_data+0x64>)
 800220a:	781b      	ldrb	r3, [r3, #0]
 800220c:	00db      	lsls	r3, r3, #3
 800220e:	b25a      	sxtb	r2, r3
 8002210:	4b0a      	ldr	r3, [pc, #40]	@ (800223c <can_put_data+0x68>)
 8002212:	781b      	ldrb	r3, [r3, #0]
 8002214:	011b      	lsls	r3, r3, #4
 8002216:	b25b      	sxtb	r3, r3
 8002218:	4313      	orrs	r3, r2
 800221a:	b25b      	sxtb	r3, r3
 800221c:	b2da      	uxtb	r2, r3
 800221e:	4b04      	ldr	r3, [pc, #16]	@ (8002230 <can_put_data+0x5c>)
 8002220:	719a      	strb	r2, [r3, #6]
}
 8002222:	bf00      	nop
 8002224:	46bd      	mov	sp, r7
 8002226:	bc80      	pop	{r7}
 8002228:	4770      	bx	lr
 800222a:	bf00      	nop
 800222c:	20000446 	.word	0x20000446
 8002230:	200004cc 	.word	0x200004cc
 8002234:	20000500 	.word	0x20000500
 8002238:	20000558 	.word	0x20000558
 800223c:	2000044f 	.word	0x2000044f

08002240 <CAN_RX_IVT>:

void CAN_RX_IVT(CAN_HandleTypeDef hcan)
{
 8002240:	b084      	sub	sp, #16
 8002242:	b580      	push	{r7, lr}
 8002244:	b08a      	sub	sp, #40	@ 0x28
 8002246:	af00      	add	r7, sp, #0
 8002248:	f107 0c30 	add.w	ip, r7, #48	@ 0x30
 800224c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	CAN_RxHeaderTypeDef RxHeader;
	uint8_t RxData[6];

	if (HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 8002250:	1d3b      	adds	r3, r7, #4
 8002252:	f107 020c 	add.w	r2, r7, #12
 8002256:	2100      	movs	r1, #0
 8002258:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 800225c:	f001 fda1 	bl	8003da2 <HAL_CAN_GetRxMessage>
	{

	}
	current_data = 0;
 8002260:	4b12      	ldr	r3, [pc, #72]	@ (80022ac <CAN_RX_IVT+0x6c>)
 8002262:	2200      	movs	r2, #0
 8002264:	601a      	str	r2, [r3, #0]

	if(RxHeader.StdId == 0x521)
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	f240 5221 	movw	r2, #1313	@ 0x521
 800226c:	4293      	cmp	r3, r2
 800226e:	d116      	bne.n	800229e <CAN_RX_IVT+0x5e>
	{
		current_data = RxData[5] | (RxData[4] << (1*8)) | (RxData[3] << (2*8)) | (RxData[2] << (3*8));
 8002270:	7a7b      	ldrb	r3, [r7, #9]
 8002272:	461a      	mov	r2, r3
 8002274:	7a3b      	ldrb	r3, [r7, #8]
 8002276:	021b      	lsls	r3, r3, #8
 8002278:	431a      	orrs	r2, r3
 800227a:	79fb      	ldrb	r3, [r7, #7]
 800227c:	041b      	lsls	r3, r3, #16
 800227e:	431a      	orrs	r2, r3
 8002280:	79bb      	ldrb	r3, [r7, #6]
 8002282:	061b      	lsls	r3, r3, #24
 8002284:	4313      	orrs	r3, r2
 8002286:	461a      	mov	r2, r3
 8002288:	4b08      	ldr	r3, [pc, #32]	@ (80022ac <CAN_RX_IVT+0x6c>)
 800228a:	601a      	str	r2, [r3, #0]
		current = current_data/100;
 800228c:	4b07      	ldr	r3, [pc, #28]	@ (80022ac <CAN_RX_IVT+0x6c>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a07      	ldr	r2, [pc, #28]	@ (80022b0 <CAN_RX_IVT+0x70>)
 8002292:	fba2 2303 	umull	r2, r3, r2, r3
 8002296:	095b      	lsrs	r3, r3, #5
 8002298:	b29a      	uxth	r2, r3
 800229a:	4b06      	ldr	r3, [pc, #24]	@ (80022b4 <CAN_RX_IVT+0x74>)
 800229c:	801a      	strh	r2, [r3, #0]
	}

}
 800229e:	bf00      	nop
 80022a0:	3728      	adds	r7, #40	@ 0x28
 80022a2:	46bd      	mov	sp, r7
 80022a4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80022a8:	b004      	add	sp, #16
 80022aa:	4770      	bx	lr
 80022ac:	200004fc 	.word	0x200004fc
 80022b0:	51eb851f 	.word	0x51eb851f
 80022b4:	20000500 	.word	0x20000500

080022b8 <CAN_50>:

void CAN_50(uint8_t precharge_data[])		// CAN Messages transmitted with 50 Hz
{
 80022b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022ba:	b091      	sub	sp, #68	@ 0x44
 80022bc:	af0e      	add	r7, sp, #56	@ 0x38
 80022be:	6078      	str	r0, [r7, #4]

	CAN_TX(hcan1, AMS0_header, precharge_data);
 80022c0:	4e1a      	ldr	r6, [pc, #104]	@ (800232c <CAN_50+0x74>)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	930c      	str	r3, [sp, #48]	@ 0x30
 80022c6:	4b1a      	ldr	r3, [pc, #104]	@ (8002330 <CAN_50+0x78>)
 80022c8:	ac06      	add	r4, sp, #24
 80022ca:	461d      	mov	r5, r3
 80022cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80022ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80022d0:	e895 0003 	ldmia.w	r5, {r0, r1}
 80022d4:	e884 0003 	stmia.w	r4, {r0, r1}
 80022d8:	466d      	mov	r5, sp
 80022da:	f106 0410 	add.w	r4, r6, #16
 80022de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022e0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022e2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80022e6:	e885 0003 	stmia.w	r5, {r0, r1}
 80022ea:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80022ee:	f7ff fecf 	bl	8002090 <CAN_TX>
	CAN_TX_IVT(hcan2,test_header, test);
 80022f2:	4e10      	ldr	r6, [pc, #64]	@ (8002334 <CAN_50+0x7c>)
 80022f4:	4b10      	ldr	r3, [pc, #64]	@ (8002338 <CAN_50+0x80>)
 80022f6:	930c      	str	r3, [sp, #48]	@ 0x30
 80022f8:	4b10      	ldr	r3, [pc, #64]	@ (800233c <CAN_50+0x84>)
 80022fa:	ac06      	add	r4, sp, #24
 80022fc:	461d      	mov	r5, r3
 80022fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002300:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002302:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002306:	e884 0003 	stmia.w	r4, {r0, r1}
 800230a:	466d      	mov	r5, sp
 800230c:	f106 0410 	add.w	r4, r6, #16
 8002310:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002312:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002314:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002318:	e885 0003 	stmia.w	r5, {r0, r1}
 800231c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002320:	f7ff fee9 	bl	80020f6 <CAN_TX_IVT>
}
 8002324:	bf00      	nop
 8002326:	370c      	adds	r7, #12
 8002328:	46bd      	mov	sp, r7
 800232a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800232c:	20000504 	.word	0x20000504
 8002330:	20000004 	.word	0x20000004
 8002334:	2000052c 	.word	0x2000052c
 8002338:	200004f4 	.word	0x200004f4
 800233c:	20000034 	.word	0x20000034

08002340 <CAN_10>:

void CAN_10(uint8_t bms_data[])		// CAN Messages transmitted with 10 Hz
{
 8002340:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002342:	b091      	sub	sp, #68	@ 0x44
 8002344:	af0e      	add	r7, sp, #56	@ 0x38
 8002346:	6078      	str	r0, [r7, #4]
	CAN_TX(hcan1, AMS1_header, bms_data);
 8002348:	4e0f      	ldr	r6, [pc, #60]	@ (8002388 <CAN_10+0x48>)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	930c      	str	r3, [sp, #48]	@ 0x30
 800234e:	4b0f      	ldr	r3, [pc, #60]	@ (800238c <CAN_10+0x4c>)
 8002350:	ac06      	add	r4, sp, #24
 8002352:	461d      	mov	r5, r3
 8002354:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002356:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002358:	e895 0003 	ldmia.w	r5, {r0, r1}
 800235c:	e884 0003 	stmia.w	r4, {r0, r1}
 8002360:	466d      	mov	r5, sp
 8002362:	f106 0410 	add.w	r4, r6, #16
 8002366:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002368:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800236a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800236e:	e885 0003 	stmia.w	r5, {r0, r1}
 8002372:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002376:	f7ff fe8b 	bl	8002090 <CAN_TX>

	 get_ts_ready();
 800237a:	f000 f97d 	bl	8002678 <get_ts_ready>
}
 800237e:	bf00      	nop
 8002380:	370c      	adds	r7, #12
 8002382:	46bd      	mov	sp, r7
 8002384:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002386:	bf00      	nop
 8002388:	20000504 	.word	0x20000504
 800238c:	2000001c 	.word	0x2000001c

08002390 <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan2;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b08a      	sub	sp, #40	@ 0x28
 8002394:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8002396:	4b26      	ldr	r3, [pc, #152]	@ (8002430 <MX_CAN1_Init+0xa0>)
 8002398:	4a26      	ldr	r2, [pc, #152]	@ (8002434 <MX_CAN1_Init+0xa4>)
 800239a:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 4;
 800239c:	4b24      	ldr	r3, [pc, #144]	@ (8002430 <MX_CAN1_Init+0xa0>)
 800239e:	2204      	movs	r2, #4
 80023a0:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80023a2:	4b23      	ldr	r3, [pc, #140]	@ (8002430 <MX_CAN1_Init+0xa0>)
 80023a4:	2200      	movs	r2, #0
 80023a6:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80023a8:	4b21      	ldr	r3, [pc, #132]	@ (8002430 <MX_CAN1_Init+0xa0>)
 80023aa:	2200      	movs	r2, #0
 80023ac:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_3TQ;
 80023ae:	4b20      	ldr	r3, [pc, #128]	@ (8002430 <MX_CAN1_Init+0xa0>)
 80023b0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80023b4:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80023b6:	4b1e      	ldr	r3, [pc, #120]	@ (8002430 <MX_CAN1_Init+0xa0>)
 80023b8:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80023bc:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80023be:	4b1c      	ldr	r3, [pc, #112]	@ (8002430 <MX_CAN1_Init+0xa0>)
 80023c0:	2200      	movs	r2, #0
 80023c2:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80023c4:	4b1a      	ldr	r3, [pc, #104]	@ (8002430 <MX_CAN1_Init+0xa0>)
 80023c6:	2200      	movs	r2, #0
 80023c8:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80023ca:	4b19      	ldr	r3, [pc, #100]	@ (8002430 <MX_CAN1_Init+0xa0>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80023d0:	4b17      	ldr	r3, [pc, #92]	@ (8002430 <MX_CAN1_Init+0xa0>)
 80023d2:	2200      	movs	r2, #0
 80023d4:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80023d6:	4b16      	ldr	r3, [pc, #88]	@ (8002430 <MX_CAN1_Init+0xa0>)
 80023d8:	2200      	movs	r2, #0
 80023da:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80023dc:	4b14      	ldr	r3, [pc, #80]	@ (8002430 <MX_CAN1_Init+0xa0>)
 80023de:	2200      	movs	r2, #0
 80023e0:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80023e2:	4813      	ldr	r0, [pc, #76]	@ (8002430 <MX_CAN1_Init+0xa0>)
 80023e4:	f001 f9ee 	bl	80037c4 <HAL_CAN_Init>
 80023e8:	4603      	mov	r3, r0
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d001      	beq.n	80023f2 <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 80023ee:	f000 fb04 	bl	80029fa <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  CAN_FilterTypeDef canfilterconfig;

  canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 80023f2:	2301      	movs	r3, #1
 80023f4:	623b      	str	r3, [r7, #32]
  canfilterconfig.FilterBank = 0;  // which filter bank to use from the assigned ones
 80023f6:	2300      	movs	r3, #0
 80023f8:	617b      	str	r3, [r7, #20]
  canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 80023fa:	2300      	movs	r3, #0
 80023fc:	613b      	str	r3, [r7, #16]
  canfilterconfig.FilterIdHigh = 0x500<<5;
 80023fe:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8002402:	603b      	str	r3, [r7, #0]
  canfilterconfig.FilterIdLow = 0;
 8002404:	2300      	movs	r3, #0
 8002406:	607b      	str	r3, [r7, #4]
  canfilterconfig.FilterMaskIdHigh = 0x7FF<<5;
 8002408:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 800240c:	60bb      	str	r3, [r7, #8]
  canfilterconfig.FilterMaskIdLow = 0x0000;
 800240e:	2300      	movs	r3, #0
 8002410:	60fb      	str	r3, [r7, #12]
  canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8002412:	2300      	movs	r3, #0
 8002414:	61bb      	str	r3, [r7, #24]
  canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8002416:	2301      	movs	r3, #1
 8002418:	61fb      	str	r3, [r7, #28]
  canfilterconfig.SlaveStartFilterBank = 14;  // how many filters to assign to the CAN1 (master can)
 800241a:	230e      	movs	r3, #14
 800241c:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig);
 800241e:	463b      	mov	r3, r7
 8002420:	4619      	mov	r1, r3
 8002422:	4803      	ldr	r0, [pc, #12]	@ (8002430 <MX_CAN1_Init+0xa0>)
 8002424:	f001 faca 	bl	80039bc <HAL_CAN_ConfigFilter>
  /* USER CODE END CAN1_Init 2 */

}
 8002428:	bf00      	nop
 800242a:	3728      	adds	r7, #40	@ 0x28
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}
 8002430:	20000504 	.word	0x20000504
 8002434:	40006400 	.word	0x40006400

08002438 <MX_CAN2_Init>:
/* CAN2 init function */
void MX_CAN2_Init(void)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b08a      	sub	sp, #40	@ 0x28
 800243c:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 800243e:	4b26      	ldr	r3, [pc, #152]	@ (80024d8 <MX_CAN2_Init+0xa0>)
 8002440:	4a26      	ldr	r2, [pc, #152]	@ (80024dc <MX_CAN2_Init+0xa4>)
 8002442:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 8;
 8002444:	4b24      	ldr	r3, [pc, #144]	@ (80024d8 <MX_CAN2_Init+0xa0>)
 8002446:	2208      	movs	r2, #8
 8002448:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 800244a:	4b23      	ldr	r3, [pc, #140]	@ (80024d8 <MX_CAN2_Init+0xa0>)
 800244c:	2200      	movs	r2, #0
 800244e:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002450:	4b21      	ldr	r3, [pc, #132]	@ (80024d8 <MX_CAN2_Init+0xa0>)
 8002452:	2200      	movs	r2, #0
 8002454:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_3TQ;
 8002456:	4b20      	ldr	r3, [pc, #128]	@ (80024d8 <MX_CAN2_Init+0xa0>)
 8002458:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800245c:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_2TQ;
 800245e:	4b1e      	ldr	r3, [pc, #120]	@ (80024d8 <MX_CAN2_Init+0xa0>)
 8002460:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002464:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8002466:	4b1c      	ldr	r3, [pc, #112]	@ (80024d8 <MX_CAN2_Init+0xa0>)
 8002468:	2200      	movs	r2, #0
 800246a:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 800246c:	4b1a      	ldr	r3, [pc, #104]	@ (80024d8 <MX_CAN2_Init+0xa0>)
 800246e:	2200      	movs	r2, #0
 8002470:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8002472:	4b19      	ldr	r3, [pc, #100]	@ (80024d8 <MX_CAN2_Init+0xa0>)
 8002474:	2200      	movs	r2, #0
 8002476:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8002478:	4b17      	ldr	r3, [pc, #92]	@ (80024d8 <MX_CAN2_Init+0xa0>)
 800247a:	2200      	movs	r2, #0
 800247c:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 800247e:	4b16      	ldr	r3, [pc, #88]	@ (80024d8 <MX_CAN2_Init+0xa0>)
 8002480:	2200      	movs	r2, #0
 8002482:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8002484:	4b14      	ldr	r3, [pc, #80]	@ (80024d8 <MX_CAN2_Init+0xa0>)
 8002486:	2200      	movs	r2, #0
 8002488:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 800248a:	4813      	ldr	r0, [pc, #76]	@ (80024d8 <MX_CAN2_Init+0xa0>)
 800248c:	f001 f99a 	bl	80037c4 <HAL_CAN_Init>
 8002490:	4603      	mov	r3, r0
 8002492:	2b00      	cmp	r3, #0
 8002494:	d001      	beq.n	800249a <MX_CAN2_Init+0x62>
  {
    Error_Handler();
 8002496:	f000 fab0 	bl	80029fa <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  CAN_FilterTypeDef canfilterconfig_ivt;

  canfilterconfig_ivt.FilterActivation = CAN_FILTER_ENABLE;
 800249a:	2301      	movs	r3, #1
 800249c:	623b      	str	r3, [r7, #32]
  canfilterconfig_ivt.FilterBank = 14;  // which filter bank to use from the assigned ones
 800249e:	230e      	movs	r3, #14
 80024a0:	617b      	str	r3, [r7, #20]
  canfilterconfig_ivt.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 80024a2:	2300      	movs	r3, #0
 80024a4:	613b      	str	r3, [r7, #16]
  canfilterconfig_ivt.FilterIdHigh = 0x521<<5;
 80024a6:	f24a 4320 	movw	r3, #42016	@ 0xa420
 80024aa:	603b      	str	r3, [r7, #0]
  canfilterconfig_ivt.FilterIdLow = 0;
 80024ac:	2300      	movs	r3, #0
 80024ae:	607b      	str	r3, [r7, #4]
  canfilterconfig_ivt.FilterMaskIdHigh = 0x7FF<<5;
 80024b0:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80024b4:	60bb      	str	r3, [r7, #8]
  canfilterconfig_ivt.FilterMaskIdLow = 0x0000;
 80024b6:	2300      	movs	r3, #0
 80024b8:	60fb      	str	r3, [r7, #12]
  canfilterconfig_ivt.FilterMode = CAN_FILTERMODE_IDMASK;
 80024ba:	2300      	movs	r3, #0
 80024bc:	61bb      	str	r3, [r7, #24]
  canfilterconfig_ivt.FilterScale = CAN_FILTERSCALE_32BIT;
 80024be:	2301      	movs	r3, #1
 80024c0:	61fb      	str	r3, [r7, #28]
  canfilterconfig_ivt.SlaveStartFilterBank = 14;  // how many filters to assign to the CAN1 (master can)
 80024c2:	230e      	movs	r3, #14
 80024c4:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_CAN_ConfigFilter(&hcan2, &canfilterconfig_ivt);
 80024c6:	463b      	mov	r3, r7
 80024c8:	4619      	mov	r1, r3
 80024ca:	4803      	ldr	r0, [pc, #12]	@ (80024d8 <MX_CAN2_Init+0xa0>)
 80024cc:	f001 fa76 	bl	80039bc <HAL_CAN_ConfigFilter>
  /* USER CODE END CAN2_Init 2 */

}
 80024d0:	bf00      	nop
 80024d2:	3728      	adds	r7, #40	@ 0x28
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}
 80024d8:	2000052c 	.word	0x2000052c
 80024dc:	40006800 	.word	0x40006800

080024e0 <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b08c      	sub	sp, #48	@ 0x30
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024e8:	f107 031c 	add.w	r3, r7, #28
 80024ec:	2200      	movs	r2, #0
 80024ee:	601a      	str	r2, [r3, #0]
 80024f0:	605a      	str	r2, [r3, #4]
 80024f2:	609a      	str	r2, [r3, #8]
 80024f4:	60da      	str	r2, [r3, #12]
 80024f6:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4a53      	ldr	r2, [pc, #332]	@ (800264c <HAL_CAN_MspInit+0x16c>)
 80024fe:	4293      	cmp	r3, r2
 8002500:	d146      	bne.n	8002590 <HAL_CAN_MspInit+0xb0>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8002502:	4b53      	ldr	r3, [pc, #332]	@ (8002650 <HAL_CAN_MspInit+0x170>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	3301      	adds	r3, #1
 8002508:	4a51      	ldr	r2, [pc, #324]	@ (8002650 <HAL_CAN_MspInit+0x170>)
 800250a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 800250c:	4b50      	ldr	r3, [pc, #320]	@ (8002650 <HAL_CAN_MspInit+0x170>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	2b01      	cmp	r3, #1
 8002512:	d10d      	bne.n	8002530 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8002514:	2300      	movs	r3, #0
 8002516:	61bb      	str	r3, [r7, #24]
 8002518:	4b4e      	ldr	r3, [pc, #312]	@ (8002654 <HAL_CAN_MspInit+0x174>)
 800251a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800251c:	4a4d      	ldr	r2, [pc, #308]	@ (8002654 <HAL_CAN_MspInit+0x174>)
 800251e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002522:	6413      	str	r3, [r2, #64]	@ 0x40
 8002524:	4b4b      	ldr	r3, [pc, #300]	@ (8002654 <HAL_CAN_MspInit+0x174>)
 8002526:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002528:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800252c:	61bb      	str	r3, [r7, #24]
 800252e:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002530:	2300      	movs	r3, #0
 8002532:	617b      	str	r3, [r7, #20]
 8002534:	4b47      	ldr	r3, [pc, #284]	@ (8002654 <HAL_CAN_MspInit+0x174>)
 8002536:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002538:	4a46      	ldr	r2, [pc, #280]	@ (8002654 <HAL_CAN_MspInit+0x174>)
 800253a:	f043 0302 	orr.w	r3, r3, #2
 800253e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002540:	4b44      	ldr	r3, [pc, #272]	@ (8002654 <HAL_CAN_MspInit+0x174>)
 8002542:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002544:	f003 0302 	and.w	r3, r3, #2
 8002548:	617b      	str	r3, [r7, #20]
 800254a:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800254c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002550:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002552:	2302      	movs	r3, #2
 8002554:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002556:	2300      	movs	r3, #0
 8002558:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800255a:	2303      	movs	r3, #3
 800255c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800255e:	2309      	movs	r3, #9
 8002560:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002562:	f107 031c 	add.w	r3, r7, #28
 8002566:	4619      	mov	r1, r3
 8002568:	483b      	ldr	r0, [pc, #236]	@ (8002658 <HAL_CAN_MspInit+0x178>)
 800256a:	f002 f891 	bl	8004690 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 800256e:	2200      	movs	r2, #0
 8002570:	2100      	movs	r1, #0
 8002572:	2013      	movs	r0, #19
 8002574:	f002 f855 	bl	8004622 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8002578:	2013      	movs	r0, #19
 800257a:	f002 f86e 	bl	800465a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 800257e:	2200      	movs	r2, #0
 8002580:	2100      	movs	r1, #0
 8002582:	2014      	movs	r0, #20
 8002584:	f002 f84d 	bl	8004622 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8002588:	2014      	movs	r0, #20
 800258a:	f002 f866 	bl	800465a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }
}
 800258e:	e058      	b.n	8002642 <HAL_CAN_MspInit+0x162>
  else if(canHandle->Instance==CAN2)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4a31      	ldr	r2, [pc, #196]	@ (800265c <HAL_CAN_MspInit+0x17c>)
 8002596:	4293      	cmp	r3, r2
 8002598:	d153      	bne.n	8002642 <HAL_CAN_MspInit+0x162>
    __HAL_RCC_CAN2_CLK_ENABLE();
 800259a:	2300      	movs	r3, #0
 800259c:	613b      	str	r3, [r7, #16]
 800259e:	4b2d      	ldr	r3, [pc, #180]	@ (8002654 <HAL_CAN_MspInit+0x174>)
 80025a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025a2:	4a2c      	ldr	r2, [pc, #176]	@ (8002654 <HAL_CAN_MspInit+0x174>)
 80025a4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80025a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80025aa:	4b2a      	ldr	r3, [pc, #168]	@ (8002654 <HAL_CAN_MspInit+0x174>)
 80025ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ae:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80025b2:	613b      	str	r3, [r7, #16]
 80025b4:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 80025b6:	4b26      	ldr	r3, [pc, #152]	@ (8002650 <HAL_CAN_MspInit+0x170>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	3301      	adds	r3, #1
 80025bc:	4a24      	ldr	r2, [pc, #144]	@ (8002650 <HAL_CAN_MspInit+0x170>)
 80025be:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80025c0:	4b23      	ldr	r3, [pc, #140]	@ (8002650 <HAL_CAN_MspInit+0x170>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	2b01      	cmp	r3, #1
 80025c6:	d10d      	bne.n	80025e4 <HAL_CAN_MspInit+0x104>
      __HAL_RCC_CAN1_CLK_ENABLE();
 80025c8:	2300      	movs	r3, #0
 80025ca:	60fb      	str	r3, [r7, #12]
 80025cc:	4b21      	ldr	r3, [pc, #132]	@ (8002654 <HAL_CAN_MspInit+0x174>)
 80025ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025d0:	4a20      	ldr	r2, [pc, #128]	@ (8002654 <HAL_CAN_MspInit+0x174>)
 80025d2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80025d6:	6413      	str	r3, [r2, #64]	@ 0x40
 80025d8:	4b1e      	ldr	r3, [pc, #120]	@ (8002654 <HAL_CAN_MspInit+0x174>)
 80025da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025e0:	60fb      	str	r3, [r7, #12]
 80025e2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025e4:	2300      	movs	r3, #0
 80025e6:	60bb      	str	r3, [r7, #8]
 80025e8:	4b1a      	ldr	r3, [pc, #104]	@ (8002654 <HAL_CAN_MspInit+0x174>)
 80025ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ec:	4a19      	ldr	r2, [pc, #100]	@ (8002654 <HAL_CAN_MspInit+0x174>)
 80025ee:	f043 0302 	orr.w	r3, r3, #2
 80025f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80025f4:	4b17      	ldr	r3, [pc, #92]	@ (8002654 <HAL_CAN_MspInit+0x174>)
 80025f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025f8:	f003 0302 	and.w	r3, r3, #2
 80025fc:	60bb      	str	r3, [r7, #8]
 80025fe:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8002600:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002604:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002606:	2302      	movs	r3, #2
 8002608:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800260a:	2300      	movs	r3, #0
 800260c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800260e:	2303      	movs	r3, #3
 8002610:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8002612:	2309      	movs	r3, #9
 8002614:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002616:	f107 031c 	add.w	r3, r7, #28
 800261a:	4619      	mov	r1, r3
 800261c:	480e      	ldr	r0, [pc, #56]	@ (8002658 <HAL_CAN_MspInit+0x178>)
 800261e:	f002 f837 	bl	8004690 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_TX_IRQn, 0, 0);
 8002622:	2200      	movs	r2, #0
 8002624:	2100      	movs	r1, #0
 8002626:	203f      	movs	r0, #63	@ 0x3f
 8002628:	f001 fffb 	bl	8004622 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_TX_IRQn);
 800262c:	203f      	movs	r0, #63	@ 0x3f
 800262e:	f002 f814 	bl	800465a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 8002632:	2200      	movs	r2, #0
 8002634:	2100      	movs	r1, #0
 8002636:	2040      	movs	r0, #64	@ 0x40
 8002638:	f001 fff3 	bl	8004622 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 800263c:	2040      	movs	r0, #64	@ 0x40
 800263e:	f002 f80c 	bl	800465a <HAL_NVIC_EnableIRQ>
}
 8002642:	bf00      	nop
 8002644:	3730      	adds	r7, #48	@ 0x30
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}
 800264a:	bf00      	nop
 800264c:	40006400 	.word	0x40006400
 8002650:	20000554 	.word	0x20000554
 8002654:	40023800 	.word	0x40023800
 8002658:	40020400 	.word	0x40020400
 800265c:	40006800 	.word	0x40006800

08002660 <read_sdc>:
	HAL_GPIO_WritePin(SC_OPEN_GPIO_Port, SC_OPEN_Pin, GPIO_PIN_SET);

}

uint8_t read_sdc()
{
 8002660:	b580      	push	{r7, lr}
 8002662:	af00      	add	r7, sp, #0
	// returns 1 if closed
	// returns 0 if open
	return HAL_GPIO_ReadPin(GPIOC, AIR_N_INT_Pin);
 8002664:	2180      	movs	r1, #128	@ 0x80
 8002666:	4803      	ldr	r0, [pc, #12]	@ (8002674 <read_sdc+0x14>)
 8002668:	f002 f9b0 	bl	80049cc <HAL_GPIO_ReadPin>
 800266c:	4603      	mov	r3, r0
}
 800266e:	4618      	mov	r0, r3
 8002670:	bd80      	pop	{r7, pc}
 8002672:	bf00      	nop
 8002674:	40020800 	.word	0x40020800

08002678 <get_ts_ready>:
*/

	 return AIR_OK;
}
void get_ts_ready()
{
 8002678:	b580      	push	{r7, lr}
 800267a:	af00      	add	r7, sp, #0


	if(read_sdc())//&& precharge)
 800267c:	f7ff fff0 	bl	8002660 <read_sdc>
 8002680:	4603      	mov	r3, r0
 8002682:	2b00      	cmp	r3, #0
 8002684:	d020      	beq.n	80026c8 <get_ts_ready+0x50>
	{

		if(ts_on)
 8002686:	4b21      	ldr	r3, [pc, #132]	@ (800270c <get_ts_ready+0x94>)
 8002688:	781b      	ldrb	r3, [r3, #0]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d03b      	beq.n	8002706 <get_ts_ready+0x8e>
		{

			 HAL_GPIO_WritePin(GPIOC, LED_YW_Pin, GPIO_PIN_RESET);
 800268e:	2200      	movs	r2, #0
 8002690:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002694:	481e      	ldr	r0, [pc, #120]	@ (8002710 <get_ts_ready+0x98>)
 8002696:	f002 f9b0 	bl	80049fa <HAL_GPIO_WritePin>

			 if(ts_start)
 800269a:	4b1e      	ldr	r3, [pc, #120]	@ (8002714 <get_ts_ready+0x9c>)
 800269c:	781b      	ldrb	r3, [r3, #0]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d031      	beq.n	8002706 <get_ts_ready+0x8e>
			 		{
				 sc_closed  = 1;
 80026a2:	4b1d      	ldr	r3, [pc, #116]	@ (8002718 <get_ts_ready+0xa0>)
 80026a4:	2201      	movs	r2, #1
 80026a6:	701a      	strb	r2, [r3, #0]
				 ts_ready = 1;
 80026a8:	4b1c      	ldr	r3, [pc, #112]	@ (800271c <get_ts_ready+0xa4>)
 80026aa:	2201      	movs	r2, #1
 80026ac:	701a      	strb	r2, [r3, #0]
			 			 HAL_GPIO_WritePin(GPIOC, AIR_P_SW_Pin, GPIO_PIN_SET);
 80026ae:	2201      	movs	r2, #1
 80026b0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80026b4:	4816      	ldr	r0, [pc, #88]	@ (8002710 <get_ts_ready+0x98>)
 80026b6:	f002 f9a0 	bl	80049fa <HAL_GPIO_WritePin>
			 			HAL_GPIO_WritePin(GPIOC, LED_RD_Pin, GPIO_PIN_RESET);
 80026ba:	2200      	movs	r2, #0
 80026bc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80026c0:	4813      	ldr	r0, [pc, #76]	@ (8002710 <get_ts_ready+0x98>)
 80026c2:	f002 f99a 	bl	80049fa <HAL_GPIO_WritePin>
			//HAL_GPIO_WritePin(TS_ACTIVATE_GPIO_Port, TS_ACTIVATE_Pin, GPIO_PIN_RESET);


	}

}
 80026c6:	e01e      	b.n	8002706 <get_ts_ready+0x8e>
		ts_ready = 0;
 80026c8:	4b14      	ldr	r3, [pc, #80]	@ (800271c <get_ts_ready+0xa4>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	701a      	strb	r2, [r3, #0]
		ts_on = 0;
 80026ce:	4b0f      	ldr	r3, [pc, #60]	@ (800270c <get_ts_ready+0x94>)
 80026d0:	2200      	movs	r2, #0
 80026d2:	701a      	strb	r2, [r3, #0]
			if (sc_closed ==1)
 80026d4:	4b10      	ldr	r3, [pc, #64]	@ (8002718 <get_ts_ready+0xa0>)
 80026d6:	781b      	ldrb	r3, [r3, #0]
 80026d8:	2b01      	cmp	r3, #1
 80026da:	d114      	bne.n	8002706 <get_ts_ready+0x8e>
				ts_on = 0;
 80026dc:	4b0b      	ldr	r3, [pc, #44]	@ (800270c <get_ts_ready+0x94>)
 80026de:	2200      	movs	r2, #0
 80026e0:	701a      	strb	r2, [r3, #0]
				ts_start = 0;
 80026e2:	4b0c      	ldr	r3, [pc, #48]	@ (8002714 <get_ts_ready+0x9c>)
 80026e4:	2200      	movs	r2, #0
 80026e6:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(TS_ACTIVATE_GPIO_Port, TS_ACTIVATE_Pin, GPIO_PIN_RESET);
 80026e8:	2200      	movs	r2, #0
 80026ea:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80026ee:	480c      	ldr	r0, [pc, #48]	@ (8002720 <get_ts_ready+0xa8>)
 80026f0:	f002 f983 	bl	80049fa <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(AIR_P_SW_GPIO_Port, AIR_P_SW_Pin, GPIO_PIN_RESET);
 80026f4:	2200      	movs	r2, #0
 80026f6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80026fa:	4805      	ldr	r0, [pc, #20]	@ (8002710 <get_ts_ready+0x98>)
 80026fc:	f002 f97d 	bl	80049fa <HAL_GPIO_WritePin>
				sc_closed = 0;
 8002700:	4b05      	ldr	r3, [pc, #20]	@ (8002718 <get_ts_ready+0xa0>)
 8002702:	2200      	movs	r2, #0
 8002704:	701a      	strb	r2, [r3, #0]
}
 8002706:	bf00      	nop
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	20000502 	.word	0x20000502
 8002710:	40020800 	.word	0x40020800
 8002714:	20000503 	.word	0x20000503
 8002718:	20000559 	.word	0x20000559
 800271c:	20000558 	.word	0x20000558
 8002720:	40020400 	.word	0x40020400

08002724 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b08a      	sub	sp, #40	@ 0x28
 8002728:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800272a:	f107 0314 	add.w	r3, r7, #20
 800272e:	2200      	movs	r2, #0
 8002730:	601a      	str	r2, [r3, #0]
 8002732:	605a      	str	r2, [r3, #4]
 8002734:	609a      	str	r2, [r3, #8]
 8002736:	60da      	str	r2, [r3, #12]
 8002738:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800273a:	2300      	movs	r3, #0
 800273c:	613b      	str	r3, [r7, #16]
 800273e:	4b68      	ldr	r3, [pc, #416]	@ (80028e0 <MX_GPIO_Init+0x1bc>)
 8002740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002742:	4a67      	ldr	r2, [pc, #412]	@ (80028e0 <MX_GPIO_Init+0x1bc>)
 8002744:	f043 0304 	orr.w	r3, r3, #4
 8002748:	6313      	str	r3, [r2, #48]	@ 0x30
 800274a:	4b65      	ldr	r3, [pc, #404]	@ (80028e0 <MX_GPIO_Init+0x1bc>)
 800274c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800274e:	f003 0304 	and.w	r3, r3, #4
 8002752:	613b      	str	r3, [r7, #16]
 8002754:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002756:	2300      	movs	r3, #0
 8002758:	60fb      	str	r3, [r7, #12]
 800275a:	4b61      	ldr	r3, [pc, #388]	@ (80028e0 <MX_GPIO_Init+0x1bc>)
 800275c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800275e:	4a60      	ldr	r2, [pc, #384]	@ (80028e0 <MX_GPIO_Init+0x1bc>)
 8002760:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002764:	6313      	str	r3, [r2, #48]	@ 0x30
 8002766:	4b5e      	ldr	r3, [pc, #376]	@ (80028e0 <MX_GPIO_Init+0x1bc>)
 8002768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800276a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800276e:	60fb      	str	r3, [r7, #12]
 8002770:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002772:	2300      	movs	r3, #0
 8002774:	60bb      	str	r3, [r7, #8]
 8002776:	4b5a      	ldr	r3, [pc, #360]	@ (80028e0 <MX_GPIO_Init+0x1bc>)
 8002778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800277a:	4a59      	ldr	r2, [pc, #356]	@ (80028e0 <MX_GPIO_Init+0x1bc>)
 800277c:	f043 0301 	orr.w	r3, r3, #1
 8002780:	6313      	str	r3, [r2, #48]	@ 0x30
 8002782:	4b57      	ldr	r3, [pc, #348]	@ (80028e0 <MX_GPIO_Init+0x1bc>)
 8002784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002786:	f003 0301 	and.w	r3, r3, #1
 800278a:	60bb      	str	r3, [r7, #8]
 800278c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800278e:	2300      	movs	r3, #0
 8002790:	607b      	str	r3, [r7, #4]
 8002792:	4b53      	ldr	r3, [pc, #332]	@ (80028e0 <MX_GPIO_Init+0x1bc>)
 8002794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002796:	4a52      	ldr	r2, [pc, #328]	@ (80028e0 <MX_GPIO_Init+0x1bc>)
 8002798:	f043 0302 	orr.w	r3, r3, #2
 800279c:	6313      	str	r3, [r2, #48]	@ 0x30
 800279e:	4b50      	ldr	r3, [pc, #320]	@ (80028e0 <MX_GPIO_Init+0x1bc>)
 80027a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027a2:	f003 0302 	and.w	r3, r3, #2
 80027a6:	607b      	str	r3, [r7, #4]
 80027a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80027aa:	2300      	movs	r3, #0
 80027ac:	603b      	str	r3, [r7, #0]
 80027ae:	4b4c      	ldr	r3, [pc, #304]	@ (80028e0 <MX_GPIO_Init+0x1bc>)
 80027b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027b2:	4a4b      	ldr	r2, [pc, #300]	@ (80028e0 <MX_GPIO_Init+0x1bc>)
 80027b4:	f043 0308 	orr.w	r3, r3, #8
 80027b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80027ba:	4b49      	ldr	r3, [pc, #292]	@ (80028e0 <MX_GPIO_Init+0x1bc>)
 80027bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027be:	f003 0308 	and.w	r3, r3, #8
 80027c2:	603b      	str	r3, [r7, #0]
 80027c4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_GN_Pin|LED_YW_Pin|LED_RD_Pin, GPIO_PIN_SET);
 80027c6:	2201      	movs	r2, #1
 80027c8:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 80027cc:	4845      	ldr	r0, [pc, #276]	@ (80028e4 <MX_GPIO_Init+0x1c0>)
 80027ce:	f002 f914 	bl	80049fa <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WDI_GPIO_Port, WDI_Pin, GPIO_PIN_RESET);
 80027d2:	2200      	movs	r2, #0
 80027d4:	2110      	movs	r1, #16
 80027d6:	4844      	ldr	r0, [pc, #272]	@ (80028e8 <MX_GPIO_Init+0x1c4>)
 80027d8:	f002 f90f 	bl	80049fa <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SC_OPEN_Pin|SPI3_CS_Pin, GPIO_PIN_SET);
 80027dc:	2201      	movs	r2, #1
 80027de:	f248 0180 	movw	r1, #32896	@ 0x8080
 80027e2:	4841      	ldr	r0, [pc, #260]	@ (80028e8 <MX_GPIO_Init+0x1c4>)
 80027e4:	f002 f909 	bl	80049fa <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TS_ACTIVATE_GPIO_Port, TS_ACTIVATE_Pin, GPIO_PIN_RESET);
 80027e8:	2200      	movs	r2, #0
 80027ea:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80027ee:	483f      	ldr	r0, [pc, #252]	@ (80028ec <MX_GPIO_Init+0x1c8>)
 80027f0:	f002 f903 	bl	80049fa <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(AIR_P_SW_GPIO_Port, AIR_P_SW_Pin, GPIO_PIN_RESET);
 80027f4:	2200      	movs	r2, #0
 80027f6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80027fa:	483a      	ldr	r0, [pc, #232]	@ (80028e4 <MX_GPIO_Init+0x1c0>)
 80027fc:	f002 f8fd 	bl	80049fa <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED_GN_Pin|LED_YW_Pin|LED_RD_Pin|AIR_P_SW_Pin;
 8002800:	f44f 4361 	mov.w	r3, #57600	@ 0xe100
 8002804:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002806:	2301      	movs	r3, #1
 8002808:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800280a:	2300      	movs	r3, #0
 800280c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800280e:	2300      	movs	r3, #0
 8002810:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002812:	f107 0314 	add.w	r3, r7, #20
 8002816:	4619      	mov	r1, r3
 8002818:	4832      	ldr	r0, [pc, #200]	@ (80028e4 <MX_GPIO_Init+0x1c0>)
 800281a:	f001 ff39 	bl	8004690 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = IMD_STATE_Pin|IMD_SAFE_Pin|SC_OPENING_Pin;
 800281e:	2368      	movs	r3, #104	@ 0x68
 8002820:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002822:	2300      	movs	r3, #0
 8002824:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002826:	2300      	movs	r3, #0
 8002828:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800282a:	f107 0314 	add.w	r3, r7, #20
 800282e:	4619      	mov	r1, r3
 8002830:	482d      	ldr	r0, [pc, #180]	@ (80028e8 <MX_GPIO_Init+0x1c4>)
 8002832:	f001 ff2d 	bl	8004690 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = WDI_Pin|SC_OPEN_Pin;
 8002836:	2390      	movs	r3, #144	@ 0x90
 8002838:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800283a:	2301      	movs	r3, #1
 800283c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800283e:	2300      	movs	r3, #0
 8002840:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002842:	2300      	movs	r3, #0
 8002844:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002846:	f107 0314 	add.w	r3, r7, #20
 800284a:	4619      	mov	r1, r3
 800284c:	4826      	ldr	r0, [pc, #152]	@ (80028e8 <MX_GPIO_Init+0x1c4>)
 800284e:	f001 ff1f 	bl	8004690 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = SC_CLOSING_Pin|SC_STATE_Pin|AIR_N_ACT_Pin|AIR_N_INT_Pin;
 8002852:	23f0      	movs	r3, #240	@ 0xf0
 8002854:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002856:	2300      	movs	r3, #0
 8002858:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800285a:	2300      	movs	r3, #0
 800285c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800285e:	f107 0314 	add.w	r3, r7, #20
 8002862:	4619      	mov	r1, r3
 8002864:	481f      	ldr	r0, [pc, #124]	@ (80028e4 <MX_GPIO_Init+0x1c0>)
 8002866:	f001 ff13 	bl	8004690 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TS_ACTIVATE_Pin;
 800286a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800286e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002870:	2301      	movs	r3, #1
 8002872:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002874:	2300      	movs	r3, #0
 8002876:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002878:	2300      	movs	r3, #0
 800287a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TS_ACTIVATE_GPIO_Port, &GPIO_InitStruct);
 800287c:	f107 0314 	add.w	r3, r7, #20
 8002880:	4619      	mov	r1, r3
 8002882:	481a      	ldr	r0, [pc, #104]	@ (80028ec <MX_GPIO_Init+0x1c8>)
 8002884:	f001 ff04 	bl	8004690 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = DANGER_V_Pin|AIR_P_ACT_Pin|AIR_P_INT_Pin;
 8002888:	f44f 4348 	mov.w	r3, #51200	@ 0xc800
 800288c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800288e:	2300      	movs	r3, #0
 8002890:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002892:	2300      	movs	r3, #0
 8002894:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002896:	f107 0314 	add.w	r3, r7, #20
 800289a:	4619      	mov	r1, r3
 800289c:	4813      	ldr	r0, [pc, #76]	@ (80028ec <MX_GPIO_Init+0x1c8>)
 800289e:	f001 fef7 	bl	8004690 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI3_CS_Pin;
 80028a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80028a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028a8:	2301      	movs	r3, #1
 80028aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ac:	2300      	movs	r3, #0
 80028ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028b0:	2303      	movs	r3, #3
 80028b2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI3_CS_GPIO_Port, &GPIO_InitStruct);
 80028b4:	f107 0314 	add.w	r3, r7, #20
 80028b8:	4619      	mov	r1, r3
 80028ba:	480b      	ldr	r0, [pc, #44]	@ (80028e8 <MX_GPIO_Init+0x1c4>)
 80028bc:	f001 fee8 	bl	8004690 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PCHRG_ACT_Pin;
 80028c0:	2304      	movs	r3, #4
 80028c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028c4:	2300      	movs	r3, #0
 80028c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c8:	2300      	movs	r3, #0
 80028ca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PCHRG_ACT_GPIO_Port, &GPIO_InitStruct);
 80028cc:	f107 0314 	add.w	r3, r7, #20
 80028d0:	4619      	mov	r1, r3
 80028d2:	4807      	ldr	r0, [pc, #28]	@ (80028f0 <MX_GPIO_Init+0x1cc>)
 80028d4:	f001 fedc 	bl	8004690 <HAL_GPIO_Init>

}
 80028d8:	bf00      	nop
 80028da:	3728      	adds	r7, #40	@ 0x28
 80028dc:	46bd      	mov	sp, r7
 80028de:	bd80      	pop	{r7, pc}
 80028e0:	40023800 	.word	0x40023800
 80028e4:	40020800 	.word	0x40020800
 80028e8:	40020000 	.word	0x40020000
 80028ec:	40020400 	.word	0x40020400
 80028f0:	40020c00 	.word	0x40020c00

080028f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80028f8:	f000 faf6 	bl	8002ee8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80028fc:	f000 f836 	bl	800296c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002900:	f7ff ff10 	bl	8002724 <MX_GPIO_Init>
  MX_SPI3_Init();
 8002904:	f000 f880 	bl	8002a08 <MX_SPI3_Init>
  MX_TIM2_Init();
 8002908:	f000 fa52 	bl	8002db0 <MX_TIM2_Init>
  MX_CAN1_Init();
 800290c:	f7ff fd40 	bl	8002390 <MX_CAN1_Init>
  MX_CAN2_Init();
 8002910:	f7ff fd92 	bl	8002438 <MX_CAN2_Init>
  MX_USB_DEVICE_Init();
 8002914:	f007 ff82 	bl	800a81c <MX_USB_DEVICE_Init>
  MX_ADC1_Init();
 8002918:	f7fe fe3e 	bl	8001598 <MX_ADC1_Init>
  MX_ADC2_Init();
 800291c:	f7fe fe8e 	bl	800163c <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
  // Start timer
  HAL_TIM_Base_Start_IT(&htim2);
 8002920:	480f      	ldr	r0, [pc, #60]	@ (8002960 <main+0x6c>)
 8002922:	f004 fc9b 	bl	800725c <HAL_TIM_Base_Start_IT>
  HAL_CAN_Start(&hcan1);
 8002926:	480f      	ldr	r0, [pc, #60]	@ (8002964 <main+0x70>)
 8002928:	f001 f928 	bl	8003b7c <HAL_CAN_Start>
  HAL_CAN_Start(&hcan2);
 800292c:	480e      	ldr	r0, [pc, #56]	@ (8002968 <main+0x74>)
 800292e:	f001 f925 	bl	8003b7c <HAL_CAN_Start>
  BMS_init();
 8002932:	f7ff f83b 	bl	80019ac <BMS_init>

    if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8002936:	2102      	movs	r1, #2
 8002938:	480a      	ldr	r0, [pc, #40]	@ (8002964 <main+0x70>)
 800293a:	f001 fb53 	bl	8003fe4 <HAL_CAN_ActivateNotification>
 800293e:	4603      	mov	r3, r0
 8002940:	2b00      	cmp	r3, #0
 8002942:	d001      	beq.n	8002948 <main+0x54>
    {
  	  Error_Handler();
 8002944:	f000 f859 	bl	80029fa <Error_Handler>
    }

    if (HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8002948:	2102      	movs	r1, #2
 800294a:	4807      	ldr	r0, [pc, #28]	@ (8002968 <main+0x74>)
 800294c:	f001 fb4a 	bl	8003fe4 <HAL_CAN_ActivateNotification>
 8002950:	4603      	mov	r3, r0
 8002952:	2b00      	cmp	r3, #0
 8002954:	d001      	beq.n	800295a <main+0x66>
    {
  	  Error_Handler();
 8002956:	f000 f850 	bl	80029fa <Error_Handler>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	 BMS();
 800295a:	f7ff f82d 	bl	80019b8 <BMS>
 800295e:	e7fc      	b.n	800295a <main+0x66>
 8002960:	200005b8 	.word	0x200005b8
 8002964:	20000504 	.word	0x20000504
 8002968:	2000052c 	.word	0x2000052c

0800296c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b092      	sub	sp, #72	@ 0x48
 8002970:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002972:	f107 0318 	add.w	r3, r7, #24
 8002976:	2230      	movs	r2, #48	@ 0x30
 8002978:	2100      	movs	r1, #0
 800297a:	4618      	mov	r0, r3
 800297c:	f009 fa6b 	bl	800be56 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002980:	1d3b      	adds	r3, r7, #4
 8002982:	2200      	movs	r2, #0
 8002984:	601a      	str	r2, [r3, #0]
 8002986:	605a      	str	r2, [r3, #4]
 8002988:	609a      	str	r2, [r3, #8]
 800298a:	60da      	str	r2, [r3, #12]
 800298c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800298e:	2302      	movs	r3, #2
 8002990:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002992:	2301      	movs	r3, #1
 8002994:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002996:	2310      	movs	r3, #16
 8002998:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800299a:	2302      	movs	r3, #2
 800299c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800299e:	2300      	movs	r3, #0
 80029a0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLM = 8;
 80029a2:	2308      	movs	r3, #8
 80029a4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLN = 192;
 80029a6:	23c0      	movs	r3, #192	@ 0xc0
 80029a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80029aa:	2304      	movs	r3, #4
 80029ac:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLQ = 8;
 80029ae:	2308      	movs	r3, #8
 80029b0:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80029b2:	f107 0318 	add.w	r3, r7, #24
 80029b6:	4618      	mov	r0, r3
 80029b8:	f003 fa82 	bl	8005ec0 <HAL_RCC_OscConfig>
 80029bc:	4603      	mov	r3, r0
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d001      	beq.n	80029c6 <SystemClock_Config+0x5a>
  {
    Error_Handler();
 80029c2:	f000 f81a 	bl	80029fa <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80029c6:	230f      	movs	r3, #15
 80029c8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80029ca:	2302      	movs	r3, #2
 80029cc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80029ce:	2300      	movs	r3, #0
 80029d0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80029d2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80029d6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80029d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80029dc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80029de:	1d3b      	adds	r3, r7, #4
 80029e0:	2103      	movs	r1, #3
 80029e2:	4618      	mov	r0, r3
 80029e4:	f003 fcc0 	bl	8006368 <HAL_RCC_ClockConfig>
 80029e8:	4603      	mov	r3, r0
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d001      	beq.n	80029f2 <SystemClock_Config+0x86>
  {
    Error_Handler();
 80029ee:	f000 f804 	bl	80029fa <Error_Handler>
  }
}
 80029f2:	bf00      	nop
 80029f4:	3748      	adds	r7, #72	@ 0x48
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bd80      	pop	{r7, pc}

080029fa <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80029fa:	b480      	push	{r7}
 80029fc:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80029fe:	b672      	cpsid	i
}
 8002a00:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a02:	bf00      	nop
 8002a04:	e7fd      	b.n	8002a02 <Error_Handler+0x8>
	...

08002a08 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8002a0c:	4b17      	ldr	r3, [pc, #92]	@ (8002a6c <MX_SPI3_Init+0x64>)
 8002a0e:	4a18      	ldr	r2, [pc, #96]	@ (8002a70 <MX_SPI3_Init+0x68>)
 8002a10:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8002a12:	4b16      	ldr	r3, [pc, #88]	@ (8002a6c <MX_SPI3_Init+0x64>)
 8002a14:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002a18:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8002a1a:	4b14      	ldr	r3, [pc, #80]	@ (8002a6c <MX_SPI3_Init+0x64>)
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8002a20:	4b12      	ldr	r3, [pc, #72]	@ (8002a6c <MX_SPI3_Init+0x64>)
 8002a22:	2200      	movs	r2, #0
 8002a24:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a26:	4b11      	ldr	r3, [pc, #68]	@ (8002a6c <MX_SPI3_Init+0x64>)
 8002a28:	2200      	movs	r2, #0
 8002a2a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002a2c:	4b0f      	ldr	r3, [pc, #60]	@ (8002a6c <MX_SPI3_Init+0x64>)
 8002a2e:	2200      	movs	r2, #0
 8002a30:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002a32:	4b0e      	ldr	r3, [pc, #56]	@ (8002a6c <MX_SPI3_Init+0x64>)
 8002a34:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002a38:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8002a3a:	4b0c      	ldr	r3, [pc, #48]	@ (8002a6c <MX_SPI3_Init+0x64>)
 8002a3c:	2220      	movs	r2, #32
 8002a3e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002a40:	4b0a      	ldr	r3, [pc, #40]	@ (8002a6c <MX_SPI3_Init+0x64>)
 8002a42:	2200      	movs	r2, #0
 8002a44:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002a46:	4b09      	ldr	r3, [pc, #36]	@ (8002a6c <MX_SPI3_Init+0x64>)
 8002a48:	2200      	movs	r2, #0
 8002a4a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a4c:	4b07      	ldr	r3, [pc, #28]	@ (8002a6c <MX_SPI3_Init+0x64>)
 8002a4e:	2200      	movs	r2, #0
 8002a50:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 8002a52:	4b06      	ldr	r3, [pc, #24]	@ (8002a6c <MX_SPI3_Init+0x64>)
 8002a54:	220a      	movs	r2, #10
 8002a56:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002a58:	4804      	ldr	r0, [pc, #16]	@ (8002a6c <MX_SPI3_Init+0x64>)
 8002a5a:	f003 fe41 	bl	80066e0 <HAL_SPI_Init>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d001      	beq.n	8002a68 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8002a64:	f7ff ffc9 	bl	80029fa <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002a68:	bf00      	nop
 8002a6a:	bd80      	pop	{r7, pc}
 8002a6c:	2000055c 	.word	0x2000055c
 8002a70:	40003c00 	.word	0x40003c00

08002a74 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b08a      	sub	sp, #40	@ 0x28
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a7c:	f107 0314 	add.w	r3, r7, #20
 8002a80:	2200      	movs	r2, #0
 8002a82:	601a      	str	r2, [r3, #0]
 8002a84:	605a      	str	r2, [r3, #4]
 8002a86:	609a      	str	r2, [r3, #8]
 8002a88:	60da      	str	r2, [r3, #12]
 8002a8a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a19      	ldr	r2, [pc, #100]	@ (8002af8 <HAL_SPI_MspInit+0x84>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d12c      	bne.n	8002af0 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002a96:	2300      	movs	r3, #0
 8002a98:	613b      	str	r3, [r7, #16]
 8002a9a:	4b18      	ldr	r3, [pc, #96]	@ (8002afc <HAL_SPI_MspInit+0x88>)
 8002a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a9e:	4a17      	ldr	r2, [pc, #92]	@ (8002afc <HAL_SPI_MspInit+0x88>)
 8002aa0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002aa4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002aa6:	4b15      	ldr	r3, [pc, #84]	@ (8002afc <HAL_SPI_MspInit+0x88>)
 8002aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aaa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002aae:	613b      	str	r3, [r7, #16]
 8002ab0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	60fb      	str	r3, [r7, #12]
 8002ab6:	4b11      	ldr	r3, [pc, #68]	@ (8002afc <HAL_SPI_MspInit+0x88>)
 8002ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aba:	4a10      	ldr	r2, [pc, #64]	@ (8002afc <HAL_SPI_MspInit+0x88>)
 8002abc:	f043 0304 	orr.w	r3, r3, #4
 8002ac0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ac2:	4b0e      	ldr	r3, [pc, #56]	@ (8002afc <HAL_SPI_MspInit+0x88>)
 8002ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ac6:	f003 0304 	and.w	r3, r3, #4
 8002aca:	60fb      	str	r3, [r7, #12]
 8002acc:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8002ace:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8002ad2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ad4:	2302      	movs	r3, #2
 8002ad6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002adc:	2303      	movs	r3, #3
 8002ade:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002ae0:	2306      	movs	r3, #6
 8002ae2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ae4:	f107 0314 	add.w	r3, r7, #20
 8002ae8:	4619      	mov	r1, r3
 8002aea:	4805      	ldr	r0, [pc, #20]	@ (8002b00 <HAL_SPI_MspInit+0x8c>)
 8002aec:	f001 fdd0 	bl	8004690 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8002af0:	bf00      	nop
 8002af2:	3728      	adds	r7, #40	@ 0x28
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bd80      	pop	{r7, pc}
 8002af8:	40003c00 	.word	0x40003c00
 8002afc:	40023800 	.word	0x40023800
 8002b00:	40020800 	.word	0x40020800

08002b04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b083      	sub	sp, #12
 8002b08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	607b      	str	r3, [r7, #4]
 8002b0e:	4b0f      	ldr	r3, [pc, #60]	@ (8002b4c <HAL_MspInit+0x48>)
 8002b10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b12:	4a0e      	ldr	r2, [pc, #56]	@ (8002b4c <HAL_MspInit+0x48>)
 8002b14:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002b18:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b1a:	4b0c      	ldr	r3, [pc, #48]	@ (8002b4c <HAL_MspInit+0x48>)
 8002b1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b1e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b22:	607b      	str	r3, [r7, #4]
 8002b24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b26:	2300      	movs	r3, #0
 8002b28:	603b      	str	r3, [r7, #0]
 8002b2a:	4b08      	ldr	r3, [pc, #32]	@ (8002b4c <HAL_MspInit+0x48>)
 8002b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b2e:	4a07      	ldr	r2, [pc, #28]	@ (8002b4c <HAL_MspInit+0x48>)
 8002b30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b34:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b36:	4b05      	ldr	r3, [pc, #20]	@ (8002b4c <HAL_MspInit+0x48>)
 8002b38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b3e:	603b      	str	r3, [r7, #0]
 8002b40:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b42:	bf00      	nop
 8002b44:	370c      	adds	r7, #12
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bc80      	pop	{r7}
 8002b4a:	4770      	bx	lr
 8002b4c:	40023800 	.word	0x40023800

08002b50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b50:	b480      	push	{r7}
 8002b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002b54:	bf00      	nop
 8002b56:	e7fd      	b.n	8002b54 <NMI_Handler+0x4>

08002b58 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b5c:	bf00      	nop
 8002b5e:	e7fd      	b.n	8002b5c <HardFault_Handler+0x4>

08002b60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b60:	b480      	push	{r7}
 8002b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b64:	bf00      	nop
 8002b66:	e7fd      	b.n	8002b64 <MemManage_Handler+0x4>

08002b68 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b6c:	bf00      	nop
 8002b6e:	e7fd      	b.n	8002b6c <BusFault_Handler+0x4>

08002b70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b70:	b480      	push	{r7}
 8002b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b74:	bf00      	nop
 8002b76:	e7fd      	b.n	8002b74 <UsageFault_Handler+0x4>

08002b78 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002b7c:	bf00      	nop
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bc80      	pop	{r7}
 8002b82:	4770      	bx	lr

08002b84 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b84:	b480      	push	{r7}
 8002b86:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b88:	bf00      	nop
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bc80      	pop	{r7}
 8002b8e:	4770      	bx	lr

08002b90 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b90:	b480      	push	{r7}
 8002b92:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b94:	bf00      	nop
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bc80      	pop	{r7}
 8002b9a:	4770      	bx	lr

08002b9c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ba0:	f000 f9f4 	bl	8002f8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ba4:	bf00      	nop
 8002ba6:	bd80      	pop	{r7, pc}

08002ba8 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002bac:	4802      	ldr	r0, [pc, #8]	@ (8002bb8 <CAN1_TX_IRQHandler+0x10>)
 8002bae:	f001 fa3e 	bl	800402e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8002bb2:	bf00      	nop
 8002bb4:	bd80      	pop	{r7, pc}
 8002bb6:	bf00      	nop
 8002bb8:	20000504 	.word	0x20000504

08002bbc <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002bc0:	4802      	ldr	r0, [pc, #8]	@ (8002bcc <CAN1_RX0_IRQHandler+0x10>)
 8002bc2:	f001 fa34 	bl	800402e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8002bc6:	bf00      	nop
 8002bc8:	bd80      	pop	{r7, pc}
 8002bca:	bf00      	nop
 8002bcc:	20000504 	.word	0x20000504

08002bd0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002bd4:	4802      	ldr	r0, [pc, #8]	@ (8002be0 <TIM2_IRQHandler+0x10>)
 8002bd6:	f004 fbaf 	bl	8007338 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002bda:	bf00      	nop
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	200005b8 	.word	0x200005b8

08002be4 <CAN2_TX_IRQHandler>:

/**
  * @brief This function handles CAN2 TX interrupts.
  */
void CAN2_TX_IRQHandler(void)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_TX_IRQn 0 */

  /* USER CODE END CAN2_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8002be8:	4802      	ldr	r0, [pc, #8]	@ (8002bf4 <CAN2_TX_IRQHandler+0x10>)
 8002bea:	f001 fa20 	bl	800402e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_TX_IRQn 1 */

  /* USER CODE END CAN2_TX_IRQn 1 */
}
 8002bee:	bf00      	nop
 8002bf0:	bd80      	pop	{r7, pc}
 8002bf2:	bf00      	nop
 8002bf4:	2000052c 	.word	0x2000052c

08002bf8 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8002bfc:	4802      	ldr	r0, [pc, #8]	@ (8002c08 <CAN2_RX0_IRQHandler+0x10>)
 8002bfe:	f001 fa16 	bl	800402e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 8002c02:	bf00      	nop
 8002c04:	bd80      	pop	{r7, pc}
 8002c06:	bf00      	nop
 8002c08:	2000052c 	.word	0x2000052c

08002c0c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002c10:	4802      	ldr	r0, [pc, #8]	@ (8002c1c <OTG_FS_IRQHandler+0x10>)
 8002c12:	f002 f862 	bl	8004cda <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002c16:	bf00      	nop
 8002c18:	bd80      	pop	{r7, pc}
 8002c1a:	bf00      	nop
 8002c1c:	200012cc 	.word	0x200012cc

08002c20 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002c20:	b480      	push	{r7}
 8002c22:	af00      	add	r7, sp, #0
  return 1;
 8002c24:	2301      	movs	r3, #1
}
 8002c26:	4618      	mov	r0, r3
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bc80      	pop	{r7}
 8002c2c:	4770      	bx	lr

08002c2e <_kill>:

int _kill(int pid, int sig)
{
 8002c2e:	b580      	push	{r7, lr}
 8002c30:	b082      	sub	sp, #8
 8002c32:	af00      	add	r7, sp, #0
 8002c34:	6078      	str	r0, [r7, #4]
 8002c36:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002c38:	f009 f970 	bl	800bf1c <__errno>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	2216      	movs	r2, #22
 8002c40:	601a      	str	r2, [r3, #0]
  return -1;
 8002c42:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c46:	4618      	mov	r0, r3
 8002c48:	3708      	adds	r7, #8
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}

08002c4e <_exit>:

void _exit (int status)
{
 8002c4e:	b580      	push	{r7, lr}
 8002c50:	b082      	sub	sp, #8
 8002c52:	af00      	add	r7, sp, #0
 8002c54:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002c56:	f04f 31ff 	mov.w	r1, #4294967295
 8002c5a:	6878      	ldr	r0, [r7, #4]
 8002c5c:	f7ff ffe7 	bl	8002c2e <_kill>
  while (1) {}    /* Make sure we hang here */
 8002c60:	bf00      	nop
 8002c62:	e7fd      	b.n	8002c60 <_exit+0x12>

08002c64 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b086      	sub	sp, #24
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	60f8      	str	r0, [r7, #12]
 8002c6c:	60b9      	str	r1, [r7, #8]
 8002c6e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c70:	2300      	movs	r3, #0
 8002c72:	617b      	str	r3, [r7, #20]
 8002c74:	e00a      	b.n	8002c8c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002c76:	f3af 8000 	nop.w
 8002c7a:	4601      	mov	r1, r0
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	1c5a      	adds	r2, r3, #1
 8002c80:	60ba      	str	r2, [r7, #8]
 8002c82:	b2ca      	uxtb	r2, r1
 8002c84:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c86:	697b      	ldr	r3, [r7, #20]
 8002c88:	3301      	adds	r3, #1
 8002c8a:	617b      	str	r3, [r7, #20]
 8002c8c:	697a      	ldr	r2, [r7, #20]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	429a      	cmp	r2, r3
 8002c92:	dbf0      	blt.n	8002c76 <_read+0x12>
  }

  return len;
 8002c94:	687b      	ldr	r3, [r7, #4]
}
 8002c96:	4618      	mov	r0, r3
 8002c98:	3718      	adds	r7, #24
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}

08002c9e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002c9e:	b580      	push	{r7, lr}
 8002ca0:	b086      	sub	sp, #24
 8002ca2:	af00      	add	r7, sp, #0
 8002ca4:	60f8      	str	r0, [r7, #12]
 8002ca6:	60b9      	str	r1, [r7, #8]
 8002ca8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002caa:	2300      	movs	r3, #0
 8002cac:	617b      	str	r3, [r7, #20]
 8002cae:	e009      	b.n	8002cc4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	1c5a      	adds	r2, r3, #1
 8002cb4:	60ba      	str	r2, [r7, #8]
 8002cb6:	781b      	ldrb	r3, [r3, #0]
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	3301      	adds	r3, #1
 8002cc2:	617b      	str	r3, [r7, #20]
 8002cc4:	697a      	ldr	r2, [r7, #20]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	429a      	cmp	r2, r3
 8002cca:	dbf1      	blt.n	8002cb0 <_write+0x12>
    //ITM_SendChar(*ptr++); //Diese Zeile kann gelscht werden wenn kein printf ber SWV mehr gewollt ist
  }
  return len;
 8002ccc:	687b      	ldr	r3, [r7, #4]
}
 8002cce:	4618      	mov	r0, r3
 8002cd0:	3718      	adds	r7, #24
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}

08002cd6 <_close>:

int _close(int file)
{
 8002cd6:	b480      	push	{r7}
 8002cd8:	b083      	sub	sp, #12
 8002cda:	af00      	add	r7, sp, #0
 8002cdc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002cde:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	370c      	adds	r7, #12
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bc80      	pop	{r7}
 8002cea:	4770      	bx	lr

08002cec <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002cec:	b480      	push	{r7}
 8002cee:	b083      	sub	sp, #12
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
 8002cf4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002cfc:	605a      	str	r2, [r3, #4]
  return 0;
 8002cfe:	2300      	movs	r3, #0
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	370c      	adds	r7, #12
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bc80      	pop	{r7}
 8002d08:	4770      	bx	lr

08002d0a <_isatty>:

int _isatty(int file)
{
 8002d0a:	b480      	push	{r7}
 8002d0c:	b083      	sub	sp, #12
 8002d0e:	af00      	add	r7, sp, #0
 8002d10:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002d12:	2301      	movs	r3, #1
}
 8002d14:	4618      	mov	r0, r3
 8002d16:	370c      	adds	r7, #12
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bc80      	pop	{r7}
 8002d1c:	4770      	bx	lr

08002d1e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002d1e:	b480      	push	{r7}
 8002d20:	b085      	sub	sp, #20
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	60f8      	str	r0, [r7, #12]
 8002d26:	60b9      	str	r1, [r7, #8]
 8002d28:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002d2a:	2300      	movs	r3, #0
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	3714      	adds	r7, #20
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bc80      	pop	{r7}
 8002d34:	4770      	bx	lr
	...

08002d38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b086      	sub	sp, #24
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002d40:	4a14      	ldr	r2, [pc, #80]	@ (8002d94 <_sbrk+0x5c>)
 8002d42:	4b15      	ldr	r3, [pc, #84]	@ (8002d98 <_sbrk+0x60>)
 8002d44:	1ad3      	subs	r3, r2, r3
 8002d46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002d48:	697b      	ldr	r3, [r7, #20]
 8002d4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002d4c:	4b13      	ldr	r3, [pc, #76]	@ (8002d9c <_sbrk+0x64>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d102      	bne.n	8002d5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002d54:	4b11      	ldr	r3, [pc, #68]	@ (8002d9c <_sbrk+0x64>)
 8002d56:	4a12      	ldr	r2, [pc, #72]	@ (8002da0 <_sbrk+0x68>)
 8002d58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002d5a:	4b10      	ldr	r3, [pc, #64]	@ (8002d9c <_sbrk+0x64>)
 8002d5c:	681a      	ldr	r2, [r3, #0]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	4413      	add	r3, r2
 8002d62:	693a      	ldr	r2, [r7, #16]
 8002d64:	429a      	cmp	r2, r3
 8002d66:	d207      	bcs.n	8002d78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002d68:	f009 f8d8 	bl	800bf1c <__errno>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	220c      	movs	r2, #12
 8002d70:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002d72:	f04f 33ff 	mov.w	r3, #4294967295
 8002d76:	e009      	b.n	8002d8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002d78:	4b08      	ldr	r3, [pc, #32]	@ (8002d9c <_sbrk+0x64>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002d7e:	4b07      	ldr	r3, [pc, #28]	@ (8002d9c <_sbrk+0x64>)
 8002d80:	681a      	ldr	r2, [r3, #0]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	4413      	add	r3, r2
 8002d86:	4a05      	ldr	r2, [pc, #20]	@ (8002d9c <_sbrk+0x64>)
 8002d88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
}
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	3718      	adds	r7, #24
 8002d90:	46bd      	mov	sp, r7
 8002d92:	bd80      	pop	{r7, pc}
 8002d94:	2000c000 	.word	0x2000c000
 8002d98:	00000400 	.word	0x00000400
 8002d9c:	200005b4 	.word	0x200005b4
 8002da0:	20001920 	.word	0x20001920

08002da4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002da4:	b480      	push	{r7}
 8002da6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002da8:	bf00      	nop
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bc80      	pop	{r7}
 8002dae:	4770      	bx	lr

08002db0 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b086      	sub	sp, #24
 8002db4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002db6:	f107 0308 	add.w	r3, r7, #8
 8002dba:	2200      	movs	r2, #0
 8002dbc:	601a      	str	r2, [r3, #0]
 8002dbe:	605a      	str	r2, [r3, #4]
 8002dc0:	609a      	str	r2, [r3, #8]
 8002dc2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002dc4:	463b      	mov	r3, r7
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	601a      	str	r2, [r3, #0]
 8002dca:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002dcc:	4b1d      	ldr	r3, [pc, #116]	@ (8002e44 <MX_TIM2_Init+0x94>)
 8002dce:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002dd2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 48-1;
 8002dd4:	4b1b      	ldr	r3, [pc, #108]	@ (8002e44 <MX_TIM2_Init+0x94>)
 8002dd6:	222f      	movs	r2, #47	@ 0x2f
 8002dd8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002dda:	4b1a      	ldr	r3, [pc, #104]	@ (8002e44 <MX_TIM2_Init+0x94>)
 8002ddc:	2200      	movs	r2, #0
 8002dde:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000;
 8002de0:	4b18      	ldr	r3, [pc, #96]	@ (8002e44 <MX_TIM2_Init+0x94>)
 8002de2:	f242 7210 	movw	r2, #10000	@ 0x2710
 8002de6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002de8:	4b16      	ldr	r3, [pc, #88]	@ (8002e44 <MX_TIM2_Init+0x94>)
 8002dea:	2200      	movs	r2, #0
 8002dec:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002dee:	4b15      	ldr	r3, [pc, #84]	@ (8002e44 <MX_TIM2_Init+0x94>)
 8002df0:	2200      	movs	r2, #0
 8002df2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002df4:	4813      	ldr	r0, [pc, #76]	@ (8002e44 <MX_TIM2_Init+0x94>)
 8002df6:	f004 f9e2 	bl	80071be <HAL_TIM_Base_Init>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d001      	beq.n	8002e04 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002e00:	f7ff fdfb 	bl	80029fa <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e04:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002e08:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002e0a:	f107 0308 	add.w	r3, r7, #8
 8002e0e:	4619      	mov	r1, r3
 8002e10:	480c      	ldr	r0, [pc, #48]	@ (8002e44 <MX_TIM2_Init+0x94>)
 8002e12:	f004 fb99 	bl	8007548 <HAL_TIM_ConfigClockSource>
 8002e16:	4603      	mov	r3, r0
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d001      	beq.n	8002e20 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002e1c:	f7ff fded 	bl	80029fa <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e20:	2300      	movs	r3, #0
 8002e22:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e24:	2300      	movs	r3, #0
 8002e26:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002e28:	463b      	mov	r3, r7
 8002e2a:	4619      	mov	r1, r3
 8002e2c:	4805      	ldr	r0, [pc, #20]	@ (8002e44 <MX_TIM2_Init+0x94>)
 8002e2e:	f004 fdab 	bl	8007988 <HAL_TIMEx_MasterConfigSynchronization>
 8002e32:	4603      	mov	r3, r0
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d001      	beq.n	8002e3c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002e38:	f7ff fddf 	bl	80029fa <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002e3c:	bf00      	nop
 8002e3e:	3718      	adds	r7, #24
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bd80      	pop	{r7, pc}
 8002e44:	200005b8 	.word	0x200005b8

08002e48 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b084      	sub	sp, #16
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e58:	d115      	bne.n	8002e86 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	60fb      	str	r3, [r7, #12]
 8002e5e:	4b0c      	ldr	r3, [pc, #48]	@ (8002e90 <HAL_TIM_Base_MspInit+0x48>)
 8002e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e62:	4a0b      	ldr	r2, [pc, #44]	@ (8002e90 <HAL_TIM_Base_MspInit+0x48>)
 8002e64:	f043 0301 	orr.w	r3, r3, #1
 8002e68:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e6a:	4b09      	ldr	r3, [pc, #36]	@ (8002e90 <HAL_TIM_Base_MspInit+0x48>)
 8002e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e6e:	f003 0301 	and.w	r3, r3, #1
 8002e72:	60fb      	str	r3, [r7, #12]
 8002e74:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002e76:	2200      	movs	r2, #0
 8002e78:	2100      	movs	r1, #0
 8002e7a:	201c      	movs	r0, #28
 8002e7c:	f001 fbd1 	bl	8004622 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002e80:	201c      	movs	r0, #28
 8002e82:	f001 fbea 	bl	800465a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002e86:	bf00      	nop
 8002e88:	3710      	adds	r7, #16
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}
 8002e8e:	bf00      	nop
 8002e90:	40023800 	.word	0x40023800

08002e94 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002e94:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002ecc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit 
 8002e98:	f7ff ff84 	bl	8002da4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002e9c:	480c      	ldr	r0, [pc, #48]	@ (8002ed0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002e9e:	490d      	ldr	r1, [pc, #52]	@ (8002ed4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002ea0:	4a0d      	ldr	r2, [pc, #52]	@ (8002ed8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002ea2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ea4:	e002      	b.n	8002eac <LoopCopyDataInit>

08002ea6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ea6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ea8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002eaa:	3304      	adds	r3, #4

08002eac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002eac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002eae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002eb0:	d3f9      	bcc.n	8002ea6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002eb2:	4a0a      	ldr	r2, [pc, #40]	@ (8002edc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002eb4:	4c0a      	ldr	r4, [pc, #40]	@ (8002ee0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002eb6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002eb8:	e001      	b.n	8002ebe <LoopFillZerobss>

08002eba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002eba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ebc:	3204      	adds	r2, #4

08002ebe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002ebe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ec0:	d3fb      	bcc.n	8002eba <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002ec2:	f009 f831 	bl	800bf28 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002ec6:	f7ff fd15 	bl	80028f4 <main>
  bx  lr    
 8002eca:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002ecc:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8002ed0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ed4:	20000390 	.word	0x20000390
  ldr r2, =_sidata
 8002ed8:	0800e718 	.word	0x0800e718
  ldr r2, =_sbss
 8002edc:	20000390 	.word	0x20000390
  ldr r4, =_ebss
 8002ee0:	2000191c 	.word	0x2000191c

08002ee4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002ee4:	e7fe      	b.n	8002ee4 <ADC_IRQHandler>
	...

08002ee8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002eec:	4b0e      	ldr	r3, [pc, #56]	@ (8002f28 <HAL_Init+0x40>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a0d      	ldr	r2, [pc, #52]	@ (8002f28 <HAL_Init+0x40>)
 8002ef2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002ef6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8002ef8:	4b0b      	ldr	r3, [pc, #44]	@ (8002f28 <HAL_Init+0x40>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4a0a      	ldr	r2, [pc, #40]	@ (8002f28 <HAL_Init+0x40>)
 8002efe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002f02:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f04:	4b08      	ldr	r3, [pc, #32]	@ (8002f28 <HAL_Init+0x40>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a07      	ldr	r2, [pc, #28]	@ (8002f28 <HAL_Init+0x40>)
 8002f0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f0e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f10:	2003      	movs	r0, #3
 8002f12:	f001 fb7b 	bl	800460c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002f16:	200f      	movs	r0, #15
 8002f18:	f000 f808 	bl	8002f2c <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8002f1c:	f7ff fdf2 	bl	8002b04 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8002f20:	2300      	movs	r3, #0
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	bd80      	pop	{r7, pc}
 8002f26:	bf00      	nop
 8002f28:	40023c00 	.word	0x40023c00

08002f2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b082      	sub	sp, #8
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002f34:	4b12      	ldr	r3, [pc, #72]	@ (8002f80 <HAL_InitTick+0x54>)
 8002f36:	681a      	ldr	r2, [r3, #0]
 8002f38:	4b12      	ldr	r3, [pc, #72]	@ (8002f84 <HAL_InitTick+0x58>)
 8002f3a:	781b      	ldrb	r3, [r3, #0]
 8002f3c:	4619      	mov	r1, r3
 8002f3e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002f42:	fbb3 f3f1 	udiv	r3, r3, r1
 8002f46:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	f001 fb93 	bl	8004676 <HAL_SYSTICK_Config>
 8002f50:	4603      	mov	r3, r0
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d001      	beq.n	8002f5a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002f56:	2301      	movs	r3, #1
 8002f58:	e00e      	b.n	8002f78 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2b0f      	cmp	r3, #15
 8002f5e:	d80a      	bhi.n	8002f76 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f60:	2200      	movs	r2, #0
 8002f62:	6879      	ldr	r1, [r7, #4]
 8002f64:	f04f 30ff 	mov.w	r0, #4294967295
 8002f68:	f001 fb5b 	bl	8004622 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002f6c:	4a06      	ldr	r2, [pc, #24]	@ (8002f88 <HAL_InitTick+0x5c>)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002f72:	2300      	movs	r3, #0
 8002f74:	e000      	b.n	8002f78 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
}
 8002f78:	4618      	mov	r0, r3
 8002f7a:	3708      	adds	r7, #8
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	bd80      	pop	{r7, pc}
 8002f80:	2000004c 	.word	0x2000004c
 8002f84:	20000054 	.word	0x20000054
 8002f88:	20000050 	.word	0x20000050

08002f8c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f90:	4b05      	ldr	r3, [pc, #20]	@ (8002fa8 <HAL_IncTick+0x1c>)
 8002f92:	781b      	ldrb	r3, [r3, #0]
 8002f94:	461a      	mov	r2, r3
 8002f96:	4b05      	ldr	r3, [pc, #20]	@ (8002fac <HAL_IncTick+0x20>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4413      	add	r3, r2
 8002f9c:	4a03      	ldr	r2, [pc, #12]	@ (8002fac <HAL_IncTick+0x20>)
 8002f9e:	6013      	str	r3, [r2, #0]
}
 8002fa0:	bf00      	nop
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bc80      	pop	{r7}
 8002fa6:	4770      	bx	lr
 8002fa8:	20000054 	.word	0x20000054
 8002fac:	20000600 	.word	0x20000600

08002fb0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	af00      	add	r7, sp, #0
  return uwTick;
 8002fb4:	4b02      	ldr	r3, [pc, #8]	@ (8002fc0 <HAL_GetTick+0x10>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
}
 8002fb8:	4618      	mov	r0, r3
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bc80      	pop	{r7}
 8002fbe:	4770      	bx	lr
 8002fc0:	20000600 	.word	0x20000600

08002fc4 <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b084      	sub	sp, #16
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002fcc:	f7ff fff0 	bl	8002fb0 <HAL_GetTick>
 8002fd0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fdc:	d005      	beq.n	8002fea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002fde:	4b0a      	ldr	r3, [pc, #40]	@ (8003008 <HAL_Delay+0x44>)
 8002fe0:	781b      	ldrb	r3, [r3, #0]
 8002fe2:	461a      	mov	r2, r3
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	4413      	add	r3, r2
 8002fe8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002fea:	bf00      	nop
 8002fec:	f7ff ffe0 	bl	8002fb0 <HAL_GetTick>
 8002ff0:	4602      	mov	r2, r0
 8002ff2:	68bb      	ldr	r3, [r7, #8]
 8002ff4:	1ad3      	subs	r3, r2, r3
 8002ff6:	68fa      	ldr	r2, [r7, #12]
 8002ff8:	429a      	cmp	r2, r3
 8002ffa:	d8f7      	bhi.n	8002fec <HAL_Delay+0x28>
  {
  }
}
 8002ffc:	bf00      	nop
 8002ffe:	bf00      	nop
 8003000:	3710      	adds	r7, #16
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}
 8003006:	bf00      	nop
 8003008:	20000054 	.word	0x20000054

0800300c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b084      	sub	sp, #16
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003014:	2300      	movs	r3, #0
 8003016:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d101      	bne.n	8003022 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800301e:	2301      	movs	r3, #1
 8003020:	e033      	b.n	800308a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003026:	2b00      	cmp	r3, #0
 8003028:	d109      	bne.n	800303e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800302a:	6878      	ldr	r0, [r7, #4]
 800302c:	f7fe fb58 	bl	80016e0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2200      	movs	r2, #0
 8003034:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2200      	movs	r2, #0
 800303a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003042:	f003 0310 	and.w	r3, r3, #16
 8003046:	2b00      	cmp	r3, #0
 8003048:	d118      	bne.n	800307c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800304e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003052:	f023 0302 	bic.w	r3, r3, #2
 8003056:	f043 0202 	orr.w	r2, r3, #2
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800305e:	6878      	ldr	r0, [r7, #4]
 8003060:	f000 faaa 	bl	80035b8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2200      	movs	r2, #0
 8003068:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800306e:	f023 0303 	bic.w	r3, r3, #3
 8003072:	f043 0201 	orr.w	r2, r3, #1
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	641a      	str	r2, [r3, #64]	@ 0x40
 800307a:	e001      	b.n	8003080 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800307c:	2301      	movs	r3, #1
 800307e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2200      	movs	r2, #0
 8003084:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003088:	7bfb      	ldrb	r3, [r7, #15]
}
 800308a:	4618      	mov	r0, r3
 800308c:	3710      	adds	r7, #16
 800308e:	46bd      	mov	sp, r7
 8003090:	bd80      	pop	{r7, pc}
	...

08003094 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003094:	b480      	push	{r7}
 8003096:	b085      	sub	sp, #20
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800309c:	2300      	movs	r3, #0
 800309e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80030a6:	2b01      	cmp	r3, #1
 80030a8:	d101      	bne.n	80030ae <HAL_ADC_Start+0x1a>
 80030aa:	2302      	movs	r3, #2
 80030ac:	e095      	b.n	80031da <HAL_ADC_Start+0x146>
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2201      	movs	r2, #1
 80030b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	689b      	ldr	r3, [r3, #8]
 80030bc:	f003 0301 	and.w	r3, r3, #1
 80030c0:	2b01      	cmp	r3, #1
 80030c2:	d018      	beq.n	80030f6 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	689a      	ldr	r2, [r3, #8]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f042 0201 	orr.w	r2, r2, #1
 80030d2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80030d4:	4b43      	ldr	r3, [pc, #268]	@ (80031e4 <HAL_ADC_Start+0x150>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4a43      	ldr	r2, [pc, #268]	@ (80031e8 <HAL_ADC_Start+0x154>)
 80030da:	fba2 2303 	umull	r2, r3, r2, r3
 80030de:	0c9a      	lsrs	r2, r3, #18
 80030e0:	4613      	mov	r3, r2
 80030e2:	005b      	lsls	r3, r3, #1
 80030e4:	4413      	add	r3, r2
 80030e6:	60fb      	str	r3, [r7, #12]
    while(counter != 0U)
 80030e8:	e002      	b.n	80030f0 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	3b01      	subs	r3, #1
 80030ee:	60fb      	str	r3, [r7, #12]
    while(counter != 0U)
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d1f9      	bne.n	80030ea <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	689b      	ldr	r3, [r3, #8]
 80030fc:	f003 0301 	and.w	r3, r3, #1
 8003100:	2b01      	cmp	r3, #1
 8003102:	d15d      	bne.n	80031c0 <HAL_ADC_Start+0x12c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003108:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800310c:	f023 0301 	bic.w	r3, r3, #1
 8003110:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003122:	2b00      	cmp	r3, #0
 8003124:	d007      	beq.n	8003136 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800312a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800312e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800313a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800313e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003142:	d106      	bne.n	8003152 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003148:	f023 0206 	bic.w	r2, r3, #6
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	645a      	str	r2, [r3, #68]	@ 0x44
 8003150:	e002      	b.n	8003158 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2200      	movs	r2, #0
 8003156:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2200      	movs	r2, #0
 800315c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8003168:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 800316a:	4b20      	ldr	r3, [pc, #128]	@ (80031ec <HAL_ADC_Start+0x158>)
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	f003 031f 	and.w	r3, r3, #31
 8003172:	2b00      	cmp	r3, #0
 8003174:	d10f      	bne.n	8003196 <HAL_ADC_Start+0x102>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	689b      	ldr	r3, [r3, #8]
 800317c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003180:	2b00      	cmp	r3, #0
 8003182:	d129      	bne.n	80031d8 <HAL_ADC_Start+0x144>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	689a      	ldr	r2, [r3, #8]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003192:	609a      	str	r2, [r3, #8]
 8003194:	e020      	b.n	80031d8 <HAL_ADC_Start+0x144>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4a15      	ldr	r2, [pc, #84]	@ (80031f0 <HAL_ADC_Start+0x15c>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d11b      	bne.n	80031d8 <HAL_ADC_Start+0x144>
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	689b      	ldr	r3, [r3, #8]
 80031a6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d114      	bne.n	80031d8 <HAL_ADC_Start+0x144>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	689a      	ldr	r2, [r3, #8]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80031bc:	609a      	str	r2, [r3, #8]
 80031be:	e00b      	b.n	80031d8 <HAL_ADC_Start+0x144>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031c4:	f043 0210 	orr.w	r2, r3, #16
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031d0:	f043 0201 	orr.w	r2, r3, #1
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80031d8:	2300      	movs	r3, #0
}
 80031da:	4618      	mov	r0, r3
 80031dc:	3714      	adds	r7, #20
 80031de:	46bd      	mov	sp, r7
 80031e0:	bc80      	pop	{r7}
 80031e2:	4770      	bx	lr
 80031e4:	2000004c 	.word	0x2000004c
 80031e8:	431bde83 	.word	0x431bde83
 80031ec:	40012300 	.word	0x40012300
 80031f0:	40012000 	.word	0x40012000

080031f4 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80031f4:	b480      	push	{r7}
 80031f6:	b083      	sub	sp, #12
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003202:	2b01      	cmp	r3, #1
 8003204:	d101      	bne.n	800320a <HAL_ADC_Stop+0x16>
 8003206:	2302      	movs	r3, #2
 8003208:	e021      	b.n	800324e <HAL_ADC_Stop+0x5a>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2201      	movs	r2, #1
 800320e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	689a      	ldr	r2, [r3, #8]
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f022 0201 	bic.w	r2, r2, #1
 8003220:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	689b      	ldr	r3, [r3, #8]
 8003228:	f003 0301 	and.w	r3, r3, #1
 800322c:	2b00      	cmp	r3, #0
 800322e:	d109      	bne.n	8003244 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003234:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003238:	f023 0301 	bic.w	r3, r3, #1
 800323c:	f043 0201 	orr.w	r2, r3, #1
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2200      	movs	r2, #0
 8003248:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 800324c:	2300      	movs	r3, #0
}
 800324e:	4618      	mov	r0, r3
 8003250:	370c      	adds	r7, #12
 8003252:	46bd      	mov	sp, r7
 8003254:	bc80      	pop	{r7}
 8003256:	4770      	bx	lr

08003258 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b084      	sub	sp, #16
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
 8003260:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003262:	2300      	movs	r3, #0
 8003264:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	689b      	ldr	r3, [r3, #8]
 800326c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003270:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003274:	d113      	bne.n	800329e <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	689b      	ldr	r3, [r3, #8]
 800327c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003280:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003284:	d10b      	bne.n	800329e <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800328a:	f043 0220 	orr.w	r2, r3, #32
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2200      	movs	r2, #0
 8003296:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    return HAL_ERROR;
 800329a:	2301      	movs	r3, #1
 800329c:	e05c      	b.n	8003358 <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 800329e:	f7ff fe87 	bl	8002fb0 <HAL_GetTick>
 80032a2:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80032a4:	e01a      	b.n	80032dc <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032ac:	d016      	beq.n	80032dc <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d007      	beq.n	80032c4 <HAL_ADC_PollForConversion+0x6c>
 80032b4:	f7ff fe7c 	bl	8002fb0 <HAL_GetTick>
 80032b8:	4602      	mov	r2, r0
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	1ad3      	subs	r3, r2, r3
 80032be:	683a      	ldr	r2, [r7, #0]
 80032c0:	429a      	cmp	r2, r3
 80032c2:	d20b      	bcs.n	80032dc <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032c8:	f043 0204 	orr.w	r2, r3, #4
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2200      	movs	r2, #0
 80032d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        return HAL_TIMEOUT;
 80032d8:	2303      	movs	r3, #3
 80032da:	e03d      	b.n	8003358 <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f003 0302 	and.w	r3, r3, #2
 80032e6:	2b02      	cmp	r3, #2
 80032e8:	d1dd      	bne.n	80032a6 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f06f 0212 	mvn.w	r2, #18
 80032f2:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032f8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F2, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	689b      	ldr	r3, [r3, #8]
 8003306:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800330a:	2b00      	cmp	r3, #0
 800330c:	d123      	bne.n	8003356 <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003312:	2b00      	cmp	r3, #0
 8003314:	d11f      	bne.n	8003356 <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800331c:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003320:	2b00      	cmp	r3, #0
 8003322:	d006      	beq.n	8003332 <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	689b      	ldr	r3, [r3, #8]
 800332a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800332e:	2b00      	cmp	r3, #0
 8003330:	d111      	bne.n	8003356 <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003336:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	641a      	str	r2, [r3, #64]	@ 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003342:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003346:	2b00      	cmp	r3, #0
 8003348:	d105      	bne.n	8003356 <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800334e:	f043 0201 	orr.w	r2, r3, #1
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003356:	2300      	movs	r3, #0
}
 8003358:	4618      	mov	r0, r3
 800335a:	3710      	adds	r7, #16
 800335c:	46bd      	mov	sp, r7
 800335e:	bd80      	pop	{r7, pc}

08003360 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8003360:	b480      	push	{r7}
 8003362:	b083      	sub	sp, #12
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800336e:	4618      	mov	r0, r3
 8003370:	370c      	adds	r7, #12
 8003372:	46bd      	mov	sp, r7
 8003374:	bc80      	pop	{r7}
 8003376:	4770      	bx	lr

08003378 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003378:	b480      	push	{r7}
 800337a:	b085      	sub	sp, #20
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
 8003380:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003382:	2300      	movs	r3, #0
 8003384:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800338c:	2b01      	cmp	r3, #1
 800338e:	d101      	bne.n	8003394 <HAL_ADC_ConfigChannel+0x1c>
 8003390:	2302      	movs	r3, #2
 8003392:	e103      	b.n	800359c <HAL_ADC_ConfigChannel+0x224>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2201      	movs	r2, #1
 8003398:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	2b09      	cmp	r3, #9
 80033a2:	d925      	bls.n	80033f0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	68d9      	ldr	r1, [r3, #12]
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	b29b      	uxth	r3, r3
 80033b0:	461a      	mov	r2, r3
 80033b2:	4613      	mov	r3, r2
 80033b4:	005b      	lsls	r3, r3, #1
 80033b6:	4413      	add	r3, r2
 80033b8:	3b1e      	subs	r3, #30
 80033ba:	2207      	movs	r2, #7
 80033bc:	fa02 f303 	lsl.w	r3, r2, r3
 80033c0:	43da      	mvns	r2, r3
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	400a      	ands	r2, r1
 80033c8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	68d9      	ldr	r1, [r3, #12]
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	689a      	ldr	r2, [r3, #8]
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	b29b      	uxth	r3, r3
 80033da:	4618      	mov	r0, r3
 80033dc:	4603      	mov	r3, r0
 80033de:	005b      	lsls	r3, r3, #1
 80033e0:	4403      	add	r3, r0
 80033e2:	3b1e      	subs	r3, #30
 80033e4:	409a      	lsls	r2, r3
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	430a      	orrs	r2, r1
 80033ec:	60da      	str	r2, [r3, #12]
 80033ee:	e022      	b.n	8003436 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	6919      	ldr	r1, [r3, #16]
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	b29b      	uxth	r3, r3
 80033fc:	461a      	mov	r2, r3
 80033fe:	4613      	mov	r3, r2
 8003400:	005b      	lsls	r3, r3, #1
 8003402:	4413      	add	r3, r2
 8003404:	2207      	movs	r2, #7
 8003406:	fa02 f303 	lsl.w	r3, r2, r3
 800340a:	43da      	mvns	r2, r3
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	400a      	ands	r2, r1
 8003412:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	6919      	ldr	r1, [r3, #16]
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	689a      	ldr	r2, [r3, #8]
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	b29b      	uxth	r3, r3
 8003424:	4618      	mov	r0, r3
 8003426:	4603      	mov	r3, r0
 8003428:	005b      	lsls	r3, r3, #1
 800342a:	4403      	add	r3, r0
 800342c:	409a      	lsls	r2, r3
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	430a      	orrs	r2, r1
 8003434:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	2b06      	cmp	r3, #6
 800343c:	d824      	bhi.n	8003488 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	685a      	ldr	r2, [r3, #4]
 8003448:	4613      	mov	r3, r2
 800344a:	009b      	lsls	r3, r3, #2
 800344c:	4413      	add	r3, r2
 800344e:	3b05      	subs	r3, #5
 8003450:	221f      	movs	r2, #31
 8003452:	fa02 f303 	lsl.w	r3, r2, r3
 8003456:	43da      	mvns	r2, r3
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	400a      	ands	r2, r1
 800345e:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	b29b      	uxth	r3, r3
 800346c:	4618      	mov	r0, r3
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	685a      	ldr	r2, [r3, #4]
 8003472:	4613      	mov	r3, r2
 8003474:	009b      	lsls	r3, r3, #2
 8003476:	4413      	add	r3, r2
 8003478:	3b05      	subs	r3, #5
 800347a:	fa00 f203 	lsl.w	r2, r0, r3
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	430a      	orrs	r2, r1
 8003484:	635a      	str	r2, [r3, #52]	@ 0x34
 8003486:	e04c      	b.n	8003522 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	2b0c      	cmp	r3, #12
 800348e:	d824      	bhi.n	80034da <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	685a      	ldr	r2, [r3, #4]
 800349a:	4613      	mov	r3, r2
 800349c:	009b      	lsls	r3, r3, #2
 800349e:	4413      	add	r3, r2
 80034a0:	3b23      	subs	r3, #35	@ 0x23
 80034a2:	221f      	movs	r2, #31
 80034a4:	fa02 f303 	lsl.w	r3, r2, r3
 80034a8:	43da      	mvns	r2, r3
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	400a      	ands	r2, r1
 80034b0:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	b29b      	uxth	r3, r3
 80034be:	4618      	mov	r0, r3
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	685a      	ldr	r2, [r3, #4]
 80034c4:	4613      	mov	r3, r2
 80034c6:	009b      	lsls	r3, r3, #2
 80034c8:	4413      	add	r3, r2
 80034ca:	3b23      	subs	r3, #35	@ 0x23
 80034cc:	fa00 f203 	lsl.w	r2, r0, r3
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	430a      	orrs	r2, r1
 80034d6:	631a      	str	r2, [r3, #48]	@ 0x30
 80034d8:	e023      	b.n	8003522 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	685a      	ldr	r2, [r3, #4]
 80034e4:	4613      	mov	r3, r2
 80034e6:	009b      	lsls	r3, r3, #2
 80034e8:	4413      	add	r3, r2
 80034ea:	3b41      	subs	r3, #65	@ 0x41
 80034ec:	221f      	movs	r2, #31
 80034ee:	fa02 f303 	lsl.w	r3, r2, r3
 80034f2:	43da      	mvns	r2, r3
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	400a      	ands	r2, r1
 80034fa:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	b29b      	uxth	r3, r3
 8003508:	4618      	mov	r0, r3
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	685a      	ldr	r2, [r3, #4]
 800350e:	4613      	mov	r3, r2
 8003510:	009b      	lsls	r3, r3, #2
 8003512:	4413      	add	r3, r2
 8003514:	3b41      	subs	r3, #65	@ 0x41
 8003516:	fa00 f203 	lsl.w	r2, r0, r3
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	430a      	orrs	r2, r1
 8003520:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4a20      	ldr	r2, [pc, #128]	@ (80035a8 <HAL_ADC_ConfigChannel+0x230>)
 8003528:	4293      	cmp	r3, r2
 800352a:	d109      	bne.n	8003540 <HAL_ADC_ConfigChannel+0x1c8>
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	2b12      	cmp	r3, #18
 8003532:	d105      	bne.n	8003540 <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8003534:	4b1d      	ldr	r3, [pc, #116]	@ (80035ac <HAL_ADC_ConfigChannel+0x234>)
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	4a1c      	ldr	r2, [pc, #112]	@ (80035ac <HAL_ADC_ConfigChannel+0x234>)
 800353a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800353e:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4a18      	ldr	r2, [pc, #96]	@ (80035a8 <HAL_ADC_ConfigChannel+0x230>)
 8003546:	4293      	cmp	r3, r2
 8003548:	d123      	bne.n	8003592 <HAL_ADC_ConfigChannel+0x21a>
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	2b10      	cmp	r3, #16
 8003550:	d003      	beq.n	800355a <HAL_ADC_ConfigChannel+0x1e2>
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	2b11      	cmp	r3, #17
 8003558:	d11b      	bne.n	8003592 <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800355a:	4b14      	ldr	r3, [pc, #80]	@ (80035ac <HAL_ADC_ConfigChannel+0x234>)
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	4a13      	ldr	r2, [pc, #76]	@ (80035ac <HAL_ADC_ConfigChannel+0x234>)
 8003560:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003564:	6053      	str	r3, [r2, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	2b10      	cmp	r3, #16
 800356c:	d111      	bne.n	8003592 <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800356e:	4b10      	ldr	r3, [pc, #64]	@ (80035b0 <HAL_ADC_ConfigChannel+0x238>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	4a10      	ldr	r2, [pc, #64]	@ (80035b4 <HAL_ADC_ConfigChannel+0x23c>)
 8003574:	fba2 2303 	umull	r2, r3, r2, r3
 8003578:	0c9a      	lsrs	r2, r3, #18
 800357a:	4613      	mov	r3, r2
 800357c:	009b      	lsls	r3, r3, #2
 800357e:	4413      	add	r3, r2
 8003580:	005b      	lsls	r3, r3, #1
 8003582:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8003584:	e002      	b.n	800358c <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	3b01      	subs	r3, #1
 800358a:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d1f9      	bne.n	8003586 <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2200      	movs	r2, #0
 8003596:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 800359a:	2300      	movs	r3, #0
}
 800359c:	4618      	mov	r0, r3
 800359e:	3714      	adds	r7, #20
 80035a0:	46bd      	mov	sp, r7
 80035a2:	bc80      	pop	{r7}
 80035a4:	4770      	bx	lr
 80035a6:	bf00      	nop
 80035a8:	40012000 	.word	0x40012000
 80035ac:	40012300 	.word	0x40012300
 80035b0:	2000004c 	.word	0x2000004c
 80035b4:	431bde83 	.word	0x431bde83

080035b8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80035b8:	b480      	push	{r7}
 80035ba:	b085      	sub	sp, #20
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80035c0:	4b7e      	ldr	r3, [pc, #504]	@ (80037bc <ADC_Init+0x204>)
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	4a7d      	ldr	r2, [pc, #500]	@ (80037bc <ADC_Init+0x204>)
 80035c6:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80035ca:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80035cc:	4b7b      	ldr	r3, [pc, #492]	@ (80037bc <ADC_Init+0x204>)
 80035ce:	685a      	ldr	r2, [r3, #4]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	4979      	ldr	r1, [pc, #484]	@ (80037bc <ADC_Init+0x204>)
 80035d6:	4313      	orrs	r3, r2
 80035d8:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	685a      	ldr	r2, [r3, #4]
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80035e8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	6859      	ldr	r1, [r3, #4]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	691b      	ldr	r3, [r3, #16]
 80035f4:	021a      	lsls	r2, r3, #8
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	430a      	orrs	r2, r1
 80035fc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	685a      	ldr	r2, [r3, #4]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800360c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	6859      	ldr	r1, [r3, #4]
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	689a      	ldr	r2, [r3, #8]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	430a      	orrs	r2, r1
 800361e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	689a      	ldr	r2, [r3, #8]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800362e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	6899      	ldr	r1, [r3, #8]
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	68da      	ldr	r2, [r3, #12]
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	430a      	orrs	r2, r1
 8003640:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003646:	4a5e      	ldr	r2, [pc, #376]	@ (80037c0 <ADC_Init+0x208>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d022      	beq.n	8003692 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	689a      	ldr	r2, [r3, #8]
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800365a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	6899      	ldr	r1, [r3, #8]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	430a      	orrs	r2, r1
 800366c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	689a      	ldr	r2, [r3, #8]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800367c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	6899      	ldr	r1, [r3, #8]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	430a      	orrs	r2, r1
 800368e:	609a      	str	r2, [r3, #8]
 8003690:	e00f      	b.n	80036b2 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	689a      	ldr	r2, [r3, #8]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80036a0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	689a      	ldr	r2, [r3, #8]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80036b0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	689a      	ldr	r2, [r3, #8]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f022 0202 	bic.w	r2, r2, #2
 80036c0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	6899      	ldr	r1, [r3, #8]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	7e1b      	ldrb	r3, [r3, #24]
 80036cc:	005a      	lsls	r2, r3, #1
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	430a      	orrs	r2, r1
 80036d4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d027      	beq.n	8003730 <ADC_Init+0x178>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	685a      	ldr	r2, [r3, #4]
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80036ee:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	685a      	ldr	r2, [r3, #4]
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80036fe:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003704:	3b01      	subs	r3, #1
 8003706:	f44f 4260 	mov.w	r2, #57344	@ 0xe000
 800370a:	60fa      	str	r2, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800370c:	68fa      	ldr	r2, [r7, #12]
 800370e:	fa92 f2a2 	rbit	r2, r2
 8003712:	60ba      	str	r2, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003714:	68ba      	ldr	r2, [r7, #8]
 8003716:	fab2 f282 	clz	r2, r2
 800371a:	b2d2      	uxtb	r2, r2
 800371c:	fa03 f102 	lsl.w	r1, r3, r2
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	685a      	ldr	r2, [r3, #4]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	430a      	orrs	r2, r1
 800372c:	605a      	str	r2, [r3, #4]
 800372e:	e007      	b.n	8003740 <ADC_Init+0x188>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	685a      	ldr	r2, [r3, #4]
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800373e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800374e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	69db      	ldr	r3, [r3, #28]
 800375a:	3b01      	subs	r3, #1
 800375c:	051a      	lsls	r2, r3, #20
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	430a      	orrs	r2, r1
 8003764:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	689a      	ldr	r2, [r3, #8]
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003774:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	6899      	ldr	r1, [r3, #8]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003782:	025a      	lsls	r2, r3, #9
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	430a      	orrs	r2, r1
 800378a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	689a      	ldr	r2, [r3, #8]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800379a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	6899      	ldr	r1, [r3, #8]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	695b      	ldr	r3, [r3, #20]
 80037a6:	029a      	lsls	r2, r3, #10
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	430a      	orrs	r2, r1
 80037ae:	609a      	str	r2, [r3, #8]
}
 80037b0:	bf00      	nop
 80037b2:	3714      	adds	r7, #20
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bc80      	pop	{r7}
 80037b8:	4770      	bx	lr
 80037ba:	bf00      	nop
 80037bc:	40012300 	.word	0x40012300
 80037c0:	0f000001 	.word	0x0f000001

080037c4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b084      	sub	sp, #16
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d101      	bne.n	80037d6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	e0ed      	b.n	80039b2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80037dc:	b2db      	uxtb	r3, r3
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d102      	bne.n	80037e8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80037e2:	6878      	ldr	r0, [r7, #4]
 80037e4:	f7fe fe7c 	bl	80024e0 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	681a      	ldr	r2, [r3, #0]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f042 0201 	orr.w	r2, r2, #1
 80037f6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80037f8:	f7ff fbda 	bl	8002fb0 <HAL_GetTick>
 80037fc:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80037fe:	e012      	b.n	8003826 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003800:	f7ff fbd6 	bl	8002fb0 <HAL_GetTick>
 8003804:	4602      	mov	r2, r0
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	1ad3      	subs	r3, r2, r3
 800380a:	2b0a      	cmp	r3, #10
 800380c:	d90b      	bls.n	8003826 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003812:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2205      	movs	r2, #5
 800381e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	e0c5      	b.n	80039b2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	f003 0301 	and.w	r3, r3, #1
 8003830:	2b00      	cmp	r3, #0
 8003832:	d0e5      	beq.n	8003800 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f022 0202 	bic.w	r2, r2, #2
 8003842:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003844:	f7ff fbb4 	bl	8002fb0 <HAL_GetTick>
 8003848:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800384a:	e012      	b.n	8003872 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800384c:	f7ff fbb0 	bl	8002fb0 <HAL_GetTick>
 8003850:	4602      	mov	r2, r0
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	1ad3      	subs	r3, r2, r3
 8003856:	2b0a      	cmp	r3, #10
 8003858:	d90b      	bls.n	8003872 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800385e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2205      	movs	r2, #5
 800386a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800386e:	2301      	movs	r3, #1
 8003870:	e09f      	b.n	80039b2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	f003 0302 	and.w	r3, r3, #2
 800387c:	2b00      	cmp	r3, #0
 800387e:	d1e5      	bne.n	800384c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	7e1b      	ldrb	r3, [r3, #24]
 8003884:	2b01      	cmp	r3, #1
 8003886:	d108      	bne.n	800389a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	681a      	ldr	r2, [r3, #0]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003896:	601a      	str	r2, [r3, #0]
 8003898:	e007      	b.n	80038aa <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	681a      	ldr	r2, [r3, #0]
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80038a8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	7e5b      	ldrb	r3, [r3, #25]
 80038ae:	2b01      	cmp	r3, #1
 80038b0:	d108      	bne.n	80038c4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	681a      	ldr	r2, [r3, #0]
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80038c0:	601a      	str	r2, [r3, #0]
 80038c2:	e007      	b.n	80038d4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	681a      	ldr	r2, [r3, #0]
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80038d2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	7e9b      	ldrb	r3, [r3, #26]
 80038d8:	2b01      	cmp	r3, #1
 80038da:	d108      	bne.n	80038ee <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	681a      	ldr	r2, [r3, #0]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f042 0220 	orr.w	r2, r2, #32
 80038ea:	601a      	str	r2, [r3, #0]
 80038ec:	e007      	b.n	80038fe <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	681a      	ldr	r2, [r3, #0]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f022 0220 	bic.w	r2, r2, #32
 80038fc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	7edb      	ldrb	r3, [r3, #27]
 8003902:	2b01      	cmp	r3, #1
 8003904:	d108      	bne.n	8003918 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	681a      	ldr	r2, [r3, #0]
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f022 0210 	bic.w	r2, r2, #16
 8003914:	601a      	str	r2, [r3, #0]
 8003916:	e007      	b.n	8003928 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	681a      	ldr	r2, [r3, #0]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f042 0210 	orr.w	r2, r2, #16
 8003926:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	7f1b      	ldrb	r3, [r3, #28]
 800392c:	2b01      	cmp	r3, #1
 800392e:	d108      	bne.n	8003942 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	681a      	ldr	r2, [r3, #0]
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f042 0208 	orr.w	r2, r2, #8
 800393e:	601a      	str	r2, [r3, #0]
 8003940:	e007      	b.n	8003952 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	681a      	ldr	r2, [r3, #0]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f022 0208 	bic.w	r2, r2, #8
 8003950:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	7f5b      	ldrb	r3, [r3, #29]
 8003956:	2b01      	cmp	r3, #1
 8003958:	d108      	bne.n	800396c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	681a      	ldr	r2, [r3, #0]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f042 0204 	orr.w	r2, r2, #4
 8003968:	601a      	str	r2, [r3, #0]
 800396a:	e007      	b.n	800397c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	681a      	ldr	r2, [r3, #0]
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f022 0204 	bic.w	r2, r2, #4
 800397a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	689a      	ldr	r2, [r3, #8]
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	68db      	ldr	r3, [r3, #12]
 8003984:	431a      	orrs	r2, r3
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	691b      	ldr	r3, [r3, #16]
 800398a:	431a      	orrs	r2, r3
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	695b      	ldr	r3, [r3, #20]
 8003990:	ea42 0103 	orr.w	r1, r2, r3
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	1e5a      	subs	r2, r3, #1
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	430a      	orrs	r2, r1
 80039a0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2200      	movs	r2, #0
 80039a6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2201      	movs	r2, #1
 80039ac:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80039b0:	2300      	movs	r3, #0
}
 80039b2:	4618      	mov	r0, r3
 80039b4:	3710      	adds	r7, #16
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bd80      	pop	{r7, pc}
	...

080039bc <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80039bc:	b480      	push	{r7}
 80039be:	b087      	sub	sp, #28
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
 80039c4:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	f893 3020 	ldrb.w	r3, [r3, #32]
 80039d2:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80039d4:	7cfb      	ldrb	r3, [r7, #19]
 80039d6:	2b01      	cmp	r3, #1
 80039d8:	d003      	beq.n	80039e2 <HAL_CAN_ConfigFilter+0x26>
 80039da:	7cfb      	ldrb	r3, [r7, #19]
 80039dc:	2b02      	cmp	r3, #2
 80039de:	f040 80be 	bne.w	8003b5e <HAL_CAN_ConfigFilter+0x1a2>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if   defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80039e2:	4b65      	ldr	r3, [pc, #404]	@ (8003b78 <HAL_CAN_ConfigFilter+0x1bc>)
 80039e4:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80039e6:	697b      	ldr	r3, [r7, #20]
 80039e8:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80039ec:	f043 0201 	orr.w	r2, r3, #1
 80039f0:	697b      	ldr	r3, [r7, #20]
 80039f2:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#if   defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80039f6:	697b      	ldr	r3, [r7, #20]
 80039f8:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80039fc:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8003a00:	697b      	ldr	r3, [r7, #20]
 8003a02:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a10:	021b      	lsls	r3, r3, #8
 8003a12:	431a      	orrs	r2, r3
 8003a14:	697b      	ldr	r3, [r7, #20]
 8003a16:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	695b      	ldr	r3, [r3, #20]
 8003a1e:	f003 031f 	and.w	r3, r3, #31
 8003a22:	2201      	movs	r2, #1
 8003a24:	fa02 f303 	lsl.w	r3, r2, r3
 8003a28:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003a2a:	697b      	ldr	r3, [r7, #20]
 8003a2c:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	43db      	mvns	r3, r3
 8003a34:	401a      	ands	r2, r3
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	69db      	ldr	r3, [r3, #28]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d123      	bne.n	8003a8c <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003a44:	697b      	ldr	r3, [r7, #20]
 8003a46:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	43db      	mvns	r3, r3
 8003a4e:	401a      	ands	r2, r3
 8003a50:	697b      	ldr	r3, [r7, #20]
 8003a52:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	68db      	ldr	r3, [r3, #12]
 8003a5a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	685b      	ldr	r3, [r3, #4]
 8003a60:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003a62:	683a      	ldr	r2, [r7, #0]
 8003a64:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003a66:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	3248      	adds	r2, #72	@ 0x48
 8003a6c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	689b      	ldr	r3, [r3, #8]
 8003a74:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003a76:	683b      	ldr	r3, [r7, #0]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003a80:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003a82:	6979      	ldr	r1, [r7, #20]
 8003a84:	3348      	adds	r3, #72	@ 0x48
 8003a86:	00db      	lsls	r3, r3, #3
 8003a88:	440b      	add	r3, r1
 8003a8a:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	69db      	ldr	r3, [r3, #28]
 8003a90:	2b01      	cmp	r3, #1
 8003a92:	d122      	bne.n	8003ada <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003a94:	697b      	ldr	r3, [r7, #20]
 8003a96:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	431a      	orrs	r2, r3
 8003a9e:	697b      	ldr	r3, [r7, #20]
 8003aa0:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003ab0:	683a      	ldr	r2, [r7, #0]
 8003ab2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003ab4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003ab6:	697b      	ldr	r3, [r7, #20]
 8003ab8:	3248      	adds	r2, #72	@ 0x48
 8003aba:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	689b      	ldr	r3, [r3, #8]
 8003ac2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	68db      	ldr	r3, [r3, #12]
 8003ac8:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003ace:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003ad0:	6979      	ldr	r1, [r7, #20]
 8003ad2:	3348      	adds	r3, #72	@ 0x48
 8003ad4:	00db      	lsls	r3, r3, #3
 8003ad6:	440b      	add	r3, r1
 8003ad8:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	699b      	ldr	r3, [r3, #24]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d109      	bne.n	8003af6 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003ae2:	697b      	ldr	r3, [r7, #20]
 8003ae4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	43db      	mvns	r3, r3
 8003aec:	401a      	ands	r2, r3
 8003aee:	697b      	ldr	r3, [r7, #20]
 8003af0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8003af4:	e007      	b.n	8003b06 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003af6:	697b      	ldr	r3, [r7, #20]
 8003af8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	431a      	orrs	r2, r3
 8003b00:	697b      	ldr	r3, [r7, #20]
 8003b02:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	691b      	ldr	r3, [r3, #16]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d109      	bne.n	8003b22 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	43db      	mvns	r3, r3
 8003b18:	401a      	ands	r2, r3
 8003b1a:	697b      	ldr	r3, [r7, #20]
 8003b1c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8003b20:	e007      	b.n	8003b32 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003b22:	697b      	ldr	r3, [r7, #20]
 8003b24:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	431a      	orrs	r2, r3
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	6a1b      	ldr	r3, [r3, #32]
 8003b36:	2b01      	cmp	r3, #1
 8003b38:	d107      	bne.n	8003b4a <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003b3a:	697b      	ldr	r3, [r7, #20]
 8003b3c:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	431a      	orrs	r2, r3
 8003b44:	697b      	ldr	r3, [r7, #20]
 8003b46:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003b4a:	697b      	ldr	r3, [r7, #20]
 8003b4c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003b50:	f023 0201 	bic.w	r2, r3, #1
 8003b54:	697b      	ldr	r3, [r7, #20]
 8003b56:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	e006      	b.n	8003b6c <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b62:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003b6a:	2301      	movs	r3, #1
  }
}
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	371c      	adds	r7, #28
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bc80      	pop	{r7}
 8003b74:	4770      	bx	lr
 8003b76:	bf00      	nop
 8003b78:	40006400 	.word	0x40006400

08003b7c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b084      	sub	sp, #16
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b8a:	b2db      	uxtb	r3, r3
 8003b8c:	2b01      	cmp	r3, #1
 8003b8e:	d12e      	bne.n	8003bee <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2202      	movs	r2, #2
 8003b94:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	681a      	ldr	r2, [r3, #0]
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f022 0201 	bic.w	r2, r2, #1
 8003ba6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003ba8:	f7ff fa02 	bl	8002fb0 <HAL_GetTick>
 8003bac:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003bae:	e012      	b.n	8003bd6 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003bb0:	f7ff f9fe 	bl	8002fb0 <HAL_GetTick>
 8003bb4:	4602      	mov	r2, r0
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	1ad3      	subs	r3, r2, r3
 8003bba:	2b0a      	cmp	r3, #10
 8003bbc:	d90b      	bls.n	8003bd6 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bc2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2205      	movs	r2, #5
 8003bce:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	e012      	b.n	8003bfc <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	f003 0301 	and.w	r3, r3, #1
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d1e5      	bne.n	8003bb0 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2200      	movs	r2, #0
 8003be8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8003bea:	2300      	movs	r3, #0
 8003bec:	e006      	b.n	8003bfc <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bf2:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003bfa:	2301      	movs	r3, #1
  }
}
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	3710      	adds	r7, #16
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bd80      	pop	{r7, pc}

08003c04 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8003c04:	b480      	push	{r7}
 8003c06:	b089      	sub	sp, #36	@ 0x24
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	60f8      	str	r0, [r7, #12]
 8003c0c:	60b9      	str	r1, [r7, #8]
 8003c0e:	607a      	str	r2, [r7, #4]
 8003c10:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003c18:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	689b      	ldr	r3, [r3, #8]
 8003c20:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8003c22:	7ffb      	ldrb	r3, [r7, #31]
 8003c24:	2b01      	cmp	r3, #1
 8003c26:	d003      	beq.n	8003c30 <HAL_CAN_AddTxMessage+0x2c>
 8003c28:	7ffb      	ldrb	r3, [r7, #31]
 8003c2a:	2b02      	cmp	r3, #2
 8003c2c:	f040 80ad 	bne.w	8003d8a <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003c30:	69bb      	ldr	r3, [r7, #24]
 8003c32:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d10a      	bne.n	8003c50 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003c3a:	69bb      	ldr	r3, [r7, #24]
 8003c3c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d105      	bne.n	8003c50 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8003c44:	69bb      	ldr	r3, [r7, #24]
 8003c46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	f000 8095 	beq.w	8003d7a <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003c50:	69bb      	ldr	r3, [r7, #24]
 8003c52:	0e1b      	lsrs	r3, r3, #24
 8003c54:	f003 0303 	and.w	r3, r3, #3
 8003c58:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8003c5a:	2201      	movs	r2, #1
 8003c5c:	697b      	ldr	r3, [r7, #20]
 8003c5e:	409a      	lsls	r2, r3
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8003c64:	68bb      	ldr	r3, [r7, #8]
 8003c66:	689b      	ldr	r3, [r3, #8]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d10d      	bne.n	8003c88 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003c6c:	68bb      	ldr	r3, [r7, #8]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003c72:	68bb      	ldr	r3, [r7, #8]
 8003c74:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003c76:	68f9      	ldr	r1, [r7, #12]
 8003c78:	6809      	ldr	r1, [r1, #0]
 8003c7a:	431a      	orrs	r2, r3
 8003c7c:	697b      	ldr	r3, [r7, #20]
 8003c7e:	3318      	adds	r3, #24
 8003c80:	011b      	lsls	r3, r3, #4
 8003c82:	440b      	add	r3, r1
 8003c84:	601a      	str	r2, [r3, #0]
 8003c86:	e00f      	b.n	8003ca8 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	685b      	ldr	r3, [r3, #4]
 8003c8c:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8003c8e:	68bb      	ldr	r3, [r7, #8]
 8003c90:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003c92:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003c94:	68bb      	ldr	r3, [r7, #8]
 8003c96:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003c98:	68f9      	ldr	r1, [r7, #12]
 8003c9a:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8003c9c:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	3318      	adds	r3, #24
 8003ca2:	011b      	lsls	r3, r3, #4
 8003ca4:	440b      	add	r3, r1
 8003ca6:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	6819      	ldr	r1, [r3, #0]
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	691a      	ldr	r2, [r3, #16]
 8003cb0:	697b      	ldr	r3, [r7, #20]
 8003cb2:	3318      	adds	r3, #24
 8003cb4:	011b      	lsls	r3, r3, #4
 8003cb6:	440b      	add	r3, r1
 8003cb8:	3304      	adds	r3, #4
 8003cba:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8003cbc:	68bb      	ldr	r3, [r7, #8]
 8003cbe:	7d1b      	ldrb	r3, [r3, #20]
 8003cc0:	2b01      	cmp	r3, #1
 8003cc2:	d111      	bne.n	8003ce8 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681a      	ldr	r2, [r3, #0]
 8003cc8:	697b      	ldr	r3, [r7, #20]
 8003cca:	3318      	adds	r3, #24
 8003ccc:	011b      	lsls	r3, r3, #4
 8003cce:	4413      	add	r3, r2
 8003cd0:	3304      	adds	r3, #4
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	68fa      	ldr	r2, [r7, #12]
 8003cd6:	6811      	ldr	r1, [r2, #0]
 8003cd8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003cdc:	697b      	ldr	r3, [r7, #20]
 8003cde:	3318      	adds	r3, #24
 8003ce0:	011b      	lsls	r3, r3, #4
 8003ce2:	440b      	add	r3, r1
 8003ce4:	3304      	adds	r3, #4
 8003ce6:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	3307      	adds	r3, #7
 8003cec:	781b      	ldrb	r3, [r3, #0]
 8003cee:	061a      	lsls	r2, r3, #24
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	3306      	adds	r3, #6
 8003cf4:	781b      	ldrb	r3, [r3, #0]
 8003cf6:	041b      	lsls	r3, r3, #16
 8003cf8:	431a      	orrs	r2, r3
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	3305      	adds	r3, #5
 8003cfe:	781b      	ldrb	r3, [r3, #0]
 8003d00:	021b      	lsls	r3, r3, #8
 8003d02:	4313      	orrs	r3, r2
 8003d04:	687a      	ldr	r2, [r7, #4]
 8003d06:	3204      	adds	r2, #4
 8003d08:	7812      	ldrb	r2, [r2, #0]
 8003d0a:	4610      	mov	r0, r2
 8003d0c:	68fa      	ldr	r2, [r7, #12]
 8003d0e:	6811      	ldr	r1, [r2, #0]
 8003d10:	ea43 0200 	orr.w	r2, r3, r0
 8003d14:	697b      	ldr	r3, [r7, #20]
 8003d16:	011b      	lsls	r3, r3, #4
 8003d18:	440b      	add	r3, r1
 8003d1a:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8003d1e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	3303      	adds	r3, #3
 8003d24:	781b      	ldrb	r3, [r3, #0]
 8003d26:	061a      	lsls	r2, r3, #24
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	3302      	adds	r3, #2
 8003d2c:	781b      	ldrb	r3, [r3, #0]
 8003d2e:	041b      	lsls	r3, r3, #16
 8003d30:	431a      	orrs	r2, r3
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	3301      	adds	r3, #1
 8003d36:	781b      	ldrb	r3, [r3, #0]
 8003d38:	021b      	lsls	r3, r3, #8
 8003d3a:	4313      	orrs	r3, r2
 8003d3c:	687a      	ldr	r2, [r7, #4]
 8003d3e:	7812      	ldrb	r2, [r2, #0]
 8003d40:	4610      	mov	r0, r2
 8003d42:	68fa      	ldr	r2, [r7, #12]
 8003d44:	6811      	ldr	r1, [r2, #0]
 8003d46:	ea43 0200 	orr.w	r2, r3, r0
 8003d4a:	697b      	ldr	r3, [r7, #20]
 8003d4c:	011b      	lsls	r3, r3, #4
 8003d4e:	440b      	add	r3, r1
 8003d50:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8003d54:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681a      	ldr	r2, [r3, #0]
 8003d5a:	697b      	ldr	r3, [r7, #20]
 8003d5c:	3318      	adds	r3, #24
 8003d5e:	011b      	lsls	r3, r3, #4
 8003d60:	4413      	add	r3, r2
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	68fa      	ldr	r2, [r7, #12]
 8003d66:	6811      	ldr	r1, [r2, #0]
 8003d68:	f043 0201 	orr.w	r2, r3, #1
 8003d6c:	697b      	ldr	r3, [r7, #20]
 8003d6e:	3318      	adds	r3, #24
 8003d70:	011b      	lsls	r3, r3, #4
 8003d72:	440b      	add	r3, r1
 8003d74:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8003d76:	2300      	movs	r3, #0
 8003d78:	e00e      	b.n	8003d98 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d7e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8003d86:	2301      	movs	r3, #1
 8003d88:	e006      	b.n	8003d98 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d8e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003d96:	2301      	movs	r3, #1
  }
}
 8003d98:	4618      	mov	r0, r3
 8003d9a:	3724      	adds	r7, #36	@ 0x24
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	bc80      	pop	{r7}
 8003da0:	4770      	bx	lr

08003da2 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8003da2:	b480      	push	{r7}
 8003da4:	b087      	sub	sp, #28
 8003da6:	af00      	add	r7, sp, #0
 8003da8:	60f8      	str	r0, [r7, #12]
 8003daa:	60b9      	str	r1, [r7, #8]
 8003dac:	607a      	str	r2, [r7, #4]
 8003dae:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003db6:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003db8:	7dfb      	ldrb	r3, [r7, #23]
 8003dba:	2b01      	cmp	r3, #1
 8003dbc:	d003      	beq.n	8003dc6 <HAL_CAN_GetRxMessage+0x24>
 8003dbe:	7dfb      	ldrb	r3, [r7, #23]
 8003dc0:	2b02      	cmp	r3, #2
 8003dc2:	f040 8103 	bne.w	8003fcc <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003dc6:	68bb      	ldr	r3, [r7, #8]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d10e      	bne.n	8003dea <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	68db      	ldr	r3, [r3, #12]
 8003dd2:	f003 0303 	and.w	r3, r3, #3
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d116      	bne.n	8003e08 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dde:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	e0f7      	b.n	8003fda <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	691b      	ldr	r3, [r3, #16]
 8003df0:	f003 0303 	and.w	r3, r3, #3
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d107      	bne.n	8003e08 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dfc:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8003e04:	2301      	movs	r3, #1
 8003e06:	e0e8      	b.n	8003fda <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681a      	ldr	r2, [r3, #0]
 8003e0c:	68bb      	ldr	r3, [r7, #8]
 8003e0e:	331b      	adds	r3, #27
 8003e10:	011b      	lsls	r3, r3, #4
 8003e12:	4413      	add	r3, r2
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f003 0204 	and.w	r2, r3, #4
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	689b      	ldr	r3, [r3, #8]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d10c      	bne.n	8003e40 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681a      	ldr	r2, [r3, #0]
 8003e2a:	68bb      	ldr	r3, [r7, #8]
 8003e2c:	331b      	adds	r3, #27
 8003e2e:	011b      	lsls	r3, r3, #4
 8003e30:	4413      	add	r3, r2
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	0d5b      	lsrs	r3, r3, #21
 8003e36:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	601a      	str	r2, [r3, #0]
 8003e3e:	e00b      	b.n	8003e58 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681a      	ldr	r2, [r3, #0]
 8003e44:	68bb      	ldr	r3, [r7, #8]
 8003e46:	331b      	adds	r3, #27
 8003e48:	011b      	lsls	r3, r3, #4
 8003e4a:	4413      	add	r3, r2
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	08db      	lsrs	r3, r3, #3
 8003e50:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681a      	ldr	r2, [r3, #0]
 8003e5c:	68bb      	ldr	r3, [r7, #8]
 8003e5e:	331b      	adds	r3, #27
 8003e60:	011b      	lsls	r3, r3, #4
 8003e62:	4413      	add	r3, r2
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f003 0202 	and.w	r2, r3, #2
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681a      	ldr	r2, [r3, #0]
 8003e72:	68bb      	ldr	r3, [r7, #8]
 8003e74:	331b      	adds	r3, #27
 8003e76:	011b      	lsls	r3, r3, #4
 8003e78:	4413      	add	r3, r2
 8003e7a:	3304      	adds	r3, #4
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f003 0308 	and.w	r3, r3, #8
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d003      	beq.n	8003e8e <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2208      	movs	r2, #8
 8003e8a:	611a      	str	r2, [r3, #16]
 8003e8c:	e00b      	b.n	8003ea6 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681a      	ldr	r2, [r3, #0]
 8003e92:	68bb      	ldr	r3, [r7, #8]
 8003e94:	331b      	adds	r3, #27
 8003e96:	011b      	lsls	r3, r3, #4
 8003e98:	4413      	add	r3, r2
 8003e9a:	3304      	adds	r3, #4
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f003 020f 	and.w	r2, r3, #15
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681a      	ldr	r2, [r3, #0]
 8003eaa:	68bb      	ldr	r3, [r7, #8]
 8003eac:	331b      	adds	r3, #27
 8003eae:	011b      	lsls	r3, r3, #4
 8003eb0:	4413      	add	r3, r2
 8003eb2:	3304      	adds	r3, #4
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	0a1b      	lsrs	r3, r3, #8
 8003eb8:	b2da      	uxtb	r2, r3
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681a      	ldr	r2, [r3, #0]
 8003ec2:	68bb      	ldr	r3, [r7, #8]
 8003ec4:	331b      	adds	r3, #27
 8003ec6:	011b      	lsls	r3, r3, #4
 8003ec8:	4413      	add	r3, r2
 8003eca:	3304      	adds	r3, #4
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	0c1b      	lsrs	r3, r3, #16
 8003ed0:	b29a      	uxth	r2, r3
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681a      	ldr	r2, [r3, #0]
 8003eda:	68bb      	ldr	r3, [r7, #8]
 8003edc:	011b      	lsls	r3, r3, #4
 8003ede:	4413      	add	r3, r2
 8003ee0:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	b2da      	uxtb	r2, r3
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681a      	ldr	r2, [r3, #0]
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	011b      	lsls	r3, r3, #4
 8003ef4:	4413      	add	r3, r2
 8003ef6:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	0a1a      	lsrs	r2, r3, #8
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	3301      	adds	r3, #1
 8003f02:	b2d2      	uxtb	r2, r2
 8003f04:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681a      	ldr	r2, [r3, #0]
 8003f0a:	68bb      	ldr	r3, [r7, #8]
 8003f0c:	011b      	lsls	r3, r3, #4
 8003f0e:	4413      	add	r3, r2
 8003f10:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	0c1a      	lsrs	r2, r3, #16
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	3302      	adds	r3, #2
 8003f1c:	b2d2      	uxtb	r2, r2
 8003f1e:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681a      	ldr	r2, [r3, #0]
 8003f24:	68bb      	ldr	r3, [r7, #8]
 8003f26:	011b      	lsls	r3, r3, #4
 8003f28:	4413      	add	r3, r2
 8003f2a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	0e1a      	lsrs	r2, r3, #24
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	3303      	adds	r3, #3
 8003f36:	b2d2      	uxtb	r2, r2
 8003f38:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681a      	ldr	r2, [r3, #0]
 8003f3e:	68bb      	ldr	r3, [r7, #8]
 8003f40:	011b      	lsls	r3, r3, #4
 8003f42:	4413      	add	r3, r2
 8003f44:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003f48:	681a      	ldr	r2, [r3, #0]
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	3304      	adds	r3, #4
 8003f4e:	b2d2      	uxtb	r2, r2
 8003f50:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681a      	ldr	r2, [r3, #0]
 8003f56:	68bb      	ldr	r3, [r7, #8]
 8003f58:	011b      	lsls	r3, r3, #4
 8003f5a:	4413      	add	r3, r2
 8003f5c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	0a1a      	lsrs	r2, r3, #8
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	3305      	adds	r3, #5
 8003f68:	b2d2      	uxtb	r2, r2
 8003f6a:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681a      	ldr	r2, [r3, #0]
 8003f70:	68bb      	ldr	r3, [r7, #8]
 8003f72:	011b      	lsls	r3, r3, #4
 8003f74:	4413      	add	r3, r2
 8003f76:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	0c1a      	lsrs	r2, r3, #16
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	3306      	adds	r3, #6
 8003f82:	b2d2      	uxtb	r2, r2
 8003f84:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681a      	ldr	r2, [r3, #0]
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	011b      	lsls	r3, r3, #4
 8003f8e:	4413      	add	r3, r2
 8003f90:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	0e1a      	lsrs	r2, r3, #24
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	3307      	adds	r3, #7
 8003f9c:	b2d2      	uxtb	r2, r2
 8003f9e:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003fa0:	68bb      	ldr	r3, [r7, #8]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d108      	bne.n	8003fb8 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	68da      	ldr	r2, [r3, #12]
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f042 0220 	orr.w	r2, r2, #32
 8003fb4:	60da      	str	r2, [r3, #12]
 8003fb6:	e007      	b.n	8003fc8 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	691a      	ldr	r2, [r3, #16]
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f042 0220 	orr.w	r2, r2, #32
 8003fc6:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003fc8:	2300      	movs	r3, #0
 8003fca:	e006      	b.n	8003fda <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fd0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003fd8:	2301      	movs	r3, #1
  }
}
 8003fda:	4618      	mov	r0, r3
 8003fdc:	371c      	adds	r7, #28
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bc80      	pop	{r7}
 8003fe2:	4770      	bx	lr

08003fe4 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	b085      	sub	sp, #20
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
 8003fec:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003ff4:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003ff6:	7bfb      	ldrb	r3, [r7, #15]
 8003ff8:	2b01      	cmp	r3, #1
 8003ffa:	d002      	beq.n	8004002 <HAL_CAN_ActivateNotification+0x1e>
 8003ffc:	7bfb      	ldrb	r3, [r7, #15]
 8003ffe:	2b02      	cmp	r3, #2
 8004000:	d109      	bne.n	8004016 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	6959      	ldr	r1, [r3, #20]
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	683a      	ldr	r2, [r7, #0]
 800400e:	430a      	orrs	r2, r1
 8004010:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8004012:	2300      	movs	r3, #0
 8004014:	e006      	b.n	8004024 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800401a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004022:	2301      	movs	r3, #1
  }
}
 8004024:	4618      	mov	r0, r3
 8004026:	3714      	adds	r7, #20
 8004028:	46bd      	mov	sp, r7
 800402a:	bc80      	pop	{r7}
 800402c:	4770      	bx	lr

0800402e <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800402e:	b580      	push	{r7, lr}
 8004030:	b08a      	sub	sp, #40	@ 0x28
 8004032:	af00      	add	r7, sp, #0
 8004034:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8004036:	2300      	movs	r3, #0
 8004038:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	695b      	ldr	r3, [r3, #20]
 8004040:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	689b      	ldr	r3, [r3, #8]
 8004050:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	68db      	ldr	r3, [r3, #12]
 8004058:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	691b      	ldr	r3, [r3, #16]
 8004060:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	699b      	ldr	r3, [r3, #24]
 8004068:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800406a:	6a3b      	ldr	r3, [r7, #32]
 800406c:	f003 0301 	and.w	r3, r3, #1
 8004070:	2b00      	cmp	r3, #0
 8004072:	d07c      	beq.n	800416e <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8004074:	69bb      	ldr	r3, [r7, #24]
 8004076:	f003 0301 	and.w	r3, r3, #1
 800407a:	2b00      	cmp	r3, #0
 800407c:	d023      	beq.n	80040c6 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	2201      	movs	r2, #1
 8004084:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8004086:	69bb      	ldr	r3, [r7, #24]
 8004088:	f003 0302 	and.w	r3, r3, #2
 800408c:	2b00      	cmp	r3, #0
 800408e:	d003      	beq.n	8004098 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8004090:	6878      	ldr	r0, [r7, #4]
 8004092:	f000 f983 	bl	800439c <HAL_CAN_TxMailbox0CompleteCallback>
 8004096:	e016      	b.n	80040c6 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8004098:	69bb      	ldr	r3, [r7, #24]
 800409a:	f003 0304 	and.w	r3, r3, #4
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d004      	beq.n	80040ac <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80040a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040a4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80040a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80040aa:	e00c      	b.n	80040c6 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80040ac:	69bb      	ldr	r3, [r7, #24]
 80040ae:	f003 0308 	and.w	r3, r3, #8
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d004      	beq.n	80040c0 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80040b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040b8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80040bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80040be:	e002      	b.n	80040c6 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80040c0:	6878      	ldr	r0, [r7, #4]
 80040c2:	f000 f986 	bl	80043d2 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80040c6:	69bb      	ldr	r3, [r7, #24]
 80040c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d024      	beq.n	800411a <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80040d8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80040da:	69bb      	ldr	r3, [r7, #24]
 80040dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d003      	beq.n	80040ec <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80040e4:	6878      	ldr	r0, [r7, #4]
 80040e6:	f000 f962 	bl	80043ae <HAL_CAN_TxMailbox1CompleteCallback>
 80040ea:	e016      	b.n	800411a <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80040ec:	69bb      	ldr	r3, [r7, #24]
 80040ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d004      	beq.n	8004100 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80040f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040f8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80040fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80040fe:	e00c      	b.n	800411a <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8004100:	69bb      	ldr	r3, [r7, #24]
 8004102:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004106:	2b00      	cmp	r3, #0
 8004108:	d004      	beq.n	8004114 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800410a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800410c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004110:	627b      	str	r3, [r7, #36]	@ 0x24
 8004112:	e002      	b.n	800411a <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8004114:	6878      	ldr	r0, [r7, #4]
 8004116:	f000 f965 	bl	80043e4 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800411a:	69bb      	ldr	r3, [r7, #24]
 800411c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004120:	2b00      	cmp	r3, #0
 8004122:	d024      	beq.n	800416e <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800412c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800412e:	69bb      	ldr	r3, [r7, #24]
 8004130:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004134:	2b00      	cmp	r3, #0
 8004136:	d003      	beq.n	8004140 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8004138:	6878      	ldr	r0, [r7, #4]
 800413a:	f000 f941 	bl	80043c0 <HAL_CAN_TxMailbox2CompleteCallback>
 800413e:	e016      	b.n	800416e <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8004140:	69bb      	ldr	r3, [r7, #24]
 8004142:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004146:	2b00      	cmp	r3, #0
 8004148:	d004      	beq.n	8004154 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800414a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800414c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004150:	627b      	str	r3, [r7, #36]	@ 0x24
 8004152:	e00c      	b.n	800416e <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8004154:	69bb      	ldr	r3, [r7, #24]
 8004156:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800415a:	2b00      	cmp	r3, #0
 800415c:	d004      	beq.n	8004168 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800415e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004160:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004164:	627b      	str	r3, [r7, #36]	@ 0x24
 8004166:	e002      	b.n	800416e <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8004168:	6878      	ldr	r0, [r7, #4]
 800416a:	f000 f944 	bl	80043f6 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800416e:	6a3b      	ldr	r3, [r7, #32]
 8004170:	f003 0308 	and.w	r3, r3, #8
 8004174:	2b00      	cmp	r3, #0
 8004176:	d00c      	beq.n	8004192 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8004178:	697b      	ldr	r3, [r7, #20]
 800417a:	f003 0310 	and.w	r3, r3, #16
 800417e:	2b00      	cmp	r3, #0
 8004180:	d007      	beq.n	8004192 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8004182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004184:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004188:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	2210      	movs	r2, #16
 8004190:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8004192:	6a3b      	ldr	r3, [r7, #32]
 8004194:	f003 0304 	and.w	r3, r3, #4
 8004198:	2b00      	cmp	r3, #0
 800419a:	d00b      	beq.n	80041b4 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800419c:	697b      	ldr	r3, [r7, #20]
 800419e:	f003 0308 	and.w	r3, r3, #8
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d006      	beq.n	80041b4 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	2208      	movs	r2, #8
 80041ac:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80041ae:	6878      	ldr	r0, [r7, #4]
 80041b0:	f000 f92a 	bl	8004408 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80041b4:	6a3b      	ldr	r3, [r7, #32]
 80041b6:	f003 0302 	and.w	r3, r3, #2
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d009      	beq.n	80041d2 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	68db      	ldr	r3, [r3, #12]
 80041c4:	f003 0303 	and.w	r3, r3, #3
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d002      	beq.n	80041d2 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80041cc:	6878      	ldr	r0, [r7, #4]
 80041ce:	f7fd fbc5 	bl	800195c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80041d2:	6a3b      	ldr	r3, [r7, #32]
 80041d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d00c      	beq.n	80041f6 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80041dc:	693b      	ldr	r3, [r7, #16]
 80041de:	f003 0310 	and.w	r3, r3, #16
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d007      	beq.n	80041f6 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80041e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041e8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80041ec:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	2210      	movs	r2, #16
 80041f4:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80041f6:	6a3b      	ldr	r3, [r7, #32]
 80041f8:	f003 0320 	and.w	r3, r3, #32
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d00b      	beq.n	8004218 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8004200:	693b      	ldr	r3, [r7, #16]
 8004202:	f003 0308 	and.w	r3, r3, #8
 8004206:	2b00      	cmp	r3, #0
 8004208:	d006      	beq.n	8004218 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	2208      	movs	r2, #8
 8004210:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8004212:	6878      	ldr	r0, [r7, #4]
 8004214:	f000 f90a 	bl	800442c <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8004218:	6a3b      	ldr	r3, [r7, #32]
 800421a:	f003 0310 	and.w	r3, r3, #16
 800421e:	2b00      	cmp	r3, #0
 8004220:	d009      	beq.n	8004236 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	691b      	ldr	r3, [r3, #16]
 8004228:	f003 0303 	and.w	r3, r3, #3
 800422c:	2b00      	cmp	r3, #0
 800422e:	d002      	beq.n	8004236 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8004230:	6878      	ldr	r0, [r7, #4]
 8004232:	f000 f8f2 	bl	800441a <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8004236:	6a3b      	ldr	r3, [r7, #32]
 8004238:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800423c:	2b00      	cmp	r3, #0
 800423e:	d00b      	beq.n	8004258 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8004240:	69fb      	ldr	r3, [r7, #28]
 8004242:	f003 0310 	and.w	r3, r3, #16
 8004246:	2b00      	cmp	r3, #0
 8004248:	d006      	beq.n	8004258 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	2210      	movs	r2, #16
 8004250:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8004252:	6878      	ldr	r0, [r7, #4]
 8004254:	f000 f8f3 	bl	800443e <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8004258:	6a3b      	ldr	r3, [r7, #32]
 800425a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800425e:	2b00      	cmp	r3, #0
 8004260:	d00b      	beq.n	800427a <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8004262:	69fb      	ldr	r3, [r7, #28]
 8004264:	f003 0308 	and.w	r3, r3, #8
 8004268:	2b00      	cmp	r3, #0
 800426a:	d006      	beq.n	800427a <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	2208      	movs	r2, #8
 8004272:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8004274:	6878      	ldr	r0, [r7, #4]
 8004276:	f000 f8eb 	bl	8004450 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800427a:	6a3b      	ldr	r3, [r7, #32]
 800427c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004280:	2b00      	cmp	r3, #0
 8004282:	d07b      	beq.n	800437c <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8004284:	69fb      	ldr	r3, [r7, #28]
 8004286:	f003 0304 	and.w	r3, r3, #4
 800428a:	2b00      	cmp	r3, #0
 800428c:	d072      	beq.n	8004374 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800428e:	6a3b      	ldr	r3, [r7, #32]
 8004290:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004294:	2b00      	cmp	r3, #0
 8004296:	d008      	beq.n	80042aa <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d003      	beq.n	80042aa <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80042a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042a4:	f043 0301 	orr.w	r3, r3, #1
 80042a8:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80042aa:	6a3b      	ldr	r3, [r7, #32]
 80042ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d008      	beq.n	80042c6 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d003      	beq.n	80042c6 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80042be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042c0:	f043 0302 	orr.w	r3, r3, #2
 80042c4:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80042c6:	6a3b      	ldr	r3, [r7, #32]
 80042c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d008      	beq.n	80042e2 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d003      	beq.n	80042e2 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80042da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042dc:	f043 0304 	orr.w	r3, r3, #4
 80042e0:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80042e2:	6a3b      	ldr	r3, [r7, #32]
 80042e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d043      	beq.n	8004374 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d03e      	beq.n	8004374 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80042fc:	2b60      	cmp	r3, #96	@ 0x60
 80042fe:	d02b      	beq.n	8004358 <HAL_CAN_IRQHandler+0x32a>
 8004300:	2b60      	cmp	r3, #96	@ 0x60
 8004302:	d82e      	bhi.n	8004362 <HAL_CAN_IRQHandler+0x334>
 8004304:	2b50      	cmp	r3, #80	@ 0x50
 8004306:	d022      	beq.n	800434e <HAL_CAN_IRQHandler+0x320>
 8004308:	2b50      	cmp	r3, #80	@ 0x50
 800430a:	d82a      	bhi.n	8004362 <HAL_CAN_IRQHandler+0x334>
 800430c:	2b40      	cmp	r3, #64	@ 0x40
 800430e:	d019      	beq.n	8004344 <HAL_CAN_IRQHandler+0x316>
 8004310:	2b40      	cmp	r3, #64	@ 0x40
 8004312:	d826      	bhi.n	8004362 <HAL_CAN_IRQHandler+0x334>
 8004314:	2b30      	cmp	r3, #48	@ 0x30
 8004316:	d010      	beq.n	800433a <HAL_CAN_IRQHandler+0x30c>
 8004318:	2b30      	cmp	r3, #48	@ 0x30
 800431a:	d822      	bhi.n	8004362 <HAL_CAN_IRQHandler+0x334>
 800431c:	2b10      	cmp	r3, #16
 800431e:	d002      	beq.n	8004326 <HAL_CAN_IRQHandler+0x2f8>
 8004320:	2b20      	cmp	r3, #32
 8004322:	d005      	beq.n	8004330 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8004324:	e01d      	b.n	8004362 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8004326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004328:	f043 0308 	orr.w	r3, r3, #8
 800432c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800432e:	e019      	b.n	8004364 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8004330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004332:	f043 0310 	orr.w	r3, r3, #16
 8004336:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004338:	e014      	b.n	8004364 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800433a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800433c:	f043 0320 	orr.w	r3, r3, #32
 8004340:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004342:	e00f      	b.n	8004364 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8004344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004346:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800434a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800434c:	e00a      	b.n	8004364 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800434e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004350:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004354:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004356:	e005      	b.n	8004364 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8004358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800435a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800435e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004360:	e000      	b.n	8004364 <HAL_CAN_IRQHandler+0x336>
            break;
 8004362:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	699a      	ldr	r2, [r3, #24]
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004372:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	2204      	movs	r2, #4
 800437a:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800437c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800437e:	2b00      	cmp	r3, #0
 8004380:	d008      	beq.n	8004394 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004388:	431a      	orrs	r2, r3
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800438e:	6878      	ldr	r0, [r7, #4]
 8004390:	f000 f867 	bl	8004462 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8004394:	bf00      	nop
 8004396:	3728      	adds	r7, #40	@ 0x28
 8004398:	46bd      	mov	sp, r7
 800439a:	bd80      	pop	{r7, pc}

0800439c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800439c:	b480      	push	{r7}
 800439e:	b083      	sub	sp, #12
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80043a4:	bf00      	nop
 80043a6:	370c      	adds	r7, #12
 80043a8:	46bd      	mov	sp, r7
 80043aa:	bc80      	pop	{r7}
 80043ac:	4770      	bx	lr

080043ae <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80043ae:	b480      	push	{r7}
 80043b0:	b083      	sub	sp, #12
 80043b2:	af00      	add	r7, sp, #0
 80043b4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80043b6:	bf00      	nop
 80043b8:	370c      	adds	r7, #12
 80043ba:	46bd      	mov	sp, r7
 80043bc:	bc80      	pop	{r7}
 80043be:	4770      	bx	lr

080043c0 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80043c0:	b480      	push	{r7}
 80043c2:	b083      	sub	sp, #12
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80043c8:	bf00      	nop
 80043ca:	370c      	adds	r7, #12
 80043cc:	46bd      	mov	sp, r7
 80043ce:	bc80      	pop	{r7}
 80043d0:	4770      	bx	lr

080043d2 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80043d2:	b480      	push	{r7}
 80043d4:	b083      	sub	sp, #12
 80043d6:	af00      	add	r7, sp, #0
 80043d8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80043da:	bf00      	nop
 80043dc:	370c      	adds	r7, #12
 80043de:	46bd      	mov	sp, r7
 80043e0:	bc80      	pop	{r7}
 80043e2:	4770      	bx	lr

080043e4 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80043e4:	b480      	push	{r7}
 80043e6:	b083      	sub	sp, #12
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80043ec:	bf00      	nop
 80043ee:	370c      	adds	r7, #12
 80043f0:	46bd      	mov	sp, r7
 80043f2:	bc80      	pop	{r7}
 80043f4:	4770      	bx	lr

080043f6 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80043f6:	b480      	push	{r7}
 80043f8:	b083      	sub	sp, #12
 80043fa:	af00      	add	r7, sp, #0
 80043fc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80043fe:	bf00      	nop
 8004400:	370c      	adds	r7, #12
 8004402:	46bd      	mov	sp, r7
 8004404:	bc80      	pop	{r7}
 8004406:	4770      	bx	lr

08004408 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8004408:	b480      	push	{r7}
 800440a:	b083      	sub	sp, #12
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8004410:	bf00      	nop
 8004412:	370c      	adds	r7, #12
 8004414:	46bd      	mov	sp, r7
 8004416:	bc80      	pop	{r7}
 8004418:	4770      	bx	lr

0800441a <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800441a:	b480      	push	{r7}
 800441c:	b083      	sub	sp, #12
 800441e:	af00      	add	r7, sp, #0
 8004420:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8004422:	bf00      	nop
 8004424:	370c      	adds	r7, #12
 8004426:	46bd      	mov	sp, r7
 8004428:	bc80      	pop	{r7}
 800442a:	4770      	bx	lr

0800442c <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800442c:	b480      	push	{r7}
 800442e:	b083      	sub	sp, #12
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8004434:	bf00      	nop
 8004436:	370c      	adds	r7, #12
 8004438:	46bd      	mov	sp, r7
 800443a:	bc80      	pop	{r7}
 800443c:	4770      	bx	lr

0800443e <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800443e:	b480      	push	{r7}
 8004440:	b083      	sub	sp, #12
 8004442:	af00      	add	r7, sp, #0
 8004444:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8004446:	bf00      	nop
 8004448:	370c      	adds	r7, #12
 800444a:	46bd      	mov	sp, r7
 800444c:	bc80      	pop	{r7}
 800444e:	4770      	bx	lr

08004450 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8004450:	b480      	push	{r7}
 8004452:	b083      	sub	sp, #12
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8004458:	bf00      	nop
 800445a:	370c      	adds	r7, #12
 800445c:	46bd      	mov	sp, r7
 800445e:	bc80      	pop	{r7}
 8004460:	4770      	bx	lr

08004462 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8004462:	b480      	push	{r7}
 8004464:	b083      	sub	sp, #12
 8004466:	af00      	add	r7, sp, #0
 8004468:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800446a:	bf00      	nop
 800446c:	370c      	adds	r7, #12
 800446e:	46bd      	mov	sp, r7
 8004470:	bc80      	pop	{r7}
 8004472:	4770      	bx	lr

08004474 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004474:	b480      	push	{r7}
 8004476:	b085      	sub	sp, #20
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	f003 0307 	and.w	r3, r3, #7
 8004482:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004484:	4b0c      	ldr	r3, [pc, #48]	@ (80044b8 <__NVIC_SetPriorityGrouping+0x44>)
 8004486:	68db      	ldr	r3, [r3, #12]
 8004488:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800448a:	68ba      	ldr	r2, [r7, #8]
 800448c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004490:	4013      	ands	r3, r2
 8004492:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800449c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80044a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80044a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80044a6:	4a04      	ldr	r2, [pc, #16]	@ (80044b8 <__NVIC_SetPriorityGrouping+0x44>)
 80044a8:	68bb      	ldr	r3, [r7, #8]
 80044aa:	60d3      	str	r3, [r2, #12]
}
 80044ac:	bf00      	nop
 80044ae:	3714      	adds	r7, #20
 80044b0:	46bd      	mov	sp, r7
 80044b2:	bc80      	pop	{r7}
 80044b4:	4770      	bx	lr
 80044b6:	bf00      	nop
 80044b8:	e000ed00 	.word	0xe000ed00

080044bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80044bc:	b480      	push	{r7}
 80044be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80044c0:	4b04      	ldr	r3, [pc, #16]	@ (80044d4 <__NVIC_GetPriorityGrouping+0x18>)
 80044c2:	68db      	ldr	r3, [r3, #12]
 80044c4:	0a1b      	lsrs	r3, r3, #8
 80044c6:	f003 0307 	and.w	r3, r3, #7
}
 80044ca:	4618      	mov	r0, r3
 80044cc:	46bd      	mov	sp, r7
 80044ce:	bc80      	pop	{r7}
 80044d0:	4770      	bx	lr
 80044d2:	bf00      	nop
 80044d4:	e000ed00 	.word	0xe000ed00

080044d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80044d8:	b480      	push	{r7}
 80044da:	b083      	sub	sp, #12
 80044dc:	af00      	add	r7, sp, #0
 80044de:	4603      	mov	r3, r0
 80044e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80044e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	db0b      	blt.n	8004502 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80044ea:	79fb      	ldrb	r3, [r7, #7]
 80044ec:	f003 021f 	and.w	r2, r3, #31
 80044f0:	4906      	ldr	r1, [pc, #24]	@ (800450c <__NVIC_EnableIRQ+0x34>)
 80044f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044f6:	095b      	lsrs	r3, r3, #5
 80044f8:	2001      	movs	r0, #1
 80044fa:	fa00 f202 	lsl.w	r2, r0, r2
 80044fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004502:	bf00      	nop
 8004504:	370c      	adds	r7, #12
 8004506:	46bd      	mov	sp, r7
 8004508:	bc80      	pop	{r7}
 800450a:	4770      	bx	lr
 800450c:	e000e100 	.word	0xe000e100

08004510 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004510:	b480      	push	{r7}
 8004512:	b083      	sub	sp, #12
 8004514:	af00      	add	r7, sp, #0
 8004516:	4603      	mov	r3, r0
 8004518:	6039      	str	r1, [r7, #0]
 800451a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800451c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004520:	2b00      	cmp	r3, #0
 8004522:	db0a      	blt.n	800453a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	b2da      	uxtb	r2, r3
 8004528:	490c      	ldr	r1, [pc, #48]	@ (800455c <__NVIC_SetPriority+0x4c>)
 800452a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800452e:	0112      	lsls	r2, r2, #4
 8004530:	b2d2      	uxtb	r2, r2
 8004532:	440b      	add	r3, r1
 8004534:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004538:	e00a      	b.n	8004550 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	b2da      	uxtb	r2, r3
 800453e:	4908      	ldr	r1, [pc, #32]	@ (8004560 <__NVIC_SetPriority+0x50>)
 8004540:	79fb      	ldrb	r3, [r7, #7]
 8004542:	f003 030f 	and.w	r3, r3, #15
 8004546:	3b04      	subs	r3, #4
 8004548:	0112      	lsls	r2, r2, #4
 800454a:	b2d2      	uxtb	r2, r2
 800454c:	440b      	add	r3, r1
 800454e:	761a      	strb	r2, [r3, #24]
}
 8004550:	bf00      	nop
 8004552:	370c      	adds	r7, #12
 8004554:	46bd      	mov	sp, r7
 8004556:	bc80      	pop	{r7}
 8004558:	4770      	bx	lr
 800455a:	bf00      	nop
 800455c:	e000e100 	.word	0xe000e100
 8004560:	e000ed00 	.word	0xe000ed00

08004564 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004564:	b480      	push	{r7}
 8004566:	b089      	sub	sp, #36	@ 0x24
 8004568:	af00      	add	r7, sp, #0
 800456a:	60f8      	str	r0, [r7, #12]
 800456c:	60b9      	str	r1, [r7, #8]
 800456e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	f003 0307 	and.w	r3, r3, #7
 8004576:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004578:	69fb      	ldr	r3, [r7, #28]
 800457a:	f1c3 0307 	rsb	r3, r3, #7
 800457e:	2b04      	cmp	r3, #4
 8004580:	bf28      	it	cs
 8004582:	2304      	movcs	r3, #4
 8004584:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004586:	69fb      	ldr	r3, [r7, #28]
 8004588:	3304      	adds	r3, #4
 800458a:	2b06      	cmp	r3, #6
 800458c:	d902      	bls.n	8004594 <NVIC_EncodePriority+0x30>
 800458e:	69fb      	ldr	r3, [r7, #28]
 8004590:	3b03      	subs	r3, #3
 8004592:	e000      	b.n	8004596 <NVIC_EncodePriority+0x32>
 8004594:	2300      	movs	r3, #0
 8004596:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004598:	f04f 32ff 	mov.w	r2, #4294967295
 800459c:	69bb      	ldr	r3, [r7, #24]
 800459e:	fa02 f303 	lsl.w	r3, r2, r3
 80045a2:	43da      	mvns	r2, r3
 80045a4:	68bb      	ldr	r3, [r7, #8]
 80045a6:	401a      	ands	r2, r3
 80045a8:	697b      	ldr	r3, [r7, #20]
 80045aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80045ac:	f04f 31ff 	mov.w	r1, #4294967295
 80045b0:	697b      	ldr	r3, [r7, #20]
 80045b2:	fa01 f303 	lsl.w	r3, r1, r3
 80045b6:	43d9      	mvns	r1, r3
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80045bc:	4313      	orrs	r3, r2
         );
}
 80045be:	4618      	mov	r0, r3
 80045c0:	3724      	adds	r7, #36	@ 0x24
 80045c2:	46bd      	mov	sp, r7
 80045c4:	bc80      	pop	{r7}
 80045c6:	4770      	bx	lr

080045c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b082      	sub	sp, #8
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	3b01      	subs	r3, #1
 80045d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80045d8:	d301      	bcc.n	80045de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80045da:	2301      	movs	r3, #1
 80045dc:	e00f      	b.n	80045fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80045de:	4a0a      	ldr	r2, [pc, #40]	@ (8004608 <SysTick_Config+0x40>)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	3b01      	subs	r3, #1
 80045e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80045e6:	210f      	movs	r1, #15
 80045e8:	f04f 30ff 	mov.w	r0, #4294967295
 80045ec:	f7ff ff90 	bl	8004510 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80045f0:	4b05      	ldr	r3, [pc, #20]	@ (8004608 <SysTick_Config+0x40>)
 80045f2:	2200      	movs	r2, #0
 80045f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80045f6:	4b04      	ldr	r3, [pc, #16]	@ (8004608 <SysTick_Config+0x40>)
 80045f8:	2207      	movs	r2, #7
 80045fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80045fc:	2300      	movs	r3, #0
}
 80045fe:	4618      	mov	r0, r3
 8004600:	3708      	adds	r7, #8
 8004602:	46bd      	mov	sp, r7
 8004604:	bd80      	pop	{r7, pc}
 8004606:	bf00      	nop
 8004608:	e000e010 	.word	0xe000e010

0800460c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b082      	sub	sp, #8
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004614:	6878      	ldr	r0, [r7, #4]
 8004616:	f7ff ff2d 	bl	8004474 <__NVIC_SetPriorityGrouping>
}
 800461a:	bf00      	nop
 800461c:	3708      	adds	r7, #8
 800461e:	46bd      	mov	sp, r7
 8004620:	bd80      	pop	{r7, pc}

08004622 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004622:	b580      	push	{r7, lr}
 8004624:	b086      	sub	sp, #24
 8004626:	af00      	add	r7, sp, #0
 8004628:	4603      	mov	r3, r0
 800462a:	60b9      	str	r1, [r7, #8]
 800462c:	607a      	str	r2, [r7, #4]
 800462e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004630:	2300      	movs	r3, #0
 8004632:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004634:	f7ff ff42 	bl	80044bc <__NVIC_GetPriorityGrouping>
 8004638:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800463a:	687a      	ldr	r2, [r7, #4]
 800463c:	68b9      	ldr	r1, [r7, #8]
 800463e:	6978      	ldr	r0, [r7, #20]
 8004640:	f7ff ff90 	bl	8004564 <NVIC_EncodePriority>
 8004644:	4602      	mov	r2, r0
 8004646:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800464a:	4611      	mov	r1, r2
 800464c:	4618      	mov	r0, r3
 800464e:	f7ff ff5f 	bl	8004510 <__NVIC_SetPriority>
}
 8004652:	bf00      	nop
 8004654:	3718      	adds	r7, #24
 8004656:	46bd      	mov	sp, r7
 8004658:	bd80      	pop	{r7, pc}

0800465a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800465a:	b580      	push	{r7, lr}
 800465c:	b082      	sub	sp, #8
 800465e:	af00      	add	r7, sp, #0
 8004660:	4603      	mov	r3, r0
 8004662:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004664:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004668:	4618      	mov	r0, r3
 800466a:	f7ff ff35 	bl	80044d8 <__NVIC_EnableIRQ>
}
 800466e:	bf00      	nop
 8004670:	3708      	adds	r7, #8
 8004672:	46bd      	mov	sp, r7
 8004674:	bd80      	pop	{r7, pc}

08004676 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004676:	b580      	push	{r7, lr}
 8004678:	b082      	sub	sp, #8
 800467a:	af00      	add	r7, sp, #0
 800467c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800467e:	6878      	ldr	r0, [r7, #4]
 8004680:	f7ff ffa2 	bl	80045c8 <SysTick_Config>
 8004684:	4603      	mov	r3, r0
}
 8004686:	4618      	mov	r0, r3
 8004688:	3708      	adds	r7, #8
 800468a:	46bd      	mov	sp, r7
 800468c:	bd80      	pop	{r7, pc}
	...

08004690 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004690:	b480      	push	{r7}
 8004692:	b087      	sub	sp, #28
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
 8004698:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800469a:	2300      	movs	r3, #0
 800469c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800469e:	e16f      	b.n	8004980 <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	681a      	ldr	r2, [r3, #0]
 80046a4:	2101      	movs	r1, #1
 80046a6:	697b      	ldr	r3, [r7, #20]
 80046a8:	fa01 f303 	lsl.w	r3, r1, r3
 80046ac:	4013      	ands	r3, r2
 80046ae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	f000 8161 	beq.w	800497a <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	f003 0303 	and.w	r3, r3, #3
 80046c0:	2b01      	cmp	r3, #1
 80046c2:	d005      	beq.n	80046d0 <HAL_GPIO_Init+0x40>
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	f003 0303 	and.w	r3, r3, #3
 80046cc:	2b02      	cmp	r3, #2
 80046ce:	d130      	bne.n	8004732 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	689b      	ldr	r3, [r3, #8]
 80046d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80046d6:	697b      	ldr	r3, [r7, #20]
 80046d8:	005b      	lsls	r3, r3, #1
 80046da:	2203      	movs	r2, #3
 80046dc:	fa02 f303 	lsl.w	r3, r2, r3
 80046e0:	43db      	mvns	r3, r3
 80046e2:	693a      	ldr	r2, [r7, #16]
 80046e4:	4013      	ands	r3, r2
 80046e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	68da      	ldr	r2, [r3, #12]
 80046ec:	697b      	ldr	r3, [r7, #20]
 80046ee:	005b      	lsls	r3, r3, #1
 80046f0:	fa02 f303 	lsl.w	r3, r2, r3
 80046f4:	693a      	ldr	r2, [r7, #16]
 80046f6:	4313      	orrs	r3, r2
 80046f8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	693a      	ldr	r2, [r7, #16]
 80046fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	685b      	ldr	r3, [r3, #4]
 8004704:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004706:	2201      	movs	r2, #1
 8004708:	697b      	ldr	r3, [r7, #20]
 800470a:	fa02 f303 	lsl.w	r3, r2, r3
 800470e:	43db      	mvns	r3, r3
 8004710:	693a      	ldr	r2, [r7, #16]
 8004712:	4013      	ands	r3, r2
 8004714:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	685b      	ldr	r3, [r3, #4]
 800471a:	091b      	lsrs	r3, r3, #4
 800471c:	f003 0201 	and.w	r2, r3, #1
 8004720:	697b      	ldr	r3, [r7, #20]
 8004722:	fa02 f303 	lsl.w	r3, r2, r3
 8004726:	693a      	ldr	r2, [r7, #16]
 8004728:	4313      	orrs	r3, r2
 800472a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	693a      	ldr	r2, [r7, #16]
 8004730:	605a      	str	r2, [r3, #4]
      }
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	f003 0303 	and.w	r3, r3, #3
 800473a:	2b03      	cmp	r3, #3
 800473c:	d017      	beq.n	800476e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	68db      	ldr	r3, [r3, #12]
 8004742:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004744:	697b      	ldr	r3, [r7, #20]
 8004746:	005b      	lsls	r3, r3, #1
 8004748:	2203      	movs	r2, #3
 800474a:	fa02 f303 	lsl.w	r3, r2, r3
 800474e:	43db      	mvns	r3, r3
 8004750:	693a      	ldr	r2, [r7, #16]
 8004752:	4013      	ands	r3, r2
 8004754:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	689a      	ldr	r2, [r3, #8]
 800475a:	697b      	ldr	r3, [r7, #20]
 800475c:	005b      	lsls	r3, r3, #1
 800475e:	fa02 f303 	lsl.w	r3, r2, r3
 8004762:	693a      	ldr	r2, [r7, #16]
 8004764:	4313      	orrs	r3, r2
 8004766:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	693a      	ldr	r2, [r7, #16]
 800476c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	685b      	ldr	r3, [r3, #4]
 8004772:	f003 0303 	and.w	r3, r3, #3
 8004776:	2b02      	cmp	r3, #2
 8004778:	d123      	bne.n	80047c2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800477a:	697b      	ldr	r3, [r7, #20]
 800477c:	08da      	lsrs	r2, r3, #3
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	3208      	adds	r2, #8
 8004782:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004786:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004788:	697b      	ldr	r3, [r7, #20]
 800478a:	f003 0307 	and.w	r3, r3, #7
 800478e:	009b      	lsls	r3, r3, #2
 8004790:	220f      	movs	r2, #15
 8004792:	fa02 f303 	lsl.w	r3, r2, r3
 8004796:	43db      	mvns	r3, r3
 8004798:	693a      	ldr	r2, [r7, #16]
 800479a:	4013      	ands	r3, r2
 800479c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	691a      	ldr	r2, [r3, #16]
 80047a2:	697b      	ldr	r3, [r7, #20]
 80047a4:	f003 0307 	and.w	r3, r3, #7
 80047a8:	009b      	lsls	r3, r3, #2
 80047aa:	fa02 f303 	lsl.w	r3, r2, r3
 80047ae:	693a      	ldr	r2, [r7, #16]
 80047b0:	4313      	orrs	r3, r2
 80047b2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80047b4:	697b      	ldr	r3, [r7, #20]
 80047b6:	08da      	lsrs	r2, r3, #3
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	3208      	adds	r2, #8
 80047bc:	6939      	ldr	r1, [r7, #16]
 80047be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80047c8:	697b      	ldr	r3, [r7, #20]
 80047ca:	005b      	lsls	r3, r3, #1
 80047cc:	2203      	movs	r2, #3
 80047ce:	fa02 f303 	lsl.w	r3, r2, r3
 80047d2:	43db      	mvns	r3, r3
 80047d4:	693a      	ldr	r2, [r7, #16]
 80047d6:	4013      	ands	r3, r2
 80047d8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	f003 0203 	and.w	r2, r3, #3
 80047e2:	697b      	ldr	r3, [r7, #20]
 80047e4:	005b      	lsls	r3, r3, #1
 80047e6:	fa02 f303 	lsl.w	r3, r2, r3
 80047ea:	693a      	ldr	r2, [r7, #16]
 80047ec:	4313      	orrs	r3, r2
 80047ee:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	693a      	ldr	r2, [r7, #16]
 80047f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80047fe:	2b00      	cmp	r3, #0
 8004800:	f000 80bb 	beq.w	800497a <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004804:	2300      	movs	r3, #0
 8004806:	60bb      	str	r3, [r7, #8]
 8004808:	4b64      	ldr	r3, [pc, #400]	@ (800499c <HAL_GPIO_Init+0x30c>)
 800480a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800480c:	4a63      	ldr	r2, [pc, #396]	@ (800499c <HAL_GPIO_Init+0x30c>)
 800480e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004812:	6453      	str	r3, [r2, #68]	@ 0x44
 8004814:	4b61      	ldr	r3, [pc, #388]	@ (800499c <HAL_GPIO_Init+0x30c>)
 8004816:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004818:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800481c:	60bb      	str	r3, [r7, #8]
 800481e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004820:	4a5f      	ldr	r2, [pc, #380]	@ (80049a0 <HAL_GPIO_Init+0x310>)
 8004822:	697b      	ldr	r3, [r7, #20]
 8004824:	089b      	lsrs	r3, r3, #2
 8004826:	3302      	adds	r3, #2
 8004828:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800482c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800482e:	697b      	ldr	r3, [r7, #20]
 8004830:	f003 0303 	and.w	r3, r3, #3
 8004834:	009b      	lsls	r3, r3, #2
 8004836:	220f      	movs	r2, #15
 8004838:	fa02 f303 	lsl.w	r3, r2, r3
 800483c:	43db      	mvns	r3, r3
 800483e:	693a      	ldr	r2, [r7, #16]
 8004840:	4013      	ands	r3, r2
 8004842:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	4a57      	ldr	r2, [pc, #348]	@ (80049a4 <HAL_GPIO_Init+0x314>)
 8004848:	4293      	cmp	r3, r2
 800484a:	d031      	beq.n	80048b0 <HAL_GPIO_Init+0x220>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	4a56      	ldr	r2, [pc, #344]	@ (80049a8 <HAL_GPIO_Init+0x318>)
 8004850:	4293      	cmp	r3, r2
 8004852:	d02b      	beq.n	80048ac <HAL_GPIO_Init+0x21c>
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	4a55      	ldr	r2, [pc, #340]	@ (80049ac <HAL_GPIO_Init+0x31c>)
 8004858:	4293      	cmp	r3, r2
 800485a:	d025      	beq.n	80048a8 <HAL_GPIO_Init+0x218>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	4a54      	ldr	r2, [pc, #336]	@ (80049b0 <HAL_GPIO_Init+0x320>)
 8004860:	4293      	cmp	r3, r2
 8004862:	d01f      	beq.n	80048a4 <HAL_GPIO_Init+0x214>
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	4a53      	ldr	r2, [pc, #332]	@ (80049b4 <HAL_GPIO_Init+0x324>)
 8004868:	4293      	cmp	r3, r2
 800486a:	d019      	beq.n	80048a0 <HAL_GPIO_Init+0x210>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	4a52      	ldr	r2, [pc, #328]	@ (80049b8 <HAL_GPIO_Init+0x328>)
 8004870:	4293      	cmp	r3, r2
 8004872:	d013      	beq.n	800489c <HAL_GPIO_Init+0x20c>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	4a51      	ldr	r2, [pc, #324]	@ (80049bc <HAL_GPIO_Init+0x32c>)
 8004878:	4293      	cmp	r3, r2
 800487a:	d00d      	beq.n	8004898 <HAL_GPIO_Init+0x208>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	4a50      	ldr	r2, [pc, #320]	@ (80049c0 <HAL_GPIO_Init+0x330>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d007      	beq.n	8004894 <HAL_GPIO_Init+0x204>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	4a4f      	ldr	r2, [pc, #316]	@ (80049c4 <HAL_GPIO_Init+0x334>)
 8004888:	4293      	cmp	r3, r2
 800488a:	d101      	bne.n	8004890 <HAL_GPIO_Init+0x200>
 800488c:	2308      	movs	r3, #8
 800488e:	e010      	b.n	80048b2 <HAL_GPIO_Init+0x222>
 8004890:	2309      	movs	r3, #9
 8004892:	e00e      	b.n	80048b2 <HAL_GPIO_Init+0x222>
 8004894:	2307      	movs	r3, #7
 8004896:	e00c      	b.n	80048b2 <HAL_GPIO_Init+0x222>
 8004898:	2306      	movs	r3, #6
 800489a:	e00a      	b.n	80048b2 <HAL_GPIO_Init+0x222>
 800489c:	2305      	movs	r3, #5
 800489e:	e008      	b.n	80048b2 <HAL_GPIO_Init+0x222>
 80048a0:	2304      	movs	r3, #4
 80048a2:	e006      	b.n	80048b2 <HAL_GPIO_Init+0x222>
 80048a4:	2303      	movs	r3, #3
 80048a6:	e004      	b.n	80048b2 <HAL_GPIO_Init+0x222>
 80048a8:	2302      	movs	r3, #2
 80048aa:	e002      	b.n	80048b2 <HAL_GPIO_Init+0x222>
 80048ac:	2301      	movs	r3, #1
 80048ae:	e000      	b.n	80048b2 <HAL_GPIO_Init+0x222>
 80048b0:	2300      	movs	r3, #0
 80048b2:	697a      	ldr	r2, [r7, #20]
 80048b4:	f002 0203 	and.w	r2, r2, #3
 80048b8:	0092      	lsls	r2, r2, #2
 80048ba:	4093      	lsls	r3, r2
 80048bc:	461a      	mov	r2, r3
 80048be:	693b      	ldr	r3, [r7, #16]
 80048c0:	4313      	orrs	r3, r2
 80048c2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80048c4:	4936      	ldr	r1, [pc, #216]	@ (80049a0 <HAL_GPIO_Init+0x310>)
 80048c6:	697b      	ldr	r3, [r7, #20]
 80048c8:	089b      	lsrs	r3, r3, #2
 80048ca:	3302      	adds	r3, #2
 80048cc:	693a      	ldr	r2, [r7, #16]
 80048ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80048d2:	4b3d      	ldr	r3, [pc, #244]	@ (80049c8 <HAL_GPIO_Init+0x338>)
 80048d4:	689b      	ldr	r3, [r3, #8]
 80048d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	43db      	mvns	r3, r3
 80048dc:	693a      	ldr	r2, [r7, #16]
 80048de:	4013      	ands	r3, r2
 80048e0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	685b      	ldr	r3, [r3, #4]
 80048e6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d003      	beq.n	80048f6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80048ee:	693a      	ldr	r2, [r7, #16]
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	4313      	orrs	r3, r2
 80048f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80048f6:	4a34      	ldr	r2, [pc, #208]	@ (80049c8 <HAL_GPIO_Init+0x338>)
 80048f8:	693b      	ldr	r3, [r7, #16]
 80048fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80048fc:	4b32      	ldr	r3, [pc, #200]	@ (80049c8 <HAL_GPIO_Init+0x338>)
 80048fe:	68db      	ldr	r3, [r3, #12]
 8004900:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	43db      	mvns	r3, r3
 8004906:	693a      	ldr	r2, [r7, #16]
 8004908:	4013      	ands	r3, r2
 800490a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004914:	2b00      	cmp	r3, #0
 8004916:	d003      	beq.n	8004920 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004918:	693a      	ldr	r2, [r7, #16]
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	4313      	orrs	r3, r2
 800491e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004920:	4a29      	ldr	r2, [pc, #164]	@ (80049c8 <HAL_GPIO_Init+0x338>)
 8004922:	693b      	ldr	r3, [r7, #16]
 8004924:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004926:	4b28      	ldr	r3, [pc, #160]	@ (80049c8 <HAL_GPIO_Init+0x338>)
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	43db      	mvns	r3, r3
 8004930:	693a      	ldr	r2, [r7, #16]
 8004932:	4013      	ands	r3, r2
 8004934:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800493e:	2b00      	cmp	r3, #0
 8004940:	d003      	beq.n	800494a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004942:	693a      	ldr	r2, [r7, #16]
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	4313      	orrs	r3, r2
 8004948:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800494a:	4a1f      	ldr	r2, [pc, #124]	@ (80049c8 <HAL_GPIO_Init+0x338>)
 800494c:	693b      	ldr	r3, [r7, #16]
 800494e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004950:	4b1d      	ldr	r3, [pc, #116]	@ (80049c8 <HAL_GPIO_Init+0x338>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	43db      	mvns	r3, r3
 800495a:	693a      	ldr	r2, [r7, #16]
 800495c:	4013      	ands	r3, r2
 800495e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004968:	2b00      	cmp	r3, #0
 800496a:	d003      	beq.n	8004974 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 800496c:	693a      	ldr	r2, [r7, #16]
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	4313      	orrs	r3, r2
 8004972:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004974:	4a14      	ldr	r2, [pc, #80]	@ (80049c8 <HAL_GPIO_Init+0x338>)
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800497a:	697b      	ldr	r3, [r7, #20]
 800497c:	3301      	adds	r3, #1
 800497e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	681a      	ldr	r2, [r3, #0]
 8004984:	697b      	ldr	r3, [r7, #20]
 8004986:	fa22 f303 	lsr.w	r3, r2, r3
 800498a:	2b00      	cmp	r3, #0
 800498c:	f47f ae88 	bne.w	80046a0 <HAL_GPIO_Init+0x10>
  }
}
 8004990:	bf00      	nop
 8004992:	bf00      	nop
 8004994:	371c      	adds	r7, #28
 8004996:	46bd      	mov	sp, r7
 8004998:	bc80      	pop	{r7}
 800499a:	4770      	bx	lr
 800499c:	40023800 	.word	0x40023800
 80049a0:	40013800 	.word	0x40013800
 80049a4:	40020000 	.word	0x40020000
 80049a8:	40020400 	.word	0x40020400
 80049ac:	40020800 	.word	0x40020800
 80049b0:	40020c00 	.word	0x40020c00
 80049b4:	40021000 	.word	0x40021000
 80049b8:	40021400 	.word	0x40021400
 80049bc:	40021800 	.word	0x40021800
 80049c0:	40021c00 	.word	0x40021c00
 80049c4:	40022000 	.word	0x40022000
 80049c8:	40013c00 	.word	0x40013c00

080049cc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80049cc:	b480      	push	{r7}
 80049ce:	b085      	sub	sp, #20
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
 80049d4:	460b      	mov	r3, r1
 80049d6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	691a      	ldr	r2, [r3, #16]
 80049dc:	887b      	ldrh	r3, [r7, #2]
 80049de:	4013      	ands	r3, r2
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d002      	beq.n	80049ea <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80049e4:	2301      	movs	r3, #1
 80049e6:	73fb      	strb	r3, [r7, #15]
 80049e8:	e001      	b.n	80049ee <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80049ea:	2300      	movs	r3, #0
 80049ec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80049ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80049f0:	4618      	mov	r0, r3
 80049f2:	3714      	adds	r7, #20
 80049f4:	46bd      	mov	sp, r7
 80049f6:	bc80      	pop	{r7}
 80049f8:	4770      	bx	lr

080049fa <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80049fa:	b480      	push	{r7}
 80049fc:	b083      	sub	sp, #12
 80049fe:	af00      	add	r7, sp, #0
 8004a00:	6078      	str	r0, [r7, #4]
 8004a02:	460b      	mov	r3, r1
 8004a04:	807b      	strh	r3, [r7, #2]
 8004a06:	4613      	mov	r3, r2
 8004a08:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004a0a:	787b      	ldrb	r3, [r7, #1]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d003      	beq.n	8004a18 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004a10:	887a      	ldrh	r2, [r7, #2]
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004a16:	e003      	b.n	8004a20 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004a18:	887b      	ldrh	r3, [r7, #2]
 8004a1a:	041a      	lsls	r2, r3, #16
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	619a      	str	r2, [r3, #24]
}
 8004a20:	bf00      	nop
 8004a22:	370c      	adds	r7, #12
 8004a24:	46bd      	mov	sp, r7
 8004a26:	bc80      	pop	{r7}
 8004a28:	4770      	bx	lr

08004a2a <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..I) to select the GPIO peripheral. 
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004a2a:	b480      	push	{r7}
 8004a2c:	b085      	sub	sp, #20
 8004a2e:	af00      	add	r7, sp, #0
 8004a30:	6078      	str	r0, [r7, #4]
 8004a32:	460b      	mov	r3, r1
 8004a34:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	695b      	ldr	r3, [r3, #20]
 8004a3a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004a3c:	887a      	ldrh	r2, [r7, #2]
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	4013      	ands	r3, r2
 8004a42:	041a      	lsls	r2, r3, #16
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	43d9      	mvns	r1, r3
 8004a48:	887b      	ldrh	r3, [r7, #2]
 8004a4a:	400b      	ands	r3, r1
 8004a4c:	431a      	orrs	r2, r3
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	619a      	str	r2, [r3, #24]
}
 8004a52:	bf00      	nop
 8004a54:	3714      	adds	r7, #20
 8004a56:	46bd      	mov	sp, r7
 8004a58:	bc80      	pop	{r7}
 8004a5a:	4770      	bx	lr

08004a5c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004a5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a5e:	b08f      	sub	sp, #60	@ 0x3c
 8004a60:	af0a      	add	r7, sp, #40	@ 0x28
 8004a62:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d101      	bne.n	8004a6e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	e10f      	b.n	8004c8e <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	f893 34bd 	ldrb.w	r3, [r3, #1213]	@ 0x4bd
 8004a7a:	b2db      	uxtb	r3, r3
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d106      	bne.n	8004a8e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2200      	movs	r2, #0
 8004a84:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004a88:	6878      	ldr	r0, [r7, #4]
 8004a8a:	f006 f8b9 	bl	800ac00 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2203      	movs	r2, #3
 8004a92:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8004a96:	68bb      	ldr	r3, [r7, #8]
 8004a98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d102      	bne.n	8004aa8 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4618      	mov	r0, r3
 8004aae:	f003 f901 	bl	8007cb4 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	603b      	str	r3, [r7, #0]
 8004ab8:	687e      	ldr	r6, [r7, #4]
 8004aba:	466d      	mov	r5, sp
 8004abc:	f106 0410 	add.w	r4, r6, #16
 8004ac0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004ac2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004ac4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004ac6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004ac8:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004acc:	e885 0003 	stmia.w	r5, {r0, r1}
 8004ad0:	1d33      	adds	r3, r6, #4
 8004ad2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004ad4:	6838      	ldr	r0, [r7, #0]
 8004ad6:	f002 ffe3 	bl	8007aa0 <USB_CoreInit>
 8004ada:	4603      	mov	r3, r0
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d005      	beq.n	8004aec <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2202      	movs	r2, #2
 8004ae4:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 8004ae8:	2301      	movs	r3, #1
 8004aea:	e0d0      	b.n	8004c8e <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	2100      	movs	r1, #0
 8004af2:	4618      	mov	r0, r3
 8004af4:	f003 f8ee 	bl	8007cd4 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004af8:	2300      	movs	r3, #0
 8004afa:	73fb      	strb	r3, [r7, #15]
 8004afc:	e04a      	b.n	8004b94 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004afe:	7bfa      	ldrb	r2, [r7, #15]
 8004b00:	6879      	ldr	r1, [r7, #4]
 8004b02:	4613      	mov	r3, r2
 8004b04:	00db      	lsls	r3, r3, #3
 8004b06:	4413      	add	r3, r2
 8004b08:	009b      	lsls	r3, r3, #2
 8004b0a:	440b      	add	r3, r1
 8004b0c:	333d      	adds	r3, #61	@ 0x3d
 8004b0e:	2201      	movs	r2, #1
 8004b10:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004b12:	7bfa      	ldrb	r2, [r7, #15]
 8004b14:	6879      	ldr	r1, [r7, #4]
 8004b16:	4613      	mov	r3, r2
 8004b18:	00db      	lsls	r3, r3, #3
 8004b1a:	4413      	add	r3, r2
 8004b1c:	009b      	lsls	r3, r3, #2
 8004b1e:	440b      	add	r3, r1
 8004b20:	333c      	adds	r3, #60	@ 0x3c
 8004b22:	7bfa      	ldrb	r2, [r7, #15]
 8004b24:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004b26:	7bfa      	ldrb	r2, [r7, #15]
 8004b28:	7bfb      	ldrb	r3, [r7, #15]
 8004b2a:	b298      	uxth	r0, r3
 8004b2c:	6879      	ldr	r1, [r7, #4]
 8004b2e:	4613      	mov	r3, r2
 8004b30:	00db      	lsls	r3, r3, #3
 8004b32:	4413      	add	r3, r2
 8004b34:	009b      	lsls	r3, r3, #2
 8004b36:	440b      	add	r3, r1
 8004b38:	3356      	adds	r3, #86	@ 0x56
 8004b3a:	4602      	mov	r2, r0
 8004b3c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004b3e:	7bfa      	ldrb	r2, [r7, #15]
 8004b40:	6879      	ldr	r1, [r7, #4]
 8004b42:	4613      	mov	r3, r2
 8004b44:	00db      	lsls	r3, r3, #3
 8004b46:	4413      	add	r3, r2
 8004b48:	009b      	lsls	r3, r3, #2
 8004b4a:	440b      	add	r3, r1
 8004b4c:	3340      	adds	r3, #64	@ 0x40
 8004b4e:	2200      	movs	r2, #0
 8004b50:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004b52:	7bfa      	ldrb	r2, [r7, #15]
 8004b54:	6879      	ldr	r1, [r7, #4]
 8004b56:	4613      	mov	r3, r2
 8004b58:	00db      	lsls	r3, r3, #3
 8004b5a:	4413      	add	r3, r2
 8004b5c:	009b      	lsls	r3, r3, #2
 8004b5e:	440b      	add	r3, r1
 8004b60:	3344      	adds	r3, #68	@ 0x44
 8004b62:	2200      	movs	r2, #0
 8004b64:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004b66:	7bfa      	ldrb	r2, [r7, #15]
 8004b68:	6879      	ldr	r1, [r7, #4]
 8004b6a:	4613      	mov	r3, r2
 8004b6c:	00db      	lsls	r3, r3, #3
 8004b6e:	4413      	add	r3, r2
 8004b70:	009b      	lsls	r3, r3, #2
 8004b72:	440b      	add	r3, r1
 8004b74:	3348      	adds	r3, #72	@ 0x48
 8004b76:	2200      	movs	r2, #0
 8004b78:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004b7a:	7bfa      	ldrb	r2, [r7, #15]
 8004b7c:	6879      	ldr	r1, [r7, #4]
 8004b7e:	4613      	mov	r3, r2
 8004b80:	00db      	lsls	r3, r3, #3
 8004b82:	4413      	add	r3, r2
 8004b84:	009b      	lsls	r3, r3, #2
 8004b86:	440b      	add	r3, r1
 8004b88:	334c      	adds	r3, #76	@ 0x4c
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004b8e:	7bfb      	ldrb	r3, [r7, #15]
 8004b90:	3301      	adds	r3, #1
 8004b92:	73fb      	strb	r3, [r7, #15]
 8004b94:	7bfa      	ldrb	r2, [r7, #15]
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	429a      	cmp	r2, r3
 8004b9c:	d3af      	bcc.n	8004afe <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	73fb      	strb	r3, [r7, #15]
 8004ba2:	e044      	b.n	8004c2e <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004ba4:	7bfa      	ldrb	r2, [r7, #15]
 8004ba6:	6879      	ldr	r1, [r7, #4]
 8004ba8:	4613      	mov	r3, r2
 8004baa:	00db      	lsls	r3, r3, #3
 8004bac:	4413      	add	r3, r2
 8004bae:	009b      	lsls	r3, r3, #2
 8004bb0:	440b      	add	r3, r1
 8004bb2:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004bba:	7bfa      	ldrb	r2, [r7, #15]
 8004bbc:	6879      	ldr	r1, [r7, #4]
 8004bbe:	4613      	mov	r3, r2
 8004bc0:	00db      	lsls	r3, r3, #3
 8004bc2:	4413      	add	r3, r2
 8004bc4:	009b      	lsls	r3, r3, #2
 8004bc6:	440b      	add	r3, r1
 8004bc8:	f503 731f 	add.w	r3, r3, #636	@ 0x27c
 8004bcc:	7bfa      	ldrb	r2, [r7, #15]
 8004bce:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004bd0:	7bfa      	ldrb	r2, [r7, #15]
 8004bd2:	6879      	ldr	r1, [r7, #4]
 8004bd4:	4613      	mov	r3, r2
 8004bd6:	00db      	lsls	r3, r3, #3
 8004bd8:	4413      	add	r3, r2
 8004bda:	009b      	lsls	r3, r3, #2
 8004bdc:	440b      	add	r3, r1
 8004bde:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8004be2:	2200      	movs	r2, #0
 8004be4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004be6:	7bfa      	ldrb	r2, [r7, #15]
 8004be8:	6879      	ldr	r1, [r7, #4]
 8004bea:	4613      	mov	r3, r2
 8004bec:	00db      	lsls	r3, r3, #3
 8004bee:	4413      	add	r3, r2
 8004bf0:	009b      	lsls	r3, r3, #2
 8004bf2:	440b      	add	r3, r1
 8004bf4:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004bfc:	7bfa      	ldrb	r2, [r7, #15]
 8004bfe:	6879      	ldr	r1, [r7, #4]
 8004c00:	4613      	mov	r3, r2
 8004c02:	00db      	lsls	r3, r3, #3
 8004c04:	4413      	add	r3, r2
 8004c06:	009b      	lsls	r3, r3, #2
 8004c08:	440b      	add	r3, r1
 8004c0a:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8004c0e:	2200      	movs	r2, #0
 8004c10:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004c12:	7bfa      	ldrb	r2, [r7, #15]
 8004c14:	6879      	ldr	r1, [r7, #4]
 8004c16:	4613      	mov	r3, r2
 8004c18:	00db      	lsls	r3, r3, #3
 8004c1a:	4413      	add	r3, r2
 8004c1c:	009b      	lsls	r3, r3, #2
 8004c1e:	440b      	add	r3, r1
 8004c20:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 8004c24:	2200      	movs	r2, #0
 8004c26:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004c28:	7bfb      	ldrb	r3, [r7, #15]
 8004c2a:	3301      	adds	r3, #1
 8004c2c:	73fb      	strb	r3, [r7, #15]
 8004c2e:	7bfa      	ldrb	r2, [r7, #15]
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	685b      	ldr	r3, [r3, #4]
 8004c34:	429a      	cmp	r2, r3
 8004c36:	d3b5      	bcc.n	8004ba4 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	603b      	str	r3, [r7, #0]
 8004c3e:	687e      	ldr	r6, [r7, #4]
 8004c40:	466d      	mov	r5, sp
 8004c42:	f106 0410 	add.w	r4, r6, #16
 8004c46:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004c48:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004c4a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004c4c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004c4e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004c52:	e885 0003 	stmia.w	r5, {r0, r1}
 8004c56:	1d33      	adds	r3, r6, #4
 8004c58:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004c5a:	6838      	ldr	r0, [r7, #0]
 8004c5c:	f003 f886 	bl	8007d6c <USB_DevInit>
 8004c60:	4603      	mov	r3, r0
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d005      	beq.n	8004c72 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2202      	movs	r2, #2
 8004c6a:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	e00d      	b.n	8004c8e <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2200      	movs	r2, #0
 8004c76:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2201      	movs	r2, #1
 8004c7e:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
  (void)USB_DevDisconnect(hpcd->Instance);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	4618      	mov	r0, r3
 8004c88:	f004 f8b8 	bl	8008dfc <USB_DevDisconnect>

  return HAL_OK;
 8004c8c:	2300      	movs	r3, #0
}
 8004c8e:	4618      	mov	r0, r3
 8004c90:	3714      	adds	r7, #20
 8004c92:	46bd      	mov	sp, r7
 8004c94:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004c96 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004c96:	b580      	push	{r7, lr}
 8004c98:	b082      	sub	sp, #8
 8004c9a:	af00      	add	r7, sp, #0
 8004c9c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8004ca4:	2b01      	cmp	r3, #1
 8004ca6:	d101      	bne.n	8004cac <HAL_PCD_Start+0x16>
 8004ca8:	2302      	movs	r3, #2
 8004caa:	e012      	b.n	8004cd2 <HAL_PCD_Start+0x3c>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2201      	movs	r2, #1
 8004cb0:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  __HAL_PCD_ENABLE(hpcd);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	4618      	mov	r0, r3
 8004cba:	f002 ffeb 	bl	8007c94 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	f004 f87a 	bl	8008dbc <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8004cd0:	2300      	movs	r3, #0
}
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	3708      	adds	r7, #8
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	bd80      	pop	{r7, pc}

08004cda <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004cda:	b590      	push	{r4, r7, lr}
 8004cdc:	b08d      	sub	sp, #52	@ 0x34
 8004cde:	af00      	add	r7, sp, #0
 8004ce0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ce8:	6a3b      	ldr	r3, [r7, #32]
 8004cea:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	f004 f931 	bl	8008f58 <USB_GetMode>
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	f040 847c 	bne.w	80055f6 <HAL_PCD_IRQHandler+0x91c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	4618      	mov	r0, r3
 8004d04:	f004 f89a 	bl	8008e3c <USB_ReadInterrupts>
 8004d08:	4603      	mov	r3, r0
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	f000 8472 	beq.w	80055f4 <HAL_PCD_IRQHandler+0x91a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8004d10:	69fb      	ldr	r3, [r7, #28]
 8004d12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d16:	689b      	ldr	r3, [r3, #8]
 8004d18:	0a1b      	lsrs	r3, r3, #8
 8004d1a:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	f8c3 24fc 	str.w	r2, [r3, #1276]	@ 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	4618      	mov	r0, r3
 8004d2a:	f004 f887 	bl	8008e3c <USB_ReadInterrupts>
 8004d2e:	4603      	mov	r3, r0
 8004d30:	f003 0302 	and.w	r3, r3, #2
 8004d34:	2b02      	cmp	r3, #2
 8004d36:	d107      	bne.n	8004d48 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	695a      	ldr	r2, [r3, #20]
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f002 0202 	and.w	r2, r2, #2
 8004d46:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	f004 f875 	bl	8008e3c <USB_ReadInterrupts>
 8004d52:	4603      	mov	r3, r0
 8004d54:	f003 0310 	and.w	r3, r3, #16
 8004d58:	2b10      	cmp	r3, #16
 8004d5a:	d161      	bne.n	8004e20 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	699a      	ldr	r2, [r3, #24]
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f022 0210 	bic.w	r2, r2, #16
 8004d6a:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8004d6c:	6a3b      	ldr	r3, [r7, #32]
 8004d6e:	6a1b      	ldr	r3, [r3, #32]
 8004d70:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8004d72:	69bb      	ldr	r3, [r7, #24]
 8004d74:	f003 020f 	and.w	r2, r3, #15
 8004d78:	4613      	mov	r3, r2
 8004d7a:	00db      	lsls	r3, r3, #3
 8004d7c:	4413      	add	r3, r2
 8004d7e:	009b      	lsls	r3, r3, #2
 8004d80:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8004d84:	687a      	ldr	r2, [r7, #4]
 8004d86:	4413      	add	r3, r2
 8004d88:	3304      	adds	r3, #4
 8004d8a:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004d8c:	69bb      	ldr	r3, [r7, #24]
 8004d8e:	0c5b      	lsrs	r3, r3, #17
 8004d90:	f003 030f 	and.w	r3, r3, #15
 8004d94:	2b02      	cmp	r3, #2
 8004d96:	d124      	bne.n	8004de2 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004d98:	69ba      	ldr	r2, [r7, #24]
 8004d9a:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8004d9e:	4013      	ands	r3, r2
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d035      	beq.n	8004e10 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004da4:	697b      	ldr	r3, [r7, #20]
 8004da6:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004da8:	69bb      	ldr	r3, [r7, #24]
 8004daa:	091b      	lsrs	r3, r3, #4
 8004dac:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004dae:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004db2:	b29b      	uxth	r3, r3
 8004db4:	461a      	mov	r2, r3
 8004db6:	6a38      	ldr	r0, [r7, #32]
 8004db8:	f003 feb2 	bl	8008b20 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004dbc:	697b      	ldr	r3, [r7, #20]
 8004dbe:	68da      	ldr	r2, [r3, #12]
 8004dc0:	69bb      	ldr	r3, [r7, #24]
 8004dc2:	091b      	lsrs	r3, r3, #4
 8004dc4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004dc8:	441a      	add	r2, r3
 8004dca:	697b      	ldr	r3, [r7, #20]
 8004dcc:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004dce:	697b      	ldr	r3, [r7, #20]
 8004dd0:	695a      	ldr	r2, [r3, #20]
 8004dd2:	69bb      	ldr	r3, [r7, #24]
 8004dd4:	091b      	lsrs	r3, r3, #4
 8004dd6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004dda:	441a      	add	r2, r3
 8004ddc:	697b      	ldr	r3, [r7, #20]
 8004dde:	615a      	str	r2, [r3, #20]
 8004de0:	e016      	b.n	8004e10 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8004de2:	69bb      	ldr	r3, [r7, #24]
 8004de4:	0c5b      	lsrs	r3, r3, #17
 8004de6:	f003 030f 	and.w	r3, r3, #15
 8004dea:	2b06      	cmp	r3, #6
 8004dec:	d110      	bne.n	8004e10 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8004df4:	2208      	movs	r2, #8
 8004df6:	4619      	mov	r1, r3
 8004df8:	6a38      	ldr	r0, [r7, #32]
 8004dfa:	f003 fe91 	bl	8008b20 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004dfe:	697b      	ldr	r3, [r7, #20]
 8004e00:	695a      	ldr	r2, [r3, #20]
 8004e02:	69bb      	ldr	r3, [r7, #24]
 8004e04:	091b      	lsrs	r3, r3, #4
 8004e06:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004e0a:	441a      	add	r2, r3
 8004e0c:	697b      	ldr	r3, [r7, #20]
 8004e0e:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	699a      	ldr	r2, [r3, #24]
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f042 0210 	orr.w	r2, r2, #16
 8004e1e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4618      	mov	r0, r3
 8004e26:	f004 f809 	bl	8008e3c <USB_ReadInterrupts>
 8004e2a:	4603      	mov	r3, r0
 8004e2c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004e30:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004e34:	f040 80a7 	bne.w	8004f86 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8004e38:	2300      	movs	r3, #0
 8004e3a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4618      	mov	r0, r3
 8004e42:	f004 f80d 	bl	8008e60 <USB_ReadDevAllOutEpInterrupt>
 8004e46:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8004e48:	e099      	b.n	8004f7e <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004e4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e4c:	f003 0301 	and.w	r3, r3, #1
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	f000 808e 	beq.w	8004f72 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e5c:	b2d2      	uxtb	r2, r2
 8004e5e:	4611      	mov	r1, r2
 8004e60:	4618      	mov	r0, r3
 8004e62:	f004 f82f 	bl	8008ec4 <USB_ReadDevOutEPInterrupt>
 8004e66:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004e68:	693b      	ldr	r3, [r7, #16]
 8004e6a:	f003 0301 	and.w	r3, r3, #1
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d00c      	beq.n	8004e8c <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e74:	015a      	lsls	r2, r3, #5
 8004e76:	69fb      	ldr	r3, [r7, #28]
 8004e78:	4413      	add	r3, r2
 8004e7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e7e:	461a      	mov	r2, r3
 8004e80:	2301      	movs	r3, #1
 8004e82:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004e84:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004e86:	6878      	ldr	r0, [r7, #4]
 8004e88:	f000 fe96 	bl	8005bb8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004e8c:	693b      	ldr	r3, [r7, #16]
 8004e8e:	f003 0308 	and.w	r3, r3, #8
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d00c      	beq.n	8004eb0 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e98:	015a      	lsls	r2, r3, #5
 8004e9a:	69fb      	ldr	r3, [r7, #28]
 8004e9c:	4413      	add	r3, r2
 8004e9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ea2:	461a      	mov	r2, r3
 8004ea4:	2308      	movs	r3, #8
 8004ea6:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004ea8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004eaa:	6878      	ldr	r0, [r7, #4]
 8004eac:	f000 ff6c 	bl	8005d88 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004eb0:	693b      	ldr	r3, [r7, #16]
 8004eb2:	f003 0310 	and.w	r3, r3, #16
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d008      	beq.n	8004ecc <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ebc:	015a      	lsls	r2, r3, #5
 8004ebe:	69fb      	ldr	r3, [r7, #28]
 8004ec0:	4413      	add	r3, r2
 8004ec2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ec6:	461a      	mov	r2, r3
 8004ec8:	2310      	movs	r3, #16
 8004eca:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8004ecc:	693b      	ldr	r3, [r7, #16]
 8004ece:	f003 0302 	and.w	r3, r3, #2
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d030      	beq.n	8004f38 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004ed6:	6a3b      	ldr	r3, [r7, #32]
 8004ed8:	695b      	ldr	r3, [r3, #20]
 8004eda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ede:	2b80      	cmp	r3, #128	@ 0x80
 8004ee0:	d109      	bne.n	8004ef6 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8004ee2:	69fb      	ldr	r3, [r7, #28]
 8004ee4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	69fa      	ldr	r2, [r7, #28]
 8004eec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004ef0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004ef4:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004ef6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ef8:	4613      	mov	r3, r2
 8004efa:	00db      	lsls	r3, r3, #3
 8004efc:	4413      	add	r3, r2
 8004efe:	009b      	lsls	r3, r3, #2
 8004f00:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8004f04:	687a      	ldr	r2, [r7, #4]
 8004f06:	4413      	add	r3, r2
 8004f08:	3304      	adds	r3, #4
 8004f0a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004f0c:	697b      	ldr	r3, [r7, #20]
 8004f0e:	78db      	ldrb	r3, [r3, #3]
 8004f10:	2b01      	cmp	r3, #1
 8004f12:	d108      	bne.n	8004f26 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8004f14:	697b      	ldr	r3, [r7, #20]
 8004f16:	2200      	movs	r2, #0
 8004f18:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f1c:	b2db      	uxtb	r3, r3
 8004f1e:	4619      	mov	r1, r3
 8004f20:	6878      	ldr	r0, [r7, #4]
 8004f22:	f005 ff81 	bl	800ae28 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f28:	015a      	lsls	r2, r3, #5
 8004f2a:	69fb      	ldr	r3, [r7, #28]
 8004f2c:	4413      	add	r3, r2
 8004f2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f32:	461a      	mov	r2, r3
 8004f34:	2302      	movs	r3, #2
 8004f36:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004f38:	693b      	ldr	r3, [r7, #16]
 8004f3a:	f003 0320 	and.w	r3, r3, #32
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d008      	beq.n	8004f54 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004f42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f44:	015a      	lsls	r2, r3, #5
 8004f46:	69fb      	ldr	r3, [r7, #28]
 8004f48:	4413      	add	r3, r2
 8004f4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f4e:	461a      	mov	r2, r3
 8004f50:	2320      	movs	r3, #32
 8004f52:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004f54:	693b      	ldr	r3, [r7, #16]
 8004f56:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d009      	beq.n	8004f72 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f60:	015a      	lsls	r2, r3, #5
 8004f62:	69fb      	ldr	r3, [r7, #28]
 8004f64:	4413      	add	r3, r2
 8004f66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f6a:	461a      	mov	r2, r3
 8004f6c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004f70:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f74:	3301      	adds	r3, #1
 8004f76:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004f78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f7a:	085b      	lsrs	r3, r3, #1
 8004f7c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004f7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	f47f af62 	bne.w	8004e4a <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	f003 ff56 	bl	8008e3c <USB_ReadInterrupts>
 8004f90:	4603      	mov	r3, r0
 8004f92:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004f96:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004f9a:	f040 80db 	bne.w	8005154 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	f003 ff75 	bl	8008e92 <USB_ReadDevAllInEpInterrupt>
 8004fa8:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8004faa:	2300      	movs	r3, #0
 8004fac:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8004fae:	e0cd      	b.n	800514c <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004fb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fb2:	f003 0301 	and.w	r3, r3, #1
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	f000 80c2 	beq.w	8005140 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fc2:	b2d2      	uxtb	r2, r2
 8004fc4:	4611      	mov	r1, r2
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	f003 ff99 	bl	8008efe <USB_ReadDevInEPInterrupt>
 8004fcc:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004fce:	693b      	ldr	r3, [r7, #16]
 8004fd0:	f003 0301 	and.w	r3, r3, #1
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d057      	beq.n	8005088 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004fd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fda:	f003 030f 	and.w	r3, r3, #15
 8004fde:	2201      	movs	r2, #1
 8004fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8004fe4:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004fe6:	69fb      	ldr	r3, [r7, #28]
 8004fe8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004fec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	43db      	mvns	r3, r3
 8004ff2:	69f9      	ldr	r1, [r7, #28]
 8004ff4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004ff8:	4013      	ands	r3, r2
 8004ffa:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004ffc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ffe:	015a      	lsls	r2, r3, #5
 8005000:	69fb      	ldr	r3, [r7, #28]
 8005002:	4413      	add	r3, r2
 8005004:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005008:	461a      	mov	r2, r3
 800500a:	2301      	movs	r3, #1
 800500c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	68db      	ldr	r3, [r3, #12]
 8005012:	2b01      	cmp	r3, #1
 8005014:	d132      	bne.n	800507c <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8005016:	6879      	ldr	r1, [r7, #4]
 8005018:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800501a:	4613      	mov	r3, r2
 800501c:	00db      	lsls	r3, r3, #3
 800501e:	4413      	add	r3, r2
 8005020:	009b      	lsls	r3, r3, #2
 8005022:	440b      	add	r3, r1
 8005024:	3348      	adds	r3, #72	@ 0x48
 8005026:	6819      	ldr	r1, [r3, #0]
 8005028:	6878      	ldr	r0, [r7, #4]
 800502a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800502c:	4613      	mov	r3, r2
 800502e:	00db      	lsls	r3, r3, #3
 8005030:	4413      	add	r3, r2
 8005032:	009b      	lsls	r3, r3, #2
 8005034:	4403      	add	r3, r0
 8005036:	3344      	adds	r3, #68	@ 0x44
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4419      	add	r1, r3
 800503c:	6878      	ldr	r0, [r7, #4]
 800503e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005040:	4613      	mov	r3, r2
 8005042:	00db      	lsls	r3, r3, #3
 8005044:	4413      	add	r3, r2
 8005046:	009b      	lsls	r3, r3, #2
 8005048:	4403      	add	r3, r0
 800504a:	3348      	adds	r3, #72	@ 0x48
 800504c:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800504e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005050:	2b00      	cmp	r3, #0
 8005052:	d113      	bne.n	800507c <HAL_PCD_IRQHandler+0x3a2>
 8005054:	6879      	ldr	r1, [r7, #4]
 8005056:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005058:	4613      	mov	r3, r2
 800505a:	00db      	lsls	r3, r3, #3
 800505c:	4413      	add	r3, r2
 800505e:	009b      	lsls	r3, r3, #2
 8005060:	440b      	add	r3, r1
 8005062:	334c      	adds	r3, #76	@ 0x4c
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d108      	bne.n	800507c <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6818      	ldr	r0, [r3, #0]
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8005074:	461a      	mov	r2, r3
 8005076:	2101      	movs	r1, #1
 8005078:	f003 ff9e 	bl	8008fb8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800507c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800507e:	b2db      	uxtb	r3, r3
 8005080:	4619      	mov	r1, r3
 8005082:	6878      	ldr	r0, [r7, #4]
 8005084:	f005 fe4b 	bl	800ad1e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005088:	693b      	ldr	r3, [r7, #16]
 800508a:	f003 0308 	and.w	r3, r3, #8
 800508e:	2b00      	cmp	r3, #0
 8005090:	d008      	beq.n	80050a4 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005094:	015a      	lsls	r2, r3, #5
 8005096:	69fb      	ldr	r3, [r7, #28]
 8005098:	4413      	add	r3, r2
 800509a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800509e:	461a      	mov	r2, r3
 80050a0:	2308      	movs	r3, #8
 80050a2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80050a4:	693b      	ldr	r3, [r7, #16]
 80050a6:	f003 0310 	and.w	r3, r3, #16
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d008      	beq.n	80050c0 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80050ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050b0:	015a      	lsls	r2, r3, #5
 80050b2:	69fb      	ldr	r3, [r7, #28]
 80050b4:	4413      	add	r3, r2
 80050b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80050ba:	461a      	mov	r2, r3
 80050bc:	2310      	movs	r3, #16
 80050be:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80050c0:	693b      	ldr	r3, [r7, #16]
 80050c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d008      	beq.n	80050dc <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80050ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050cc:	015a      	lsls	r2, r3, #5
 80050ce:	69fb      	ldr	r3, [r7, #28]
 80050d0:	4413      	add	r3, r2
 80050d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80050d6:	461a      	mov	r2, r3
 80050d8:	2340      	movs	r3, #64	@ 0x40
 80050da:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80050dc:	693b      	ldr	r3, [r7, #16]
 80050de:	f003 0302 	and.w	r3, r3, #2
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d023      	beq.n	800512e <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80050e6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80050e8:	6a38      	ldr	r0, [r7, #32]
 80050ea:	f002 ff99 	bl	8008020 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80050ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050f0:	4613      	mov	r3, r2
 80050f2:	00db      	lsls	r3, r3, #3
 80050f4:	4413      	add	r3, r2
 80050f6:	009b      	lsls	r3, r3, #2
 80050f8:	3338      	adds	r3, #56	@ 0x38
 80050fa:	687a      	ldr	r2, [r7, #4]
 80050fc:	4413      	add	r3, r2
 80050fe:	3304      	adds	r3, #4
 8005100:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005102:	697b      	ldr	r3, [r7, #20]
 8005104:	78db      	ldrb	r3, [r3, #3]
 8005106:	2b01      	cmp	r3, #1
 8005108:	d108      	bne.n	800511c <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800510a:	697b      	ldr	r3, [r7, #20]
 800510c:	2200      	movs	r2, #0
 800510e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005112:	b2db      	uxtb	r3, r3
 8005114:	4619      	mov	r1, r3
 8005116:	6878      	ldr	r0, [r7, #4]
 8005118:	f005 fe98 	bl	800ae4c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800511c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800511e:	015a      	lsls	r2, r3, #5
 8005120:	69fb      	ldr	r3, [r7, #28]
 8005122:	4413      	add	r3, r2
 8005124:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005128:	461a      	mov	r2, r3
 800512a:	2302      	movs	r3, #2
 800512c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800512e:	693b      	ldr	r3, [r7, #16]
 8005130:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005134:	2b00      	cmp	r3, #0
 8005136:	d003      	beq.n	8005140 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005138:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800513a:	6878      	ldr	r0, [r7, #4]
 800513c:	f000 fcae 	bl	8005a9c <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005142:	3301      	adds	r3, #1
 8005144:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005146:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005148:	085b      	lsrs	r3, r3, #1
 800514a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800514c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800514e:	2b00      	cmp	r3, #0
 8005150:	f47f af2e 	bne.w	8004fb0 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	4618      	mov	r0, r3
 800515a:	f003 fe6f 	bl	8008e3c <USB_ReadInterrupts>
 800515e:	4603      	mov	r3, r0
 8005160:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005164:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005168:	d114      	bne.n	8005194 <HAL_PCD_IRQHandler+0x4ba>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800516a:	69fb      	ldr	r3, [r7, #28]
 800516c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005170:	685b      	ldr	r3, [r3, #4]
 8005172:	69fa      	ldr	r2, [r7, #28]
 8005174:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005178:	f023 0301 	bic.w	r3, r3, #1
 800517c:	6053      	str	r3, [r2, #4]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResumeCallback(hpcd);
#else
      HAL_PCD_ResumeCallback(hpcd);
 800517e:	6878      	ldr	r0, [r7, #4]
 8005180:	f005 fe44 	bl	800ae0c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	695a      	ldr	r2, [r3, #20]
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8005192:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4618      	mov	r0, r3
 800519a:	f003 fe4f 	bl	8008e3c <USB_ReadInterrupts>
 800519e:	4603      	mov	r3, r0
 80051a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80051a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80051a8:	d112      	bne.n	80051d0 <HAL_PCD_IRQHandler+0x4f6>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80051aa:	69fb      	ldr	r3, [r7, #28]
 80051ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051b0:	689b      	ldr	r3, [r3, #8]
 80051b2:	f003 0301 	and.w	r3, r3, #1
 80051b6:	2b01      	cmp	r3, #1
 80051b8:	d102      	bne.n	80051c0 <HAL_PCD_IRQHandler+0x4e6>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80051ba:	6878      	ldr	r0, [r7, #4]
 80051bc:	f005 fe00 	bl	800adc0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	695a      	ldr	r2, [r3, #20]
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80051ce:	615a      	str	r2, [r3, #20]
    }
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	4618      	mov	r0, r3
 80051d6:	f003 fe31 	bl	8008e3c <USB_ReadInterrupts>
 80051da:	4603      	mov	r3, r0
 80051dc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80051e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051e4:	f040 80b7 	bne.w	8005356 <HAL_PCD_IRQHandler+0x67c>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80051e8:	69fb      	ldr	r3, [r7, #28]
 80051ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051ee:	685b      	ldr	r3, [r3, #4]
 80051f0:	69fa      	ldr	r2, [r7, #28]
 80051f2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80051f6:	f023 0301 	bic.w	r3, r3, #1
 80051fa:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	2110      	movs	r1, #16
 8005202:	4618      	mov	r0, r3
 8005204:	f002 ff0c 	bl	8008020 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005208:	2300      	movs	r3, #0
 800520a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800520c:	e046      	b.n	800529c <HAL_PCD_IRQHandler+0x5c2>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800520e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005210:	015a      	lsls	r2, r3, #5
 8005212:	69fb      	ldr	r3, [r7, #28]
 8005214:	4413      	add	r3, r2
 8005216:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800521a:	461a      	mov	r2, r3
 800521c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005220:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005222:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005224:	015a      	lsls	r2, r3, #5
 8005226:	69fb      	ldr	r3, [r7, #28]
 8005228:	4413      	add	r3, r2
 800522a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005232:	0151      	lsls	r1, r2, #5
 8005234:	69fa      	ldr	r2, [r7, #28]
 8005236:	440a      	add	r2, r1
 8005238:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800523c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005240:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8005242:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005244:	015a      	lsls	r2, r3, #5
 8005246:	69fb      	ldr	r3, [r7, #28]
 8005248:	4413      	add	r3, r2
 800524a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800524e:	461a      	mov	r2, r3
 8005250:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005254:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005256:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005258:	015a      	lsls	r2, r3, #5
 800525a:	69fb      	ldr	r3, [r7, #28]
 800525c:	4413      	add	r3, r2
 800525e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005266:	0151      	lsls	r1, r2, #5
 8005268:	69fa      	ldr	r2, [r7, #28]
 800526a:	440a      	add	r2, r1
 800526c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005270:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005274:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005276:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005278:	015a      	lsls	r2, r3, #5
 800527a:	69fb      	ldr	r3, [r7, #28]
 800527c:	4413      	add	r3, r2
 800527e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005286:	0151      	lsls	r1, r2, #5
 8005288:	69fa      	ldr	r2, [r7, #28]
 800528a:	440a      	add	r2, r1
 800528c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005290:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005294:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005296:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005298:	3301      	adds	r3, #1
 800529a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	685b      	ldr	r3, [r3, #4]
 80052a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80052a2:	429a      	cmp	r2, r3
 80052a4:	d3b3      	bcc.n	800520e <HAL_PCD_IRQHandler+0x534>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80052a6:	69fb      	ldr	r3, [r7, #28]
 80052a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052ac:	69db      	ldr	r3, [r3, #28]
 80052ae:	69fa      	ldr	r2, [r7, #28]
 80052b0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80052b4:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80052b8:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d016      	beq.n	80052f0 <HAL_PCD_IRQHandler+0x616>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80052c2:	69fb      	ldr	r3, [r7, #28]
 80052c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80052cc:	69fa      	ldr	r2, [r7, #28]
 80052ce:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80052d2:	f043 030b 	orr.w	r3, r3, #11
 80052d6:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80052da:	69fb      	ldr	r3, [r7, #28]
 80052dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052e2:	69fa      	ldr	r2, [r7, #28]
 80052e4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80052e8:	f043 030b 	orr.w	r3, r3, #11
 80052ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80052ee:	e015      	b.n	800531c <HAL_PCD_IRQHandler+0x642>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80052f0:	69fb      	ldr	r3, [r7, #28]
 80052f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052f6:	695b      	ldr	r3, [r3, #20]
 80052f8:	69fa      	ldr	r2, [r7, #28]
 80052fa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80052fe:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005302:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8005306:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005308:	69fb      	ldr	r3, [r7, #28]
 800530a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800530e:	691b      	ldr	r3, [r3, #16]
 8005310:	69fa      	ldr	r2, [r7, #28]
 8005312:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005316:	f043 030b 	orr.w	r3, r3, #11
 800531a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800531c:	69fb      	ldr	r3, [r7, #28]
 800531e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	69fa      	ldr	r2, [r7, #28]
 8005326:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800532a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800532e:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6818      	ldr	r0, [r3, #0]
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	68db      	ldr	r3, [r3, #12]
 8005338:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005340:	461a      	mov	r2, r3
 8005342:	f003 fe39 	bl	8008fb8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	695a      	ldr	r2, [r3, #20]
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8005354:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	4618      	mov	r0, r3
 800535c:	f003 fd6e 	bl	8008e3c <USB_ReadInterrupts>
 8005360:	4603      	mov	r3, r0
 8005362:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005366:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800536a:	d124      	bne.n	80053b6 <HAL_PCD_IRQHandler+0x6dc>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	4618      	mov	r0, r3
 8005372:	f003 fdfe 	bl	8008f72 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	4618      	mov	r0, r3
 800537c:	f002 fecc 	bl	8008118 <USB_GetDevSpeed>
 8005380:	4603      	mov	r3, r0
 8005382:	461a      	mov	r2, r3
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	611a      	str	r2, [r3, #16]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681c      	ldr	r4, [r3, #0]
 800538c:	f001 f99e 	bl	80066cc <HAL_RCC_GetHCLKFreq>
 8005390:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	691b      	ldr	r3, [r3, #16]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005396:	b2db      	uxtb	r3, r3
 8005398:	461a      	mov	r2, r3
 800539a:	4620      	mov	r0, r4
 800539c:	f002 fbd8 	bl	8007b50 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80053a0:	6878      	ldr	r0, [r7, #4]
 80053a2:	f005 fce4 	bl	800ad6e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	695a      	ldr	r2, [r3, #20]
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80053b4:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	4618      	mov	r0, r3
 80053bc:	f003 fd3e 	bl	8008e3c <USB_ReadInterrupts>
 80053c0:	4603      	mov	r3, r0
 80053c2:	f003 0308 	and.w	r3, r3, #8
 80053c6:	2b08      	cmp	r3, #8
 80053c8:	d10a      	bne.n	80053e0 <HAL_PCD_IRQHandler+0x706>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80053ca:	6878      	ldr	r0, [r7, #4]
 80053cc:	f005 fcc1 	bl	800ad52 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	695a      	ldr	r2, [r3, #20]
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f002 0208 	and.w	r2, r2, #8
 80053de:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	4618      	mov	r0, r3
 80053e6:	f003 fd29 	bl	8008e3c <USB_ReadInterrupts>
 80053ea:	4603      	mov	r3, r0
 80053ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053f0:	2b80      	cmp	r3, #128	@ 0x80
 80053f2:	d122      	bne.n	800543a <HAL_PCD_IRQHandler+0x760>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80053f4:	6a3b      	ldr	r3, [r7, #32]
 80053f6:	699b      	ldr	r3, [r3, #24]
 80053f8:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80053fc:	6a3b      	ldr	r3, [r7, #32]
 80053fe:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005400:	2301      	movs	r3, #1
 8005402:	627b      	str	r3, [r7, #36]	@ 0x24
 8005404:	e014      	b.n	8005430 <HAL_PCD_IRQHandler+0x756>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8005406:	6879      	ldr	r1, [r7, #4]
 8005408:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800540a:	4613      	mov	r3, r2
 800540c:	00db      	lsls	r3, r3, #3
 800540e:	4413      	add	r3, r2
 8005410:	009b      	lsls	r3, r3, #2
 8005412:	440b      	add	r3, r1
 8005414:	f203 237f 	addw	r3, r3, #639	@ 0x27f
 8005418:	781b      	ldrb	r3, [r3, #0]
 800541a:	2b01      	cmp	r3, #1
 800541c:	d105      	bne.n	800542a <HAL_PCD_IRQHandler+0x750>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800541e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005420:	b2db      	uxtb	r3, r3
 8005422:	4619      	mov	r1, r3
 8005424:	6878      	ldr	r0, [r7, #4]
 8005426:	f000 fb08 	bl	8005a3a <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800542a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800542c:	3301      	adds	r3, #1
 800542e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	685b      	ldr	r3, [r3, #4]
 8005434:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005436:	429a      	cmp	r2, r3
 8005438:	d3e5      	bcc.n	8005406 <HAL_PCD_IRQHandler+0x72c>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	4618      	mov	r0, r3
 8005440:	f003 fcfc 	bl	8008e3c <USB_ReadInterrupts>
 8005444:	4603      	mov	r3, r0
 8005446:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800544a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800544e:	d13b      	bne.n	80054c8 <HAL_PCD_IRQHandler+0x7ee>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005450:	2301      	movs	r3, #1
 8005452:	627b      	str	r3, [r7, #36]	@ 0x24
 8005454:	e02b      	b.n	80054ae <HAL_PCD_IRQHandler+0x7d4>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8005456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005458:	015a      	lsls	r2, r3, #5
 800545a:	69fb      	ldr	r3, [r7, #28]
 800545c:	4413      	add	r3, r2
 800545e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005466:	6879      	ldr	r1, [r7, #4]
 8005468:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800546a:	4613      	mov	r3, r2
 800546c:	00db      	lsls	r3, r3, #3
 800546e:	4413      	add	r3, r2
 8005470:	009b      	lsls	r3, r3, #2
 8005472:	440b      	add	r3, r1
 8005474:	3340      	adds	r3, #64	@ 0x40
 8005476:	781b      	ldrb	r3, [r3, #0]
 8005478:	2b01      	cmp	r3, #1
 800547a:	d115      	bne.n	80054a8 <HAL_PCD_IRQHandler+0x7ce>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800547c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800547e:	2b00      	cmp	r3, #0
 8005480:	da12      	bge.n	80054a8 <HAL_PCD_IRQHandler+0x7ce>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8005482:	6879      	ldr	r1, [r7, #4]
 8005484:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005486:	4613      	mov	r3, r2
 8005488:	00db      	lsls	r3, r3, #3
 800548a:	4413      	add	r3, r2
 800548c:	009b      	lsls	r3, r3, #2
 800548e:	440b      	add	r3, r1
 8005490:	333f      	adds	r3, #63	@ 0x3f
 8005492:	2201      	movs	r2, #1
 8005494:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8005496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005498:	b2db      	uxtb	r3, r3
 800549a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800549e:	b2db      	uxtb	r3, r3
 80054a0:	4619      	mov	r1, r3
 80054a2:	6878      	ldr	r0, [r7, #4]
 80054a4:	f000 fac9 	bl	8005a3a <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80054a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054aa:	3301      	adds	r3, #1
 80054ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	685b      	ldr	r3, [r3, #4]
 80054b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054b4:	429a      	cmp	r2, r3
 80054b6:	d3ce      	bcc.n	8005456 <HAL_PCD_IRQHandler+0x77c>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	695a      	ldr	r2, [r3, #20]
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80054c6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	4618      	mov	r0, r3
 80054ce:	f003 fcb5 	bl	8008e3c <USB_ReadInterrupts>
 80054d2:	4603      	mov	r3, r0
 80054d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80054d8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80054dc:	d155      	bne.n	800558a <HAL_PCD_IRQHandler+0x8b0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80054de:	2301      	movs	r3, #1
 80054e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80054e2:	e045      	b.n	8005570 <HAL_PCD_IRQHandler+0x896>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80054e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054e6:	015a      	lsls	r2, r3, #5
 80054e8:	69fb      	ldr	r3, [r7, #28]
 80054ea:	4413      	add	r3, r2
 80054ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80054f4:	6879      	ldr	r1, [r7, #4]
 80054f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054f8:	4613      	mov	r3, r2
 80054fa:	00db      	lsls	r3, r3, #3
 80054fc:	4413      	add	r3, r2
 80054fe:	009b      	lsls	r3, r3, #2
 8005500:	440b      	add	r3, r1
 8005502:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8005506:	781b      	ldrb	r3, [r3, #0]
 8005508:	2b01      	cmp	r3, #1
 800550a:	d12e      	bne.n	800556a <HAL_PCD_IRQHandler+0x890>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800550c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800550e:	2b00      	cmp	r3, #0
 8005510:	da2b      	bge.n	800556a <HAL_PCD_IRQHandler+0x890>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8005512:	69bb      	ldr	r3, [r7, #24]
 8005514:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	@ 0x4fc
 800551e:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005522:	429a      	cmp	r2, r3
 8005524:	d121      	bne.n	800556a <HAL_PCD_IRQHandler+0x890>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8005526:	6879      	ldr	r1, [r7, #4]
 8005528:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800552a:	4613      	mov	r3, r2
 800552c:	00db      	lsls	r3, r3, #3
 800552e:	4413      	add	r3, r2
 8005530:	009b      	lsls	r3, r3, #2
 8005532:	440b      	add	r3, r1
 8005534:	f203 237f 	addw	r3, r3, #639	@ 0x27f
 8005538:	2201      	movs	r2, #1
 800553a:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800553c:	6a3b      	ldr	r3, [r7, #32]
 800553e:	699b      	ldr	r3, [r3, #24]
 8005540:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005544:	6a3b      	ldr	r3, [r7, #32]
 8005546:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8005548:	6a3b      	ldr	r3, [r7, #32]
 800554a:	695b      	ldr	r3, [r3, #20]
 800554c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005550:	2b00      	cmp	r3, #0
 8005552:	d10a      	bne.n	800556a <HAL_PCD_IRQHandler+0x890>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8005554:	69fb      	ldr	r3, [r7, #28]
 8005556:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800555a:	685b      	ldr	r3, [r3, #4]
 800555c:	69fa      	ldr	r2, [r7, #28]
 800555e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005562:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005566:	6053      	str	r3, [r2, #4]
            break;
 8005568:	e007      	b.n	800557a <HAL_PCD_IRQHandler+0x8a0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800556a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800556c:	3301      	adds	r3, #1
 800556e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	685b      	ldr	r3, [r3, #4]
 8005574:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005576:	429a      	cmp	r2, r3
 8005578:	d3b4      	bcc.n	80054e4 <HAL_PCD_IRQHandler+0x80a>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	695a      	ldr	r2, [r3, #20]
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8005588:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	4618      	mov	r0, r3
 8005590:	f003 fc54 	bl	8008e3c <USB_ReadInterrupts>
 8005594:	4603      	mov	r3, r0
 8005596:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800559a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800559e:	d10a      	bne.n	80055b6 <HAL_PCD_IRQHandler+0x8dc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80055a0:	6878      	ldr	r0, [r7, #4]
 80055a2:	f005 fc65 	bl	800ae70 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	695a      	ldr	r2, [r3, #20]
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80055b4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	4618      	mov	r0, r3
 80055bc:	f003 fc3e 	bl	8008e3c <USB_ReadInterrupts>
 80055c0:	4603      	mov	r3, r0
 80055c2:	f003 0304 	and.w	r3, r3, #4
 80055c6:	2b04      	cmp	r3, #4
 80055c8:	d115      	bne.n	80055f6 <HAL_PCD_IRQHandler+0x91c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	685b      	ldr	r3, [r3, #4]
 80055d0:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80055d2:	69bb      	ldr	r3, [r7, #24]
 80055d4:	f003 0304 	and.w	r3, r3, #4
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d002      	beq.n	80055e2 <HAL_PCD_IRQHandler+0x908>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80055dc:	6878      	ldr	r0, [r7, #4]
 80055de:	f005 fc55 	bl	800ae8c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	6859      	ldr	r1, [r3, #4]
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	69ba      	ldr	r2, [r7, #24]
 80055ee:	430a      	orrs	r2, r1
 80055f0:	605a      	str	r2, [r3, #4]
 80055f2:	e000      	b.n	80055f6 <HAL_PCD_IRQHandler+0x91c>
      return;
 80055f4:	bf00      	nop
    }
  }
}
 80055f6:	3734      	adds	r7, #52	@ 0x34
 80055f8:	46bd      	mov	sp, r7
 80055fa:	bd90      	pop	{r4, r7, pc}

080055fc <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b082      	sub	sp, #8
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
 8005604:	460b      	mov	r3, r1
 8005606:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 800560e:	2b01      	cmp	r3, #1
 8005610:	d101      	bne.n	8005616 <HAL_PCD_SetAddress+0x1a>
 8005612:	2302      	movs	r3, #2
 8005614:	e013      	b.n	800563e <HAL_PCD_SetAddress+0x42>
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2201      	movs	r2, #1
 800561a:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  hpcd->USB_Address = address;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	78fa      	ldrb	r2, [r7, #3]
 8005622:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	78fa      	ldrb	r2, [r7, #3]
 800562c:	4611      	mov	r1, r2
 800562e:	4618      	mov	r0, r3
 8005630:	f003 fb9f 	bl	8008d72 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2200      	movs	r2, #0
 8005638:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 800563c:	2300      	movs	r3, #0
}
 800563e:	4618      	mov	r0, r3
 8005640:	3708      	adds	r7, #8
 8005642:	46bd      	mov	sp, r7
 8005644:	bd80      	pop	{r7, pc}

08005646 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005646:	b580      	push	{r7, lr}
 8005648:	b084      	sub	sp, #16
 800564a:	af00      	add	r7, sp, #0
 800564c:	6078      	str	r0, [r7, #4]
 800564e:	4608      	mov	r0, r1
 8005650:	4611      	mov	r1, r2
 8005652:	461a      	mov	r2, r3
 8005654:	4603      	mov	r3, r0
 8005656:	70fb      	strb	r3, [r7, #3]
 8005658:	460b      	mov	r3, r1
 800565a:	803b      	strh	r3, [r7, #0]
 800565c:	4613      	mov	r3, r2
 800565e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8005660:	2300      	movs	r3, #0
 8005662:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005664:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005668:	2b00      	cmp	r3, #0
 800566a:	da0f      	bge.n	800568c <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800566c:	78fb      	ldrb	r3, [r7, #3]
 800566e:	f003 020f 	and.w	r2, r3, #15
 8005672:	4613      	mov	r3, r2
 8005674:	00db      	lsls	r3, r3, #3
 8005676:	4413      	add	r3, r2
 8005678:	009b      	lsls	r3, r3, #2
 800567a:	3338      	adds	r3, #56	@ 0x38
 800567c:	687a      	ldr	r2, [r7, #4]
 800567e:	4413      	add	r3, r2
 8005680:	3304      	adds	r3, #4
 8005682:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	2201      	movs	r2, #1
 8005688:	705a      	strb	r2, [r3, #1]
 800568a:	e00f      	b.n	80056ac <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800568c:	78fb      	ldrb	r3, [r7, #3]
 800568e:	f003 020f 	and.w	r2, r3, #15
 8005692:	4613      	mov	r3, r2
 8005694:	00db      	lsls	r3, r3, #3
 8005696:	4413      	add	r3, r2
 8005698:	009b      	lsls	r3, r3, #2
 800569a:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 800569e:	687a      	ldr	r2, [r7, #4]
 80056a0:	4413      	add	r3, r2
 80056a2:	3304      	adds	r3, #4
 80056a4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	2200      	movs	r2, #0
 80056aa:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80056ac:	78fb      	ldrb	r3, [r7, #3]
 80056ae:	f003 030f 	and.w	r3, r3, #15
 80056b2:	b2da      	uxtb	r2, r3
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80056b8:	883a      	ldrh	r2, [r7, #0]
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	78ba      	ldrb	r2, [r7, #2]
 80056c2:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	785b      	ldrb	r3, [r3, #1]
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d004      	beq.n	80056d6 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	781b      	ldrb	r3, [r3, #0]
 80056d0:	461a      	mov	r2, r3
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80056d6:	78bb      	ldrb	r3, [r7, #2]
 80056d8:	2b02      	cmp	r3, #2
 80056da:	d102      	bne.n	80056e2 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	2200      	movs	r2, #0
 80056e0:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 80056e8:	2b01      	cmp	r3, #1
 80056ea:	d101      	bne.n	80056f0 <HAL_PCD_EP_Open+0xaa>
 80056ec:	2302      	movs	r3, #2
 80056ee:	e00e      	b.n	800570e <HAL_PCD_EP_Open+0xc8>
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2201      	movs	r2, #1
 80056f4:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	68f9      	ldr	r1, [r7, #12]
 80056fe:	4618      	mov	r0, r3
 8005700:	f002 fd2e 	bl	8008160 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2200      	movs	r2, #0
 8005708:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return ret;
 800570c:	7afb      	ldrb	r3, [r7, #11]
}
 800570e:	4618      	mov	r0, r3
 8005710:	3710      	adds	r7, #16
 8005712:	46bd      	mov	sp, r7
 8005714:	bd80      	pop	{r7, pc}

08005716 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005716:	b580      	push	{r7, lr}
 8005718:	b084      	sub	sp, #16
 800571a:	af00      	add	r7, sp, #0
 800571c:	6078      	str	r0, [r7, #4]
 800571e:	460b      	mov	r3, r1
 8005720:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005722:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005726:	2b00      	cmp	r3, #0
 8005728:	da0f      	bge.n	800574a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800572a:	78fb      	ldrb	r3, [r7, #3]
 800572c:	f003 020f 	and.w	r2, r3, #15
 8005730:	4613      	mov	r3, r2
 8005732:	00db      	lsls	r3, r3, #3
 8005734:	4413      	add	r3, r2
 8005736:	009b      	lsls	r3, r3, #2
 8005738:	3338      	adds	r3, #56	@ 0x38
 800573a:	687a      	ldr	r2, [r7, #4]
 800573c:	4413      	add	r3, r2
 800573e:	3304      	adds	r3, #4
 8005740:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	2201      	movs	r2, #1
 8005746:	705a      	strb	r2, [r3, #1]
 8005748:	e00f      	b.n	800576a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800574a:	78fb      	ldrb	r3, [r7, #3]
 800574c:	f003 020f 	and.w	r2, r3, #15
 8005750:	4613      	mov	r3, r2
 8005752:	00db      	lsls	r3, r3, #3
 8005754:	4413      	add	r3, r2
 8005756:	009b      	lsls	r3, r3, #2
 8005758:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 800575c:	687a      	ldr	r2, [r7, #4]
 800575e:	4413      	add	r3, r2
 8005760:	3304      	adds	r3, #4
 8005762:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	2200      	movs	r2, #0
 8005768:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800576a:	78fb      	ldrb	r3, [r7, #3]
 800576c:	f003 030f 	and.w	r3, r3, #15
 8005770:	b2da      	uxtb	r2, r3
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 800577c:	2b01      	cmp	r3, #1
 800577e:	d101      	bne.n	8005784 <HAL_PCD_EP_Close+0x6e>
 8005780:	2302      	movs	r3, #2
 8005782:	e00e      	b.n	80057a2 <HAL_PCD_EP_Close+0x8c>
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2201      	movs	r2, #1
 8005788:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	68f9      	ldr	r1, [r7, #12]
 8005792:	4618      	mov	r0, r3
 8005794:	f002 fd6a 	bl	800826c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2200      	movs	r2, #0
 800579c:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  return HAL_OK;
 80057a0:	2300      	movs	r3, #0
}
 80057a2:	4618      	mov	r0, r3
 80057a4:	3710      	adds	r7, #16
 80057a6:	46bd      	mov	sp, r7
 80057a8:	bd80      	pop	{r7, pc}

080057aa <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80057aa:	b580      	push	{r7, lr}
 80057ac:	b086      	sub	sp, #24
 80057ae:	af00      	add	r7, sp, #0
 80057b0:	60f8      	str	r0, [r7, #12]
 80057b2:	607a      	str	r2, [r7, #4]
 80057b4:	603b      	str	r3, [r7, #0]
 80057b6:	460b      	mov	r3, r1
 80057b8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80057ba:	7afb      	ldrb	r3, [r7, #11]
 80057bc:	f003 020f 	and.w	r2, r3, #15
 80057c0:	4613      	mov	r3, r2
 80057c2:	00db      	lsls	r3, r3, #3
 80057c4:	4413      	add	r3, r2
 80057c6:	009b      	lsls	r3, r3, #2
 80057c8:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 80057cc:	68fa      	ldr	r2, [r7, #12]
 80057ce:	4413      	add	r3, r2
 80057d0:	3304      	adds	r3, #4
 80057d2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80057d4:	697b      	ldr	r3, [r7, #20]
 80057d6:	687a      	ldr	r2, [r7, #4]
 80057d8:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80057da:	697b      	ldr	r3, [r7, #20]
 80057dc:	683a      	ldr	r2, [r7, #0]
 80057de:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80057e0:	697b      	ldr	r3, [r7, #20]
 80057e2:	2200      	movs	r2, #0
 80057e4:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80057e6:	697b      	ldr	r3, [r7, #20]
 80057e8:	2200      	movs	r2, #0
 80057ea:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80057ec:	7afb      	ldrb	r3, [r7, #11]
 80057ee:	f003 030f 	and.w	r3, r3, #15
 80057f2:	b2da      	uxtb	r2, r3
 80057f4:	697b      	ldr	r3, [r7, #20]
 80057f6:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	68db      	ldr	r3, [r3, #12]
 80057fc:	2b01      	cmp	r3, #1
 80057fe:	d102      	bne.n	8005806 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005800:	687a      	ldr	r2, [r7, #4]
 8005802:	697b      	ldr	r3, [r7, #20]
 8005804:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	6818      	ldr	r0, [r3, #0]
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	68db      	ldr	r3, [r3, #12]
 800580e:	b2db      	uxtb	r3, r3
 8005810:	461a      	mov	r2, r3
 8005812:	6979      	ldr	r1, [r7, #20]
 8005814:	f002 fe06 	bl	8008424 <USB_EPStartXfer>

  return HAL_OK;
 8005818:	2300      	movs	r3, #0
}
 800581a:	4618      	mov	r0, r3
 800581c:	3718      	adds	r7, #24
 800581e:	46bd      	mov	sp, r7
 8005820:	bd80      	pop	{r7, pc}

08005822 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8005822:	b480      	push	{r7}
 8005824:	b083      	sub	sp, #12
 8005826:	af00      	add	r7, sp, #0
 8005828:	6078      	str	r0, [r7, #4]
 800582a:	460b      	mov	r3, r1
 800582c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800582e:	78fb      	ldrb	r3, [r7, #3]
 8005830:	f003 020f 	and.w	r2, r3, #15
 8005834:	6879      	ldr	r1, [r7, #4]
 8005836:	4613      	mov	r3, r2
 8005838:	00db      	lsls	r3, r3, #3
 800583a:	4413      	add	r3, r2
 800583c:	009b      	lsls	r3, r3, #2
 800583e:	440b      	add	r3, r1
 8005840:	f503 7324 	add.w	r3, r3, #656	@ 0x290
 8005844:	681b      	ldr	r3, [r3, #0]
}
 8005846:	4618      	mov	r0, r3
 8005848:	370c      	adds	r7, #12
 800584a:	46bd      	mov	sp, r7
 800584c:	bc80      	pop	{r7}
 800584e:	4770      	bx	lr

08005850 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b086      	sub	sp, #24
 8005854:	af00      	add	r7, sp, #0
 8005856:	60f8      	str	r0, [r7, #12]
 8005858:	607a      	str	r2, [r7, #4]
 800585a:	603b      	str	r3, [r7, #0]
 800585c:	460b      	mov	r3, r1
 800585e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005860:	7afb      	ldrb	r3, [r7, #11]
 8005862:	f003 020f 	and.w	r2, r3, #15
 8005866:	4613      	mov	r3, r2
 8005868:	00db      	lsls	r3, r3, #3
 800586a:	4413      	add	r3, r2
 800586c:	009b      	lsls	r3, r3, #2
 800586e:	3338      	adds	r3, #56	@ 0x38
 8005870:	68fa      	ldr	r2, [r7, #12]
 8005872:	4413      	add	r3, r2
 8005874:	3304      	adds	r3, #4
 8005876:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005878:	697b      	ldr	r3, [r7, #20]
 800587a:	687a      	ldr	r2, [r7, #4]
 800587c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800587e:	697b      	ldr	r3, [r7, #20]
 8005880:	683a      	ldr	r2, [r7, #0]
 8005882:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005884:	697b      	ldr	r3, [r7, #20]
 8005886:	2200      	movs	r2, #0
 8005888:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800588a:	697b      	ldr	r3, [r7, #20]
 800588c:	2201      	movs	r2, #1
 800588e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005890:	7afb      	ldrb	r3, [r7, #11]
 8005892:	f003 030f 	and.w	r3, r3, #15
 8005896:	b2da      	uxtb	r2, r3
 8005898:	697b      	ldr	r3, [r7, #20]
 800589a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	68db      	ldr	r3, [r3, #12]
 80058a0:	2b01      	cmp	r3, #1
 80058a2:	d102      	bne.n	80058aa <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80058a4:	687a      	ldr	r2, [r7, #4]
 80058a6:	697b      	ldr	r3, [r7, #20]
 80058a8:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	6818      	ldr	r0, [r3, #0]
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	68db      	ldr	r3, [r3, #12]
 80058b2:	b2db      	uxtb	r3, r3
 80058b4:	461a      	mov	r2, r3
 80058b6:	6979      	ldr	r1, [r7, #20]
 80058b8:	f002 fdb4 	bl	8008424 <USB_EPStartXfer>

  return HAL_OK;
 80058bc:	2300      	movs	r3, #0
}
 80058be:	4618      	mov	r0, r3
 80058c0:	3718      	adds	r7, #24
 80058c2:	46bd      	mov	sp, r7
 80058c4:	bd80      	pop	{r7, pc}

080058c6 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80058c6:	b580      	push	{r7, lr}
 80058c8:	b084      	sub	sp, #16
 80058ca:	af00      	add	r7, sp, #0
 80058cc:	6078      	str	r0, [r7, #4]
 80058ce:	460b      	mov	r3, r1
 80058d0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80058d2:	78fb      	ldrb	r3, [r7, #3]
 80058d4:	f003 020f 	and.w	r2, r3, #15
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	685b      	ldr	r3, [r3, #4]
 80058dc:	429a      	cmp	r2, r3
 80058de:	d901      	bls.n	80058e4 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80058e0:	2301      	movs	r3, #1
 80058e2:	e050      	b.n	8005986 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80058e4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	da0f      	bge.n	800590c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80058ec:	78fb      	ldrb	r3, [r7, #3]
 80058ee:	f003 020f 	and.w	r2, r3, #15
 80058f2:	4613      	mov	r3, r2
 80058f4:	00db      	lsls	r3, r3, #3
 80058f6:	4413      	add	r3, r2
 80058f8:	009b      	lsls	r3, r3, #2
 80058fa:	3338      	adds	r3, #56	@ 0x38
 80058fc:	687a      	ldr	r2, [r7, #4]
 80058fe:	4413      	add	r3, r2
 8005900:	3304      	adds	r3, #4
 8005902:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2201      	movs	r2, #1
 8005908:	705a      	strb	r2, [r3, #1]
 800590a:	e00d      	b.n	8005928 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800590c:	78fa      	ldrb	r2, [r7, #3]
 800590e:	4613      	mov	r3, r2
 8005910:	00db      	lsls	r3, r3, #3
 8005912:	4413      	add	r3, r2
 8005914:	009b      	lsls	r3, r3, #2
 8005916:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 800591a:	687a      	ldr	r2, [r7, #4]
 800591c:	4413      	add	r3, r2
 800591e:	3304      	adds	r3, #4
 8005920:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	2200      	movs	r2, #0
 8005926:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	2201      	movs	r2, #1
 800592c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800592e:	78fb      	ldrb	r3, [r7, #3]
 8005930:	f003 030f 	and.w	r3, r3, #15
 8005934:	b2da      	uxtb	r2, r3
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8005940:	2b01      	cmp	r3, #1
 8005942:	d101      	bne.n	8005948 <HAL_PCD_EP_SetStall+0x82>
 8005944:	2302      	movs	r3, #2
 8005946:	e01e      	b.n	8005986 <HAL_PCD_EP_SetStall+0xc0>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2201      	movs	r2, #1
 800594c:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	68f9      	ldr	r1, [r7, #12]
 8005956:	4618      	mov	r0, r3
 8005958:	f003 f939 	bl	8008bce <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800595c:	78fb      	ldrb	r3, [r7, #3]
 800595e:	f003 030f 	and.w	r3, r3, #15
 8005962:	2b00      	cmp	r3, #0
 8005964:	d10a      	bne.n	800597c <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6818      	ldr	r0, [r3, #0]
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	68db      	ldr	r3, [r3, #12]
 800596e:	b2d9      	uxtb	r1, r3
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8005976:	461a      	mov	r2, r3
 8005978:	f003 fb1e 	bl	8008fb8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2200      	movs	r2, #0
 8005980:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8005984:	2300      	movs	r3, #0
}
 8005986:	4618      	mov	r0, r3
 8005988:	3710      	adds	r7, #16
 800598a:	46bd      	mov	sp, r7
 800598c:	bd80      	pop	{r7, pc}

0800598e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800598e:	b580      	push	{r7, lr}
 8005990:	b084      	sub	sp, #16
 8005992:	af00      	add	r7, sp, #0
 8005994:	6078      	str	r0, [r7, #4]
 8005996:	460b      	mov	r3, r1
 8005998:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800599a:	78fb      	ldrb	r3, [r7, #3]
 800599c:	f003 020f 	and.w	r2, r3, #15
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	685b      	ldr	r3, [r3, #4]
 80059a4:	429a      	cmp	r2, r3
 80059a6:	d901      	bls.n	80059ac <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80059a8:	2301      	movs	r3, #1
 80059aa:	e042      	b.n	8005a32 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80059ac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	da0f      	bge.n	80059d4 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80059b4:	78fb      	ldrb	r3, [r7, #3]
 80059b6:	f003 020f 	and.w	r2, r3, #15
 80059ba:	4613      	mov	r3, r2
 80059bc:	00db      	lsls	r3, r3, #3
 80059be:	4413      	add	r3, r2
 80059c0:	009b      	lsls	r3, r3, #2
 80059c2:	3338      	adds	r3, #56	@ 0x38
 80059c4:	687a      	ldr	r2, [r7, #4]
 80059c6:	4413      	add	r3, r2
 80059c8:	3304      	adds	r3, #4
 80059ca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	2201      	movs	r2, #1
 80059d0:	705a      	strb	r2, [r3, #1]
 80059d2:	e00f      	b.n	80059f4 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80059d4:	78fb      	ldrb	r3, [r7, #3]
 80059d6:	f003 020f 	and.w	r2, r3, #15
 80059da:	4613      	mov	r3, r2
 80059dc:	00db      	lsls	r3, r3, #3
 80059de:	4413      	add	r3, r2
 80059e0:	009b      	lsls	r3, r3, #2
 80059e2:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 80059e6:	687a      	ldr	r2, [r7, #4]
 80059e8:	4413      	add	r3, r2
 80059ea:	3304      	adds	r3, #4
 80059ec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	2200      	movs	r2, #0
 80059f2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	2200      	movs	r2, #0
 80059f8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80059fa:	78fb      	ldrb	r3, [r7, #3]
 80059fc:	f003 030f 	and.w	r3, r3, #15
 8005a00:	b2da      	uxtb	r2, r3
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8005a0c:	2b01      	cmp	r3, #1
 8005a0e:	d101      	bne.n	8005a14 <HAL_PCD_EP_ClrStall+0x86>
 8005a10:	2302      	movs	r3, #2
 8005a12:	e00e      	b.n	8005a32 <HAL_PCD_EP_ClrStall+0xa4>
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2201      	movs	r2, #1
 8005a18:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	68f9      	ldr	r1, [r7, #12]
 8005a22:	4618      	mov	r0, r3
 8005a24:	f003 f940 	bl	8008ca8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8005a30:	2300      	movs	r3, #0
}
 8005a32:	4618      	mov	r0, r3
 8005a34:	3710      	adds	r7, #16
 8005a36:	46bd      	mov	sp, r7
 8005a38:	bd80      	pop	{r7, pc}

08005a3a <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005a3a:	b580      	push	{r7, lr}
 8005a3c:	b084      	sub	sp, #16
 8005a3e:	af00      	add	r7, sp, #0
 8005a40:	6078      	str	r0, [r7, #4]
 8005a42:	460b      	mov	r3, r1
 8005a44:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005a46:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	da0c      	bge.n	8005a68 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005a4e:	78fb      	ldrb	r3, [r7, #3]
 8005a50:	f003 020f 	and.w	r2, r3, #15
 8005a54:	4613      	mov	r3, r2
 8005a56:	00db      	lsls	r3, r3, #3
 8005a58:	4413      	add	r3, r2
 8005a5a:	009b      	lsls	r3, r3, #2
 8005a5c:	3338      	adds	r3, #56	@ 0x38
 8005a5e:	687a      	ldr	r2, [r7, #4]
 8005a60:	4413      	add	r3, r2
 8005a62:	3304      	adds	r3, #4
 8005a64:	60fb      	str	r3, [r7, #12]
 8005a66:	e00c      	b.n	8005a82 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005a68:	78fb      	ldrb	r3, [r7, #3]
 8005a6a:	f003 020f 	and.w	r2, r3, #15
 8005a6e:	4613      	mov	r3, r2
 8005a70:	00db      	lsls	r3, r3, #3
 8005a72:	4413      	add	r3, r2
 8005a74:	009b      	lsls	r3, r3, #2
 8005a76:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8005a7a:	687a      	ldr	r2, [r7, #4]
 8005a7c:	4413      	add	r3, r2
 8005a7e:	3304      	adds	r3, #4
 8005a80:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	68f9      	ldr	r1, [r7, #12]
 8005a88:	4618      	mov	r0, r3
 8005a8a:	f002 ff63 	bl	8008954 <USB_EPStopXfer>
 8005a8e:	4603      	mov	r3, r0
 8005a90:	72fb      	strb	r3, [r7, #11]

  return ret;
 8005a92:	7afb      	ldrb	r3, [r7, #11]
}
 8005a94:	4618      	mov	r0, r3
 8005a96:	3710      	adds	r7, #16
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	bd80      	pop	{r7, pc}

08005a9c <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b08a      	sub	sp, #40	@ 0x28
 8005aa0:	af02      	add	r7, sp, #8
 8005aa2:	6078      	str	r0, [r7, #4]
 8005aa4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005aac:	697b      	ldr	r3, [r7, #20]
 8005aae:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005ab0:	683a      	ldr	r2, [r7, #0]
 8005ab2:	4613      	mov	r3, r2
 8005ab4:	00db      	lsls	r3, r3, #3
 8005ab6:	4413      	add	r3, r2
 8005ab8:	009b      	lsls	r3, r3, #2
 8005aba:	3338      	adds	r3, #56	@ 0x38
 8005abc:	687a      	ldr	r2, [r7, #4]
 8005abe:	4413      	add	r3, r2
 8005ac0:	3304      	adds	r3, #4
 8005ac2:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	695a      	ldr	r2, [r3, #20]
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	691b      	ldr	r3, [r3, #16]
 8005acc:	429a      	cmp	r2, r3
 8005ace:	d901      	bls.n	8005ad4 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	e06c      	b.n	8005bae <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	691a      	ldr	r2, [r3, #16]
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	695b      	ldr	r3, [r3, #20]
 8005adc:	1ad3      	subs	r3, r2, r3
 8005ade:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	689b      	ldr	r3, [r3, #8]
 8005ae4:	69fa      	ldr	r2, [r7, #28]
 8005ae6:	429a      	cmp	r2, r3
 8005ae8:	d902      	bls.n	8005af0 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	689b      	ldr	r3, [r3, #8]
 8005aee:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005af0:	69fb      	ldr	r3, [r7, #28]
 8005af2:	3303      	adds	r3, #3
 8005af4:	089b      	lsrs	r3, r3, #2
 8005af6:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005af8:	e02b      	b.n	8005b52 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	691a      	ldr	r2, [r3, #16]
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	695b      	ldr	r3, [r3, #20]
 8005b02:	1ad3      	subs	r3, r2, r3
 8005b04:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	689b      	ldr	r3, [r3, #8]
 8005b0a:	69fa      	ldr	r2, [r7, #28]
 8005b0c:	429a      	cmp	r2, r3
 8005b0e:	d902      	bls.n	8005b16 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	689b      	ldr	r3, [r3, #8]
 8005b14:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005b16:	69fb      	ldr	r3, [r7, #28]
 8005b18:	3303      	adds	r3, #3
 8005b1a:	089b      	lsrs	r3, r3, #2
 8005b1c:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	68d9      	ldr	r1, [r3, #12]
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	b2da      	uxtb	r2, r3
 8005b26:	69fb      	ldr	r3, [r7, #28]
 8005b28:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	68db      	ldr	r3, [r3, #12]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005b2e:	b2db      	uxtb	r3, r3
 8005b30:	9300      	str	r3, [sp, #0]
 8005b32:	4603      	mov	r3, r0
 8005b34:	6978      	ldr	r0, [r7, #20]
 8005b36:	f002 ffb6 	bl	8008aa6 <USB_WritePacket>

    ep->xfer_buff  += len;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	68da      	ldr	r2, [r3, #12]
 8005b3e:	69fb      	ldr	r3, [r7, #28]
 8005b40:	441a      	add	r2, r3
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	695a      	ldr	r2, [r3, #20]
 8005b4a:	69fb      	ldr	r3, [r7, #28]
 8005b4c:	441a      	add	r2, r3
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	015a      	lsls	r2, r3, #5
 8005b56:	693b      	ldr	r3, [r7, #16]
 8005b58:	4413      	add	r3, r2
 8005b5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b5e:	699b      	ldr	r3, [r3, #24]
 8005b60:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005b62:	69ba      	ldr	r2, [r7, #24]
 8005b64:	429a      	cmp	r2, r3
 8005b66:	d809      	bhi.n	8005b7c <PCD_WriteEmptyTxFifo+0xe0>
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	695a      	ldr	r2, [r3, #20]
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005b70:	429a      	cmp	r2, r3
 8005b72:	d203      	bcs.n	8005b7c <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	691b      	ldr	r3, [r3, #16]
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d1be      	bne.n	8005afa <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	691a      	ldr	r2, [r3, #16]
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	695b      	ldr	r3, [r3, #20]
 8005b84:	429a      	cmp	r2, r3
 8005b86:	d811      	bhi.n	8005bac <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	f003 030f 	and.w	r3, r3, #15
 8005b8e:	2201      	movs	r2, #1
 8005b90:	fa02 f303 	lsl.w	r3, r2, r3
 8005b94:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005b96:	693b      	ldr	r3, [r7, #16]
 8005b98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b9c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005b9e:	68bb      	ldr	r3, [r7, #8]
 8005ba0:	43db      	mvns	r3, r3
 8005ba2:	6939      	ldr	r1, [r7, #16]
 8005ba4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005ba8:	4013      	ands	r3, r2
 8005baa:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8005bac:	2300      	movs	r3, #0
}
 8005bae:	4618      	mov	r0, r3
 8005bb0:	3720      	adds	r7, #32
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	bd80      	pop	{r7, pc}
	...

08005bb8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b088      	sub	sp, #32
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
 8005bc0:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005bc8:	69fb      	ldr	r3, [r7, #28]
 8005bca:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005bcc:	69fb      	ldr	r3, [r7, #28]
 8005bce:	333c      	adds	r3, #60	@ 0x3c
 8005bd0:	3304      	adds	r3, #4
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005bd6:	683b      	ldr	r3, [r7, #0]
 8005bd8:	015a      	lsls	r2, r3, #5
 8005bda:	69bb      	ldr	r3, [r7, #24]
 8005bdc:	4413      	add	r3, r2
 8005bde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005be2:	689b      	ldr	r3, [r3, #8]
 8005be4:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	68db      	ldr	r3, [r3, #12]
 8005bea:	2b01      	cmp	r3, #1
 8005bec:	d17b      	bne.n	8005ce6 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005bee:	693b      	ldr	r3, [r7, #16]
 8005bf0:	f003 0308 	and.w	r3, r3, #8
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d015      	beq.n	8005c24 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005bf8:	697b      	ldr	r3, [r7, #20]
 8005bfa:	4a61      	ldr	r2, [pc, #388]	@ (8005d80 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	f240 80b9 	bls.w	8005d74 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005c02:	693b      	ldr	r3, [r7, #16]
 8005c04:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	f000 80b3 	beq.w	8005d74 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	015a      	lsls	r2, r3, #5
 8005c12:	69bb      	ldr	r3, [r7, #24]
 8005c14:	4413      	add	r3, r2
 8005c16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c1a:	461a      	mov	r2, r3
 8005c1c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005c20:	6093      	str	r3, [r2, #8]
 8005c22:	e0a7      	b.n	8005d74 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005c24:	693b      	ldr	r3, [r7, #16]
 8005c26:	f003 0320 	and.w	r3, r3, #32
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d009      	beq.n	8005c42 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	015a      	lsls	r2, r3, #5
 8005c32:	69bb      	ldr	r3, [r7, #24]
 8005c34:	4413      	add	r3, r2
 8005c36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c3a:	461a      	mov	r2, r3
 8005c3c:	2320      	movs	r3, #32
 8005c3e:	6093      	str	r3, [r2, #8]
 8005c40:	e098      	b.n	8005d74 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8005c42:	693b      	ldr	r3, [r7, #16]
 8005c44:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	f040 8093 	bne.w	8005d74 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005c4e:	697b      	ldr	r3, [r7, #20]
 8005c50:	4a4b      	ldr	r2, [pc, #300]	@ (8005d80 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005c52:	4293      	cmp	r3, r2
 8005c54:	d90f      	bls.n	8005c76 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005c56:	693b      	ldr	r3, [r7, #16]
 8005c58:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d00a      	beq.n	8005c76 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005c60:	683b      	ldr	r3, [r7, #0]
 8005c62:	015a      	lsls	r2, r3, #5
 8005c64:	69bb      	ldr	r3, [r7, #24]
 8005c66:	4413      	add	r3, r2
 8005c68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c6c:	461a      	mov	r2, r3
 8005c6e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005c72:	6093      	str	r3, [r2, #8]
 8005c74:	e07e      	b.n	8005d74 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8005c76:	683a      	ldr	r2, [r7, #0]
 8005c78:	4613      	mov	r3, r2
 8005c7a:	00db      	lsls	r3, r3, #3
 8005c7c:	4413      	add	r3, r2
 8005c7e:	009b      	lsls	r3, r3, #2
 8005c80:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8005c84:	687a      	ldr	r2, [r7, #4]
 8005c86:	4413      	add	r3, r2
 8005c88:	3304      	adds	r3, #4
 8005c8a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	6a1a      	ldr	r2, [r3, #32]
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	0159      	lsls	r1, r3, #5
 8005c94:	69bb      	ldr	r3, [r7, #24]
 8005c96:	440b      	add	r3, r1
 8005c98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c9c:	691b      	ldr	r3, [r3, #16]
 8005c9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005ca2:	1ad2      	subs	r2, r2, r3
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8005ca8:	683b      	ldr	r3, [r7, #0]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d114      	bne.n	8005cd8 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	691b      	ldr	r3, [r3, #16]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d109      	bne.n	8005cca <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6818      	ldr	r0, [r3, #0]
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8005cc0:	461a      	mov	r2, r3
 8005cc2:	2101      	movs	r1, #1
 8005cc4:	f003 f978 	bl	8008fb8 <USB_EP0_OutStart>
 8005cc8:	e006      	b.n	8005cd8 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	68da      	ldr	r2, [r3, #12]
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	695b      	ldr	r3, [r3, #20]
 8005cd2:	441a      	add	r2, r3
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005cd8:	683b      	ldr	r3, [r7, #0]
 8005cda:	b2db      	uxtb	r3, r3
 8005cdc:	4619      	mov	r1, r3
 8005cde:	6878      	ldr	r0, [r7, #4]
 8005ce0:	f005 f802 	bl	800ace8 <HAL_PCD_DataOutStageCallback>
 8005ce4:	e046      	b.n	8005d74 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005ce6:	697b      	ldr	r3, [r7, #20]
 8005ce8:	4a26      	ldr	r2, [pc, #152]	@ (8005d84 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d124      	bne.n	8005d38 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005cee:	693b      	ldr	r3, [r7, #16]
 8005cf0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d00a      	beq.n	8005d0e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	015a      	lsls	r2, r3, #5
 8005cfc:	69bb      	ldr	r3, [r7, #24]
 8005cfe:	4413      	add	r3, r2
 8005d00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d04:	461a      	mov	r2, r3
 8005d06:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005d0a:	6093      	str	r3, [r2, #8]
 8005d0c:	e032      	b.n	8005d74 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005d0e:	693b      	ldr	r3, [r7, #16]
 8005d10:	f003 0320 	and.w	r3, r3, #32
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d008      	beq.n	8005d2a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	015a      	lsls	r2, r3, #5
 8005d1c:	69bb      	ldr	r3, [r7, #24]
 8005d1e:	4413      	add	r3, r2
 8005d20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d24:	461a      	mov	r2, r3
 8005d26:	2320      	movs	r3, #32
 8005d28:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005d2a:	683b      	ldr	r3, [r7, #0]
 8005d2c:	b2db      	uxtb	r3, r3
 8005d2e:	4619      	mov	r1, r3
 8005d30:	6878      	ldr	r0, [r7, #4]
 8005d32:	f004 ffd9 	bl	800ace8 <HAL_PCD_DataOutStageCallback>
 8005d36:	e01d      	b.n	8005d74 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d114      	bne.n	8005d68 <PCD_EP_OutXfrComplete_int+0x1b0>
 8005d3e:	6879      	ldr	r1, [r7, #4]
 8005d40:	683a      	ldr	r2, [r7, #0]
 8005d42:	4613      	mov	r3, r2
 8005d44:	00db      	lsls	r3, r3, #3
 8005d46:	4413      	add	r3, r2
 8005d48:	009b      	lsls	r3, r3, #2
 8005d4a:	440b      	add	r3, r1
 8005d4c:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d108      	bne.n	8005d68 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6818      	ldr	r0, [r3, #0]
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8005d60:	461a      	mov	r2, r3
 8005d62:	2100      	movs	r1, #0
 8005d64:	f003 f928 	bl	8008fb8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	b2db      	uxtb	r3, r3
 8005d6c:	4619      	mov	r1, r3
 8005d6e:	6878      	ldr	r0, [r7, #4]
 8005d70:	f004 ffba 	bl	800ace8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005d74:	2300      	movs	r3, #0
}
 8005d76:	4618      	mov	r0, r3
 8005d78:	3720      	adds	r7, #32
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	bd80      	pop	{r7, pc}
 8005d7e:	bf00      	nop
 8005d80:	4f54300a 	.word	0x4f54300a
 8005d84:	4f54310a 	.word	0x4f54310a

08005d88 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005d88:	b580      	push	{r7, lr}
 8005d8a:	b086      	sub	sp, #24
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	6078      	str	r0, [r7, #4]
 8005d90:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d98:	697b      	ldr	r3, [r7, #20]
 8005d9a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005d9c:	697b      	ldr	r3, [r7, #20]
 8005d9e:	333c      	adds	r3, #60	@ 0x3c
 8005da0:	3304      	adds	r3, #4
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005da6:	683b      	ldr	r3, [r7, #0]
 8005da8:	015a      	lsls	r2, r3, #5
 8005daa:	693b      	ldr	r3, [r7, #16]
 8005dac:	4413      	add	r3, r2
 8005dae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005db2:	689b      	ldr	r3, [r3, #8]
 8005db4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	4a15      	ldr	r2, [pc, #84]	@ (8005e10 <PCD_EP_OutSetupPacket_int+0x88>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d90e      	bls.n	8005ddc <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005dbe:	68bb      	ldr	r3, [r7, #8]
 8005dc0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d009      	beq.n	8005ddc <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005dc8:	683b      	ldr	r3, [r7, #0]
 8005dca:	015a      	lsls	r2, r3, #5
 8005dcc:	693b      	ldr	r3, [r7, #16]
 8005dce:	4413      	add	r3, r2
 8005dd0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005dd4:	461a      	mov	r2, r3
 8005dd6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005dda:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005ddc:	6878      	ldr	r0, [r7, #4]
 8005dde:	f004 ff71 	bl	800acc4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	4a0a      	ldr	r2, [pc, #40]	@ (8005e10 <PCD_EP_OutSetupPacket_int+0x88>)
 8005de6:	4293      	cmp	r3, r2
 8005de8:	d90c      	bls.n	8005e04 <PCD_EP_OutSetupPacket_int+0x7c>
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	68db      	ldr	r3, [r3, #12]
 8005dee:	2b01      	cmp	r3, #1
 8005df0:	d108      	bne.n	8005e04 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	6818      	ldr	r0, [r3, #0]
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8005dfc:	461a      	mov	r2, r3
 8005dfe:	2101      	movs	r1, #1
 8005e00:	f003 f8da 	bl	8008fb8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005e04:	2300      	movs	r3, #0
}
 8005e06:	4618      	mov	r0, r3
 8005e08:	3718      	adds	r7, #24
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	bd80      	pop	{r7, pc}
 8005e0e:	bf00      	nop
 8005e10:	4f54300a 	.word	0x4f54300a

08005e14 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005e14:	b480      	push	{r7}
 8005e16:	b085      	sub	sp, #20
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	6078      	str	r0, [r7, #4]
 8005e1c:	460b      	mov	r3, r1
 8005e1e:	70fb      	strb	r3, [r7, #3]
 8005e20:	4613      	mov	r3, r2
 8005e22:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e2a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005e2c:	78fb      	ldrb	r3, [r7, #3]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d107      	bne.n	8005e42 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005e32:	883b      	ldrh	r3, [r7, #0]
 8005e34:	0419      	lsls	r1, r3, #16
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	68ba      	ldr	r2, [r7, #8]
 8005e3c:	430a      	orrs	r2, r1
 8005e3e:	629a      	str	r2, [r3, #40]	@ 0x28
 8005e40:	e028      	b.n	8005e94 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e48:	0c1b      	lsrs	r3, r3, #16
 8005e4a:	68ba      	ldr	r2, [r7, #8]
 8005e4c:	4413      	add	r3, r2
 8005e4e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005e50:	2300      	movs	r3, #0
 8005e52:	73fb      	strb	r3, [r7, #15]
 8005e54:	e00d      	b.n	8005e72 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681a      	ldr	r2, [r3, #0]
 8005e5a:	7bfb      	ldrb	r3, [r7, #15]
 8005e5c:	3340      	adds	r3, #64	@ 0x40
 8005e5e:	009b      	lsls	r3, r3, #2
 8005e60:	4413      	add	r3, r2
 8005e62:	685b      	ldr	r3, [r3, #4]
 8005e64:	0c1b      	lsrs	r3, r3, #16
 8005e66:	68ba      	ldr	r2, [r7, #8]
 8005e68:	4413      	add	r3, r2
 8005e6a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005e6c:	7bfb      	ldrb	r3, [r7, #15]
 8005e6e:	3301      	adds	r3, #1
 8005e70:	73fb      	strb	r3, [r7, #15]
 8005e72:	7bfa      	ldrb	r2, [r7, #15]
 8005e74:	78fb      	ldrb	r3, [r7, #3]
 8005e76:	3b01      	subs	r3, #1
 8005e78:	429a      	cmp	r2, r3
 8005e7a:	d3ec      	bcc.n	8005e56 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005e7c:	883b      	ldrh	r3, [r7, #0]
 8005e7e:	0418      	lsls	r0, r3, #16
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6819      	ldr	r1, [r3, #0]
 8005e84:	78fb      	ldrb	r3, [r7, #3]
 8005e86:	3b01      	subs	r3, #1
 8005e88:	68ba      	ldr	r2, [r7, #8]
 8005e8a:	4302      	orrs	r2, r0
 8005e8c:	3340      	adds	r3, #64	@ 0x40
 8005e8e:	009b      	lsls	r3, r3, #2
 8005e90:	440b      	add	r3, r1
 8005e92:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005e94:	2300      	movs	r3, #0
}
 8005e96:	4618      	mov	r0, r3
 8005e98:	3714      	adds	r7, #20
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	bc80      	pop	{r7}
 8005e9e:	4770      	bx	lr

08005ea0 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005ea0:	b480      	push	{r7}
 8005ea2:	b083      	sub	sp, #12
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
 8005ea8:	460b      	mov	r3, r1
 8005eaa:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	887a      	ldrh	r2, [r7, #2]
 8005eb2:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005eb4:	2300      	movs	r3, #0
}
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	370c      	adds	r7, #12
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	bc80      	pop	{r7}
 8005ebe:	4770      	bx	lr

08005ec0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b08a      	sub	sp, #40	@ 0x28
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d101      	bne.n	8005ed2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005ece:	2301      	movs	r3, #1
 8005ed0:	e23b      	b.n	800634a <HAL_RCC_OscConfig+0x48a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f003 0301 	and.w	r3, r3, #1
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d050      	beq.n	8005f80 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005ede:	4b9e      	ldr	r3, [pc, #632]	@ (8006158 <HAL_RCC_OscConfig+0x298>)
 8005ee0:	689b      	ldr	r3, [r3, #8]
 8005ee2:	f003 030c 	and.w	r3, r3, #12
 8005ee6:	2b04      	cmp	r3, #4
 8005ee8:	d00c      	beq.n	8005f04 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005eea:	4b9b      	ldr	r3, [pc, #620]	@ (8006158 <HAL_RCC_OscConfig+0x298>)
 8005eec:	689b      	ldr	r3, [r3, #8]
 8005eee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005ef2:	2b08      	cmp	r3, #8
 8005ef4:	d112      	bne.n	8005f1c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005ef6:	4b98      	ldr	r3, [pc, #608]	@ (8006158 <HAL_RCC_OscConfig+0x298>)
 8005ef8:	685b      	ldr	r3, [r3, #4]
 8005efa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005efe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005f02:	d10b      	bne.n	8005f1c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005f04:	4b94      	ldr	r3, [pc, #592]	@ (8006158 <HAL_RCC_OscConfig+0x298>)
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d036      	beq.n	8005f7e <HAL_RCC_OscConfig+0xbe>
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	685b      	ldr	r3, [r3, #4]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d132      	bne.n	8005f7e <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 8005f18:	2301      	movs	r3, #1
 8005f1a:	e216      	b.n	800634a <HAL_RCC_OscConfig+0x48a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	685a      	ldr	r2, [r3, #4]
 8005f20:	4b8e      	ldr	r3, [pc, #568]	@ (800615c <HAL_RCC_OscConfig+0x29c>)
 8005f22:	b2d2      	uxtb	r2, r2
 8005f24:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	685b      	ldr	r3, [r3, #4]
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d013      	beq.n	8005f56 <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f2e:	f7fd f83f 	bl	8002fb0 <HAL_GetTick>
 8005f32:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f34:	e008      	b.n	8005f48 <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005f36:	f7fd f83b 	bl	8002fb0 <HAL_GetTick>
 8005f3a:	4602      	mov	r2, r0
 8005f3c:	6a3b      	ldr	r3, [r7, #32]
 8005f3e:	1ad3      	subs	r3, r2, r3
 8005f40:	2b64      	cmp	r3, #100	@ 0x64
 8005f42:	d901      	bls.n	8005f48 <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 8005f44:	2303      	movs	r3, #3
 8005f46:	e200      	b.n	800634a <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f48:	4b83      	ldr	r3, [pc, #524]	@ (8006158 <HAL_RCC_OscConfig+0x298>)
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d0f0      	beq.n	8005f36 <HAL_RCC_OscConfig+0x76>
 8005f54:	e014      	b.n	8005f80 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f56:	f7fd f82b 	bl	8002fb0 <HAL_GetTick>
 8005f5a:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005f5c:	e008      	b.n	8005f70 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005f5e:	f7fd f827 	bl	8002fb0 <HAL_GetTick>
 8005f62:	4602      	mov	r2, r0
 8005f64:	6a3b      	ldr	r3, [r7, #32]
 8005f66:	1ad3      	subs	r3, r2, r3
 8005f68:	2b64      	cmp	r3, #100	@ 0x64
 8005f6a:	d901      	bls.n	8005f70 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 8005f6c:	2303      	movs	r3, #3
 8005f6e:	e1ec      	b.n	800634a <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005f70:	4b79      	ldr	r3, [pc, #484]	@ (8006158 <HAL_RCC_OscConfig+0x298>)
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d1f0      	bne.n	8005f5e <HAL_RCC_OscConfig+0x9e>
 8005f7c:	e000      	b.n	8005f80 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005f7e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f003 0302 	and.w	r3, r3, #2
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d077      	beq.n	800607c <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005f8c:	4b72      	ldr	r3, [pc, #456]	@ (8006158 <HAL_RCC_OscConfig+0x298>)
 8005f8e:	689b      	ldr	r3, [r3, #8]
 8005f90:	f003 030c 	and.w	r3, r3, #12
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d00b      	beq.n	8005fb0 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005f98:	4b6f      	ldr	r3, [pc, #444]	@ (8006158 <HAL_RCC_OscConfig+0x298>)
 8005f9a:	689b      	ldr	r3, [r3, #8]
 8005f9c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005fa0:	2b08      	cmp	r3, #8
 8005fa2:	d126      	bne.n	8005ff2 <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005fa4:	4b6c      	ldr	r3, [pc, #432]	@ (8006158 <HAL_RCC_OscConfig+0x298>)
 8005fa6:	685b      	ldr	r3, [r3, #4]
 8005fa8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d120      	bne.n	8005ff2 <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005fb0:	4b69      	ldr	r3, [pc, #420]	@ (8006158 <HAL_RCC_OscConfig+0x298>)
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f003 0302 	and.w	r3, r3, #2
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d005      	beq.n	8005fc8 <HAL_RCC_OscConfig+0x108>
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	68db      	ldr	r3, [r3, #12]
 8005fc0:	2b01      	cmp	r3, #1
 8005fc2:	d001      	beq.n	8005fc8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005fc4:	2301      	movs	r3, #1
 8005fc6:	e1c0      	b.n	800634a <HAL_RCC_OscConfig+0x48a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005fc8:	4b63      	ldr	r3, [pc, #396]	@ (8006158 <HAL_RCC_OscConfig+0x298>)
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	691b      	ldr	r3, [r3, #16]
 8005fd4:	21f8      	movs	r1, #248	@ 0xf8
 8005fd6:	61b9      	str	r1, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fd8:	69b9      	ldr	r1, [r7, #24]
 8005fda:	fa91 f1a1 	rbit	r1, r1
 8005fde:	6179      	str	r1, [r7, #20]
  return result;
 8005fe0:	6979      	ldr	r1, [r7, #20]
 8005fe2:	fab1 f181 	clz	r1, r1
 8005fe6:	b2c9      	uxtb	r1, r1
 8005fe8:	408b      	lsls	r3, r1
 8005fea:	495b      	ldr	r1, [pc, #364]	@ (8006158 <HAL_RCC_OscConfig+0x298>)
 8005fec:	4313      	orrs	r3, r2
 8005fee:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005ff0:	e044      	b.n	800607c <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	68db      	ldr	r3, [r3, #12]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d02a      	beq.n	8006050 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005ffa:	4b59      	ldr	r3, [pc, #356]	@ (8006160 <HAL_RCC_OscConfig+0x2a0>)
 8005ffc:	2201      	movs	r2, #1
 8005ffe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006000:	f7fc ffd6 	bl	8002fb0 <HAL_GetTick>
 8006004:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006006:	e008      	b.n	800601a <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006008:	f7fc ffd2 	bl	8002fb0 <HAL_GetTick>
 800600c:	4602      	mov	r2, r0
 800600e:	6a3b      	ldr	r3, [r7, #32]
 8006010:	1ad3      	subs	r3, r2, r3
 8006012:	2b02      	cmp	r3, #2
 8006014:	d901      	bls.n	800601a <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8006016:	2303      	movs	r3, #3
 8006018:	e197      	b.n	800634a <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800601a:	4b4f      	ldr	r3, [pc, #316]	@ (8006158 <HAL_RCC_OscConfig+0x298>)
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f003 0302 	and.w	r3, r3, #2
 8006022:	2b00      	cmp	r3, #0
 8006024:	d0f0      	beq.n	8006008 <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006026:	4b4c      	ldr	r3, [pc, #304]	@ (8006158 <HAL_RCC_OscConfig+0x298>)
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	691b      	ldr	r3, [r3, #16]
 8006032:	21f8      	movs	r1, #248	@ 0xf8
 8006034:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006036:	6939      	ldr	r1, [r7, #16]
 8006038:	fa91 f1a1 	rbit	r1, r1
 800603c:	60f9      	str	r1, [r7, #12]
  return result;
 800603e:	68f9      	ldr	r1, [r7, #12]
 8006040:	fab1 f181 	clz	r1, r1
 8006044:	b2c9      	uxtb	r1, r1
 8006046:	408b      	lsls	r3, r1
 8006048:	4943      	ldr	r1, [pc, #268]	@ (8006158 <HAL_RCC_OscConfig+0x298>)
 800604a:	4313      	orrs	r3, r2
 800604c:	600b      	str	r3, [r1, #0]
 800604e:	e015      	b.n	800607c <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006050:	4b43      	ldr	r3, [pc, #268]	@ (8006160 <HAL_RCC_OscConfig+0x2a0>)
 8006052:	2200      	movs	r2, #0
 8006054:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006056:	f7fc ffab 	bl	8002fb0 <HAL_GetTick>
 800605a:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800605c:	e008      	b.n	8006070 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800605e:	f7fc ffa7 	bl	8002fb0 <HAL_GetTick>
 8006062:	4602      	mov	r2, r0
 8006064:	6a3b      	ldr	r3, [r7, #32]
 8006066:	1ad3      	subs	r3, r2, r3
 8006068:	2b02      	cmp	r3, #2
 800606a:	d901      	bls.n	8006070 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 800606c:	2303      	movs	r3, #3
 800606e:	e16c      	b.n	800634a <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006070:	4b39      	ldr	r3, [pc, #228]	@ (8006158 <HAL_RCC_OscConfig+0x298>)
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f003 0302 	and.w	r3, r3, #2
 8006078:	2b00      	cmp	r3, #0
 800607a:	d1f0      	bne.n	800605e <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f003 0308 	and.w	r3, r3, #8
 8006084:	2b00      	cmp	r3, #0
 8006086:	d030      	beq.n	80060ea <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	695b      	ldr	r3, [r3, #20]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d016      	beq.n	80060be <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006090:	4b34      	ldr	r3, [pc, #208]	@ (8006164 <HAL_RCC_OscConfig+0x2a4>)
 8006092:	2201      	movs	r2, #1
 8006094:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006096:	f7fc ff8b 	bl	8002fb0 <HAL_GetTick>
 800609a:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800609c:	e008      	b.n	80060b0 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800609e:	f7fc ff87 	bl	8002fb0 <HAL_GetTick>
 80060a2:	4602      	mov	r2, r0
 80060a4:	6a3b      	ldr	r3, [r7, #32]
 80060a6:	1ad3      	subs	r3, r2, r3
 80060a8:	2b02      	cmp	r3, #2
 80060aa:	d901      	bls.n	80060b0 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 80060ac:	2303      	movs	r3, #3
 80060ae:	e14c      	b.n	800634a <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80060b0:	4b29      	ldr	r3, [pc, #164]	@ (8006158 <HAL_RCC_OscConfig+0x298>)
 80060b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80060b4:	f003 0302 	and.w	r3, r3, #2
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d0f0      	beq.n	800609e <HAL_RCC_OscConfig+0x1de>
 80060bc:	e015      	b.n	80060ea <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80060be:	4b29      	ldr	r3, [pc, #164]	@ (8006164 <HAL_RCC_OscConfig+0x2a4>)
 80060c0:	2200      	movs	r2, #0
 80060c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80060c4:	f7fc ff74 	bl	8002fb0 <HAL_GetTick>
 80060c8:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80060ca:	e008      	b.n	80060de <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80060cc:	f7fc ff70 	bl	8002fb0 <HAL_GetTick>
 80060d0:	4602      	mov	r2, r0
 80060d2:	6a3b      	ldr	r3, [r7, #32]
 80060d4:	1ad3      	subs	r3, r2, r3
 80060d6:	2b02      	cmp	r3, #2
 80060d8:	d901      	bls.n	80060de <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 80060da:	2303      	movs	r3, #3
 80060dc:	e135      	b.n	800634a <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80060de:	4b1e      	ldr	r3, [pc, #120]	@ (8006158 <HAL_RCC_OscConfig+0x298>)
 80060e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80060e2:	f003 0302 	and.w	r3, r3, #2
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d1f0      	bne.n	80060cc <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f003 0304 	and.w	r3, r3, #4
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	f000 8087 	beq.w	8006206 <HAL_RCC_OscConfig+0x346>
  {
    FlagStatus       pwrclkchanged = RESET;
 80060f8:	2300      	movs	r3, #0
 80060fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80060fe:	4b16      	ldr	r3, [pc, #88]	@ (8006158 <HAL_RCC_OscConfig+0x298>)
 8006100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006102:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006106:	2b00      	cmp	r3, #0
 8006108:	d110      	bne.n	800612c <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800610a:	2300      	movs	r3, #0
 800610c:	60bb      	str	r3, [r7, #8]
 800610e:	4b12      	ldr	r3, [pc, #72]	@ (8006158 <HAL_RCC_OscConfig+0x298>)
 8006110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006112:	4a11      	ldr	r2, [pc, #68]	@ (8006158 <HAL_RCC_OscConfig+0x298>)
 8006114:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006118:	6413      	str	r3, [r2, #64]	@ 0x40
 800611a:	4b0f      	ldr	r3, [pc, #60]	@ (8006158 <HAL_RCC_OscConfig+0x298>)
 800611c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800611e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006122:	60bb      	str	r3, [r7, #8]
 8006124:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006126:	2301      	movs	r3, #1
 8006128:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800612c:	4b0e      	ldr	r3, [pc, #56]	@ (8006168 <HAL_RCC_OscConfig+0x2a8>)
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	4a0d      	ldr	r2, [pc, #52]	@ (8006168 <HAL_RCC_OscConfig+0x2a8>)
 8006132:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006136:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006138:	4b0b      	ldr	r3, [pc, #44]	@ (8006168 <HAL_RCC_OscConfig+0x2a8>)
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006140:	2b00      	cmp	r3, #0
 8006142:	d122      	bne.n	800618a <HAL_RCC_OscConfig+0x2ca>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006144:	4b08      	ldr	r3, [pc, #32]	@ (8006168 <HAL_RCC_OscConfig+0x2a8>)
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	4a07      	ldr	r2, [pc, #28]	@ (8006168 <HAL_RCC_OscConfig+0x2a8>)
 800614a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800614e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006150:	f7fc ff2e 	bl	8002fb0 <HAL_GetTick>
 8006154:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006156:	e012      	b.n	800617e <HAL_RCC_OscConfig+0x2be>
 8006158:	40023800 	.word	0x40023800
 800615c:	40023802 	.word	0x40023802
 8006160:	42470000 	.word	0x42470000
 8006164:	42470e80 	.word	0x42470e80
 8006168:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800616c:	f7fc ff20 	bl	8002fb0 <HAL_GetTick>
 8006170:	4602      	mov	r2, r0
 8006172:	6a3b      	ldr	r3, [r7, #32]
 8006174:	1ad3      	subs	r3, r2, r3
 8006176:	2b02      	cmp	r3, #2
 8006178:	d901      	bls.n	800617e <HAL_RCC_OscConfig+0x2be>
        {
          return HAL_TIMEOUT;
 800617a:	2303      	movs	r3, #3
 800617c:	e0e5      	b.n	800634a <HAL_RCC_OscConfig+0x48a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800617e:	4b75      	ldr	r3, [pc, #468]	@ (8006354 <HAL_RCC_OscConfig+0x494>)
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006186:	2b00      	cmp	r3, #0
 8006188:	d0f0      	beq.n	800616c <HAL_RCC_OscConfig+0x2ac>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	689a      	ldr	r2, [r3, #8]
 800618e:	4b72      	ldr	r3, [pc, #456]	@ (8006358 <HAL_RCC_OscConfig+0x498>)
 8006190:	b2d2      	uxtb	r2, r2
 8006192:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	689b      	ldr	r3, [r3, #8]
 8006198:	2b00      	cmp	r3, #0
 800619a:	d015      	beq.n	80061c8 <HAL_RCC_OscConfig+0x308>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800619c:	f7fc ff08 	bl	8002fb0 <HAL_GetTick>
 80061a0:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80061a2:	e00a      	b.n	80061ba <HAL_RCC_OscConfig+0x2fa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80061a4:	f7fc ff04 	bl	8002fb0 <HAL_GetTick>
 80061a8:	4602      	mov	r2, r0
 80061aa:	6a3b      	ldr	r3, [r7, #32]
 80061ac:	1ad3      	subs	r3, r2, r3
 80061ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d901      	bls.n	80061ba <HAL_RCC_OscConfig+0x2fa>
        {
          return HAL_TIMEOUT;
 80061b6:	2303      	movs	r3, #3
 80061b8:	e0c7      	b.n	800634a <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80061ba:	4b68      	ldr	r3, [pc, #416]	@ (800635c <HAL_RCC_OscConfig+0x49c>)
 80061bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80061be:	f003 0302 	and.w	r3, r3, #2
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d0ee      	beq.n	80061a4 <HAL_RCC_OscConfig+0x2e4>
 80061c6:	e014      	b.n	80061f2 <HAL_RCC_OscConfig+0x332>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80061c8:	f7fc fef2 	bl	8002fb0 <HAL_GetTick>
 80061cc:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80061ce:	e00a      	b.n	80061e6 <HAL_RCC_OscConfig+0x326>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80061d0:	f7fc feee 	bl	8002fb0 <HAL_GetTick>
 80061d4:	4602      	mov	r2, r0
 80061d6:	6a3b      	ldr	r3, [r7, #32]
 80061d8:	1ad3      	subs	r3, r2, r3
 80061da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80061de:	4293      	cmp	r3, r2
 80061e0:	d901      	bls.n	80061e6 <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 80061e2:	2303      	movs	r3, #3
 80061e4:	e0b1      	b.n	800634a <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80061e6:	4b5d      	ldr	r3, [pc, #372]	@ (800635c <HAL_RCC_OscConfig+0x49c>)
 80061e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80061ea:	f003 0302 	and.w	r3, r3, #2
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d1ee      	bne.n	80061d0 <HAL_RCC_OscConfig+0x310>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80061f2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80061f6:	2b01      	cmp	r3, #1
 80061f8:	d105      	bne.n	8006206 <HAL_RCC_OscConfig+0x346>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80061fa:	4b58      	ldr	r3, [pc, #352]	@ (800635c <HAL_RCC_OscConfig+0x49c>)
 80061fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061fe:	4a57      	ldr	r2, [pc, #348]	@ (800635c <HAL_RCC_OscConfig+0x49c>)
 8006200:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006204:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	699b      	ldr	r3, [r3, #24]
 800620a:	2b00      	cmp	r3, #0
 800620c:	f000 809c 	beq.w	8006348 <HAL_RCC_OscConfig+0x488>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006210:	4b52      	ldr	r3, [pc, #328]	@ (800635c <HAL_RCC_OscConfig+0x49c>)
 8006212:	689b      	ldr	r3, [r3, #8]
 8006214:	f003 030c 	and.w	r3, r3, #12
 8006218:	2b08      	cmp	r3, #8
 800621a:	d061      	beq.n	80062e0 <HAL_RCC_OscConfig+0x420>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	699b      	ldr	r3, [r3, #24]
 8006220:	2b02      	cmp	r3, #2
 8006222:	d146      	bne.n	80062b2 <HAL_RCC_OscConfig+0x3f2>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006224:	4b4e      	ldr	r3, [pc, #312]	@ (8006360 <HAL_RCC_OscConfig+0x4a0>)
 8006226:	2200      	movs	r2, #0
 8006228:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800622a:	f7fc fec1 	bl	8002fb0 <HAL_GetTick>
 800622e:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006230:	e008      	b.n	8006244 <HAL_RCC_OscConfig+0x384>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006232:	f7fc febd 	bl	8002fb0 <HAL_GetTick>
 8006236:	4602      	mov	r2, r0
 8006238:	6a3b      	ldr	r3, [r7, #32]
 800623a:	1ad3      	subs	r3, r2, r3
 800623c:	2b64      	cmp	r3, #100	@ 0x64
 800623e:	d901      	bls.n	8006244 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8006240:	2303      	movs	r3, #3
 8006242:	e082      	b.n	800634a <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006244:	4b45      	ldr	r3, [pc, #276]	@ (800635c <HAL_RCC_OscConfig+0x49c>)
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800624c:	2b00      	cmp	r3, #0
 800624e:	d1f0      	bne.n	8006232 <HAL_RCC_OscConfig+0x372>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006250:	4b42      	ldr	r3, [pc, #264]	@ (800635c <HAL_RCC_OscConfig+0x49c>)
 8006252:	685a      	ldr	r2, [r3, #4]
 8006254:	4b43      	ldr	r3, [pc, #268]	@ (8006364 <HAL_RCC_OscConfig+0x4a4>)
 8006256:	4013      	ands	r3, r2
 8006258:	687a      	ldr	r2, [r7, #4]
 800625a:	69d1      	ldr	r1, [r2, #28]
 800625c:	687a      	ldr	r2, [r7, #4]
 800625e:	6a12      	ldr	r2, [r2, #32]
 8006260:	4311      	orrs	r1, r2
 8006262:	687a      	ldr	r2, [r7, #4]
 8006264:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006266:	0192      	lsls	r2, r2, #6
 8006268:	4311      	orrs	r1, r2
 800626a:	687a      	ldr	r2, [r7, #4]
 800626c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800626e:	0612      	lsls	r2, r2, #24
 8006270:	4311      	orrs	r1, r2
 8006272:	687a      	ldr	r2, [r7, #4]
 8006274:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8006276:	0852      	lsrs	r2, r2, #1
 8006278:	3a01      	subs	r2, #1
 800627a:	0412      	lsls	r2, r2, #16
 800627c:	430a      	orrs	r2, r1
 800627e:	4937      	ldr	r1, [pc, #220]	@ (800635c <HAL_RCC_OscConfig+0x49c>)
 8006280:	4313      	orrs	r3, r2
 8006282:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006284:	4b36      	ldr	r3, [pc, #216]	@ (8006360 <HAL_RCC_OscConfig+0x4a0>)
 8006286:	2201      	movs	r2, #1
 8006288:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800628a:	f7fc fe91 	bl	8002fb0 <HAL_GetTick>
 800628e:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006290:	e008      	b.n	80062a4 <HAL_RCC_OscConfig+0x3e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006292:	f7fc fe8d 	bl	8002fb0 <HAL_GetTick>
 8006296:	4602      	mov	r2, r0
 8006298:	6a3b      	ldr	r3, [r7, #32]
 800629a:	1ad3      	subs	r3, r2, r3
 800629c:	2b64      	cmp	r3, #100	@ 0x64
 800629e:	d901      	bls.n	80062a4 <HAL_RCC_OscConfig+0x3e4>
          {
            return HAL_TIMEOUT;
 80062a0:	2303      	movs	r3, #3
 80062a2:	e052      	b.n	800634a <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80062a4:	4b2d      	ldr	r3, [pc, #180]	@ (800635c <HAL_RCC_OscConfig+0x49c>)
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d0f0      	beq.n	8006292 <HAL_RCC_OscConfig+0x3d2>
 80062b0:	e04a      	b.n	8006348 <HAL_RCC_OscConfig+0x488>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80062b2:	4b2b      	ldr	r3, [pc, #172]	@ (8006360 <HAL_RCC_OscConfig+0x4a0>)
 80062b4:	2200      	movs	r2, #0
 80062b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062b8:	f7fc fe7a 	bl	8002fb0 <HAL_GetTick>
 80062bc:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80062be:	e008      	b.n	80062d2 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80062c0:	f7fc fe76 	bl	8002fb0 <HAL_GetTick>
 80062c4:	4602      	mov	r2, r0
 80062c6:	6a3b      	ldr	r3, [r7, #32]
 80062c8:	1ad3      	subs	r3, r2, r3
 80062ca:	2b64      	cmp	r3, #100	@ 0x64
 80062cc:	d901      	bls.n	80062d2 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 80062ce:	2303      	movs	r3, #3
 80062d0:	e03b      	b.n	800634a <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80062d2:	4b22      	ldr	r3, [pc, #136]	@ (800635c <HAL_RCC_OscConfig+0x49c>)
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d1f0      	bne.n	80062c0 <HAL_RCC_OscConfig+0x400>
 80062de:	e033      	b.n	8006348 <HAL_RCC_OscConfig+0x488>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	699b      	ldr	r3, [r3, #24]
 80062e4:	2b01      	cmp	r3, #1
 80062e6:	d101      	bne.n	80062ec <HAL_RCC_OscConfig+0x42c>
      {
        return HAL_ERROR;
 80062e8:	2301      	movs	r3, #1
 80062ea:	e02e      	b.n	800634a <HAL_RCC_OscConfig+0x48a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 80062ec:	4b1b      	ldr	r3, [pc, #108]	@ (800635c <HAL_RCC_OscConfig+0x49c>)
 80062ee:	685b      	ldr	r3, [r3, #4]
 80062f0:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80062f2:	69fb      	ldr	r3, [r7, #28]
 80062f4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	69db      	ldr	r3, [r3, #28]
 80062fc:	429a      	cmp	r2, r3
 80062fe:	d121      	bne.n	8006344 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006300:	69fb      	ldr	r3, [r7, #28]
 8006302:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800630a:	429a      	cmp	r2, r3
 800630c:	d11a      	bne.n	8006344 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800630e:	69fa      	ldr	r2, [r7, #28]
 8006310:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006314:	4013      	ands	r3, r2
 8006316:	687a      	ldr	r2, [r7, #4]
 8006318:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800631a:	0192      	lsls	r2, r2, #6
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800631c:	4293      	cmp	r3, r2
 800631e:	d111      	bne.n	8006344 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006320:	69fb      	ldr	r3, [r7, #28]
 8006322:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800632a:	085b      	lsrs	r3, r3, #1
 800632c:	3b01      	subs	r3, #1
 800632e:	041b      	lsls	r3, r3, #16
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006330:	429a      	cmp	r2, r3
 8006332:	d107      	bne.n	8006344 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006334:	69fb      	ldr	r3, [r7, #28]
 8006336:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800633e:	061b      	lsls	r3, r3, #24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006340:	429a      	cmp	r2, r3
 8006342:	d001      	beq.n	8006348 <HAL_RCC_OscConfig+0x488>
        {
          return HAL_ERROR;
 8006344:	2301      	movs	r3, #1
 8006346:	e000      	b.n	800634a <HAL_RCC_OscConfig+0x48a>
        }
      }
    }
  }
  return HAL_OK;
 8006348:	2300      	movs	r3, #0
}
 800634a:	4618      	mov	r0, r3
 800634c:	3728      	adds	r7, #40	@ 0x28
 800634e:	46bd      	mov	sp, r7
 8006350:	bd80      	pop	{r7, pc}
 8006352:	bf00      	nop
 8006354:	40007000 	.word	0x40007000
 8006358:	40023870 	.word	0x40023870
 800635c:	40023800 	.word	0x40023800
 8006360:	42470060 	.word	0x42470060
 8006364:	f0bc8000 	.word	0xf0bc8000

08006368 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b086      	sub	sp, #24
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
 8006370:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2b00      	cmp	r3, #0
 8006376:	d101      	bne.n	800637c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006378:	2301      	movs	r3, #1
 800637a:	e0d2      	b.n	8006522 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800637c:	4b6b      	ldr	r3, [pc, #428]	@ (800652c <HAL_RCC_ClockConfig+0x1c4>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f003 030f 	and.w	r3, r3, #15
 8006384:	683a      	ldr	r2, [r7, #0]
 8006386:	429a      	cmp	r2, r3
 8006388:	d90c      	bls.n	80063a4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800638a:	4b68      	ldr	r3, [pc, #416]	@ (800652c <HAL_RCC_ClockConfig+0x1c4>)
 800638c:	683a      	ldr	r2, [r7, #0]
 800638e:	b2d2      	uxtb	r2, r2
 8006390:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006392:	4b66      	ldr	r3, [pc, #408]	@ (800652c <HAL_RCC_ClockConfig+0x1c4>)
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f003 030f 	and.w	r3, r3, #15
 800639a:	683a      	ldr	r2, [r7, #0]
 800639c:	429a      	cmp	r2, r3
 800639e:	d001      	beq.n	80063a4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80063a0:	2301      	movs	r3, #1
 80063a2:	e0be      	b.n	8006522 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f003 0302 	and.w	r3, r3, #2
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d020      	beq.n	80063f2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f003 0304 	and.w	r3, r3, #4
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d005      	beq.n	80063c8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80063bc:	4b5c      	ldr	r3, [pc, #368]	@ (8006530 <HAL_RCC_ClockConfig+0x1c8>)
 80063be:	689b      	ldr	r3, [r3, #8]
 80063c0:	4a5b      	ldr	r2, [pc, #364]	@ (8006530 <HAL_RCC_ClockConfig+0x1c8>)
 80063c2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80063c6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f003 0308 	and.w	r3, r3, #8
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d005      	beq.n	80063e0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 80063d4:	4b56      	ldr	r3, [pc, #344]	@ (8006530 <HAL_RCC_ClockConfig+0x1c8>)
 80063d6:	689b      	ldr	r3, [r3, #8]
 80063d8:	4a55      	ldr	r2, [pc, #340]	@ (8006530 <HAL_RCC_ClockConfig+0x1c8>)
 80063da:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80063de:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80063e0:	4b53      	ldr	r3, [pc, #332]	@ (8006530 <HAL_RCC_ClockConfig+0x1c8>)
 80063e2:	689b      	ldr	r3, [r3, #8]
 80063e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	689b      	ldr	r3, [r3, #8]
 80063ec:	4950      	ldr	r1, [pc, #320]	@ (8006530 <HAL_RCC_ClockConfig+0x1c8>)
 80063ee:	4313      	orrs	r3, r2
 80063f0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f003 0301 	and.w	r3, r3, #1
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d040      	beq.n	8006480 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	685b      	ldr	r3, [r3, #4]
 8006402:	2b01      	cmp	r3, #1
 8006404:	d107      	bne.n	8006416 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006406:	4b4a      	ldr	r3, [pc, #296]	@ (8006530 <HAL_RCC_ClockConfig+0x1c8>)
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800640e:	2b00      	cmp	r3, #0
 8006410:	d115      	bne.n	800643e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006412:	2301      	movs	r3, #1
 8006414:	e085      	b.n	8006522 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	685b      	ldr	r3, [r3, #4]
 800641a:	2b02      	cmp	r3, #2
 800641c:	d107      	bne.n	800642e <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800641e:	4b44      	ldr	r3, [pc, #272]	@ (8006530 <HAL_RCC_ClockConfig+0x1c8>)
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006426:	2b00      	cmp	r3, #0
 8006428:	d109      	bne.n	800643e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800642a:	2301      	movs	r3, #1
 800642c:	e079      	b.n	8006522 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800642e:	4b40      	ldr	r3, [pc, #256]	@ (8006530 <HAL_RCC_ClockConfig+0x1c8>)
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f003 0302 	and.w	r3, r3, #2
 8006436:	2b00      	cmp	r3, #0
 8006438:	d101      	bne.n	800643e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800643a:	2301      	movs	r3, #1
 800643c:	e071      	b.n	8006522 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800643e:	4b3c      	ldr	r3, [pc, #240]	@ (8006530 <HAL_RCC_ClockConfig+0x1c8>)
 8006440:	689b      	ldr	r3, [r3, #8]
 8006442:	f023 0203 	bic.w	r2, r3, #3
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	685b      	ldr	r3, [r3, #4]
 800644a:	4939      	ldr	r1, [pc, #228]	@ (8006530 <HAL_RCC_ClockConfig+0x1c8>)
 800644c:	4313      	orrs	r3, r2
 800644e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006450:	f7fc fdae 	bl	8002fb0 <HAL_GetTick>
 8006454:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006456:	e00a      	b.n	800646e <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006458:	f7fc fdaa 	bl	8002fb0 <HAL_GetTick>
 800645c:	4602      	mov	r2, r0
 800645e:	697b      	ldr	r3, [r7, #20]
 8006460:	1ad3      	subs	r3, r2, r3
 8006462:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006466:	4293      	cmp	r3, r2
 8006468:	d901      	bls.n	800646e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800646a:	2303      	movs	r3, #3
 800646c:	e059      	b.n	8006522 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800646e:	4b30      	ldr	r3, [pc, #192]	@ (8006530 <HAL_RCC_ClockConfig+0x1c8>)
 8006470:	689b      	ldr	r3, [r3, #8]
 8006472:	f003 020c 	and.w	r2, r3, #12
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	685b      	ldr	r3, [r3, #4]
 800647a:	009b      	lsls	r3, r3, #2
 800647c:	429a      	cmp	r2, r3
 800647e:	d1eb      	bne.n	8006458 <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006480:	4b2a      	ldr	r3, [pc, #168]	@ (800652c <HAL_RCC_ClockConfig+0x1c4>)
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f003 030f 	and.w	r3, r3, #15
 8006488:	683a      	ldr	r2, [r7, #0]
 800648a:	429a      	cmp	r2, r3
 800648c:	d20c      	bcs.n	80064a8 <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800648e:	4b27      	ldr	r3, [pc, #156]	@ (800652c <HAL_RCC_ClockConfig+0x1c4>)
 8006490:	683a      	ldr	r2, [r7, #0]
 8006492:	b2d2      	uxtb	r2, r2
 8006494:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006496:	4b25      	ldr	r3, [pc, #148]	@ (800652c <HAL_RCC_ClockConfig+0x1c4>)
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f003 030f 	and.w	r3, r3, #15
 800649e:	683a      	ldr	r2, [r7, #0]
 80064a0:	429a      	cmp	r2, r3
 80064a2:	d001      	beq.n	80064a8 <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 80064a4:	2301      	movs	r3, #1
 80064a6:	e03c      	b.n	8006522 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f003 0304 	and.w	r3, r3, #4
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d008      	beq.n	80064c6 <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80064b4:	4b1e      	ldr	r3, [pc, #120]	@ (8006530 <HAL_RCC_ClockConfig+0x1c8>)
 80064b6:	689b      	ldr	r3, [r3, #8]
 80064b8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	68db      	ldr	r3, [r3, #12]
 80064c0:	491b      	ldr	r1, [pc, #108]	@ (8006530 <HAL_RCC_ClockConfig+0x1c8>)
 80064c2:	4313      	orrs	r3, r2
 80064c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f003 0308 	and.w	r3, r3, #8
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d009      	beq.n	80064e6 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80064d2:	4b17      	ldr	r3, [pc, #92]	@ (8006530 <HAL_RCC_ClockConfig+0x1c8>)
 80064d4:	689b      	ldr	r3, [r3, #8]
 80064d6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	691b      	ldr	r3, [r3, #16]
 80064de:	00db      	lsls	r3, r3, #3
 80064e0:	4913      	ldr	r1, [pc, #76]	@ (8006530 <HAL_RCC_ClockConfig+0x1c8>)
 80064e2:	4313      	orrs	r3, r2
 80064e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 80064e6:	f000 f82b 	bl	8006540 <HAL_RCC_GetSysClockFreq>
 80064ea:	4601      	mov	r1, r0
 80064ec:	4b10      	ldr	r3, [pc, #64]	@ (8006530 <HAL_RCC_ClockConfig+0x1c8>)
 80064ee:	689b      	ldr	r3, [r3, #8]
 80064f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80064f4:	22f0      	movs	r2, #240	@ 0xf0
 80064f6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064f8:	693a      	ldr	r2, [r7, #16]
 80064fa:	fa92 f2a2 	rbit	r2, r2
 80064fe:	60fa      	str	r2, [r7, #12]
  return result;
 8006500:	68fa      	ldr	r2, [r7, #12]
 8006502:	fab2 f282 	clz	r2, r2
 8006506:	b2d2      	uxtb	r2, r2
 8006508:	40d3      	lsrs	r3, r2
 800650a:	4a0a      	ldr	r2, [pc, #40]	@ (8006534 <HAL_RCC_ClockConfig+0x1cc>)
 800650c:	5cd3      	ldrb	r3, [r2, r3]
 800650e:	fa21 f303 	lsr.w	r3, r1, r3
 8006512:	4a09      	ldr	r2, [pc, #36]	@ (8006538 <HAL_RCC_ClockConfig+0x1d0>)
 8006514:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006516:	4b09      	ldr	r3, [pc, #36]	@ (800653c <HAL_RCC_ClockConfig+0x1d4>)
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	4618      	mov	r0, r3
 800651c:	f7fc fd06 	bl	8002f2c <HAL_InitTick>

  return HAL_OK;
 8006520:	2300      	movs	r3, #0
}
 8006522:	4618      	mov	r0, r3
 8006524:	3718      	adds	r7, #24
 8006526:	46bd      	mov	sp, r7
 8006528:	bd80      	pop	{r7, pc}
 800652a:	bf00      	nop
 800652c:	40023c00 	.word	0x40023c00
 8006530:	40023800 	.word	0x40023800
 8006534:	0800e384 	.word	0x0800e384
 8006538:	2000004c 	.word	0x2000004c
 800653c:	20000050 	.word	0x20000050

08006540 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006540:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006544:	b090      	sub	sp, #64	@ 0x40
 8006546:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006548:	2300      	movs	r3, #0
 800654a:	637b      	str	r3, [r7, #52]	@ 0x34
 800654c:	2300      	movs	r3, #0
 800654e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006550:	2300      	movs	r3, #0
 8006552:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8006554:	2300      	movs	r3, #0
 8006556:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006558:	4b59      	ldr	r3, [pc, #356]	@ (80066c0 <HAL_RCC_GetSysClockFreq+0x180>)
 800655a:	689b      	ldr	r3, [r3, #8]
 800655c:	f003 030c 	and.w	r3, r3, #12
 8006560:	2b08      	cmp	r3, #8
 8006562:	d00d      	beq.n	8006580 <HAL_RCC_GetSysClockFreq+0x40>
 8006564:	2b08      	cmp	r3, #8
 8006566:	f200 80a2 	bhi.w	80066ae <HAL_RCC_GetSysClockFreq+0x16e>
 800656a:	2b00      	cmp	r3, #0
 800656c:	d002      	beq.n	8006574 <HAL_RCC_GetSysClockFreq+0x34>
 800656e:	2b04      	cmp	r3, #4
 8006570:	d003      	beq.n	800657a <HAL_RCC_GetSysClockFreq+0x3a>
 8006572:	e09c      	b.n	80066ae <HAL_RCC_GetSysClockFreq+0x16e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006574:	4b53      	ldr	r3, [pc, #332]	@ (80066c4 <HAL_RCC_GetSysClockFreq+0x184>)
 8006576:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8006578:	e09c      	b.n	80066b4 <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800657a:	4b53      	ldr	r3, [pc, #332]	@ (80066c8 <HAL_RCC_GetSysClockFreq+0x188>)
 800657c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800657e:	e099      	b.n	80066b4 <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006580:	4b4f      	ldr	r3, [pc, #316]	@ (80066c0 <HAL_RCC_GetSysClockFreq+0x180>)
 8006582:	685b      	ldr	r3, [r3, #4]
 8006584:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006588:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800658a:	4b4d      	ldr	r3, [pc, #308]	@ (80066c0 <HAL_RCC_GetSysClockFreq+0x180>)
 800658c:	685b      	ldr	r3, [r3, #4]
 800658e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006592:	2b00      	cmp	r3, #0
 8006594:	d027      	beq.n	80065e6 <HAL_RCC_GetSysClockFreq+0xa6>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006596:	4b4a      	ldr	r3, [pc, #296]	@ (80066c0 <HAL_RCC_GetSysClockFreq+0x180>)
 8006598:	685b      	ldr	r3, [r3, #4]
 800659a:	099b      	lsrs	r3, r3, #6
 800659c:	2200      	movs	r2, #0
 800659e:	623b      	str	r3, [r7, #32]
 80065a0:	627a      	str	r2, [r7, #36]	@ 0x24
 80065a2:	6a3b      	ldr	r3, [r7, #32]
 80065a4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80065a8:	2100      	movs	r1, #0
 80065aa:	4b47      	ldr	r3, [pc, #284]	@ (80066c8 <HAL_RCC_GetSysClockFreq+0x188>)
 80065ac:	fb03 f201 	mul.w	r2, r3, r1
 80065b0:	2300      	movs	r3, #0
 80065b2:	fb00 f303 	mul.w	r3, r0, r3
 80065b6:	4413      	add	r3, r2
 80065b8:	4a43      	ldr	r2, [pc, #268]	@ (80066c8 <HAL_RCC_GetSysClockFreq+0x188>)
 80065ba:	fba0 2102 	umull	r2, r1, r0, r2
 80065be:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80065c0:	62ba      	str	r2, [r7, #40]	@ 0x28
 80065c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80065c4:	4413      	add	r3, r2
 80065c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80065c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065ca:	2200      	movs	r2, #0
 80065cc:	61bb      	str	r3, [r7, #24]
 80065ce:	61fa      	str	r2, [r7, #28]
 80065d0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80065d4:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80065d8:	f7fa fab2 	bl	8000b40 <__aeabi_uldivmod>
 80065dc:	4602      	mov	r2, r0
 80065de:	460b      	mov	r3, r1
 80065e0:	4613      	mov	r3, r2
 80065e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80065e4:	e055      	b.n	8006692 <HAL_RCC_GetSysClockFreq+0x152>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80065e6:	4b36      	ldr	r3, [pc, #216]	@ (80066c0 <HAL_RCC_GetSysClockFreq+0x180>)
 80065e8:	685b      	ldr	r3, [r3, #4]
 80065ea:	099b      	lsrs	r3, r3, #6
 80065ec:	2200      	movs	r2, #0
 80065ee:	613b      	str	r3, [r7, #16]
 80065f0:	617a      	str	r2, [r7, #20]
 80065f2:	693b      	ldr	r3, [r7, #16]
 80065f4:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80065f8:	f04f 0b00 	mov.w	fp, #0
 80065fc:	4652      	mov	r2, sl
 80065fe:	465b      	mov	r3, fp
 8006600:	f04f 0000 	mov.w	r0, #0
 8006604:	f04f 0100 	mov.w	r1, #0
 8006608:	0159      	lsls	r1, r3, #5
 800660a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800660e:	0150      	lsls	r0, r2, #5
 8006610:	4602      	mov	r2, r0
 8006612:	460b      	mov	r3, r1
 8006614:	ebb2 080a 	subs.w	r8, r2, sl
 8006618:	eb63 090b 	sbc.w	r9, r3, fp
 800661c:	f04f 0200 	mov.w	r2, #0
 8006620:	f04f 0300 	mov.w	r3, #0
 8006624:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006628:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800662c:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006630:	ebb2 0408 	subs.w	r4, r2, r8
 8006634:	eb63 0509 	sbc.w	r5, r3, r9
 8006638:	f04f 0200 	mov.w	r2, #0
 800663c:	f04f 0300 	mov.w	r3, #0
 8006640:	00eb      	lsls	r3, r5, #3
 8006642:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006646:	00e2      	lsls	r2, r4, #3
 8006648:	4614      	mov	r4, r2
 800664a:	461d      	mov	r5, r3
 800664c:	eb14 030a 	adds.w	r3, r4, sl
 8006650:	603b      	str	r3, [r7, #0]
 8006652:	eb45 030b 	adc.w	r3, r5, fp
 8006656:	607b      	str	r3, [r7, #4]
 8006658:	f04f 0200 	mov.w	r2, #0
 800665c:	f04f 0300 	mov.w	r3, #0
 8006660:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006664:	4629      	mov	r1, r5
 8006666:	028b      	lsls	r3, r1, #10
 8006668:	4620      	mov	r0, r4
 800666a:	4629      	mov	r1, r5
 800666c:	4604      	mov	r4, r0
 800666e:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8006672:	4601      	mov	r1, r0
 8006674:	028a      	lsls	r2, r1, #10
 8006676:	4610      	mov	r0, r2
 8006678:	4619      	mov	r1, r3
 800667a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800667c:	2200      	movs	r2, #0
 800667e:	60bb      	str	r3, [r7, #8]
 8006680:	60fa      	str	r2, [r7, #12]
 8006682:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006686:	f7fa fa5b 	bl	8000b40 <__aeabi_uldivmod>
 800668a:	4602      	mov	r2, r0
 800668c:	460b      	mov	r3, r1
 800668e:	4613      	mov	r3, r2
 8006690:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006692:	4b0b      	ldr	r3, [pc, #44]	@ (80066c0 <HAL_RCC_GetSysClockFreq+0x180>)
 8006694:	685b      	ldr	r3, [r3, #4]
 8006696:	0c1b      	lsrs	r3, r3, #16
 8006698:	f003 0303 	and.w	r3, r3, #3
 800669c:	3301      	adds	r3, #1
 800669e:	005b      	lsls	r3, r3, #1
 80066a0:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 80066a2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80066a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80066aa:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80066ac:	e002      	b.n	80066b4 <HAL_RCC_GetSysClockFreq+0x174>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80066ae:	4b05      	ldr	r3, [pc, #20]	@ (80066c4 <HAL_RCC_GetSysClockFreq+0x184>)
 80066b0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80066b2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80066b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80066b6:	4618      	mov	r0, r3
 80066b8:	3740      	adds	r7, #64	@ 0x40
 80066ba:	46bd      	mov	sp, r7
 80066bc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80066c0:	40023800 	.word	0x40023800
 80066c4:	00f42400 	.word	0x00f42400
 80066c8:	017d7840 	.word	0x017d7840

080066cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80066cc:	b480      	push	{r7}
 80066ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80066d0:	4b02      	ldr	r3, [pc, #8]	@ (80066dc <HAL_RCC_GetHCLKFreq+0x10>)
 80066d2:	681b      	ldr	r3, [r3, #0]
}
 80066d4:	4618      	mov	r0, r3
 80066d6:	46bd      	mov	sp, r7
 80066d8:	bc80      	pop	{r7}
 80066da:	4770      	bx	lr
 80066dc:	2000004c 	.word	0x2000004c

080066e0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80066e0:	b580      	push	{r7, lr}
 80066e2:	b082      	sub	sp, #8
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d101      	bne.n	80066f2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80066ee:	2301      	movs	r3, #1
 80066f0:	e07b      	b.n	80067ea <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d108      	bne.n	800670c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	685b      	ldr	r3, [r3, #4]
 80066fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006702:	d009      	beq.n	8006718 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2200      	movs	r2, #0
 8006708:	61da      	str	r2, [r3, #28]
 800670a:	e005      	b.n	8006718 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2200      	movs	r2, #0
 8006710:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2200      	movs	r2, #0
 8006716:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2200      	movs	r2, #0
 800671c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006724:	b2db      	uxtb	r3, r3
 8006726:	2b00      	cmp	r3, #0
 8006728:	d106      	bne.n	8006738 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2200      	movs	r2, #0
 800672e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006732:	6878      	ldr	r0, [r7, #4]
 8006734:	f7fc f99e 	bl	8002a74 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2202      	movs	r2, #2
 800673c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	681a      	ldr	r2, [r3, #0]
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800674e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	685b      	ldr	r3, [r3, #4]
 8006754:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	689b      	ldr	r3, [r3, #8]
 800675c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006760:	431a      	orrs	r2, r3
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	68db      	ldr	r3, [r3, #12]
 8006766:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800676a:	431a      	orrs	r2, r3
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	691b      	ldr	r3, [r3, #16]
 8006770:	f003 0302 	and.w	r3, r3, #2
 8006774:	431a      	orrs	r2, r3
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	695b      	ldr	r3, [r3, #20]
 800677a:	f003 0301 	and.w	r3, r3, #1
 800677e:	431a      	orrs	r2, r3
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	699b      	ldr	r3, [r3, #24]
 8006784:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006788:	431a      	orrs	r2, r3
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	69db      	ldr	r3, [r3, #28]
 800678e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006792:	431a      	orrs	r2, r3
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	6a1b      	ldr	r3, [r3, #32]
 8006798:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800679c:	ea42 0103 	orr.w	r1, r2, r3
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067a4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	430a      	orrs	r2, r1
 80067ae:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	699b      	ldr	r3, [r3, #24]
 80067b4:	0c1b      	lsrs	r3, r3, #16
 80067b6:	f003 0104 	and.w	r1, r3, #4
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067be:	f003 0210 	and.w	r2, r3, #16
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	430a      	orrs	r2, r1
 80067c8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	69da      	ldr	r2, [r3, #28]
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80067d8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	2200      	movs	r2, #0
 80067de:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2201      	movs	r2, #1
 80067e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80067e8:	2300      	movs	r3, #0
}
 80067ea:	4618      	mov	r0, r3
 80067ec:	3708      	adds	r7, #8
 80067ee:	46bd      	mov	sp, r7
 80067f0:	bd80      	pop	{r7, pc}

080067f2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80067f2:	b580      	push	{r7, lr}
 80067f4:	b088      	sub	sp, #32
 80067f6:	af00      	add	r7, sp, #0
 80067f8:	60f8      	str	r0, [r7, #12]
 80067fa:	60b9      	str	r1, [r7, #8]
 80067fc:	603b      	str	r3, [r7, #0]
 80067fe:	4613      	mov	r3, r2
 8006800:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006802:	2300      	movs	r3, #0
 8006804:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800680c:	2b01      	cmp	r3, #1
 800680e:	d101      	bne.n	8006814 <HAL_SPI_Transmit+0x22>
 8006810:	2302      	movs	r3, #2
 8006812:	e12d      	b.n	8006a70 <HAL_SPI_Transmit+0x27e>
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	2201      	movs	r2, #1
 8006818:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800681c:	f7fc fbc8 	bl	8002fb0 <HAL_GetTick>
 8006820:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006822:	88fb      	ldrh	r3, [r7, #6]
 8006824:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800682c:	b2db      	uxtb	r3, r3
 800682e:	2b01      	cmp	r3, #1
 8006830:	d002      	beq.n	8006838 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006832:	2302      	movs	r3, #2
 8006834:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006836:	e116      	b.n	8006a66 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8006838:	68bb      	ldr	r3, [r7, #8]
 800683a:	2b00      	cmp	r3, #0
 800683c:	d002      	beq.n	8006844 <HAL_SPI_Transmit+0x52>
 800683e:	88fb      	ldrh	r3, [r7, #6]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d102      	bne.n	800684a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006844:	2301      	movs	r3, #1
 8006846:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006848:	e10d      	b.n	8006a66 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	2203      	movs	r2, #3
 800684e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	2200      	movs	r2, #0
 8006856:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	68ba      	ldr	r2, [r7, #8]
 800685c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	88fa      	ldrh	r2, [r7, #6]
 8006862:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	88fa      	ldrh	r2, [r7, #6]
 8006868:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	2200      	movs	r2, #0
 800686e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	2200      	movs	r2, #0
 8006874:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	2200      	movs	r2, #0
 800687a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	2200      	movs	r2, #0
 8006880:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	2200      	movs	r2, #0
 8006886:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	689b      	ldr	r3, [r3, #8]
 800688c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006890:	d10f      	bne.n	80068b2 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	681a      	ldr	r2, [r3, #0]
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80068a0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	681a      	ldr	r2, [r3, #0]
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80068b0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068bc:	2b40      	cmp	r3, #64	@ 0x40
 80068be:	d007      	beq.n	80068d0 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	681a      	ldr	r2, [r3, #0]
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80068ce:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	68db      	ldr	r3, [r3, #12]
 80068d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80068d8:	d14f      	bne.n	800697a <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	685b      	ldr	r3, [r3, #4]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d002      	beq.n	80068e8 <HAL_SPI_Transmit+0xf6>
 80068e2:	8afb      	ldrh	r3, [r7, #22]
 80068e4:	2b01      	cmp	r3, #1
 80068e6:	d142      	bne.n	800696e <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068ec:	881a      	ldrh	r2, [r3, #0]
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068f8:	1c9a      	adds	r2, r3, #2
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006902:	b29b      	uxth	r3, r3
 8006904:	3b01      	subs	r3, #1
 8006906:	b29a      	uxth	r2, r3
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800690c:	e02f      	b.n	800696e <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	689b      	ldr	r3, [r3, #8]
 8006914:	f003 0302 	and.w	r3, r3, #2
 8006918:	2b02      	cmp	r3, #2
 800691a:	d112      	bne.n	8006942 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006920:	881a      	ldrh	r2, [r3, #0]
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800692c:	1c9a      	adds	r2, r3, #2
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006936:	b29b      	uxth	r3, r3
 8006938:	3b01      	subs	r3, #1
 800693a:	b29a      	uxth	r2, r3
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006940:	e015      	b.n	800696e <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006942:	f7fc fb35 	bl	8002fb0 <HAL_GetTick>
 8006946:	4602      	mov	r2, r0
 8006948:	69bb      	ldr	r3, [r7, #24]
 800694a:	1ad3      	subs	r3, r2, r3
 800694c:	683a      	ldr	r2, [r7, #0]
 800694e:	429a      	cmp	r2, r3
 8006950:	d803      	bhi.n	800695a <HAL_SPI_Transmit+0x168>
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006958:	d102      	bne.n	8006960 <HAL_SPI_Transmit+0x16e>
 800695a:	683b      	ldr	r3, [r7, #0]
 800695c:	2b00      	cmp	r3, #0
 800695e:	d106      	bne.n	800696e <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8006960:	2303      	movs	r3, #3
 8006962:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	2201      	movs	r2, #1
 8006968:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 800696c:	e07b      	b.n	8006a66 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006972:	b29b      	uxth	r3, r3
 8006974:	2b00      	cmp	r3, #0
 8006976:	d1ca      	bne.n	800690e <HAL_SPI_Transmit+0x11c>
 8006978:	e050      	b.n	8006a1c <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	685b      	ldr	r3, [r3, #4]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d002      	beq.n	8006988 <HAL_SPI_Transmit+0x196>
 8006982:	8afb      	ldrh	r3, [r7, #22]
 8006984:	2b01      	cmp	r3, #1
 8006986:	d144      	bne.n	8006a12 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	330c      	adds	r3, #12
 8006992:	7812      	ldrb	r2, [r2, #0]
 8006994:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800699a:	1c5a      	adds	r2, r3, #1
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80069a4:	b29b      	uxth	r3, r3
 80069a6:	3b01      	subs	r3, #1
 80069a8:	b29a      	uxth	r2, r3
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80069ae:	e030      	b.n	8006a12 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	689b      	ldr	r3, [r3, #8]
 80069b6:	f003 0302 	and.w	r3, r3, #2
 80069ba:	2b02      	cmp	r3, #2
 80069bc:	d113      	bne.n	80069e6 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	330c      	adds	r3, #12
 80069c8:	7812      	ldrb	r2, [r2, #0]
 80069ca:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069d0:	1c5a      	adds	r2, r3, #1
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80069da:	b29b      	uxth	r3, r3
 80069dc:	3b01      	subs	r3, #1
 80069de:	b29a      	uxth	r2, r3
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	86da      	strh	r2, [r3, #54]	@ 0x36
 80069e4:	e015      	b.n	8006a12 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80069e6:	f7fc fae3 	bl	8002fb0 <HAL_GetTick>
 80069ea:	4602      	mov	r2, r0
 80069ec:	69bb      	ldr	r3, [r7, #24]
 80069ee:	1ad3      	subs	r3, r2, r3
 80069f0:	683a      	ldr	r2, [r7, #0]
 80069f2:	429a      	cmp	r2, r3
 80069f4:	d803      	bhi.n	80069fe <HAL_SPI_Transmit+0x20c>
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069fc:	d102      	bne.n	8006a04 <HAL_SPI_Transmit+0x212>
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d106      	bne.n	8006a12 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8006a04:	2303      	movs	r3, #3
 8006a06:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	2201      	movs	r2, #1
 8006a0c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8006a10:	e029      	b.n	8006a66 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006a16:	b29b      	uxth	r3, r3
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d1c9      	bne.n	80069b0 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006a1c:	69ba      	ldr	r2, [r7, #24]
 8006a1e:	6839      	ldr	r1, [r7, #0]
 8006a20:	68f8      	ldr	r0, [r7, #12]
 8006a22:	f000 fbae 	bl	8007182 <SPI_EndRxTxTransaction>
 8006a26:	4603      	mov	r3, r0
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d002      	beq.n	8006a32 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	2220      	movs	r2, #32
 8006a30:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	689b      	ldr	r3, [r3, #8]
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d10a      	bne.n	8006a50 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	613b      	str	r3, [r7, #16]
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	68db      	ldr	r3, [r3, #12]
 8006a44:	613b      	str	r3, [r7, #16]
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	689b      	ldr	r3, [r3, #8]
 8006a4c:	613b      	str	r3, [r7, #16]
 8006a4e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d002      	beq.n	8006a5e <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8006a58:	2301      	movs	r3, #1
 8006a5a:	77fb      	strb	r3, [r7, #31]
 8006a5c:	e003      	b.n	8006a66 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	2201      	movs	r2, #1
 8006a62:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	2200      	movs	r2, #0
 8006a6a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8006a6e:	7ffb      	ldrb	r3, [r7, #31]
}
 8006a70:	4618      	mov	r0, r3
 8006a72:	3720      	adds	r7, #32
 8006a74:	46bd      	mov	sp, r7
 8006a76:	bd80      	pop	{r7, pc}

08006a78 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b088      	sub	sp, #32
 8006a7c:	af02      	add	r7, sp, #8
 8006a7e:	60f8      	str	r0, [r7, #12]
 8006a80:	60b9      	str	r1, [r7, #8]
 8006a82:	603b      	str	r3, [r7, #0]
 8006a84:	4613      	mov	r3, r2
 8006a86:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006a88:	2300      	movs	r3, #0
 8006a8a:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006a92:	b2db      	uxtb	r3, r3
 8006a94:	2b01      	cmp	r3, #1
 8006a96:	d002      	beq.n	8006a9e <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8006a98:	2302      	movs	r3, #2
 8006a9a:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006a9c:	e0fb      	b.n	8006c96 <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	685b      	ldr	r3, [r3, #4]
 8006aa2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006aa6:	d112      	bne.n	8006ace <HAL_SPI_Receive+0x56>
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	689b      	ldr	r3, [r3, #8]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d10e      	bne.n	8006ace <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	2204      	movs	r2, #4
 8006ab4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006ab8:	88fa      	ldrh	r2, [r7, #6]
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	9300      	str	r3, [sp, #0]
 8006abe:	4613      	mov	r3, r2
 8006ac0:	68ba      	ldr	r2, [r7, #8]
 8006ac2:	68b9      	ldr	r1, [r7, #8]
 8006ac4:	68f8      	ldr	r0, [r7, #12]
 8006ac6:	f000 f8ef 	bl	8006ca8 <HAL_SPI_TransmitReceive>
 8006aca:	4603      	mov	r3, r0
 8006acc:	e0e8      	b.n	8006ca0 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006ad4:	2b01      	cmp	r3, #1
 8006ad6:	d101      	bne.n	8006adc <HAL_SPI_Receive+0x64>
 8006ad8:	2302      	movs	r3, #2
 8006ada:	e0e1      	b.n	8006ca0 <HAL_SPI_Receive+0x228>
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	2201      	movs	r2, #1
 8006ae0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006ae4:	f7fc fa64 	bl	8002fb0 <HAL_GetTick>
 8006ae8:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8006aea:	68bb      	ldr	r3, [r7, #8]
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d002      	beq.n	8006af6 <HAL_SPI_Receive+0x7e>
 8006af0:	88fb      	ldrh	r3, [r7, #6]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d102      	bne.n	8006afc <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006af6:	2301      	movs	r3, #1
 8006af8:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006afa:	e0cc      	b.n	8006c96 <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	2204      	movs	r2, #4
 8006b00:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	2200      	movs	r2, #0
 8006b08:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	68ba      	ldr	r2, [r7, #8]
 8006b0e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	88fa      	ldrh	r2, [r7, #6]
 8006b14:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	88fa      	ldrh	r2, [r7, #6]
 8006b1a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	2200      	movs	r2, #0
 8006b20:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	2200      	movs	r2, #0
 8006b26:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	2200      	movs	r2, #0
 8006b32:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	2200      	movs	r2, #0
 8006b38:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	689b      	ldr	r3, [r3, #8]
 8006b3e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b42:	d10f      	bne.n	8006b64 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	681a      	ldr	r2, [r3, #0]
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006b52:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	681a      	ldr	r2, [r3, #0]
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006b62:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b6e:	2b40      	cmp	r3, #64	@ 0x40
 8006b70:	d007      	beq.n	8006b82 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	681a      	ldr	r2, [r3, #0]
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006b80:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	68db      	ldr	r3, [r3, #12]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d16a      	bne.n	8006c60 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006b8a:	e032      	b.n	8006bf2 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	689b      	ldr	r3, [r3, #8]
 8006b92:	f003 0301 	and.w	r3, r3, #1
 8006b96:	2b01      	cmp	r3, #1
 8006b98:	d115      	bne.n	8006bc6 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f103 020c 	add.w	r2, r3, #12
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ba6:	7812      	ldrb	r2, [r2, #0]
 8006ba8:	b2d2      	uxtb	r2, r2
 8006baa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bb0:	1c5a      	adds	r2, r3, #1
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006bba:	b29b      	uxth	r3, r3
 8006bbc:	3b01      	subs	r3, #1
 8006bbe:	b29a      	uxth	r2, r3
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006bc4:	e015      	b.n	8006bf2 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006bc6:	f7fc f9f3 	bl	8002fb0 <HAL_GetTick>
 8006bca:	4602      	mov	r2, r0
 8006bcc:	693b      	ldr	r3, [r7, #16]
 8006bce:	1ad3      	subs	r3, r2, r3
 8006bd0:	683a      	ldr	r2, [r7, #0]
 8006bd2:	429a      	cmp	r2, r3
 8006bd4:	d803      	bhi.n	8006bde <HAL_SPI_Receive+0x166>
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bdc:	d102      	bne.n	8006be4 <HAL_SPI_Receive+0x16c>
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d106      	bne.n	8006bf2 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8006be4:	2303      	movs	r3, #3
 8006be6:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	2201      	movs	r2, #1
 8006bec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8006bf0:	e051      	b.n	8006c96 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006bf6:	b29b      	uxth	r3, r3
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d1c7      	bne.n	8006b8c <HAL_SPI_Receive+0x114>
 8006bfc:	e035      	b.n	8006c6a <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	689b      	ldr	r3, [r3, #8]
 8006c04:	f003 0301 	and.w	r3, r3, #1
 8006c08:	2b01      	cmp	r3, #1
 8006c0a:	d113      	bne.n	8006c34 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	68da      	ldr	r2, [r3, #12]
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c16:	b292      	uxth	r2, r2
 8006c18:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c1e:	1c9a      	adds	r2, r3, #2
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c28:	b29b      	uxth	r3, r3
 8006c2a:	3b01      	subs	r3, #1
 8006c2c:	b29a      	uxth	r2, r3
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006c32:	e015      	b.n	8006c60 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006c34:	f7fc f9bc 	bl	8002fb0 <HAL_GetTick>
 8006c38:	4602      	mov	r2, r0
 8006c3a:	693b      	ldr	r3, [r7, #16]
 8006c3c:	1ad3      	subs	r3, r2, r3
 8006c3e:	683a      	ldr	r2, [r7, #0]
 8006c40:	429a      	cmp	r2, r3
 8006c42:	d803      	bhi.n	8006c4c <HAL_SPI_Receive+0x1d4>
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c4a:	d102      	bne.n	8006c52 <HAL_SPI_Receive+0x1da>
 8006c4c:	683b      	ldr	r3, [r7, #0]
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d106      	bne.n	8006c60 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 8006c52:	2303      	movs	r3, #3
 8006c54:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	2201      	movs	r2, #1
 8006c5a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8006c5e:	e01a      	b.n	8006c96 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c64:	b29b      	uxth	r3, r3
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d1c9      	bne.n	8006bfe <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006c6a:	693a      	ldr	r2, [r7, #16]
 8006c6c:	6839      	ldr	r1, [r7, #0]
 8006c6e:	68f8      	ldr	r0, [r7, #12]
 8006c70:	f000 fa52 	bl	8007118 <SPI_EndRxTransaction>
 8006c74:	4603      	mov	r3, r0
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d002      	beq.n	8006c80 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	2220      	movs	r2, #32
 8006c7e:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d002      	beq.n	8006c8e <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 8006c88:	2301      	movs	r3, #1
 8006c8a:	75fb      	strb	r3, [r7, #23]
 8006c8c:	e003      	b.n	8006c96 <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	2201      	movs	r2, #1
 8006c92:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	2200      	movs	r2, #0
 8006c9a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8006c9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ca0:	4618      	mov	r0, r3
 8006ca2:	3718      	adds	r7, #24
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	bd80      	pop	{r7, pc}

08006ca8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006ca8:	b580      	push	{r7, lr}
 8006caa:	b08c      	sub	sp, #48	@ 0x30
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	60f8      	str	r0, [r7, #12]
 8006cb0:	60b9      	str	r1, [r7, #8]
 8006cb2:	607a      	str	r2, [r7, #4]
 8006cb4:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006cb6:	2301      	movs	r3, #1
 8006cb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006cba:	2300      	movs	r3, #0
 8006cbc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006cc6:	2b01      	cmp	r3, #1
 8006cc8:	d101      	bne.n	8006cce <HAL_SPI_TransmitReceive+0x26>
 8006cca:	2302      	movs	r3, #2
 8006ccc:	e198      	b.n	8007000 <HAL_SPI_TransmitReceive+0x358>
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	2201      	movs	r2, #1
 8006cd2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006cd6:	f7fc f96b 	bl	8002fb0 <HAL_GetTick>
 8006cda:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006ce2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	685b      	ldr	r3, [r3, #4]
 8006cea:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006cec:	887b      	ldrh	r3, [r7, #2]
 8006cee:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006cf0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006cf4:	2b01      	cmp	r3, #1
 8006cf6:	d00f      	beq.n	8006d18 <HAL_SPI_TransmitReceive+0x70>
 8006cf8:	69fb      	ldr	r3, [r7, #28]
 8006cfa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006cfe:	d107      	bne.n	8006d10 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	689b      	ldr	r3, [r3, #8]
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d103      	bne.n	8006d10 <HAL_SPI_TransmitReceive+0x68>
 8006d08:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006d0c:	2b04      	cmp	r3, #4
 8006d0e:	d003      	beq.n	8006d18 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006d10:	2302      	movs	r3, #2
 8006d12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8006d16:	e16d      	b.n	8006ff4 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006d18:	68bb      	ldr	r3, [r7, #8]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d005      	beq.n	8006d2a <HAL_SPI_TransmitReceive+0x82>
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d002      	beq.n	8006d2a <HAL_SPI_TransmitReceive+0x82>
 8006d24:	887b      	ldrh	r3, [r7, #2]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d103      	bne.n	8006d32 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006d2a:	2301      	movs	r3, #1
 8006d2c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8006d30:	e160      	b.n	8006ff4 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006d38:	b2db      	uxtb	r3, r3
 8006d3a:	2b04      	cmp	r3, #4
 8006d3c:	d003      	beq.n	8006d46 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	2205      	movs	r2, #5
 8006d42:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	2200      	movs	r2, #0
 8006d4a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	687a      	ldr	r2, [r7, #4]
 8006d50:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	887a      	ldrh	r2, [r7, #2]
 8006d56:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	887a      	ldrh	r2, [r7, #2]
 8006d5c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	68ba      	ldr	r2, [r7, #8]
 8006d62:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	887a      	ldrh	r2, [r7, #2]
 8006d68:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	887a      	ldrh	r2, [r7, #2]
 8006d6e:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	2200      	movs	r2, #0
 8006d74:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	2200      	movs	r2, #0
 8006d7a:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d86:	2b40      	cmp	r3, #64	@ 0x40
 8006d88:	d007      	beq.n	8006d9a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	681a      	ldr	r2, [r3, #0]
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006d98:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	68db      	ldr	r3, [r3, #12]
 8006d9e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006da2:	d17c      	bne.n	8006e9e <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	685b      	ldr	r3, [r3, #4]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d002      	beq.n	8006db2 <HAL_SPI_TransmitReceive+0x10a>
 8006dac:	8b7b      	ldrh	r3, [r7, #26]
 8006dae:	2b01      	cmp	r3, #1
 8006db0:	d16a      	bne.n	8006e88 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006db6:	881a      	ldrh	r2, [r3, #0]
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dc2:	1c9a      	adds	r2, r3, #2
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006dcc:	b29b      	uxth	r3, r3
 8006dce:	3b01      	subs	r3, #1
 8006dd0:	b29a      	uxth	r2, r3
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006dd6:	e057      	b.n	8006e88 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	689b      	ldr	r3, [r3, #8]
 8006dde:	f003 0302 	and.w	r3, r3, #2
 8006de2:	2b02      	cmp	r3, #2
 8006de4:	d11b      	bne.n	8006e1e <HAL_SPI_TransmitReceive+0x176>
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006dea:	b29b      	uxth	r3, r3
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d016      	beq.n	8006e1e <HAL_SPI_TransmitReceive+0x176>
 8006df0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006df2:	2b01      	cmp	r3, #1
 8006df4:	d113      	bne.n	8006e1e <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dfa:	881a      	ldrh	r2, [r3, #0]
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e06:	1c9a      	adds	r2, r3, #2
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006e10:	b29b      	uxth	r3, r3
 8006e12:	3b01      	subs	r3, #1
 8006e14:	b29a      	uxth	r2, r3
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	689b      	ldr	r3, [r3, #8]
 8006e24:	f003 0301 	and.w	r3, r3, #1
 8006e28:	2b01      	cmp	r3, #1
 8006e2a:	d119      	bne.n	8006e60 <HAL_SPI_TransmitReceive+0x1b8>
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e30:	b29b      	uxth	r3, r3
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d014      	beq.n	8006e60 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	68da      	ldr	r2, [r3, #12]
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e40:	b292      	uxth	r2, r2
 8006e42:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e48:	1c9a      	adds	r2, r3, #2
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e52:	b29b      	uxth	r3, r3
 8006e54:	3b01      	subs	r3, #1
 8006e56:	b29a      	uxth	r2, r3
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006e5c:	2301      	movs	r3, #1
 8006e5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006e60:	f7fc f8a6 	bl	8002fb0 <HAL_GetTick>
 8006e64:	4602      	mov	r2, r0
 8006e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e68:	1ad3      	subs	r3, r2, r3
 8006e6a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006e6c:	429a      	cmp	r2, r3
 8006e6e:	d80b      	bhi.n	8006e88 <HAL_SPI_TransmitReceive+0x1e0>
 8006e70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e76:	d007      	beq.n	8006e88 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8006e78:	2303      	movs	r3, #3
 8006e7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	2201      	movs	r2, #1
 8006e82:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8006e86:	e0b5      	b.n	8006ff4 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006e8c:	b29b      	uxth	r3, r3
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d1a2      	bne.n	8006dd8 <HAL_SPI_TransmitReceive+0x130>
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e96:	b29b      	uxth	r3, r3
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d19d      	bne.n	8006dd8 <HAL_SPI_TransmitReceive+0x130>
 8006e9c:	e080      	b.n	8006fa0 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	685b      	ldr	r3, [r3, #4]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d002      	beq.n	8006eac <HAL_SPI_TransmitReceive+0x204>
 8006ea6:	8b7b      	ldrh	r3, [r7, #26]
 8006ea8:	2b01      	cmp	r3, #1
 8006eaa:	d16f      	bne.n	8006f8c <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	330c      	adds	r3, #12
 8006eb6:	7812      	ldrb	r2, [r2, #0]
 8006eb8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ebe:	1c5a      	adds	r2, r3, #1
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006ec8:	b29b      	uxth	r3, r3
 8006eca:	3b01      	subs	r3, #1
 8006ecc:	b29a      	uxth	r2, r3
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006ed2:	e05b      	b.n	8006f8c <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	689b      	ldr	r3, [r3, #8]
 8006eda:	f003 0302 	and.w	r3, r3, #2
 8006ede:	2b02      	cmp	r3, #2
 8006ee0:	d11c      	bne.n	8006f1c <HAL_SPI_TransmitReceive+0x274>
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006ee6:	b29b      	uxth	r3, r3
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d017      	beq.n	8006f1c <HAL_SPI_TransmitReceive+0x274>
 8006eec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006eee:	2b01      	cmp	r3, #1
 8006ef0:	d114      	bne.n	8006f1c <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	330c      	adds	r3, #12
 8006efc:	7812      	ldrb	r2, [r2, #0]
 8006efe:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f04:	1c5a      	adds	r2, r3, #1
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006f0e:	b29b      	uxth	r3, r3
 8006f10:	3b01      	subs	r3, #1
 8006f12:	b29a      	uxth	r2, r3
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006f18:	2300      	movs	r3, #0
 8006f1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	689b      	ldr	r3, [r3, #8]
 8006f22:	f003 0301 	and.w	r3, r3, #1
 8006f26:	2b01      	cmp	r3, #1
 8006f28:	d119      	bne.n	8006f5e <HAL_SPI_TransmitReceive+0x2b6>
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f2e:	b29b      	uxth	r3, r3
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d014      	beq.n	8006f5e <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	68da      	ldr	r2, [r3, #12]
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f3e:	b2d2      	uxtb	r2, r2
 8006f40:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f46:	1c5a      	adds	r2, r3, #1
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f50:	b29b      	uxth	r3, r3
 8006f52:	3b01      	subs	r3, #1
 8006f54:	b29a      	uxth	r2, r3
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006f5a:	2301      	movs	r3, #1
 8006f5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006f5e:	f7fc f827 	bl	8002fb0 <HAL_GetTick>
 8006f62:	4602      	mov	r2, r0
 8006f64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f66:	1ad3      	subs	r3, r2, r3
 8006f68:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006f6a:	429a      	cmp	r2, r3
 8006f6c:	d803      	bhi.n	8006f76 <HAL_SPI_TransmitReceive+0x2ce>
 8006f6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f74:	d102      	bne.n	8006f7c <HAL_SPI_TransmitReceive+0x2d4>
 8006f76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d107      	bne.n	8006f8c <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8006f7c:	2303      	movs	r3, #3
 8006f7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	2201      	movs	r2, #1
 8006f86:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8006f8a:	e033      	b.n	8006ff4 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006f90:	b29b      	uxth	r3, r3
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d19e      	bne.n	8006ed4 <HAL_SPI_TransmitReceive+0x22c>
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f9a:	b29b      	uxth	r3, r3
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d199      	bne.n	8006ed4 <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006fa0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006fa2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006fa4:	68f8      	ldr	r0, [r7, #12]
 8006fa6:	f000 f8ec 	bl	8007182 <SPI_EndRxTxTransaction>
 8006faa:	4603      	mov	r3, r0
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d006      	beq.n	8006fbe <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8006fb0:	2301      	movs	r3, #1
 8006fb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	2220      	movs	r2, #32
 8006fba:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 8006fbc:	e01a      	b.n	8006ff4 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	689b      	ldr	r3, [r3, #8]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d10a      	bne.n	8006fdc <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	617b      	str	r3, [r7, #20]
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	68db      	ldr	r3, [r3, #12]
 8006fd0:	617b      	str	r3, [r7, #20]
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	689b      	ldr	r3, [r3, #8]
 8006fd8:	617b      	str	r3, [r7, #20]
 8006fda:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d003      	beq.n	8006fec <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8006fe4:	2301      	movs	r3, #1
 8006fe6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006fea:	e003      	b.n	8006ff4 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	2201      	movs	r2, #1
 8006ff0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8006ffc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8007000:	4618      	mov	r0, r3
 8007002:	3730      	adds	r7, #48	@ 0x30
 8007004:	46bd      	mov	sp, r7
 8007006:	bd80      	pop	{r7, pc}

08007008 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007008:	b580      	push	{r7, lr}
 800700a:	b088      	sub	sp, #32
 800700c:	af00      	add	r7, sp, #0
 800700e:	60f8      	str	r0, [r7, #12]
 8007010:	60b9      	str	r1, [r7, #8]
 8007012:	603b      	str	r3, [r7, #0]
 8007014:	4613      	mov	r3, r2
 8007016:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007018:	f7fb ffca 	bl	8002fb0 <HAL_GetTick>
 800701c:	4602      	mov	r2, r0
 800701e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007020:	1a9b      	subs	r3, r3, r2
 8007022:	683a      	ldr	r2, [r7, #0]
 8007024:	4413      	add	r3, r2
 8007026:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007028:	f7fb ffc2 	bl	8002fb0 <HAL_GetTick>
 800702c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800702e:	4b39      	ldr	r3, [pc, #228]	@ (8007114 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	015b      	lsls	r3, r3, #5
 8007034:	0d1b      	lsrs	r3, r3, #20
 8007036:	69fa      	ldr	r2, [r7, #28]
 8007038:	fb02 f303 	mul.w	r3, r2, r3
 800703c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800703e:	e054      	b.n	80070ea <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007040:	683b      	ldr	r3, [r7, #0]
 8007042:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007046:	d050      	beq.n	80070ea <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007048:	f7fb ffb2 	bl	8002fb0 <HAL_GetTick>
 800704c:	4602      	mov	r2, r0
 800704e:	69bb      	ldr	r3, [r7, #24]
 8007050:	1ad3      	subs	r3, r2, r3
 8007052:	69fa      	ldr	r2, [r7, #28]
 8007054:	429a      	cmp	r2, r3
 8007056:	d902      	bls.n	800705e <SPI_WaitFlagStateUntilTimeout+0x56>
 8007058:	69fb      	ldr	r3, [r7, #28]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d13d      	bne.n	80070da <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	685a      	ldr	r2, [r3, #4]
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800706c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	685b      	ldr	r3, [r3, #4]
 8007072:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007076:	d111      	bne.n	800709c <SPI_WaitFlagStateUntilTimeout+0x94>
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	689b      	ldr	r3, [r3, #8]
 800707c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007080:	d004      	beq.n	800708c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	689b      	ldr	r3, [r3, #8]
 8007086:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800708a:	d107      	bne.n	800709c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	681a      	ldr	r2, [r3, #0]
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800709a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80070a4:	d10f      	bne.n	80070c6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	681a      	ldr	r2, [r3, #0]
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80070b4:	601a      	str	r2, [r3, #0]
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	681a      	ldr	r2, [r3, #0]
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80070c4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	2201      	movs	r2, #1
 80070ca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	2200      	movs	r2, #0
 80070d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80070d6:	2303      	movs	r3, #3
 80070d8:	e017      	b.n	800710a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80070da:	697b      	ldr	r3, [r7, #20]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d101      	bne.n	80070e4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80070e0:	2300      	movs	r3, #0
 80070e2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80070e4:	697b      	ldr	r3, [r7, #20]
 80070e6:	3b01      	subs	r3, #1
 80070e8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	689a      	ldr	r2, [r3, #8]
 80070f0:	68bb      	ldr	r3, [r7, #8]
 80070f2:	4013      	ands	r3, r2
 80070f4:	68ba      	ldr	r2, [r7, #8]
 80070f6:	429a      	cmp	r2, r3
 80070f8:	bf0c      	ite	eq
 80070fa:	2301      	moveq	r3, #1
 80070fc:	2300      	movne	r3, #0
 80070fe:	b2db      	uxtb	r3, r3
 8007100:	461a      	mov	r2, r3
 8007102:	79fb      	ldrb	r3, [r7, #7]
 8007104:	429a      	cmp	r2, r3
 8007106:	d19b      	bne.n	8007040 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007108:	2300      	movs	r3, #0
}
 800710a:	4618      	mov	r0, r3
 800710c:	3720      	adds	r7, #32
 800710e:	46bd      	mov	sp, r7
 8007110:	bd80      	pop	{r7, pc}
 8007112:	bf00      	nop
 8007114:	2000004c 	.word	0x2000004c

08007118 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007118:	b580      	push	{r7, lr}
 800711a:	b086      	sub	sp, #24
 800711c:	af02      	add	r7, sp, #8
 800711e:	60f8      	str	r0, [r7, #12]
 8007120:	60b9      	str	r1, [r7, #8]
 8007122:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	685b      	ldr	r3, [r3, #4]
 8007128:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800712c:	d111      	bne.n	8007152 <SPI_EndRxTransaction+0x3a>
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	689b      	ldr	r3, [r3, #8]
 8007132:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007136:	d004      	beq.n	8007142 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	689b      	ldr	r3, [r3, #8]
 800713c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007140:	d107      	bne.n	8007152 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	681a      	ldr	r2, [r3, #0]
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007150:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	9300      	str	r3, [sp, #0]
 8007156:	68bb      	ldr	r3, [r7, #8]
 8007158:	2200      	movs	r2, #0
 800715a:	2180      	movs	r1, #128	@ 0x80
 800715c:	68f8      	ldr	r0, [r7, #12]
 800715e:	f7ff ff53 	bl	8007008 <SPI_WaitFlagStateUntilTimeout>
 8007162:	4603      	mov	r3, r0
 8007164:	2b00      	cmp	r3, #0
 8007166:	d007      	beq.n	8007178 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800716c:	f043 0220 	orr.w	r2, r3, #32
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8007174:	2303      	movs	r3, #3
 8007176:	e000      	b.n	800717a <SPI_EndRxTransaction+0x62>
  }
  return HAL_OK;
 8007178:	2300      	movs	r3, #0
}
 800717a:	4618      	mov	r0, r3
 800717c:	3710      	adds	r7, #16
 800717e:	46bd      	mov	sp, r7
 8007180:	bd80      	pop	{r7, pc}

08007182 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007182:	b580      	push	{r7, lr}
 8007184:	b086      	sub	sp, #24
 8007186:	af02      	add	r7, sp, #8
 8007188:	60f8      	str	r0, [r7, #12]
 800718a:	60b9      	str	r1, [r7, #8]
 800718c:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	9300      	str	r3, [sp, #0]
 8007192:	68bb      	ldr	r3, [r7, #8]
 8007194:	2200      	movs	r2, #0
 8007196:	2180      	movs	r1, #128	@ 0x80
 8007198:	68f8      	ldr	r0, [r7, #12]
 800719a:	f7ff ff35 	bl	8007008 <SPI_WaitFlagStateUntilTimeout>
 800719e:	4603      	mov	r3, r0
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d007      	beq.n	80071b4 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071a8:	f043 0220 	orr.w	r2, r3, #32
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80071b0:	2303      	movs	r3, #3
 80071b2:	e000      	b.n	80071b6 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80071b4:	2300      	movs	r3, #0
}
 80071b6:	4618      	mov	r0, r3
 80071b8:	3710      	adds	r7, #16
 80071ba:	46bd      	mov	sp, r7
 80071bc:	bd80      	pop	{r7, pc}

080071be <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80071be:	b580      	push	{r7, lr}
 80071c0:	b082      	sub	sp, #8
 80071c2:	af00      	add	r7, sp, #0
 80071c4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d101      	bne.n	80071d0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80071cc:	2301      	movs	r3, #1
 80071ce:	e041      	b.n	8007254 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80071d6:	b2db      	uxtb	r3, r3
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d106      	bne.n	80071ea <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	2200      	movs	r2, #0
 80071e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80071e4:	6878      	ldr	r0, [r7, #4]
 80071e6:	f7fb fe2f 	bl	8002e48 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	2202      	movs	r2, #2
 80071ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681a      	ldr	r2, [r3, #0]
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	3304      	adds	r3, #4
 80071fa:	4619      	mov	r1, r3
 80071fc:	4610      	mov	r0, r2
 80071fe:	f000 fa8f 	bl	8007720 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	2201      	movs	r2, #1
 8007206:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2201      	movs	r2, #1
 800720e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	2201      	movs	r2, #1
 8007216:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2201      	movs	r2, #1
 800721e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	2201      	movs	r2, #1
 8007226:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	2201      	movs	r2, #1
 800722e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	2201      	movs	r2, #1
 8007236:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	2201      	movs	r2, #1
 800723e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	2201      	movs	r2, #1
 8007246:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	2201      	movs	r2, #1
 800724e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007252:	2300      	movs	r3, #0
}
 8007254:	4618      	mov	r0, r3
 8007256:	3708      	adds	r7, #8
 8007258:	46bd      	mov	sp, r7
 800725a:	bd80      	pop	{r7, pc}

0800725c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800725c:	b480      	push	{r7}
 800725e:	b085      	sub	sp, #20
 8007260:	af00      	add	r7, sp, #0
 8007262:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800726a:	b2db      	uxtb	r3, r3
 800726c:	2b01      	cmp	r3, #1
 800726e:	d001      	beq.n	8007274 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007270:	2301      	movs	r3, #1
 8007272:	e04e      	b.n	8007312 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2202      	movs	r2, #2
 8007278:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	68da      	ldr	r2, [r3, #12]
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f042 0201 	orr.w	r2, r2, #1
 800728a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	4a22      	ldr	r2, [pc, #136]	@ (800731c <HAL_TIM_Base_Start_IT+0xc0>)
 8007292:	4293      	cmp	r3, r2
 8007294:	d022      	beq.n	80072dc <HAL_TIM_Base_Start_IT+0x80>
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800729e:	d01d      	beq.n	80072dc <HAL_TIM_Base_Start_IT+0x80>
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	4a1e      	ldr	r2, [pc, #120]	@ (8007320 <HAL_TIM_Base_Start_IT+0xc4>)
 80072a6:	4293      	cmp	r3, r2
 80072a8:	d018      	beq.n	80072dc <HAL_TIM_Base_Start_IT+0x80>
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	4a1d      	ldr	r2, [pc, #116]	@ (8007324 <HAL_TIM_Base_Start_IT+0xc8>)
 80072b0:	4293      	cmp	r3, r2
 80072b2:	d013      	beq.n	80072dc <HAL_TIM_Base_Start_IT+0x80>
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	4a1b      	ldr	r2, [pc, #108]	@ (8007328 <HAL_TIM_Base_Start_IT+0xcc>)
 80072ba:	4293      	cmp	r3, r2
 80072bc:	d00e      	beq.n	80072dc <HAL_TIM_Base_Start_IT+0x80>
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	4a1a      	ldr	r2, [pc, #104]	@ (800732c <HAL_TIM_Base_Start_IT+0xd0>)
 80072c4:	4293      	cmp	r3, r2
 80072c6:	d009      	beq.n	80072dc <HAL_TIM_Base_Start_IT+0x80>
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	4a18      	ldr	r2, [pc, #96]	@ (8007330 <HAL_TIM_Base_Start_IT+0xd4>)
 80072ce:	4293      	cmp	r3, r2
 80072d0:	d004      	beq.n	80072dc <HAL_TIM_Base_Start_IT+0x80>
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	4a17      	ldr	r2, [pc, #92]	@ (8007334 <HAL_TIM_Base_Start_IT+0xd8>)
 80072d8:	4293      	cmp	r3, r2
 80072da:	d111      	bne.n	8007300 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	689b      	ldr	r3, [r3, #8]
 80072e2:	f003 0307 	and.w	r3, r3, #7
 80072e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	2b06      	cmp	r3, #6
 80072ec:	d010      	beq.n	8007310 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	681a      	ldr	r2, [r3, #0]
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	f042 0201 	orr.w	r2, r2, #1
 80072fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072fe:	e007      	b.n	8007310 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	681a      	ldr	r2, [r3, #0]
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f042 0201 	orr.w	r2, r2, #1
 800730e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007310:	2300      	movs	r3, #0
}
 8007312:	4618      	mov	r0, r3
 8007314:	3714      	adds	r7, #20
 8007316:	46bd      	mov	sp, r7
 8007318:	bc80      	pop	{r7}
 800731a:	4770      	bx	lr
 800731c:	40010000 	.word	0x40010000
 8007320:	40000400 	.word	0x40000400
 8007324:	40000800 	.word	0x40000800
 8007328:	40000c00 	.word	0x40000c00
 800732c:	40010400 	.word	0x40010400
 8007330:	40014000 	.word	0x40014000
 8007334:	40001800 	.word	0x40001800

08007338 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007338:	b580      	push	{r7, lr}
 800733a:	b082      	sub	sp, #8
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	691b      	ldr	r3, [r3, #16]
 8007346:	f003 0302 	and.w	r3, r3, #2
 800734a:	2b02      	cmp	r3, #2
 800734c:	d122      	bne.n	8007394 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	68db      	ldr	r3, [r3, #12]
 8007354:	f003 0302 	and.w	r3, r3, #2
 8007358:	2b02      	cmp	r3, #2
 800735a:	d11b      	bne.n	8007394 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	f06f 0202 	mvn.w	r2, #2
 8007364:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	2201      	movs	r2, #1
 800736a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	699b      	ldr	r3, [r3, #24]
 8007372:	f003 0303 	and.w	r3, r3, #3
 8007376:	2b00      	cmp	r3, #0
 8007378:	d003      	beq.n	8007382 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800737a:	6878      	ldr	r0, [r7, #4]
 800737c:	f000 f9b4 	bl	80076e8 <HAL_TIM_IC_CaptureCallback>
 8007380:	e005      	b.n	800738e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007382:	6878      	ldr	r0, [r7, #4]
 8007384:	f000 f9a7 	bl	80076d6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007388:	6878      	ldr	r0, [r7, #4]
 800738a:	f000 f9b6 	bl	80076fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	2200      	movs	r2, #0
 8007392:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	691b      	ldr	r3, [r3, #16]
 800739a:	f003 0304 	and.w	r3, r3, #4
 800739e:	2b04      	cmp	r3, #4
 80073a0:	d122      	bne.n	80073e8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	68db      	ldr	r3, [r3, #12]
 80073a8:	f003 0304 	and.w	r3, r3, #4
 80073ac:	2b04      	cmp	r3, #4
 80073ae:	d11b      	bne.n	80073e8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f06f 0204 	mvn.w	r2, #4
 80073b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	2202      	movs	r2, #2
 80073be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	699b      	ldr	r3, [r3, #24]
 80073c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d003      	beq.n	80073d6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80073ce:	6878      	ldr	r0, [r7, #4]
 80073d0:	f000 f98a 	bl	80076e8 <HAL_TIM_IC_CaptureCallback>
 80073d4:	e005      	b.n	80073e2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80073d6:	6878      	ldr	r0, [r7, #4]
 80073d8:	f000 f97d 	bl	80076d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073dc:	6878      	ldr	r0, [r7, #4]
 80073de:	f000 f98c 	bl	80076fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	2200      	movs	r2, #0
 80073e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	691b      	ldr	r3, [r3, #16]
 80073ee:	f003 0308 	and.w	r3, r3, #8
 80073f2:	2b08      	cmp	r3, #8
 80073f4:	d122      	bne.n	800743c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	68db      	ldr	r3, [r3, #12]
 80073fc:	f003 0308 	and.w	r3, r3, #8
 8007400:	2b08      	cmp	r3, #8
 8007402:	d11b      	bne.n	800743c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	f06f 0208 	mvn.w	r2, #8
 800740c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	2204      	movs	r2, #4
 8007412:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	69db      	ldr	r3, [r3, #28]
 800741a:	f003 0303 	and.w	r3, r3, #3
 800741e:	2b00      	cmp	r3, #0
 8007420:	d003      	beq.n	800742a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007422:	6878      	ldr	r0, [r7, #4]
 8007424:	f000 f960 	bl	80076e8 <HAL_TIM_IC_CaptureCallback>
 8007428:	e005      	b.n	8007436 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800742a:	6878      	ldr	r0, [r7, #4]
 800742c:	f000 f953 	bl	80076d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007430:	6878      	ldr	r0, [r7, #4]
 8007432:	f000 f962 	bl	80076fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	2200      	movs	r2, #0
 800743a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	691b      	ldr	r3, [r3, #16]
 8007442:	f003 0310 	and.w	r3, r3, #16
 8007446:	2b10      	cmp	r3, #16
 8007448:	d122      	bne.n	8007490 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	68db      	ldr	r3, [r3, #12]
 8007450:	f003 0310 	and.w	r3, r3, #16
 8007454:	2b10      	cmp	r3, #16
 8007456:	d11b      	bne.n	8007490 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f06f 0210 	mvn.w	r2, #16
 8007460:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	2208      	movs	r2, #8
 8007466:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	69db      	ldr	r3, [r3, #28]
 800746e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007472:	2b00      	cmp	r3, #0
 8007474:	d003      	beq.n	800747e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007476:	6878      	ldr	r0, [r7, #4]
 8007478:	f000 f936 	bl	80076e8 <HAL_TIM_IC_CaptureCallback>
 800747c:	e005      	b.n	800748a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800747e:	6878      	ldr	r0, [r7, #4]
 8007480:	f000 f929 	bl	80076d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007484:	6878      	ldr	r0, [r7, #4]
 8007486:	f000 f938 	bl	80076fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	2200      	movs	r2, #0
 800748e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	691b      	ldr	r3, [r3, #16]
 8007496:	f003 0301 	and.w	r3, r3, #1
 800749a:	2b01      	cmp	r3, #1
 800749c:	d10e      	bne.n	80074bc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	68db      	ldr	r3, [r3, #12]
 80074a4:	f003 0301 	and.w	r3, r3, #1
 80074a8:	2b01      	cmp	r3, #1
 80074aa:	d107      	bne.n	80074bc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	f06f 0201 	mvn.w	r2, #1
 80074b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80074b6:	6878      	ldr	r0, [r7, #4]
 80074b8:	f7fa fa46 	bl	8001948 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	691b      	ldr	r3, [r3, #16]
 80074c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074c6:	2b80      	cmp	r3, #128	@ 0x80
 80074c8:	d10e      	bne.n	80074e8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	68db      	ldr	r3, [r3, #12]
 80074d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074d4:	2b80      	cmp	r3, #128	@ 0x80
 80074d6:	d107      	bne.n	80074e8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80074e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80074e2:	6878      	ldr	r0, [r7, #4]
 80074e4:	f000 fad3 	bl	8007a8e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	691b      	ldr	r3, [r3, #16]
 80074ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074f2:	2b40      	cmp	r3, #64	@ 0x40
 80074f4:	d10e      	bne.n	8007514 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	68db      	ldr	r3, [r3, #12]
 80074fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007500:	2b40      	cmp	r3, #64	@ 0x40
 8007502:	d107      	bne.n	8007514 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800750c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800750e:	6878      	ldr	r0, [r7, #4]
 8007510:	f000 f8fc 	bl	800770c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	691b      	ldr	r3, [r3, #16]
 800751a:	f003 0320 	and.w	r3, r3, #32
 800751e:	2b20      	cmp	r3, #32
 8007520:	d10e      	bne.n	8007540 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	68db      	ldr	r3, [r3, #12]
 8007528:	f003 0320 	and.w	r3, r3, #32
 800752c:	2b20      	cmp	r3, #32
 800752e:	d107      	bne.n	8007540 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f06f 0220 	mvn.w	r2, #32
 8007538:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800753a:	6878      	ldr	r0, [r7, #4]
 800753c:	f000 fa9e 	bl	8007a7c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007540:	bf00      	nop
 8007542:	3708      	adds	r7, #8
 8007544:	46bd      	mov	sp, r7
 8007546:	bd80      	pop	{r7, pc}

08007548 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007548:	b580      	push	{r7, lr}
 800754a:	b084      	sub	sp, #16
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]
 8007550:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007552:	2300      	movs	r3, #0
 8007554:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800755c:	2b01      	cmp	r3, #1
 800755e:	d101      	bne.n	8007564 <HAL_TIM_ConfigClockSource+0x1c>
 8007560:	2302      	movs	r3, #2
 8007562:	e0b4      	b.n	80076ce <HAL_TIM_ConfigClockSource+0x186>
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	2201      	movs	r2, #1
 8007568:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2202      	movs	r2, #2
 8007570:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	689b      	ldr	r3, [r3, #8]
 800757a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800757c:	68bb      	ldr	r3, [r7, #8]
 800757e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007582:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007584:	68bb      	ldr	r3, [r7, #8]
 8007586:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800758a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	68ba      	ldr	r2, [r7, #8]
 8007592:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007594:	683b      	ldr	r3, [r7, #0]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800759c:	d03e      	beq.n	800761c <HAL_TIM_ConfigClockSource+0xd4>
 800759e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80075a2:	f200 8087 	bhi.w	80076b4 <HAL_TIM_ConfigClockSource+0x16c>
 80075a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80075aa:	f000 8086 	beq.w	80076ba <HAL_TIM_ConfigClockSource+0x172>
 80075ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80075b2:	d87f      	bhi.n	80076b4 <HAL_TIM_ConfigClockSource+0x16c>
 80075b4:	2b70      	cmp	r3, #112	@ 0x70
 80075b6:	d01a      	beq.n	80075ee <HAL_TIM_ConfigClockSource+0xa6>
 80075b8:	2b70      	cmp	r3, #112	@ 0x70
 80075ba:	d87b      	bhi.n	80076b4 <HAL_TIM_ConfigClockSource+0x16c>
 80075bc:	2b60      	cmp	r3, #96	@ 0x60
 80075be:	d050      	beq.n	8007662 <HAL_TIM_ConfigClockSource+0x11a>
 80075c0:	2b60      	cmp	r3, #96	@ 0x60
 80075c2:	d877      	bhi.n	80076b4 <HAL_TIM_ConfigClockSource+0x16c>
 80075c4:	2b50      	cmp	r3, #80	@ 0x50
 80075c6:	d03c      	beq.n	8007642 <HAL_TIM_ConfigClockSource+0xfa>
 80075c8:	2b50      	cmp	r3, #80	@ 0x50
 80075ca:	d873      	bhi.n	80076b4 <HAL_TIM_ConfigClockSource+0x16c>
 80075cc:	2b40      	cmp	r3, #64	@ 0x40
 80075ce:	d058      	beq.n	8007682 <HAL_TIM_ConfigClockSource+0x13a>
 80075d0:	2b40      	cmp	r3, #64	@ 0x40
 80075d2:	d86f      	bhi.n	80076b4 <HAL_TIM_ConfigClockSource+0x16c>
 80075d4:	2b30      	cmp	r3, #48	@ 0x30
 80075d6:	d064      	beq.n	80076a2 <HAL_TIM_ConfigClockSource+0x15a>
 80075d8:	2b30      	cmp	r3, #48	@ 0x30
 80075da:	d86b      	bhi.n	80076b4 <HAL_TIM_ConfigClockSource+0x16c>
 80075dc:	2b20      	cmp	r3, #32
 80075de:	d060      	beq.n	80076a2 <HAL_TIM_ConfigClockSource+0x15a>
 80075e0:	2b20      	cmp	r3, #32
 80075e2:	d867      	bhi.n	80076b4 <HAL_TIM_ConfigClockSource+0x16c>
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d05c      	beq.n	80076a2 <HAL_TIM_ConfigClockSource+0x15a>
 80075e8:	2b10      	cmp	r3, #16
 80075ea:	d05a      	beq.n	80076a2 <HAL_TIM_ConfigClockSource+0x15a>
 80075ec:	e062      	b.n	80076b4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80075f2:	683b      	ldr	r3, [r7, #0]
 80075f4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80075f6:	683b      	ldr	r3, [r7, #0]
 80075f8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80075fe:	f000 f9a4 	bl	800794a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	689b      	ldr	r3, [r3, #8]
 8007608:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800760a:	68bb      	ldr	r3, [r7, #8]
 800760c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007610:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	68ba      	ldr	r2, [r7, #8]
 8007618:	609a      	str	r2, [r3, #8]
      break;
 800761a:	e04f      	b.n	80076bc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007620:	683b      	ldr	r3, [r7, #0]
 8007622:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007624:	683b      	ldr	r3, [r7, #0]
 8007626:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007628:	683b      	ldr	r3, [r7, #0]
 800762a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800762c:	f000 f98d 	bl	800794a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	689a      	ldr	r2, [r3, #8]
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800763e:	609a      	str	r2, [r3, #8]
      break;
 8007640:	e03c      	b.n	80076bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007646:	683b      	ldr	r3, [r7, #0]
 8007648:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800764a:	683b      	ldr	r3, [r7, #0]
 800764c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800764e:	461a      	mov	r2, r3
 8007650:	f000 f904 	bl	800785c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	2150      	movs	r1, #80	@ 0x50
 800765a:	4618      	mov	r0, r3
 800765c:	f000 f95b 	bl	8007916 <TIM_ITRx_SetConfig>
      break;
 8007660:	e02c      	b.n	80076bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007666:	683b      	ldr	r3, [r7, #0]
 8007668:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800766e:	461a      	mov	r2, r3
 8007670:	f000 f922 	bl	80078b8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	2160      	movs	r1, #96	@ 0x60
 800767a:	4618      	mov	r0, r3
 800767c:	f000 f94b 	bl	8007916 <TIM_ITRx_SetConfig>
      break;
 8007680:	e01c      	b.n	80076bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800768a:	683b      	ldr	r3, [r7, #0]
 800768c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800768e:	461a      	mov	r2, r3
 8007690:	f000 f8e4 	bl	800785c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	2140      	movs	r1, #64	@ 0x40
 800769a:	4618      	mov	r0, r3
 800769c:	f000 f93b 	bl	8007916 <TIM_ITRx_SetConfig>
      break;
 80076a0:	e00c      	b.n	80076bc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681a      	ldr	r2, [r3, #0]
 80076a6:	683b      	ldr	r3, [r7, #0]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	4619      	mov	r1, r3
 80076ac:	4610      	mov	r0, r2
 80076ae:	f000 f932 	bl	8007916 <TIM_ITRx_SetConfig>
      break;
 80076b2:	e003      	b.n	80076bc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80076b4:	2301      	movs	r3, #1
 80076b6:	73fb      	strb	r3, [r7, #15]
      break;
 80076b8:	e000      	b.n	80076bc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80076ba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2201      	movs	r2, #1
 80076c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2200      	movs	r2, #0
 80076c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80076cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80076ce:	4618      	mov	r0, r3
 80076d0:	3710      	adds	r7, #16
 80076d2:	46bd      	mov	sp, r7
 80076d4:	bd80      	pop	{r7, pc}

080076d6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80076d6:	b480      	push	{r7}
 80076d8:	b083      	sub	sp, #12
 80076da:	af00      	add	r7, sp, #0
 80076dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80076de:	bf00      	nop
 80076e0:	370c      	adds	r7, #12
 80076e2:	46bd      	mov	sp, r7
 80076e4:	bc80      	pop	{r7}
 80076e6:	4770      	bx	lr

080076e8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80076e8:	b480      	push	{r7}
 80076ea:	b083      	sub	sp, #12
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80076f0:	bf00      	nop
 80076f2:	370c      	adds	r7, #12
 80076f4:	46bd      	mov	sp, r7
 80076f6:	bc80      	pop	{r7}
 80076f8:	4770      	bx	lr

080076fa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80076fa:	b480      	push	{r7}
 80076fc:	b083      	sub	sp, #12
 80076fe:	af00      	add	r7, sp, #0
 8007700:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007702:	bf00      	nop
 8007704:	370c      	adds	r7, #12
 8007706:	46bd      	mov	sp, r7
 8007708:	bc80      	pop	{r7}
 800770a:	4770      	bx	lr

0800770c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800770c:	b480      	push	{r7}
 800770e:	b083      	sub	sp, #12
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007714:	bf00      	nop
 8007716:	370c      	adds	r7, #12
 8007718:	46bd      	mov	sp, r7
 800771a:	bc80      	pop	{r7}
 800771c:	4770      	bx	lr
	...

08007720 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007720:	b480      	push	{r7}
 8007722:	b085      	sub	sp, #20
 8007724:	af00      	add	r7, sp, #0
 8007726:	6078      	str	r0, [r7, #4]
 8007728:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	4a3f      	ldr	r2, [pc, #252]	@ (8007830 <TIM_Base_SetConfig+0x110>)
 8007734:	4293      	cmp	r3, r2
 8007736:	d013      	beq.n	8007760 <TIM_Base_SetConfig+0x40>
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800773e:	d00f      	beq.n	8007760 <TIM_Base_SetConfig+0x40>
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	4a3c      	ldr	r2, [pc, #240]	@ (8007834 <TIM_Base_SetConfig+0x114>)
 8007744:	4293      	cmp	r3, r2
 8007746:	d00b      	beq.n	8007760 <TIM_Base_SetConfig+0x40>
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	4a3b      	ldr	r2, [pc, #236]	@ (8007838 <TIM_Base_SetConfig+0x118>)
 800774c:	4293      	cmp	r3, r2
 800774e:	d007      	beq.n	8007760 <TIM_Base_SetConfig+0x40>
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	4a3a      	ldr	r2, [pc, #232]	@ (800783c <TIM_Base_SetConfig+0x11c>)
 8007754:	4293      	cmp	r3, r2
 8007756:	d003      	beq.n	8007760 <TIM_Base_SetConfig+0x40>
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	4a39      	ldr	r2, [pc, #228]	@ (8007840 <TIM_Base_SetConfig+0x120>)
 800775c:	4293      	cmp	r3, r2
 800775e:	d108      	bne.n	8007772 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007766:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007768:	683b      	ldr	r3, [r7, #0]
 800776a:	685b      	ldr	r3, [r3, #4]
 800776c:	68fa      	ldr	r2, [r7, #12]
 800776e:	4313      	orrs	r3, r2
 8007770:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	4a2e      	ldr	r2, [pc, #184]	@ (8007830 <TIM_Base_SetConfig+0x110>)
 8007776:	4293      	cmp	r3, r2
 8007778:	d02b      	beq.n	80077d2 <TIM_Base_SetConfig+0xb2>
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007780:	d027      	beq.n	80077d2 <TIM_Base_SetConfig+0xb2>
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	4a2b      	ldr	r2, [pc, #172]	@ (8007834 <TIM_Base_SetConfig+0x114>)
 8007786:	4293      	cmp	r3, r2
 8007788:	d023      	beq.n	80077d2 <TIM_Base_SetConfig+0xb2>
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	4a2a      	ldr	r2, [pc, #168]	@ (8007838 <TIM_Base_SetConfig+0x118>)
 800778e:	4293      	cmp	r3, r2
 8007790:	d01f      	beq.n	80077d2 <TIM_Base_SetConfig+0xb2>
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	4a29      	ldr	r2, [pc, #164]	@ (800783c <TIM_Base_SetConfig+0x11c>)
 8007796:	4293      	cmp	r3, r2
 8007798:	d01b      	beq.n	80077d2 <TIM_Base_SetConfig+0xb2>
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	4a28      	ldr	r2, [pc, #160]	@ (8007840 <TIM_Base_SetConfig+0x120>)
 800779e:	4293      	cmp	r3, r2
 80077a0:	d017      	beq.n	80077d2 <TIM_Base_SetConfig+0xb2>
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	4a27      	ldr	r2, [pc, #156]	@ (8007844 <TIM_Base_SetConfig+0x124>)
 80077a6:	4293      	cmp	r3, r2
 80077a8:	d013      	beq.n	80077d2 <TIM_Base_SetConfig+0xb2>
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	4a26      	ldr	r2, [pc, #152]	@ (8007848 <TIM_Base_SetConfig+0x128>)
 80077ae:	4293      	cmp	r3, r2
 80077b0:	d00f      	beq.n	80077d2 <TIM_Base_SetConfig+0xb2>
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	4a25      	ldr	r2, [pc, #148]	@ (800784c <TIM_Base_SetConfig+0x12c>)
 80077b6:	4293      	cmp	r3, r2
 80077b8:	d00b      	beq.n	80077d2 <TIM_Base_SetConfig+0xb2>
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	4a24      	ldr	r2, [pc, #144]	@ (8007850 <TIM_Base_SetConfig+0x130>)
 80077be:	4293      	cmp	r3, r2
 80077c0:	d007      	beq.n	80077d2 <TIM_Base_SetConfig+0xb2>
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	4a23      	ldr	r2, [pc, #140]	@ (8007854 <TIM_Base_SetConfig+0x134>)
 80077c6:	4293      	cmp	r3, r2
 80077c8:	d003      	beq.n	80077d2 <TIM_Base_SetConfig+0xb2>
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	4a22      	ldr	r2, [pc, #136]	@ (8007858 <TIM_Base_SetConfig+0x138>)
 80077ce:	4293      	cmp	r3, r2
 80077d0:	d108      	bne.n	80077e4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80077d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80077da:	683b      	ldr	r3, [r7, #0]
 80077dc:	68db      	ldr	r3, [r3, #12]
 80077de:	68fa      	ldr	r2, [r7, #12]
 80077e0:	4313      	orrs	r3, r2
 80077e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80077ea:	683b      	ldr	r3, [r7, #0]
 80077ec:	695b      	ldr	r3, [r3, #20]
 80077ee:	4313      	orrs	r3, r2
 80077f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	68fa      	ldr	r2, [r7, #12]
 80077f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80077f8:	683b      	ldr	r3, [r7, #0]
 80077fa:	689a      	ldr	r2, [r3, #8]
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007800:	683b      	ldr	r3, [r7, #0]
 8007802:	681a      	ldr	r2, [r3, #0]
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	4a09      	ldr	r2, [pc, #36]	@ (8007830 <TIM_Base_SetConfig+0x110>)
 800780c:	4293      	cmp	r3, r2
 800780e:	d003      	beq.n	8007818 <TIM_Base_SetConfig+0xf8>
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	4a0b      	ldr	r2, [pc, #44]	@ (8007840 <TIM_Base_SetConfig+0x120>)
 8007814:	4293      	cmp	r3, r2
 8007816:	d103      	bne.n	8007820 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007818:	683b      	ldr	r3, [r7, #0]
 800781a:	691a      	ldr	r2, [r3, #16]
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	2201      	movs	r2, #1
 8007824:	615a      	str	r2, [r3, #20]
}
 8007826:	bf00      	nop
 8007828:	3714      	adds	r7, #20
 800782a:	46bd      	mov	sp, r7
 800782c:	bc80      	pop	{r7}
 800782e:	4770      	bx	lr
 8007830:	40010000 	.word	0x40010000
 8007834:	40000400 	.word	0x40000400
 8007838:	40000800 	.word	0x40000800
 800783c:	40000c00 	.word	0x40000c00
 8007840:	40010400 	.word	0x40010400
 8007844:	40014000 	.word	0x40014000
 8007848:	40014400 	.word	0x40014400
 800784c:	40014800 	.word	0x40014800
 8007850:	40001800 	.word	0x40001800
 8007854:	40001c00 	.word	0x40001c00
 8007858:	40002000 	.word	0x40002000

0800785c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800785c:	b480      	push	{r7}
 800785e:	b087      	sub	sp, #28
 8007860:	af00      	add	r7, sp, #0
 8007862:	60f8      	str	r0, [r7, #12]
 8007864:	60b9      	str	r1, [r7, #8]
 8007866:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	6a1b      	ldr	r3, [r3, #32]
 800786c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	6a1b      	ldr	r3, [r3, #32]
 8007872:	f023 0201 	bic.w	r2, r3, #1
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	699b      	ldr	r3, [r3, #24]
 800787e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007880:	693b      	ldr	r3, [r7, #16]
 8007882:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007886:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	011b      	lsls	r3, r3, #4
 800788c:	693a      	ldr	r2, [r7, #16]
 800788e:	4313      	orrs	r3, r2
 8007890:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007892:	697b      	ldr	r3, [r7, #20]
 8007894:	f023 030a 	bic.w	r3, r3, #10
 8007898:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800789a:	697a      	ldr	r2, [r7, #20]
 800789c:	68bb      	ldr	r3, [r7, #8]
 800789e:	4313      	orrs	r3, r2
 80078a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	693a      	ldr	r2, [r7, #16]
 80078a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	697a      	ldr	r2, [r7, #20]
 80078ac:	621a      	str	r2, [r3, #32]
}
 80078ae:	bf00      	nop
 80078b0:	371c      	adds	r7, #28
 80078b2:	46bd      	mov	sp, r7
 80078b4:	bc80      	pop	{r7}
 80078b6:	4770      	bx	lr

080078b8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80078b8:	b480      	push	{r7}
 80078ba:	b087      	sub	sp, #28
 80078bc:	af00      	add	r7, sp, #0
 80078be:	60f8      	str	r0, [r7, #12]
 80078c0:	60b9      	str	r1, [r7, #8]
 80078c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	6a1b      	ldr	r3, [r3, #32]
 80078c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	6a1b      	ldr	r3, [r3, #32]
 80078ce:	f023 0210 	bic.w	r2, r3, #16
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	699b      	ldr	r3, [r3, #24]
 80078da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80078dc:	693b      	ldr	r3, [r7, #16]
 80078de:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80078e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	031b      	lsls	r3, r3, #12
 80078e8:	693a      	ldr	r2, [r7, #16]
 80078ea:	4313      	orrs	r3, r2
 80078ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80078ee:	697b      	ldr	r3, [r7, #20]
 80078f0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80078f4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80078f6:	68bb      	ldr	r3, [r7, #8]
 80078f8:	011b      	lsls	r3, r3, #4
 80078fa:	697a      	ldr	r2, [r7, #20]
 80078fc:	4313      	orrs	r3, r2
 80078fe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	693a      	ldr	r2, [r7, #16]
 8007904:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	697a      	ldr	r2, [r7, #20]
 800790a:	621a      	str	r2, [r3, #32]
}
 800790c:	bf00      	nop
 800790e:	371c      	adds	r7, #28
 8007910:	46bd      	mov	sp, r7
 8007912:	bc80      	pop	{r7}
 8007914:	4770      	bx	lr

08007916 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007916:	b480      	push	{r7}
 8007918:	b085      	sub	sp, #20
 800791a:	af00      	add	r7, sp, #0
 800791c:	6078      	str	r0, [r7, #4]
 800791e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	689b      	ldr	r3, [r3, #8]
 8007924:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800792c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800792e:	683a      	ldr	r2, [r7, #0]
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	4313      	orrs	r3, r2
 8007934:	f043 0307 	orr.w	r3, r3, #7
 8007938:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	68fa      	ldr	r2, [r7, #12]
 800793e:	609a      	str	r2, [r3, #8]
}
 8007940:	bf00      	nop
 8007942:	3714      	adds	r7, #20
 8007944:	46bd      	mov	sp, r7
 8007946:	bc80      	pop	{r7}
 8007948:	4770      	bx	lr

0800794a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800794a:	b480      	push	{r7}
 800794c:	b087      	sub	sp, #28
 800794e:	af00      	add	r7, sp, #0
 8007950:	60f8      	str	r0, [r7, #12]
 8007952:	60b9      	str	r1, [r7, #8]
 8007954:	607a      	str	r2, [r7, #4]
 8007956:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	689b      	ldr	r3, [r3, #8]
 800795c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800795e:	697b      	ldr	r3, [r7, #20]
 8007960:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007964:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007966:	683b      	ldr	r3, [r7, #0]
 8007968:	021a      	lsls	r2, r3, #8
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	431a      	orrs	r2, r3
 800796e:	68bb      	ldr	r3, [r7, #8]
 8007970:	4313      	orrs	r3, r2
 8007972:	697a      	ldr	r2, [r7, #20]
 8007974:	4313      	orrs	r3, r2
 8007976:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	697a      	ldr	r2, [r7, #20]
 800797c:	609a      	str	r2, [r3, #8]
}
 800797e:	bf00      	nop
 8007980:	371c      	adds	r7, #28
 8007982:	46bd      	mov	sp, r7
 8007984:	bc80      	pop	{r7}
 8007986:	4770      	bx	lr

08007988 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007988:	b480      	push	{r7}
 800798a:	b085      	sub	sp, #20
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]
 8007990:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007998:	2b01      	cmp	r3, #1
 800799a:	d101      	bne.n	80079a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800799c:	2302      	movs	r3, #2
 800799e:	e05a      	b.n	8007a56 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	2201      	movs	r2, #1
 80079a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	2202      	movs	r2, #2
 80079ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	685b      	ldr	r3, [r3, #4]
 80079b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	689b      	ldr	r3, [r3, #8]
 80079be:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80079c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80079c8:	683b      	ldr	r3, [r7, #0]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	68fa      	ldr	r2, [r7, #12]
 80079ce:	4313      	orrs	r3, r2
 80079d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	68fa      	ldr	r2, [r7, #12]
 80079d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	4a20      	ldr	r2, [pc, #128]	@ (8007a60 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80079e0:	4293      	cmp	r3, r2
 80079e2:	d022      	beq.n	8007a2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80079ec:	d01d      	beq.n	8007a2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	4a1c      	ldr	r2, [pc, #112]	@ (8007a64 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80079f4:	4293      	cmp	r3, r2
 80079f6:	d018      	beq.n	8007a2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	4a1a      	ldr	r2, [pc, #104]	@ (8007a68 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80079fe:	4293      	cmp	r3, r2
 8007a00:	d013      	beq.n	8007a2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	4a19      	ldr	r2, [pc, #100]	@ (8007a6c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007a08:	4293      	cmp	r3, r2
 8007a0a:	d00e      	beq.n	8007a2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	4a17      	ldr	r2, [pc, #92]	@ (8007a70 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007a12:	4293      	cmp	r3, r2
 8007a14:	d009      	beq.n	8007a2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	4a16      	ldr	r2, [pc, #88]	@ (8007a74 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007a1c:	4293      	cmp	r3, r2
 8007a1e:	d004      	beq.n	8007a2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	4a14      	ldr	r2, [pc, #80]	@ (8007a78 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007a26:	4293      	cmp	r3, r2
 8007a28:	d10c      	bne.n	8007a44 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007a2a:	68bb      	ldr	r3, [r7, #8]
 8007a2c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007a30:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007a32:	683b      	ldr	r3, [r7, #0]
 8007a34:	685b      	ldr	r3, [r3, #4]
 8007a36:	68ba      	ldr	r2, [r7, #8]
 8007a38:	4313      	orrs	r3, r2
 8007a3a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	68ba      	ldr	r2, [r7, #8]
 8007a42:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	2201      	movs	r2, #1
 8007a48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	2200      	movs	r2, #0
 8007a50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007a54:	2300      	movs	r3, #0
}
 8007a56:	4618      	mov	r0, r3
 8007a58:	3714      	adds	r7, #20
 8007a5a:	46bd      	mov	sp, r7
 8007a5c:	bc80      	pop	{r7}
 8007a5e:	4770      	bx	lr
 8007a60:	40010000 	.word	0x40010000
 8007a64:	40000400 	.word	0x40000400
 8007a68:	40000800 	.word	0x40000800
 8007a6c:	40000c00 	.word	0x40000c00
 8007a70:	40010400 	.word	0x40010400
 8007a74:	40014000 	.word	0x40014000
 8007a78:	40001800 	.word	0x40001800

08007a7c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007a7c:	b480      	push	{r7}
 8007a7e:	b083      	sub	sp, #12
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007a84:	bf00      	nop
 8007a86:	370c      	adds	r7, #12
 8007a88:	46bd      	mov	sp, r7
 8007a8a:	bc80      	pop	{r7}
 8007a8c:	4770      	bx	lr

08007a8e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007a8e:	b480      	push	{r7}
 8007a90:	b083      	sub	sp, #12
 8007a92:	af00      	add	r7, sp, #0
 8007a94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007a96:	bf00      	nop
 8007a98:	370c      	adds	r7, #12
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	bc80      	pop	{r7}
 8007a9e:	4770      	bx	lr

08007aa0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007aa0:	b084      	sub	sp, #16
 8007aa2:	b580      	push	{r7, lr}
 8007aa4:	b084      	sub	sp, #16
 8007aa6:	af00      	add	r7, sp, #0
 8007aa8:	6078      	str	r0, [r7, #4]
 8007aaa:	f107 001c 	add.w	r0, r7, #28
 8007aae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ab4:	2b01      	cmp	r3, #1
 8007ab6:	d122      	bne.n	8007afe <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007abc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	68db      	ldr	r3, [r3, #12]
 8007ac8:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8007acc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007ad0:	687a      	ldr	r2, [r7, #4]
 8007ad2:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	68db      	ldr	r3, [r3, #12]
 8007ad8:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007ae0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ae2:	2b01      	cmp	r3, #1
 8007ae4:	d105      	bne.n	8007af2 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	68db      	ldr	r3, [r3, #12]
 8007aea:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007af2:	6878      	ldr	r0, [r7, #4]
 8007af4:	f001 fabc 	bl	8009070 <USB_CoreReset>
 8007af8:	4603      	mov	r3, r0
 8007afa:	73fb      	strb	r3, [r7, #15]
 8007afc:	e010      	b.n	8007b20 <USB_CoreInit+0x80>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	68db      	ldr	r3, [r3, #12]
 8007b02:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007b0a:	6878      	ldr	r0, [r7, #4]
 8007b0c:	f001 fab0 	bl	8009070 <USB_CoreReset>
 8007b10:	4603      	mov	r3, r0
 8007b12:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b18:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8007b20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b22:	2b01      	cmp	r3, #1
 8007b24:	d10b      	bne.n	8007b3e <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	689b      	ldr	r3, [r3, #8]
 8007b2a:	f043 0206 	orr.w	r2, r3, #6
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	689b      	ldr	r3, [r3, #8]
 8007b36:	f043 0220 	orr.w	r2, r3, #32
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007b3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b40:	4618      	mov	r0, r3
 8007b42:	3710      	adds	r7, #16
 8007b44:	46bd      	mov	sp, r7
 8007b46:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007b4a:	b004      	add	sp, #16
 8007b4c:	4770      	bx	lr
	...

08007b50 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007b50:	b480      	push	{r7}
 8007b52:	b087      	sub	sp, #28
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	60f8      	str	r0, [r7, #12]
 8007b58:	60b9      	str	r1, [r7, #8]
 8007b5a:	4613      	mov	r3, r2
 8007b5c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007b5e:	79fb      	ldrb	r3, [r7, #7]
 8007b60:	2b02      	cmp	r3, #2
 8007b62:	d165      	bne.n	8007c30 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007b64:	68bb      	ldr	r3, [r7, #8]
 8007b66:	4a41      	ldr	r2, [pc, #260]	@ (8007c6c <USB_SetTurnaroundTime+0x11c>)
 8007b68:	4293      	cmp	r3, r2
 8007b6a:	d906      	bls.n	8007b7a <USB_SetTurnaroundTime+0x2a>
 8007b6c:	68bb      	ldr	r3, [r7, #8]
 8007b6e:	4a40      	ldr	r2, [pc, #256]	@ (8007c70 <USB_SetTurnaroundTime+0x120>)
 8007b70:	4293      	cmp	r3, r2
 8007b72:	d202      	bcs.n	8007b7a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007b74:	230f      	movs	r3, #15
 8007b76:	617b      	str	r3, [r7, #20]
 8007b78:	e062      	b.n	8007c40 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007b7a:	68bb      	ldr	r3, [r7, #8]
 8007b7c:	4a3c      	ldr	r2, [pc, #240]	@ (8007c70 <USB_SetTurnaroundTime+0x120>)
 8007b7e:	4293      	cmp	r3, r2
 8007b80:	d306      	bcc.n	8007b90 <USB_SetTurnaroundTime+0x40>
 8007b82:	68bb      	ldr	r3, [r7, #8]
 8007b84:	4a3b      	ldr	r2, [pc, #236]	@ (8007c74 <USB_SetTurnaroundTime+0x124>)
 8007b86:	4293      	cmp	r3, r2
 8007b88:	d202      	bcs.n	8007b90 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007b8a:	230e      	movs	r3, #14
 8007b8c:	617b      	str	r3, [r7, #20]
 8007b8e:	e057      	b.n	8007c40 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007b90:	68bb      	ldr	r3, [r7, #8]
 8007b92:	4a38      	ldr	r2, [pc, #224]	@ (8007c74 <USB_SetTurnaroundTime+0x124>)
 8007b94:	4293      	cmp	r3, r2
 8007b96:	d306      	bcc.n	8007ba6 <USB_SetTurnaroundTime+0x56>
 8007b98:	68bb      	ldr	r3, [r7, #8]
 8007b9a:	4a37      	ldr	r2, [pc, #220]	@ (8007c78 <USB_SetTurnaroundTime+0x128>)
 8007b9c:	4293      	cmp	r3, r2
 8007b9e:	d202      	bcs.n	8007ba6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007ba0:	230d      	movs	r3, #13
 8007ba2:	617b      	str	r3, [r7, #20]
 8007ba4:	e04c      	b.n	8007c40 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8007ba6:	68bb      	ldr	r3, [r7, #8]
 8007ba8:	4a33      	ldr	r2, [pc, #204]	@ (8007c78 <USB_SetTurnaroundTime+0x128>)
 8007baa:	4293      	cmp	r3, r2
 8007bac:	d306      	bcc.n	8007bbc <USB_SetTurnaroundTime+0x6c>
 8007bae:	68bb      	ldr	r3, [r7, #8]
 8007bb0:	4a32      	ldr	r2, [pc, #200]	@ (8007c7c <USB_SetTurnaroundTime+0x12c>)
 8007bb2:	4293      	cmp	r3, r2
 8007bb4:	d802      	bhi.n	8007bbc <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8007bb6:	230c      	movs	r3, #12
 8007bb8:	617b      	str	r3, [r7, #20]
 8007bba:	e041      	b.n	8007c40 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007bbc:	68bb      	ldr	r3, [r7, #8]
 8007bbe:	4a2f      	ldr	r2, [pc, #188]	@ (8007c7c <USB_SetTurnaroundTime+0x12c>)
 8007bc0:	4293      	cmp	r3, r2
 8007bc2:	d906      	bls.n	8007bd2 <USB_SetTurnaroundTime+0x82>
 8007bc4:	68bb      	ldr	r3, [r7, #8]
 8007bc6:	4a2e      	ldr	r2, [pc, #184]	@ (8007c80 <USB_SetTurnaroundTime+0x130>)
 8007bc8:	4293      	cmp	r3, r2
 8007bca:	d802      	bhi.n	8007bd2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007bcc:	230b      	movs	r3, #11
 8007bce:	617b      	str	r3, [r7, #20]
 8007bd0:	e036      	b.n	8007c40 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007bd2:	68bb      	ldr	r3, [r7, #8]
 8007bd4:	4a2a      	ldr	r2, [pc, #168]	@ (8007c80 <USB_SetTurnaroundTime+0x130>)
 8007bd6:	4293      	cmp	r3, r2
 8007bd8:	d906      	bls.n	8007be8 <USB_SetTurnaroundTime+0x98>
 8007bda:	68bb      	ldr	r3, [r7, #8]
 8007bdc:	4a29      	ldr	r2, [pc, #164]	@ (8007c84 <USB_SetTurnaroundTime+0x134>)
 8007bde:	4293      	cmp	r3, r2
 8007be0:	d802      	bhi.n	8007be8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007be2:	230a      	movs	r3, #10
 8007be4:	617b      	str	r3, [r7, #20]
 8007be6:	e02b      	b.n	8007c40 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007be8:	68bb      	ldr	r3, [r7, #8]
 8007bea:	4a26      	ldr	r2, [pc, #152]	@ (8007c84 <USB_SetTurnaroundTime+0x134>)
 8007bec:	4293      	cmp	r3, r2
 8007bee:	d906      	bls.n	8007bfe <USB_SetTurnaroundTime+0xae>
 8007bf0:	68bb      	ldr	r3, [r7, #8]
 8007bf2:	4a25      	ldr	r2, [pc, #148]	@ (8007c88 <USB_SetTurnaroundTime+0x138>)
 8007bf4:	4293      	cmp	r3, r2
 8007bf6:	d202      	bcs.n	8007bfe <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007bf8:	2309      	movs	r3, #9
 8007bfa:	617b      	str	r3, [r7, #20]
 8007bfc:	e020      	b.n	8007c40 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007bfe:	68bb      	ldr	r3, [r7, #8]
 8007c00:	4a21      	ldr	r2, [pc, #132]	@ (8007c88 <USB_SetTurnaroundTime+0x138>)
 8007c02:	4293      	cmp	r3, r2
 8007c04:	d306      	bcc.n	8007c14 <USB_SetTurnaroundTime+0xc4>
 8007c06:	68bb      	ldr	r3, [r7, #8]
 8007c08:	4a20      	ldr	r2, [pc, #128]	@ (8007c8c <USB_SetTurnaroundTime+0x13c>)
 8007c0a:	4293      	cmp	r3, r2
 8007c0c:	d802      	bhi.n	8007c14 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007c0e:	2308      	movs	r3, #8
 8007c10:	617b      	str	r3, [r7, #20]
 8007c12:	e015      	b.n	8007c40 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007c14:	68bb      	ldr	r3, [r7, #8]
 8007c16:	4a1d      	ldr	r2, [pc, #116]	@ (8007c8c <USB_SetTurnaroundTime+0x13c>)
 8007c18:	4293      	cmp	r3, r2
 8007c1a:	d906      	bls.n	8007c2a <USB_SetTurnaroundTime+0xda>
 8007c1c:	68bb      	ldr	r3, [r7, #8]
 8007c1e:	4a1c      	ldr	r2, [pc, #112]	@ (8007c90 <USB_SetTurnaroundTime+0x140>)
 8007c20:	4293      	cmp	r3, r2
 8007c22:	d202      	bcs.n	8007c2a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007c24:	2307      	movs	r3, #7
 8007c26:	617b      	str	r3, [r7, #20]
 8007c28:	e00a      	b.n	8007c40 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8007c2a:	2306      	movs	r3, #6
 8007c2c:	617b      	str	r3, [r7, #20]
 8007c2e:	e007      	b.n	8007c40 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007c30:	79fb      	ldrb	r3, [r7, #7]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d102      	bne.n	8007c3c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8007c36:	2309      	movs	r3, #9
 8007c38:	617b      	str	r3, [r7, #20]
 8007c3a:	e001      	b.n	8007c40 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007c3c:	2309      	movs	r3, #9
 8007c3e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	68db      	ldr	r3, [r3, #12]
 8007c44:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	68da      	ldr	r2, [r3, #12]
 8007c50:	697b      	ldr	r3, [r7, #20]
 8007c52:	029b      	lsls	r3, r3, #10
 8007c54:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8007c58:	431a      	orrs	r2, r3
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007c5e:	2300      	movs	r3, #0
}
 8007c60:	4618      	mov	r0, r3
 8007c62:	371c      	adds	r7, #28
 8007c64:	46bd      	mov	sp, r7
 8007c66:	bc80      	pop	{r7}
 8007c68:	4770      	bx	lr
 8007c6a:	bf00      	nop
 8007c6c:	00d8acbf 	.word	0x00d8acbf
 8007c70:	00e4e1c0 	.word	0x00e4e1c0
 8007c74:	00f42400 	.word	0x00f42400
 8007c78:	01067380 	.word	0x01067380
 8007c7c:	011a499f 	.word	0x011a499f
 8007c80:	01312cff 	.word	0x01312cff
 8007c84:	014ca43f 	.word	0x014ca43f
 8007c88:	016e3600 	.word	0x016e3600
 8007c8c:	01a6ab1f 	.word	0x01a6ab1f
 8007c90:	01e84800 	.word	0x01e84800

08007c94 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007c94:	b480      	push	{r7}
 8007c96:	b083      	sub	sp, #12
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	689b      	ldr	r3, [r3, #8]
 8007ca0:	f043 0201 	orr.w	r2, r3, #1
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007ca8:	2300      	movs	r3, #0
}
 8007caa:	4618      	mov	r0, r3
 8007cac:	370c      	adds	r7, #12
 8007cae:	46bd      	mov	sp, r7
 8007cb0:	bc80      	pop	{r7}
 8007cb2:	4770      	bx	lr

08007cb4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007cb4:	b480      	push	{r7}
 8007cb6:	b083      	sub	sp, #12
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	689b      	ldr	r3, [r3, #8]
 8007cc0:	f023 0201 	bic.w	r2, r3, #1
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007cc8:	2300      	movs	r3, #0
}
 8007cca:	4618      	mov	r0, r3
 8007ccc:	370c      	adds	r7, #12
 8007cce:	46bd      	mov	sp, r7
 8007cd0:	bc80      	pop	{r7}
 8007cd2:	4770      	bx	lr

08007cd4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007cd4:	b580      	push	{r7, lr}
 8007cd6:	b084      	sub	sp, #16
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	6078      	str	r0, [r7, #4]
 8007cdc:	460b      	mov	r3, r1
 8007cde:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007ce0:	2300      	movs	r3, #0
 8007ce2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	68db      	ldr	r3, [r3, #12]
 8007ce8:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007cf0:	78fb      	ldrb	r3, [r7, #3]
 8007cf2:	2b01      	cmp	r3, #1
 8007cf4:	d115      	bne.n	8007d22 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	68db      	ldr	r3, [r3, #12]
 8007cfa:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007d02:	2001      	movs	r0, #1
 8007d04:	f7fb f95e 	bl	8002fc4 <HAL_Delay>
      ms++;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	3301      	adds	r3, #1
 8007d0c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8007d0e:	6878      	ldr	r0, [r7, #4]
 8007d10:	f001 f922 	bl	8008f58 <USB_GetMode>
 8007d14:	4603      	mov	r3, r0
 8007d16:	2b01      	cmp	r3, #1
 8007d18:	d01e      	beq.n	8007d58 <USB_SetCurrentMode+0x84>
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	2b31      	cmp	r3, #49	@ 0x31
 8007d1e:	d9f0      	bls.n	8007d02 <USB_SetCurrentMode+0x2e>
 8007d20:	e01a      	b.n	8007d58 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007d22:	78fb      	ldrb	r3, [r7, #3]
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d115      	bne.n	8007d54 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	68db      	ldr	r3, [r3, #12]
 8007d2c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007d34:	2001      	movs	r0, #1
 8007d36:	f7fb f945 	bl	8002fc4 <HAL_Delay>
      ms++;
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	3301      	adds	r3, #1
 8007d3e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8007d40:	6878      	ldr	r0, [r7, #4]
 8007d42:	f001 f909 	bl	8008f58 <USB_GetMode>
 8007d46:	4603      	mov	r3, r0
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d005      	beq.n	8007d58 <USB_SetCurrentMode+0x84>
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	2b31      	cmp	r3, #49	@ 0x31
 8007d50:	d9f0      	bls.n	8007d34 <USB_SetCurrentMode+0x60>
 8007d52:	e001      	b.n	8007d58 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007d54:	2301      	movs	r3, #1
 8007d56:	e005      	b.n	8007d64 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	2b32      	cmp	r3, #50	@ 0x32
 8007d5c:	d101      	bne.n	8007d62 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007d5e:	2301      	movs	r3, #1
 8007d60:	e000      	b.n	8007d64 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007d62:	2300      	movs	r3, #0
}
 8007d64:	4618      	mov	r0, r3
 8007d66:	3710      	adds	r7, #16
 8007d68:	46bd      	mov	sp, r7
 8007d6a:	bd80      	pop	{r7, pc}

08007d6c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007d6c:	b084      	sub	sp, #16
 8007d6e:	b580      	push	{r7, lr}
 8007d70:	b086      	sub	sp, #24
 8007d72:	af00      	add	r7, sp, #0
 8007d74:	6078      	str	r0, [r7, #4]
 8007d76:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007d7a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007d7e:	2300      	movs	r3, #0
 8007d80:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007d86:	2300      	movs	r3, #0
 8007d88:	613b      	str	r3, [r7, #16]
 8007d8a:	e009      	b.n	8007da0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007d8c:	687a      	ldr	r2, [r7, #4]
 8007d8e:	693b      	ldr	r3, [r7, #16]
 8007d90:	3340      	adds	r3, #64	@ 0x40
 8007d92:	009b      	lsls	r3, r3, #2
 8007d94:	4413      	add	r3, r2
 8007d96:	2200      	movs	r2, #0
 8007d98:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007d9a:	693b      	ldr	r3, [r7, #16]
 8007d9c:	3301      	adds	r3, #1
 8007d9e:	613b      	str	r3, [r7, #16]
 8007da0:	693b      	ldr	r3, [r7, #16]
 8007da2:	2b0e      	cmp	r3, #14
 8007da4:	d9f2      	bls.n	8007d8c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007da6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d11c      	bne.n	8007de6 <USB_DevInit+0x7a>
  {
    /*
     * disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007db2:	685b      	ldr	r3, [r3, #4]
 8007db4:	68fa      	ldr	r2, [r7, #12]
 8007db6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007dba:	f043 0302 	orr.w	r3, r3, #2
 8007dbe:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dc4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dd0:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ddc:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	639a      	str	r2, [r3, #56]	@ 0x38
 8007de4:	e00b      	b.n	8007dfe <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dea:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007df6:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007e04:	461a      	mov	r2, r3
 8007e06:	2300      	movs	r3, #0
 8007e08:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007e0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e0c:	2b01      	cmp	r3, #1
 8007e0e:	d10c      	bne.n	8007e2a <USB_DevInit+0xbe>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007e10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d104      	bne.n	8007e20 <USB_DevInit+0xb4>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007e16:	2100      	movs	r1, #0
 8007e18:	6878      	ldr	r0, [r7, #4]
 8007e1a:	f000 f965 	bl	80080e8 <USB_SetDevSpeed>
 8007e1e:	e008      	b.n	8007e32 <USB_DevInit+0xc6>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007e20:	2101      	movs	r1, #1
 8007e22:	6878      	ldr	r0, [r7, #4]
 8007e24:	f000 f960 	bl	80080e8 <USB_SetDevSpeed>
 8007e28:	e003      	b.n	8007e32 <USB_DevInit+0xc6>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007e2a:	2103      	movs	r1, #3
 8007e2c:	6878      	ldr	r0, [r7, #4]
 8007e2e:	f000 f95b 	bl	80080e8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007e32:	2110      	movs	r1, #16
 8007e34:	6878      	ldr	r0, [r7, #4]
 8007e36:	f000 f8f3 	bl	8008020 <USB_FlushTxFifo>
 8007e3a:	4603      	mov	r3, r0
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d001      	beq.n	8007e44 <USB_DevInit+0xd8>
  {
    ret = HAL_ERROR;
 8007e40:	2301      	movs	r3, #1
 8007e42:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007e44:	6878      	ldr	r0, [r7, #4]
 8007e46:	f000 f91f 	bl	8008088 <USB_FlushRxFifo>
 8007e4a:	4603      	mov	r3, r0
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d001      	beq.n	8007e54 <USB_DevInit+0xe8>
  {
    ret = HAL_ERROR;
 8007e50:	2301      	movs	r3, #1
 8007e52:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e5a:	461a      	mov	r2, r3
 8007e5c:	2300      	movs	r3, #0
 8007e5e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e66:	461a      	mov	r2, r3
 8007e68:	2300      	movs	r3, #0
 8007e6a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e72:	461a      	mov	r2, r3
 8007e74:	2300      	movs	r3, #0
 8007e76:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007e78:	2300      	movs	r3, #0
 8007e7a:	613b      	str	r3, [r7, #16]
 8007e7c:	e043      	b.n	8007f06 <USB_DevInit+0x19a>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007e7e:	693b      	ldr	r3, [r7, #16]
 8007e80:	015a      	lsls	r2, r3, #5
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	4413      	add	r3, r2
 8007e86:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007e90:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007e94:	d118      	bne.n	8007ec8 <USB_DevInit+0x15c>
    {
      if (i == 0U)
 8007e96:	693b      	ldr	r3, [r7, #16]
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d10a      	bne.n	8007eb2 <USB_DevInit+0x146>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007e9c:	693b      	ldr	r3, [r7, #16]
 8007e9e:	015a      	lsls	r2, r3, #5
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	4413      	add	r3, r2
 8007ea4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ea8:	461a      	mov	r2, r3
 8007eaa:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007eae:	6013      	str	r3, [r2, #0]
 8007eb0:	e013      	b.n	8007eda <USB_DevInit+0x16e>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007eb2:	693b      	ldr	r3, [r7, #16]
 8007eb4:	015a      	lsls	r2, r3, #5
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	4413      	add	r3, r2
 8007eba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ebe:	461a      	mov	r2, r3
 8007ec0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007ec4:	6013      	str	r3, [r2, #0]
 8007ec6:	e008      	b.n	8007eda <USB_DevInit+0x16e>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007ec8:	693b      	ldr	r3, [r7, #16]
 8007eca:	015a      	lsls	r2, r3, #5
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	4413      	add	r3, r2
 8007ed0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ed4:	461a      	mov	r2, r3
 8007ed6:	2300      	movs	r3, #0
 8007ed8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007eda:	693b      	ldr	r3, [r7, #16]
 8007edc:	015a      	lsls	r2, r3, #5
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	4413      	add	r3, r2
 8007ee2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ee6:	461a      	mov	r2, r3
 8007ee8:	2300      	movs	r3, #0
 8007eea:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007eec:	693b      	ldr	r3, [r7, #16]
 8007eee:	015a      	lsls	r2, r3, #5
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	4413      	add	r3, r2
 8007ef4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ef8:	461a      	mov	r2, r3
 8007efa:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007efe:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007f00:	693b      	ldr	r3, [r7, #16]
 8007f02:	3301      	adds	r3, #1
 8007f04:	613b      	str	r3, [r7, #16]
 8007f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f08:	693a      	ldr	r2, [r7, #16]
 8007f0a:	429a      	cmp	r2, r3
 8007f0c:	d3b7      	bcc.n	8007e7e <USB_DevInit+0x112>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007f0e:	2300      	movs	r3, #0
 8007f10:	613b      	str	r3, [r7, #16]
 8007f12:	e043      	b.n	8007f9c <USB_DevInit+0x230>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007f14:	693b      	ldr	r3, [r7, #16]
 8007f16:	015a      	lsls	r2, r3, #5
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	4413      	add	r3, r2
 8007f1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007f26:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007f2a:	d118      	bne.n	8007f5e <USB_DevInit+0x1f2>
    {
      if (i == 0U)
 8007f2c:	693b      	ldr	r3, [r7, #16]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d10a      	bne.n	8007f48 <USB_DevInit+0x1dc>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007f32:	693b      	ldr	r3, [r7, #16]
 8007f34:	015a      	lsls	r2, r3, #5
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	4413      	add	r3, r2
 8007f3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f3e:	461a      	mov	r2, r3
 8007f40:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007f44:	6013      	str	r3, [r2, #0]
 8007f46:	e013      	b.n	8007f70 <USB_DevInit+0x204>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007f48:	693b      	ldr	r3, [r7, #16]
 8007f4a:	015a      	lsls	r2, r3, #5
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	4413      	add	r3, r2
 8007f50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f54:	461a      	mov	r2, r3
 8007f56:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007f5a:	6013      	str	r3, [r2, #0]
 8007f5c:	e008      	b.n	8007f70 <USB_DevInit+0x204>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007f5e:	693b      	ldr	r3, [r7, #16]
 8007f60:	015a      	lsls	r2, r3, #5
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	4413      	add	r3, r2
 8007f66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f6a:	461a      	mov	r2, r3
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007f70:	693b      	ldr	r3, [r7, #16]
 8007f72:	015a      	lsls	r2, r3, #5
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	4413      	add	r3, r2
 8007f78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f7c:	461a      	mov	r2, r3
 8007f7e:	2300      	movs	r3, #0
 8007f80:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007f82:	693b      	ldr	r3, [r7, #16]
 8007f84:	015a      	lsls	r2, r3, #5
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	4413      	add	r3, r2
 8007f8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f8e:	461a      	mov	r2, r3
 8007f90:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007f94:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007f96:	693b      	ldr	r3, [r7, #16]
 8007f98:	3301      	adds	r3, #1
 8007f9a:	613b      	str	r3, [r7, #16]
 8007f9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f9e:	693a      	ldr	r2, [r7, #16]
 8007fa0:	429a      	cmp	r2, r3
 8007fa2:	d3b7      	bcc.n	8007f14 <USB_DevInit+0x1a8>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007faa:	691b      	ldr	r3, [r3, #16]
 8007fac:	68fa      	ldr	r2, [r7, #12]
 8007fae:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007fb2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007fb6:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	2200      	movs	r2, #0
 8007fbc:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8007fc4:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007fc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d105      	bne.n	8007fd8 <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	699b      	ldr	r3, [r3, #24]
 8007fd0:	f043 0210 	orr.w	r2, r3, #16
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	699a      	ldr	r2, [r3, #24]
 8007fdc:	4b0f      	ldr	r3, [pc, #60]	@ (800801c <USB_DevInit+0x2b0>)
 8007fde:	4313      	orrs	r3, r2
 8007fe0:	687a      	ldr	r2, [r7, #4]
 8007fe2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007fe4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d005      	beq.n	8007ff6 <USB_DevInit+0x28a>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	699b      	ldr	r3, [r3, #24]
 8007fee:	f043 0208 	orr.w	r2, r3, #8
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007ff6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ff8:	2b01      	cmp	r3, #1
 8007ffa:	d107      	bne.n	800800c <USB_DevInit+0x2a0>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	699b      	ldr	r3, [r3, #24]
 8008000:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008004:	f043 0304 	orr.w	r3, r3, #4
 8008008:	687a      	ldr	r2, [r7, #4]
 800800a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800800c:	7dfb      	ldrb	r3, [r7, #23]
}
 800800e:	4618      	mov	r0, r3
 8008010:	3718      	adds	r7, #24
 8008012:	46bd      	mov	sp, r7
 8008014:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008018:	b004      	add	sp, #16
 800801a:	4770      	bx	lr
 800801c:	803c3800 	.word	0x803c3800

08008020 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008020:	b480      	push	{r7}
 8008022:	b085      	sub	sp, #20
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]
 8008028:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800802a:	2300      	movs	r3, #0
 800802c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	3301      	adds	r3, #1
 8008032:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	4a13      	ldr	r2, [pc, #76]	@ (8008084 <USB_FlushTxFifo+0x64>)
 8008038:	4293      	cmp	r3, r2
 800803a:	d901      	bls.n	8008040 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800803c:	2303      	movs	r3, #3
 800803e:	e01b      	b.n	8008078 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	691b      	ldr	r3, [r3, #16]
 8008044:	2b00      	cmp	r3, #0
 8008046:	daf2      	bge.n	800802e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008048:	2300      	movs	r3, #0
 800804a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800804c:	683b      	ldr	r3, [r7, #0]
 800804e:	019b      	lsls	r3, r3, #6
 8008050:	f043 0220 	orr.w	r2, r3, #32
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	3301      	adds	r3, #1
 800805c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	4a08      	ldr	r2, [pc, #32]	@ (8008084 <USB_FlushTxFifo+0x64>)
 8008062:	4293      	cmp	r3, r2
 8008064:	d901      	bls.n	800806a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008066:	2303      	movs	r3, #3
 8008068:	e006      	b.n	8008078 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	691b      	ldr	r3, [r3, #16]
 800806e:	f003 0320 	and.w	r3, r3, #32
 8008072:	2b20      	cmp	r3, #32
 8008074:	d0f0      	beq.n	8008058 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008076:	2300      	movs	r3, #0
}
 8008078:	4618      	mov	r0, r3
 800807a:	3714      	adds	r7, #20
 800807c:	46bd      	mov	sp, r7
 800807e:	bc80      	pop	{r7}
 8008080:	4770      	bx	lr
 8008082:	bf00      	nop
 8008084:	00030d40 	.word	0x00030d40

08008088 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008088:	b480      	push	{r7}
 800808a:	b085      	sub	sp, #20
 800808c:	af00      	add	r7, sp, #0
 800808e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008090:	2300      	movs	r3, #0
 8008092:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	3301      	adds	r3, #1
 8008098:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	4a11      	ldr	r2, [pc, #68]	@ (80080e4 <USB_FlushRxFifo+0x5c>)
 800809e:	4293      	cmp	r3, r2
 80080a0:	d901      	bls.n	80080a6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80080a2:	2303      	movs	r3, #3
 80080a4:	e018      	b.n	80080d8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	691b      	ldr	r3, [r3, #16]
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	daf2      	bge.n	8008094 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80080ae:	2300      	movs	r3, #0
 80080b0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	2210      	movs	r2, #16
 80080b6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	3301      	adds	r3, #1
 80080bc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	4a08      	ldr	r2, [pc, #32]	@ (80080e4 <USB_FlushRxFifo+0x5c>)
 80080c2:	4293      	cmp	r3, r2
 80080c4:	d901      	bls.n	80080ca <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80080c6:	2303      	movs	r3, #3
 80080c8:	e006      	b.n	80080d8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	691b      	ldr	r3, [r3, #16]
 80080ce:	f003 0310 	and.w	r3, r3, #16
 80080d2:	2b10      	cmp	r3, #16
 80080d4:	d0f0      	beq.n	80080b8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80080d6:	2300      	movs	r3, #0
}
 80080d8:	4618      	mov	r0, r3
 80080da:	3714      	adds	r7, #20
 80080dc:	46bd      	mov	sp, r7
 80080de:	bc80      	pop	{r7}
 80080e0:	4770      	bx	lr
 80080e2:	bf00      	nop
 80080e4:	00030d40 	.word	0x00030d40

080080e8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80080e8:	b480      	push	{r7}
 80080ea:	b085      	sub	sp, #20
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	6078      	str	r0, [r7, #4]
 80080f0:	460b      	mov	r3, r1
 80080f2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080fe:	681a      	ldr	r2, [r3, #0]
 8008100:	78fb      	ldrb	r3, [r7, #3]
 8008102:	68f9      	ldr	r1, [r7, #12]
 8008104:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008108:	4313      	orrs	r3, r2
 800810a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800810c:	2300      	movs	r3, #0
}
 800810e:	4618      	mov	r0, r3
 8008110:	3714      	adds	r7, #20
 8008112:	46bd      	mov	sp, r7
 8008114:	bc80      	pop	{r7}
 8008116:	4770      	bx	lr

08008118 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8008118:	b480      	push	{r7}
 800811a:	b087      	sub	sp, #28
 800811c:	af00      	add	r7, sp, #0
 800811e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8008124:	693b      	ldr	r3, [r7, #16]
 8008126:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800812a:	689b      	ldr	r3, [r3, #8]
 800812c:	f003 0306 	and.w	r3, r3, #6
 8008130:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d102      	bne.n	800813e <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8008138:	2300      	movs	r3, #0
 800813a:	75fb      	strb	r3, [r7, #23]
 800813c:	e00a      	b.n	8008154 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	2b02      	cmp	r3, #2
 8008142:	d002      	beq.n	800814a <USB_GetDevSpeed+0x32>
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	2b06      	cmp	r3, #6
 8008148:	d102      	bne.n	8008150 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800814a:	2302      	movs	r3, #2
 800814c:	75fb      	strb	r3, [r7, #23]
 800814e:	e001      	b.n	8008154 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8008150:	230f      	movs	r3, #15
 8008152:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8008154:	7dfb      	ldrb	r3, [r7, #23]
}
 8008156:	4618      	mov	r0, r3
 8008158:	371c      	adds	r7, #28
 800815a:	46bd      	mov	sp, r7
 800815c:	bc80      	pop	{r7}
 800815e:	4770      	bx	lr

08008160 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008160:	b480      	push	{r7}
 8008162:	b085      	sub	sp, #20
 8008164:	af00      	add	r7, sp, #0
 8008166:	6078      	str	r0, [r7, #4]
 8008168:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800816e:	683b      	ldr	r3, [r7, #0]
 8008170:	781b      	ldrb	r3, [r3, #0]
 8008172:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008174:	683b      	ldr	r3, [r7, #0]
 8008176:	785b      	ldrb	r3, [r3, #1]
 8008178:	2b01      	cmp	r3, #1
 800817a:	d13a      	bne.n	80081f2 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008182:	69da      	ldr	r2, [r3, #28]
 8008184:	683b      	ldr	r3, [r7, #0]
 8008186:	781b      	ldrb	r3, [r3, #0]
 8008188:	f003 030f 	and.w	r3, r3, #15
 800818c:	2101      	movs	r1, #1
 800818e:	fa01 f303 	lsl.w	r3, r1, r3
 8008192:	b29b      	uxth	r3, r3
 8008194:	68f9      	ldr	r1, [r7, #12]
 8008196:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800819a:	4313      	orrs	r3, r2
 800819c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800819e:	68bb      	ldr	r3, [r7, #8]
 80081a0:	015a      	lsls	r2, r3, #5
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	4413      	add	r3, r2
 80081a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d155      	bne.n	8008260 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80081b4:	68bb      	ldr	r3, [r7, #8]
 80081b6:	015a      	lsls	r2, r3, #5
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	4413      	add	r3, r2
 80081bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80081c0:	681a      	ldr	r2, [r3, #0]
 80081c2:	683b      	ldr	r3, [r7, #0]
 80081c4:	689b      	ldr	r3, [r3, #8]
 80081c6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80081ca:	683b      	ldr	r3, [r7, #0]
 80081cc:	791b      	ldrb	r3, [r3, #4]
 80081ce:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80081d0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80081d2:	68bb      	ldr	r3, [r7, #8]
 80081d4:	059b      	lsls	r3, r3, #22
 80081d6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80081d8:	4313      	orrs	r3, r2
 80081da:	68ba      	ldr	r2, [r7, #8]
 80081dc:	0151      	lsls	r1, r2, #5
 80081de:	68fa      	ldr	r2, [r7, #12]
 80081e0:	440a      	add	r2, r1
 80081e2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80081e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80081ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80081ee:	6013      	str	r3, [r2, #0]
 80081f0:	e036      	b.n	8008260 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80081f8:	69da      	ldr	r2, [r3, #28]
 80081fa:	683b      	ldr	r3, [r7, #0]
 80081fc:	781b      	ldrb	r3, [r3, #0]
 80081fe:	f003 030f 	and.w	r3, r3, #15
 8008202:	2101      	movs	r1, #1
 8008204:	fa01 f303 	lsl.w	r3, r1, r3
 8008208:	041b      	lsls	r3, r3, #16
 800820a:	68f9      	ldr	r1, [r7, #12]
 800820c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008210:	4313      	orrs	r3, r2
 8008212:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8008214:	68bb      	ldr	r3, [r7, #8]
 8008216:	015a      	lsls	r2, r3, #5
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	4413      	add	r3, r2
 800821c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008226:	2b00      	cmp	r3, #0
 8008228:	d11a      	bne.n	8008260 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800822a:	68bb      	ldr	r3, [r7, #8]
 800822c:	015a      	lsls	r2, r3, #5
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	4413      	add	r3, r2
 8008232:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008236:	681a      	ldr	r2, [r3, #0]
 8008238:	683b      	ldr	r3, [r7, #0]
 800823a:	689b      	ldr	r3, [r3, #8]
 800823c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8008240:	683b      	ldr	r3, [r7, #0]
 8008242:	791b      	ldrb	r3, [r3, #4]
 8008244:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008246:	430b      	orrs	r3, r1
 8008248:	4313      	orrs	r3, r2
 800824a:	68ba      	ldr	r2, [r7, #8]
 800824c:	0151      	lsls	r1, r2, #5
 800824e:	68fa      	ldr	r2, [r7, #12]
 8008250:	440a      	add	r2, r1
 8008252:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008256:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800825a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800825e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8008260:	2300      	movs	r3, #0
}
 8008262:	4618      	mov	r0, r3
 8008264:	3714      	adds	r7, #20
 8008266:	46bd      	mov	sp, r7
 8008268:	bc80      	pop	{r7}
 800826a:	4770      	bx	lr

0800826c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800826c:	b480      	push	{r7}
 800826e:	b085      	sub	sp, #20
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]
 8008274:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800827a:	683b      	ldr	r3, [r7, #0]
 800827c:	781b      	ldrb	r3, [r3, #0]
 800827e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8008280:	683b      	ldr	r3, [r7, #0]
 8008282:	785b      	ldrb	r3, [r3, #1]
 8008284:	2b01      	cmp	r3, #1
 8008286:	d161      	bne.n	800834c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008288:	68bb      	ldr	r3, [r7, #8]
 800828a:	015a      	lsls	r2, r3, #5
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	4413      	add	r3, r2
 8008290:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800829a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800829e:	d11f      	bne.n	80082e0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80082a0:	68bb      	ldr	r3, [r7, #8]
 80082a2:	015a      	lsls	r2, r3, #5
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	4413      	add	r3, r2
 80082a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	68ba      	ldr	r2, [r7, #8]
 80082b0:	0151      	lsls	r1, r2, #5
 80082b2:	68fa      	ldr	r2, [r7, #12]
 80082b4:	440a      	add	r2, r1
 80082b6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80082ba:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80082be:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80082c0:	68bb      	ldr	r3, [r7, #8]
 80082c2:	015a      	lsls	r2, r3, #5
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	4413      	add	r3, r2
 80082c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	68ba      	ldr	r2, [r7, #8]
 80082d0:	0151      	lsls	r1, r2, #5
 80082d2:	68fa      	ldr	r2, [r7, #12]
 80082d4:	440a      	add	r2, r1
 80082d6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80082da:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80082de:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80082e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80082e8:	683b      	ldr	r3, [r7, #0]
 80082ea:	781b      	ldrb	r3, [r3, #0]
 80082ec:	f003 030f 	and.w	r3, r3, #15
 80082f0:	2101      	movs	r1, #1
 80082f2:	fa01 f303 	lsl.w	r3, r1, r3
 80082f6:	b29b      	uxth	r3, r3
 80082f8:	43db      	mvns	r3, r3
 80082fa:	68f9      	ldr	r1, [r7, #12]
 80082fc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008300:	4013      	ands	r3, r2
 8008302:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800830a:	69da      	ldr	r2, [r3, #28]
 800830c:	683b      	ldr	r3, [r7, #0]
 800830e:	781b      	ldrb	r3, [r3, #0]
 8008310:	f003 030f 	and.w	r3, r3, #15
 8008314:	2101      	movs	r1, #1
 8008316:	fa01 f303 	lsl.w	r3, r1, r3
 800831a:	b29b      	uxth	r3, r3
 800831c:	43db      	mvns	r3, r3
 800831e:	68f9      	ldr	r1, [r7, #12]
 8008320:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008324:	4013      	ands	r3, r2
 8008326:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8008328:	68bb      	ldr	r3, [r7, #8]
 800832a:	015a      	lsls	r2, r3, #5
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	4413      	add	r3, r2
 8008330:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008334:	681a      	ldr	r2, [r3, #0]
 8008336:	68bb      	ldr	r3, [r7, #8]
 8008338:	0159      	lsls	r1, r3, #5
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	440b      	add	r3, r1
 800833e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008342:	4619      	mov	r1, r3
 8008344:	4b35      	ldr	r3, [pc, #212]	@ (800841c <USB_DeactivateEndpoint+0x1b0>)
 8008346:	4013      	ands	r3, r2
 8008348:	600b      	str	r3, [r1, #0]
 800834a:	e060      	b.n	800840e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800834c:	68bb      	ldr	r3, [r7, #8]
 800834e:	015a      	lsls	r2, r3, #5
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	4413      	add	r3, r2
 8008354:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800835e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008362:	d11f      	bne.n	80083a4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008364:	68bb      	ldr	r3, [r7, #8]
 8008366:	015a      	lsls	r2, r3, #5
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	4413      	add	r3, r2
 800836c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	68ba      	ldr	r2, [r7, #8]
 8008374:	0151      	lsls	r1, r2, #5
 8008376:	68fa      	ldr	r2, [r7, #12]
 8008378:	440a      	add	r2, r1
 800837a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800837e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008382:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8008384:	68bb      	ldr	r3, [r7, #8]
 8008386:	015a      	lsls	r2, r3, #5
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	4413      	add	r3, r2
 800838c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	68ba      	ldr	r2, [r7, #8]
 8008394:	0151      	lsls	r1, r2, #5
 8008396:	68fa      	ldr	r2, [r7, #12]
 8008398:	440a      	add	r2, r1
 800839a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800839e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80083a2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083aa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80083ac:	683b      	ldr	r3, [r7, #0]
 80083ae:	781b      	ldrb	r3, [r3, #0]
 80083b0:	f003 030f 	and.w	r3, r3, #15
 80083b4:	2101      	movs	r1, #1
 80083b6:	fa01 f303 	lsl.w	r3, r1, r3
 80083ba:	041b      	lsls	r3, r3, #16
 80083bc:	43db      	mvns	r3, r3
 80083be:	68f9      	ldr	r1, [r7, #12]
 80083c0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80083c4:	4013      	ands	r3, r2
 80083c6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083ce:	69da      	ldr	r2, [r3, #28]
 80083d0:	683b      	ldr	r3, [r7, #0]
 80083d2:	781b      	ldrb	r3, [r3, #0]
 80083d4:	f003 030f 	and.w	r3, r3, #15
 80083d8:	2101      	movs	r1, #1
 80083da:	fa01 f303 	lsl.w	r3, r1, r3
 80083de:	041b      	lsls	r3, r3, #16
 80083e0:	43db      	mvns	r3, r3
 80083e2:	68f9      	ldr	r1, [r7, #12]
 80083e4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80083e8:	4013      	ands	r3, r2
 80083ea:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80083ec:	68bb      	ldr	r3, [r7, #8]
 80083ee:	015a      	lsls	r2, r3, #5
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	4413      	add	r3, r2
 80083f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083f8:	681a      	ldr	r2, [r3, #0]
 80083fa:	68bb      	ldr	r3, [r7, #8]
 80083fc:	0159      	lsls	r1, r3, #5
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	440b      	add	r3, r1
 8008402:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008406:	4619      	mov	r1, r3
 8008408:	4b05      	ldr	r3, [pc, #20]	@ (8008420 <USB_DeactivateEndpoint+0x1b4>)
 800840a:	4013      	ands	r3, r2
 800840c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800840e:	2300      	movs	r3, #0
}
 8008410:	4618      	mov	r0, r3
 8008412:	3714      	adds	r7, #20
 8008414:	46bd      	mov	sp, r7
 8008416:	bc80      	pop	{r7}
 8008418:	4770      	bx	lr
 800841a:	bf00      	nop
 800841c:	ec337800 	.word	0xec337800
 8008420:	eff37800 	.word	0xeff37800

08008424 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008424:	b580      	push	{r7, lr}
 8008426:	b08a      	sub	sp, #40	@ 0x28
 8008428:	af02      	add	r7, sp, #8
 800842a:	60f8      	str	r0, [r7, #12]
 800842c:	60b9      	str	r1, [r7, #8]
 800842e:	4613      	mov	r3, r2
 8008430:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8008436:	68bb      	ldr	r3, [r7, #8]
 8008438:	781b      	ldrb	r3, [r3, #0]
 800843a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800843c:	68bb      	ldr	r3, [r7, #8]
 800843e:	785b      	ldrb	r3, [r3, #1]
 8008440:	2b01      	cmp	r3, #1
 8008442:	f040 817a 	bne.w	800873a <USB_EPStartXfer+0x316>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008446:	68bb      	ldr	r3, [r7, #8]
 8008448:	691b      	ldr	r3, [r3, #16]
 800844a:	2b00      	cmp	r3, #0
 800844c:	d132      	bne.n	80084b4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800844e:	69bb      	ldr	r3, [r7, #24]
 8008450:	015a      	lsls	r2, r3, #5
 8008452:	69fb      	ldr	r3, [r7, #28]
 8008454:	4413      	add	r3, r2
 8008456:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800845a:	691b      	ldr	r3, [r3, #16]
 800845c:	69ba      	ldr	r2, [r7, #24]
 800845e:	0151      	lsls	r1, r2, #5
 8008460:	69fa      	ldr	r2, [r7, #28]
 8008462:	440a      	add	r2, r1
 8008464:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008468:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800846c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008470:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008472:	69bb      	ldr	r3, [r7, #24]
 8008474:	015a      	lsls	r2, r3, #5
 8008476:	69fb      	ldr	r3, [r7, #28]
 8008478:	4413      	add	r3, r2
 800847a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800847e:	691b      	ldr	r3, [r3, #16]
 8008480:	69ba      	ldr	r2, [r7, #24]
 8008482:	0151      	lsls	r1, r2, #5
 8008484:	69fa      	ldr	r2, [r7, #28]
 8008486:	440a      	add	r2, r1
 8008488:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800848c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008490:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008492:	69bb      	ldr	r3, [r7, #24]
 8008494:	015a      	lsls	r2, r3, #5
 8008496:	69fb      	ldr	r3, [r7, #28]
 8008498:	4413      	add	r3, r2
 800849a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800849e:	691b      	ldr	r3, [r3, #16]
 80084a0:	69ba      	ldr	r2, [r7, #24]
 80084a2:	0151      	lsls	r1, r2, #5
 80084a4:	69fa      	ldr	r2, [r7, #28]
 80084a6:	440a      	add	r2, r1
 80084a8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80084ac:	0cdb      	lsrs	r3, r3, #19
 80084ae:	04db      	lsls	r3, r3, #19
 80084b0:	6113      	str	r3, [r2, #16]
 80084b2:	e092      	b.n	80085da <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80084b4:	69bb      	ldr	r3, [r7, #24]
 80084b6:	015a      	lsls	r2, r3, #5
 80084b8:	69fb      	ldr	r3, [r7, #28]
 80084ba:	4413      	add	r3, r2
 80084bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084c0:	691b      	ldr	r3, [r3, #16]
 80084c2:	69ba      	ldr	r2, [r7, #24]
 80084c4:	0151      	lsls	r1, r2, #5
 80084c6:	69fa      	ldr	r2, [r7, #28]
 80084c8:	440a      	add	r2, r1
 80084ca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80084ce:	0cdb      	lsrs	r3, r3, #19
 80084d0:	04db      	lsls	r3, r3, #19
 80084d2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80084d4:	69bb      	ldr	r3, [r7, #24]
 80084d6:	015a      	lsls	r2, r3, #5
 80084d8:	69fb      	ldr	r3, [r7, #28]
 80084da:	4413      	add	r3, r2
 80084dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084e0:	691b      	ldr	r3, [r3, #16]
 80084e2:	69ba      	ldr	r2, [r7, #24]
 80084e4:	0151      	lsls	r1, r2, #5
 80084e6:	69fa      	ldr	r2, [r7, #28]
 80084e8:	440a      	add	r2, r1
 80084ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80084ee:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80084f2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80084f6:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 80084f8:	69bb      	ldr	r3, [r7, #24]
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d11a      	bne.n	8008534 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80084fe:	68bb      	ldr	r3, [r7, #8]
 8008500:	691a      	ldr	r2, [r3, #16]
 8008502:	68bb      	ldr	r3, [r7, #8]
 8008504:	689b      	ldr	r3, [r3, #8]
 8008506:	429a      	cmp	r2, r3
 8008508:	d903      	bls.n	8008512 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800850a:	68bb      	ldr	r3, [r7, #8]
 800850c:	689a      	ldr	r2, [r3, #8]
 800850e:	68bb      	ldr	r3, [r7, #8]
 8008510:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008512:	69bb      	ldr	r3, [r7, #24]
 8008514:	015a      	lsls	r2, r3, #5
 8008516:	69fb      	ldr	r3, [r7, #28]
 8008518:	4413      	add	r3, r2
 800851a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800851e:	691b      	ldr	r3, [r3, #16]
 8008520:	69ba      	ldr	r2, [r7, #24]
 8008522:	0151      	lsls	r1, r2, #5
 8008524:	69fa      	ldr	r2, [r7, #28]
 8008526:	440a      	add	r2, r1
 8008528:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800852c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008530:	6113      	str	r3, [r2, #16]
 8008532:	e01b      	b.n	800856c <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8008534:	69bb      	ldr	r3, [r7, #24]
 8008536:	015a      	lsls	r2, r3, #5
 8008538:	69fb      	ldr	r3, [r7, #28]
 800853a:	4413      	add	r3, r2
 800853c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008540:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8008542:	68bb      	ldr	r3, [r7, #8]
 8008544:	6919      	ldr	r1, [r3, #16]
 8008546:	68bb      	ldr	r3, [r7, #8]
 8008548:	689b      	ldr	r3, [r3, #8]
 800854a:	440b      	add	r3, r1
 800854c:	1e59      	subs	r1, r3, #1
 800854e:	68bb      	ldr	r3, [r7, #8]
 8008550:	689b      	ldr	r3, [r3, #8]
 8008552:	fbb1 f3f3 	udiv	r3, r1, r3
 8008556:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8008558:	4ba2      	ldr	r3, [pc, #648]	@ (80087e4 <USB_EPStartXfer+0x3c0>)
 800855a:	400b      	ands	r3, r1
 800855c:	69b9      	ldr	r1, [r7, #24]
 800855e:	0148      	lsls	r0, r1, #5
 8008560:	69f9      	ldr	r1, [r7, #28]
 8008562:	4401      	add	r1, r0
 8008564:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008568:	4313      	orrs	r3, r2
 800856a:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800856c:	69bb      	ldr	r3, [r7, #24]
 800856e:	015a      	lsls	r2, r3, #5
 8008570:	69fb      	ldr	r3, [r7, #28]
 8008572:	4413      	add	r3, r2
 8008574:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008578:	691a      	ldr	r2, [r3, #16]
 800857a:	68bb      	ldr	r3, [r7, #8]
 800857c:	691b      	ldr	r3, [r3, #16]
 800857e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008582:	69b9      	ldr	r1, [r7, #24]
 8008584:	0148      	lsls	r0, r1, #5
 8008586:	69f9      	ldr	r1, [r7, #28]
 8008588:	4401      	add	r1, r0
 800858a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800858e:	4313      	orrs	r3, r2
 8008590:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8008592:	68bb      	ldr	r3, [r7, #8]
 8008594:	791b      	ldrb	r3, [r3, #4]
 8008596:	2b01      	cmp	r3, #1
 8008598:	d11f      	bne.n	80085da <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800859a:	69bb      	ldr	r3, [r7, #24]
 800859c:	015a      	lsls	r2, r3, #5
 800859e:	69fb      	ldr	r3, [r7, #28]
 80085a0:	4413      	add	r3, r2
 80085a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80085a6:	691b      	ldr	r3, [r3, #16]
 80085a8:	69ba      	ldr	r2, [r7, #24]
 80085aa:	0151      	lsls	r1, r2, #5
 80085ac:	69fa      	ldr	r2, [r7, #28]
 80085ae:	440a      	add	r2, r1
 80085b0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80085b4:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80085b8:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80085ba:	69bb      	ldr	r3, [r7, #24]
 80085bc:	015a      	lsls	r2, r3, #5
 80085be:	69fb      	ldr	r3, [r7, #28]
 80085c0:	4413      	add	r3, r2
 80085c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80085c6:	691b      	ldr	r3, [r3, #16]
 80085c8:	69ba      	ldr	r2, [r7, #24]
 80085ca:	0151      	lsls	r1, r2, #5
 80085cc:	69fa      	ldr	r2, [r7, #28]
 80085ce:	440a      	add	r2, r1
 80085d0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80085d4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80085d8:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80085da:	79fb      	ldrb	r3, [r7, #7]
 80085dc:	2b01      	cmp	r3, #1
 80085de:	d14b      	bne.n	8008678 <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80085e0:	68bb      	ldr	r3, [r7, #8]
 80085e2:	69db      	ldr	r3, [r3, #28]
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d009      	beq.n	80085fc <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80085e8:	69bb      	ldr	r3, [r7, #24]
 80085ea:	015a      	lsls	r2, r3, #5
 80085ec:	69fb      	ldr	r3, [r7, #28]
 80085ee:	4413      	add	r3, r2
 80085f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80085f4:	461a      	mov	r2, r3
 80085f6:	68bb      	ldr	r3, [r7, #8]
 80085f8:	69db      	ldr	r3, [r3, #28]
 80085fa:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80085fc:	68bb      	ldr	r3, [r7, #8]
 80085fe:	791b      	ldrb	r3, [r3, #4]
 8008600:	2b01      	cmp	r3, #1
 8008602:	d128      	bne.n	8008656 <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008604:	69fb      	ldr	r3, [r7, #28]
 8008606:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800860a:	689b      	ldr	r3, [r3, #8]
 800860c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008610:	2b00      	cmp	r3, #0
 8008612:	d110      	bne.n	8008636 <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008614:	69bb      	ldr	r3, [r7, #24]
 8008616:	015a      	lsls	r2, r3, #5
 8008618:	69fb      	ldr	r3, [r7, #28]
 800861a:	4413      	add	r3, r2
 800861c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	69ba      	ldr	r2, [r7, #24]
 8008624:	0151      	lsls	r1, r2, #5
 8008626:	69fa      	ldr	r2, [r7, #28]
 8008628:	440a      	add	r2, r1
 800862a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800862e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008632:	6013      	str	r3, [r2, #0]
 8008634:	e00f      	b.n	8008656 <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008636:	69bb      	ldr	r3, [r7, #24]
 8008638:	015a      	lsls	r2, r3, #5
 800863a:	69fb      	ldr	r3, [r7, #28]
 800863c:	4413      	add	r3, r2
 800863e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	69ba      	ldr	r2, [r7, #24]
 8008646:	0151      	lsls	r1, r2, #5
 8008648:	69fa      	ldr	r2, [r7, #28]
 800864a:	440a      	add	r2, r1
 800864c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008650:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008654:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008656:	69bb      	ldr	r3, [r7, #24]
 8008658:	015a      	lsls	r2, r3, #5
 800865a:	69fb      	ldr	r3, [r7, #28]
 800865c:	4413      	add	r3, r2
 800865e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	69ba      	ldr	r2, [r7, #24]
 8008666:	0151      	lsls	r1, r2, #5
 8008668:	69fa      	ldr	r2, [r7, #28]
 800866a:	440a      	add	r2, r1
 800866c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008670:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008674:	6013      	str	r3, [r2, #0]
 8008676:	e165      	b.n	8008944 <USB_EPStartXfer+0x520>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008678:	69bb      	ldr	r3, [r7, #24]
 800867a:	015a      	lsls	r2, r3, #5
 800867c:	69fb      	ldr	r3, [r7, #28]
 800867e:	4413      	add	r3, r2
 8008680:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	69ba      	ldr	r2, [r7, #24]
 8008688:	0151      	lsls	r1, r2, #5
 800868a:	69fa      	ldr	r2, [r7, #28]
 800868c:	440a      	add	r2, r1
 800868e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008692:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008696:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008698:	68bb      	ldr	r3, [r7, #8]
 800869a:	791b      	ldrb	r3, [r3, #4]
 800869c:	2b01      	cmp	r3, #1
 800869e:	d015      	beq.n	80086cc <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80086a0:	68bb      	ldr	r3, [r7, #8]
 80086a2:	691b      	ldr	r3, [r3, #16]
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	f000 814d 	beq.w	8008944 <USB_EPStartXfer+0x520>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80086aa:	69fb      	ldr	r3, [r7, #28]
 80086ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80086b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80086b2:	68bb      	ldr	r3, [r7, #8]
 80086b4:	781b      	ldrb	r3, [r3, #0]
 80086b6:	f003 030f 	and.w	r3, r3, #15
 80086ba:	2101      	movs	r1, #1
 80086bc:	fa01 f303 	lsl.w	r3, r1, r3
 80086c0:	69f9      	ldr	r1, [r7, #28]
 80086c2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80086c6:	4313      	orrs	r3, r2
 80086c8:	634b      	str	r3, [r1, #52]	@ 0x34
 80086ca:	e13b      	b.n	8008944 <USB_EPStartXfer+0x520>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80086cc:	69fb      	ldr	r3, [r7, #28]
 80086ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80086d2:	689b      	ldr	r3, [r3, #8]
 80086d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d110      	bne.n	80086fe <USB_EPStartXfer+0x2da>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80086dc:	69bb      	ldr	r3, [r7, #24]
 80086de:	015a      	lsls	r2, r3, #5
 80086e0:	69fb      	ldr	r3, [r7, #28]
 80086e2:	4413      	add	r3, r2
 80086e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	69ba      	ldr	r2, [r7, #24]
 80086ec:	0151      	lsls	r1, r2, #5
 80086ee:	69fa      	ldr	r2, [r7, #28]
 80086f0:	440a      	add	r2, r1
 80086f2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80086f6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80086fa:	6013      	str	r3, [r2, #0]
 80086fc:	e00f      	b.n	800871e <USB_EPStartXfer+0x2fa>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80086fe:	69bb      	ldr	r3, [r7, #24]
 8008700:	015a      	lsls	r2, r3, #5
 8008702:	69fb      	ldr	r3, [r7, #28]
 8008704:	4413      	add	r3, r2
 8008706:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	69ba      	ldr	r2, [r7, #24]
 800870e:	0151      	lsls	r1, r2, #5
 8008710:	69fa      	ldr	r2, [r7, #28]
 8008712:	440a      	add	r2, r1
 8008714:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008718:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800871c:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800871e:	68bb      	ldr	r3, [r7, #8]
 8008720:	68d9      	ldr	r1, [r3, #12]
 8008722:	68bb      	ldr	r3, [r7, #8]
 8008724:	781a      	ldrb	r2, [r3, #0]
 8008726:	68bb      	ldr	r3, [r7, #8]
 8008728:	691b      	ldr	r3, [r3, #16]
 800872a:	b298      	uxth	r0, r3
 800872c:	79fb      	ldrb	r3, [r7, #7]
 800872e:	9300      	str	r3, [sp, #0]
 8008730:	4603      	mov	r3, r0
 8008732:	68f8      	ldr	r0, [r7, #12]
 8008734:	f000 f9b7 	bl	8008aa6 <USB_WritePacket>
 8008738:	e104      	b.n	8008944 <USB_EPStartXfer+0x520>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800873a:	69bb      	ldr	r3, [r7, #24]
 800873c:	015a      	lsls	r2, r3, #5
 800873e:	69fb      	ldr	r3, [r7, #28]
 8008740:	4413      	add	r3, r2
 8008742:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008746:	691b      	ldr	r3, [r3, #16]
 8008748:	69ba      	ldr	r2, [r7, #24]
 800874a:	0151      	lsls	r1, r2, #5
 800874c:	69fa      	ldr	r2, [r7, #28]
 800874e:	440a      	add	r2, r1
 8008750:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008754:	0cdb      	lsrs	r3, r3, #19
 8008756:	04db      	lsls	r3, r3, #19
 8008758:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800875a:	69bb      	ldr	r3, [r7, #24]
 800875c:	015a      	lsls	r2, r3, #5
 800875e:	69fb      	ldr	r3, [r7, #28]
 8008760:	4413      	add	r3, r2
 8008762:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008766:	691b      	ldr	r3, [r3, #16]
 8008768:	69ba      	ldr	r2, [r7, #24]
 800876a:	0151      	lsls	r1, r2, #5
 800876c:	69fa      	ldr	r2, [r7, #28]
 800876e:	440a      	add	r2, r1
 8008770:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008774:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008778:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800877c:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800877e:	69bb      	ldr	r3, [r7, #24]
 8008780:	2b00      	cmp	r3, #0
 8008782:	d131      	bne.n	80087e8 <USB_EPStartXfer+0x3c4>
    {
      if (ep->xfer_len > 0U)
 8008784:	68bb      	ldr	r3, [r7, #8]
 8008786:	691b      	ldr	r3, [r3, #16]
 8008788:	2b00      	cmp	r3, #0
 800878a:	d003      	beq.n	8008794 <USB_EPStartXfer+0x370>
      {
        ep->xfer_len = ep->maxpacket;
 800878c:	68bb      	ldr	r3, [r7, #8]
 800878e:	689a      	ldr	r2, [r3, #8]
 8008790:	68bb      	ldr	r3, [r7, #8]
 8008792:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8008794:	68bb      	ldr	r3, [r7, #8]
 8008796:	689a      	ldr	r2, [r3, #8]
 8008798:	68bb      	ldr	r3, [r7, #8]
 800879a:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800879c:	69bb      	ldr	r3, [r7, #24]
 800879e:	015a      	lsls	r2, r3, #5
 80087a0:	69fb      	ldr	r3, [r7, #28]
 80087a2:	4413      	add	r3, r2
 80087a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80087a8:	691a      	ldr	r2, [r3, #16]
 80087aa:	68bb      	ldr	r3, [r7, #8]
 80087ac:	6a1b      	ldr	r3, [r3, #32]
 80087ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80087b2:	69b9      	ldr	r1, [r7, #24]
 80087b4:	0148      	lsls	r0, r1, #5
 80087b6:	69f9      	ldr	r1, [r7, #28]
 80087b8:	4401      	add	r1, r0
 80087ba:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80087be:	4313      	orrs	r3, r2
 80087c0:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80087c2:	69bb      	ldr	r3, [r7, #24]
 80087c4:	015a      	lsls	r2, r3, #5
 80087c6:	69fb      	ldr	r3, [r7, #28]
 80087c8:	4413      	add	r3, r2
 80087ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80087ce:	691b      	ldr	r3, [r3, #16]
 80087d0:	69ba      	ldr	r2, [r7, #24]
 80087d2:	0151      	lsls	r1, r2, #5
 80087d4:	69fa      	ldr	r2, [r7, #28]
 80087d6:	440a      	add	r2, r1
 80087d8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80087dc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80087e0:	6113      	str	r3, [r2, #16]
 80087e2:	e061      	b.n	80088a8 <USB_EPStartXfer+0x484>
 80087e4:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 80087e8:	68bb      	ldr	r3, [r7, #8]
 80087ea:	691b      	ldr	r3, [r3, #16]
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d123      	bne.n	8008838 <USB_EPStartXfer+0x414>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80087f0:	69bb      	ldr	r3, [r7, #24]
 80087f2:	015a      	lsls	r2, r3, #5
 80087f4:	69fb      	ldr	r3, [r7, #28]
 80087f6:	4413      	add	r3, r2
 80087f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80087fc:	691a      	ldr	r2, [r3, #16]
 80087fe:	68bb      	ldr	r3, [r7, #8]
 8008800:	689b      	ldr	r3, [r3, #8]
 8008802:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008806:	69b9      	ldr	r1, [r7, #24]
 8008808:	0148      	lsls	r0, r1, #5
 800880a:	69f9      	ldr	r1, [r7, #28]
 800880c:	4401      	add	r1, r0
 800880e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008812:	4313      	orrs	r3, r2
 8008814:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008816:	69bb      	ldr	r3, [r7, #24]
 8008818:	015a      	lsls	r2, r3, #5
 800881a:	69fb      	ldr	r3, [r7, #28]
 800881c:	4413      	add	r3, r2
 800881e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008822:	691b      	ldr	r3, [r3, #16]
 8008824:	69ba      	ldr	r2, [r7, #24]
 8008826:	0151      	lsls	r1, r2, #5
 8008828:	69fa      	ldr	r2, [r7, #28]
 800882a:	440a      	add	r2, r1
 800882c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008830:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008834:	6113      	str	r3, [r2, #16]
 8008836:	e037      	b.n	80088a8 <USB_EPStartXfer+0x484>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008838:	68bb      	ldr	r3, [r7, #8]
 800883a:	691a      	ldr	r2, [r3, #16]
 800883c:	68bb      	ldr	r3, [r7, #8]
 800883e:	689b      	ldr	r3, [r3, #8]
 8008840:	4413      	add	r3, r2
 8008842:	1e5a      	subs	r2, r3, #1
 8008844:	68bb      	ldr	r3, [r7, #8]
 8008846:	689b      	ldr	r3, [r3, #8]
 8008848:	fbb2 f3f3 	udiv	r3, r2, r3
 800884c:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800884e:	68bb      	ldr	r3, [r7, #8]
 8008850:	689b      	ldr	r3, [r3, #8]
 8008852:	8afa      	ldrh	r2, [r7, #22]
 8008854:	fb03 f202 	mul.w	r2, r3, r2
 8008858:	68bb      	ldr	r3, [r7, #8]
 800885a:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800885c:	69bb      	ldr	r3, [r7, #24]
 800885e:	015a      	lsls	r2, r3, #5
 8008860:	69fb      	ldr	r3, [r7, #28]
 8008862:	4413      	add	r3, r2
 8008864:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008868:	691a      	ldr	r2, [r3, #16]
 800886a:	8afb      	ldrh	r3, [r7, #22]
 800886c:	04d9      	lsls	r1, r3, #19
 800886e:	4b38      	ldr	r3, [pc, #224]	@ (8008950 <USB_EPStartXfer+0x52c>)
 8008870:	400b      	ands	r3, r1
 8008872:	69b9      	ldr	r1, [r7, #24]
 8008874:	0148      	lsls	r0, r1, #5
 8008876:	69f9      	ldr	r1, [r7, #28]
 8008878:	4401      	add	r1, r0
 800887a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800887e:	4313      	orrs	r3, r2
 8008880:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8008882:	69bb      	ldr	r3, [r7, #24]
 8008884:	015a      	lsls	r2, r3, #5
 8008886:	69fb      	ldr	r3, [r7, #28]
 8008888:	4413      	add	r3, r2
 800888a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800888e:	691a      	ldr	r2, [r3, #16]
 8008890:	68bb      	ldr	r3, [r7, #8]
 8008892:	6a1b      	ldr	r3, [r3, #32]
 8008894:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008898:	69b9      	ldr	r1, [r7, #24]
 800889a:	0148      	lsls	r0, r1, #5
 800889c:	69f9      	ldr	r1, [r7, #28]
 800889e:	4401      	add	r1, r0
 80088a0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80088a4:	4313      	orrs	r3, r2
 80088a6:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80088a8:	79fb      	ldrb	r3, [r7, #7]
 80088aa:	2b01      	cmp	r3, #1
 80088ac:	d10d      	bne.n	80088ca <USB_EPStartXfer+0x4a6>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80088ae:	68bb      	ldr	r3, [r7, #8]
 80088b0:	68db      	ldr	r3, [r3, #12]
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d009      	beq.n	80088ca <USB_EPStartXfer+0x4a6>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80088b6:	68bb      	ldr	r3, [r7, #8]
 80088b8:	68d9      	ldr	r1, [r3, #12]
 80088ba:	69bb      	ldr	r3, [r7, #24]
 80088bc:	015a      	lsls	r2, r3, #5
 80088be:	69fb      	ldr	r3, [r7, #28]
 80088c0:	4413      	add	r3, r2
 80088c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80088c6:	460a      	mov	r2, r1
 80088c8:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80088ca:	68bb      	ldr	r3, [r7, #8]
 80088cc:	791b      	ldrb	r3, [r3, #4]
 80088ce:	2b01      	cmp	r3, #1
 80088d0:	d128      	bne.n	8008924 <USB_EPStartXfer+0x500>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80088d2:	69fb      	ldr	r3, [r7, #28]
 80088d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80088d8:	689b      	ldr	r3, [r3, #8]
 80088da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d110      	bne.n	8008904 <USB_EPStartXfer+0x4e0>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80088e2:	69bb      	ldr	r3, [r7, #24]
 80088e4:	015a      	lsls	r2, r3, #5
 80088e6:	69fb      	ldr	r3, [r7, #28]
 80088e8:	4413      	add	r3, r2
 80088ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	69ba      	ldr	r2, [r7, #24]
 80088f2:	0151      	lsls	r1, r2, #5
 80088f4:	69fa      	ldr	r2, [r7, #28]
 80088f6:	440a      	add	r2, r1
 80088f8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80088fc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008900:	6013      	str	r3, [r2, #0]
 8008902:	e00f      	b.n	8008924 <USB_EPStartXfer+0x500>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008904:	69bb      	ldr	r3, [r7, #24]
 8008906:	015a      	lsls	r2, r3, #5
 8008908:	69fb      	ldr	r3, [r7, #28]
 800890a:	4413      	add	r3, r2
 800890c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	69ba      	ldr	r2, [r7, #24]
 8008914:	0151      	lsls	r1, r2, #5
 8008916:	69fa      	ldr	r2, [r7, #28]
 8008918:	440a      	add	r2, r1
 800891a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800891e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008922:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008924:	69bb      	ldr	r3, [r7, #24]
 8008926:	015a      	lsls	r2, r3, #5
 8008928:	69fb      	ldr	r3, [r7, #28]
 800892a:	4413      	add	r3, r2
 800892c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	69ba      	ldr	r2, [r7, #24]
 8008934:	0151      	lsls	r1, r2, #5
 8008936:	69fa      	ldr	r2, [r7, #28]
 8008938:	440a      	add	r2, r1
 800893a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800893e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008942:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008944:	2300      	movs	r3, #0
}
 8008946:	4618      	mov	r0, r3
 8008948:	3720      	adds	r7, #32
 800894a:	46bd      	mov	sp, r7
 800894c:	bd80      	pop	{r7, pc}
 800894e:	bf00      	nop
 8008950:	1ff80000 	.word	0x1ff80000

08008954 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008954:	b480      	push	{r7}
 8008956:	b087      	sub	sp, #28
 8008958:	af00      	add	r7, sp, #0
 800895a:	6078      	str	r0, [r7, #4]
 800895c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800895e:	2300      	movs	r3, #0
 8008960:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8008962:	2300      	movs	r3, #0
 8008964:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800896a:	683b      	ldr	r3, [r7, #0]
 800896c:	785b      	ldrb	r3, [r3, #1]
 800896e:	2b01      	cmp	r3, #1
 8008970:	d14a      	bne.n	8008a08 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008972:	683b      	ldr	r3, [r7, #0]
 8008974:	781b      	ldrb	r3, [r3, #0]
 8008976:	015a      	lsls	r2, r3, #5
 8008978:	693b      	ldr	r3, [r7, #16]
 800897a:	4413      	add	r3, r2
 800897c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008986:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800898a:	f040 8086 	bne.w	8008a9a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800898e:	683b      	ldr	r3, [r7, #0]
 8008990:	781b      	ldrb	r3, [r3, #0]
 8008992:	015a      	lsls	r2, r3, #5
 8008994:	693b      	ldr	r3, [r7, #16]
 8008996:	4413      	add	r3, r2
 8008998:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	683a      	ldr	r2, [r7, #0]
 80089a0:	7812      	ldrb	r2, [r2, #0]
 80089a2:	0151      	lsls	r1, r2, #5
 80089a4:	693a      	ldr	r2, [r7, #16]
 80089a6:	440a      	add	r2, r1
 80089a8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80089ac:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80089b0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80089b2:	683b      	ldr	r3, [r7, #0]
 80089b4:	781b      	ldrb	r3, [r3, #0]
 80089b6:	015a      	lsls	r2, r3, #5
 80089b8:	693b      	ldr	r3, [r7, #16]
 80089ba:	4413      	add	r3, r2
 80089bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	683a      	ldr	r2, [r7, #0]
 80089c4:	7812      	ldrb	r2, [r2, #0]
 80089c6:	0151      	lsls	r1, r2, #5
 80089c8:	693a      	ldr	r2, [r7, #16]
 80089ca:	440a      	add	r2, r1
 80089cc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80089d0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80089d4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	3301      	adds	r3, #1
 80089da:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	f242 7210 	movw	r2, #10000	@ 0x2710
 80089e2:	4293      	cmp	r3, r2
 80089e4:	d902      	bls.n	80089ec <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80089e6:	2301      	movs	r3, #1
 80089e8:	75fb      	strb	r3, [r7, #23]
          break;
 80089ea:	e056      	b.n	8008a9a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80089ec:	683b      	ldr	r3, [r7, #0]
 80089ee:	781b      	ldrb	r3, [r3, #0]
 80089f0:	015a      	lsls	r2, r3, #5
 80089f2:	693b      	ldr	r3, [r7, #16]
 80089f4:	4413      	add	r3, r2
 80089f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008a00:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008a04:	d0e7      	beq.n	80089d6 <USB_EPStopXfer+0x82>
 8008a06:	e048      	b.n	8008a9a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008a08:	683b      	ldr	r3, [r7, #0]
 8008a0a:	781b      	ldrb	r3, [r3, #0]
 8008a0c:	015a      	lsls	r2, r3, #5
 8008a0e:	693b      	ldr	r3, [r7, #16]
 8008a10:	4413      	add	r3, r2
 8008a12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008a1c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008a20:	d13b      	bne.n	8008a9a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8008a22:	683b      	ldr	r3, [r7, #0]
 8008a24:	781b      	ldrb	r3, [r3, #0]
 8008a26:	015a      	lsls	r2, r3, #5
 8008a28:	693b      	ldr	r3, [r7, #16]
 8008a2a:	4413      	add	r3, r2
 8008a2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	683a      	ldr	r2, [r7, #0]
 8008a34:	7812      	ldrb	r2, [r2, #0]
 8008a36:	0151      	lsls	r1, r2, #5
 8008a38:	693a      	ldr	r2, [r7, #16]
 8008a3a:	440a      	add	r2, r1
 8008a3c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008a40:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008a44:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8008a46:	683b      	ldr	r3, [r7, #0]
 8008a48:	781b      	ldrb	r3, [r3, #0]
 8008a4a:	015a      	lsls	r2, r3, #5
 8008a4c:	693b      	ldr	r3, [r7, #16]
 8008a4e:	4413      	add	r3, r2
 8008a50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	683a      	ldr	r2, [r7, #0]
 8008a58:	7812      	ldrb	r2, [r2, #0]
 8008a5a:	0151      	lsls	r1, r2, #5
 8008a5c:	693a      	ldr	r2, [r7, #16]
 8008a5e:	440a      	add	r2, r1
 8008a60:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008a64:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008a68:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	3301      	adds	r3, #1
 8008a6e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008a76:	4293      	cmp	r3, r2
 8008a78:	d902      	bls.n	8008a80 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8008a7a:	2301      	movs	r3, #1
 8008a7c:	75fb      	strb	r3, [r7, #23]
          break;
 8008a7e:	e00c      	b.n	8008a9a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008a80:	683b      	ldr	r3, [r7, #0]
 8008a82:	781b      	ldrb	r3, [r3, #0]
 8008a84:	015a      	lsls	r2, r3, #5
 8008a86:	693b      	ldr	r3, [r7, #16]
 8008a88:	4413      	add	r3, r2
 8008a8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008a94:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008a98:	d0e7      	beq.n	8008a6a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8008a9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a9c:	4618      	mov	r0, r3
 8008a9e:	371c      	adds	r7, #28
 8008aa0:	46bd      	mov	sp, r7
 8008aa2:	bc80      	pop	{r7}
 8008aa4:	4770      	bx	lr

08008aa6 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008aa6:	b480      	push	{r7}
 8008aa8:	b089      	sub	sp, #36	@ 0x24
 8008aaa:	af00      	add	r7, sp, #0
 8008aac:	60f8      	str	r0, [r7, #12]
 8008aae:	60b9      	str	r1, [r7, #8]
 8008ab0:	4611      	mov	r1, r2
 8008ab2:	461a      	mov	r2, r3
 8008ab4:	460b      	mov	r3, r1
 8008ab6:	71fb      	strb	r3, [r7, #7]
 8008ab8:	4613      	mov	r3, r2
 8008aba:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008ac0:	68bb      	ldr	r3, [r7, #8]
 8008ac2:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008ac4:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d123      	bne.n	8008b14 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008acc:	88bb      	ldrh	r3, [r7, #4]
 8008ace:	3303      	adds	r3, #3
 8008ad0:	089b      	lsrs	r3, r3, #2
 8008ad2:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008ad4:	2300      	movs	r3, #0
 8008ad6:	61bb      	str	r3, [r7, #24]
 8008ad8:	e018      	b.n	8008b0c <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008ada:	79fb      	ldrb	r3, [r7, #7]
 8008adc:	031a      	lsls	r2, r3, #12
 8008ade:	697b      	ldr	r3, [r7, #20]
 8008ae0:	4413      	add	r3, r2
 8008ae2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008ae6:	461a      	mov	r2, r3
 8008ae8:	69fb      	ldr	r3, [r7, #28]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008aee:	69fb      	ldr	r3, [r7, #28]
 8008af0:	3301      	adds	r3, #1
 8008af2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008af4:	69fb      	ldr	r3, [r7, #28]
 8008af6:	3301      	adds	r3, #1
 8008af8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008afa:	69fb      	ldr	r3, [r7, #28]
 8008afc:	3301      	adds	r3, #1
 8008afe:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008b00:	69fb      	ldr	r3, [r7, #28]
 8008b02:	3301      	adds	r3, #1
 8008b04:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008b06:	69bb      	ldr	r3, [r7, #24]
 8008b08:	3301      	adds	r3, #1
 8008b0a:	61bb      	str	r3, [r7, #24]
 8008b0c:	69ba      	ldr	r2, [r7, #24]
 8008b0e:	693b      	ldr	r3, [r7, #16]
 8008b10:	429a      	cmp	r2, r3
 8008b12:	d3e2      	bcc.n	8008ada <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008b14:	2300      	movs	r3, #0
}
 8008b16:	4618      	mov	r0, r3
 8008b18:	3724      	adds	r7, #36	@ 0x24
 8008b1a:	46bd      	mov	sp, r7
 8008b1c:	bc80      	pop	{r7}
 8008b1e:	4770      	bx	lr

08008b20 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008b20:	b480      	push	{r7}
 8008b22:	b08b      	sub	sp, #44	@ 0x2c
 8008b24:	af00      	add	r7, sp, #0
 8008b26:	60f8      	str	r0, [r7, #12]
 8008b28:	60b9      	str	r1, [r7, #8]
 8008b2a:	4613      	mov	r3, r2
 8008b2c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008b32:	68bb      	ldr	r3, [r7, #8]
 8008b34:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008b36:	88fb      	ldrh	r3, [r7, #6]
 8008b38:	089b      	lsrs	r3, r3, #2
 8008b3a:	b29b      	uxth	r3, r3
 8008b3c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008b3e:	88fb      	ldrh	r3, [r7, #6]
 8008b40:	f003 0303 	and.w	r3, r3, #3
 8008b44:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008b46:	2300      	movs	r3, #0
 8008b48:	623b      	str	r3, [r7, #32]
 8008b4a:	e014      	b.n	8008b76 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008b4c:	69bb      	ldr	r3, [r7, #24]
 8008b4e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008b52:	681a      	ldr	r2, [r3, #0]
 8008b54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b56:	601a      	str	r2, [r3, #0]
    pDest++;
 8008b58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b5a:	3301      	adds	r3, #1
 8008b5c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008b5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b60:	3301      	adds	r3, #1
 8008b62:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008b64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b66:	3301      	adds	r3, #1
 8008b68:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b6c:	3301      	adds	r3, #1
 8008b6e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8008b70:	6a3b      	ldr	r3, [r7, #32]
 8008b72:	3301      	adds	r3, #1
 8008b74:	623b      	str	r3, [r7, #32]
 8008b76:	6a3a      	ldr	r2, [r7, #32]
 8008b78:	697b      	ldr	r3, [r7, #20]
 8008b7a:	429a      	cmp	r2, r3
 8008b7c:	d3e6      	bcc.n	8008b4c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008b7e:	8bfb      	ldrh	r3, [r7, #30]
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d01e      	beq.n	8008bc2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008b84:	2300      	movs	r3, #0
 8008b86:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008b88:	69bb      	ldr	r3, [r7, #24]
 8008b8a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008b8e:	461a      	mov	r2, r3
 8008b90:	f107 0310 	add.w	r3, r7, #16
 8008b94:	6812      	ldr	r2, [r2, #0]
 8008b96:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008b98:	693a      	ldr	r2, [r7, #16]
 8008b9a:	6a3b      	ldr	r3, [r7, #32]
 8008b9c:	b2db      	uxtb	r3, r3
 8008b9e:	00db      	lsls	r3, r3, #3
 8008ba0:	fa22 f303 	lsr.w	r3, r2, r3
 8008ba4:	b2da      	uxtb	r2, r3
 8008ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ba8:	701a      	strb	r2, [r3, #0]
      i++;
 8008baa:	6a3b      	ldr	r3, [r7, #32]
 8008bac:	3301      	adds	r3, #1
 8008bae:	623b      	str	r3, [r7, #32]
      pDest++;
 8008bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bb2:	3301      	adds	r3, #1
 8008bb4:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8008bb6:	8bfb      	ldrh	r3, [r7, #30]
 8008bb8:	3b01      	subs	r3, #1
 8008bba:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008bbc:	8bfb      	ldrh	r3, [r7, #30]
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d1ea      	bne.n	8008b98 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008bc4:	4618      	mov	r0, r3
 8008bc6:	372c      	adds	r7, #44	@ 0x2c
 8008bc8:	46bd      	mov	sp, r7
 8008bca:	bc80      	pop	{r7}
 8008bcc:	4770      	bx	lr

08008bce <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008bce:	b480      	push	{r7}
 8008bd0:	b085      	sub	sp, #20
 8008bd2:	af00      	add	r7, sp, #0
 8008bd4:	6078      	str	r0, [r7, #4]
 8008bd6:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008bdc:	683b      	ldr	r3, [r7, #0]
 8008bde:	781b      	ldrb	r3, [r3, #0]
 8008be0:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008be2:	683b      	ldr	r3, [r7, #0]
 8008be4:	785b      	ldrb	r3, [r3, #1]
 8008be6:	2b01      	cmp	r3, #1
 8008be8:	d12c      	bne.n	8008c44 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008bea:	68bb      	ldr	r3, [r7, #8]
 8008bec:	015a      	lsls	r2, r3, #5
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	4413      	add	r3, r2
 8008bf2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	db12      	blt.n	8008c22 <USB_EPSetStall+0x54>
 8008bfc:	68bb      	ldr	r3, [r7, #8]
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d00f      	beq.n	8008c22 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008c02:	68bb      	ldr	r3, [r7, #8]
 8008c04:	015a      	lsls	r2, r3, #5
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	4413      	add	r3, r2
 8008c0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	68ba      	ldr	r2, [r7, #8]
 8008c12:	0151      	lsls	r1, r2, #5
 8008c14:	68fa      	ldr	r2, [r7, #12]
 8008c16:	440a      	add	r2, r1
 8008c18:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008c1c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008c20:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008c22:	68bb      	ldr	r3, [r7, #8]
 8008c24:	015a      	lsls	r2, r3, #5
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	4413      	add	r3, r2
 8008c2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	68ba      	ldr	r2, [r7, #8]
 8008c32:	0151      	lsls	r1, r2, #5
 8008c34:	68fa      	ldr	r2, [r7, #12]
 8008c36:	440a      	add	r2, r1
 8008c38:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008c3c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008c40:	6013      	str	r3, [r2, #0]
 8008c42:	e02b      	b.n	8008c9c <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008c44:	68bb      	ldr	r3, [r7, #8]
 8008c46:	015a      	lsls	r2, r3, #5
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	4413      	add	r3, r2
 8008c4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	db12      	blt.n	8008c7c <USB_EPSetStall+0xae>
 8008c56:	68bb      	ldr	r3, [r7, #8]
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d00f      	beq.n	8008c7c <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008c5c:	68bb      	ldr	r3, [r7, #8]
 8008c5e:	015a      	lsls	r2, r3, #5
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	4413      	add	r3, r2
 8008c64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	68ba      	ldr	r2, [r7, #8]
 8008c6c:	0151      	lsls	r1, r2, #5
 8008c6e:	68fa      	ldr	r2, [r7, #12]
 8008c70:	440a      	add	r2, r1
 8008c72:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008c76:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008c7a:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008c7c:	68bb      	ldr	r3, [r7, #8]
 8008c7e:	015a      	lsls	r2, r3, #5
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	4413      	add	r3, r2
 8008c84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	68ba      	ldr	r2, [r7, #8]
 8008c8c:	0151      	lsls	r1, r2, #5
 8008c8e:	68fa      	ldr	r2, [r7, #12]
 8008c90:	440a      	add	r2, r1
 8008c92:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008c96:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008c9a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008c9c:	2300      	movs	r3, #0
}
 8008c9e:	4618      	mov	r0, r3
 8008ca0:	3714      	adds	r7, #20
 8008ca2:	46bd      	mov	sp, r7
 8008ca4:	bc80      	pop	{r7}
 8008ca6:	4770      	bx	lr

08008ca8 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008ca8:	b480      	push	{r7}
 8008caa:	b085      	sub	sp, #20
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	6078      	str	r0, [r7, #4]
 8008cb0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008cb6:	683b      	ldr	r3, [r7, #0]
 8008cb8:	781b      	ldrb	r3, [r3, #0]
 8008cba:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008cbc:	683b      	ldr	r3, [r7, #0]
 8008cbe:	785b      	ldrb	r3, [r3, #1]
 8008cc0:	2b01      	cmp	r3, #1
 8008cc2:	d128      	bne.n	8008d16 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008cc4:	68bb      	ldr	r3, [r7, #8]
 8008cc6:	015a      	lsls	r2, r3, #5
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	4413      	add	r3, r2
 8008ccc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	68ba      	ldr	r2, [r7, #8]
 8008cd4:	0151      	lsls	r1, r2, #5
 8008cd6:	68fa      	ldr	r2, [r7, #12]
 8008cd8:	440a      	add	r2, r1
 8008cda:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008cde:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008ce2:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008ce4:	683b      	ldr	r3, [r7, #0]
 8008ce6:	791b      	ldrb	r3, [r3, #4]
 8008ce8:	2b03      	cmp	r3, #3
 8008cea:	d003      	beq.n	8008cf4 <USB_EPClearStall+0x4c>
 8008cec:	683b      	ldr	r3, [r7, #0]
 8008cee:	791b      	ldrb	r3, [r3, #4]
 8008cf0:	2b02      	cmp	r3, #2
 8008cf2:	d138      	bne.n	8008d66 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008cf4:	68bb      	ldr	r3, [r7, #8]
 8008cf6:	015a      	lsls	r2, r3, #5
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	4413      	add	r3, r2
 8008cfc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	68ba      	ldr	r2, [r7, #8]
 8008d04:	0151      	lsls	r1, r2, #5
 8008d06:	68fa      	ldr	r2, [r7, #12]
 8008d08:	440a      	add	r2, r1
 8008d0a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008d0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008d12:	6013      	str	r3, [r2, #0]
 8008d14:	e027      	b.n	8008d66 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008d16:	68bb      	ldr	r3, [r7, #8]
 8008d18:	015a      	lsls	r2, r3, #5
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	4413      	add	r3, r2
 8008d1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	68ba      	ldr	r2, [r7, #8]
 8008d26:	0151      	lsls	r1, r2, #5
 8008d28:	68fa      	ldr	r2, [r7, #12]
 8008d2a:	440a      	add	r2, r1
 8008d2c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008d30:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008d34:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008d36:	683b      	ldr	r3, [r7, #0]
 8008d38:	791b      	ldrb	r3, [r3, #4]
 8008d3a:	2b03      	cmp	r3, #3
 8008d3c:	d003      	beq.n	8008d46 <USB_EPClearStall+0x9e>
 8008d3e:	683b      	ldr	r3, [r7, #0]
 8008d40:	791b      	ldrb	r3, [r3, #4]
 8008d42:	2b02      	cmp	r3, #2
 8008d44:	d10f      	bne.n	8008d66 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008d46:	68bb      	ldr	r3, [r7, #8]
 8008d48:	015a      	lsls	r2, r3, #5
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	4413      	add	r3, r2
 8008d4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	68ba      	ldr	r2, [r7, #8]
 8008d56:	0151      	lsls	r1, r2, #5
 8008d58:	68fa      	ldr	r2, [r7, #12]
 8008d5a:	440a      	add	r2, r1
 8008d5c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008d60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008d64:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008d66:	2300      	movs	r3, #0
}
 8008d68:	4618      	mov	r0, r3
 8008d6a:	3714      	adds	r7, #20
 8008d6c:	46bd      	mov	sp, r7
 8008d6e:	bc80      	pop	{r7}
 8008d70:	4770      	bx	lr

08008d72 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008d72:	b480      	push	{r7}
 8008d74:	b085      	sub	sp, #20
 8008d76:	af00      	add	r7, sp, #0
 8008d78:	6078      	str	r0, [r7, #4]
 8008d7a:	460b      	mov	r3, r1
 8008d7c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	68fa      	ldr	r2, [r7, #12]
 8008d8c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008d90:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8008d94:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d9c:	681a      	ldr	r2, [r3, #0]
 8008d9e:	78fb      	ldrb	r3, [r7, #3]
 8008da0:	011b      	lsls	r3, r3, #4
 8008da2:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8008da6:	68f9      	ldr	r1, [r7, #12]
 8008da8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008dac:	4313      	orrs	r3, r2
 8008dae:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008db0:	2300      	movs	r3, #0
}
 8008db2:	4618      	mov	r0, r3
 8008db4:	3714      	adds	r7, #20
 8008db6:	46bd      	mov	sp, r7
 8008db8:	bc80      	pop	{r7}
 8008dba:	4770      	bx	lr

08008dbc <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008dbc:	b480      	push	{r7}
 8008dbe:	b085      	sub	sp, #20
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	68fa      	ldr	r2, [r7, #12]
 8008dd2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008dd6:	f023 0303 	bic.w	r3, r3, #3
 8008dda:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008de2:	685b      	ldr	r3, [r3, #4]
 8008de4:	68fa      	ldr	r2, [r7, #12]
 8008de6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008dea:	f023 0302 	bic.w	r3, r3, #2
 8008dee:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008df0:	2300      	movs	r3, #0
}
 8008df2:	4618      	mov	r0, r3
 8008df4:	3714      	adds	r7, #20
 8008df6:	46bd      	mov	sp, r7
 8008df8:	bc80      	pop	{r7}
 8008dfa:	4770      	bx	lr

08008dfc <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008dfc:	b480      	push	{r7}
 8008dfe:	b085      	sub	sp, #20
 8008e00:	af00      	add	r7, sp, #0
 8008e02:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	68fa      	ldr	r2, [r7, #12]
 8008e12:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008e16:	f023 0303 	bic.w	r3, r3, #3
 8008e1a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008e22:	685b      	ldr	r3, [r3, #4]
 8008e24:	68fa      	ldr	r2, [r7, #12]
 8008e26:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008e2a:	f043 0302 	orr.w	r3, r3, #2
 8008e2e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008e30:	2300      	movs	r3, #0
}
 8008e32:	4618      	mov	r0, r3
 8008e34:	3714      	adds	r7, #20
 8008e36:	46bd      	mov	sp, r7
 8008e38:	bc80      	pop	{r7}
 8008e3a:	4770      	bx	lr

08008e3c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8008e3c:	b480      	push	{r7}
 8008e3e:	b085      	sub	sp, #20
 8008e40:	af00      	add	r7, sp, #0
 8008e42:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	695b      	ldr	r3, [r3, #20]
 8008e48:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	699b      	ldr	r3, [r3, #24]
 8008e4e:	68fa      	ldr	r2, [r7, #12]
 8008e50:	4013      	ands	r3, r2
 8008e52:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008e54:	68fb      	ldr	r3, [r7, #12]
}
 8008e56:	4618      	mov	r0, r3
 8008e58:	3714      	adds	r7, #20
 8008e5a:	46bd      	mov	sp, r7
 8008e5c:	bc80      	pop	{r7}
 8008e5e:	4770      	bx	lr

08008e60 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008e60:	b480      	push	{r7}
 8008e62:	b085      	sub	sp, #20
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008e72:	699b      	ldr	r3, [r3, #24]
 8008e74:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008e7c:	69db      	ldr	r3, [r3, #28]
 8008e7e:	68ba      	ldr	r2, [r7, #8]
 8008e80:	4013      	ands	r3, r2
 8008e82:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008e84:	68bb      	ldr	r3, [r7, #8]
 8008e86:	0c1b      	lsrs	r3, r3, #16
}
 8008e88:	4618      	mov	r0, r3
 8008e8a:	3714      	adds	r7, #20
 8008e8c:	46bd      	mov	sp, r7
 8008e8e:	bc80      	pop	{r7}
 8008e90:	4770      	bx	lr

08008e92 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008e92:	b480      	push	{r7}
 8008e94:	b085      	sub	sp, #20
 8008e96:	af00      	add	r7, sp, #0
 8008e98:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ea4:	699b      	ldr	r3, [r3, #24]
 8008ea6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008eae:	69db      	ldr	r3, [r3, #28]
 8008eb0:	68ba      	ldr	r2, [r7, #8]
 8008eb2:	4013      	ands	r3, r2
 8008eb4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008eb6:	68bb      	ldr	r3, [r7, #8]
 8008eb8:	b29b      	uxth	r3, r3
}
 8008eba:	4618      	mov	r0, r3
 8008ebc:	3714      	adds	r7, #20
 8008ebe:	46bd      	mov	sp, r7
 8008ec0:	bc80      	pop	{r7}
 8008ec2:	4770      	bx	lr

08008ec4 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008ec4:	b480      	push	{r7}
 8008ec6:	b085      	sub	sp, #20
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	6078      	str	r0, [r7, #4]
 8008ecc:	460b      	mov	r3, r1
 8008ece:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008ed4:	78fb      	ldrb	r3, [r7, #3]
 8008ed6:	015a      	lsls	r2, r3, #5
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	4413      	add	r3, r2
 8008edc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ee0:	689b      	ldr	r3, [r3, #8]
 8008ee2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008eea:	695b      	ldr	r3, [r3, #20]
 8008eec:	68ba      	ldr	r2, [r7, #8]
 8008eee:	4013      	ands	r3, r2
 8008ef0:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008ef2:	68bb      	ldr	r3, [r7, #8]
}
 8008ef4:	4618      	mov	r0, r3
 8008ef6:	3714      	adds	r7, #20
 8008ef8:	46bd      	mov	sp, r7
 8008efa:	bc80      	pop	{r7}
 8008efc:	4770      	bx	lr

08008efe <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008efe:	b480      	push	{r7}
 8008f00:	b087      	sub	sp, #28
 8008f02:	af00      	add	r7, sp, #0
 8008f04:	6078      	str	r0, [r7, #4]
 8008f06:	460b      	mov	r3, r1
 8008f08:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008f0e:	697b      	ldr	r3, [r7, #20]
 8008f10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f14:	691b      	ldr	r3, [r3, #16]
 8008f16:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008f18:	697b      	ldr	r3, [r7, #20]
 8008f1a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008f20:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008f22:	78fb      	ldrb	r3, [r7, #3]
 8008f24:	f003 030f 	and.w	r3, r3, #15
 8008f28:	68fa      	ldr	r2, [r7, #12]
 8008f2a:	fa22 f303 	lsr.w	r3, r2, r3
 8008f2e:	01db      	lsls	r3, r3, #7
 8008f30:	b2db      	uxtb	r3, r3
 8008f32:	693a      	ldr	r2, [r7, #16]
 8008f34:	4313      	orrs	r3, r2
 8008f36:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008f38:	78fb      	ldrb	r3, [r7, #3]
 8008f3a:	015a      	lsls	r2, r3, #5
 8008f3c:	697b      	ldr	r3, [r7, #20]
 8008f3e:	4413      	add	r3, r2
 8008f40:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f44:	689b      	ldr	r3, [r3, #8]
 8008f46:	693a      	ldr	r2, [r7, #16]
 8008f48:	4013      	ands	r3, r2
 8008f4a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008f4c:	68bb      	ldr	r3, [r7, #8]
}
 8008f4e:	4618      	mov	r0, r3
 8008f50:	371c      	adds	r7, #28
 8008f52:	46bd      	mov	sp, r7
 8008f54:	bc80      	pop	{r7}
 8008f56:	4770      	bx	lr

08008f58 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8008f58:	b480      	push	{r7}
 8008f5a:	b083      	sub	sp, #12
 8008f5c:	af00      	add	r7, sp, #0
 8008f5e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	695b      	ldr	r3, [r3, #20]
 8008f64:	f003 0301 	and.w	r3, r3, #1
}
 8008f68:	4618      	mov	r0, r3
 8008f6a:	370c      	adds	r7, #12
 8008f6c:	46bd      	mov	sp, r7
 8008f6e:	bc80      	pop	{r7}
 8008f70:	4770      	bx	lr

08008f72 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8008f72:	b480      	push	{r7}
 8008f74:	b085      	sub	sp, #20
 8008f76:	af00      	add	r7, sp, #0
 8008f78:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	68fa      	ldr	r2, [r7, #12]
 8008f88:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008f8c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8008f90:	f023 0307 	bic.w	r3, r3, #7
 8008f94:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f9c:	685b      	ldr	r3, [r3, #4]
 8008f9e:	68fa      	ldr	r2, [r7, #12]
 8008fa0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008fa4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008fa8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008faa:	2300      	movs	r3, #0
}
 8008fac:	4618      	mov	r0, r3
 8008fae:	3714      	adds	r7, #20
 8008fb0:	46bd      	mov	sp, r7
 8008fb2:	bc80      	pop	{r7}
 8008fb4:	4770      	bx	lr
	...

08008fb8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8008fb8:	b480      	push	{r7}
 8008fba:	b087      	sub	sp, #28
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	60f8      	str	r0, [r7, #12]
 8008fc0:	460b      	mov	r3, r1
 8008fc2:	607a      	str	r2, [r7, #4]
 8008fc4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	333c      	adds	r3, #60	@ 0x3c
 8008fce:	3304      	adds	r3, #4
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008fd4:	693b      	ldr	r3, [r7, #16]
 8008fd6:	4a25      	ldr	r2, [pc, #148]	@ (800906c <USB_EP0_OutStart+0xb4>)
 8008fd8:	4293      	cmp	r3, r2
 8008fda:	d90a      	bls.n	8008ff2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008fdc:	697b      	ldr	r3, [r7, #20]
 8008fde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008fe8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008fec:	d101      	bne.n	8008ff2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8008fee:	2300      	movs	r3, #0
 8008ff0:	e037      	b.n	8009062 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008ff2:	697b      	ldr	r3, [r7, #20]
 8008ff4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ff8:	461a      	mov	r2, r3
 8008ffa:	2300      	movs	r3, #0
 8008ffc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008ffe:	697b      	ldr	r3, [r7, #20]
 8009000:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009004:	691b      	ldr	r3, [r3, #16]
 8009006:	697a      	ldr	r2, [r7, #20]
 8009008:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800900c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009010:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8009012:	697b      	ldr	r3, [r7, #20]
 8009014:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009018:	691b      	ldr	r3, [r3, #16]
 800901a:	697a      	ldr	r2, [r7, #20]
 800901c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009020:	f043 0318 	orr.w	r3, r3, #24
 8009024:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8009026:	697b      	ldr	r3, [r7, #20]
 8009028:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800902c:	691b      	ldr	r3, [r3, #16]
 800902e:	697a      	ldr	r2, [r7, #20]
 8009030:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009034:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8009038:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800903a:	7afb      	ldrb	r3, [r7, #11]
 800903c:	2b01      	cmp	r3, #1
 800903e:	d10f      	bne.n	8009060 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8009040:	697b      	ldr	r3, [r7, #20]
 8009042:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009046:	461a      	mov	r2, r3
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800904c:	697b      	ldr	r3, [r7, #20]
 800904e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	697a      	ldr	r2, [r7, #20]
 8009056:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800905a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800905e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009060:	2300      	movs	r3, #0
}
 8009062:	4618      	mov	r0, r3
 8009064:	371c      	adds	r7, #28
 8009066:	46bd      	mov	sp, r7
 8009068:	bc80      	pop	{r7}
 800906a:	4770      	bx	lr
 800906c:	4f54300a 	.word	0x4f54300a

08009070 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009070:	b480      	push	{r7}
 8009072:	b085      	sub	sp, #20
 8009074:	af00      	add	r7, sp, #0
 8009076:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009078:	2300      	movs	r3, #0
 800907a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	3301      	adds	r3, #1
 8009080:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	4a12      	ldr	r2, [pc, #72]	@ (80090d0 <USB_CoreReset+0x60>)
 8009086:	4293      	cmp	r3, r2
 8009088:	d901      	bls.n	800908e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800908a:	2303      	movs	r3, #3
 800908c:	e01b      	b.n	80090c6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	691b      	ldr	r3, [r3, #16]
 8009092:	2b00      	cmp	r3, #0
 8009094:	daf2      	bge.n	800907c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009096:	2300      	movs	r3, #0
 8009098:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	691b      	ldr	r3, [r3, #16]
 800909e:	f043 0201 	orr.w	r2, r3, #1
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	3301      	adds	r3, #1
 80090aa:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	4a08      	ldr	r2, [pc, #32]	@ (80090d0 <USB_CoreReset+0x60>)
 80090b0:	4293      	cmp	r3, r2
 80090b2:	d901      	bls.n	80090b8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80090b4:	2303      	movs	r3, #3
 80090b6:	e006      	b.n	80090c6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	691b      	ldr	r3, [r3, #16]
 80090bc:	f003 0301 	and.w	r3, r3, #1
 80090c0:	2b01      	cmp	r3, #1
 80090c2:	d0f0      	beq.n	80090a6 <USB_CoreReset+0x36>

  return HAL_OK;
 80090c4:	2300      	movs	r3, #0
}
 80090c6:	4618      	mov	r0, r3
 80090c8:	3714      	adds	r7, #20
 80090ca:	46bd      	mov	sp, r7
 80090cc:	bc80      	pop	{r7}
 80090ce:	4770      	bx	lr
 80090d0:	00030d40 	.word	0x00030d40

080090d4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80090d4:	b580      	push	{r7, lr}
 80090d6:	b084      	sub	sp, #16
 80090d8:	af00      	add	r7, sp, #0
 80090da:	6078      	str	r0, [r7, #4]
 80090dc:	460b      	mov	r3, r1
 80090de:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 80090e0:	2300      	movs	r3, #0
 80090e2:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	7c1b      	ldrb	r3, [r3, #16]
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d115      	bne.n	8009118 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80090ec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80090f0:	2202      	movs	r2, #2
 80090f2:	2181      	movs	r1, #129	@ 0x81
 80090f4:	6878      	ldr	r0, [r7, #4]
 80090f6:	f001 ff3c 	bl	800af72 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	2201      	movs	r2, #1
 80090fe:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009100:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009104:	2202      	movs	r2, #2
 8009106:	2101      	movs	r1, #1
 8009108:	6878      	ldr	r0, [r7, #4]
 800910a:	f001 ff32 	bl	800af72 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	2201      	movs	r2, #1
 8009112:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
 8009116:	e012      	b.n	800913e <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009118:	2340      	movs	r3, #64	@ 0x40
 800911a:	2202      	movs	r2, #2
 800911c:	2181      	movs	r1, #129	@ 0x81
 800911e:	6878      	ldr	r0, [r7, #4]
 8009120:	f001 ff27 	bl	800af72 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	2201      	movs	r2, #1
 8009128:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800912a:	2340      	movs	r3, #64	@ 0x40
 800912c:	2202      	movs	r2, #2
 800912e:	2101      	movs	r1, #1
 8009130:	6878      	ldr	r0, [r7, #4]
 8009132:	f001 ff1e 	bl	800af72 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	2201      	movs	r2, #1
 800913a:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800913e:	2308      	movs	r3, #8
 8009140:	2203      	movs	r2, #3
 8009142:	2182      	movs	r1, #130	@ 0x82
 8009144:	6878      	ldr	r0, [r7, #4]
 8009146:	f001 ff14 	bl	800af72 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	2201      	movs	r2, #1
 800914e:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009150:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8009154:	f002 f860 	bl	800b218 <malloc>
 8009158:	4603      	mov	r3, r0
 800915a:	461a      	mov	r2, r3
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if (pdev->pClassData == NULL)
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009168:	2b00      	cmp	r3, #0
 800916a:	d102      	bne.n	8009172 <USBD_CDC_Init+0x9e>
  {
    ret = 1U;
 800916c:	2301      	movs	r3, #1
 800916e:	73fb      	strb	r3, [r7, #15]
 8009170:	e026      	b.n	80091c0 <USBD_CDC_Init+0xec>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009178:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8009184:	68bb      	ldr	r3, [r7, #8]
 8009186:	2200      	movs	r2, #0
 8009188:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState = 0U;
 800918c:	68bb      	ldr	r3, [r7, #8]
 800918e:	2200      	movs	r2, #0
 8009190:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	7c1b      	ldrb	r3, [r3, #16]
 8009198:	2b00      	cmp	r3, #0
 800919a:	d109      	bne.n	80091b0 <USBD_CDC_Init+0xdc>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800919c:	68bb      	ldr	r3, [r7, #8]
 800919e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80091a2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80091a6:	2101      	movs	r1, #1
 80091a8:	6878      	ldr	r0, [r7, #4]
 80091aa:	f001 ffd2 	bl	800b152 <USBD_LL_PrepareReceive>
 80091ae:	e007      	b.n	80091c0 <USBD_CDC_Init+0xec>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80091b0:	68bb      	ldr	r3, [r7, #8]
 80091b2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80091b6:	2340      	movs	r3, #64	@ 0x40
 80091b8:	2101      	movs	r1, #1
 80091ba:	6878      	ldr	r0, [r7, #4]
 80091bc:	f001 ffc9 	bl	800b152 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 80091c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80091c2:	4618      	mov	r0, r3
 80091c4:	3710      	adds	r7, #16
 80091c6:	46bd      	mov	sp, r7
 80091c8:	bd80      	pop	{r7, pc}

080091ca <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80091ca:	b580      	push	{r7, lr}
 80091cc:	b084      	sub	sp, #16
 80091ce:	af00      	add	r7, sp, #0
 80091d0:	6078      	str	r0, [r7, #4]
 80091d2:	460b      	mov	r3, r1
 80091d4:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 80091d6:	2300      	movs	r3, #0
 80091d8:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80091da:	2181      	movs	r1, #129	@ 0x81
 80091dc:	6878      	ldr	r0, [r7, #4]
 80091de:	f001 feee 	bl	800afbe <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	2200      	movs	r2, #0
 80091e6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80091e8:	2101      	movs	r1, #1
 80091ea:	6878      	ldr	r0, [r7, #4]
 80091ec:	f001 fee7 	bl	800afbe <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	2200      	movs	r2, #0
 80091f4:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80091f8:	2182      	movs	r1, #130	@ 0x82
 80091fa:	6878      	ldr	r0, [r7, #4]
 80091fc:	f001 fedf 	bl	800afbe <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	2200      	movs	r2, #0
 8009204:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800920c:	2b00      	cmp	r3, #0
 800920e:	d00e      	beq.n	800922e <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009216:	685b      	ldr	r3, [r3, #4]
 8009218:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009220:	4618      	mov	r0, r3
 8009222:	f002 f801 	bl	800b228 <free>
    pdev->pClassData = NULL;
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	2200      	movs	r2, #0
 800922a:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  return ret;
 800922e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009230:	4618      	mov	r0, r3
 8009232:	3710      	adds	r7, #16
 8009234:	46bd      	mov	sp, r7
 8009236:	bd80      	pop	{r7, pc}

08009238 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8009238:	b580      	push	{r7, lr}
 800923a:	b086      	sub	sp, #24
 800923c:	af00      	add	r7, sp, #0
 800923e:	6078      	str	r0, [r7, #4]
 8009240:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009248:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800924a:	2300      	movs	r3, #0
 800924c:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800924e:	2300      	movs	r3, #0
 8009250:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8009252:	2300      	movs	r3, #0
 8009254:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009256:	683b      	ldr	r3, [r7, #0]
 8009258:	781b      	ldrb	r3, [r3, #0]
 800925a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800925e:	2b00      	cmp	r3, #0
 8009260:	d039      	beq.n	80092d6 <USBD_CDC_Setup+0x9e>
 8009262:	2b20      	cmp	r3, #32
 8009264:	d17f      	bne.n	8009366 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8009266:	683b      	ldr	r3, [r7, #0]
 8009268:	88db      	ldrh	r3, [r3, #6]
 800926a:	2b00      	cmp	r3, #0
 800926c:	d029      	beq.n	80092c2 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 800926e:	683b      	ldr	r3, [r7, #0]
 8009270:	781b      	ldrb	r3, [r3, #0]
 8009272:	b25b      	sxtb	r3, r3
 8009274:	2b00      	cmp	r3, #0
 8009276:	da11      	bge.n	800929c <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800927e:	689b      	ldr	r3, [r3, #8]
 8009280:	683a      	ldr	r2, [r7, #0]
 8009282:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8009284:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009286:	683a      	ldr	r2, [r7, #0]
 8009288:	88d2      	ldrh	r2, [r2, #6]
 800928a:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800928c:	6939      	ldr	r1, [r7, #16]
 800928e:	683b      	ldr	r3, [r7, #0]
 8009290:	88db      	ldrh	r3, [r3, #6]
 8009292:	461a      	mov	r2, r3
 8009294:	6878      	ldr	r0, [r7, #4]
 8009296:	f001 fa3d 	bl	800a714 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800929a:	e06b      	b.n	8009374 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 800929c:	683b      	ldr	r3, [r7, #0]
 800929e:	785a      	ldrb	r2, [r3, #1]
 80092a0:	693b      	ldr	r3, [r7, #16]
 80092a2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 80092a6:	683b      	ldr	r3, [r7, #0]
 80092a8:	88db      	ldrh	r3, [r3, #6]
 80092aa:	b2da      	uxtb	r2, r3
 80092ac:	693b      	ldr	r3, [r7, #16]
 80092ae:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80092b2:	6939      	ldr	r1, [r7, #16]
 80092b4:	683b      	ldr	r3, [r7, #0]
 80092b6:	88db      	ldrh	r3, [r3, #6]
 80092b8:	461a      	mov	r2, r3
 80092ba:	6878      	ldr	r0, [r7, #4]
 80092bc:	f001 fa58 	bl	800a770 <USBD_CtlPrepareRx>
      break;
 80092c0:	e058      	b.n	8009374 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80092c8:	689b      	ldr	r3, [r3, #8]
 80092ca:	683a      	ldr	r2, [r7, #0]
 80092cc:	7850      	ldrb	r0, [r2, #1]
 80092ce:	2200      	movs	r2, #0
 80092d0:	6839      	ldr	r1, [r7, #0]
 80092d2:	4798      	blx	r3
      break;
 80092d4:	e04e      	b.n	8009374 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80092d6:	683b      	ldr	r3, [r7, #0]
 80092d8:	785b      	ldrb	r3, [r3, #1]
 80092da:	2b0b      	cmp	r3, #11
 80092dc:	d02e      	beq.n	800933c <USBD_CDC_Setup+0x104>
 80092de:	2b0b      	cmp	r3, #11
 80092e0:	dc38      	bgt.n	8009354 <USBD_CDC_Setup+0x11c>
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d002      	beq.n	80092ec <USBD_CDC_Setup+0xb4>
 80092e6:	2b0a      	cmp	r3, #10
 80092e8:	d014      	beq.n	8009314 <USBD_CDC_Setup+0xdc>
 80092ea:	e033      	b.n	8009354 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80092f2:	2b03      	cmp	r3, #3
 80092f4:	d107      	bne.n	8009306 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 80092f6:	f107 030c 	add.w	r3, r7, #12
 80092fa:	2202      	movs	r2, #2
 80092fc:	4619      	mov	r1, r3
 80092fe:	6878      	ldr	r0, [r7, #4]
 8009300:	f001 fa08 	bl	800a714 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009304:	e02e      	b.n	8009364 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8009306:	6839      	ldr	r1, [r7, #0]
 8009308:	6878      	ldr	r0, [r7, #4]
 800930a:	f001 f999 	bl	800a640 <USBD_CtlError>
            ret = USBD_FAIL;
 800930e:	2302      	movs	r3, #2
 8009310:	75fb      	strb	r3, [r7, #23]
          break;
 8009312:	e027      	b.n	8009364 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800931a:	2b03      	cmp	r3, #3
 800931c:	d107      	bne.n	800932e <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800931e:	f107 030f 	add.w	r3, r7, #15
 8009322:	2201      	movs	r2, #1
 8009324:	4619      	mov	r1, r3
 8009326:	6878      	ldr	r0, [r7, #4]
 8009328:	f001 f9f4 	bl	800a714 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800932c:	e01a      	b.n	8009364 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800932e:	6839      	ldr	r1, [r7, #0]
 8009330:	6878      	ldr	r0, [r7, #4]
 8009332:	f001 f985 	bl	800a640 <USBD_CtlError>
            ret = USBD_FAIL;
 8009336:	2302      	movs	r3, #2
 8009338:	75fb      	strb	r3, [r7, #23]
          break;
 800933a:	e013      	b.n	8009364 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009342:	2b03      	cmp	r3, #3
 8009344:	d00d      	beq.n	8009362 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8009346:	6839      	ldr	r1, [r7, #0]
 8009348:	6878      	ldr	r0, [r7, #4]
 800934a:	f001 f979 	bl	800a640 <USBD_CtlError>
            ret = USBD_FAIL;
 800934e:	2302      	movs	r3, #2
 8009350:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009352:	e006      	b.n	8009362 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8009354:	6839      	ldr	r1, [r7, #0]
 8009356:	6878      	ldr	r0, [r7, #4]
 8009358:	f001 f972 	bl	800a640 <USBD_CtlError>
          ret = USBD_FAIL;
 800935c:	2302      	movs	r3, #2
 800935e:	75fb      	strb	r3, [r7, #23]
          break;
 8009360:	e000      	b.n	8009364 <USBD_CDC_Setup+0x12c>
          break;
 8009362:	bf00      	nop
      }
      break;
 8009364:	e006      	b.n	8009374 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8009366:	6839      	ldr	r1, [r7, #0]
 8009368:	6878      	ldr	r0, [r7, #4]
 800936a:	f001 f969 	bl	800a640 <USBD_CtlError>
      ret = USBD_FAIL;
 800936e:	2302      	movs	r3, #2
 8009370:	75fb      	strb	r3, [r7, #23]
      break;
 8009372:	bf00      	nop
  }

  return ret;
 8009374:	7dfb      	ldrb	r3, [r7, #23]
}
 8009376:	4618      	mov	r0, r3
 8009378:	3718      	adds	r7, #24
 800937a:	46bd      	mov	sp, r7
 800937c:	bd80      	pop	{r7, pc}

0800937e <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800937e:	b580      	push	{r7, lr}
 8009380:	b084      	sub	sp, #16
 8009382:	af00      	add	r7, sp, #0
 8009384:	6078      	str	r0, [r7, #4]
 8009386:	460b      	mov	r3, r1
 8009388:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009390:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009398:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d03a      	beq.n	800941a <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80093a4:	78fa      	ldrb	r2, [r7, #3]
 80093a6:	6879      	ldr	r1, [r7, #4]
 80093a8:	4613      	mov	r3, r2
 80093aa:	009b      	lsls	r3, r3, #2
 80093ac:	4413      	add	r3, r2
 80093ae:	009b      	lsls	r3, r3, #2
 80093b0:	440b      	add	r3, r1
 80093b2:	331c      	adds	r3, #28
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d029      	beq.n	800940e <USBD_CDC_DataIn+0x90>
 80093ba:	78fa      	ldrb	r2, [r7, #3]
 80093bc:	6879      	ldr	r1, [r7, #4]
 80093be:	4613      	mov	r3, r2
 80093c0:	009b      	lsls	r3, r3, #2
 80093c2:	4413      	add	r3, r2
 80093c4:	009b      	lsls	r3, r3, #2
 80093c6:	440b      	add	r3, r1
 80093c8:	331c      	adds	r3, #28
 80093ca:	681a      	ldr	r2, [r3, #0]
 80093cc:	78f9      	ldrb	r1, [r7, #3]
 80093ce:	68b8      	ldr	r0, [r7, #8]
 80093d0:	460b      	mov	r3, r1
 80093d2:	00db      	lsls	r3, r3, #3
 80093d4:	440b      	add	r3, r1
 80093d6:	009b      	lsls	r3, r3, #2
 80093d8:	4403      	add	r3, r0
 80093da:	3344      	adds	r3, #68	@ 0x44
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	fbb2 f1f3 	udiv	r1, r2, r3
 80093e2:	fb01 f303 	mul.w	r3, r1, r3
 80093e6:	1ad3      	subs	r3, r2, r3
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d110      	bne.n	800940e <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 80093ec:	78fa      	ldrb	r2, [r7, #3]
 80093ee:	6879      	ldr	r1, [r7, #4]
 80093f0:	4613      	mov	r3, r2
 80093f2:	009b      	lsls	r3, r3, #2
 80093f4:	4413      	add	r3, r2
 80093f6:	009b      	lsls	r3, r3, #2
 80093f8:	440b      	add	r3, r1
 80093fa:	331c      	adds	r3, #28
 80093fc:	2200      	movs	r2, #0
 80093fe:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8009400:	78f9      	ldrb	r1, [r7, #3]
 8009402:	2300      	movs	r3, #0
 8009404:	2200      	movs	r2, #0
 8009406:	6878      	ldr	r0, [r7, #4]
 8009408:	f001 fe80 	bl	800b10c <USBD_LL_Transmit>
 800940c:	e003      	b.n	8009416 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	2200      	movs	r2, #0
 8009412:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }
    return USBD_OK;
 8009416:	2300      	movs	r3, #0
 8009418:	e000      	b.n	800941c <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800941a:	2302      	movs	r3, #2
  }
}
 800941c:	4618      	mov	r0, r3
 800941e:	3710      	adds	r7, #16
 8009420:	46bd      	mov	sp, r7
 8009422:	bd80      	pop	{r7, pc}

08009424 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009424:	b580      	push	{r7, lr}
 8009426:	b084      	sub	sp, #16
 8009428:	af00      	add	r7, sp, #0
 800942a:	6078      	str	r0, [r7, #4]
 800942c:	460b      	mov	r3, r1
 800942e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009436:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009438:	78fb      	ldrb	r3, [r7, #3]
 800943a:	4619      	mov	r1, r3
 800943c:	6878      	ldr	r0, [r7, #4]
 800943e:	f001 feab 	bl	800b198 <USBD_LL_GetRxDataSize>
 8009442:	4602      	mov	r2, r0
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009450:	2b00      	cmp	r3, #0
 8009452:	d00d      	beq.n	8009470 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800945a:	68db      	ldr	r3, [r3, #12]
 800945c:	68fa      	ldr	r2, [r7, #12]
 800945e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8009462:	68fa      	ldr	r2, [r7, #12]
 8009464:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8009468:	4611      	mov	r1, r2
 800946a:	4798      	blx	r3

    return USBD_OK;
 800946c:	2300      	movs	r3, #0
 800946e:	e000      	b.n	8009472 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8009470:	2302      	movs	r3, #2
  }
}
 8009472:	4618      	mov	r0, r3
 8009474:	3710      	adds	r7, #16
 8009476:	46bd      	mov	sp, r7
 8009478:	bd80      	pop	{r7, pc}

0800947a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800947a:	b580      	push	{r7, lr}
 800947c:	b084      	sub	sp, #16
 800947e:	af00      	add	r7, sp, #0
 8009480:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009488:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009490:	2b00      	cmp	r3, #0
 8009492:	d014      	beq.n	80094be <USBD_CDC_EP0_RxReady+0x44>
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800949a:	2bff      	cmp	r3, #255	@ 0xff
 800949c:	d00f      	beq.n	80094be <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80094a4:	689b      	ldr	r3, [r3, #8]
 80094a6:	68fa      	ldr	r2, [r7, #12]
 80094a8:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 80094ac:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80094ae:	68fa      	ldr	r2, [r7, #12]
 80094b0:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80094b4:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	22ff      	movs	r2, #255	@ 0xff
 80094ba:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200

  }
  return USBD_OK;
 80094be:	2300      	movs	r3, #0
}
 80094c0:	4618      	mov	r0, r3
 80094c2:	3710      	adds	r7, #16
 80094c4:	46bd      	mov	sp, r7
 80094c6:	bd80      	pop	{r7, pc}

080094c8 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80094c8:	b480      	push	{r7}
 80094ca:	b083      	sub	sp, #12
 80094cc:	af00      	add	r7, sp, #0
 80094ce:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	2243      	movs	r2, #67	@ 0x43
 80094d4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 80094d6:	4b03      	ldr	r3, [pc, #12]	@ (80094e4 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80094d8:	4618      	mov	r0, r3
 80094da:	370c      	adds	r7, #12
 80094dc:	46bd      	mov	sp, r7
 80094de:	bc80      	pop	{r7}
 80094e0:	4770      	bx	lr
 80094e2:	bf00      	nop
 80094e4:	200000e0 	.word	0x200000e0

080094e8 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80094e8:	b480      	push	{r7}
 80094ea:	b083      	sub	sp, #12
 80094ec:	af00      	add	r7, sp, #0
 80094ee:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	2243      	movs	r2, #67	@ 0x43
 80094f4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 80094f6:	4b03      	ldr	r3, [pc, #12]	@ (8009504 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80094f8:	4618      	mov	r0, r3
 80094fa:	370c      	adds	r7, #12
 80094fc:	46bd      	mov	sp, r7
 80094fe:	bc80      	pop	{r7}
 8009500:	4770      	bx	lr
 8009502:	bf00      	nop
 8009504:	2000009c 	.word	0x2000009c

08009508 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009508:	b480      	push	{r7}
 800950a:	b083      	sub	sp, #12
 800950c:	af00      	add	r7, sp, #0
 800950e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	2243      	movs	r2, #67	@ 0x43
 8009514:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8009516:	4b03      	ldr	r3, [pc, #12]	@ (8009524 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8009518:	4618      	mov	r0, r3
 800951a:	370c      	adds	r7, #12
 800951c:	46bd      	mov	sp, r7
 800951e:	bc80      	pop	{r7}
 8009520:	4770      	bx	lr
 8009522:	bf00      	nop
 8009524:	20000124 	.word	0x20000124

08009528 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009528:	b480      	push	{r7}
 800952a:	b083      	sub	sp, #12
 800952c:	af00      	add	r7, sp, #0
 800952e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	220a      	movs	r2, #10
 8009534:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8009536:	4b03      	ldr	r3, [pc, #12]	@ (8009544 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009538:	4618      	mov	r0, r3
 800953a:	370c      	adds	r7, #12
 800953c:	46bd      	mov	sp, r7
 800953e:	bc80      	pop	{r7}
 8009540:	4770      	bx	lr
 8009542:	bf00      	nop
 8009544:	20000058 	.word	0x20000058

08009548 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8009548:	b480      	push	{r7}
 800954a:	b085      	sub	sp, #20
 800954c:	af00      	add	r7, sp, #0
 800954e:	6078      	str	r0, [r7, #4]
 8009550:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8009552:	2302      	movs	r3, #2
 8009554:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8009556:	683b      	ldr	r3, [r7, #0]
 8009558:	2b00      	cmp	r3, #0
 800955a:	d005      	beq.n	8009568 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	683a      	ldr	r2, [r7, #0]
 8009560:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    ret = USBD_OK;
 8009564:	2300      	movs	r3, #0
 8009566:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8009568:	7bfb      	ldrb	r3, [r7, #15]
}
 800956a:	4618      	mov	r0, r3
 800956c:	3714      	adds	r7, #20
 800956e:	46bd      	mov	sp, r7
 8009570:	bc80      	pop	{r7}
 8009572:	4770      	bx	lr

08009574 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8009574:	b480      	push	{r7}
 8009576:	b087      	sub	sp, #28
 8009578:	af00      	add	r7, sp, #0
 800957a:	60f8      	str	r0, [r7, #12]
 800957c:	60b9      	str	r1, [r7, #8]
 800957e:	4613      	mov	r3, r2
 8009580:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009588:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800958a:	697b      	ldr	r3, [r7, #20]
 800958c:	68ba      	ldr	r2, [r7, #8]
 800958e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8009592:	88fa      	ldrh	r2, [r7, #6]
 8009594:	697b      	ldr	r3, [r7, #20]
 8009596:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return USBD_OK;
 800959a:	2300      	movs	r3, #0
}
 800959c:	4618      	mov	r0, r3
 800959e:	371c      	adds	r7, #28
 80095a0:	46bd      	mov	sp, r7
 80095a2:	bc80      	pop	{r7}
 80095a4:	4770      	bx	lr

080095a6 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 80095a6:	b480      	push	{r7}
 80095a8:	b085      	sub	sp, #20
 80095aa:	af00      	add	r7, sp, #0
 80095ac:	6078      	str	r0, [r7, #4]
 80095ae:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80095b6:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	683a      	ldr	r2, [r7, #0]
 80095bc:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return USBD_OK;
 80095c0:	2300      	movs	r3, #0
}
 80095c2:	4618      	mov	r0, r3
 80095c4:	3714      	adds	r7, #20
 80095c6:	46bd      	mov	sp, r7
 80095c8:	bc80      	pop	{r7}
 80095ca:	4770      	bx	lr

080095cc <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80095cc:	b580      	push	{r7, lr}
 80095ce:	b084      	sub	sp, #16
 80095d0:	af00      	add	r7, sp, #0
 80095d2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80095da:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d01c      	beq.n	8009620 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d115      	bne.n	800961c <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	2201      	movs	r2, #1
 80095f4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
                       (uint16_t)hcdc->TxLength);
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800960e:	b29b      	uxth	r3, r3
 8009610:	2181      	movs	r1, #129	@ 0x81
 8009612:	6878      	ldr	r0, [r7, #4]
 8009614:	f001 fd7a 	bl	800b10c <USBD_LL_Transmit>

      return USBD_OK;
 8009618:	2300      	movs	r3, #0
 800961a:	e002      	b.n	8009622 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800961c:	2301      	movs	r3, #1
 800961e:	e000      	b.n	8009622 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8009620:	2302      	movs	r3, #2
  }
}
 8009622:	4618      	mov	r0, r3
 8009624:	3710      	adds	r7, #16
 8009626:	46bd      	mov	sp, r7
 8009628:	bd80      	pop	{r7, pc}

0800962a <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800962a:	b580      	push	{r7, lr}
 800962c:	b084      	sub	sp, #16
 800962e:	af00      	add	r7, sp, #0
 8009630:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009638:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009640:	2b00      	cmp	r3, #0
 8009642:	d017      	beq.n	8009674 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	7c1b      	ldrb	r3, [r3, #16]
 8009648:	2b00      	cmp	r3, #0
 800964a:	d109      	bne.n	8009660 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009652:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009656:	2101      	movs	r1, #1
 8009658:	6878      	ldr	r0, [r7, #4]
 800965a:	f001 fd7a 	bl	800b152 <USBD_LL_PrepareReceive>
 800965e:	e007      	b.n	8009670 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009666:	2340      	movs	r3, #64	@ 0x40
 8009668:	2101      	movs	r1, #1
 800966a:	6878      	ldr	r0, [r7, #4]
 800966c:	f001 fd71 	bl	800b152 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8009670:	2300      	movs	r3, #0
 8009672:	e000      	b.n	8009676 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8009674:	2302      	movs	r3, #2
  }
}
 8009676:	4618      	mov	r0, r3
 8009678:	3710      	adds	r7, #16
 800967a:	46bd      	mov	sp, r7
 800967c:	bd80      	pop	{r7, pc}

0800967e <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800967e:	b580      	push	{r7, lr}
 8009680:	b084      	sub	sp, #16
 8009682:	af00      	add	r7, sp, #0
 8009684:	60f8      	str	r0, [r7, #12]
 8009686:	60b9      	str	r1, [r7, #8]
 8009688:	4613      	mov	r3, r2
 800968a:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	2b00      	cmp	r3, #0
 8009690:	d101      	bne.n	8009696 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8009692:	2302      	movs	r3, #2
 8009694:	e01a      	b.n	80096cc <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800969c:	2b00      	cmp	r3, #0
 800969e:	d003      	beq.n	80096a8 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	2200      	movs	r2, #0
 80096a4:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80096a8:	68bb      	ldr	r3, [r7, #8]
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d003      	beq.n	80096b6 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	68ba      	ldr	r2, [r7, #8]
 80096b2:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	2201      	movs	r2, #1
 80096ba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	79fa      	ldrb	r2, [r7, #7]
 80096c2:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 80096c4:	68f8      	ldr	r0, [r7, #12]
 80096c6:	f001 fbef 	bl	800aea8 <USBD_LL_Init>

  return USBD_OK;
 80096ca:	2300      	movs	r3, #0
}
 80096cc:	4618      	mov	r0, r3
 80096ce:	3710      	adds	r7, #16
 80096d0:	46bd      	mov	sp, r7
 80096d2:	bd80      	pop	{r7, pc}

080096d4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80096d4:	b480      	push	{r7}
 80096d6:	b085      	sub	sp, #20
 80096d8:	af00      	add	r7, sp, #0
 80096da:	6078      	str	r0, [r7, #4]
 80096dc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 80096de:	2300      	movs	r3, #0
 80096e0:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 80096e2:	683b      	ldr	r3, [r7, #0]
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d006      	beq.n	80096f6 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	683a      	ldr	r2, [r7, #0]
 80096ec:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 80096f0:	2300      	movs	r3, #0
 80096f2:	73fb      	strb	r3, [r7, #15]
 80096f4:	e001      	b.n	80096fa <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 80096f6:	2302      	movs	r3, #2
 80096f8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80096fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80096fc:	4618      	mov	r0, r3
 80096fe:	3714      	adds	r7, #20
 8009700:	46bd      	mov	sp, r7
 8009702:	bc80      	pop	{r7}
 8009704:	4770      	bx	lr

08009706 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009706:	b580      	push	{r7, lr}
 8009708:	b082      	sub	sp, #8
 800970a:	af00      	add	r7, sp, #0
 800970c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800970e:	6878      	ldr	r0, [r7, #4]
 8009710:	f001 fc14 	bl	800af3c <USBD_LL_Start>

  return USBD_OK;
 8009714:	2300      	movs	r3, #0
}
 8009716:	4618      	mov	r0, r3
 8009718:	3708      	adds	r7, #8
 800971a:	46bd      	mov	sp, r7
 800971c:	bd80      	pop	{r7, pc}

0800971e <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800971e:	b480      	push	{r7}
 8009720:	b083      	sub	sp, #12
 8009722:	af00      	add	r7, sp, #0
 8009724:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009726:	2300      	movs	r3, #0
}
 8009728:	4618      	mov	r0, r3
 800972a:	370c      	adds	r7, #12
 800972c:	46bd      	mov	sp, r7
 800972e:	bc80      	pop	{r7}
 8009730:	4770      	bx	lr

08009732 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8009732:	b580      	push	{r7, lr}
 8009734:	b084      	sub	sp, #16
 8009736:	af00      	add	r7, sp, #0
 8009738:	6078      	str	r0, [r7, #4]
 800973a:	460b      	mov	r3, r1
 800973c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800973e:	2302      	movs	r3, #2
 8009740:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009748:	2b00      	cmp	r3, #0
 800974a:	d00c      	beq.n	8009766 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	78fa      	ldrb	r2, [r7, #3]
 8009756:	4611      	mov	r1, r2
 8009758:	6878      	ldr	r0, [r7, #4]
 800975a:	4798      	blx	r3
 800975c:	4603      	mov	r3, r0
 800975e:	2b00      	cmp	r3, #0
 8009760:	d101      	bne.n	8009766 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8009762:	2300      	movs	r3, #0
 8009764:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8009766:	7bfb      	ldrb	r3, [r7, #15]
}
 8009768:	4618      	mov	r0, r3
 800976a:	3710      	adds	r7, #16
 800976c:	46bd      	mov	sp, r7
 800976e:	bd80      	pop	{r7, pc}

08009770 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8009770:	b580      	push	{r7, lr}
 8009772:	b082      	sub	sp, #8
 8009774:	af00      	add	r7, sp, #0
 8009776:	6078      	str	r0, [r7, #4]
 8009778:	460b      	mov	r3, r1
 800977a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009782:	685b      	ldr	r3, [r3, #4]
 8009784:	78fa      	ldrb	r2, [r7, #3]
 8009786:	4611      	mov	r1, r2
 8009788:	6878      	ldr	r0, [r7, #4]
 800978a:	4798      	blx	r3

  return USBD_OK;
 800978c:	2300      	movs	r3, #0
}
 800978e:	4618      	mov	r0, r3
 8009790:	3708      	adds	r7, #8
 8009792:	46bd      	mov	sp, r7
 8009794:	bd80      	pop	{r7, pc}

08009796 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009796:	b580      	push	{r7, lr}
 8009798:	b082      	sub	sp, #8
 800979a:	af00      	add	r7, sp, #0
 800979c:	6078      	str	r0, [r7, #4]
 800979e:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 80097a6:	6839      	ldr	r1, [r7, #0]
 80097a8:	4618      	mov	r0, r3
 80097aa:	f000 ff10 	bl	800a5ce <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	2201      	movs	r2, #1
 80097b2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80097bc:	461a      	mov	r2, r3
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 80097ca:	f003 031f 	and.w	r3, r3, #31
 80097ce:	2b02      	cmp	r3, #2
 80097d0:	d016      	beq.n	8009800 <USBD_LL_SetupStage+0x6a>
 80097d2:	2b02      	cmp	r3, #2
 80097d4:	d81c      	bhi.n	8009810 <USBD_LL_SetupStage+0x7a>
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d002      	beq.n	80097e0 <USBD_LL_SetupStage+0x4a>
 80097da:	2b01      	cmp	r3, #1
 80097dc:	d008      	beq.n	80097f0 <USBD_LL_SetupStage+0x5a>
 80097de:	e017      	b.n	8009810 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 80097e6:	4619      	mov	r1, r3
 80097e8:	6878      	ldr	r0, [r7, #4]
 80097ea:	f000 fa03 	bl	8009bf4 <USBD_StdDevReq>
      break;
 80097ee:	e01a      	b.n	8009826 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 80097f6:	4619      	mov	r1, r3
 80097f8:	6878      	ldr	r0, [r7, #4]
 80097fa:	f000 fa65 	bl	8009cc8 <USBD_StdItfReq>
      break;
 80097fe:	e012      	b.n	8009826 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8009806:	4619      	mov	r1, r3
 8009808:	6878      	ldr	r0, [r7, #4]
 800980a:	f000 faa5 	bl	8009d58 <USBD_StdEPReq>
      break;
 800980e:	e00a      	b.n	8009826 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8009816:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800981a:	b2db      	uxtb	r3, r3
 800981c:	4619      	mov	r1, r3
 800981e:	6878      	ldr	r0, [r7, #4]
 8009820:	f001 fbec 	bl	800affc <USBD_LL_StallEP>
      break;
 8009824:	bf00      	nop
  }

  return USBD_OK;
 8009826:	2300      	movs	r3, #0
}
 8009828:	4618      	mov	r0, r3
 800982a:	3708      	adds	r7, #8
 800982c:	46bd      	mov	sp, r7
 800982e:	bd80      	pop	{r7, pc}

08009830 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009830:	b580      	push	{r7, lr}
 8009832:	b086      	sub	sp, #24
 8009834:	af00      	add	r7, sp, #0
 8009836:	60f8      	str	r0, [r7, #12]
 8009838:	460b      	mov	r3, r1
 800983a:	607a      	str	r2, [r7, #4]
 800983c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800983e:	7afb      	ldrb	r3, [r7, #11]
 8009840:	2b00      	cmp	r3, #0
 8009842:	d14b      	bne.n	80098dc <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800984a:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009852:	2b03      	cmp	r3, #3
 8009854:	d134      	bne.n	80098c0 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8009856:	697b      	ldr	r3, [r7, #20]
 8009858:	68da      	ldr	r2, [r3, #12]
 800985a:	697b      	ldr	r3, [r7, #20]
 800985c:	691b      	ldr	r3, [r3, #16]
 800985e:	429a      	cmp	r2, r3
 8009860:	d919      	bls.n	8009896 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8009862:	697b      	ldr	r3, [r7, #20]
 8009864:	68da      	ldr	r2, [r3, #12]
 8009866:	697b      	ldr	r3, [r7, #20]
 8009868:	691b      	ldr	r3, [r3, #16]
 800986a:	1ad2      	subs	r2, r2, r3
 800986c:	697b      	ldr	r3, [r7, #20]
 800986e:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009870:	697b      	ldr	r3, [r7, #20]
 8009872:	68da      	ldr	r2, [r3, #12]
 8009874:	697b      	ldr	r3, [r7, #20]
 8009876:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8009878:	429a      	cmp	r2, r3
 800987a:	d203      	bcs.n	8009884 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800987c:	697b      	ldr	r3, [r7, #20]
 800987e:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8009880:	b29b      	uxth	r3, r3
 8009882:	e002      	b.n	800988a <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009884:	697b      	ldr	r3, [r7, #20]
 8009886:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8009888:	b29b      	uxth	r3, r3
 800988a:	461a      	mov	r2, r3
 800988c:	6879      	ldr	r1, [r7, #4]
 800988e:	68f8      	ldr	r0, [r7, #12]
 8009890:	f000 ff8c 	bl	800a7ac <USBD_CtlContinueRx>
 8009894:	e038      	b.n	8009908 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800989c:	691b      	ldr	r3, [r3, #16]
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d00a      	beq.n	80098b8 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80098a8:	2b03      	cmp	r3, #3
 80098aa:	d105      	bne.n	80098b8 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80098b2:	691b      	ldr	r3, [r3, #16]
 80098b4:	68f8      	ldr	r0, [r7, #12]
 80098b6:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 80098b8:	68f8      	ldr	r0, [r7, #12]
 80098ba:	f000 ff89 	bl	800a7d0 <USBD_CtlSendStatus>
 80098be:	e023      	b.n	8009908 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80098c6:	2b05      	cmp	r3, #5
 80098c8:	d11e      	bne.n	8009908 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	2200      	movs	r2, #0
 80098ce:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 80098d2:	2100      	movs	r1, #0
 80098d4:	68f8      	ldr	r0, [r7, #12]
 80098d6:	f001 fb91 	bl	800affc <USBD_LL_StallEP>
 80098da:	e015      	b.n	8009908 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80098e2:	699b      	ldr	r3, [r3, #24]
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d00d      	beq.n	8009904 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 80098ee:	2b03      	cmp	r3, #3
 80098f0:	d108      	bne.n	8009904 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80098f8:	699b      	ldr	r3, [r3, #24]
 80098fa:	7afa      	ldrb	r2, [r7, #11]
 80098fc:	4611      	mov	r1, r2
 80098fe:	68f8      	ldr	r0, [r7, #12]
 8009900:	4798      	blx	r3
 8009902:	e001      	b.n	8009908 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009904:	2302      	movs	r3, #2
 8009906:	e000      	b.n	800990a <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8009908:	2300      	movs	r3, #0
}
 800990a:	4618      	mov	r0, r3
 800990c:	3718      	adds	r7, #24
 800990e:	46bd      	mov	sp, r7
 8009910:	bd80      	pop	{r7, pc}

08009912 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009912:	b580      	push	{r7, lr}
 8009914:	b086      	sub	sp, #24
 8009916:	af00      	add	r7, sp, #0
 8009918:	60f8      	str	r0, [r7, #12]
 800991a:	460b      	mov	r3, r1
 800991c:	607a      	str	r2, [r7, #4]
 800991e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8009920:	7afb      	ldrb	r3, [r7, #11]
 8009922:	2b00      	cmp	r3, #0
 8009924:	d17f      	bne.n	8009a26 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	3314      	adds	r3, #20
 800992a:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009932:	2b02      	cmp	r3, #2
 8009934:	d15c      	bne.n	80099f0 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8009936:	697b      	ldr	r3, [r7, #20]
 8009938:	68da      	ldr	r2, [r3, #12]
 800993a:	697b      	ldr	r3, [r7, #20]
 800993c:	691b      	ldr	r3, [r3, #16]
 800993e:	429a      	cmp	r2, r3
 8009940:	d915      	bls.n	800996e <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8009942:	697b      	ldr	r3, [r7, #20]
 8009944:	68da      	ldr	r2, [r3, #12]
 8009946:	697b      	ldr	r3, [r7, #20]
 8009948:	691b      	ldr	r3, [r3, #16]
 800994a:	1ad2      	subs	r2, r2, r3
 800994c:	697b      	ldr	r3, [r7, #20]
 800994e:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8009950:	697b      	ldr	r3, [r7, #20]
 8009952:	68db      	ldr	r3, [r3, #12]
 8009954:	b29b      	uxth	r3, r3
 8009956:	461a      	mov	r2, r3
 8009958:	6879      	ldr	r1, [r7, #4]
 800995a:	68f8      	ldr	r0, [r7, #12]
 800995c:	f000 fef6 	bl	800a74c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009960:	2300      	movs	r3, #0
 8009962:	2200      	movs	r2, #0
 8009964:	2100      	movs	r1, #0
 8009966:	68f8      	ldr	r0, [r7, #12]
 8009968:	f001 fbf3 	bl	800b152 <USBD_LL_PrepareReceive>
 800996c:	e04e      	b.n	8009a0c <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800996e:	697b      	ldr	r3, [r7, #20]
 8009970:	689b      	ldr	r3, [r3, #8]
 8009972:	697a      	ldr	r2, [r7, #20]
 8009974:	6912      	ldr	r2, [r2, #16]
 8009976:	fbb3 f1f2 	udiv	r1, r3, r2
 800997a:	fb01 f202 	mul.w	r2, r1, r2
 800997e:	1a9b      	subs	r3, r3, r2
 8009980:	2b00      	cmp	r3, #0
 8009982:	d11c      	bne.n	80099be <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8009984:	697b      	ldr	r3, [r7, #20]
 8009986:	689a      	ldr	r2, [r3, #8]
 8009988:	697b      	ldr	r3, [r7, #20]
 800998a:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800998c:	429a      	cmp	r2, r3
 800998e:	d316      	bcc.n	80099be <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8009990:	697b      	ldr	r3, [r7, #20]
 8009992:	689a      	ldr	r2, [r3, #8]
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800999a:	429a      	cmp	r2, r3
 800999c:	d20f      	bcs.n	80099be <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800999e:	2200      	movs	r2, #0
 80099a0:	2100      	movs	r1, #0
 80099a2:	68f8      	ldr	r0, [r7, #12]
 80099a4:	f000 fed2 	bl	800a74c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	2200      	movs	r2, #0
 80099ac:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80099b0:	2300      	movs	r3, #0
 80099b2:	2200      	movs	r2, #0
 80099b4:	2100      	movs	r1, #0
 80099b6:	68f8      	ldr	r0, [r7, #12]
 80099b8:	f001 fbcb 	bl	800b152 <USBD_LL_PrepareReceive>
 80099bc:	e026      	b.n	8009a0c <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80099c4:	68db      	ldr	r3, [r3, #12]
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d00a      	beq.n	80099e0 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80099d0:	2b03      	cmp	r3, #3
 80099d2:	d105      	bne.n	80099e0 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80099da:	68db      	ldr	r3, [r3, #12]
 80099dc:	68f8      	ldr	r0, [r7, #12]
 80099de:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 80099e0:	2180      	movs	r1, #128	@ 0x80
 80099e2:	68f8      	ldr	r0, [r7, #12]
 80099e4:	f001 fb0a 	bl	800affc <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 80099e8:	68f8      	ldr	r0, [r7, #12]
 80099ea:	f000 ff04 	bl	800a7f6 <USBD_CtlReceiveStatus>
 80099ee:	e00d      	b.n	8009a0c <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80099f6:	2b04      	cmp	r3, #4
 80099f8:	d004      	beq.n	8009a04 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d103      	bne.n	8009a0c <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8009a04:	2180      	movs	r1, #128	@ 0x80
 8009a06:	68f8      	ldr	r0, [r7, #12]
 8009a08:	f001 faf8 	bl	800affc <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8009a12:	2b01      	cmp	r3, #1
 8009a14:	d11d      	bne.n	8009a52 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8009a16:	68f8      	ldr	r0, [r7, #12]
 8009a18:	f7ff fe81 	bl	800971e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	2200      	movs	r2, #0
 8009a20:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8009a24:	e015      	b.n	8009a52 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a2c:	695b      	ldr	r3, [r3, #20]
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d00d      	beq.n	8009a4e <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8009a38:	2b03      	cmp	r3, #3
 8009a3a:	d108      	bne.n	8009a4e <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a42:	695b      	ldr	r3, [r3, #20]
 8009a44:	7afa      	ldrb	r2, [r7, #11]
 8009a46:	4611      	mov	r1, r2
 8009a48:	68f8      	ldr	r0, [r7, #12]
 8009a4a:	4798      	blx	r3
 8009a4c:	e001      	b.n	8009a52 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009a4e:	2302      	movs	r3, #2
 8009a50:	e000      	b.n	8009a54 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8009a52:	2300      	movs	r3, #0
}
 8009a54:	4618      	mov	r0, r3
 8009a56:	3718      	adds	r7, #24
 8009a58:	46bd      	mov	sp, r7
 8009a5a:	bd80      	pop	{r7, pc}

08009a5c <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009a5c:	b580      	push	{r7, lr}
 8009a5e:	b082      	sub	sp, #8
 8009a60:	af00      	add	r7, sp, #0
 8009a62:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009a64:	2340      	movs	r3, #64	@ 0x40
 8009a66:	2200      	movs	r2, #0
 8009a68:	2100      	movs	r1, #0
 8009a6a:	6878      	ldr	r0, [r7, #4]
 8009a6c:	f001 fa81 	bl	800af72 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	2201      	movs	r2, #1
 8009a74:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	2240      	movs	r2, #64	@ 0x40
 8009a7c:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009a80:	2340      	movs	r3, #64	@ 0x40
 8009a82:	2200      	movs	r2, #0
 8009a84:	2180      	movs	r1, #128	@ 0x80
 8009a86:	6878      	ldr	r0, [r7, #4]
 8009a88:	f001 fa73 	bl	800af72 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	2201      	movs	r2, #1
 8009a90:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	2240      	movs	r2, #64	@ 0x40
 8009a96:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	2201      	movs	r2, #1
 8009a9c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	2200      	movs	r2, #0
 8009aa4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	2200      	movs	r2, #0
 8009aac:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	2200      	movs	r2, #0
 8009ab2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d009      	beq.n	8009ad4 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009ac6:	685b      	ldr	r3, [r3, #4]
 8009ac8:	687a      	ldr	r2, [r7, #4]
 8009aca:	6852      	ldr	r2, [r2, #4]
 8009acc:	b2d2      	uxtb	r2, r2
 8009ace:	4611      	mov	r1, r2
 8009ad0:	6878      	ldr	r0, [r7, #4]
 8009ad2:	4798      	blx	r3
  }

  return USBD_OK;
 8009ad4:	2300      	movs	r3, #0
}
 8009ad6:	4618      	mov	r0, r3
 8009ad8:	3708      	adds	r7, #8
 8009ada:	46bd      	mov	sp, r7
 8009adc:	bd80      	pop	{r7, pc}

08009ade <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009ade:	b480      	push	{r7}
 8009ae0:	b083      	sub	sp, #12
 8009ae2:	af00      	add	r7, sp, #0
 8009ae4:	6078      	str	r0, [r7, #4]
 8009ae6:	460b      	mov	r3, r1
 8009ae8:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	78fa      	ldrb	r2, [r7, #3]
 8009aee:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009af0:	2300      	movs	r3, #0
}
 8009af2:	4618      	mov	r0, r3
 8009af4:	370c      	adds	r7, #12
 8009af6:	46bd      	mov	sp, r7
 8009af8:	bc80      	pop	{r7}
 8009afa:	4770      	bx	lr

08009afc <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009afc:	b480      	push	{r7}
 8009afe:	b083      	sub	sp, #12
 8009b00:	af00      	add	r7, sp, #0
 8009b02:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	2204      	movs	r2, #4
 8009b14:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8009b18:	2300      	movs	r3, #0
}
 8009b1a:	4618      	mov	r0, r3
 8009b1c:	370c      	adds	r7, #12
 8009b1e:	46bd      	mov	sp, r7
 8009b20:	bc80      	pop	{r7}
 8009b22:	4770      	bx	lr

08009b24 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009b24:	b480      	push	{r7}
 8009b26:	b083      	sub	sp, #12
 8009b28:	af00      	add	r7, sp, #0
 8009b2a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b32:	2b04      	cmp	r3, #4
 8009b34:	d105      	bne.n	8009b42 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8009b42:	2300      	movs	r3, #0
}
 8009b44:	4618      	mov	r0, r3
 8009b46:	370c      	adds	r7, #12
 8009b48:	46bd      	mov	sp, r7
 8009b4a:	bc80      	pop	{r7}
 8009b4c:	4770      	bx	lr

08009b4e <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009b4e:	b580      	push	{r7, lr}
 8009b50:	b082      	sub	sp, #8
 8009b52:	af00      	add	r7, sp, #0
 8009b54:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b5c:	2b03      	cmp	r3, #3
 8009b5e:	d10b      	bne.n	8009b78 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009b66:	69db      	ldr	r3, [r3, #28]
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d005      	beq.n	8009b78 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009b72:	69db      	ldr	r3, [r3, #28]
 8009b74:	6878      	ldr	r0, [r7, #4]
 8009b76:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009b78:	2300      	movs	r3, #0
}
 8009b7a:	4618      	mov	r0, r3
 8009b7c:	3708      	adds	r7, #8
 8009b7e:	46bd      	mov	sp, r7
 8009b80:	bd80      	pop	{r7, pc}

08009b82 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009b82:	b480      	push	{r7}
 8009b84:	b083      	sub	sp, #12
 8009b86:	af00      	add	r7, sp, #0
 8009b88:	6078      	str	r0, [r7, #4]
 8009b8a:	460b      	mov	r3, r1
 8009b8c:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8009b8e:	2300      	movs	r3, #0
}
 8009b90:	4618      	mov	r0, r3
 8009b92:	370c      	adds	r7, #12
 8009b94:	46bd      	mov	sp, r7
 8009b96:	bc80      	pop	{r7}
 8009b98:	4770      	bx	lr

08009b9a <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009b9a:	b480      	push	{r7}
 8009b9c:	b083      	sub	sp, #12
 8009b9e:	af00      	add	r7, sp, #0
 8009ba0:	6078      	str	r0, [r7, #4]
 8009ba2:	460b      	mov	r3, r1
 8009ba4:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8009ba6:	2300      	movs	r3, #0
}
 8009ba8:	4618      	mov	r0, r3
 8009baa:	370c      	adds	r7, #12
 8009bac:	46bd      	mov	sp, r7
 8009bae:	bc80      	pop	{r7}
 8009bb0:	4770      	bx	lr

08009bb2 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009bb2:	b480      	push	{r7}
 8009bb4:	b083      	sub	sp, #12
 8009bb6:	af00      	add	r7, sp, #0
 8009bb8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009bba:	2300      	movs	r3, #0
}
 8009bbc:	4618      	mov	r0, r3
 8009bbe:	370c      	adds	r7, #12
 8009bc0:	46bd      	mov	sp, r7
 8009bc2:	bc80      	pop	{r7}
 8009bc4:	4770      	bx	lr

08009bc6 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009bc6:	b580      	push	{r7, lr}
 8009bc8:	b082      	sub	sp, #8
 8009bca:	af00      	add	r7, sp, #0
 8009bcc:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	2201      	movs	r2, #1
 8009bd2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009bdc:	685b      	ldr	r3, [r3, #4]
 8009bde:	687a      	ldr	r2, [r7, #4]
 8009be0:	6852      	ldr	r2, [r2, #4]
 8009be2:	b2d2      	uxtb	r2, r2
 8009be4:	4611      	mov	r1, r2
 8009be6:	6878      	ldr	r0, [r7, #4]
 8009be8:	4798      	blx	r3

  return USBD_OK;
 8009bea:	2300      	movs	r3, #0
}
 8009bec:	4618      	mov	r0, r3
 8009bee:	3708      	adds	r7, #8
 8009bf0:	46bd      	mov	sp, r7
 8009bf2:	bd80      	pop	{r7, pc}

08009bf4 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8009bf4:	b580      	push	{r7, lr}
 8009bf6:	b084      	sub	sp, #16
 8009bf8:	af00      	add	r7, sp, #0
 8009bfa:	6078      	str	r0, [r7, #4]
 8009bfc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009bfe:	2300      	movs	r3, #0
 8009c00:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009c02:	683b      	ldr	r3, [r7, #0]
 8009c04:	781b      	ldrb	r3, [r3, #0]
 8009c06:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009c0a:	2b40      	cmp	r3, #64	@ 0x40
 8009c0c:	d005      	beq.n	8009c1a <USBD_StdDevReq+0x26>
 8009c0e:	2b40      	cmp	r3, #64	@ 0x40
 8009c10:	d84f      	bhi.n	8009cb2 <USBD_StdDevReq+0xbe>
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d009      	beq.n	8009c2a <USBD_StdDevReq+0x36>
 8009c16:	2b20      	cmp	r3, #32
 8009c18:	d14b      	bne.n	8009cb2 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009c20:	689b      	ldr	r3, [r3, #8]
 8009c22:	6839      	ldr	r1, [r7, #0]
 8009c24:	6878      	ldr	r0, [r7, #4]
 8009c26:	4798      	blx	r3
      break;
 8009c28:	e048      	b.n	8009cbc <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009c2a:	683b      	ldr	r3, [r7, #0]
 8009c2c:	785b      	ldrb	r3, [r3, #1]
 8009c2e:	2b09      	cmp	r3, #9
 8009c30:	d839      	bhi.n	8009ca6 <USBD_StdDevReq+0xb2>
 8009c32:	a201      	add	r2, pc, #4	@ (adr r2, 8009c38 <USBD_StdDevReq+0x44>)
 8009c34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c38:	08009c89 	.word	0x08009c89
 8009c3c:	08009c9d 	.word	0x08009c9d
 8009c40:	08009ca7 	.word	0x08009ca7
 8009c44:	08009c93 	.word	0x08009c93
 8009c48:	08009ca7 	.word	0x08009ca7
 8009c4c:	08009c6b 	.word	0x08009c6b
 8009c50:	08009c61 	.word	0x08009c61
 8009c54:	08009ca7 	.word	0x08009ca7
 8009c58:	08009c7f 	.word	0x08009c7f
 8009c5c:	08009c75 	.word	0x08009c75
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009c60:	6839      	ldr	r1, [r7, #0]
 8009c62:	6878      	ldr	r0, [r7, #4]
 8009c64:	f000 f9dc 	bl	800a020 <USBD_GetDescriptor>
          break;
 8009c68:	e022      	b.n	8009cb0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009c6a:	6839      	ldr	r1, [r7, #0]
 8009c6c:	6878      	ldr	r0, [r7, #4]
 8009c6e:	f000 fb3f 	bl	800a2f0 <USBD_SetAddress>
          break;
 8009c72:	e01d      	b.n	8009cb0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8009c74:	6839      	ldr	r1, [r7, #0]
 8009c76:	6878      	ldr	r0, [r7, #4]
 8009c78:	f000 fb7e 	bl	800a378 <USBD_SetConfig>
          break;
 8009c7c:	e018      	b.n	8009cb0 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009c7e:	6839      	ldr	r1, [r7, #0]
 8009c80:	6878      	ldr	r0, [r7, #4]
 8009c82:	f000 fc07 	bl	800a494 <USBD_GetConfig>
          break;
 8009c86:	e013      	b.n	8009cb0 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009c88:	6839      	ldr	r1, [r7, #0]
 8009c8a:	6878      	ldr	r0, [r7, #4]
 8009c8c:	f000 fc37 	bl	800a4fe <USBD_GetStatus>
          break;
 8009c90:	e00e      	b.n	8009cb0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009c92:	6839      	ldr	r1, [r7, #0]
 8009c94:	6878      	ldr	r0, [r7, #4]
 8009c96:	f000 fc65 	bl	800a564 <USBD_SetFeature>
          break;
 8009c9a:	e009      	b.n	8009cb0 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009c9c:	6839      	ldr	r1, [r7, #0]
 8009c9e:	6878      	ldr	r0, [r7, #4]
 8009ca0:	f000 fc74 	bl	800a58c <USBD_ClrFeature>
          break;
 8009ca4:	e004      	b.n	8009cb0 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8009ca6:	6839      	ldr	r1, [r7, #0]
 8009ca8:	6878      	ldr	r0, [r7, #4]
 8009caa:	f000 fcc9 	bl	800a640 <USBD_CtlError>
          break;
 8009cae:	bf00      	nop
      }
      break;
 8009cb0:	e004      	b.n	8009cbc <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8009cb2:	6839      	ldr	r1, [r7, #0]
 8009cb4:	6878      	ldr	r0, [r7, #4]
 8009cb6:	f000 fcc3 	bl	800a640 <USBD_CtlError>
      break;
 8009cba:	bf00      	nop
  }

  return ret;
 8009cbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8009cbe:	4618      	mov	r0, r3
 8009cc0:	3710      	adds	r7, #16
 8009cc2:	46bd      	mov	sp, r7
 8009cc4:	bd80      	pop	{r7, pc}
 8009cc6:	bf00      	nop

08009cc8 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8009cc8:	b580      	push	{r7, lr}
 8009cca:	b084      	sub	sp, #16
 8009ccc:	af00      	add	r7, sp, #0
 8009cce:	6078      	str	r0, [r7, #4]
 8009cd0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009cd2:	2300      	movs	r3, #0
 8009cd4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009cd6:	683b      	ldr	r3, [r7, #0]
 8009cd8:	781b      	ldrb	r3, [r3, #0]
 8009cda:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009cde:	2b40      	cmp	r3, #64	@ 0x40
 8009ce0:	d005      	beq.n	8009cee <USBD_StdItfReq+0x26>
 8009ce2:	2b40      	cmp	r3, #64	@ 0x40
 8009ce4:	d82e      	bhi.n	8009d44 <USBD_StdItfReq+0x7c>
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d001      	beq.n	8009cee <USBD_StdItfReq+0x26>
 8009cea:	2b20      	cmp	r3, #32
 8009cec:	d12a      	bne.n	8009d44 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009cf4:	3b01      	subs	r3, #1
 8009cf6:	2b02      	cmp	r3, #2
 8009cf8:	d81d      	bhi.n	8009d36 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009cfa:	683b      	ldr	r3, [r7, #0]
 8009cfc:	889b      	ldrh	r3, [r3, #4]
 8009cfe:	b2db      	uxtb	r3, r3
 8009d00:	2b01      	cmp	r3, #1
 8009d02:	d813      	bhi.n	8009d2c <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009d0a:	689b      	ldr	r3, [r3, #8]
 8009d0c:	6839      	ldr	r1, [r7, #0]
 8009d0e:	6878      	ldr	r0, [r7, #4]
 8009d10:	4798      	blx	r3
 8009d12:	4603      	mov	r3, r0
 8009d14:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009d16:	683b      	ldr	r3, [r7, #0]
 8009d18:	88db      	ldrh	r3, [r3, #6]
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d110      	bne.n	8009d40 <USBD_StdItfReq+0x78>
 8009d1e:	7bfb      	ldrb	r3, [r7, #15]
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d10d      	bne.n	8009d40 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8009d24:	6878      	ldr	r0, [r7, #4]
 8009d26:	f000 fd53 	bl	800a7d0 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009d2a:	e009      	b.n	8009d40 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 8009d2c:	6839      	ldr	r1, [r7, #0]
 8009d2e:	6878      	ldr	r0, [r7, #4]
 8009d30:	f000 fc86 	bl	800a640 <USBD_CtlError>
          break;
 8009d34:	e004      	b.n	8009d40 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 8009d36:	6839      	ldr	r1, [r7, #0]
 8009d38:	6878      	ldr	r0, [r7, #4]
 8009d3a:	f000 fc81 	bl	800a640 <USBD_CtlError>
          break;
 8009d3e:	e000      	b.n	8009d42 <USBD_StdItfReq+0x7a>
          break;
 8009d40:	bf00      	nop
      }
      break;
 8009d42:	e004      	b.n	8009d4e <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8009d44:	6839      	ldr	r1, [r7, #0]
 8009d46:	6878      	ldr	r0, [r7, #4]
 8009d48:	f000 fc7a 	bl	800a640 <USBD_CtlError>
      break;
 8009d4c:	bf00      	nop
  }

  return USBD_OK;
 8009d4e:	2300      	movs	r3, #0
}
 8009d50:	4618      	mov	r0, r3
 8009d52:	3710      	adds	r7, #16
 8009d54:	46bd      	mov	sp, r7
 8009d56:	bd80      	pop	{r7, pc}

08009d58 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8009d58:	b580      	push	{r7, lr}
 8009d5a:	b084      	sub	sp, #16
 8009d5c:	af00      	add	r7, sp, #0
 8009d5e:	6078      	str	r0, [r7, #4]
 8009d60:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8009d62:	2300      	movs	r3, #0
 8009d64:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8009d66:	683b      	ldr	r3, [r7, #0]
 8009d68:	889b      	ldrh	r3, [r3, #4]
 8009d6a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009d6c:	683b      	ldr	r3, [r7, #0]
 8009d6e:	781b      	ldrb	r3, [r3, #0]
 8009d70:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009d74:	2b40      	cmp	r3, #64	@ 0x40
 8009d76:	d007      	beq.n	8009d88 <USBD_StdEPReq+0x30>
 8009d78:	2b40      	cmp	r3, #64	@ 0x40
 8009d7a:	f200 8146 	bhi.w	800a00a <USBD_StdEPReq+0x2b2>
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d00a      	beq.n	8009d98 <USBD_StdEPReq+0x40>
 8009d82:	2b20      	cmp	r3, #32
 8009d84:	f040 8141 	bne.w	800a00a <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009d8e:	689b      	ldr	r3, [r3, #8]
 8009d90:	6839      	ldr	r1, [r7, #0]
 8009d92:	6878      	ldr	r0, [r7, #4]
 8009d94:	4798      	blx	r3
      break;
 8009d96:	e13d      	b.n	800a014 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8009d98:	683b      	ldr	r3, [r7, #0]
 8009d9a:	781b      	ldrb	r3, [r3, #0]
 8009d9c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009da0:	2b20      	cmp	r3, #32
 8009da2:	d10a      	bne.n	8009dba <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009daa:	689b      	ldr	r3, [r3, #8]
 8009dac:	6839      	ldr	r1, [r7, #0]
 8009dae:	6878      	ldr	r0, [r7, #4]
 8009db0:	4798      	blx	r3
 8009db2:	4603      	mov	r3, r0
 8009db4:	73fb      	strb	r3, [r7, #15]

        return ret;
 8009db6:	7bfb      	ldrb	r3, [r7, #15]
 8009db8:	e12d      	b.n	800a016 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 8009dba:	683b      	ldr	r3, [r7, #0]
 8009dbc:	785b      	ldrb	r3, [r3, #1]
 8009dbe:	2b03      	cmp	r3, #3
 8009dc0:	d007      	beq.n	8009dd2 <USBD_StdEPReq+0x7a>
 8009dc2:	2b03      	cmp	r3, #3
 8009dc4:	f300 811b 	bgt.w	8009ffe <USBD_StdEPReq+0x2a6>
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d072      	beq.n	8009eb2 <USBD_StdEPReq+0x15a>
 8009dcc:	2b01      	cmp	r3, #1
 8009dce:	d03a      	beq.n	8009e46 <USBD_StdEPReq+0xee>
 8009dd0:	e115      	b.n	8009ffe <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009dd8:	2b02      	cmp	r3, #2
 8009dda:	d002      	beq.n	8009de2 <USBD_StdEPReq+0x8a>
 8009ddc:	2b03      	cmp	r3, #3
 8009dde:	d015      	beq.n	8009e0c <USBD_StdEPReq+0xb4>
 8009de0:	e02b      	b.n	8009e3a <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009de2:	7bbb      	ldrb	r3, [r7, #14]
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d00c      	beq.n	8009e02 <USBD_StdEPReq+0xaa>
 8009de8:	7bbb      	ldrb	r3, [r7, #14]
 8009dea:	2b80      	cmp	r3, #128	@ 0x80
 8009dec:	d009      	beq.n	8009e02 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8009dee:	7bbb      	ldrb	r3, [r7, #14]
 8009df0:	4619      	mov	r1, r3
 8009df2:	6878      	ldr	r0, [r7, #4]
 8009df4:	f001 f902 	bl	800affc <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8009df8:	2180      	movs	r1, #128	@ 0x80
 8009dfa:	6878      	ldr	r0, [r7, #4]
 8009dfc:	f001 f8fe 	bl	800affc <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009e00:	e020      	b.n	8009e44 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 8009e02:	6839      	ldr	r1, [r7, #0]
 8009e04:	6878      	ldr	r0, [r7, #4]
 8009e06:	f000 fc1b 	bl	800a640 <USBD_CtlError>
              break;
 8009e0a:	e01b      	b.n	8009e44 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009e0c:	683b      	ldr	r3, [r7, #0]
 8009e0e:	885b      	ldrh	r3, [r3, #2]
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d10e      	bne.n	8009e32 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8009e14:	7bbb      	ldrb	r3, [r7, #14]
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d00b      	beq.n	8009e32 <USBD_StdEPReq+0xda>
 8009e1a:	7bbb      	ldrb	r3, [r7, #14]
 8009e1c:	2b80      	cmp	r3, #128	@ 0x80
 8009e1e:	d008      	beq.n	8009e32 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009e20:	683b      	ldr	r3, [r7, #0]
 8009e22:	88db      	ldrh	r3, [r3, #6]
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d104      	bne.n	8009e32 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8009e28:	7bbb      	ldrb	r3, [r7, #14]
 8009e2a:	4619      	mov	r1, r3
 8009e2c:	6878      	ldr	r0, [r7, #4]
 8009e2e:	f001 f8e5 	bl	800affc <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8009e32:	6878      	ldr	r0, [r7, #4]
 8009e34:	f000 fccc 	bl	800a7d0 <USBD_CtlSendStatus>

              break;
 8009e38:	e004      	b.n	8009e44 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 8009e3a:	6839      	ldr	r1, [r7, #0]
 8009e3c:	6878      	ldr	r0, [r7, #4]
 8009e3e:	f000 fbff 	bl	800a640 <USBD_CtlError>
              break;
 8009e42:	bf00      	nop
          }
          break;
 8009e44:	e0e0      	b.n	800a008 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e4c:	2b02      	cmp	r3, #2
 8009e4e:	d002      	beq.n	8009e56 <USBD_StdEPReq+0xfe>
 8009e50:	2b03      	cmp	r3, #3
 8009e52:	d015      	beq.n	8009e80 <USBD_StdEPReq+0x128>
 8009e54:	e026      	b.n	8009ea4 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009e56:	7bbb      	ldrb	r3, [r7, #14]
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d00c      	beq.n	8009e76 <USBD_StdEPReq+0x11e>
 8009e5c:	7bbb      	ldrb	r3, [r7, #14]
 8009e5e:	2b80      	cmp	r3, #128	@ 0x80
 8009e60:	d009      	beq.n	8009e76 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8009e62:	7bbb      	ldrb	r3, [r7, #14]
 8009e64:	4619      	mov	r1, r3
 8009e66:	6878      	ldr	r0, [r7, #4]
 8009e68:	f001 f8c8 	bl	800affc <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8009e6c:	2180      	movs	r1, #128	@ 0x80
 8009e6e:	6878      	ldr	r0, [r7, #4]
 8009e70:	f001 f8c4 	bl	800affc <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009e74:	e01c      	b.n	8009eb0 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8009e76:	6839      	ldr	r1, [r7, #0]
 8009e78:	6878      	ldr	r0, [r7, #4]
 8009e7a:	f000 fbe1 	bl	800a640 <USBD_CtlError>
              break;
 8009e7e:	e017      	b.n	8009eb0 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009e80:	683b      	ldr	r3, [r7, #0]
 8009e82:	885b      	ldrh	r3, [r3, #2]
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d112      	bne.n	8009eae <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009e88:	7bbb      	ldrb	r3, [r7, #14]
 8009e8a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d004      	beq.n	8009e9c <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8009e92:	7bbb      	ldrb	r3, [r7, #14]
 8009e94:	4619      	mov	r1, r3
 8009e96:	6878      	ldr	r0, [r7, #4]
 8009e98:	f001 f8cf 	bl	800b03a <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8009e9c:	6878      	ldr	r0, [r7, #4]
 8009e9e:	f000 fc97 	bl	800a7d0 <USBD_CtlSendStatus>
              }
              break;
 8009ea2:	e004      	b.n	8009eae <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8009ea4:	6839      	ldr	r1, [r7, #0]
 8009ea6:	6878      	ldr	r0, [r7, #4]
 8009ea8:	f000 fbca 	bl	800a640 <USBD_CtlError>
              break;
 8009eac:	e000      	b.n	8009eb0 <USBD_StdEPReq+0x158>
              break;
 8009eae:	bf00      	nop
          }
          break;
 8009eb0:	e0aa      	b.n	800a008 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009eb8:	2b02      	cmp	r3, #2
 8009eba:	d002      	beq.n	8009ec2 <USBD_StdEPReq+0x16a>
 8009ebc:	2b03      	cmp	r3, #3
 8009ebe:	d032      	beq.n	8009f26 <USBD_StdEPReq+0x1ce>
 8009ec0:	e097      	b.n	8009ff2 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009ec2:	7bbb      	ldrb	r3, [r7, #14]
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d007      	beq.n	8009ed8 <USBD_StdEPReq+0x180>
 8009ec8:	7bbb      	ldrb	r3, [r7, #14]
 8009eca:	2b80      	cmp	r3, #128	@ 0x80
 8009ecc:	d004      	beq.n	8009ed8 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 8009ece:	6839      	ldr	r1, [r7, #0]
 8009ed0:	6878      	ldr	r0, [r7, #4]
 8009ed2:	f000 fbb5 	bl	800a640 <USBD_CtlError>
                break;
 8009ed6:	e091      	b.n	8009ffc <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009ed8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	da0b      	bge.n	8009ef8 <USBD_StdEPReq+0x1a0>
 8009ee0:	7bbb      	ldrb	r3, [r7, #14]
 8009ee2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009ee6:	4613      	mov	r3, r2
 8009ee8:	009b      	lsls	r3, r3, #2
 8009eea:	4413      	add	r3, r2
 8009eec:	009b      	lsls	r3, r3, #2
 8009eee:	3310      	adds	r3, #16
 8009ef0:	687a      	ldr	r2, [r7, #4]
 8009ef2:	4413      	add	r3, r2
 8009ef4:	3304      	adds	r3, #4
 8009ef6:	e00b      	b.n	8009f10 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009ef8:	7bbb      	ldrb	r3, [r7, #14]
 8009efa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009efe:	4613      	mov	r3, r2
 8009f00:	009b      	lsls	r3, r3, #2
 8009f02:	4413      	add	r3, r2
 8009f04:	009b      	lsls	r3, r3, #2
 8009f06:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009f0a:	687a      	ldr	r2, [r7, #4]
 8009f0c:	4413      	add	r3, r2
 8009f0e:	3304      	adds	r3, #4
 8009f10:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009f12:	68bb      	ldr	r3, [r7, #8]
 8009f14:	2200      	movs	r2, #0
 8009f16:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8009f18:	68bb      	ldr	r3, [r7, #8]
 8009f1a:	2202      	movs	r2, #2
 8009f1c:	4619      	mov	r1, r3
 8009f1e:	6878      	ldr	r0, [r7, #4]
 8009f20:	f000 fbf8 	bl	800a714 <USBD_CtlSendData>
              break;
 8009f24:	e06a      	b.n	8009ffc <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009f26:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	da11      	bge.n	8009f52 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009f2e:	7bbb      	ldrb	r3, [r7, #14]
 8009f30:	f003 020f 	and.w	r2, r3, #15
 8009f34:	6879      	ldr	r1, [r7, #4]
 8009f36:	4613      	mov	r3, r2
 8009f38:	009b      	lsls	r3, r3, #2
 8009f3a:	4413      	add	r3, r2
 8009f3c:	009b      	lsls	r3, r3, #2
 8009f3e:	440b      	add	r3, r1
 8009f40:	3318      	adds	r3, #24
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d117      	bne.n	8009f78 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8009f48:	6839      	ldr	r1, [r7, #0]
 8009f4a:	6878      	ldr	r0, [r7, #4]
 8009f4c:	f000 fb78 	bl	800a640 <USBD_CtlError>
                  break;
 8009f50:	e054      	b.n	8009ffc <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009f52:	7bbb      	ldrb	r3, [r7, #14]
 8009f54:	f003 020f 	and.w	r2, r3, #15
 8009f58:	6879      	ldr	r1, [r7, #4]
 8009f5a:	4613      	mov	r3, r2
 8009f5c:	009b      	lsls	r3, r3, #2
 8009f5e:	4413      	add	r3, r2
 8009f60:	009b      	lsls	r3, r3, #2
 8009f62:	440b      	add	r3, r1
 8009f64:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d104      	bne.n	8009f78 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8009f6e:	6839      	ldr	r1, [r7, #0]
 8009f70:	6878      	ldr	r0, [r7, #4]
 8009f72:	f000 fb65 	bl	800a640 <USBD_CtlError>
                  break;
 8009f76:	e041      	b.n	8009ffc <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009f78:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	da0b      	bge.n	8009f98 <USBD_StdEPReq+0x240>
 8009f80:	7bbb      	ldrb	r3, [r7, #14]
 8009f82:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009f86:	4613      	mov	r3, r2
 8009f88:	009b      	lsls	r3, r3, #2
 8009f8a:	4413      	add	r3, r2
 8009f8c:	009b      	lsls	r3, r3, #2
 8009f8e:	3310      	adds	r3, #16
 8009f90:	687a      	ldr	r2, [r7, #4]
 8009f92:	4413      	add	r3, r2
 8009f94:	3304      	adds	r3, #4
 8009f96:	e00b      	b.n	8009fb0 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009f98:	7bbb      	ldrb	r3, [r7, #14]
 8009f9a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009f9e:	4613      	mov	r3, r2
 8009fa0:	009b      	lsls	r3, r3, #2
 8009fa2:	4413      	add	r3, r2
 8009fa4:	009b      	lsls	r3, r3, #2
 8009fa6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009faa:	687a      	ldr	r2, [r7, #4]
 8009fac:	4413      	add	r3, r2
 8009fae:	3304      	adds	r3, #4
 8009fb0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009fb2:	7bbb      	ldrb	r3, [r7, #14]
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d002      	beq.n	8009fbe <USBD_StdEPReq+0x266>
 8009fb8:	7bbb      	ldrb	r3, [r7, #14]
 8009fba:	2b80      	cmp	r3, #128	@ 0x80
 8009fbc:	d103      	bne.n	8009fc6 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 8009fbe:	68bb      	ldr	r3, [r7, #8]
 8009fc0:	2200      	movs	r2, #0
 8009fc2:	601a      	str	r2, [r3, #0]
 8009fc4:	e00e      	b.n	8009fe4 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8009fc6:	7bbb      	ldrb	r3, [r7, #14]
 8009fc8:	4619      	mov	r1, r3
 8009fca:	6878      	ldr	r0, [r7, #4]
 8009fcc:	f001 f854 	bl	800b078 <USBD_LL_IsStallEP>
 8009fd0:	4603      	mov	r3, r0
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d003      	beq.n	8009fde <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 8009fd6:	68bb      	ldr	r3, [r7, #8]
 8009fd8:	2201      	movs	r2, #1
 8009fda:	601a      	str	r2, [r3, #0]
 8009fdc:	e002      	b.n	8009fe4 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 8009fde:	68bb      	ldr	r3, [r7, #8]
 8009fe0:	2200      	movs	r2, #0
 8009fe2:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8009fe4:	68bb      	ldr	r3, [r7, #8]
 8009fe6:	2202      	movs	r2, #2
 8009fe8:	4619      	mov	r1, r3
 8009fea:	6878      	ldr	r0, [r7, #4]
 8009fec:	f000 fb92 	bl	800a714 <USBD_CtlSendData>
              break;
 8009ff0:	e004      	b.n	8009ffc <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 8009ff2:	6839      	ldr	r1, [r7, #0]
 8009ff4:	6878      	ldr	r0, [r7, #4]
 8009ff6:	f000 fb23 	bl	800a640 <USBD_CtlError>
              break;
 8009ffa:	bf00      	nop
          }
          break;
 8009ffc:	e004      	b.n	800a008 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 8009ffe:	6839      	ldr	r1, [r7, #0]
 800a000:	6878      	ldr	r0, [r7, #4]
 800a002:	f000 fb1d 	bl	800a640 <USBD_CtlError>
          break;
 800a006:	bf00      	nop
      }
      break;
 800a008:	e004      	b.n	800a014 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800a00a:	6839      	ldr	r1, [r7, #0]
 800a00c:	6878      	ldr	r0, [r7, #4]
 800a00e:	f000 fb17 	bl	800a640 <USBD_CtlError>
      break;
 800a012:	bf00      	nop
  }

  return ret;
 800a014:	7bfb      	ldrb	r3, [r7, #15]
}
 800a016:	4618      	mov	r0, r3
 800a018:	3710      	adds	r7, #16
 800a01a:	46bd      	mov	sp, r7
 800a01c:	bd80      	pop	{r7, pc}
	...

0800a020 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800a020:	b580      	push	{r7, lr}
 800a022:	b084      	sub	sp, #16
 800a024:	af00      	add	r7, sp, #0
 800a026:	6078      	str	r0, [r7, #4]
 800a028:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a02a:	2300      	movs	r3, #0
 800a02c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a02e:	2300      	movs	r3, #0
 800a030:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a032:	2300      	movs	r3, #0
 800a034:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a036:	683b      	ldr	r3, [r7, #0]
 800a038:	885b      	ldrh	r3, [r3, #2]
 800a03a:	0a1b      	lsrs	r3, r3, #8
 800a03c:	b29b      	uxth	r3, r3
 800a03e:	3b01      	subs	r3, #1
 800a040:	2b06      	cmp	r3, #6
 800a042:	f200 8128 	bhi.w	800a296 <USBD_GetDescriptor+0x276>
 800a046:	a201      	add	r2, pc, #4	@ (adr r2, 800a04c <USBD_GetDescriptor+0x2c>)
 800a048:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a04c:	0800a069 	.word	0x0800a069
 800a050:	0800a081 	.word	0x0800a081
 800a054:	0800a0c1 	.word	0x0800a0c1
 800a058:	0800a297 	.word	0x0800a297
 800a05c:	0800a297 	.word	0x0800a297
 800a060:	0800a237 	.word	0x0800a237
 800a064:	0800a263 	.word	0x0800a263
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	687a      	ldr	r2, [r7, #4]
 800a072:	7c12      	ldrb	r2, [r2, #16]
 800a074:	f107 0108 	add.w	r1, r7, #8
 800a078:	4610      	mov	r0, r2
 800a07a:	4798      	blx	r3
 800a07c:	60f8      	str	r0, [r7, #12]
      break;
 800a07e:	e112      	b.n	800a2a6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	7c1b      	ldrb	r3, [r3, #16]
 800a084:	2b00      	cmp	r3, #0
 800a086:	d10d      	bne.n	800a0a4 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a08e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a090:	f107 0208 	add.w	r2, r7, #8
 800a094:	4610      	mov	r0, r2
 800a096:	4798      	blx	r3
 800a098:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	3301      	adds	r3, #1
 800a09e:	2202      	movs	r2, #2
 800a0a0:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a0a2:	e100      	b.n	800a2a6 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a0aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0ac:	f107 0208 	add.w	r2, r7, #8
 800a0b0:	4610      	mov	r0, r2
 800a0b2:	4798      	blx	r3
 800a0b4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	3301      	adds	r3, #1
 800a0ba:	2202      	movs	r2, #2
 800a0bc:	701a      	strb	r2, [r3, #0]
      break;
 800a0be:	e0f2      	b.n	800a2a6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a0c0:	683b      	ldr	r3, [r7, #0]
 800a0c2:	885b      	ldrh	r3, [r3, #2]
 800a0c4:	b2db      	uxtb	r3, r3
 800a0c6:	2b05      	cmp	r3, #5
 800a0c8:	f200 80ac 	bhi.w	800a224 <USBD_GetDescriptor+0x204>
 800a0cc:	a201      	add	r2, pc, #4	@ (adr r2, 800a0d4 <USBD_GetDescriptor+0xb4>)
 800a0ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0d2:	bf00      	nop
 800a0d4:	0800a0ed 	.word	0x0800a0ed
 800a0d8:	0800a121 	.word	0x0800a121
 800a0dc:	0800a155 	.word	0x0800a155
 800a0e0:	0800a189 	.word	0x0800a189
 800a0e4:	0800a1bd 	.word	0x0800a1bd
 800a0e8:	0800a1f1 	.word	0x0800a1f1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a0f2:	685b      	ldr	r3, [r3, #4]
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d00b      	beq.n	800a110 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a0fe:	685b      	ldr	r3, [r3, #4]
 800a100:	687a      	ldr	r2, [r7, #4]
 800a102:	7c12      	ldrb	r2, [r2, #16]
 800a104:	f107 0108 	add.w	r1, r7, #8
 800a108:	4610      	mov	r0, r2
 800a10a:	4798      	blx	r3
 800a10c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a10e:	e091      	b.n	800a234 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a110:	6839      	ldr	r1, [r7, #0]
 800a112:	6878      	ldr	r0, [r7, #4]
 800a114:	f000 fa94 	bl	800a640 <USBD_CtlError>
            err++;
 800a118:	7afb      	ldrb	r3, [r7, #11]
 800a11a:	3301      	adds	r3, #1
 800a11c:	72fb      	strb	r3, [r7, #11]
          break;
 800a11e:	e089      	b.n	800a234 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a126:	689b      	ldr	r3, [r3, #8]
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d00b      	beq.n	800a144 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a132:	689b      	ldr	r3, [r3, #8]
 800a134:	687a      	ldr	r2, [r7, #4]
 800a136:	7c12      	ldrb	r2, [r2, #16]
 800a138:	f107 0108 	add.w	r1, r7, #8
 800a13c:	4610      	mov	r0, r2
 800a13e:	4798      	blx	r3
 800a140:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a142:	e077      	b.n	800a234 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a144:	6839      	ldr	r1, [r7, #0]
 800a146:	6878      	ldr	r0, [r7, #4]
 800a148:	f000 fa7a 	bl	800a640 <USBD_CtlError>
            err++;
 800a14c:	7afb      	ldrb	r3, [r7, #11]
 800a14e:	3301      	adds	r3, #1
 800a150:	72fb      	strb	r3, [r7, #11]
          break;
 800a152:	e06f      	b.n	800a234 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a15a:	68db      	ldr	r3, [r3, #12]
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d00b      	beq.n	800a178 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a166:	68db      	ldr	r3, [r3, #12]
 800a168:	687a      	ldr	r2, [r7, #4]
 800a16a:	7c12      	ldrb	r2, [r2, #16]
 800a16c:	f107 0108 	add.w	r1, r7, #8
 800a170:	4610      	mov	r0, r2
 800a172:	4798      	blx	r3
 800a174:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a176:	e05d      	b.n	800a234 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a178:	6839      	ldr	r1, [r7, #0]
 800a17a:	6878      	ldr	r0, [r7, #4]
 800a17c:	f000 fa60 	bl	800a640 <USBD_CtlError>
            err++;
 800a180:	7afb      	ldrb	r3, [r7, #11]
 800a182:	3301      	adds	r3, #1
 800a184:	72fb      	strb	r3, [r7, #11]
          break;
 800a186:	e055      	b.n	800a234 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a18e:	691b      	ldr	r3, [r3, #16]
 800a190:	2b00      	cmp	r3, #0
 800a192:	d00b      	beq.n	800a1ac <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a19a:	691b      	ldr	r3, [r3, #16]
 800a19c:	687a      	ldr	r2, [r7, #4]
 800a19e:	7c12      	ldrb	r2, [r2, #16]
 800a1a0:	f107 0108 	add.w	r1, r7, #8
 800a1a4:	4610      	mov	r0, r2
 800a1a6:	4798      	blx	r3
 800a1a8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a1aa:	e043      	b.n	800a234 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a1ac:	6839      	ldr	r1, [r7, #0]
 800a1ae:	6878      	ldr	r0, [r7, #4]
 800a1b0:	f000 fa46 	bl	800a640 <USBD_CtlError>
            err++;
 800a1b4:	7afb      	ldrb	r3, [r7, #11]
 800a1b6:	3301      	adds	r3, #1
 800a1b8:	72fb      	strb	r3, [r7, #11]
          break;
 800a1ba:	e03b      	b.n	800a234 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a1c2:	695b      	ldr	r3, [r3, #20]
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d00b      	beq.n	800a1e0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a1ce:	695b      	ldr	r3, [r3, #20]
 800a1d0:	687a      	ldr	r2, [r7, #4]
 800a1d2:	7c12      	ldrb	r2, [r2, #16]
 800a1d4:	f107 0108 	add.w	r1, r7, #8
 800a1d8:	4610      	mov	r0, r2
 800a1da:	4798      	blx	r3
 800a1dc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a1de:	e029      	b.n	800a234 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a1e0:	6839      	ldr	r1, [r7, #0]
 800a1e2:	6878      	ldr	r0, [r7, #4]
 800a1e4:	f000 fa2c 	bl	800a640 <USBD_CtlError>
            err++;
 800a1e8:	7afb      	ldrb	r3, [r7, #11]
 800a1ea:	3301      	adds	r3, #1
 800a1ec:	72fb      	strb	r3, [r7, #11]
          break;
 800a1ee:	e021      	b.n	800a234 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a1f6:	699b      	ldr	r3, [r3, #24]
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d00b      	beq.n	800a214 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a202:	699b      	ldr	r3, [r3, #24]
 800a204:	687a      	ldr	r2, [r7, #4]
 800a206:	7c12      	ldrb	r2, [r2, #16]
 800a208:	f107 0108 	add.w	r1, r7, #8
 800a20c:	4610      	mov	r0, r2
 800a20e:	4798      	blx	r3
 800a210:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a212:	e00f      	b.n	800a234 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a214:	6839      	ldr	r1, [r7, #0]
 800a216:	6878      	ldr	r0, [r7, #4]
 800a218:	f000 fa12 	bl	800a640 <USBD_CtlError>
            err++;
 800a21c:	7afb      	ldrb	r3, [r7, #11]
 800a21e:	3301      	adds	r3, #1
 800a220:	72fb      	strb	r3, [r7, #11]
          break;
 800a222:	e007      	b.n	800a234 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800a224:	6839      	ldr	r1, [r7, #0]
 800a226:	6878      	ldr	r0, [r7, #4]
 800a228:	f000 fa0a 	bl	800a640 <USBD_CtlError>
          err++;
 800a22c:	7afb      	ldrb	r3, [r7, #11]
 800a22e:	3301      	adds	r3, #1
 800a230:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800a232:	e038      	b.n	800a2a6 <USBD_GetDescriptor+0x286>
 800a234:	e037      	b.n	800a2a6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	7c1b      	ldrb	r3, [r3, #16]
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d109      	bne.n	800a252 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a244:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a246:	f107 0208 	add.w	r2, r7, #8
 800a24a:	4610      	mov	r0, r2
 800a24c:	4798      	blx	r3
 800a24e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a250:	e029      	b.n	800a2a6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a252:	6839      	ldr	r1, [r7, #0]
 800a254:	6878      	ldr	r0, [r7, #4]
 800a256:	f000 f9f3 	bl	800a640 <USBD_CtlError>
        err++;
 800a25a:	7afb      	ldrb	r3, [r7, #11]
 800a25c:	3301      	adds	r3, #1
 800a25e:	72fb      	strb	r3, [r7, #11]
      break;
 800a260:	e021      	b.n	800a2a6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	7c1b      	ldrb	r3, [r3, #16]
 800a266:	2b00      	cmp	r3, #0
 800a268:	d10d      	bne.n	800a286 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a270:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a272:	f107 0208 	add.w	r2, r7, #8
 800a276:	4610      	mov	r0, r2
 800a278:	4798      	blx	r3
 800a27a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	3301      	adds	r3, #1
 800a280:	2207      	movs	r2, #7
 800a282:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a284:	e00f      	b.n	800a2a6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a286:	6839      	ldr	r1, [r7, #0]
 800a288:	6878      	ldr	r0, [r7, #4]
 800a28a:	f000 f9d9 	bl	800a640 <USBD_CtlError>
        err++;
 800a28e:	7afb      	ldrb	r3, [r7, #11]
 800a290:	3301      	adds	r3, #1
 800a292:	72fb      	strb	r3, [r7, #11]
      break;
 800a294:	e007      	b.n	800a2a6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800a296:	6839      	ldr	r1, [r7, #0]
 800a298:	6878      	ldr	r0, [r7, #4]
 800a29a:	f000 f9d1 	bl	800a640 <USBD_CtlError>
      err++;
 800a29e:	7afb      	ldrb	r3, [r7, #11]
 800a2a0:	3301      	adds	r3, #1
 800a2a2:	72fb      	strb	r3, [r7, #11]
      break;
 800a2a4:	bf00      	nop
  }

  if (err != 0U)
 800a2a6:	7afb      	ldrb	r3, [r7, #11]
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d11c      	bne.n	800a2e6 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800a2ac:	893b      	ldrh	r3, [r7, #8]
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d011      	beq.n	800a2d6 <USBD_GetDescriptor+0x2b6>
 800a2b2:	683b      	ldr	r3, [r7, #0]
 800a2b4:	88db      	ldrh	r3, [r3, #6]
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d00d      	beq.n	800a2d6 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800a2ba:	683b      	ldr	r3, [r7, #0]
 800a2bc:	88da      	ldrh	r2, [r3, #6]
 800a2be:	893b      	ldrh	r3, [r7, #8]
 800a2c0:	4293      	cmp	r3, r2
 800a2c2:	bf28      	it	cs
 800a2c4:	4613      	movcs	r3, r2
 800a2c6:	b29b      	uxth	r3, r3
 800a2c8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a2ca:	893b      	ldrh	r3, [r7, #8]
 800a2cc:	461a      	mov	r2, r3
 800a2ce:	68f9      	ldr	r1, [r7, #12]
 800a2d0:	6878      	ldr	r0, [r7, #4]
 800a2d2:	f000 fa1f 	bl	800a714 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800a2d6:	683b      	ldr	r3, [r7, #0]
 800a2d8:	88db      	ldrh	r3, [r3, #6]
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d104      	bne.n	800a2e8 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800a2de:	6878      	ldr	r0, [r7, #4]
 800a2e0:	f000 fa76 	bl	800a7d0 <USBD_CtlSendStatus>
 800a2e4:	e000      	b.n	800a2e8 <USBD_GetDescriptor+0x2c8>
    return;
 800a2e6:	bf00      	nop
    }
  }
}
 800a2e8:	3710      	adds	r7, #16
 800a2ea:	46bd      	mov	sp, r7
 800a2ec:	bd80      	pop	{r7, pc}
 800a2ee:	bf00      	nop

0800a2f0 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a2f0:	b580      	push	{r7, lr}
 800a2f2:	b084      	sub	sp, #16
 800a2f4:	af00      	add	r7, sp, #0
 800a2f6:	6078      	str	r0, [r7, #4]
 800a2f8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a2fa:	683b      	ldr	r3, [r7, #0]
 800a2fc:	889b      	ldrh	r3, [r3, #4]
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d130      	bne.n	800a364 <USBD_SetAddress+0x74>
 800a302:	683b      	ldr	r3, [r7, #0]
 800a304:	88db      	ldrh	r3, [r3, #6]
 800a306:	2b00      	cmp	r3, #0
 800a308:	d12c      	bne.n	800a364 <USBD_SetAddress+0x74>
 800a30a:	683b      	ldr	r3, [r7, #0]
 800a30c:	885b      	ldrh	r3, [r3, #2]
 800a30e:	2b7f      	cmp	r3, #127	@ 0x7f
 800a310:	d828      	bhi.n	800a364 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a312:	683b      	ldr	r3, [r7, #0]
 800a314:	885b      	ldrh	r3, [r3, #2]
 800a316:	b2db      	uxtb	r3, r3
 800a318:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a31c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a324:	2b03      	cmp	r3, #3
 800a326:	d104      	bne.n	800a332 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800a328:	6839      	ldr	r1, [r7, #0]
 800a32a:	6878      	ldr	r0, [r7, #4]
 800a32c:	f000 f988 	bl	800a640 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a330:	e01d      	b.n	800a36e <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	7bfa      	ldrb	r2, [r7, #15]
 800a336:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a33a:	7bfb      	ldrb	r3, [r7, #15]
 800a33c:	4619      	mov	r1, r3
 800a33e:	6878      	ldr	r0, [r7, #4]
 800a340:	f000 fec5 	bl	800b0ce <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800a344:	6878      	ldr	r0, [r7, #4]
 800a346:	f000 fa43 	bl	800a7d0 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a34a:	7bfb      	ldrb	r3, [r7, #15]
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d004      	beq.n	800a35a <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	2202      	movs	r2, #2
 800a354:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a358:	e009      	b.n	800a36e <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	2201      	movs	r2, #1
 800a35e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a362:	e004      	b.n	800a36e <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a364:	6839      	ldr	r1, [r7, #0]
 800a366:	6878      	ldr	r0, [r7, #4]
 800a368:	f000 f96a 	bl	800a640 <USBD_CtlError>
  }
}
 800a36c:	bf00      	nop
 800a36e:	bf00      	nop
 800a370:	3710      	adds	r7, #16
 800a372:	46bd      	mov	sp, r7
 800a374:	bd80      	pop	{r7, pc}
	...

0800a378 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a378:	b580      	push	{r7, lr}
 800a37a:	b082      	sub	sp, #8
 800a37c:	af00      	add	r7, sp, #0
 800a37e:	6078      	str	r0, [r7, #4]
 800a380:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a382:	683b      	ldr	r3, [r7, #0]
 800a384:	885b      	ldrh	r3, [r3, #2]
 800a386:	b2da      	uxtb	r2, r3
 800a388:	4b41      	ldr	r3, [pc, #260]	@ (800a490 <USBD_SetConfig+0x118>)
 800a38a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a38c:	4b40      	ldr	r3, [pc, #256]	@ (800a490 <USBD_SetConfig+0x118>)
 800a38e:	781b      	ldrb	r3, [r3, #0]
 800a390:	2b01      	cmp	r3, #1
 800a392:	d904      	bls.n	800a39e <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800a394:	6839      	ldr	r1, [r7, #0]
 800a396:	6878      	ldr	r0, [r7, #4]
 800a398:	f000 f952 	bl	800a640 <USBD_CtlError>
 800a39c:	e075      	b.n	800a48a <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a3a4:	2b02      	cmp	r3, #2
 800a3a6:	d002      	beq.n	800a3ae <USBD_SetConfig+0x36>
 800a3a8:	2b03      	cmp	r3, #3
 800a3aa:	d023      	beq.n	800a3f4 <USBD_SetConfig+0x7c>
 800a3ac:	e062      	b.n	800a474 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800a3ae:	4b38      	ldr	r3, [pc, #224]	@ (800a490 <USBD_SetConfig+0x118>)
 800a3b0:	781b      	ldrb	r3, [r3, #0]
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d01a      	beq.n	800a3ec <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800a3b6:	4b36      	ldr	r3, [pc, #216]	@ (800a490 <USBD_SetConfig+0x118>)
 800a3b8:	781b      	ldrb	r3, [r3, #0]
 800a3ba:	461a      	mov	r2, r3
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	2203      	movs	r2, #3
 800a3c4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800a3c8:	4b31      	ldr	r3, [pc, #196]	@ (800a490 <USBD_SetConfig+0x118>)
 800a3ca:	781b      	ldrb	r3, [r3, #0]
 800a3cc:	4619      	mov	r1, r3
 800a3ce:	6878      	ldr	r0, [r7, #4]
 800a3d0:	f7ff f9af 	bl	8009732 <USBD_SetClassConfig>
 800a3d4:	4603      	mov	r3, r0
 800a3d6:	2b02      	cmp	r3, #2
 800a3d8:	d104      	bne.n	800a3e4 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800a3da:	6839      	ldr	r1, [r7, #0]
 800a3dc:	6878      	ldr	r0, [r7, #4]
 800a3de:	f000 f92f 	bl	800a640 <USBD_CtlError>
            return;
 800a3e2:	e052      	b.n	800a48a <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800a3e4:	6878      	ldr	r0, [r7, #4]
 800a3e6:	f000 f9f3 	bl	800a7d0 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800a3ea:	e04e      	b.n	800a48a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a3ec:	6878      	ldr	r0, [r7, #4]
 800a3ee:	f000 f9ef 	bl	800a7d0 <USBD_CtlSendStatus>
        break;
 800a3f2:	e04a      	b.n	800a48a <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800a3f4:	4b26      	ldr	r3, [pc, #152]	@ (800a490 <USBD_SetConfig+0x118>)
 800a3f6:	781b      	ldrb	r3, [r3, #0]
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d112      	bne.n	800a422 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	2202      	movs	r2, #2
 800a400:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 800a404:	4b22      	ldr	r3, [pc, #136]	@ (800a490 <USBD_SetConfig+0x118>)
 800a406:	781b      	ldrb	r3, [r3, #0]
 800a408:	461a      	mov	r2, r3
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800a40e:	4b20      	ldr	r3, [pc, #128]	@ (800a490 <USBD_SetConfig+0x118>)
 800a410:	781b      	ldrb	r3, [r3, #0]
 800a412:	4619      	mov	r1, r3
 800a414:	6878      	ldr	r0, [r7, #4]
 800a416:	f7ff f9ab 	bl	8009770 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800a41a:	6878      	ldr	r0, [r7, #4]
 800a41c:	f000 f9d8 	bl	800a7d0 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800a420:	e033      	b.n	800a48a <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800a422:	4b1b      	ldr	r3, [pc, #108]	@ (800a490 <USBD_SetConfig+0x118>)
 800a424:	781b      	ldrb	r3, [r3, #0]
 800a426:	461a      	mov	r2, r3
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	685b      	ldr	r3, [r3, #4]
 800a42c:	429a      	cmp	r2, r3
 800a42e:	d01d      	beq.n	800a46c <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	685b      	ldr	r3, [r3, #4]
 800a434:	b2db      	uxtb	r3, r3
 800a436:	4619      	mov	r1, r3
 800a438:	6878      	ldr	r0, [r7, #4]
 800a43a:	f7ff f999 	bl	8009770 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800a43e:	4b14      	ldr	r3, [pc, #80]	@ (800a490 <USBD_SetConfig+0x118>)
 800a440:	781b      	ldrb	r3, [r3, #0]
 800a442:	461a      	mov	r2, r3
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800a448:	4b11      	ldr	r3, [pc, #68]	@ (800a490 <USBD_SetConfig+0x118>)
 800a44a:	781b      	ldrb	r3, [r3, #0]
 800a44c:	4619      	mov	r1, r3
 800a44e:	6878      	ldr	r0, [r7, #4]
 800a450:	f7ff f96f 	bl	8009732 <USBD_SetClassConfig>
 800a454:	4603      	mov	r3, r0
 800a456:	2b02      	cmp	r3, #2
 800a458:	d104      	bne.n	800a464 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800a45a:	6839      	ldr	r1, [r7, #0]
 800a45c:	6878      	ldr	r0, [r7, #4]
 800a45e:	f000 f8ef 	bl	800a640 <USBD_CtlError>
            return;
 800a462:	e012      	b.n	800a48a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a464:	6878      	ldr	r0, [r7, #4]
 800a466:	f000 f9b3 	bl	800a7d0 <USBD_CtlSendStatus>
        break;
 800a46a:	e00e      	b.n	800a48a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a46c:	6878      	ldr	r0, [r7, #4]
 800a46e:	f000 f9af 	bl	800a7d0 <USBD_CtlSendStatus>
        break;
 800a472:	e00a      	b.n	800a48a <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800a474:	6839      	ldr	r1, [r7, #0]
 800a476:	6878      	ldr	r0, [r7, #4]
 800a478:	f000 f8e2 	bl	800a640 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800a47c:	4b04      	ldr	r3, [pc, #16]	@ (800a490 <USBD_SetConfig+0x118>)
 800a47e:	781b      	ldrb	r3, [r3, #0]
 800a480:	4619      	mov	r1, r3
 800a482:	6878      	ldr	r0, [r7, #4]
 800a484:	f7ff f974 	bl	8009770 <USBD_ClrClassConfig>
        break;
 800a488:	bf00      	nop
    }
  }
}
 800a48a:	3708      	adds	r7, #8
 800a48c:	46bd      	mov	sp, r7
 800a48e:	bd80      	pop	{r7, pc}
 800a490:	20000604 	.word	0x20000604

0800a494 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a494:	b580      	push	{r7, lr}
 800a496:	b082      	sub	sp, #8
 800a498:	af00      	add	r7, sp, #0
 800a49a:	6078      	str	r0, [r7, #4]
 800a49c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a49e:	683b      	ldr	r3, [r7, #0]
 800a4a0:	88db      	ldrh	r3, [r3, #6]
 800a4a2:	2b01      	cmp	r3, #1
 800a4a4:	d004      	beq.n	800a4b0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a4a6:	6839      	ldr	r1, [r7, #0]
 800a4a8:	6878      	ldr	r0, [r7, #4]
 800a4aa:	f000 f8c9 	bl	800a640 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a4ae:	e022      	b.n	800a4f6 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a4b6:	2b02      	cmp	r3, #2
 800a4b8:	dc02      	bgt.n	800a4c0 <USBD_GetConfig+0x2c>
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	dc03      	bgt.n	800a4c6 <USBD_GetConfig+0x32>
 800a4be:	e015      	b.n	800a4ec <USBD_GetConfig+0x58>
 800a4c0:	2b03      	cmp	r3, #3
 800a4c2:	d00b      	beq.n	800a4dc <USBD_GetConfig+0x48>
 800a4c4:	e012      	b.n	800a4ec <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	2200      	movs	r2, #0
 800a4ca:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	3308      	adds	r3, #8
 800a4d0:	2201      	movs	r2, #1
 800a4d2:	4619      	mov	r1, r3
 800a4d4:	6878      	ldr	r0, [r7, #4]
 800a4d6:	f000 f91d 	bl	800a714 <USBD_CtlSendData>
        break;
 800a4da:	e00c      	b.n	800a4f6 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	3304      	adds	r3, #4
 800a4e0:	2201      	movs	r2, #1
 800a4e2:	4619      	mov	r1, r3
 800a4e4:	6878      	ldr	r0, [r7, #4]
 800a4e6:	f000 f915 	bl	800a714 <USBD_CtlSendData>
        break;
 800a4ea:	e004      	b.n	800a4f6 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800a4ec:	6839      	ldr	r1, [r7, #0]
 800a4ee:	6878      	ldr	r0, [r7, #4]
 800a4f0:	f000 f8a6 	bl	800a640 <USBD_CtlError>
        break;
 800a4f4:	bf00      	nop
}
 800a4f6:	bf00      	nop
 800a4f8:	3708      	adds	r7, #8
 800a4fa:	46bd      	mov	sp, r7
 800a4fc:	bd80      	pop	{r7, pc}

0800a4fe <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a4fe:	b580      	push	{r7, lr}
 800a500:	b082      	sub	sp, #8
 800a502:	af00      	add	r7, sp, #0
 800a504:	6078      	str	r0, [r7, #4]
 800a506:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a50e:	3b01      	subs	r3, #1
 800a510:	2b02      	cmp	r3, #2
 800a512:	d81e      	bhi.n	800a552 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a514:	683b      	ldr	r3, [r7, #0]
 800a516:	88db      	ldrh	r3, [r3, #6]
 800a518:	2b02      	cmp	r3, #2
 800a51a:	d004      	beq.n	800a526 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800a51c:	6839      	ldr	r1, [r7, #0]
 800a51e:	6878      	ldr	r0, [r7, #4]
 800a520:	f000 f88e 	bl	800a640 <USBD_CtlError>
        break;
 800a524:	e01a      	b.n	800a55c <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	2201      	movs	r2, #1
 800a52a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800a532:	2b00      	cmp	r3, #0
 800a534:	d005      	beq.n	800a542 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	68db      	ldr	r3, [r3, #12]
 800a53a:	f043 0202 	orr.w	r2, r3, #2
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	330c      	adds	r3, #12
 800a546:	2202      	movs	r2, #2
 800a548:	4619      	mov	r1, r3
 800a54a:	6878      	ldr	r0, [r7, #4]
 800a54c:	f000 f8e2 	bl	800a714 <USBD_CtlSendData>
      break;
 800a550:	e004      	b.n	800a55c <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800a552:	6839      	ldr	r1, [r7, #0]
 800a554:	6878      	ldr	r0, [r7, #4]
 800a556:	f000 f873 	bl	800a640 <USBD_CtlError>
      break;
 800a55a:	bf00      	nop
  }
}
 800a55c:	bf00      	nop
 800a55e:	3708      	adds	r7, #8
 800a560:	46bd      	mov	sp, r7
 800a562:	bd80      	pop	{r7, pc}

0800a564 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a564:	b580      	push	{r7, lr}
 800a566:	b082      	sub	sp, #8
 800a568:	af00      	add	r7, sp, #0
 800a56a:	6078      	str	r0, [r7, #4]
 800a56c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a56e:	683b      	ldr	r3, [r7, #0]
 800a570:	885b      	ldrh	r3, [r3, #2]
 800a572:	2b01      	cmp	r3, #1
 800a574:	d106      	bne.n	800a584 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	2201      	movs	r2, #1
 800a57a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 800a57e:	6878      	ldr	r0, [r7, #4]
 800a580:	f000 f926 	bl	800a7d0 <USBD_CtlSendStatus>
  }
}
 800a584:	bf00      	nop
 800a586:	3708      	adds	r7, #8
 800a588:	46bd      	mov	sp, r7
 800a58a:	bd80      	pop	{r7, pc}

0800a58c <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a58c:	b580      	push	{r7, lr}
 800a58e:	b082      	sub	sp, #8
 800a590:	af00      	add	r7, sp, #0
 800a592:	6078      	str	r0, [r7, #4]
 800a594:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a59c:	3b01      	subs	r3, #1
 800a59e:	2b02      	cmp	r3, #2
 800a5a0:	d80b      	bhi.n	800a5ba <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a5a2:	683b      	ldr	r3, [r7, #0]
 800a5a4:	885b      	ldrh	r3, [r3, #2]
 800a5a6:	2b01      	cmp	r3, #1
 800a5a8:	d10c      	bne.n	800a5c4 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	2200      	movs	r2, #0
 800a5ae:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 800a5b2:	6878      	ldr	r0, [r7, #4]
 800a5b4:	f000 f90c 	bl	800a7d0 <USBD_CtlSendStatus>
      }
      break;
 800a5b8:	e004      	b.n	800a5c4 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800a5ba:	6839      	ldr	r1, [r7, #0]
 800a5bc:	6878      	ldr	r0, [r7, #4]
 800a5be:	f000 f83f 	bl	800a640 <USBD_CtlError>
      break;
 800a5c2:	e000      	b.n	800a5c6 <USBD_ClrFeature+0x3a>
      break;
 800a5c4:	bf00      	nop
  }
}
 800a5c6:	bf00      	nop
 800a5c8:	3708      	adds	r7, #8
 800a5ca:	46bd      	mov	sp, r7
 800a5cc:	bd80      	pop	{r7, pc}

0800a5ce <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a5ce:	b480      	push	{r7}
 800a5d0:	b083      	sub	sp, #12
 800a5d2:	af00      	add	r7, sp, #0
 800a5d4:	6078      	str	r0, [r7, #4]
 800a5d6:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800a5d8:	683b      	ldr	r3, [r7, #0]
 800a5da:	781a      	ldrb	r2, [r3, #0]
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800a5e0:	683b      	ldr	r3, [r7, #0]
 800a5e2:	785a      	ldrb	r2, [r3, #1]
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800a5e8:	683b      	ldr	r3, [r7, #0]
 800a5ea:	3302      	adds	r3, #2
 800a5ec:	781b      	ldrb	r3, [r3, #0]
 800a5ee:	461a      	mov	r2, r3
 800a5f0:	683b      	ldr	r3, [r7, #0]
 800a5f2:	3303      	adds	r3, #3
 800a5f4:	781b      	ldrb	r3, [r3, #0]
 800a5f6:	021b      	lsls	r3, r3, #8
 800a5f8:	b29b      	uxth	r3, r3
 800a5fa:	4413      	add	r3, r2
 800a5fc:	b29a      	uxth	r2, r3
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800a602:	683b      	ldr	r3, [r7, #0]
 800a604:	3304      	adds	r3, #4
 800a606:	781b      	ldrb	r3, [r3, #0]
 800a608:	461a      	mov	r2, r3
 800a60a:	683b      	ldr	r3, [r7, #0]
 800a60c:	3305      	adds	r3, #5
 800a60e:	781b      	ldrb	r3, [r3, #0]
 800a610:	021b      	lsls	r3, r3, #8
 800a612:	b29b      	uxth	r3, r3
 800a614:	4413      	add	r3, r2
 800a616:	b29a      	uxth	r2, r3
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800a61c:	683b      	ldr	r3, [r7, #0]
 800a61e:	3306      	adds	r3, #6
 800a620:	781b      	ldrb	r3, [r3, #0]
 800a622:	461a      	mov	r2, r3
 800a624:	683b      	ldr	r3, [r7, #0]
 800a626:	3307      	adds	r3, #7
 800a628:	781b      	ldrb	r3, [r3, #0]
 800a62a:	021b      	lsls	r3, r3, #8
 800a62c:	b29b      	uxth	r3, r3
 800a62e:	4413      	add	r3, r2
 800a630:	b29a      	uxth	r2, r3
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	80da      	strh	r2, [r3, #6]

}
 800a636:	bf00      	nop
 800a638:	370c      	adds	r7, #12
 800a63a:	46bd      	mov	sp, r7
 800a63c:	bc80      	pop	{r7}
 800a63e:	4770      	bx	lr

0800a640 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800a640:	b580      	push	{r7, lr}
 800a642:	b082      	sub	sp, #8
 800a644:	af00      	add	r7, sp, #0
 800a646:	6078      	str	r0, [r7, #4]
 800a648:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800a64a:	2180      	movs	r1, #128	@ 0x80
 800a64c:	6878      	ldr	r0, [r7, #4]
 800a64e:	f000 fcd5 	bl	800affc <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800a652:	2100      	movs	r1, #0
 800a654:	6878      	ldr	r0, [r7, #4]
 800a656:	f000 fcd1 	bl	800affc <USBD_LL_StallEP>
}
 800a65a:	bf00      	nop
 800a65c:	3708      	adds	r7, #8
 800a65e:	46bd      	mov	sp, r7
 800a660:	bd80      	pop	{r7, pc}

0800a662 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a662:	b580      	push	{r7, lr}
 800a664:	b086      	sub	sp, #24
 800a666:	af00      	add	r7, sp, #0
 800a668:	60f8      	str	r0, [r7, #12]
 800a66a:	60b9      	str	r1, [r7, #8]
 800a66c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a66e:	2300      	movs	r3, #0
 800a670:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	2b00      	cmp	r3, #0
 800a676:	d032      	beq.n	800a6de <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800a678:	68f8      	ldr	r0, [r7, #12]
 800a67a:	f000 f834 	bl	800a6e6 <USBD_GetLen>
 800a67e:	4603      	mov	r3, r0
 800a680:	3301      	adds	r3, #1
 800a682:	b29b      	uxth	r3, r3
 800a684:	005b      	lsls	r3, r3, #1
 800a686:	b29a      	uxth	r2, r3
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800a68c:	7dfb      	ldrb	r3, [r7, #23]
 800a68e:	1c5a      	adds	r2, r3, #1
 800a690:	75fa      	strb	r2, [r7, #23]
 800a692:	461a      	mov	r2, r3
 800a694:	68bb      	ldr	r3, [r7, #8]
 800a696:	4413      	add	r3, r2
 800a698:	687a      	ldr	r2, [r7, #4]
 800a69a:	7812      	ldrb	r2, [r2, #0]
 800a69c:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800a69e:	7dfb      	ldrb	r3, [r7, #23]
 800a6a0:	1c5a      	adds	r2, r3, #1
 800a6a2:	75fa      	strb	r2, [r7, #23]
 800a6a4:	461a      	mov	r2, r3
 800a6a6:	68bb      	ldr	r3, [r7, #8]
 800a6a8:	4413      	add	r3, r2
 800a6aa:	2203      	movs	r2, #3
 800a6ac:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800a6ae:	e012      	b.n	800a6d6 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	1c5a      	adds	r2, r3, #1
 800a6b4:	60fa      	str	r2, [r7, #12]
 800a6b6:	7dfa      	ldrb	r2, [r7, #23]
 800a6b8:	1c51      	adds	r1, r2, #1
 800a6ba:	75f9      	strb	r1, [r7, #23]
 800a6bc:	4611      	mov	r1, r2
 800a6be:	68ba      	ldr	r2, [r7, #8]
 800a6c0:	440a      	add	r2, r1
 800a6c2:	781b      	ldrb	r3, [r3, #0]
 800a6c4:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800a6c6:	7dfb      	ldrb	r3, [r7, #23]
 800a6c8:	1c5a      	adds	r2, r3, #1
 800a6ca:	75fa      	strb	r2, [r7, #23]
 800a6cc:	461a      	mov	r2, r3
 800a6ce:	68bb      	ldr	r3, [r7, #8]
 800a6d0:	4413      	add	r3, r2
 800a6d2:	2200      	movs	r2, #0
 800a6d4:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800a6d6:	68fb      	ldr	r3, [r7, #12]
 800a6d8:	781b      	ldrb	r3, [r3, #0]
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d1e8      	bne.n	800a6b0 <USBD_GetString+0x4e>
    }
  }
}
 800a6de:	bf00      	nop
 800a6e0:	3718      	adds	r7, #24
 800a6e2:	46bd      	mov	sp, r7
 800a6e4:	bd80      	pop	{r7, pc}

0800a6e6 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a6e6:	b480      	push	{r7}
 800a6e8:	b085      	sub	sp, #20
 800a6ea:	af00      	add	r7, sp, #0
 800a6ec:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a6ee:	2300      	movs	r3, #0
 800a6f0:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800a6f2:	e005      	b.n	800a700 <USBD_GetLen+0x1a>
  {
    len++;
 800a6f4:	7bfb      	ldrb	r3, [r7, #15]
 800a6f6:	3301      	adds	r3, #1
 800a6f8:	73fb      	strb	r3, [r7, #15]
    buf++;
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	3301      	adds	r3, #1
 800a6fe:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	781b      	ldrb	r3, [r3, #0]
 800a704:	2b00      	cmp	r3, #0
 800a706:	d1f5      	bne.n	800a6f4 <USBD_GetLen+0xe>
  }

  return len;
 800a708:	7bfb      	ldrb	r3, [r7, #15]
}
 800a70a:	4618      	mov	r0, r3
 800a70c:	3714      	adds	r7, #20
 800a70e:	46bd      	mov	sp, r7
 800a710:	bc80      	pop	{r7}
 800a712:	4770      	bx	lr

0800a714 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800a714:	b580      	push	{r7, lr}
 800a716:	b084      	sub	sp, #16
 800a718:	af00      	add	r7, sp, #0
 800a71a:	60f8      	str	r0, [r7, #12]
 800a71c:	60b9      	str	r1, [r7, #8]
 800a71e:	4613      	mov	r3, r2
 800a720:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	2202      	movs	r2, #2
 800a726:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800a72a:	88fa      	ldrh	r2, [r7, #6]
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800a730:	88fa      	ldrh	r2, [r7, #6]
 800a732:	68fb      	ldr	r3, [r7, #12]
 800a734:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a736:	88fb      	ldrh	r3, [r7, #6]
 800a738:	68ba      	ldr	r2, [r7, #8]
 800a73a:	2100      	movs	r1, #0
 800a73c:	68f8      	ldr	r0, [r7, #12]
 800a73e:	f000 fce5 	bl	800b10c <USBD_LL_Transmit>

  return USBD_OK;
 800a742:	2300      	movs	r3, #0
}
 800a744:	4618      	mov	r0, r3
 800a746:	3710      	adds	r7, #16
 800a748:	46bd      	mov	sp, r7
 800a74a:	bd80      	pop	{r7, pc}

0800a74c <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800a74c:	b580      	push	{r7, lr}
 800a74e:	b084      	sub	sp, #16
 800a750:	af00      	add	r7, sp, #0
 800a752:	60f8      	str	r0, [r7, #12]
 800a754:	60b9      	str	r1, [r7, #8]
 800a756:	4613      	mov	r3, r2
 800a758:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a75a:	88fb      	ldrh	r3, [r7, #6]
 800a75c:	68ba      	ldr	r2, [r7, #8]
 800a75e:	2100      	movs	r1, #0
 800a760:	68f8      	ldr	r0, [r7, #12]
 800a762:	f000 fcd3 	bl	800b10c <USBD_LL_Transmit>

  return USBD_OK;
 800a766:	2300      	movs	r3, #0
}
 800a768:	4618      	mov	r0, r3
 800a76a:	3710      	adds	r7, #16
 800a76c:	46bd      	mov	sp, r7
 800a76e:	bd80      	pop	{r7, pc}

0800a770 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800a770:	b580      	push	{r7, lr}
 800a772:	b084      	sub	sp, #16
 800a774:	af00      	add	r7, sp, #0
 800a776:	60f8      	str	r0, [r7, #12]
 800a778:	60b9      	str	r1, [r7, #8]
 800a77a:	4613      	mov	r3, r2
 800a77c:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	2203      	movs	r2, #3
 800a782:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800a786:	88fa      	ldrh	r2, [r7, #6]
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  pdev->ep_out[0].rem_length   = len;
 800a78e:	88fa      	ldrh	r2, [r7, #6]
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a796:	88fb      	ldrh	r3, [r7, #6]
 800a798:	68ba      	ldr	r2, [r7, #8]
 800a79a:	2100      	movs	r1, #0
 800a79c:	68f8      	ldr	r0, [r7, #12]
 800a79e:	f000 fcd8 	bl	800b152 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a7a2:	2300      	movs	r3, #0
}
 800a7a4:	4618      	mov	r0, r3
 800a7a6:	3710      	adds	r7, #16
 800a7a8:	46bd      	mov	sp, r7
 800a7aa:	bd80      	pop	{r7, pc}

0800a7ac <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800a7ac:	b580      	push	{r7, lr}
 800a7ae:	b084      	sub	sp, #16
 800a7b0:	af00      	add	r7, sp, #0
 800a7b2:	60f8      	str	r0, [r7, #12]
 800a7b4:	60b9      	str	r1, [r7, #8]
 800a7b6:	4613      	mov	r3, r2
 800a7b8:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a7ba:	88fb      	ldrh	r3, [r7, #6]
 800a7bc:	68ba      	ldr	r2, [r7, #8]
 800a7be:	2100      	movs	r1, #0
 800a7c0:	68f8      	ldr	r0, [r7, #12]
 800a7c2:	f000 fcc6 	bl	800b152 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a7c6:	2300      	movs	r3, #0
}
 800a7c8:	4618      	mov	r0, r3
 800a7ca:	3710      	adds	r7, #16
 800a7cc:	46bd      	mov	sp, r7
 800a7ce:	bd80      	pop	{r7, pc}

0800a7d0 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a7d0:	b580      	push	{r7, lr}
 800a7d2:	b082      	sub	sp, #8
 800a7d4:	af00      	add	r7, sp, #0
 800a7d6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	2204      	movs	r2, #4
 800a7dc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a7e0:	2300      	movs	r3, #0
 800a7e2:	2200      	movs	r2, #0
 800a7e4:	2100      	movs	r1, #0
 800a7e6:	6878      	ldr	r0, [r7, #4]
 800a7e8:	f000 fc90 	bl	800b10c <USBD_LL_Transmit>

  return USBD_OK;
 800a7ec:	2300      	movs	r3, #0
}
 800a7ee:	4618      	mov	r0, r3
 800a7f0:	3708      	adds	r7, #8
 800a7f2:	46bd      	mov	sp, r7
 800a7f4:	bd80      	pop	{r7, pc}

0800a7f6 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a7f6:	b580      	push	{r7, lr}
 800a7f8:	b082      	sub	sp, #8
 800a7fa:	af00      	add	r7, sp, #0
 800a7fc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	2205      	movs	r2, #5
 800a802:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a806:	2300      	movs	r3, #0
 800a808:	2200      	movs	r2, #0
 800a80a:	2100      	movs	r1, #0
 800a80c:	6878      	ldr	r0, [r7, #4]
 800a80e:	f000 fca0 	bl	800b152 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a812:	2300      	movs	r3, #0
}
 800a814:	4618      	mov	r0, r3
 800a816:	3708      	adds	r7, #8
 800a818:	46bd      	mov	sp, r7
 800a81a:	bd80      	pop	{r7, pc}

0800a81c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a81c:	b580      	push	{r7, lr}
 800a81e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a820:	2200      	movs	r2, #0
 800a822:	4912      	ldr	r1, [pc, #72]	@ (800a86c <MX_USB_DEVICE_Init+0x50>)
 800a824:	4812      	ldr	r0, [pc, #72]	@ (800a870 <MX_USB_DEVICE_Init+0x54>)
 800a826:	f7fe ff2a 	bl	800967e <USBD_Init>
 800a82a:	4603      	mov	r3, r0
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d001      	beq.n	800a834 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a830:	f7f8 f8e3 	bl	80029fa <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a834:	490f      	ldr	r1, [pc, #60]	@ (800a874 <MX_USB_DEVICE_Init+0x58>)
 800a836:	480e      	ldr	r0, [pc, #56]	@ (800a870 <MX_USB_DEVICE_Init+0x54>)
 800a838:	f7fe ff4c 	bl	80096d4 <USBD_RegisterClass>
 800a83c:	4603      	mov	r3, r0
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d001      	beq.n	800a846 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a842:	f7f8 f8da 	bl	80029fa <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a846:	490c      	ldr	r1, [pc, #48]	@ (800a878 <MX_USB_DEVICE_Init+0x5c>)
 800a848:	4809      	ldr	r0, [pc, #36]	@ (800a870 <MX_USB_DEVICE_Init+0x54>)
 800a84a:	f7fe fe7d 	bl	8009548 <USBD_CDC_RegisterInterface>
 800a84e:	4603      	mov	r3, r0
 800a850:	2b00      	cmp	r3, #0
 800a852:	d001      	beq.n	800a858 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a854:	f7f8 f8d1 	bl	80029fa <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a858:	4805      	ldr	r0, [pc, #20]	@ (800a870 <MX_USB_DEVICE_Init+0x54>)
 800a85a:	f7fe ff54 	bl	8009706 <USBD_Start>
 800a85e:	4603      	mov	r3, r0
 800a860:	2b00      	cmp	r3, #0
 800a862:	d001      	beq.n	800a868 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a864:	f7f8 f8c9 	bl	80029fa <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a868:	bf00      	nop
 800a86a:	bd80      	pop	{r7, pc}
 800a86c:	20000178 	.word	0x20000178
 800a870:	20000608 	.word	0x20000608
 800a874:	20000064 	.word	0x20000064
 800a878:	20000168 	.word	0x20000168

0800a87c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a87c:	b580      	push	{r7, lr}
 800a87e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a880:	2200      	movs	r2, #0
 800a882:	4905      	ldr	r1, [pc, #20]	@ (800a898 <CDC_Init_FS+0x1c>)
 800a884:	4805      	ldr	r0, [pc, #20]	@ (800a89c <CDC_Init_FS+0x20>)
 800a886:	f7fe fe75 	bl	8009574 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a88a:	4905      	ldr	r1, [pc, #20]	@ (800a8a0 <CDC_Init_FS+0x24>)
 800a88c:	4803      	ldr	r0, [pc, #12]	@ (800a89c <CDC_Init_FS+0x20>)
 800a88e:	f7fe fe8a 	bl	80095a6 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a892:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a894:	4618      	mov	r0, r3
 800a896:	bd80      	pop	{r7, pc}
 800a898:	20000ccc 	.word	0x20000ccc
 800a89c:	20000608 	.word	0x20000608
 800a8a0:	200008cc 	.word	0x200008cc

0800a8a4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a8a4:	b480      	push	{r7}
 800a8a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a8a8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a8aa:	4618      	mov	r0, r3
 800a8ac:	46bd      	mov	sp, r7
 800a8ae:	bc80      	pop	{r7}
 800a8b0:	4770      	bx	lr
	...

0800a8b4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a8b4:	b480      	push	{r7}
 800a8b6:	b083      	sub	sp, #12
 800a8b8:	af00      	add	r7, sp, #0
 800a8ba:	4603      	mov	r3, r0
 800a8bc:	6039      	str	r1, [r7, #0]
 800a8be:	71fb      	strb	r3, [r7, #7]
 800a8c0:	4613      	mov	r3, r2
 800a8c2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a8c4:	79fb      	ldrb	r3, [r7, #7]
 800a8c6:	2b23      	cmp	r3, #35	@ 0x23
 800a8c8:	d84a      	bhi.n	800a960 <CDC_Control_FS+0xac>
 800a8ca:	a201      	add	r2, pc, #4	@ (adr r2, 800a8d0 <CDC_Control_FS+0x1c>)
 800a8cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8d0:	0800a961 	.word	0x0800a961
 800a8d4:	0800a961 	.word	0x0800a961
 800a8d8:	0800a961 	.word	0x0800a961
 800a8dc:	0800a961 	.word	0x0800a961
 800a8e0:	0800a961 	.word	0x0800a961
 800a8e4:	0800a961 	.word	0x0800a961
 800a8e8:	0800a961 	.word	0x0800a961
 800a8ec:	0800a961 	.word	0x0800a961
 800a8f0:	0800a961 	.word	0x0800a961
 800a8f4:	0800a961 	.word	0x0800a961
 800a8f8:	0800a961 	.word	0x0800a961
 800a8fc:	0800a961 	.word	0x0800a961
 800a900:	0800a961 	.word	0x0800a961
 800a904:	0800a961 	.word	0x0800a961
 800a908:	0800a961 	.word	0x0800a961
 800a90c:	0800a961 	.word	0x0800a961
 800a910:	0800a961 	.word	0x0800a961
 800a914:	0800a961 	.word	0x0800a961
 800a918:	0800a961 	.word	0x0800a961
 800a91c:	0800a961 	.word	0x0800a961
 800a920:	0800a961 	.word	0x0800a961
 800a924:	0800a961 	.word	0x0800a961
 800a928:	0800a961 	.word	0x0800a961
 800a92c:	0800a961 	.word	0x0800a961
 800a930:	0800a961 	.word	0x0800a961
 800a934:	0800a961 	.word	0x0800a961
 800a938:	0800a961 	.word	0x0800a961
 800a93c:	0800a961 	.word	0x0800a961
 800a940:	0800a961 	.word	0x0800a961
 800a944:	0800a961 	.word	0x0800a961
 800a948:	0800a961 	.word	0x0800a961
 800a94c:	0800a961 	.word	0x0800a961
 800a950:	0800a961 	.word	0x0800a961
 800a954:	0800a961 	.word	0x0800a961
 800a958:	0800a961 	.word	0x0800a961
 800a95c:	0800a961 	.word	0x0800a961
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a960:	bf00      	nop
  }

  return (USBD_OK);
 800a962:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a964:	4618      	mov	r0, r3
 800a966:	370c      	adds	r7, #12
 800a968:	46bd      	mov	sp, r7
 800a96a:	bc80      	pop	{r7}
 800a96c:	4770      	bx	lr
 800a96e:	bf00      	nop

0800a970 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a970:	b580      	push	{r7, lr}
 800a972:	b082      	sub	sp, #8
 800a974:	af00      	add	r7, sp, #0
 800a976:	6078      	str	r0, [r7, #4]
 800a978:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a97a:	6879      	ldr	r1, [r7, #4]
 800a97c:	4805      	ldr	r0, [pc, #20]	@ (800a994 <CDC_Receive_FS+0x24>)
 800a97e:	f7fe fe12 	bl	80095a6 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a982:	4804      	ldr	r0, [pc, #16]	@ (800a994 <CDC_Receive_FS+0x24>)
 800a984:	f7fe fe51 	bl	800962a <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800a988:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a98a:	4618      	mov	r0, r3
 800a98c:	3708      	adds	r7, #8
 800a98e:	46bd      	mov	sp, r7
 800a990:	bd80      	pop	{r7, pc}
 800a992:	bf00      	nop
 800a994:	20000608 	.word	0x20000608

0800a998 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a998:	b580      	push	{r7, lr}
 800a99a:	b084      	sub	sp, #16
 800a99c:	af00      	add	r7, sp, #0
 800a99e:	6078      	str	r0, [r7, #4]
 800a9a0:	460b      	mov	r3, r1
 800a9a2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a9a4:	2300      	movs	r3, #0
 800a9a6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800a9a8:	4b0d      	ldr	r3, [pc, #52]	@ (800a9e0 <CDC_Transmit_FS+0x48>)
 800a9aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a9ae:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800a9b0:	68bb      	ldr	r3, [r7, #8]
 800a9b2:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d001      	beq.n	800a9be <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800a9ba:	2301      	movs	r3, #1
 800a9bc:	e00b      	b.n	800a9d6 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800a9be:	887b      	ldrh	r3, [r7, #2]
 800a9c0:	461a      	mov	r2, r3
 800a9c2:	6879      	ldr	r1, [r7, #4]
 800a9c4:	4806      	ldr	r0, [pc, #24]	@ (800a9e0 <CDC_Transmit_FS+0x48>)
 800a9c6:	f7fe fdd5 	bl	8009574 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800a9ca:	4805      	ldr	r0, [pc, #20]	@ (800a9e0 <CDC_Transmit_FS+0x48>)
 800a9cc:	f7fe fdfe 	bl	80095cc <USBD_CDC_TransmitPacket>
 800a9d0:	4603      	mov	r3, r0
 800a9d2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800a9d4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9d6:	4618      	mov	r0, r3
 800a9d8:	3710      	adds	r7, #16
 800a9da:	46bd      	mov	sp, r7
 800a9dc:	bd80      	pop	{r7, pc}
 800a9de:	bf00      	nop
 800a9e0:	20000608 	.word	0x20000608

0800a9e4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a9e4:	b480      	push	{r7}
 800a9e6:	b083      	sub	sp, #12
 800a9e8:	af00      	add	r7, sp, #0
 800a9ea:	4603      	mov	r3, r0
 800a9ec:	6039      	str	r1, [r7, #0]
 800a9ee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a9f0:	683b      	ldr	r3, [r7, #0]
 800a9f2:	2212      	movs	r2, #18
 800a9f4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a9f6:	4b03      	ldr	r3, [pc, #12]	@ (800aa04 <USBD_FS_DeviceDescriptor+0x20>)
}
 800a9f8:	4618      	mov	r0, r3
 800a9fa:	370c      	adds	r7, #12
 800a9fc:	46bd      	mov	sp, r7
 800a9fe:	bc80      	pop	{r7}
 800aa00:	4770      	bx	lr
 800aa02:	bf00      	nop
 800aa04:	20000194 	.word	0x20000194

0800aa08 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aa08:	b480      	push	{r7}
 800aa0a:	b083      	sub	sp, #12
 800aa0c:	af00      	add	r7, sp, #0
 800aa0e:	4603      	mov	r3, r0
 800aa10:	6039      	str	r1, [r7, #0]
 800aa12:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800aa14:	683b      	ldr	r3, [r7, #0]
 800aa16:	2204      	movs	r2, #4
 800aa18:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800aa1a:	4b03      	ldr	r3, [pc, #12]	@ (800aa28 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800aa1c:	4618      	mov	r0, r3
 800aa1e:	370c      	adds	r7, #12
 800aa20:	46bd      	mov	sp, r7
 800aa22:	bc80      	pop	{r7}
 800aa24:	4770      	bx	lr
 800aa26:	bf00      	nop
 800aa28:	200001a8 	.word	0x200001a8

0800aa2c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aa2c:	b580      	push	{r7, lr}
 800aa2e:	b082      	sub	sp, #8
 800aa30:	af00      	add	r7, sp, #0
 800aa32:	4603      	mov	r3, r0
 800aa34:	6039      	str	r1, [r7, #0]
 800aa36:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800aa38:	79fb      	ldrb	r3, [r7, #7]
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d105      	bne.n	800aa4a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800aa3e:	683a      	ldr	r2, [r7, #0]
 800aa40:	4907      	ldr	r1, [pc, #28]	@ (800aa60 <USBD_FS_ProductStrDescriptor+0x34>)
 800aa42:	4808      	ldr	r0, [pc, #32]	@ (800aa64 <USBD_FS_ProductStrDescriptor+0x38>)
 800aa44:	f7ff fe0d 	bl	800a662 <USBD_GetString>
 800aa48:	e004      	b.n	800aa54 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800aa4a:	683a      	ldr	r2, [r7, #0]
 800aa4c:	4904      	ldr	r1, [pc, #16]	@ (800aa60 <USBD_FS_ProductStrDescriptor+0x34>)
 800aa4e:	4805      	ldr	r0, [pc, #20]	@ (800aa64 <USBD_FS_ProductStrDescriptor+0x38>)
 800aa50:	f7ff fe07 	bl	800a662 <USBD_GetString>
  }
  return USBD_StrDesc;
 800aa54:	4b02      	ldr	r3, [pc, #8]	@ (800aa60 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800aa56:	4618      	mov	r0, r3
 800aa58:	3708      	adds	r7, #8
 800aa5a:	46bd      	mov	sp, r7
 800aa5c:	bd80      	pop	{r7, pc}
 800aa5e:	bf00      	nop
 800aa60:	200010cc 	.word	0x200010cc
 800aa64:	0800df3c 	.word	0x0800df3c

0800aa68 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aa68:	b580      	push	{r7, lr}
 800aa6a:	b082      	sub	sp, #8
 800aa6c:	af00      	add	r7, sp, #0
 800aa6e:	4603      	mov	r3, r0
 800aa70:	6039      	str	r1, [r7, #0]
 800aa72:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800aa74:	683a      	ldr	r2, [r7, #0]
 800aa76:	4904      	ldr	r1, [pc, #16]	@ (800aa88 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800aa78:	4804      	ldr	r0, [pc, #16]	@ (800aa8c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800aa7a:	f7ff fdf2 	bl	800a662 <USBD_GetString>
  return USBD_StrDesc;
 800aa7e:	4b02      	ldr	r3, [pc, #8]	@ (800aa88 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800aa80:	4618      	mov	r0, r3
 800aa82:	3708      	adds	r7, #8
 800aa84:	46bd      	mov	sp, r7
 800aa86:	bd80      	pop	{r7, pc}
 800aa88:	200010cc 	.word	0x200010cc
 800aa8c:	0800df54 	.word	0x0800df54

0800aa90 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aa90:	b580      	push	{r7, lr}
 800aa92:	b082      	sub	sp, #8
 800aa94:	af00      	add	r7, sp, #0
 800aa96:	4603      	mov	r3, r0
 800aa98:	6039      	str	r1, [r7, #0]
 800aa9a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800aa9c:	683b      	ldr	r3, [r7, #0]
 800aa9e:	221a      	movs	r2, #26
 800aaa0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800aaa2:	f000 f843 	bl	800ab2c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800aaa6:	4b02      	ldr	r3, [pc, #8]	@ (800aab0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800aaa8:	4618      	mov	r0, r3
 800aaaa:	3708      	adds	r7, #8
 800aaac:	46bd      	mov	sp, r7
 800aaae:	bd80      	pop	{r7, pc}
 800aab0:	200001ac 	.word	0x200001ac

0800aab4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aab4:	b580      	push	{r7, lr}
 800aab6:	b082      	sub	sp, #8
 800aab8:	af00      	add	r7, sp, #0
 800aaba:	4603      	mov	r3, r0
 800aabc:	6039      	str	r1, [r7, #0]
 800aabe:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800aac0:	79fb      	ldrb	r3, [r7, #7]
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d105      	bne.n	800aad2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800aac6:	683a      	ldr	r2, [r7, #0]
 800aac8:	4907      	ldr	r1, [pc, #28]	@ (800aae8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800aaca:	4808      	ldr	r0, [pc, #32]	@ (800aaec <USBD_FS_ConfigStrDescriptor+0x38>)
 800aacc:	f7ff fdc9 	bl	800a662 <USBD_GetString>
 800aad0:	e004      	b.n	800aadc <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800aad2:	683a      	ldr	r2, [r7, #0]
 800aad4:	4904      	ldr	r1, [pc, #16]	@ (800aae8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800aad6:	4805      	ldr	r0, [pc, #20]	@ (800aaec <USBD_FS_ConfigStrDescriptor+0x38>)
 800aad8:	f7ff fdc3 	bl	800a662 <USBD_GetString>
  }
  return USBD_StrDesc;
 800aadc:	4b02      	ldr	r3, [pc, #8]	@ (800aae8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800aade:	4618      	mov	r0, r3
 800aae0:	3708      	adds	r7, #8
 800aae2:	46bd      	mov	sp, r7
 800aae4:	bd80      	pop	{r7, pc}
 800aae6:	bf00      	nop
 800aae8:	200010cc 	.word	0x200010cc
 800aaec:	0800df68 	.word	0x0800df68

0800aaf0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aaf0:	b580      	push	{r7, lr}
 800aaf2:	b082      	sub	sp, #8
 800aaf4:	af00      	add	r7, sp, #0
 800aaf6:	4603      	mov	r3, r0
 800aaf8:	6039      	str	r1, [r7, #0]
 800aafa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800aafc:	79fb      	ldrb	r3, [r7, #7]
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d105      	bne.n	800ab0e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ab02:	683a      	ldr	r2, [r7, #0]
 800ab04:	4907      	ldr	r1, [pc, #28]	@ (800ab24 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ab06:	4808      	ldr	r0, [pc, #32]	@ (800ab28 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ab08:	f7ff fdab 	bl	800a662 <USBD_GetString>
 800ab0c:	e004      	b.n	800ab18 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ab0e:	683a      	ldr	r2, [r7, #0]
 800ab10:	4904      	ldr	r1, [pc, #16]	@ (800ab24 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ab12:	4805      	ldr	r0, [pc, #20]	@ (800ab28 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ab14:	f7ff fda5 	bl	800a662 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ab18:	4b02      	ldr	r3, [pc, #8]	@ (800ab24 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800ab1a:	4618      	mov	r0, r3
 800ab1c:	3708      	adds	r7, #8
 800ab1e:	46bd      	mov	sp, r7
 800ab20:	bd80      	pop	{r7, pc}
 800ab22:	bf00      	nop
 800ab24:	200010cc 	.word	0x200010cc
 800ab28:	0800df74 	.word	0x0800df74

0800ab2c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800ab2c:	b580      	push	{r7, lr}
 800ab2e:	b084      	sub	sp, #16
 800ab30:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800ab32:	4b0f      	ldr	r3, [pc, #60]	@ (800ab70 <Get_SerialNum+0x44>)
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800ab38:	4b0e      	ldr	r3, [pc, #56]	@ (800ab74 <Get_SerialNum+0x48>)
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800ab3e:	4b0e      	ldr	r3, [pc, #56]	@ (800ab78 <Get_SerialNum+0x4c>)
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800ab44:	68fa      	ldr	r2, [r7, #12]
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	4413      	add	r3, r2
 800ab4a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800ab4c:	68fb      	ldr	r3, [r7, #12]
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d009      	beq.n	800ab66 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800ab52:	2208      	movs	r2, #8
 800ab54:	4909      	ldr	r1, [pc, #36]	@ (800ab7c <Get_SerialNum+0x50>)
 800ab56:	68f8      	ldr	r0, [r7, #12]
 800ab58:	f000 f814 	bl	800ab84 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800ab5c:	2204      	movs	r2, #4
 800ab5e:	4908      	ldr	r1, [pc, #32]	@ (800ab80 <Get_SerialNum+0x54>)
 800ab60:	68b8      	ldr	r0, [r7, #8]
 800ab62:	f000 f80f 	bl	800ab84 <IntToUnicode>
  }
}
 800ab66:	bf00      	nop
 800ab68:	3710      	adds	r7, #16
 800ab6a:	46bd      	mov	sp, r7
 800ab6c:	bd80      	pop	{r7, pc}
 800ab6e:	bf00      	nop
 800ab70:	1fff7a10 	.word	0x1fff7a10
 800ab74:	1fff7a14 	.word	0x1fff7a14
 800ab78:	1fff7a18 	.word	0x1fff7a18
 800ab7c:	200001ae 	.word	0x200001ae
 800ab80:	200001be 	.word	0x200001be

0800ab84 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800ab84:	b480      	push	{r7}
 800ab86:	b087      	sub	sp, #28
 800ab88:	af00      	add	r7, sp, #0
 800ab8a:	60f8      	str	r0, [r7, #12]
 800ab8c:	60b9      	str	r1, [r7, #8]
 800ab8e:	4613      	mov	r3, r2
 800ab90:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800ab92:	2300      	movs	r3, #0
 800ab94:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800ab96:	2300      	movs	r3, #0
 800ab98:	75fb      	strb	r3, [r7, #23]
 800ab9a:	e027      	b.n	800abec <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	0f1b      	lsrs	r3, r3, #28
 800aba0:	2b09      	cmp	r3, #9
 800aba2:	d80b      	bhi.n	800abbc <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	0f1b      	lsrs	r3, r3, #28
 800aba8:	b2da      	uxtb	r2, r3
 800abaa:	7dfb      	ldrb	r3, [r7, #23]
 800abac:	005b      	lsls	r3, r3, #1
 800abae:	4619      	mov	r1, r3
 800abb0:	68bb      	ldr	r3, [r7, #8]
 800abb2:	440b      	add	r3, r1
 800abb4:	3230      	adds	r2, #48	@ 0x30
 800abb6:	b2d2      	uxtb	r2, r2
 800abb8:	701a      	strb	r2, [r3, #0]
 800abba:	e00a      	b.n	800abd2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	0f1b      	lsrs	r3, r3, #28
 800abc0:	b2da      	uxtb	r2, r3
 800abc2:	7dfb      	ldrb	r3, [r7, #23]
 800abc4:	005b      	lsls	r3, r3, #1
 800abc6:	4619      	mov	r1, r3
 800abc8:	68bb      	ldr	r3, [r7, #8]
 800abca:	440b      	add	r3, r1
 800abcc:	3237      	adds	r2, #55	@ 0x37
 800abce:	b2d2      	uxtb	r2, r2
 800abd0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	011b      	lsls	r3, r3, #4
 800abd6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800abd8:	7dfb      	ldrb	r3, [r7, #23]
 800abda:	005b      	lsls	r3, r3, #1
 800abdc:	3301      	adds	r3, #1
 800abde:	68ba      	ldr	r2, [r7, #8]
 800abe0:	4413      	add	r3, r2
 800abe2:	2200      	movs	r2, #0
 800abe4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800abe6:	7dfb      	ldrb	r3, [r7, #23]
 800abe8:	3301      	adds	r3, #1
 800abea:	75fb      	strb	r3, [r7, #23]
 800abec:	7dfa      	ldrb	r2, [r7, #23]
 800abee:	79fb      	ldrb	r3, [r7, #7]
 800abf0:	429a      	cmp	r2, r3
 800abf2:	d3d3      	bcc.n	800ab9c <IntToUnicode+0x18>
  }
}
 800abf4:	bf00      	nop
 800abf6:	bf00      	nop
 800abf8:	371c      	adds	r7, #28
 800abfa:	46bd      	mov	sp, r7
 800abfc:	bc80      	pop	{r7}
 800abfe:	4770      	bx	lr

0800ac00 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800ac00:	b580      	push	{r7, lr}
 800ac02:	b08a      	sub	sp, #40	@ 0x28
 800ac04:	af00      	add	r7, sp, #0
 800ac06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ac08:	f107 0314 	add.w	r3, r7, #20
 800ac0c:	2200      	movs	r2, #0
 800ac0e:	601a      	str	r2, [r3, #0]
 800ac10:	605a      	str	r2, [r3, #4]
 800ac12:	609a      	str	r2, [r3, #8]
 800ac14:	60da      	str	r2, [r3, #12]
 800ac16:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ac20:	d147      	bne.n	800acb2 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ac22:	2300      	movs	r3, #0
 800ac24:	613b      	str	r3, [r7, #16]
 800ac26:	4b25      	ldr	r3, [pc, #148]	@ (800acbc <HAL_PCD_MspInit+0xbc>)
 800ac28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac2a:	4a24      	ldr	r2, [pc, #144]	@ (800acbc <HAL_PCD_MspInit+0xbc>)
 800ac2c:	f043 0301 	orr.w	r3, r3, #1
 800ac30:	6313      	str	r3, [r2, #48]	@ 0x30
 800ac32:	4b22      	ldr	r3, [pc, #136]	@ (800acbc <HAL_PCD_MspInit+0xbc>)
 800ac34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac36:	f003 0301 	and.w	r3, r3, #1
 800ac3a:	613b      	str	r3, [r7, #16]
 800ac3c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800ac3e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ac42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800ac44:	2300      	movs	r3, #0
 800ac46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ac48:	2300      	movs	r3, #0
 800ac4a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ac4c:	f107 0314 	add.w	r3, r7, #20
 800ac50:	4619      	mov	r1, r3
 800ac52:	481b      	ldr	r0, [pc, #108]	@ (800acc0 <HAL_PCD_MspInit+0xc0>)
 800ac54:	f7f9 fd1c 	bl	8004690 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800ac58:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800ac5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ac5e:	2302      	movs	r3, #2
 800ac60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ac62:	2300      	movs	r3, #0
 800ac64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ac66:	2303      	movs	r3, #3
 800ac68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800ac6a:	230a      	movs	r3, #10
 800ac6c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ac6e:	f107 0314 	add.w	r3, r7, #20
 800ac72:	4619      	mov	r1, r3
 800ac74:	4812      	ldr	r0, [pc, #72]	@ (800acc0 <HAL_PCD_MspInit+0xc0>)
 800ac76:	f7f9 fd0b 	bl	8004690 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800ac7a:	4b10      	ldr	r3, [pc, #64]	@ (800acbc <HAL_PCD_MspInit+0xbc>)
 800ac7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac7e:	4a0f      	ldr	r2, [pc, #60]	@ (800acbc <HAL_PCD_MspInit+0xbc>)
 800ac80:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ac84:	6353      	str	r3, [r2, #52]	@ 0x34
 800ac86:	2300      	movs	r3, #0
 800ac88:	60fb      	str	r3, [r7, #12]
 800ac8a:	4b0c      	ldr	r3, [pc, #48]	@ (800acbc <HAL_PCD_MspInit+0xbc>)
 800ac8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac8e:	4a0b      	ldr	r2, [pc, #44]	@ (800acbc <HAL_PCD_MspInit+0xbc>)
 800ac90:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800ac94:	6453      	str	r3, [r2, #68]	@ 0x44
 800ac96:	4b09      	ldr	r3, [pc, #36]	@ (800acbc <HAL_PCD_MspInit+0xbc>)
 800ac98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac9a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ac9e:	60fb      	str	r3, [r7, #12]
 800aca0:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800aca2:	2200      	movs	r2, #0
 800aca4:	2100      	movs	r1, #0
 800aca6:	2043      	movs	r0, #67	@ 0x43
 800aca8:	f7f9 fcbb 	bl	8004622 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800acac:	2043      	movs	r0, #67	@ 0x43
 800acae:	f7f9 fcd4 	bl	800465a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800acb2:	bf00      	nop
 800acb4:	3728      	adds	r7, #40	@ 0x28
 800acb6:	46bd      	mov	sp, r7
 800acb8:	bd80      	pop	{r7, pc}
 800acba:	bf00      	nop
 800acbc:	40023800 	.word	0x40023800
 800acc0:	40020000 	.word	0x40020000

0800acc4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800acc4:	b580      	push	{r7, lr}
 800acc6:	b082      	sub	sp, #8
 800acc8:	af00      	add	r7, sp, #0
 800acca:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	f8d3 2500 	ldr.w	r2, [r3, #1280]	@ 0x500
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 800acd8:	4619      	mov	r1, r3
 800acda:	4610      	mov	r0, r2
 800acdc:	f7fe fd5b 	bl	8009796 <USBD_LL_SetupStage>
}
 800ace0:	bf00      	nop
 800ace2:	3708      	adds	r7, #8
 800ace4:	46bd      	mov	sp, r7
 800ace6:	bd80      	pop	{r7, pc}

0800ace8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ace8:	b580      	push	{r7, lr}
 800acea:	b082      	sub	sp, #8
 800acec:	af00      	add	r7, sp, #0
 800acee:	6078      	str	r0, [r7, #4]
 800acf0:	460b      	mov	r3, r1
 800acf2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	f8d3 0500 	ldr.w	r0, [r3, #1280]	@ 0x500
 800acfa:	78fa      	ldrb	r2, [r7, #3]
 800acfc:	6879      	ldr	r1, [r7, #4]
 800acfe:	4613      	mov	r3, r2
 800ad00:	00db      	lsls	r3, r3, #3
 800ad02:	4413      	add	r3, r2
 800ad04:	009b      	lsls	r3, r3, #2
 800ad06:	440b      	add	r3, r1
 800ad08:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 800ad0c:	681a      	ldr	r2, [r3, #0]
 800ad0e:	78fb      	ldrb	r3, [r7, #3]
 800ad10:	4619      	mov	r1, r3
 800ad12:	f7fe fd8d 	bl	8009830 <USBD_LL_DataOutStage>
}
 800ad16:	bf00      	nop
 800ad18:	3708      	adds	r7, #8
 800ad1a:	46bd      	mov	sp, r7
 800ad1c:	bd80      	pop	{r7, pc}

0800ad1e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ad1e:	b580      	push	{r7, lr}
 800ad20:	b082      	sub	sp, #8
 800ad22:	af00      	add	r7, sp, #0
 800ad24:	6078      	str	r0, [r7, #4]
 800ad26:	460b      	mov	r3, r1
 800ad28:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	f8d3 0500 	ldr.w	r0, [r3, #1280]	@ 0x500
 800ad30:	78fa      	ldrb	r2, [r7, #3]
 800ad32:	6879      	ldr	r1, [r7, #4]
 800ad34:	4613      	mov	r3, r2
 800ad36:	00db      	lsls	r3, r3, #3
 800ad38:	4413      	add	r3, r2
 800ad3a:	009b      	lsls	r3, r3, #2
 800ad3c:	440b      	add	r3, r1
 800ad3e:	3348      	adds	r3, #72	@ 0x48
 800ad40:	681a      	ldr	r2, [r3, #0]
 800ad42:	78fb      	ldrb	r3, [r7, #3]
 800ad44:	4619      	mov	r1, r3
 800ad46:	f7fe fde4 	bl	8009912 <USBD_LL_DataInStage>
}
 800ad4a:	bf00      	nop
 800ad4c:	3708      	adds	r7, #8
 800ad4e:	46bd      	mov	sp, r7
 800ad50:	bd80      	pop	{r7, pc}

0800ad52 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ad52:	b580      	push	{r7, lr}
 800ad54:	b082      	sub	sp, #8
 800ad56:	af00      	add	r7, sp, #0
 800ad58:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
 800ad60:	4618      	mov	r0, r3
 800ad62:	f7fe fef4 	bl	8009b4e <USBD_LL_SOF>
}
 800ad66:	bf00      	nop
 800ad68:	3708      	adds	r7, #8
 800ad6a:	46bd      	mov	sp, r7
 800ad6c:	bd80      	pop	{r7, pc}

0800ad6e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ad6e:	b580      	push	{r7, lr}
 800ad70:	b084      	sub	sp, #16
 800ad72:	af00      	add	r7, sp, #0
 800ad74:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800ad76:	2301      	movs	r3, #1
 800ad78:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	691b      	ldr	r3, [r3, #16]
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d102      	bne.n	800ad88 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800ad82:	2300      	movs	r3, #0
 800ad84:	73fb      	strb	r3, [r7, #15]
 800ad86:	e008      	b.n	800ad9a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	691b      	ldr	r3, [r3, #16]
 800ad8c:	2b02      	cmp	r3, #2
 800ad8e:	d102      	bne.n	800ad96 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800ad90:	2301      	movs	r3, #1
 800ad92:	73fb      	strb	r3, [r7, #15]
 800ad94:	e001      	b.n	800ad9a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800ad96:	f7f7 fe30 	bl	80029fa <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
 800ada0:	7bfa      	ldrb	r2, [r7, #15]
 800ada2:	4611      	mov	r1, r2
 800ada4:	4618      	mov	r0, r3
 800ada6:	f7fe fe9a 	bl	8009ade <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
 800adb0:	4618      	mov	r0, r3
 800adb2:	f7fe fe53 	bl	8009a5c <USBD_LL_Reset>
}
 800adb6:	bf00      	nop
 800adb8:	3710      	adds	r7, #16
 800adba:	46bd      	mov	sp, r7
 800adbc:	bd80      	pop	{r7, pc}
	...

0800adc0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800adc0:	b580      	push	{r7, lr}
 800adc2:	b082      	sub	sp, #8
 800adc4:	af00      	add	r7, sp, #0
 800adc6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
 800adce:	4618      	mov	r0, r3
 800add0:	f7fe fe94 	bl	8009afc <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	687a      	ldr	r2, [r7, #4]
 800ade0:	6812      	ldr	r2, [r2, #0]
 800ade2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800ade6:	f043 0301 	orr.w	r3, r3, #1
 800adea:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	6a1b      	ldr	r3, [r3, #32]
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d005      	beq.n	800ae00 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800adf4:	4b04      	ldr	r3, [pc, #16]	@ (800ae08 <HAL_PCD_SuspendCallback+0x48>)
 800adf6:	691b      	ldr	r3, [r3, #16]
 800adf8:	4a03      	ldr	r2, [pc, #12]	@ (800ae08 <HAL_PCD_SuspendCallback+0x48>)
 800adfa:	f043 0306 	orr.w	r3, r3, #6
 800adfe:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800ae00:	bf00      	nop
 800ae02:	3708      	adds	r7, #8
 800ae04:	46bd      	mov	sp, r7
 800ae06:	bd80      	pop	{r7, pc}
 800ae08:	e000ed00 	.word	0xe000ed00

0800ae0c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ae0c:	b580      	push	{r7, lr}
 800ae0e:	b082      	sub	sp, #8
 800ae10:	af00      	add	r7, sp, #0
 800ae12:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
 800ae1a:	4618      	mov	r0, r3
 800ae1c:	f7fe fe82 	bl	8009b24 <USBD_LL_Resume>
}
 800ae20:	bf00      	nop
 800ae22:	3708      	adds	r7, #8
 800ae24:	46bd      	mov	sp, r7
 800ae26:	bd80      	pop	{r7, pc}

0800ae28 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ae28:	b580      	push	{r7, lr}
 800ae2a:	b082      	sub	sp, #8
 800ae2c:	af00      	add	r7, sp, #0
 800ae2e:	6078      	str	r0, [r7, #4]
 800ae30:	460b      	mov	r3, r1
 800ae32:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
 800ae3a:	78fa      	ldrb	r2, [r7, #3]
 800ae3c:	4611      	mov	r1, r2
 800ae3e:	4618      	mov	r0, r3
 800ae40:	f7fe feab 	bl	8009b9a <USBD_LL_IsoOUTIncomplete>
}
 800ae44:	bf00      	nop
 800ae46:	3708      	adds	r7, #8
 800ae48:	46bd      	mov	sp, r7
 800ae4a:	bd80      	pop	{r7, pc}

0800ae4c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ae4c:	b580      	push	{r7, lr}
 800ae4e:	b082      	sub	sp, #8
 800ae50:	af00      	add	r7, sp, #0
 800ae52:	6078      	str	r0, [r7, #4]
 800ae54:	460b      	mov	r3, r1
 800ae56:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
 800ae5e:	78fa      	ldrb	r2, [r7, #3]
 800ae60:	4611      	mov	r1, r2
 800ae62:	4618      	mov	r0, r3
 800ae64:	f7fe fe8d 	bl	8009b82 <USBD_LL_IsoINIncomplete>
}
 800ae68:	bf00      	nop
 800ae6a:	3708      	adds	r7, #8
 800ae6c:	46bd      	mov	sp, r7
 800ae6e:	bd80      	pop	{r7, pc}

0800ae70 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ae70:	b580      	push	{r7, lr}
 800ae72:	b082      	sub	sp, #8
 800ae74:	af00      	add	r7, sp, #0
 800ae76:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
 800ae7e:	4618      	mov	r0, r3
 800ae80:	f7fe fe97 	bl	8009bb2 <USBD_LL_DevConnected>
}
 800ae84:	bf00      	nop
 800ae86:	3708      	adds	r7, #8
 800ae88:	46bd      	mov	sp, r7
 800ae8a:	bd80      	pop	{r7, pc}

0800ae8c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ae8c:	b580      	push	{r7, lr}
 800ae8e:	b082      	sub	sp, #8
 800ae90:	af00      	add	r7, sp, #0
 800ae92:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
 800ae9a:	4618      	mov	r0, r3
 800ae9c:	f7fe fe93 	bl	8009bc6 <USBD_LL_DevDisconnected>
}
 800aea0:	bf00      	nop
 800aea2:	3708      	adds	r7, #8
 800aea4:	46bd      	mov	sp, r7
 800aea6:	bd80      	pop	{r7, pc}

0800aea8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800aea8:	b580      	push	{r7, lr}
 800aeaa:	b082      	sub	sp, #8
 800aeac:	af00      	add	r7, sp, #0
 800aeae:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	781b      	ldrb	r3, [r3, #0]
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d139      	bne.n	800af2c <USBD_LL_Init+0x84>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800aeb8:	4a1f      	ldr	r2, [pc, #124]	@ (800af38 <USBD_LL_Init+0x90>)
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	f8c2 3500 	str.w	r3, [r2, #1280]	@ 0x500
  pdev->pData = &hpcd_USB_OTG_FS;
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	4a1d      	ldr	r2, [pc, #116]	@ (800af38 <USBD_LL_Init+0x90>)
 800aec4:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800aec8:	4b1b      	ldr	r3, [pc, #108]	@ (800af38 <USBD_LL_Init+0x90>)
 800aeca:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800aece:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800aed0:	4b19      	ldr	r3, [pc, #100]	@ (800af38 <USBD_LL_Init+0x90>)
 800aed2:	2204      	movs	r2, #4
 800aed4:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800aed6:	4b18      	ldr	r3, [pc, #96]	@ (800af38 <USBD_LL_Init+0x90>)
 800aed8:	2202      	movs	r2, #2
 800aeda:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800aedc:	4b16      	ldr	r3, [pc, #88]	@ (800af38 <USBD_LL_Init+0x90>)
 800aede:	2200      	movs	r2, #0
 800aee0:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800aee2:	4b15      	ldr	r3, [pc, #84]	@ (800af38 <USBD_LL_Init+0x90>)
 800aee4:	2202      	movs	r2, #2
 800aee6:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800aee8:	4b13      	ldr	r3, [pc, #76]	@ (800af38 <USBD_LL_Init+0x90>)
 800aeea:	2200      	movs	r2, #0
 800aeec:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800aeee:	4b12      	ldr	r3, [pc, #72]	@ (800af38 <USBD_LL_Init+0x90>)
 800aef0:	2200      	movs	r2, #0
 800aef2:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800aef4:	4b10      	ldr	r3, [pc, #64]	@ (800af38 <USBD_LL_Init+0x90>)
 800aef6:	2201      	movs	r2, #1
 800aef8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800aefa:	4b0f      	ldr	r3, [pc, #60]	@ (800af38 <USBD_LL_Init+0x90>)
 800aefc:	2200      	movs	r2, #0
 800aefe:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800af00:	480d      	ldr	r0, [pc, #52]	@ (800af38 <USBD_LL_Init+0x90>)
 800af02:	f7f9 fdab 	bl	8004a5c <HAL_PCD_Init>
 800af06:	4603      	mov	r3, r0
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d001      	beq.n	800af10 <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 800af0c:	f7f7 fd75 	bl	80029fa <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800af10:	2180      	movs	r1, #128	@ 0x80
 800af12:	4809      	ldr	r0, [pc, #36]	@ (800af38 <USBD_LL_Init+0x90>)
 800af14:	f7fa ffc4 	bl	8005ea0 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800af18:	2240      	movs	r2, #64	@ 0x40
 800af1a:	2100      	movs	r1, #0
 800af1c:	4806      	ldr	r0, [pc, #24]	@ (800af38 <USBD_LL_Init+0x90>)
 800af1e:	f7fa ff79 	bl	8005e14 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800af22:	2280      	movs	r2, #128	@ 0x80
 800af24:	2101      	movs	r1, #1
 800af26:	4804      	ldr	r0, [pc, #16]	@ (800af38 <USBD_LL_Init+0x90>)
 800af28:	f7fa ff74 	bl	8005e14 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800af2c:	2300      	movs	r3, #0
}
 800af2e:	4618      	mov	r0, r3
 800af30:	3708      	adds	r7, #8
 800af32:	46bd      	mov	sp, r7
 800af34:	bd80      	pop	{r7, pc}
 800af36:	bf00      	nop
 800af38:	200012cc 	.word	0x200012cc

0800af3c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800af3c:	b580      	push	{r7, lr}
 800af3e:	b084      	sub	sp, #16
 800af40:	af00      	add	r7, sp, #0
 800af42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800af44:	2300      	movs	r3, #0
 800af46:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800af48:	2300      	movs	r3, #0
 800af4a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800af52:	4618      	mov	r0, r3
 800af54:	f7f9 fe9f 	bl	8004c96 <HAL_PCD_Start>
 800af58:	4603      	mov	r3, r0
 800af5a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800af5c:	7bfb      	ldrb	r3, [r7, #15]
 800af5e:	4618      	mov	r0, r3
 800af60:	f000 f92e 	bl	800b1c0 <USBD_Get_USB_Status>
 800af64:	4603      	mov	r3, r0
 800af66:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800af68:	7bbb      	ldrb	r3, [r7, #14]
}
 800af6a:	4618      	mov	r0, r3
 800af6c:	3710      	adds	r7, #16
 800af6e:	46bd      	mov	sp, r7
 800af70:	bd80      	pop	{r7, pc}

0800af72 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800af72:	b580      	push	{r7, lr}
 800af74:	b084      	sub	sp, #16
 800af76:	af00      	add	r7, sp, #0
 800af78:	6078      	str	r0, [r7, #4]
 800af7a:	4608      	mov	r0, r1
 800af7c:	4611      	mov	r1, r2
 800af7e:	461a      	mov	r2, r3
 800af80:	4603      	mov	r3, r0
 800af82:	70fb      	strb	r3, [r7, #3]
 800af84:	460b      	mov	r3, r1
 800af86:	70bb      	strb	r3, [r7, #2]
 800af88:	4613      	mov	r3, r2
 800af8a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800af8c:	2300      	movs	r3, #0
 800af8e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800af90:	2300      	movs	r3, #0
 800af92:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800af9a:	78bb      	ldrb	r3, [r7, #2]
 800af9c:	883a      	ldrh	r2, [r7, #0]
 800af9e:	78f9      	ldrb	r1, [r7, #3]
 800afa0:	f7fa fb51 	bl	8005646 <HAL_PCD_EP_Open>
 800afa4:	4603      	mov	r3, r0
 800afa6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800afa8:	7bfb      	ldrb	r3, [r7, #15]
 800afaa:	4618      	mov	r0, r3
 800afac:	f000 f908 	bl	800b1c0 <USBD_Get_USB_Status>
 800afb0:	4603      	mov	r3, r0
 800afb2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800afb4:	7bbb      	ldrb	r3, [r7, #14]
}
 800afb6:	4618      	mov	r0, r3
 800afb8:	3710      	adds	r7, #16
 800afba:	46bd      	mov	sp, r7
 800afbc:	bd80      	pop	{r7, pc}

0800afbe <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800afbe:	b580      	push	{r7, lr}
 800afc0:	b084      	sub	sp, #16
 800afc2:	af00      	add	r7, sp, #0
 800afc4:	6078      	str	r0, [r7, #4]
 800afc6:	460b      	mov	r3, r1
 800afc8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800afca:	2300      	movs	r3, #0
 800afcc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800afce:	2300      	movs	r3, #0
 800afd0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800afd8:	78fa      	ldrb	r2, [r7, #3]
 800afda:	4611      	mov	r1, r2
 800afdc:	4618      	mov	r0, r3
 800afde:	f7fa fb9a 	bl	8005716 <HAL_PCD_EP_Close>
 800afe2:	4603      	mov	r3, r0
 800afe4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800afe6:	7bfb      	ldrb	r3, [r7, #15]
 800afe8:	4618      	mov	r0, r3
 800afea:	f000 f8e9 	bl	800b1c0 <USBD_Get_USB_Status>
 800afee:	4603      	mov	r3, r0
 800aff0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aff2:	7bbb      	ldrb	r3, [r7, #14]
}
 800aff4:	4618      	mov	r0, r3
 800aff6:	3710      	adds	r7, #16
 800aff8:	46bd      	mov	sp, r7
 800affa:	bd80      	pop	{r7, pc}

0800affc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800affc:	b580      	push	{r7, lr}
 800affe:	b084      	sub	sp, #16
 800b000:	af00      	add	r7, sp, #0
 800b002:	6078      	str	r0, [r7, #4]
 800b004:	460b      	mov	r3, r1
 800b006:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b008:	2300      	movs	r3, #0
 800b00a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b00c:	2300      	movs	r3, #0
 800b00e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b016:	78fa      	ldrb	r2, [r7, #3]
 800b018:	4611      	mov	r1, r2
 800b01a:	4618      	mov	r0, r3
 800b01c:	f7fa fc53 	bl	80058c6 <HAL_PCD_EP_SetStall>
 800b020:	4603      	mov	r3, r0
 800b022:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b024:	7bfb      	ldrb	r3, [r7, #15]
 800b026:	4618      	mov	r0, r3
 800b028:	f000 f8ca 	bl	800b1c0 <USBD_Get_USB_Status>
 800b02c:	4603      	mov	r3, r0
 800b02e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b030:	7bbb      	ldrb	r3, [r7, #14]
}
 800b032:	4618      	mov	r0, r3
 800b034:	3710      	adds	r7, #16
 800b036:	46bd      	mov	sp, r7
 800b038:	bd80      	pop	{r7, pc}

0800b03a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b03a:	b580      	push	{r7, lr}
 800b03c:	b084      	sub	sp, #16
 800b03e:	af00      	add	r7, sp, #0
 800b040:	6078      	str	r0, [r7, #4]
 800b042:	460b      	mov	r3, r1
 800b044:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b046:	2300      	movs	r3, #0
 800b048:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b04a:	2300      	movs	r3, #0
 800b04c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b054:	78fa      	ldrb	r2, [r7, #3]
 800b056:	4611      	mov	r1, r2
 800b058:	4618      	mov	r0, r3
 800b05a:	f7fa fc98 	bl	800598e <HAL_PCD_EP_ClrStall>
 800b05e:	4603      	mov	r3, r0
 800b060:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b062:	7bfb      	ldrb	r3, [r7, #15]
 800b064:	4618      	mov	r0, r3
 800b066:	f000 f8ab 	bl	800b1c0 <USBD_Get_USB_Status>
 800b06a:	4603      	mov	r3, r0
 800b06c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b06e:	7bbb      	ldrb	r3, [r7, #14]
}
 800b070:	4618      	mov	r0, r3
 800b072:	3710      	adds	r7, #16
 800b074:	46bd      	mov	sp, r7
 800b076:	bd80      	pop	{r7, pc}

0800b078 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b078:	b480      	push	{r7}
 800b07a:	b085      	sub	sp, #20
 800b07c:	af00      	add	r7, sp, #0
 800b07e:	6078      	str	r0, [r7, #4]
 800b080:	460b      	mov	r3, r1
 800b082:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b08a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b08c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b090:	2b00      	cmp	r3, #0
 800b092:	da0b      	bge.n	800b0ac <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b094:	78fb      	ldrb	r3, [r7, #3]
 800b096:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b09a:	68f9      	ldr	r1, [r7, #12]
 800b09c:	4613      	mov	r3, r2
 800b09e:	00db      	lsls	r3, r3, #3
 800b0a0:	4413      	add	r3, r2
 800b0a2:	009b      	lsls	r3, r3, #2
 800b0a4:	440b      	add	r3, r1
 800b0a6:	333e      	adds	r3, #62	@ 0x3e
 800b0a8:	781b      	ldrb	r3, [r3, #0]
 800b0aa:	e00b      	b.n	800b0c4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b0ac:	78fb      	ldrb	r3, [r7, #3]
 800b0ae:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b0b2:	68f9      	ldr	r1, [r7, #12]
 800b0b4:	4613      	mov	r3, r2
 800b0b6:	00db      	lsls	r3, r3, #3
 800b0b8:	4413      	add	r3, r2
 800b0ba:	009b      	lsls	r3, r3, #2
 800b0bc:	440b      	add	r3, r1
 800b0be:	f203 237e 	addw	r3, r3, #638	@ 0x27e
 800b0c2:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b0c4:	4618      	mov	r0, r3
 800b0c6:	3714      	adds	r7, #20
 800b0c8:	46bd      	mov	sp, r7
 800b0ca:	bc80      	pop	{r7}
 800b0cc:	4770      	bx	lr

0800b0ce <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b0ce:	b580      	push	{r7, lr}
 800b0d0:	b084      	sub	sp, #16
 800b0d2:	af00      	add	r7, sp, #0
 800b0d4:	6078      	str	r0, [r7, #4]
 800b0d6:	460b      	mov	r3, r1
 800b0d8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b0da:	2300      	movs	r3, #0
 800b0dc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b0de:	2300      	movs	r3, #0
 800b0e0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b0e8:	78fa      	ldrb	r2, [r7, #3]
 800b0ea:	4611      	mov	r1, r2
 800b0ec:	4618      	mov	r0, r3
 800b0ee:	f7fa fa85 	bl	80055fc <HAL_PCD_SetAddress>
 800b0f2:	4603      	mov	r3, r0
 800b0f4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b0f6:	7bfb      	ldrb	r3, [r7, #15]
 800b0f8:	4618      	mov	r0, r3
 800b0fa:	f000 f861 	bl	800b1c0 <USBD_Get_USB_Status>
 800b0fe:	4603      	mov	r3, r0
 800b100:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b102:	7bbb      	ldrb	r3, [r7, #14]
}
 800b104:	4618      	mov	r0, r3
 800b106:	3710      	adds	r7, #16
 800b108:	46bd      	mov	sp, r7
 800b10a:	bd80      	pop	{r7, pc}

0800b10c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800b10c:	b580      	push	{r7, lr}
 800b10e:	b086      	sub	sp, #24
 800b110:	af00      	add	r7, sp, #0
 800b112:	60f8      	str	r0, [r7, #12]
 800b114:	607a      	str	r2, [r7, #4]
 800b116:	461a      	mov	r2, r3
 800b118:	460b      	mov	r3, r1
 800b11a:	72fb      	strb	r3, [r7, #11]
 800b11c:	4613      	mov	r3, r2
 800b11e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b120:	2300      	movs	r3, #0
 800b122:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b124:	2300      	movs	r3, #0
 800b126:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b128:	68fb      	ldr	r3, [r7, #12]
 800b12a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800b12e:	893b      	ldrh	r3, [r7, #8]
 800b130:	7af9      	ldrb	r1, [r7, #11]
 800b132:	687a      	ldr	r2, [r7, #4]
 800b134:	f7fa fb8c 	bl	8005850 <HAL_PCD_EP_Transmit>
 800b138:	4603      	mov	r3, r0
 800b13a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b13c:	7dfb      	ldrb	r3, [r7, #23]
 800b13e:	4618      	mov	r0, r3
 800b140:	f000 f83e 	bl	800b1c0 <USBD_Get_USB_Status>
 800b144:	4603      	mov	r3, r0
 800b146:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b148:	7dbb      	ldrb	r3, [r7, #22]
}
 800b14a:	4618      	mov	r0, r3
 800b14c:	3718      	adds	r7, #24
 800b14e:	46bd      	mov	sp, r7
 800b150:	bd80      	pop	{r7, pc}

0800b152 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800b152:	b580      	push	{r7, lr}
 800b154:	b086      	sub	sp, #24
 800b156:	af00      	add	r7, sp, #0
 800b158:	60f8      	str	r0, [r7, #12]
 800b15a:	607a      	str	r2, [r7, #4]
 800b15c:	461a      	mov	r2, r3
 800b15e:	460b      	mov	r3, r1
 800b160:	72fb      	strb	r3, [r7, #11]
 800b162:	4613      	mov	r3, r2
 800b164:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b166:	2300      	movs	r3, #0
 800b168:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b16a:	2300      	movs	r3, #0
 800b16c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b16e:	68fb      	ldr	r3, [r7, #12]
 800b170:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800b174:	893b      	ldrh	r3, [r7, #8]
 800b176:	7af9      	ldrb	r1, [r7, #11]
 800b178:	687a      	ldr	r2, [r7, #4]
 800b17a:	f7fa fb16 	bl	80057aa <HAL_PCD_EP_Receive>
 800b17e:	4603      	mov	r3, r0
 800b180:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b182:	7dfb      	ldrb	r3, [r7, #23]
 800b184:	4618      	mov	r0, r3
 800b186:	f000 f81b 	bl	800b1c0 <USBD_Get_USB_Status>
 800b18a:	4603      	mov	r3, r0
 800b18c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b18e:	7dbb      	ldrb	r3, [r7, #22]
}
 800b190:	4618      	mov	r0, r3
 800b192:	3718      	adds	r7, #24
 800b194:	46bd      	mov	sp, r7
 800b196:	bd80      	pop	{r7, pc}

0800b198 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b198:	b580      	push	{r7, lr}
 800b19a:	b082      	sub	sp, #8
 800b19c:	af00      	add	r7, sp, #0
 800b19e:	6078      	str	r0, [r7, #4]
 800b1a0:	460b      	mov	r3, r1
 800b1a2:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b1aa:	78fa      	ldrb	r2, [r7, #3]
 800b1ac:	4611      	mov	r1, r2
 800b1ae:	4618      	mov	r0, r3
 800b1b0:	f7fa fb37 	bl	8005822 <HAL_PCD_EP_GetRxCount>
 800b1b4:	4603      	mov	r3, r0
}
 800b1b6:	4618      	mov	r0, r3
 800b1b8:	3708      	adds	r7, #8
 800b1ba:	46bd      	mov	sp, r7
 800b1bc:	bd80      	pop	{r7, pc}
	...

0800b1c0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b1c0:	b480      	push	{r7}
 800b1c2:	b085      	sub	sp, #20
 800b1c4:	af00      	add	r7, sp, #0
 800b1c6:	4603      	mov	r3, r0
 800b1c8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b1ca:	2300      	movs	r3, #0
 800b1cc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b1ce:	79fb      	ldrb	r3, [r7, #7]
 800b1d0:	2b03      	cmp	r3, #3
 800b1d2:	d817      	bhi.n	800b204 <USBD_Get_USB_Status+0x44>
 800b1d4:	a201      	add	r2, pc, #4	@ (adr r2, 800b1dc <USBD_Get_USB_Status+0x1c>)
 800b1d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1da:	bf00      	nop
 800b1dc:	0800b1ed 	.word	0x0800b1ed
 800b1e0:	0800b1f3 	.word	0x0800b1f3
 800b1e4:	0800b1f9 	.word	0x0800b1f9
 800b1e8:	0800b1ff 	.word	0x0800b1ff
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b1ec:	2300      	movs	r3, #0
 800b1ee:	73fb      	strb	r3, [r7, #15]
    break;
 800b1f0:	e00b      	b.n	800b20a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b1f2:	2302      	movs	r3, #2
 800b1f4:	73fb      	strb	r3, [r7, #15]
    break;
 800b1f6:	e008      	b.n	800b20a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b1f8:	2301      	movs	r3, #1
 800b1fa:	73fb      	strb	r3, [r7, #15]
    break;
 800b1fc:	e005      	b.n	800b20a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b1fe:	2302      	movs	r3, #2
 800b200:	73fb      	strb	r3, [r7, #15]
    break;
 800b202:	e002      	b.n	800b20a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b204:	2302      	movs	r3, #2
 800b206:	73fb      	strb	r3, [r7, #15]
    break;
 800b208:	bf00      	nop
  }
  return usb_status;
 800b20a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b20c:	4618      	mov	r0, r3
 800b20e:	3714      	adds	r7, #20
 800b210:	46bd      	mov	sp, r7
 800b212:	bc80      	pop	{r7}
 800b214:	4770      	bx	lr
 800b216:	bf00      	nop

0800b218 <malloc>:
 800b218:	4b02      	ldr	r3, [pc, #8]	@ (800b224 <malloc+0xc>)
 800b21a:	4601      	mov	r1, r0
 800b21c:	6818      	ldr	r0, [r3, #0]
 800b21e:	f000 b82d 	b.w	800b27c <_malloc_r>
 800b222:	bf00      	nop
 800b224:	200001d4 	.word	0x200001d4

0800b228 <free>:
 800b228:	4b02      	ldr	r3, [pc, #8]	@ (800b234 <free+0xc>)
 800b22a:	4601      	mov	r1, r0
 800b22c:	6818      	ldr	r0, [r3, #0]
 800b22e:	f001 bd03 	b.w	800cc38 <_free_r>
 800b232:	bf00      	nop
 800b234:	200001d4 	.word	0x200001d4

0800b238 <sbrk_aligned>:
 800b238:	b570      	push	{r4, r5, r6, lr}
 800b23a:	4e0f      	ldr	r6, [pc, #60]	@ (800b278 <sbrk_aligned+0x40>)
 800b23c:	460c      	mov	r4, r1
 800b23e:	6831      	ldr	r1, [r6, #0]
 800b240:	4605      	mov	r5, r0
 800b242:	b911      	cbnz	r1, 800b24a <sbrk_aligned+0x12>
 800b244:	f000 fe48 	bl	800bed8 <_sbrk_r>
 800b248:	6030      	str	r0, [r6, #0]
 800b24a:	4621      	mov	r1, r4
 800b24c:	4628      	mov	r0, r5
 800b24e:	f000 fe43 	bl	800bed8 <_sbrk_r>
 800b252:	1c43      	adds	r3, r0, #1
 800b254:	d103      	bne.n	800b25e <sbrk_aligned+0x26>
 800b256:	f04f 34ff 	mov.w	r4, #4294967295
 800b25a:	4620      	mov	r0, r4
 800b25c:	bd70      	pop	{r4, r5, r6, pc}
 800b25e:	1cc4      	adds	r4, r0, #3
 800b260:	f024 0403 	bic.w	r4, r4, #3
 800b264:	42a0      	cmp	r0, r4
 800b266:	d0f8      	beq.n	800b25a <sbrk_aligned+0x22>
 800b268:	1a21      	subs	r1, r4, r0
 800b26a:	4628      	mov	r0, r5
 800b26c:	f000 fe34 	bl	800bed8 <_sbrk_r>
 800b270:	3001      	adds	r0, #1
 800b272:	d1f2      	bne.n	800b25a <sbrk_aligned+0x22>
 800b274:	e7ef      	b.n	800b256 <sbrk_aligned+0x1e>
 800b276:	bf00      	nop
 800b278:	200017d0 	.word	0x200017d0

0800b27c <_malloc_r>:
 800b27c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b280:	1ccd      	adds	r5, r1, #3
 800b282:	f025 0503 	bic.w	r5, r5, #3
 800b286:	3508      	adds	r5, #8
 800b288:	2d0c      	cmp	r5, #12
 800b28a:	bf38      	it	cc
 800b28c:	250c      	movcc	r5, #12
 800b28e:	2d00      	cmp	r5, #0
 800b290:	4606      	mov	r6, r0
 800b292:	db01      	blt.n	800b298 <_malloc_r+0x1c>
 800b294:	42a9      	cmp	r1, r5
 800b296:	d904      	bls.n	800b2a2 <_malloc_r+0x26>
 800b298:	230c      	movs	r3, #12
 800b29a:	6033      	str	r3, [r6, #0]
 800b29c:	2000      	movs	r0, #0
 800b29e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b2a2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b378 <_malloc_r+0xfc>
 800b2a6:	f000 f869 	bl	800b37c <__malloc_lock>
 800b2aa:	f8d8 3000 	ldr.w	r3, [r8]
 800b2ae:	461c      	mov	r4, r3
 800b2b0:	bb44      	cbnz	r4, 800b304 <_malloc_r+0x88>
 800b2b2:	4629      	mov	r1, r5
 800b2b4:	4630      	mov	r0, r6
 800b2b6:	f7ff ffbf 	bl	800b238 <sbrk_aligned>
 800b2ba:	1c43      	adds	r3, r0, #1
 800b2bc:	4604      	mov	r4, r0
 800b2be:	d158      	bne.n	800b372 <_malloc_r+0xf6>
 800b2c0:	f8d8 4000 	ldr.w	r4, [r8]
 800b2c4:	4627      	mov	r7, r4
 800b2c6:	2f00      	cmp	r7, #0
 800b2c8:	d143      	bne.n	800b352 <_malloc_r+0xd6>
 800b2ca:	2c00      	cmp	r4, #0
 800b2cc:	d04b      	beq.n	800b366 <_malloc_r+0xea>
 800b2ce:	6823      	ldr	r3, [r4, #0]
 800b2d0:	4639      	mov	r1, r7
 800b2d2:	4630      	mov	r0, r6
 800b2d4:	eb04 0903 	add.w	r9, r4, r3
 800b2d8:	f000 fdfe 	bl	800bed8 <_sbrk_r>
 800b2dc:	4581      	cmp	r9, r0
 800b2de:	d142      	bne.n	800b366 <_malloc_r+0xea>
 800b2e0:	6821      	ldr	r1, [r4, #0]
 800b2e2:	4630      	mov	r0, r6
 800b2e4:	1a6d      	subs	r5, r5, r1
 800b2e6:	4629      	mov	r1, r5
 800b2e8:	f7ff ffa6 	bl	800b238 <sbrk_aligned>
 800b2ec:	3001      	adds	r0, #1
 800b2ee:	d03a      	beq.n	800b366 <_malloc_r+0xea>
 800b2f0:	6823      	ldr	r3, [r4, #0]
 800b2f2:	442b      	add	r3, r5
 800b2f4:	6023      	str	r3, [r4, #0]
 800b2f6:	f8d8 3000 	ldr.w	r3, [r8]
 800b2fa:	685a      	ldr	r2, [r3, #4]
 800b2fc:	bb62      	cbnz	r2, 800b358 <_malloc_r+0xdc>
 800b2fe:	f8c8 7000 	str.w	r7, [r8]
 800b302:	e00f      	b.n	800b324 <_malloc_r+0xa8>
 800b304:	6822      	ldr	r2, [r4, #0]
 800b306:	1b52      	subs	r2, r2, r5
 800b308:	d420      	bmi.n	800b34c <_malloc_r+0xd0>
 800b30a:	2a0b      	cmp	r2, #11
 800b30c:	d917      	bls.n	800b33e <_malloc_r+0xc2>
 800b30e:	1961      	adds	r1, r4, r5
 800b310:	42a3      	cmp	r3, r4
 800b312:	6025      	str	r5, [r4, #0]
 800b314:	bf18      	it	ne
 800b316:	6059      	strne	r1, [r3, #4]
 800b318:	6863      	ldr	r3, [r4, #4]
 800b31a:	bf08      	it	eq
 800b31c:	f8c8 1000 	streq.w	r1, [r8]
 800b320:	5162      	str	r2, [r4, r5]
 800b322:	604b      	str	r3, [r1, #4]
 800b324:	4630      	mov	r0, r6
 800b326:	f000 f82f 	bl	800b388 <__malloc_unlock>
 800b32a:	f104 000b 	add.w	r0, r4, #11
 800b32e:	1d23      	adds	r3, r4, #4
 800b330:	f020 0007 	bic.w	r0, r0, #7
 800b334:	1ac2      	subs	r2, r0, r3
 800b336:	bf1c      	itt	ne
 800b338:	1a1b      	subne	r3, r3, r0
 800b33a:	50a3      	strne	r3, [r4, r2]
 800b33c:	e7af      	b.n	800b29e <_malloc_r+0x22>
 800b33e:	6862      	ldr	r2, [r4, #4]
 800b340:	42a3      	cmp	r3, r4
 800b342:	bf0c      	ite	eq
 800b344:	f8c8 2000 	streq.w	r2, [r8]
 800b348:	605a      	strne	r2, [r3, #4]
 800b34a:	e7eb      	b.n	800b324 <_malloc_r+0xa8>
 800b34c:	4623      	mov	r3, r4
 800b34e:	6864      	ldr	r4, [r4, #4]
 800b350:	e7ae      	b.n	800b2b0 <_malloc_r+0x34>
 800b352:	463c      	mov	r4, r7
 800b354:	687f      	ldr	r7, [r7, #4]
 800b356:	e7b6      	b.n	800b2c6 <_malloc_r+0x4a>
 800b358:	461a      	mov	r2, r3
 800b35a:	685b      	ldr	r3, [r3, #4]
 800b35c:	42a3      	cmp	r3, r4
 800b35e:	d1fb      	bne.n	800b358 <_malloc_r+0xdc>
 800b360:	2300      	movs	r3, #0
 800b362:	6053      	str	r3, [r2, #4]
 800b364:	e7de      	b.n	800b324 <_malloc_r+0xa8>
 800b366:	230c      	movs	r3, #12
 800b368:	4630      	mov	r0, r6
 800b36a:	6033      	str	r3, [r6, #0]
 800b36c:	f000 f80c 	bl	800b388 <__malloc_unlock>
 800b370:	e794      	b.n	800b29c <_malloc_r+0x20>
 800b372:	6005      	str	r5, [r0, #0]
 800b374:	e7d6      	b.n	800b324 <_malloc_r+0xa8>
 800b376:	bf00      	nop
 800b378:	200017d4 	.word	0x200017d4

0800b37c <__malloc_lock>:
 800b37c:	4801      	ldr	r0, [pc, #4]	@ (800b384 <__malloc_lock+0x8>)
 800b37e:	f000 bdf8 	b.w	800bf72 <__retarget_lock_acquire_recursive>
 800b382:	bf00      	nop
 800b384:	20001918 	.word	0x20001918

0800b388 <__malloc_unlock>:
 800b388:	4801      	ldr	r0, [pc, #4]	@ (800b390 <__malloc_unlock+0x8>)
 800b38a:	f000 bdf3 	b.w	800bf74 <__retarget_lock_release_recursive>
 800b38e:	bf00      	nop
 800b390:	20001918 	.word	0x20001918

0800b394 <__cvt>:
 800b394:	2b00      	cmp	r3, #0
 800b396:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b39a:	461d      	mov	r5, r3
 800b39c:	bfbb      	ittet	lt
 800b39e:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800b3a2:	461d      	movlt	r5, r3
 800b3a4:	2300      	movge	r3, #0
 800b3a6:	232d      	movlt	r3, #45	@ 0x2d
 800b3a8:	b088      	sub	sp, #32
 800b3aa:	4614      	mov	r4, r2
 800b3ac:	bfb8      	it	lt
 800b3ae:	4614      	movlt	r4, r2
 800b3b0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b3b2:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800b3b4:	7013      	strb	r3, [r2, #0]
 800b3b6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b3b8:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800b3bc:	f023 0820 	bic.w	r8, r3, #32
 800b3c0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b3c4:	d005      	beq.n	800b3d2 <__cvt+0x3e>
 800b3c6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b3ca:	d100      	bne.n	800b3ce <__cvt+0x3a>
 800b3cc:	3601      	adds	r6, #1
 800b3ce:	2302      	movs	r3, #2
 800b3d0:	e000      	b.n	800b3d4 <__cvt+0x40>
 800b3d2:	2303      	movs	r3, #3
 800b3d4:	aa07      	add	r2, sp, #28
 800b3d6:	9204      	str	r2, [sp, #16]
 800b3d8:	aa06      	add	r2, sp, #24
 800b3da:	e9cd a202 	strd	sl, r2, [sp, #8]
 800b3de:	e9cd 3600 	strd	r3, r6, [sp]
 800b3e2:	4622      	mov	r2, r4
 800b3e4:	462b      	mov	r3, r5
 800b3e6:	f000 fe5f 	bl	800c0a8 <_dtoa_r>
 800b3ea:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b3ee:	4607      	mov	r7, r0
 800b3f0:	d119      	bne.n	800b426 <__cvt+0x92>
 800b3f2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b3f4:	07db      	lsls	r3, r3, #31
 800b3f6:	d50e      	bpl.n	800b416 <__cvt+0x82>
 800b3f8:	eb00 0906 	add.w	r9, r0, r6
 800b3fc:	2200      	movs	r2, #0
 800b3fe:	2300      	movs	r3, #0
 800b400:	4620      	mov	r0, r4
 800b402:	4629      	mov	r1, r5
 800b404:	f7f5 fb0c 	bl	8000a20 <__aeabi_dcmpeq>
 800b408:	b108      	cbz	r0, 800b40e <__cvt+0x7a>
 800b40a:	f8cd 901c 	str.w	r9, [sp, #28]
 800b40e:	2230      	movs	r2, #48	@ 0x30
 800b410:	9b07      	ldr	r3, [sp, #28]
 800b412:	454b      	cmp	r3, r9
 800b414:	d31e      	bcc.n	800b454 <__cvt+0xc0>
 800b416:	4638      	mov	r0, r7
 800b418:	9b07      	ldr	r3, [sp, #28]
 800b41a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800b41c:	1bdb      	subs	r3, r3, r7
 800b41e:	6013      	str	r3, [r2, #0]
 800b420:	b008      	add	sp, #32
 800b422:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b426:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b42a:	eb00 0906 	add.w	r9, r0, r6
 800b42e:	d1e5      	bne.n	800b3fc <__cvt+0x68>
 800b430:	7803      	ldrb	r3, [r0, #0]
 800b432:	2b30      	cmp	r3, #48	@ 0x30
 800b434:	d10a      	bne.n	800b44c <__cvt+0xb8>
 800b436:	2200      	movs	r2, #0
 800b438:	2300      	movs	r3, #0
 800b43a:	4620      	mov	r0, r4
 800b43c:	4629      	mov	r1, r5
 800b43e:	f7f5 faef 	bl	8000a20 <__aeabi_dcmpeq>
 800b442:	b918      	cbnz	r0, 800b44c <__cvt+0xb8>
 800b444:	f1c6 0601 	rsb	r6, r6, #1
 800b448:	f8ca 6000 	str.w	r6, [sl]
 800b44c:	f8da 3000 	ldr.w	r3, [sl]
 800b450:	4499      	add	r9, r3
 800b452:	e7d3      	b.n	800b3fc <__cvt+0x68>
 800b454:	1c59      	adds	r1, r3, #1
 800b456:	9107      	str	r1, [sp, #28]
 800b458:	701a      	strb	r2, [r3, #0]
 800b45a:	e7d9      	b.n	800b410 <__cvt+0x7c>

0800b45c <__exponent>:
 800b45c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b45e:	2900      	cmp	r1, #0
 800b460:	bfb6      	itet	lt
 800b462:	232d      	movlt	r3, #45	@ 0x2d
 800b464:	232b      	movge	r3, #43	@ 0x2b
 800b466:	4249      	neglt	r1, r1
 800b468:	2909      	cmp	r1, #9
 800b46a:	7002      	strb	r2, [r0, #0]
 800b46c:	7043      	strb	r3, [r0, #1]
 800b46e:	dd29      	ble.n	800b4c4 <__exponent+0x68>
 800b470:	f10d 0307 	add.w	r3, sp, #7
 800b474:	461d      	mov	r5, r3
 800b476:	270a      	movs	r7, #10
 800b478:	fbb1 f6f7 	udiv	r6, r1, r7
 800b47c:	461a      	mov	r2, r3
 800b47e:	fb07 1416 	mls	r4, r7, r6, r1
 800b482:	3430      	adds	r4, #48	@ 0x30
 800b484:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b488:	460c      	mov	r4, r1
 800b48a:	2c63      	cmp	r4, #99	@ 0x63
 800b48c:	4631      	mov	r1, r6
 800b48e:	f103 33ff 	add.w	r3, r3, #4294967295
 800b492:	dcf1      	bgt.n	800b478 <__exponent+0x1c>
 800b494:	3130      	adds	r1, #48	@ 0x30
 800b496:	1e94      	subs	r4, r2, #2
 800b498:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b49c:	4623      	mov	r3, r4
 800b49e:	1c41      	adds	r1, r0, #1
 800b4a0:	42ab      	cmp	r3, r5
 800b4a2:	d30a      	bcc.n	800b4ba <__exponent+0x5e>
 800b4a4:	f10d 0309 	add.w	r3, sp, #9
 800b4a8:	1a9b      	subs	r3, r3, r2
 800b4aa:	42ac      	cmp	r4, r5
 800b4ac:	bf88      	it	hi
 800b4ae:	2300      	movhi	r3, #0
 800b4b0:	3302      	adds	r3, #2
 800b4b2:	4403      	add	r3, r0
 800b4b4:	1a18      	subs	r0, r3, r0
 800b4b6:	b003      	add	sp, #12
 800b4b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b4ba:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b4be:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b4c2:	e7ed      	b.n	800b4a0 <__exponent+0x44>
 800b4c4:	2330      	movs	r3, #48	@ 0x30
 800b4c6:	3130      	adds	r1, #48	@ 0x30
 800b4c8:	7083      	strb	r3, [r0, #2]
 800b4ca:	70c1      	strb	r1, [r0, #3]
 800b4cc:	1d03      	adds	r3, r0, #4
 800b4ce:	e7f1      	b.n	800b4b4 <__exponent+0x58>

0800b4d0 <_printf_float>:
 800b4d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4d4:	b091      	sub	sp, #68	@ 0x44
 800b4d6:	460c      	mov	r4, r1
 800b4d8:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800b4dc:	4616      	mov	r6, r2
 800b4de:	461f      	mov	r7, r3
 800b4e0:	4605      	mov	r5, r0
 800b4e2:	f000 fcc1 	bl	800be68 <_localeconv_r>
 800b4e6:	6803      	ldr	r3, [r0, #0]
 800b4e8:	4618      	mov	r0, r3
 800b4ea:	9308      	str	r3, [sp, #32]
 800b4ec:	f7f4 fe6c 	bl	80001c8 <strlen>
 800b4f0:	2300      	movs	r3, #0
 800b4f2:	930e      	str	r3, [sp, #56]	@ 0x38
 800b4f4:	f8d8 3000 	ldr.w	r3, [r8]
 800b4f8:	9009      	str	r0, [sp, #36]	@ 0x24
 800b4fa:	3307      	adds	r3, #7
 800b4fc:	f023 0307 	bic.w	r3, r3, #7
 800b500:	f103 0208 	add.w	r2, r3, #8
 800b504:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b508:	f8d4 b000 	ldr.w	fp, [r4]
 800b50c:	f8c8 2000 	str.w	r2, [r8]
 800b510:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b514:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b518:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b51a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800b51e:	f04f 32ff 	mov.w	r2, #4294967295
 800b522:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b526:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b52a:	4b9c      	ldr	r3, [pc, #624]	@ (800b79c <_printf_float+0x2cc>)
 800b52c:	f7f5 faaa 	bl	8000a84 <__aeabi_dcmpun>
 800b530:	bb70      	cbnz	r0, 800b590 <_printf_float+0xc0>
 800b532:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b536:	f04f 32ff 	mov.w	r2, #4294967295
 800b53a:	4b98      	ldr	r3, [pc, #608]	@ (800b79c <_printf_float+0x2cc>)
 800b53c:	f7f5 fa84 	bl	8000a48 <__aeabi_dcmple>
 800b540:	bb30      	cbnz	r0, 800b590 <_printf_float+0xc0>
 800b542:	2200      	movs	r2, #0
 800b544:	2300      	movs	r3, #0
 800b546:	4640      	mov	r0, r8
 800b548:	4649      	mov	r1, r9
 800b54a:	f7f5 fa73 	bl	8000a34 <__aeabi_dcmplt>
 800b54e:	b110      	cbz	r0, 800b556 <_printf_float+0x86>
 800b550:	232d      	movs	r3, #45	@ 0x2d
 800b552:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b556:	4a92      	ldr	r2, [pc, #584]	@ (800b7a0 <_printf_float+0x2d0>)
 800b558:	4b92      	ldr	r3, [pc, #584]	@ (800b7a4 <_printf_float+0x2d4>)
 800b55a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b55e:	bf94      	ite	ls
 800b560:	4690      	movls	r8, r2
 800b562:	4698      	movhi	r8, r3
 800b564:	2303      	movs	r3, #3
 800b566:	f04f 0900 	mov.w	r9, #0
 800b56a:	6123      	str	r3, [r4, #16]
 800b56c:	f02b 0304 	bic.w	r3, fp, #4
 800b570:	6023      	str	r3, [r4, #0]
 800b572:	4633      	mov	r3, r6
 800b574:	4621      	mov	r1, r4
 800b576:	4628      	mov	r0, r5
 800b578:	9700      	str	r7, [sp, #0]
 800b57a:	aa0f      	add	r2, sp, #60	@ 0x3c
 800b57c:	f000 f9d4 	bl	800b928 <_printf_common>
 800b580:	3001      	adds	r0, #1
 800b582:	f040 8090 	bne.w	800b6a6 <_printf_float+0x1d6>
 800b586:	f04f 30ff 	mov.w	r0, #4294967295
 800b58a:	b011      	add	sp, #68	@ 0x44
 800b58c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b590:	4642      	mov	r2, r8
 800b592:	464b      	mov	r3, r9
 800b594:	4640      	mov	r0, r8
 800b596:	4649      	mov	r1, r9
 800b598:	f7f5 fa74 	bl	8000a84 <__aeabi_dcmpun>
 800b59c:	b148      	cbz	r0, 800b5b2 <_printf_float+0xe2>
 800b59e:	464b      	mov	r3, r9
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	bfb8      	it	lt
 800b5a4:	232d      	movlt	r3, #45	@ 0x2d
 800b5a6:	4a80      	ldr	r2, [pc, #512]	@ (800b7a8 <_printf_float+0x2d8>)
 800b5a8:	bfb8      	it	lt
 800b5aa:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b5ae:	4b7f      	ldr	r3, [pc, #508]	@ (800b7ac <_printf_float+0x2dc>)
 800b5b0:	e7d3      	b.n	800b55a <_printf_float+0x8a>
 800b5b2:	6863      	ldr	r3, [r4, #4]
 800b5b4:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800b5b8:	1c5a      	adds	r2, r3, #1
 800b5ba:	d13f      	bne.n	800b63c <_printf_float+0x16c>
 800b5bc:	2306      	movs	r3, #6
 800b5be:	6063      	str	r3, [r4, #4]
 800b5c0:	2200      	movs	r2, #0
 800b5c2:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800b5c6:	6023      	str	r3, [r4, #0]
 800b5c8:	9206      	str	r2, [sp, #24]
 800b5ca:	aa0e      	add	r2, sp, #56	@ 0x38
 800b5cc:	e9cd a204 	strd	sl, r2, [sp, #16]
 800b5d0:	aa0d      	add	r2, sp, #52	@ 0x34
 800b5d2:	9203      	str	r2, [sp, #12]
 800b5d4:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800b5d8:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800b5dc:	6863      	ldr	r3, [r4, #4]
 800b5de:	4642      	mov	r2, r8
 800b5e0:	9300      	str	r3, [sp, #0]
 800b5e2:	4628      	mov	r0, r5
 800b5e4:	464b      	mov	r3, r9
 800b5e6:	910a      	str	r1, [sp, #40]	@ 0x28
 800b5e8:	f7ff fed4 	bl	800b394 <__cvt>
 800b5ec:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b5ee:	4680      	mov	r8, r0
 800b5f0:	2947      	cmp	r1, #71	@ 0x47
 800b5f2:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800b5f4:	d128      	bne.n	800b648 <_printf_float+0x178>
 800b5f6:	1cc8      	adds	r0, r1, #3
 800b5f8:	db02      	blt.n	800b600 <_printf_float+0x130>
 800b5fa:	6863      	ldr	r3, [r4, #4]
 800b5fc:	4299      	cmp	r1, r3
 800b5fe:	dd40      	ble.n	800b682 <_printf_float+0x1b2>
 800b600:	f1aa 0a02 	sub.w	sl, sl, #2
 800b604:	fa5f fa8a 	uxtb.w	sl, sl
 800b608:	4652      	mov	r2, sl
 800b60a:	3901      	subs	r1, #1
 800b60c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b610:	910d      	str	r1, [sp, #52]	@ 0x34
 800b612:	f7ff ff23 	bl	800b45c <__exponent>
 800b616:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b618:	4681      	mov	r9, r0
 800b61a:	1813      	adds	r3, r2, r0
 800b61c:	2a01      	cmp	r2, #1
 800b61e:	6123      	str	r3, [r4, #16]
 800b620:	dc02      	bgt.n	800b628 <_printf_float+0x158>
 800b622:	6822      	ldr	r2, [r4, #0]
 800b624:	07d2      	lsls	r2, r2, #31
 800b626:	d501      	bpl.n	800b62c <_printf_float+0x15c>
 800b628:	3301      	adds	r3, #1
 800b62a:	6123      	str	r3, [r4, #16]
 800b62c:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800b630:	2b00      	cmp	r3, #0
 800b632:	d09e      	beq.n	800b572 <_printf_float+0xa2>
 800b634:	232d      	movs	r3, #45	@ 0x2d
 800b636:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b63a:	e79a      	b.n	800b572 <_printf_float+0xa2>
 800b63c:	2947      	cmp	r1, #71	@ 0x47
 800b63e:	d1bf      	bne.n	800b5c0 <_printf_float+0xf0>
 800b640:	2b00      	cmp	r3, #0
 800b642:	d1bd      	bne.n	800b5c0 <_printf_float+0xf0>
 800b644:	2301      	movs	r3, #1
 800b646:	e7ba      	b.n	800b5be <_printf_float+0xee>
 800b648:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b64c:	d9dc      	bls.n	800b608 <_printf_float+0x138>
 800b64e:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b652:	d118      	bne.n	800b686 <_printf_float+0x1b6>
 800b654:	2900      	cmp	r1, #0
 800b656:	6863      	ldr	r3, [r4, #4]
 800b658:	dd0b      	ble.n	800b672 <_printf_float+0x1a2>
 800b65a:	6121      	str	r1, [r4, #16]
 800b65c:	b913      	cbnz	r3, 800b664 <_printf_float+0x194>
 800b65e:	6822      	ldr	r2, [r4, #0]
 800b660:	07d0      	lsls	r0, r2, #31
 800b662:	d502      	bpl.n	800b66a <_printf_float+0x19a>
 800b664:	3301      	adds	r3, #1
 800b666:	440b      	add	r3, r1
 800b668:	6123      	str	r3, [r4, #16]
 800b66a:	f04f 0900 	mov.w	r9, #0
 800b66e:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b670:	e7dc      	b.n	800b62c <_printf_float+0x15c>
 800b672:	b913      	cbnz	r3, 800b67a <_printf_float+0x1aa>
 800b674:	6822      	ldr	r2, [r4, #0]
 800b676:	07d2      	lsls	r2, r2, #31
 800b678:	d501      	bpl.n	800b67e <_printf_float+0x1ae>
 800b67a:	3302      	adds	r3, #2
 800b67c:	e7f4      	b.n	800b668 <_printf_float+0x198>
 800b67e:	2301      	movs	r3, #1
 800b680:	e7f2      	b.n	800b668 <_printf_float+0x198>
 800b682:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b686:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b688:	4299      	cmp	r1, r3
 800b68a:	db05      	blt.n	800b698 <_printf_float+0x1c8>
 800b68c:	6823      	ldr	r3, [r4, #0]
 800b68e:	6121      	str	r1, [r4, #16]
 800b690:	07d8      	lsls	r0, r3, #31
 800b692:	d5ea      	bpl.n	800b66a <_printf_float+0x19a>
 800b694:	1c4b      	adds	r3, r1, #1
 800b696:	e7e7      	b.n	800b668 <_printf_float+0x198>
 800b698:	2900      	cmp	r1, #0
 800b69a:	bfcc      	ite	gt
 800b69c:	2201      	movgt	r2, #1
 800b69e:	f1c1 0202 	rsble	r2, r1, #2
 800b6a2:	4413      	add	r3, r2
 800b6a4:	e7e0      	b.n	800b668 <_printf_float+0x198>
 800b6a6:	6823      	ldr	r3, [r4, #0]
 800b6a8:	055a      	lsls	r2, r3, #21
 800b6aa:	d407      	bmi.n	800b6bc <_printf_float+0x1ec>
 800b6ac:	6923      	ldr	r3, [r4, #16]
 800b6ae:	4642      	mov	r2, r8
 800b6b0:	4631      	mov	r1, r6
 800b6b2:	4628      	mov	r0, r5
 800b6b4:	47b8      	blx	r7
 800b6b6:	3001      	adds	r0, #1
 800b6b8:	d12b      	bne.n	800b712 <_printf_float+0x242>
 800b6ba:	e764      	b.n	800b586 <_printf_float+0xb6>
 800b6bc:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b6c0:	f240 80dc 	bls.w	800b87c <_printf_float+0x3ac>
 800b6c4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b6c8:	2200      	movs	r2, #0
 800b6ca:	2300      	movs	r3, #0
 800b6cc:	f7f5 f9a8 	bl	8000a20 <__aeabi_dcmpeq>
 800b6d0:	2800      	cmp	r0, #0
 800b6d2:	d033      	beq.n	800b73c <_printf_float+0x26c>
 800b6d4:	2301      	movs	r3, #1
 800b6d6:	4631      	mov	r1, r6
 800b6d8:	4628      	mov	r0, r5
 800b6da:	4a35      	ldr	r2, [pc, #212]	@ (800b7b0 <_printf_float+0x2e0>)
 800b6dc:	47b8      	blx	r7
 800b6de:	3001      	adds	r0, #1
 800b6e0:	f43f af51 	beq.w	800b586 <_printf_float+0xb6>
 800b6e4:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800b6e8:	4543      	cmp	r3, r8
 800b6ea:	db02      	blt.n	800b6f2 <_printf_float+0x222>
 800b6ec:	6823      	ldr	r3, [r4, #0]
 800b6ee:	07d8      	lsls	r0, r3, #31
 800b6f0:	d50f      	bpl.n	800b712 <_printf_float+0x242>
 800b6f2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b6f6:	4631      	mov	r1, r6
 800b6f8:	4628      	mov	r0, r5
 800b6fa:	47b8      	blx	r7
 800b6fc:	3001      	adds	r0, #1
 800b6fe:	f43f af42 	beq.w	800b586 <_printf_float+0xb6>
 800b702:	f04f 0900 	mov.w	r9, #0
 800b706:	f108 38ff 	add.w	r8, r8, #4294967295
 800b70a:	f104 0a1a 	add.w	sl, r4, #26
 800b70e:	45c8      	cmp	r8, r9
 800b710:	dc09      	bgt.n	800b726 <_printf_float+0x256>
 800b712:	6823      	ldr	r3, [r4, #0]
 800b714:	079b      	lsls	r3, r3, #30
 800b716:	f100 8102 	bmi.w	800b91e <_printf_float+0x44e>
 800b71a:	68e0      	ldr	r0, [r4, #12]
 800b71c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b71e:	4298      	cmp	r0, r3
 800b720:	bfb8      	it	lt
 800b722:	4618      	movlt	r0, r3
 800b724:	e731      	b.n	800b58a <_printf_float+0xba>
 800b726:	2301      	movs	r3, #1
 800b728:	4652      	mov	r2, sl
 800b72a:	4631      	mov	r1, r6
 800b72c:	4628      	mov	r0, r5
 800b72e:	47b8      	blx	r7
 800b730:	3001      	adds	r0, #1
 800b732:	f43f af28 	beq.w	800b586 <_printf_float+0xb6>
 800b736:	f109 0901 	add.w	r9, r9, #1
 800b73a:	e7e8      	b.n	800b70e <_printf_float+0x23e>
 800b73c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b73e:	2b00      	cmp	r3, #0
 800b740:	dc38      	bgt.n	800b7b4 <_printf_float+0x2e4>
 800b742:	2301      	movs	r3, #1
 800b744:	4631      	mov	r1, r6
 800b746:	4628      	mov	r0, r5
 800b748:	4a19      	ldr	r2, [pc, #100]	@ (800b7b0 <_printf_float+0x2e0>)
 800b74a:	47b8      	blx	r7
 800b74c:	3001      	adds	r0, #1
 800b74e:	f43f af1a 	beq.w	800b586 <_printf_float+0xb6>
 800b752:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800b756:	ea59 0303 	orrs.w	r3, r9, r3
 800b75a:	d102      	bne.n	800b762 <_printf_float+0x292>
 800b75c:	6823      	ldr	r3, [r4, #0]
 800b75e:	07d9      	lsls	r1, r3, #31
 800b760:	d5d7      	bpl.n	800b712 <_printf_float+0x242>
 800b762:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b766:	4631      	mov	r1, r6
 800b768:	4628      	mov	r0, r5
 800b76a:	47b8      	blx	r7
 800b76c:	3001      	adds	r0, #1
 800b76e:	f43f af0a 	beq.w	800b586 <_printf_float+0xb6>
 800b772:	f04f 0a00 	mov.w	sl, #0
 800b776:	f104 0b1a 	add.w	fp, r4, #26
 800b77a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b77c:	425b      	negs	r3, r3
 800b77e:	4553      	cmp	r3, sl
 800b780:	dc01      	bgt.n	800b786 <_printf_float+0x2b6>
 800b782:	464b      	mov	r3, r9
 800b784:	e793      	b.n	800b6ae <_printf_float+0x1de>
 800b786:	2301      	movs	r3, #1
 800b788:	465a      	mov	r2, fp
 800b78a:	4631      	mov	r1, r6
 800b78c:	4628      	mov	r0, r5
 800b78e:	47b8      	blx	r7
 800b790:	3001      	adds	r0, #1
 800b792:	f43f aef8 	beq.w	800b586 <_printf_float+0xb6>
 800b796:	f10a 0a01 	add.w	sl, sl, #1
 800b79a:	e7ee      	b.n	800b77a <_printf_float+0x2aa>
 800b79c:	7fefffff 	.word	0x7fefffff
 800b7a0:	0800e394 	.word	0x0800e394
 800b7a4:	0800e398 	.word	0x0800e398
 800b7a8:	0800e39c 	.word	0x0800e39c
 800b7ac:	0800e3a0 	.word	0x0800e3a0
 800b7b0:	0800e3a4 	.word	0x0800e3a4
 800b7b4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b7b6:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800b7ba:	4553      	cmp	r3, sl
 800b7bc:	bfa8      	it	ge
 800b7be:	4653      	movge	r3, sl
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	4699      	mov	r9, r3
 800b7c4:	dc36      	bgt.n	800b834 <_printf_float+0x364>
 800b7c6:	f04f 0b00 	mov.w	fp, #0
 800b7ca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b7ce:	f104 021a 	add.w	r2, r4, #26
 800b7d2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b7d4:	930a      	str	r3, [sp, #40]	@ 0x28
 800b7d6:	eba3 0309 	sub.w	r3, r3, r9
 800b7da:	455b      	cmp	r3, fp
 800b7dc:	dc31      	bgt.n	800b842 <_printf_float+0x372>
 800b7de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b7e0:	459a      	cmp	sl, r3
 800b7e2:	dc3a      	bgt.n	800b85a <_printf_float+0x38a>
 800b7e4:	6823      	ldr	r3, [r4, #0]
 800b7e6:	07da      	lsls	r2, r3, #31
 800b7e8:	d437      	bmi.n	800b85a <_printf_float+0x38a>
 800b7ea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b7ec:	ebaa 0903 	sub.w	r9, sl, r3
 800b7f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b7f2:	ebaa 0303 	sub.w	r3, sl, r3
 800b7f6:	4599      	cmp	r9, r3
 800b7f8:	bfa8      	it	ge
 800b7fa:	4699      	movge	r9, r3
 800b7fc:	f1b9 0f00 	cmp.w	r9, #0
 800b800:	dc33      	bgt.n	800b86a <_printf_float+0x39a>
 800b802:	f04f 0800 	mov.w	r8, #0
 800b806:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b80a:	f104 0b1a 	add.w	fp, r4, #26
 800b80e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b810:	ebaa 0303 	sub.w	r3, sl, r3
 800b814:	eba3 0309 	sub.w	r3, r3, r9
 800b818:	4543      	cmp	r3, r8
 800b81a:	f77f af7a 	ble.w	800b712 <_printf_float+0x242>
 800b81e:	2301      	movs	r3, #1
 800b820:	465a      	mov	r2, fp
 800b822:	4631      	mov	r1, r6
 800b824:	4628      	mov	r0, r5
 800b826:	47b8      	blx	r7
 800b828:	3001      	adds	r0, #1
 800b82a:	f43f aeac 	beq.w	800b586 <_printf_float+0xb6>
 800b82e:	f108 0801 	add.w	r8, r8, #1
 800b832:	e7ec      	b.n	800b80e <_printf_float+0x33e>
 800b834:	4642      	mov	r2, r8
 800b836:	4631      	mov	r1, r6
 800b838:	4628      	mov	r0, r5
 800b83a:	47b8      	blx	r7
 800b83c:	3001      	adds	r0, #1
 800b83e:	d1c2      	bne.n	800b7c6 <_printf_float+0x2f6>
 800b840:	e6a1      	b.n	800b586 <_printf_float+0xb6>
 800b842:	2301      	movs	r3, #1
 800b844:	4631      	mov	r1, r6
 800b846:	4628      	mov	r0, r5
 800b848:	920a      	str	r2, [sp, #40]	@ 0x28
 800b84a:	47b8      	blx	r7
 800b84c:	3001      	adds	r0, #1
 800b84e:	f43f ae9a 	beq.w	800b586 <_printf_float+0xb6>
 800b852:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b854:	f10b 0b01 	add.w	fp, fp, #1
 800b858:	e7bb      	b.n	800b7d2 <_printf_float+0x302>
 800b85a:	4631      	mov	r1, r6
 800b85c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b860:	4628      	mov	r0, r5
 800b862:	47b8      	blx	r7
 800b864:	3001      	adds	r0, #1
 800b866:	d1c0      	bne.n	800b7ea <_printf_float+0x31a>
 800b868:	e68d      	b.n	800b586 <_printf_float+0xb6>
 800b86a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b86c:	464b      	mov	r3, r9
 800b86e:	4631      	mov	r1, r6
 800b870:	4628      	mov	r0, r5
 800b872:	4442      	add	r2, r8
 800b874:	47b8      	blx	r7
 800b876:	3001      	adds	r0, #1
 800b878:	d1c3      	bne.n	800b802 <_printf_float+0x332>
 800b87a:	e684      	b.n	800b586 <_printf_float+0xb6>
 800b87c:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800b880:	f1ba 0f01 	cmp.w	sl, #1
 800b884:	dc01      	bgt.n	800b88a <_printf_float+0x3ba>
 800b886:	07db      	lsls	r3, r3, #31
 800b888:	d536      	bpl.n	800b8f8 <_printf_float+0x428>
 800b88a:	2301      	movs	r3, #1
 800b88c:	4642      	mov	r2, r8
 800b88e:	4631      	mov	r1, r6
 800b890:	4628      	mov	r0, r5
 800b892:	47b8      	blx	r7
 800b894:	3001      	adds	r0, #1
 800b896:	f43f ae76 	beq.w	800b586 <_printf_float+0xb6>
 800b89a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b89e:	4631      	mov	r1, r6
 800b8a0:	4628      	mov	r0, r5
 800b8a2:	47b8      	blx	r7
 800b8a4:	3001      	adds	r0, #1
 800b8a6:	f43f ae6e 	beq.w	800b586 <_printf_float+0xb6>
 800b8aa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b8ae:	2200      	movs	r2, #0
 800b8b0:	2300      	movs	r3, #0
 800b8b2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b8b6:	f7f5 f8b3 	bl	8000a20 <__aeabi_dcmpeq>
 800b8ba:	b9c0      	cbnz	r0, 800b8ee <_printf_float+0x41e>
 800b8bc:	4653      	mov	r3, sl
 800b8be:	f108 0201 	add.w	r2, r8, #1
 800b8c2:	4631      	mov	r1, r6
 800b8c4:	4628      	mov	r0, r5
 800b8c6:	47b8      	blx	r7
 800b8c8:	3001      	adds	r0, #1
 800b8ca:	d10c      	bne.n	800b8e6 <_printf_float+0x416>
 800b8cc:	e65b      	b.n	800b586 <_printf_float+0xb6>
 800b8ce:	2301      	movs	r3, #1
 800b8d0:	465a      	mov	r2, fp
 800b8d2:	4631      	mov	r1, r6
 800b8d4:	4628      	mov	r0, r5
 800b8d6:	47b8      	blx	r7
 800b8d8:	3001      	adds	r0, #1
 800b8da:	f43f ae54 	beq.w	800b586 <_printf_float+0xb6>
 800b8de:	f108 0801 	add.w	r8, r8, #1
 800b8e2:	45d0      	cmp	r8, sl
 800b8e4:	dbf3      	blt.n	800b8ce <_printf_float+0x3fe>
 800b8e6:	464b      	mov	r3, r9
 800b8e8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b8ec:	e6e0      	b.n	800b6b0 <_printf_float+0x1e0>
 800b8ee:	f04f 0800 	mov.w	r8, #0
 800b8f2:	f104 0b1a 	add.w	fp, r4, #26
 800b8f6:	e7f4      	b.n	800b8e2 <_printf_float+0x412>
 800b8f8:	2301      	movs	r3, #1
 800b8fa:	4642      	mov	r2, r8
 800b8fc:	e7e1      	b.n	800b8c2 <_printf_float+0x3f2>
 800b8fe:	2301      	movs	r3, #1
 800b900:	464a      	mov	r2, r9
 800b902:	4631      	mov	r1, r6
 800b904:	4628      	mov	r0, r5
 800b906:	47b8      	blx	r7
 800b908:	3001      	adds	r0, #1
 800b90a:	f43f ae3c 	beq.w	800b586 <_printf_float+0xb6>
 800b90e:	f108 0801 	add.w	r8, r8, #1
 800b912:	68e3      	ldr	r3, [r4, #12]
 800b914:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800b916:	1a5b      	subs	r3, r3, r1
 800b918:	4543      	cmp	r3, r8
 800b91a:	dcf0      	bgt.n	800b8fe <_printf_float+0x42e>
 800b91c:	e6fd      	b.n	800b71a <_printf_float+0x24a>
 800b91e:	f04f 0800 	mov.w	r8, #0
 800b922:	f104 0919 	add.w	r9, r4, #25
 800b926:	e7f4      	b.n	800b912 <_printf_float+0x442>

0800b928 <_printf_common>:
 800b928:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b92c:	4616      	mov	r6, r2
 800b92e:	4698      	mov	r8, r3
 800b930:	688a      	ldr	r2, [r1, #8]
 800b932:	690b      	ldr	r3, [r1, #16]
 800b934:	4607      	mov	r7, r0
 800b936:	4293      	cmp	r3, r2
 800b938:	bfb8      	it	lt
 800b93a:	4613      	movlt	r3, r2
 800b93c:	6033      	str	r3, [r6, #0]
 800b93e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b942:	460c      	mov	r4, r1
 800b944:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b948:	b10a      	cbz	r2, 800b94e <_printf_common+0x26>
 800b94a:	3301      	adds	r3, #1
 800b94c:	6033      	str	r3, [r6, #0]
 800b94e:	6823      	ldr	r3, [r4, #0]
 800b950:	0699      	lsls	r1, r3, #26
 800b952:	bf42      	ittt	mi
 800b954:	6833      	ldrmi	r3, [r6, #0]
 800b956:	3302      	addmi	r3, #2
 800b958:	6033      	strmi	r3, [r6, #0]
 800b95a:	6825      	ldr	r5, [r4, #0]
 800b95c:	f015 0506 	ands.w	r5, r5, #6
 800b960:	d106      	bne.n	800b970 <_printf_common+0x48>
 800b962:	f104 0a19 	add.w	sl, r4, #25
 800b966:	68e3      	ldr	r3, [r4, #12]
 800b968:	6832      	ldr	r2, [r6, #0]
 800b96a:	1a9b      	subs	r3, r3, r2
 800b96c:	42ab      	cmp	r3, r5
 800b96e:	dc2b      	bgt.n	800b9c8 <_printf_common+0xa0>
 800b970:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b974:	6822      	ldr	r2, [r4, #0]
 800b976:	3b00      	subs	r3, #0
 800b978:	bf18      	it	ne
 800b97a:	2301      	movne	r3, #1
 800b97c:	0692      	lsls	r2, r2, #26
 800b97e:	d430      	bmi.n	800b9e2 <_printf_common+0xba>
 800b980:	4641      	mov	r1, r8
 800b982:	4638      	mov	r0, r7
 800b984:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b988:	47c8      	blx	r9
 800b98a:	3001      	adds	r0, #1
 800b98c:	d023      	beq.n	800b9d6 <_printf_common+0xae>
 800b98e:	6823      	ldr	r3, [r4, #0]
 800b990:	6922      	ldr	r2, [r4, #16]
 800b992:	f003 0306 	and.w	r3, r3, #6
 800b996:	2b04      	cmp	r3, #4
 800b998:	bf14      	ite	ne
 800b99a:	2500      	movne	r5, #0
 800b99c:	6833      	ldreq	r3, [r6, #0]
 800b99e:	f04f 0600 	mov.w	r6, #0
 800b9a2:	bf08      	it	eq
 800b9a4:	68e5      	ldreq	r5, [r4, #12]
 800b9a6:	f104 041a 	add.w	r4, r4, #26
 800b9aa:	bf08      	it	eq
 800b9ac:	1aed      	subeq	r5, r5, r3
 800b9ae:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800b9b2:	bf08      	it	eq
 800b9b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b9b8:	4293      	cmp	r3, r2
 800b9ba:	bfc4      	itt	gt
 800b9bc:	1a9b      	subgt	r3, r3, r2
 800b9be:	18ed      	addgt	r5, r5, r3
 800b9c0:	42b5      	cmp	r5, r6
 800b9c2:	d11a      	bne.n	800b9fa <_printf_common+0xd2>
 800b9c4:	2000      	movs	r0, #0
 800b9c6:	e008      	b.n	800b9da <_printf_common+0xb2>
 800b9c8:	2301      	movs	r3, #1
 800b9ca:	4652      	mov	r2, sl
 800b9cc:	4641      	mov	r1, r8
 800b9ce:	4638      	mov	r0, r7
 800b9d0:	47c8      	blx	r9
 800b9d2:	3001      	adds	r0, #1
 800b9d4:	d103      	bne.n	800b9de <_printf_common+0xb6>
 800b9d6:	f04f 30ff 	mov.w	r0, #4294967295
 800b9da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b9de:	3501      	adds	r5, #1
 800b9e0:	e7c1      	b.n	800b966 <_printf_common+0x3e>
 800b9e2:	2030      	movs	r0, #48	@ 0x30
 800b9e4:	18e1      	adds	r1, r4, r3
 800b9e6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b9ea:	1c5a      	adds	r2, r3, #1
 800b9ec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b9f0:	4422      	add	r2, r4
 800b9f2:	3302      	adds	r3, #2
 800b9f4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b9f8:	e7c2      	b.n	800b980 <_printf_common+0x58>
 800b9fa:	2301      	movs	r3, #1
 800b9fc:	4622      	mov	r2, r4
 800b9fe:	4641      	mov	r1, r8
 800ba00:	4638      	mov	r0, r7
 800ba02:	47c8      	blx	r9
 800ba04:	3001      	adds	r0, #1
 800ba06:	d0e6      	beq.n	800b9d6 <_printf_common+0xae>
 800ba08:	3601      	adds	r6, #1
 800ba0a:	e7d9      	b.n	800b9c0 <_printf_common+0x98>

0800ba0c <_printf_i>:
 800ba0c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ba10:	7e0f      	ldrb	r7, [r1, #24]
 800ba12:	4691      	mov	r9, r2
 800ba14:	2f78      	cmp	r7, #120	@ 0x78
 800ba16:	4680      	mov	r8, r0
 800ba18:	460c      	mov	r4, r1
 800ba1a:	469a      	mov	sl, r3
 800ba1c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ba1e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ba22:	d807      	bhi.n	800ba34 <_printf_i+0x28>
 800ba24:	2f62      	cmp	r7, #98	@ 0x62
 800ba26:	d80a      	bhi.n	800ba3e <_printf_i+0x32>
 800ba28:	2f00      	cmp	r7, #0
 800ba2a:	f000 80d3 	beq.w	800bbd4 <_printf_i+0x1c8>
 800ba2e:	2f58      	cmp	r7, #88	@ 0x58
 800ba30:	f000 80ba 	beq.w	800bba8 <_printf_i+0x19c>
 800ba34:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ba38:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ba3c:	e03a      	b.n	800bab4 <_printf_i+0xa8>
 800ba3e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ba42:	2b15      	cmp	r3, #21
 800ba44:	d8f6      	bhi.n	800ba34 <_printf_i+0x28>
 800ba46:	a101      	add	r1, pc, #4	@ (adr r1, 800ba4c <_printf_i+0x40>)
 800ba48:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ba4c:	0800baa5 	.word	0x0800baa5
 800ba50:	0800bab9 	.word	0x0800bab9
 800ba54:	0800ba35 	.word	0x0800ba35
 800ba58:	0800ba35 	.word	0x0800ba35
 800ba5c:	0800ba35 	.word	0x0800ba35
 800ba60:	0800ba35 	.word	0x0800ba35
 800ba64:	0800bab9 	.word	0x0800bab9
 800ba68:	0800ba35 	.word	0x0800ba35
 800ba6c:	0800ba35 	.word	0x0800ba35
 800ba70:	0800ba35 	.word	0x0800ba35
 800ba74:	0800ba35 	.word	0x0800ba35
 800ba78:	0800bbbb 	.word	0x0800bbbb
 800ba7c:	0800bae3 	.word	0x0800bae3
 800ba80:	0800bb75 	.word	0x0800bb75
 800ba84:	0800ba35 	.word	0x0800ba35
 800ba88:	0800ba35 	.word	0x0800ba35
 800ba8c:	0800bbdd 	.word	0x0800bbdd
 800ba90:	0800ba35 	.word	0x0800ba35
 800ba94:	0800bae3 	.word	0x0800bae3
 800ba98:	0800ba35 	.word	0x0800ba35
 800ba9c:	0800ba35 	.word	0x0800ba35
 800baa0:	0800bb7d 	.word	0x0800bb7d
 800baa4:	6833      	ldr	r3, [r6, #0]
 800baa6:	1d1a      	adds	r2, r3, #4
 800baa8:	681b      	ldr	r3, [r3, #0]
 800baaa:	6032      	str	r2, [r6, #0]
 800baac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bab0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bab4:	2301      	movs	r3, #1
 800bab6:	e09e      	b.n	800bbf6 <_printf_i+0x1ea>
 800bab8:	6833      	ldr	r3, [r6, #0]
 800baba:	6820      	ldr	r0, [r4, #0]
 800babc:	1d19      	adds	r1, r3, #4
 800babe:	6031      	str	r1, [r6, #0]
 800bac0:	0606      	lsls	r6, r0, #24
 800bac2:	d501      	bpl.n	800bac8 <_printf_i+0xbc>
 800bac4:	681d      	ldr	r5, [r3, #0]
 800bac6:	e003      	b.n	800bad0 <_printf_i+0xc4>
 800bac8:	0645      	lsls	r5, r0, #25
 800baca:	d5fb      	bpl.n	800bac4 <_printf_i+0xb8>
 800bacc:	f9b3 5000 	ldrsh.w	r5, [r3]
 800bad0:	2d00      	cmp	r5, #0
 800bad2:	da03      	bge.n	800badc <_printf_i+0xd0>
 800bad4:	232d      	movs	r3, #45	@ 0x2d
 800bad6:	426d      	negs	r5, r5
 800bad8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800badc:	230a      	movs	r3, #10
 800bade:	4859      	ldr	r0, [pc, #356]	@ (800bc44 <_printf_i+0x238>)
 800bae0:	e011      	b.n	800bb06 <_printf_i+0xfa>
 800bae2:	6821      	ldr	r1, [r4, #0]
 800bae4:	6833      	ldr	r3, [r6, #0]
 800bae6:	0608      	lsls	r0, r1, #24
 800bae8:	f853 5b04 	ldr.w	r5, [r3], #4
 800baec:	d402      	bmi.n	800baf4 <_printf_i+0xe8>
 800baee:	0649      	lsls	r1, r1, #25
 800baf0:	bf48      	it	mi
 800baf2:	b2ad      	uxthmi	r5, r5
 800baf4:	2f6f      	cmp	r7, #111	@ 0x6f
 800baf6:	6033      	str	r3, [r6, #0]
 800baf8:	bf14      	ite	ne
 800bafa:	230a      	movne	r3, #10
 800bafc:	2308      	moveq	r3, #8
 800bafe:	4851      	ldr	r0, [pc, #324]	@ (800bc44 <_printf_i+0x238>)
 800bb00:	2100      	movs	r1, #0
 800bb02:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800bb06:	6866      	ldr	r6, [r4, #4]
 800bb08:	2e00      	cmp	r6, #0
 800bb0a:	bfa8      	it	ge
 800bb0c:	6821      	ldrge	r1, [r4, #0]
 800bb0e:	60a6      	str	r6, [r4, #8]
 800bb10:	bfa4      	itt	ge
 800bb12:	f021 0104 	bicge.w	r1, r1, #4
 800bb16:	6021      	strge	r1, [r4, #0]
 800bb18:	b90d      	cbnz	r5, 800bb1e <_printf_i+0x112>
 800bb1a:	2e00      	cmp	r6, #0
 800bb1c:	d04b      	beq.n	800bbb6 <_printf_i+0x1aa>
 800bb1e:	4616      	mov	r6, r2
 800bb20:	fbb5 f1f3 	udiv	r1, r5, r3
 800bb24:	fb03 5711 	mls	r7, r3, r1, r5
 800bb28:	5dc7      	ldrb	r7, [r0, r7]
 800bb2a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bb2e:	462f      	mov	r7, r5
 800bb30:	42bb      	cmp	r3, r7
 800bb32:	460d      	mov	r5, r1
 800bb34:	d9f4      	bls.n	800bb20 <_printf_i+0x114>
 800bb36:	2b08      	cmp	r3, #8
 800bb38:	d10b      	bne.n	800bb52 <_printf_i+0x146>
 800bb3a:	6823      	ldr	r3, [r4, #0]
 800bb3c:	07df      	lsls	r7, r3, #31
 800bb3e:	d508      	bpl.n	800bb52 <_printf_i+0x146>
 800bb40:	6923      	ldr	r3, [r4, #16]
 800bb42:	6861      	ldr	r1, [r4, #4]
 800bb44:	4299      	cmp	r1, r3
 800bb46:	bfde      	ittt	le
 800bb48:	2330      	movle	r3, #48	@ 0x30
 800bb4a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bb4e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800bb52:	1b92      	subs	r2, r2, r6
 800bb54:	6122      	str	r2, [r4, #16]
 800bb56:	464b      	mov	r3, r9
 800bb58:	4621      	mov	r1, r4
 800bb5a:	4640      	mov	r0, r8
 800bb5c:	f8cd a000 	str.w	sl, [sp]
 800bb60:	aa03      	add	r2, sp, #12
 800bb62:	f7ff fee1 	bl	800b928 <_printf_common>
 800bb66:	3001      	adds	r0, #1
 800bb68:	d14a      	bne.n	800bc00 <_printf_i+0x1f4>
 800bb6a:	f04f 30ff 	mov.w	r0, #4294967295
 800bb6e:	b004      	add	sp, #16
 800bb70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb74:	6823      	ldr	r3, [r4, #0]
 800bb76:	f043 0320 	orr.w	r3, r3, #32
 800bb7a:	6023      	str	r3, [r4, #0]
 800bb7c:	2778      	movs	r7, #120	@ 0x78
 800bb7e:	4832      	ldr	r0, [pc, #200]	@ (800bc48 <_printf_i+0x23c>)
 800bb80:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800bb84:	6823      	ldr	r3, [r4, #0]
 800bb86:	6831      	ldr	r1, [r6, #0]
 800bb88:	061f      	lsls	r7, r3, #24
 800bb8a:	f851 5b04 	ldr.w	r5, [r1], #4
 800bb8e:	d402      	bmi.n	800bb96 <_printf_i+0x18a>
 800bb90:	065f      	lsls	r7, r3, #25
 800bb92:	bf48      	it	mi
 800bb94:	b2ad      	uxthmi	r5, r5
 800bb96:	6031      	str	r1, [r6, #0]
 800bb98:	07d9      	lsls	r1, r3, #31
 800bb9a:	bf44      	itt	mi
 800bb9c:	f043 0320 	orrmi.w	r3, r3, #32
 800bba0:	6023      	strmi	r3, [r4, #0]
 800bba2:	b11d      	cbz	r5, 800bbac <_printf_i+0x1a0>
 800bba4:	2310      	movs	r3, #16
 800bba6:	e7ab      	b.n	800bb00 <_printf_i+0xf4>
 800bba8:	4826      	ldr	r0, [pc, #152]	@ (800bc44 <_printf_i+0x238>)
 800bbaa:	e7e9      	b.n	800bb80 <_printf_i+0x174>
 800bbac:	6823      	ldr	r3, [r4, #0]
 800bbae:	f023 0320 	bic.w	r3, r3, #32
 800bbb2:	6023      	str	r3, [r4, #0]
 800bbb4:	e7f6      	b.n	800bba4 <_printf_i+0x198>
 800bbb6:	4616      	mov	r6, r2
 800bbb8:	e7bd      	b.n	800bb36 <_printf_i+0x12a>
 800bbba:	6833      	ldr	r3, [r6, #0]
 800bbbc:	6825      	ldr	r5, [r4, #0]
 800bbbe:	1d18      	adds	r0, r3, #4
 800bbc0:	6961      	ldr	r1, [r4, #20]
 800bbc2:	6030      	str	r0, [r6, #0]
 800bbc4:	062e      	lsls	r6, r5, #24
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	d501      	bpl.n	800bbce <_printf_i+0x1c2>
 800bbca:	6019      	str	r1, [r3, #0]
 800bbcc:	e002      	b.n	800bbd4 <_printf_i+0x1c8>
 800bbce:	0668      	lsls	r0, r5, #25
 800bbd0:	d5fb      	bpl.n	800bbca <_printf_i+0x1be>
 800bbd2:	8019      	strh	r1, [r3, #0]
 800bbd4:	2300      	movs	r3, #0
 800bbd6:	4616      	mov	r6, r2
 800bbd8:	6123      	str	r3, [r4, #16]
 800bbda:	e7bc      	b.n	800bb56 <_printf_i+0x14a>
 800bbdc:	6833      	ldr	r3, [r6, #0]
 800bbde:	2100      	movs	r1, #0
 800bbe0:	1d1a      	adds	r2, r3, #4
 800bbe2:	6032      	str	r2, [r6, #0]
 800bbe4:	681e      	ldr	r6, [r3, #0]
 800bbe6:	6862      	ldr	r2, [r4, #4]
 800bbe8:	4630      	mov	r0, r6
 800bbea:	f000 f9c4 	bl	800bf76 <memchr>
 800bbee:	b108      	cbz	r0, 800bbf4 <_printf_i+0x1e8>
 800bbf0:	1b80      	subs	r0, r0, r6
 800bbf2:	6060      	str	r0, [r4, #4]
 800bbf4:	6863      	ldr	r3, [r4, #4]
 800bbf6:	6123      	str	r3, [r4, #16]
 800bbf8:	2300      	movs	r3, #0
 800bbfa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bbfe:	e7aa      	b.n	800bb56 <_printf_i+0x14a>
 800bc00:	4632      	mov	r2, r6
 800bc02:	4649      	mov	r1, r9
 800bc04:	4640      	mov	r0, r8
 800bc06:	6923      	ldr	r3, [r4, #16]
 800bc08:	47d0      	blx	sl
 800bc0a:	3001      	adds	r0, #1
 800bc0c:	d0ad      	beq.n	800bb6a <_printf_i+0x15e>
 800bc0e:	6823      	ldr	r3, [r4, #0]
 800bc10:	079b      	lsls	r3, r3, #30
 800bc12:	d413      	bmi.n	800bc3c <_printf_i+0x230>
 800bc14:	68e0      	ldr	r0, [r4, #12]
 800bc16:	9b03      	ldr	r3, [sp, #12]
 800bc18:	4298      	cmp	r0, r3
 800bc1a:	bfb8      	it	lt
 800bc1c:	4618      	movlt	r0, r3
 800bc1e:	e7a6      	b.n	800bb6e <_printf_i+0x162>
 800bc20:	2301      	movs	r3, #1
 800bc22:	4632      	mov	r2, r6
 800bc24:	4649      	mov	r1, r9
 800bc26:	4640      	mov	r0, r8
 800bc28:	47d0      	blx	sl
 800bc2a:	3001      	adds	r0, #1
 800bc2c:	d09d      	beq.n	800bb6a <_printf_i+0x15e>
 800bc2e:	3501      	adds	r5, #1
 800bc30:	68e3      	ldr	r3, [r4, #12]
 800bc32:	9903      	ldr	r1, [sp, #12]
 800bc34:	1a5b      	subs	r3, r3, r1
 800bc36:	42ab      	cmp	r3, r5
 800bc38:	dcf2      	bgt.n	800bc20 <_printf_i+0x214>
 800bc3a:	e7eb      	b.n	800bc14 <_printf_i+0x208>
 800bc3c:	2500      	movs	r5, #0
 800bc3e:	f104 0619 	add.w	r6, r4, #25
 800bc42:	e7f5      	b.n	800bc30 <_printf_i+0x224>
 800bc44:	0800e3a6 	.word	0x0800e3a6
 800bc48:	0800e3b7 	.word	0x0800e3b7

0800bc4c <std>:
 800bc4c:	2300      	movs	r3, #0
 800bc4e:	b510      	push	{r4, lr}
 800bc50:	4604      	mov	r4, r0
 800bc52:	e9c0 3300 	strd	r3, r3, [r0]
 800bc56:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bc5a:	6083      	str	r3, [r0, #8]
 800bc5c:	8181      	strh	r1, [r0, #12]
 800bc5e:	6643      	str	r3, [r0, #100]	@ 0x64
 800bc60:	81c2      	strh	r2, [r0, #14]
 800bc62:	6183      	str	r3, [r0, #24]
 800bc64:	4619      	mov	r1, r3
 800bc66:	2208      	movs	r2, #8
 800bc68:	305c      	adds	r0, #92	@ 0x5c
 800bc6a:	f000 f8f4 	bl	800be56 <memset>
 800bc6e:	4b0d      	ldr	r3, [pc, #52]	@ (800bca4 <std+0x58>)
 800bc70:	6224      	str	r4, [r4, #32]
 800bc72:	6263      	str	r3, [r4, #36]	@ 0x24
 800bc74:	4b0c      	ldr	r3, [pc, #48]	@ (800bca8 <std+0x5c>)
 800bc76:	62a3      	str	r3, [r4, #40]	@ 0x28
 800bc78:	4b0c      	ldr	r3, [pc, #48]	@ (800bcac <std+0x60>)
 800bc7a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800bc7c:	4b0c      	ldr	r3, [pc, #48]	@ (800bcb0 <std+0x64>)
 800bc7e:	6323      	str	r3, [r4, #48]	@ 0x30
 800bc80:	4b0c      	ldr	r3, [pc, #48]	@ (800bcb4 <std+0x68>)
 800bc82:	429c      	cmp	r4, r3
 800bc84:	d006      	beq.n	800bc94 <std+0x48>
 800bc86:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800bc8a:	4294      	cmp	r4, r2
 800bc8c:	d002      	beq.n	800bc94 <std+0x48>
 800bc8e:	33d0      	adds	r3, #208	@ 0xd0
 800bc90:	429c      	cmp	r4, r3
 800bc92:	d105      	bne.n	800bca0 <std+0x54>
 800bc94:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800bc98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bc9c:	f000 b968 	b.w	800bf70 <__retarget_lock_init_recursive>
 800bca0:	bd10      	pop	{r4, pc}
 800bca2:	bf00      	nop
 800bca4:	0800bdd1 	.word	0x0800bdd1
 800bca8:	0800bdf3 	.word	0x0800bdf3
 800bcac:	0800be2b 	.word	0x0800be2b
 800bcb0:	0800be4f 	.word	0x0800be4f
 800bcb4:	200017d8 	.word	0x200017d8

0800bcb8 <stdio_exit_handler>:
 800bcb8:	4a02      	ldr	r2, [pc, #8]	@ (800bcc4 <stdio_exit_handler+0xc>)
 800bcba:	4903      	ldr	r1, [pc, #12]	@ (800bcc8 <stdio_exit_handler+0x10>)
 800bcbc:	4803      	ldr	r0, [pc, #12]	@ (800bccc <stdio_exit_handler+0x14>)
 800bcbe:	f000 b869 	b.w	800bd94 <_fwalk_sglue>
 800bcc2:	bf00      	nop
 800bcc4:	200001c8 	.word	0x200001c8
 800bcc8:	0800d4c9 	.word	0x0800d4c9
 800bccc:	200001d8 	.word	0x200001d8

0800bcd0 <cleanup_stdio>:
 800bcd0:	6841      	ldr	r1, [r0, #4]
 800bcd2:	4b0c      	ldr	r3, [pc, #48]	@ (800bd04 <cleanup_stdio+0x34>)
 800bcd4:	b510      	push	{r4, lr}
 800bcd6:	4299      	cmp	r1, r3
 800bcd8:	4604      	mov	r4, r0
 800bcda:	d001      	beq.n	800bce0 <cleanup_stdio+0x10>
 800bcdc:	f001 fbf4 	bl	800d4c8 <_fflush_r>
 800bce0:	68a1      	ldr	r1, [r4, #8]
 800bce2:	4b09      	ldr	r3, [pc, #36]	@ (800bd08 <cleanup_stdio+0x38>)
 800bce4:	4299      	cmp	r1, r3
 800bce6:	d002      	beq.n	800bcee <cleanup_stdio+0x1e>
 800bce8:	4620      	mov	r0, r4
 800bcea:	f001 fbed 	bl	800d4c8 <_fflush_r>
 800bcee:	68e1      	ldr	r1, [r4, #12]
 800bcf0:	4b06      	ldr	r3, [pc, #24]	@ (800bd0c <cleanup_stdio+0x3c>)
 800bcf2:	4299      	cmp	r1, r3
 800bcf4:	d004      	beq.n	800bd00 <cleanup_stdio+0x30>
 800bcf6:	4620      	mov	r0, r4
 800bcf8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bcfc:	f001 bbe4 	b.w	800d4c8 <_fflush_r>
 800bd00:	bd10      	pop	{r4, pc}
 800bd02:	bf00      	nop
 800bd04:	200017d8 	.word	0x200017d8
 800bd08:	20001840 	.word	0x20001840
 800bd0c:	200018a8 	.word	0x200018a8

0800bd10 <global_stdio_init.part.0>:
 800bd10:	b510      	push	{r4, lr}
 800bd12:	4b0b      	ldr	r3, [pc, #44]	@ (800bd40 <global_stdio_init.part.0+0x30>)
 800bd14:	4c0b      	ldr	r4, [pc, #44]	@ (800bd44 <global_stdio_init.part.0+0x34>)
 800bd16:	4a0c      	ldr	r2, [pc, #48]	@ (800bd48 <global_stdio_init.part.0+0x38>)
 800bd18:	4620      	mov	r0, r4
 800bd1a:	601a      	str	r2, [r3, #0]
 800bd1c:	2104      	movs	r1, #4
 800bd1e:	2200      	movs	r2, #0
 800bd20:	f7ff ff94 	bl	800bc4c <std>
 800bd24:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800bd28:	2201      	movs	r2, #1
 800bd2a:	2109      	movs	r1, #9
 800bd2c:	f7ff ff8e 	bl	800bc4c <std>
 800bd30:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800bd34:	2202      	movs	r2, #2
 800bd36:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd3a:	2112      	movs	r1, #18
 800bd3c:	f7ff bf86 	b.w	800bc4c <std>
 800bd40:	20001910 	.word	0x20001910
 800bd44:	200017d8 	.word	0x200017d8
 800bd48:	0800bcb9 	.word	0x0800bcb9

0800bd4c <__sfp_lock_acquire>:
 800bd4c:	4801      	ldr	r0, [pc, #4]	@ (800bd54 <__sfp_lock_acquire+0x8>)
 800bd4e:	f000 b910 	b.w	800bf72 <__retarget_lock_acquire_recursive>
 800bd52:	bf00      	nop
 800bd54:	20001919 	.word	0x20001919

0800bd58 <__sfp_lock_release>:
 800bd58:	4801      	ldr	r0, [pc, #4]	@ (800bd60 <__sfp_lock_release+0x8>)
 800bd5a:	f000 b90b 	b.w	800bf74 <__retarget_lock_release_recursive>
 800bd5e:	bf00      	nop
 800bd60:	20001919 	.word	0x20001919

0800bd64 <__sinit>:
 800bd64:	b510      	push	{r4, lr}
 800bd66:	4604      	mov	r4, r0
 800bd68:	f7ff fff0 	bl	800bd4c <__sfp_lock_acquire>
 800bd6c:	6a23      	ldr	r3, [r4, #32]
 800bd6e:	b11b      	cbz	r3, 800bd78 <__sinit+0x14>
 800bd70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd74:	f7ff bff0 	b.w	800bd58 <__sfp_lock_release>
 800bd78:	4b04      	ldr	r3, [pc, #16]	@ (800bd8c <__sinit+0x28>)
 800bd7a:	6223      	str	r3, [r4, #32]
 800bd7c:	4b04      	ldr	r3, [pc, #16]	@ (800bd90 <__sinit+0x2c>)
 800bd7e:	681b      	ldr	r3, [r3, #0]
 800bd80:	2b00      	cmp	r3, #0
 800bd82:	d1f5      	bne.n	800bd70 <__sinit+0xc>
 800bd84:	f7ff ffc4 	bl	800bd10 <global_stdio_init.part.0>
 800bd88:	e7f2      	b.n	800bd70 <__sinit+0xc>
 800bd8a:	bf00      	nop
 800bd8c:	0800bcd1 	.word	0x0800bcd1
 800bd90:	20001910 	.word	0x20001910

0800bd94 <_fwalk_sglue>:
 800bd94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd98:	4607      	mov	r7, r0
 800bd9a:	4688      	mov	r8, r1
 800bd9c:	4614      	mov	r4, r2
 800bd9e:	2600      	movs	r6, #0
 800bda0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bda4:	f1b9 0901 	subs.w	r9, r9, #1
 800bda8:	d505      	bpl.n	800bdb6 <_fwalk_sglue+0x22>
 800bdaa:	6824      	ldr	r4, [r4, #0]
 800bdac:	2c00      	cmp	r4, #0
 800bdae:	d1f7      	bne.n	800bda0 <_fwalk_sglue+0xc>
 800bdb0:	4630      	mov	r0, r6
 800bdb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bdb6:	89ab      	ldrh	r3, [r5, #12]
 800bdb8:	2b01      	cmp	r3, #1
 800bdba:	d907      	bls.n	800bdcc <_fwalk_sglue+0x38>
 800bdbc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bdc0:	3301      	adds	r3, #1
 800bdc2:	d003      	beq.n	800bdcc <_fwalk_sglue+0x38>
 800bdc4:	4629      	mov	r1, r5
 800bdc6:	4638      	mov	r0, r7
 800bdc8:	47c0      	blx	r8
 800bdca:	4306      	orrs	r6, r0
 800bdcc:	3568      	adds	r5, #104	@ 0x68
 800bdce:	e7e9      	b.n	800bda4 <_fwalk_sglue+0x10>

0800bdd0 <__sread>:
 800bdd0:	b510      	push	{r4, lr}
 800bdd2:	460c      	mov	r4, r1
 800bdd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bdd8:	f000 f86c 	bl	800beb4 <_read_r>
 800bddc:	2800      	cmp	r0, #0
 800bdde:	bfab      	itete	ge
 800bde0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800bde2:	89a3      	ldrhlt	r3, [r4, #12]
 800bde4:	181b      	addge	r3, r3, r0
 800bde6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800bdea:	bfac      	ite	ge
 800bdec:	6563      	strge	r3, [r4, #84]	@ 0x54
 800bdee:	81a3      	strhlt	r3, [r4, #12]
 800bdf0:	bd10      	pop	{r4, pc}

0800bdf2 <__swrite>:
 800bdf2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bdf6:	461f      	mov	r7, r3
 800bdf8:	898b      	ldrh	r3, [r1, #12]
 800bdfa:	4605      	mov	r5, r0
 800bdfc:	05db      	lsls	r3, r3, #23
 800bdfe:	460c      	mov	r4, r1
 800be00:	4616      	mov	r6, r2
 800be02:	d505      	bpl.n	800be10 <__swrite+0x1e>
 800be04:	2302      	movs	r3, #2
 800be06:	2200      	movs	r2, #0
 800be08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be0c:	f000 f840 	bl	800be90 <_lseek_r>
 800be10:	89a3      	ldrh	r3, [r4, #12]
 800be12:	4632      	mov	r2, r6
 800be14:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800be18:	81a3      	strh	r3, [r4, #12]
 800be1a:	4628      	mov	r0, r5
 800be1c:	463b      	mov	r3, r7
 800be1e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800be22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800be26:	f000 b867 	b.w	800bef8 <_write_r>

0800be2a <__sseek>:
 800be2a:	b510      	push	{r4, lr}
 800be2c:	460c      	mov	r4, r1
 800be2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be32:	f000 f82d 	bl	800be90 <_lseek_r>
 800be36:	1c43      	adds	r3, r0, #1
 800be38:	89a3      	ldrh	r3, [r4, #12]
 800be3a:	bf15      	itete	ne
 800be3c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800be3e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800be42:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800be46:	81a3      	strheq	r3, [r4, #12]
 800be48:	bf18      	it	ne
 800be4a:	81a3      	strhne	r3, [r4, #12]
 800be4c:	bd10      	pop	{r4, pc}

0800be4e <__sclose>:
 800be4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be52:	f000 b80d 	b.w	800be70 <_close_r>

0800be56 <memset>:
 800be56:	4603      	mov	r3, r0
 800be58:	4402      	add	r2, r0
 800be5a:	4293      	cmp	r3, r2
 800be5c:	d100      	bne.n	800be60 <memset+0xa>
 800be5e:	4770      	bx	lr
 800be60:	f803 1b01 	strb.w	r1, [r3], #1
 800be64:	e7f9      	b.n	800be5a <memset+0x4>
	...

0800be68 <_localeconv_r>:
 800be68:	4800      	ldr	r0, [pc, #0]	@ (800be6c <_localeconv_r+0x4>)
 800be6a:	4770      	bx	lr
 800be6c:	20000314 	.word	0x20000314

0800be70 <_close_r>:
 800be70:	b538      	push	{r3, r4, r5, lr}
 800be72:	2300      	movs	r3, #0
 800be74:	4d05      	ldr	r5, [pc, #20]	@ (800be8c <_close_r+0x1c>)
 800be76:	4604      	mov	r4, r0
 800be78:	4608      	mov	r0, r1
 800be7a:	602b      	str	r3, [r5, #0]
 800be7c:	f7f6 ff2b 	bl	8002cd6 <_close>
 800be80:	1c43      	adds	r3, r0, #1
 800be82:	d102      	bne.n	800be8a <_close_r+0x1a>
 800be84:	682b      	ldr	r3, [r5, #0]
 800be86:	b103      	cbz	r3, 800be8a <_close_r+0x1a>
 800be88:	6023      	str	r3, [r4, #0]
 800be8a:	bd38      	pop	{r3, r4, r5, pc}
 800be8c:	20001914 	.word	0x20001914

0800be90 <_lseek_r>:
 800be90:	b538      	push	{r3, r4, r5, lr}
 800be92:	4604      	mov	r4, r0
 800be94:	4608      	mov	r0, r1
 800be96:	4611      	mov	r1, r2
 800be98:	2200      	movs	r2, #0
 800be9a:	4d05      	ldr	r5, [pc, #20]	@ (800beb0 <_lseek_r+0x20>)
 800be9c:	602a      	str	r2, [r5, #0]
 800be9e:	461a      	mov	r2, r3
 800bea0:	f7f6 ff3d 	bl	8002d1e <_lseek>
 800bea4:	1c43      	adds	r3, r0, #1
 800bea6:	d102      	bne.n	800beae <_lseek_r+0x1e>
 800bea8:	682b      	ldr	r3, [r5, #0]
 800beaa:	b103      	cbz	r3, 800beae <_lseek_r+0x1e>
 800beac:	6023      	str	r3, [r4, #0]
 800beae:	bd38      	pop	{r3, r4, r5, pc}
 800beb0:	20001914 	.word	0x20001914

0800beb4 <_read_r>:
 800beb4:	b538      	push	{r3, r4, r5, lr}
 800beb6:	4604      	mov	r4, r0
 800beb8:	4608      	mov	r0, r1
 800beba:	4611      	mov	r1, r2
 800bebc:	2200      	movs	r2, #0
 800bebe:	4d05      	ldr	r5, [pc, #20]	@ (800bed4 <_read_r+0x20>)
 800bec0:	602a      	str	r2, [r5, #0]
 800bec2:	461a      	mov	r2, r3
 800bec4:	f7f6 fece 	bl	8002c64 <_read>
 800bec8:	1c43      	adds	r3, r0, #1
 800beca:	d102      	bne.n	800bed2 <_read_r+0x1e>
 800becc:	682b      	ldr	r3, [r5, #0]
 800bece:	b103      	cbz	r3, 800bed2 <_read_r+0x1e>
 800bed0:	6023      	str	r3, [r4, #0]
 800bed2:	bd38      	pop	{r3, r4, r5, pc}
 800bed4:	20001914 	.word	0x20001914

0800bed8 <_sbrk_r>:
 800bed8:	b538      	push	{r3, r4, r5, lr}
 800beda:	2300      	movs	r3, #0
 800bedc:	4d05      	ldr	r5, [pc, #20]	@ (800bef4 <_sbrk_r+0x1c>)
 800bede:	4604      	mov	r4, r0
 800bee0:	4608      	mov	r0, r1
 800bee2:	602b      	str	r3, [r5, #0]
 800bee4:	f7f6 ff28 	bl	8002d38 <_sbrk>
 800bee8:	1c43      	adds	r3, r0, #1
 800beea:	d102      	bne.n	800bef2 <_sbrk_r+0x1a>
 800beec:	682b      	ldr	r3, [r5, #0]
 800beee:	b103      	cbz	r3, 800bef2 <_sbrk_r+0x1a>
 800bef0:	6023      	str	r3, [r4, #0]
 800bef2:	bd38      	pop	{r3, r4, r5, pc}
 800bef4:	20001914 	.word	0x20001914

0800bef8 <_write_r>:
 800bef8:	b538      	push	{r3, r4, r5, lr}
 800befa:	4604      	mov	r4, r0
 800befc:	4608      	mov	r0, r1
 800befe:	4611      	mov	r1, r2
 800bf00:	2200      	movs	r2, #0
 800bf02:	4d05      	ldr	r5, [pc, #20]	@ (800bf18 <_write_r+0x20>)
 800bf04:	602a      	str	r2, [r5, #0]
 800bf06:	461a      	mov	r2, r3
 800bf08:	f7f6 fec9 	bl	8002c9e <_write>
 800bf0c:	1c43      	adds	r3, r0, #1
 800bf0e:	d102      	bne.n	800bf16 <_write_r+0x1e>
 800bf10:	682b      	ldr	r3, [r5, #0]
 800bf12:	b103      	cbz	r3, 800bf16 <_write_r+0x1e>
 800bf14:	6023      	str	r3, [r4, #0]
 800bf16:	bd38      	pop	{r3, r4, r5, pc}
 800bf18:	20001914 	.word	0x20001914

0800bf1c <__errno>:
 800bf1c:	4b01      	ldr	r3, [pc, #4]	@ (800bf24 <__errno+0x8>)
 800bf1e:	6818      	ldr	r0, [r3, #0]
 800bf20:	4770      	bx	lr
 800bf22:	bf00      	nop
 800bf24:	200001d4 	.word	0x200001d4

0800bf28 <__libc_init_array>:
 800bf28:	b570      	push	{r4, r5, r6, lr}
 800bf2a:	2600      	movs	r6, #0
 800bf2c:	4d0c      	ldr	r5, [pc, #48]	@ (800bf60 <__libc_init_array+0x38>)
 800bf2e:	4c0d      	ldr	r4, [pc, #52]	@ (800bf64 <__libc_init_array+0x3c>)
 800bf30:	1b64      	subs	r4, r4, r5
 800bf32:	10a4      	asrs	r4, r4, #2
 800bf34:	42a6      	cmp	r6, r4
 800bf36:	d109      	bne.n	800bf4c <__libc_init_array+0x24>
 800bf38:	f001 ffec 	bl	800df14 <_init>
 800bf3c:	2600      	movs	r6, #0
 800bf3e:	4d0a      	ldr	r5, [pc, #40]	@ (800bf68 <__libc_init_array+0x40>)
 800bf40:	4c0a      	ldr	r4, [pc, #40]	@ (800bf6c <__libc_init_array+0x44>)
 800bf42:	1b64      	subs	r4, r4, r5
 800bf44:	10a4      	asrs	r4, r4, #2
 800bf46:	42a6      	cmp	r6, r4
 800bf48:	d105      	bne.n	800bf56 <__libc_init_array+0x2e>
 800bf4a:	bd70      	pop	{r4, r5, r6, pc}
 800bf4c:	f855 3b04 	ldr.w	r3, [r5], #4
 800bf50:	4798      	blx	r3
 800bf52:	3601      	adds	r6, #1
 800bf54:	e7ee      	b.n	800bf34 <__libc_init_array+0xc>
 800bf56:	f855 3b04 	ldr.w	r3, [r5], #4
 800bf5a:	4798      	blx	r3
 800bf5c:	3601      	adds	r6, #1
 800bf5e:	e7f2      	b.n	800bf46 <__libc_init_array+0x1e>
 800bf60:	0800e710 	.word	0x0800e710
 800bf64:	0800e710 	.word	0x0800e710
 800bf68:	0800e710 	.word	0x0800e710
 800bf6c:	0800e714 	.word	0x0800e714

0800bf70 <__retarget_lock_init_recursive>:
 800bf70:	4770      	bx	lr

0800bf72 <__retarget_lock_acquire_recursive>:
 800bf72:	4770      	bx	lr

0800bf74 <__retarget_lock_release_recursive>:
 800bf74:	4770      	bx	lr

0800bf76 <memchr>:
 800bf76:	4603      	mov	r3, r0
 800bf78:	b510      	push	{r4, lr}
 800bf7a:	b2c9      	uxtb	r1, r1
 800bf7c:	4402      	add	r2, r0
 800bf7e:	4293      	cmp	r3, r2
 800bf80:	4618      	mov	r0, r3
 800bf82:	d101      	bne.n	800bf88 <memchr+0x12>
 800bf84:	2000      	movs	r0, #0
 800bf86:	e003      	b.n	800bf90 <memchr+0x1a>
 800bf88:	7804      	ldrb	r4, [r0, #0]
 800bf8a:	3301      	adds	r3, #1
 800bf8c:	428c      	cmp	r4, r1
 800bf8e:	d1f6      	bne.n	800bf7e <memchr+0x8>
 800bf90:	bd10      	pop	{r4, pc}

0800bf92 <quorem>:
 800bf92:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf96:	6903      	ldr	r3, [r0, #16]
 800bf98:	690c      	ldr	r4, [r1, #16]
 800bf9a:	4607      	mov	r7, r0
 800bf9c:	42a3      	cmp	r3, r4
 800bf9e:	db7e      	blt.n	800c09e <quorem+0x10c>
 800bfa0:	3c01      	subs	r4, #1
 800bfa2:	00a3      	lsls	r3, r4, #2
 800bfa4:	f100 0514 	add.w	r5, r0, #20
 800bfa8:	f101 0814 	add.w	r8, r1, #20
 800bfac:	9300      	str	r3, [sp, #0]
 800bfae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bfb2:	9301      	str	r3, [sp, #4]
 800bfb4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bfb8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bfbc:	3301      	adds	r3, #1
 800bfbe:	429a      	cmp	r2, r3
 800bfc0:	fbb2 f6f3 	udiv	r6, r2, r3
 800bfc4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bfc8:	d32e      	bcc.n	800c028 <quorem+0x96>
 800bfca:	f04f 0a00 	mov.w	sl, #0
 800bfce:	46c4      	mov	ip, r8
 800bfd0:	46ae      	mov	lr, r5
 800bfd2:	46d3      	mov	fp, sl
 800bfd4:	f85c 3b04 	ldr.w	r3, [ip], #4
 800bfd8:	b298      	uxth	r0, r3
 800bfda:	fb06 a000 	mla	r0, r6, r0, sl
 800bfde:	0c1b      	lsrs	r3, r3, #16
 800bfe0:	0c02      	lsrs	r2, r0, #16
 800bfe2:	fb06 2303 	mla	r3, r6, r3, r2
 800bfe6:	f8de 2000 	ldr.w	r2, [lr]
 800bfea:	b280      	uxth	r0, r0
 800bfec:	b292      	uxth	r2, r2
 800bfee:	1a12      	subs	r2, r2, r0
 800bff0:	445a      	add	r2, fp
 800bff2:	f8de 0000 	ldr.w	r0, [lr]
 800bff6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bffa:	b29b      	uxth	r3, r3
 800bffc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c000:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c004:	b292      	uxth	r2, r2
 800c006:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c00a:	45e1      	cmp	r9, ip
 800c00c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c010:	f84e 2b04 	str.w	r2, [lr], #4
 800c014:	d2de      	bcs.n	800bfd4 <quorem+0x42>
 800c016:	9b00      	ldr	r3, [sp, #0]
 800c018:	58eb      	ldr	r3, [r5, r3]
 800c01a:	b92b      	cbnz	r3, 800c028 <quorem+0x96>
 800c01c:	9b01      	ldr	r3, [sp, #4]
 800c01e:	3b04      	subs	r3, #4
 800c020:	429d      	cmp	r5, r3
 800c022:	461a      	mov	r2, r3
 800c024:	d32f      	bcc.n	800c086 <quorem+0xf4>
 800c026:	613c      	str	r4, [r7, #16]
 800c028:	4638      	mov	r0, r7
 800c02a:	f001 f8c5 	bl	800d1b8 <__mcmp>
 800c02e:	2800      	cmp	r0, #0
 800c030:	db25      	blt.n	800c07e <quorem+0xec>
 800c032:	4629      	mov	r1, r5
 800c034:	2000      	movs	r0, #0
 800c036:	f858 2b04 	ldr.w	r2, [r8], #4
 800c03a:	f8d1 c000 	ldr.w	ip, [r1]
 800c03e:	fa1f fe82 	uxth.w	lr, r2
 800c042:	fa1f f38c 	uxth.w	r3, ip
 800c046:	eba3 030e 	sub.w	r3, r3, lr
 800c04a:	4403      	add	r3, r0
 800c04c:	0c12      	lsrs	r2, r2, #16
 800c04e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c052:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c056:	b29b      	uxth	r3, r3
 800c058:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c05c:	45c1      	cmp	r9, r8
 800c05e:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c062:	f841 3b04 	str.w	r3, [r1], #4
 800c066:	d2e6      	bcs.n	800c036 <quorem+0xa4>
 800c068:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c06c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c070:	b922      	cbnz	r2, 800c07c <quorem+0xea>
 800c072:	3b04      	subs	r3, #4
 800c074:	429d      	cmp	r5, r3
 800c076:	461a      	mov	r2, r3
 800c078:	d30b      	bcc.n	800c092 <quorem+0x100>
 800c07a:	613c      	str	r4, [r7, #16]
 800c07c:	3601      	adds	r6, #1
 800c07e:	4630      	mov	r0, r6
 800c080:	b003      	add	sp, #12
 800c082:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c086:	6812      	ldr	r2, [r2, #0]
 800c088:	3b04      	subs	r3, #4
 800c08a:	2a00      	cmp	r2, #0
 800c08c:	d1cb      	bne.n	800c026 <quorem+0x94>
 800c08e:	3c01      	subs	r4, #1
 800c090:	e7c6      	b.n	800c020 <quorem+0x8e>
 800c092:	6812      	ldr	r2, [r2, #0]
 800c094:	3b04      	subs	r3, #4
 800c096:	2a00      	cmp	r2, #0
 800c098:	d1ef      	bne.n	800c07a <quorem+0xe8>
 800c09a:	3c01      	subs	r4, #1
 800c09c:	e7ea      	b.n	800c074 <quorem+0xe2>
 800c09e:	2000      	movs	r0, #0
 800c0a0:	e7ee      	b.n	800c080 <quorem+0xee>
 800c0a2:	0000      	movs	r0, r0
 800c0a4:	0000      	movs	r0, r0
	...

0800c0a8 <_dtoa_r>:
 800c0a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0ac:	4614      	mov	r4, r2
 800c0ae:	461d      	mov	r5, r3
 800c0b0:	69c7      	ldr	r7, [r0, #28]
 800c0b2:	b097      	sub	sp, #92	@ 0x5c
 800c0b4:	4683      	mov	fp, r0
 800c0b6:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800c0ba:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800c0bc:	b97f      	cbnz	r7, 800c0de <_dtoa_r+0x36>
 800c0be:	2010      	movs	r0, #16
 800c0c0:	f7ff f8aa 	bl	800b218 <malloc>
 800c0c4:	4602      	mov	r2, r0
 800c0c6:	f8cb 001c 	str.w	r0, [fp, #28]
 800c0ca:	b920      	cbnz	r0, 800c0d6 <_dtoa_r+0x2e>
 800c0cc:	21ef      	movs	r1, #239	@ 0xef
 800c0ce:	4ba8      	ldr	r3, [pc, #672]	@ (800c370 <_dtoa_r+0x2c8>)
 800c0d0:	48a8      	ldr	r0, [pc, #672]	@ (800c374 <_dtoa_r+0x2cc>)
 800c0d2:	f001 fa2f 	bl	800d534 <__assert_func>
 800c0d6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c0da:	6007      	str	r7, [r0, #0]
 800c0dc:	60c7      	str	r7, [r0, #12]
 800c0de:	f8db 301c 	ldr.w	r3, [fp, #28]
 800c0e2:	6819      	ldr	r1, [r3, #0]
 800c0e4:	b159      	cbz	r1, 800c0fe <_dtoa_r+0x56>
 800c0e6:	685a      	ldr	r2, [r3, #4]
 800c0e8:	2301      	movs	r3, #1
 800c0ea:	4093      	lsls	r3, r2
 800c0ec:	604a      	str	r2, [r1, #4]
 800c0ee:	608b      	str	r3, [r1, #8]
 800c0f0:	4658      	mov	r0, fp
 800c0f2:	f000 fe29 	bl	800cd48 <_Bfree>
 800c0f6:	2200      	movs	r2, #0
 800c0f8:	f8db 301c 	ldr.w	r3, [fp, #28]
 800c0fc:	601a      	str	r2, [r3, #0]
 800c0fe:	1e2b      	subs	r3, r5, #0
 800c100:	bfaf      	iteee	ge
 800c102:	2300      	movge	r3, #0
 800c104:	2201      	movlt	r2, #1
 800c106:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c10a:	9303      	strlt	r3, [sp, #12]
 800c10c:	bfa8      	it	ge
 800c10e:	6033      	strge	r3, [r6, #0]
 800c110:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800c114:	4b98      	ldr	r3, [pc, #608]	@ (800c378 <_dtoa_r+0x2d0>)
 800c116:	bfb8      	it	lt
 800c118:	6032      	strlt	r2, [r6, #0]
 800c11a:	ea33 0308 	bics.w	r3, r3, r8
 800c11e:	d112      	bne.n	800c146 <_dtoa_r+0x9e>
 800c120:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c124:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800c126:	6013      	str	r3, [r2, #0]
 800c128:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800c12c:	4323      	orrs	r3, r4
 800c12e:	f000 8550 	beq.w	800cbd2 <_dtoa_r+0xb2a>
 800c132:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800c134:	f8df a244 	ldr.w	sl, [pc, #580]	@ 800c37c <_dtoa_r+0x2d4>
 800c138:	2b00      	cmp	r3, #0
 800c13a:	f000 8552 	beq.w	800cbe2 <_dtoa_r+0xb3a>
 800c13e:	f10a 0303 	add.w	r3, sl, #3
 800c142:	f000 bd4c 	b.w	800cbde <_dtoa_r+0xb36>
 800c146:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c14a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800c14e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c152:	2200      	movs	r2, #0
 800c154:	2300      	movs	r3, #0
 800c156:	f7f4 fc63 	bl	8000a20 <__aeabi_dcmpeq>
 800c15a:	4607      	mov	r7, r0
 800c15c:	b158      	cbz	r0, 800c176 <_dtoa_r+0xce>
 800c15e:	2301      	movs	r3, #1
 800c160:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800c162:	6013      	str	r3, [r2, #0]
 800c164:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800c166:	b113      	cbz	r3, 800c16e <_dtoa_r+0xc6>
 800c168:	4b85      	ldr	r3, [pc, #532]	@ (800c380 <_dtoa_r+0x2d8>)
 800c16a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800c16c:	6013      	str	r3, [r2, #0]
 800c16e:	f8df a214 	ldr.w	sl, [pc, #532]	@ 800c384 <_dtoa_r+0x2dc>
 800c172:	f000 bd36 	b.w	800cbe2 <_dtoa_r+0xb3a>
 800c176:	ab14      	add	r3, sp, #80	@ 0x50
 800c178:	9301      	str	r3, [sp, #4]
 800c17a:	ab15      	add	r3, sp, #84	@ 0x54
 800c17c:	9300      	str	r3, [sp, #0]
 800c17e:	4658      	mov	r0, fp
 800c180:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800c184:	f001 f8c8 	bl	800d318 <__d2b>
 800c188:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800c18c:	4681      	mov	r9, r0
 800c18e:	2e00      	cmp	r6, #0
 800c190:	d077      	beq.n	800c282 <_dtoa_r+0x1da>
 800c192:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c196:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c198:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c19c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c1a0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c1a4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c1a8:	9712      	str	r7, [sp, #72]	@ 0x48
 800c1aa:	4619      	mov	r1, r3
 800c1ac:	2200      	movs	r2, #0
 800c1ae:	4b76      	ldr	r3, [pc, #472]	@ (800c388 <_dtoa_r+0x2e0>)
 800c1b0:	f7f4 f816 	bl	80001e0 <__aeabi_dsub>
 800c1b4:	a368      	add	r3, pc, #416	@ (adr r3, 800c358 <_dtoa_r+0x2b0>)
 800c1b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1ba:	f7f4 f9c9 	bl	8000550 <__aeabi_dmul>
 800c1be:	a368      	add	r3, pc, #416	@ (adr r3, 800c360 <_dtoa_r+0x2b8>)
 800c1c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1c4:	f7f4 f80e 	bl	80001e4 <__adddf3>
 800c1c8:	4604      	mov	r4, r0
 800c1ca:	4630      	mov	r0, r6
 800c1cc:	460d      	mov	r5, r1
 800c1ce:	f7f4 f955 	bl	800047c <__aeabi_i2d>
 800c1d2:	a365      	add	r3, pc, #404	@ (adr r3, 800c368 <_dtoa_r+0x2c0>)
 800c1d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1d8:	f7f4 f9ba 	bl	8000550 <__aeabi_dmul>
 800c1dc:	4602      	mov	r2, r0
 800c1de:	460b      	mov	r3, r1
 800c1e0:	4620      	mov	r0, r4
 800c1e2:	4629      	mov	r1, r5
 800c1e4:	f7f3 fffe 	bl	80001e4 <__adddf3>
 800c1e8:	4604      	mov	r4, r0
 800c1ea:	460d      	mov	r5, r1
 800c1ec:	f7f4 fc60 	bl	8000ab0 <__aeabi_d2iz>
 800c1f0:	2200      	movs	r2, #0
 800c1f2:	4607      	mov	r7, r0
 800c1f4:	2300      	movs	r3, #0
 800c1f6:	4620      	mov	r0, r4
 800c1f8:	4629      	mov	r1, r5
 800c1fa:	f7f4 fc1b 	bl	8000a34 <__aeabi_dcmplt>
 800c1fe:	b140      	cbz	r0, 800c212 <_dtoa_r+0x16a>
 800c200:	4638      	mov	r0, r7
 800c202:	f7f4 f93b 	bl	800047c <__aeabi_i2d>
 800c206:	4622      	mov	r2, r4
 800c208:	462b      	mov	r3, r5
 800c20a:	f7f4 fc09 	bl	8000a20 <__aeabi_dcmpeq>
 800c20e:	b900      	cbnz	r0, 800c212 <_dtoa_r+0x16a>
 800c210:	3f01      	subs	r7, #1
 800c212:	2f16      	cmp	r7, #22
 800c214:	d853      	bhi.n	800c2be <_dtoa_r+0x216>
 800c216:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c21a:	4b5c      	ldr	r3, [pc, #368]	@ (800c38c <_dtoa_r+0x2e4>)
 800c21c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c220:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c224:	f7f4 fc06 	bl	8000a34 <__aeabi_dcmplt>
 800c228:	2800      	cmp	r0, #0
 800c22a:	d04a      	beq.n	800c2c2 <_dtoa_r+0x21a>
 800c22c:	2300      	movs	r3, #0
 800c22e:	3f01      	subs	r7, #1
 800c230:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c232:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c234:	1b9b      	subs	r3, r3, r6
 800c236:	1e5a      	subs	r2, r3, #1
 800c238:	bf46      	itte	mi
 800c23a:	f1c3 0801 	rsbmi	r8, r3, #1
 800c23e:	2300      	movmi	r3, #0
 800c240:	f04f 0800 	movpl.w	r8, #0
 800c244:	9209      	str	r2, [sp, #36]	@ 0x24
 800c246:	bf48      	it	mi
 800c248:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800c24a:	2f00      	cmp	r7, #0
 800c24c:	db3b      	blt.n	800c2c6 <_dtoa_r+0x21e>
 800c24e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c250:	970e      	str	r7, [sp, #56]	@ 0x38
 800c252:	443b      	add	r3, r7
 800c254:	9309      	str	r3, [sp, #36]	@ 0x24
 800c256:	2300      	movs	r3, #0
 800c258:	930a      	str	r3, [sp, #40]	@ 0x28
 800c25a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c25c:	2b09      	cmp	r3, #9
 800c25e:	d866      	bhi.n	800c32e <_dtoa_r+0x286>
 800c260:	2b05      	cmp	r3, #5
 800c262:	bfc4      	itt	gt
 800c264:	3b04      	subgt	r3, #4
 800c266:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800c268:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c26a:	bfc8      	it	gt
 800c26c:	2400      	movgt	r4, #0
 800c26e:	f1a3 0302 	sub.w	r3, r3, #2
 800c272:	bfd8      	it	le
 800c274:	2401      	movle	r4, #1
 800c276:	2b03      	cmp	r3, #3
 800c278:	d864      	bhi.n	800c344 <_dtoa_r+0x29c>
 800c27a:	e8df f003 	tbb	[pc, r3]
 800c27e:	382b      	.short	0x382b
 800c280:	5636      	.short	0x5636
 800c282:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800c286:	441e      	add	r6, r3
 800c288:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c28c:	2b20      	cmp	r3, #32
 800c28e:	bfc1      	itttt	gt
 800c290:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c294:	fa08 f803 	lslgt.w	r8, r8, r3
 800c298:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c29c:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c2a0:	bfd6      	itet	le
 800c2a2:	f1c3 0320 	rsble	r3, r3, #32
 800c2a6:	ea48 0003 	orrgt.w	r0, r8, r3
 800c2aa:	fa04 f003 	lslle.w	r0, r4, r3
 800c2ae:	f7f4 f8d5 	bl	800045c <__aeabi_ui2d>
 800c2b2:	2201      	movs	r2, #1
 800c2b4:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c2b8:	3e01      	subs	r6, #1
 800c2ba:	9212      	str	r2, [sp, #72]	@ 0x48
 800c2bc:	e775      	b.n	800c1aa <_dtoa_r+0x102>
 800c2be:	2301      	movs	r3, #1
 800c2c0:	e7b6      	b.n	800c230 <_dtoa_r+0x188>
 800c2c2:	900f      	str	r0, [sp, #60]	@ 0x3c
 800c2c4:	e7b5      	b.n	800c232 <_dtoa_r+0x18a>
 800c2c6:	427b      	negs	r3, r7
 800c2c8:	930a      	str	r3, [sp, #40]	@ 0x28
 800c2ca:	2300      	movs	r3, #0
 800c2cc:	eba8 0807 	sub.w	r8, r8, r7
 800c2d0:	930e      	str	r3, [sp, #56]	@ 0x38
 800c2d2:	e7c2      	b.n	800c25a <_dtoa_r+0x1b2>
 800c2d4:	2300      	movs	r3, #0
 800c2d6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c2d8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	dc35      	bgt.n	800c34a <_dtoa_r+0x2a2>
 800c2de:	2301      	movs	r3, #1
 800c2e0:	461a      	mov	r2, r3
 800c2e2:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800c2e6:	9221      	str	r2, [sp, #132]	@ 0x84
 800c2e8:	e00b      	b.n	800c302 <_dtoa_r+0x25a>
 800c2ea:	2301      	movs	r3, #1
 800c2ec:	e7f3      	b.n	800c2d6 <_dtoa_r+0x22e>
 800c2ee:	2300      	movs	r3, #0
 800c2f0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c2f2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c2f4:	18fb      	adds	r3, r7, r3
 800c2f6:	9308      	str	r3, [sp, #32]
 800c2f8:	3301      	adds	r3, #1
 800c2fa:	2b01      	cmp	r3, #1
 800c2fc:	9307      	str	r3, [sp, #28]
 800c2fe:	bfb8      	it	lt
 800c300:	2301      	movlt	r3, #1
 800c302:	2100      	movs	r1, #0
 800c304:	2204      	movs	r2, #4
 800c306:	f8db 001c 	ldr.w	r0, [fp, #28]
 800c30a:	f102 0514 	add.w	r5, r2, #20
 800c30e:	429d      	cmp	r5, r3
 800c310:	d91f      	bls.n	800c352 <_dtoa_r+0x2aa>
 800c312:	6041      	str	r1, [r0, #4]
 800c314:	4658      	mov	r0, fp
 800c316:	f000 fcd7 	bl	800ccc8 <_Balloc>
 800c31a:	4682      	mov	sl, r0
 800c31c:	2800      	cmp	r0, #0
 800c31e:	d139      	bne.n	800c394 <_dtoa_r+0x2ec>
 800c320:	4602      	mov	r2, r0
 800c322:	f240 11af 	movw	r1, #431	@ 0x1af
 800c326:	4b1a      	ldr	r3, [pc, #104]	@ (800c390 <_dtoa_r+0x2e8>)
 800c328:	e6d2      	b.n	800c0d0 <_dtoa_r+0x28>
 800c32a:	2301      	movs	r3, #1
 800c32c:	e7e0      	b.n	800c2f0 <_dtoa_r+0x248>
 800c32e:	2401      	movs	r4, #1
 800c330:	2300      	movs	r3, #0
 800c332:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c334:	9320      	str	r3, [sp, #128]	@ 0x80
 800c336:	f04f 33ff 	mov.w	r3, #4294967295
 800c33a:	2200      	movs	r2, #0
 800c33c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800c340:	2312      	movs	r3, #18
 800c342:	e7d0      	b.n	800c2e6 <_dtoa_r+0x23e>
 800c344:	2301      	movs	r3, #1
 800c346:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c348:	e7f5      	b.n	800c336 <_dtoa_r+0x28e>
 800c34a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c34c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800c350:	e7d7      	b.n	800c302 <_dtoa_r+0x25a>
 800c352:	3101      	adds	r1, #1
 800c354:	0052      	lsls	r2, r2, #1
 800c356:	e7d8      	b.n	800c30a <_dtoa_r+0x262>
 800c358:	636f4361 	.word	0x636f4361
 800c35c:	3fd287a7 	.word	0x3fd287a7
 800c360:	8b60c8b3 	.word	0x8b60c8b3
 800c364:	3fc68a28 	.word	0x3fc68a28
 800c368:	509f79fb 	.word	0x509f79fb
 800c36c:	3fd34413 	.word	0x3fd34413
 800c370:	0800e3d5 	.word	0x0800e3d5
 800c374:	0800e3ec 	.word	0x0800e3ec
 800c378:	7ff00000 	.word	0x7ff00000
 800c37c:	0800e3d1 	.word	0x0800e3d1
 800c380:	0800e3a5 	.word	0x0800e3a5
 800c384:	0800e3a4 	.word	0x0800e3a4
 800c388:	3ff80000 	.word	0x3ff80000
 800c38c:	0800e4e8 	.word	0x0800e4e8
 800c390:	0800e444 	.word	0x0800e444
 800c394:	f8db 301c 	ldr.w	r3, [fp, #28]
 800c398:	6018      	str	r0, [r3, #0]
 800c39a:	9b07      	ldr	r3, [sp, #28]
 800c39c:	2b0e      	cmp	r3, #14
 800c39e:	f200 80a4 	bhi.w	800c4ea <_dtoa_r+0x442>
 800c3a2:	2c00      	cmp	r4, #0
 800c3a4:	f000 80a1 	beq.w	800c4ea <_dtoa_r+0x442>
 800c3a8:	2f00      	cmp	r7, #0
 800c3aa:	dd33      	ble.n	800c414 <_dtoa_r+0x36c>
 800c3ac:	4b86      	ldr	r3, [pc, #536]	@ (800c5c8 <_dtoa_r+0x520>)
 800c3ae:	f007 020f 	and.w	r2, r7, #15
 800c3b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c3b6:	05f8      	lsls	r0, r7, #23
 800c3b8:	e9d3 3400 	ldrd	r3, r4, [r3]
 800c3bc:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c3c0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c3c4:	d516      	bpl.n	800c3f4 <_dtoa_r+0x34c>
 800c3c6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c3ca:	4b80      	ldr	r3, [pc, #512]	@ (800c5cc <_dtoa_r+0x524>)
 800c3cc:	2603      	movs	r6, #3
 800c3ce:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c3d2:	f7f4 f9e7 	bl	80007a4 <__aeabi_ddiv>
 800c3d6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c3da:	f004 040f 	and.w	r4, r4, #15
 800c3de:	4d7b      	ldr	r5, [pc, #492]	@ (800c5cc <_dtoa_r+0x524>)
 800c3e0:	b954      	cbnz	r4, 800c3f8 <_dtoa_r+0x350>
 800c3e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c3e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c3ea:	f7f4 f9db 	bl	80007a4 <__aeabi_ddiv>
 800c3ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c3f2:	e028      	b.n	800c446 <_dtoa_r+0x39e>
 800c3f4:	2602      	movs	r6, #2
 800c3f6:	e7f2      	b.n	800c3de <_dtoa_r+0x336>
 800c3f8:	07e1      	lsls	r1, r4, #31
 800c3fa:	d508      	bpl.n	800c40e <_dtoa_r+0x366>
 800c3fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c400:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c404:	f7f4 f8a4 	bl	8000550 <__aeabi_dmul>
 800c408:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c40c:	3601      	adds	r6, #1
 800c40e:	1064      	asrs	r4, r4, #1
 800c410:	3508      	adds	r5, #8
 800c412:	e7e5      	b.n	800c3e0 <_dtoa_r+0x338>
 800c414:	f000 80d2 	beq.w	800c5bc <_dtoa_r+0x514>
 800c418:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c41c:	427c      	negs	r4, r7
 800c41e:	4b6a      	ldr	r3, [pc, #424]	@ (800c5c8 <_dtoa_r+0x520>)
 800c420:	f004 020f 	and.w	r2, r4, #15
 800c424:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c428:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c42c:	f7f4 f890 	bl	8000550 <__aeabi_dmul>
 800c430:	2602      	movs	r6, #2
 800c432:	2300      	movs	r3, #0
 800c434:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c438:	4d64      	ldr	r5, [pc, #400]	@ (800c5cc <_dtoa_r+0x524>)
 800c43a:	1124      	asrs	r4, r4, #4
 800c43c:	2c00      	cmp	r4, #0
 800c43e:	f040 80b2 	bne.w	800c5a6 <_dtoa_r+0x4fe>
 800c442:	2b00      	cmp	r3, #0
 800c444:	d1d3      	bne.n	800c3ee <_dtoa_r+0x346>
 800c446:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800c44a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	f000 80b7 	beq.w	800c5c0 <_dtoa_r+0x518>
 800c452:	2200      	movs	r2, #0
 800c454:	4620      	mov	r0, r4
 800c456:	4629      	mov	r1, r5
 800c458:	4b5d      	ldr	r3, [pc, #372]	@ (800c5d0 <_dtoa_r+0x528>)
 800c45a:	f7f4 faeb 	bl	8000a34 <__aeabi_dcmplt>
 800c45e:	2800      	cmp	r0, #0
 800c460:	f000 80ae 	beq.w	800c5c0 <_dtoa_r+0x518>
 800c464:	9b07      	ldr	r3, [sp, #28]
 800c466:	2b00      	cmp	r3, #0
 800c468:	f000 80aa 	beq.w	800c5c0 <_dtoa_r+0x518>
 800c46c:	9b08      	ldr	r3, [sp, #32]
 800c46e:	2b00      	cmp	r3, #0
 800c470:	dd37      	ble.n	800c4e2 <_dtoa_r+0x43a>
 800c472:	1e7b      	subs	r3, r7, #1
 800c474:	4620      	mov	r0, r4
 800c476:	9304      	str	r3, [sp, #16]
 800c478:	2200      	movs	r2, #0
 800c47a:	4629      	mov	r1, r5
 800c47c:	4b55      	ldr	r3, [pc, #340]	@ (800c5d4 <_dtoa_r+0x52c>)
 800c47e:	f7f4 f867 	bl	8000550 <__aeabi_dmul>
 800c482:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c486:	9c08      	ldr	r4, [sp, #32]
 800c488:	3601      	adds	r6, #1
 800c48a:	4630      	mov	r0, r6
 800c48c:	f7f3 fff6 	bl	800047c <__aeabi_i2d>
 800c490:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c494:	f7f4 f85c 	bl	8000550 <__aeabi_dmul>
 800c498:	2200      	movs	r2, #0
 800c49a:	4b4f      	ldr	r3, [pc, #316]	@ (800c5d8 <_dtoa_r+0x530>)
 800c49c:	f7f3 fea2 	bl	80001e4 <__adddf3>
 800c4a0:	4605      	mov	r5, r0
 800c4a2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c4a6:	2c00      	cmp	r4, #0
 800c4a8:	f040 809a 	bne.w	800c5e0 <_dtoa_r+0x538>
 800c4ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c4b0:	2200      	movs	r2, #0
 800c4b2:	4b4a      	ldr	r3, [pc, #296]	@ (800c5dc <_dtoa_r+0x534>)
 800c4b4:	f7f3 fe94 	bl	80001e0 <__aeabi_dsub>
 800c4b8:	4602      	mov	r2, r0
 800c4ba:	460b      	mov	r3, r1
 800c4bc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c4c0:	462a      	mov	r2, r5
 800c4c2:	4633      	mov	r3, r6
 800c4c4:	f7f4 fad4 	bl	8000a70 <__aeabi_dcmpgt>
 800c4c8:	2800      	cmp	r0, #0
 800c4ca:	f040 828e 	bne.w	800c9ea <_dtoa_r+0x942>
 800c4ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c4d2:	462a      	mov	r2, r5
 800c4d4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c4d8:	f7f4 faac 	bl	8000a34 <__aeabi_dcmplt>
 800c4dc:	2800      	cmp	r0, #0
 800c4de:	f040 8127 	bne.w	800c730 <_dtoa_r+0x688>
 800c4e2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800c4e6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800c4ea:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c4ec:	2b00      	cmp	r3, #0
 800c4ee:	f2c0 8163 	blt.w	800c7b8 <_dtoa_r+0x710>
 800c4f2:	2f0e      	cmp	r7, #14
 800c4f4:	f300 8160 	bgt.w	800c7b8 <_dtoa_r+0x710>
 800c4f8:	4b33      	ldr	r3, [pc, #204]	@ (800c5c8 <_dtoa_r+0x520>)
 800c4fa:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c4fe:	e9d3 3400 	ldrd	r3, r4, [r3]
 800c502:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c506:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c508:	2b00      	cmp	r3, #0
 800c50a:	da03      	bge.n	800c514 <_dtoa_r+0x46c>
 800c50c:	9b07      	ldr	r3, [sp, #28]
 800c50e:	2b00      	cmp	r3, #0
 800c510:	f340 8100 	ble.w	800c714 <_dtoa_r+0x66c>
 800c514:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800c518:	4656      	mov	r6, sl
 800c51a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c51e:	4620      	mov	r0, r4
 800c520:	4629      	mov	r1, r5
 800c522:	f7f4 f93f 	bl	80007a4 <__aeabi_ddiv>
 800c526:	f7f4 fac3 	bl	8000ab0 <__aeabi_d2iz>
 800c52a:	4680      	mov	r8, r0
 800c52c:	f7f3 ffa6 	bl	800047c <__aeabi_i2d>
 800c530:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c534:	f7f4 f80c 	bl	8000550 <__aeabi_dmul>
 800c538:	4602      	mov	r2, r0
 800c53a:	460b      	mov	r3, r1
 800c53c:	4620      	mov	r0, r4
 800c53e:	4629      	mov	r1, r5
 800c540:	f7f3 fe4e 	bl	80001e0 <__aeabi_dsub>
 800c544:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800c548:	9d07      	ldr	r5, [sp, #28]
 800c54a:	f806 4b01 	strb.w	r4, [r6], #1
 800c54e:	eba6 040a 	sub.w	r4, r6, sl
 800c552:	42a5      	cmp	r5, r4
 800c554:	4602      	mov	r2, r0
 800c556:	460b      	mov	r3, r1
 800c558:	f040 8116 	bne.w	800c788 <_dtoa_r+0x6e0>
 800c55c:	f7f3 fe42 	bl	80001e4 <__adddf3>
 800c560:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c564:	4604      	mov	r4, r0
 800c566:	460d      	mov	r5, r1
 800c568:	f7f4 fa82 	bl	8000a70 <__aeabi_dcmpgt>
 800c56c:	2800      	cmp	r0, #0
 800c56e:	f040 80f8 	bne.w	800c762 <_dtoa_r+0x6ba>
 800c572:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c576:	4620      	mov	r0, r4
 800c578:	4629      	mov	r1, r5
 800c57a:	f7f4 fa51 	bl	8000a20 <__aeabi_dcmpeq>
 800c57e:	b118      	cbz	r0, 800c588 <_dtoa_r+0x4e0>
 800c580:	f018 0f01 	tst.w	r8, #1
 800c584:	f040 80ed 	bne.w	800c762 <_dtoa_r+0x6ba>
 800c588:	4649      	mov	r1, r9
 800c58a:	4658      	mov	r0, fp
 800c58c:	f000 fbdc 	bl	800cd48 <_Bfree>
 800c590:	2300      	movs	r3, #0
 800c592:	7033      	strb	r3, [r6, #0]
 800c594:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800c596:	3701      	adds	r7, #1
 800c598:	601f      	str	r7, [r3, #0]
 800c59a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800c59c:	2b00      	cmp	r3, #0
 800c59e:	f000 8320 	beq.w	800cbe2 <_dtoa_r+0xb3a>
 800c5a2:	601e      	str	r6, [r3, #0]
 800c5a4:	e31d      	b.n	800cbe2 <_dtoa_r+0xb3a>
 800c5a6:	07e2      	lsls	r2, r4, #31
 800c5a8:	d505      	bpl.n	800c5b6 <_dtoa_r+0x50e>
 800c5aa:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c5ae:	f7f3 ffcf 	bl	8000550 <__aeabi_dmul>
 800c5b2:	2301      	movs	r3, #1
 800c5b4:	3601      	adds	r6, #1
 800c5b6:	1064      	asrs	r4, r4, #1
 800c5b8:	3508      	adds	r5, #8
 800c5ba:	e73f      	b.n	800c43c <_dtoa_r+0x394>
 800c5bc:	2602      	movs	r6, #2
 800c5be:	e742      	b.n	800c446 <_dtoa_r+0x39e>
 800c5c0:	9c07      	ldr	r4, [sp, #28]
 800c5c2:	9704      	str	r7, [sp, #16]
 800c5c4:	e761      	b.n	800c48a <_dtoa_r+0x3e2>
 800c5c6:	bf00      	nop
 800c5c8:	0800e4e8 	.word	0x0800e4e8
 800c5cc:	0800e4c0 	.word	0x0800e4c0
 800c5d0:	3ff00000 	.word	0x3ff00000
 800c5d4:	40240000 	.word	0x40240000
 800c5d8:	401c0000 	.word	0x401c0000
 800c5dc:	40140000 	.word	0x40140000
 800c5e0:	4b70      	ldr	r3, [pc, #448]	@ (800c7a4 <_dtoa_r+0x6fc>)
 800c5e2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c5e4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c5e8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c5ec:	4454      	add	r4, sl
 800c5ee:	2900      	cmp	r1, #0
 800c5f0:	d045      	beq.n	800c67e <_dtoa_r+0x5d6>
 800c5f2:	2000      	movs	r0, #0
 800c5f4:	496c      	ldr	r1, [pc, #432]	@ (800c7a8 <_dtoa_r+0x700>)
 800c5f6:	f7f4 f8d5 	bl	80007a4 <__aeabi_ddiv>
 800c5fa:	4633      	mov	r3, r6
 800c5fc:	462a      	mov	r2, r5
 800c5fe:	f7f3 fdef 	bl	80001e0 <__aeabi_dsub>
 800c602:	4656      	mov	r6, sl
 800c604:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c608:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c60c:	f7f4 fa50 	bl	8000ab0 <__aeabi_d2iz>
 800c610:	4605      	mov	r5, r0
 800c612:	f7f3 ff33 	bl	800047c <__aeabi_i2d>
 800c616:	4602      	mov	r2, r0
 800c618:	460b      	mov	r3, r1
 800c61a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c61e:	f7f3 fddf 	bl	80001e0 <__aeabi_dsub>
 800c622:	4602      	mov	r2, r0
 800c624:	460b      	mov	r3, r1
 800c626:	3530      	adds	r5, #48	@ 0x30
 800c628:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c62c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c630:	f806 5b01 	strb.w	r5, [r6], #1
 800c634:	f7f4 f9fe 	bl	8000a34 <__aeabi_dcmplt>
 800c638:	2800      	cmp	r0, #0
 800c63a:	d163      	bne.n	800c704 <_dtoa_r+0x65c>
 800c63c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c640:	2000      	movs	r0, #0
 800c642:	495a      	ldr	r1, [pc, #360]	@ (800c7ac <_dtoa_r+0x704>)
 800c644:	f7f3 fdcc 	bl	80001e0 <__aeabi_dsub>
 800c648:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c64c:	f7f4 f9f2 	bl	8000a34 <__aeabi_dcmplt>
 800c650:	2800      	cmp	r0, #0
 800c652:	f040 8087 	bne.w	800c764 <_dtoa_r+0x6bc>
 800c656:	42a6      	cmp	r6, r4
 800c658:	f43f af43 	beq.w	800c4e2 <_dtoa_r+0x43a>
 800c65c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800c660:	2200      	movs	r2, #0
 800c662:	4b53      	ldr	r3, [pc, #332]	@ (800c7b0 <_dtoa_r+0x708>)
 800c664:	f7f3 ff74 	bl	8000550 <__aeabi_dmul>
 800c668:	2200      	movs	r2, #0
 800c66a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c66e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c672:	4b4f      	ldr	r3, [pc, #316]	@ (800c7b0 <_dtoa_r+0x708>)
 800c674:	f7f3 ff6c 	bl	8000550 <__aeabi_dmul>
 800c678:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c67c:	e7c4      	b.n	800c608 <_dtoa_r+0x560>
 800c67e:	4631      	mov	r1, r6
 800c680:	4628      	mov	r0, r5
 800c682:	f7f3 ff65 	bl	8000550 <__aeabi_dmul>
 800c686:	4656      	mov	r6, sl
 800c688:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c68c:	9413      	str	r4, [sp, #76]	@ 0x4c
 800c68e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c692:	f7f4 fa0d 	bl	8000ab0 <__aeabi_d2iz>
 800c696:	4605      	mov	r5, r0
 800c698:	f7f3 fef0 	bl	800047c <__aeabi_i2d>
 800c69c:	4602      	mov	r2, r0
 800c69e:	460b      	mov	r3, r1
 800c6a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c6a4:	f7f3 fd9c 	bl	80001e0 <__aeabi_dsub>
 800c6a8:	4602      	mov	r2, r0
 800c6aa:	460b      	mov	r3, r1
 800c6ac:	3530      	adds	r5, #48	@ 0x30
 800c6ae:	f806 5b01 	strb.w	r5, [r6], #1
 800c6b2:	42a6      	cmp	r6, r4
 800c6b4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c6b8:	f04f 0200 	mov.w	r2, #0
 800c6bc:	d124      	bne.n	800c708 <_dtoa_r+0x660>
 800c6be:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800c6c2:	4b39      	ldr	r3, [pc, #228]	@ (800c7a8 <_dtoa_r+0x700>)
 800c6c4:	f7f3 fd8e 	bl	80001e4 <__adddf3>
 800c6c8:	4602      	mov	r2, r0
 800c6ca:	460b      	mov	r3, r1
 800c6cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c6d0:	f7f4 f9ce 	bl	8000a70 <__aeabi_dcmpgt>
 800c6d4:	2800      	cmp	r0, #0
 800c6d6:	d145      	bne.n	800c764 <_dtoa_r+0x6bc>
 800c6d8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c6dc:	2000      	movs	r0, #0
 800c6de:	4932      	ldr	r1, [pc, #200]	@ (800c7a8 <_dtoa_r+0x700>)
 800c6e0:	f7f3 fd7e 	bl	80001e0 <__aeabi_dsub>
 800c6e4:	4602      	mov	r2, r0
 800c6e6:	460b      	mov	r3, r1
 800c6e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c6ec:	f7f4 f9a2 	bl	8000a34 <__aeabi_dcmplt>
 800c6f0:	2800      	cmp	r0, #0
 800c6f2:	f43f aef6 	beq.w	800c4e2 <_dtoa_r+0x43a>
 800c6f6:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800c6f8:	1e73      	subs	r3, r6, #1
 800c6fa:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c6fc:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c700:	2b30      	cmp	r3, #48	@ 0x30
 800c702:	d0f8      	beq.n	800c6f6 <_dtoa_r+0x64e>
 800c704:	9f04      	ldr	r7, [sp, #16]
 800c706:	e73f      	b.n	800c588 <_dtoa_r+0x4e0>
 800c708:	4b29      	ldr	r3, [pc, #164]	@ (800c7b0 <_dtoa_r+0x708>)
 800c70a:	f7f3 ff21 	bl	8000550 <__aeabi_dmul>
 800c70e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c712:	e7bc      	b.n	800c68e <_dtoa_r+0x5e6>
 800c714:	d10c      	bne.n	800c730 <_dtoa_r+0x688>
 800c716:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c71a:	2200      	movs	r2, #0
 800c71c:	4b25      	ldr	r3, [pc, #148]	@ (800c7b4 <_dtoa_r+0x70c>)
 800c71e:	f7f3 ff17 	bl	8000550 <__aeabi_dmul>
 800c722:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c726:	f7f4 f999 	bl	8000a5c <__aeabi_dcmpge>
 800c72a:	2800      	cmp	r0, #0
 800c72c:	f000 815b 	beq.w	800c9e6 <_dtoa_r+0x93e>
 800c730:	2400      	movs	r4, #0
 800c732:	4625      	mov	r5, r4
 800c734:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c736:	4656      	mov	r6, sl
 800c738:	43db      	mvns	r3, r3
 800c73a:	9304      	str	r3, [sp, #16]
 800c73c:	2700      	movs	r7, #0
 800c73e:	4621      	mov	r1, r4
 800c740:	4658      	mov	r0, fp
 800c742:	f000 fb01 	bl	800cd48 <_Bfree>
 800c746:	2d00      	cmp	r5, #0
 800c748:	d0dc      	beq.n	800c704 <_dtoa_r+0x65c>
 800c74a:	b12f      	cbz	r7, 800c758 <_dtoa_r+0x6b0>
 800c74c:	42af      	cmp	r7, r5
 800c74e:	d003      	beq.n	800c758 <_dtoa_r+0x6b0>
 800c750:	4639      	mov	r1, r7
 800c752:	4658      	mov	r0, fp
 800c754:	f000 faf8 	bl	800cd48 <_Bfree>
 800c758:	4629      	mov	r1, r5
 800c75a:	4658      	mov	r0, fp
 800c75c:	f000 faf4 	bl	800cd48 <_Bfree>
 800c760:	e7d0      	b.n	800c704 <_dtoa_r+0x65c>
 800c762:	9704      	str	r7, [sp, #16]
 800c764:	4633      	mov	r3, r6
 800c766:	461e      	mov	r6, r3
 800c768:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c76c:	2a39      	cmp	r2, #57	@ 0x39
 800c76e:	d107      	bne.n	800c780 <_dtoa_r+0x6d8>
 800c770:	459a      	cmp	sl, r3
 800c772:	d1f8      	bne.n	800c766 <_dtoa_r+0x6be>
 800c774:	9a04      	ldr	r2, [sp, #16]
 800c776:	3201      	adds	r2, #1
 800c778:	9204      	str	r2, [sp, #16]
 800c77a:	2230      	movs	r2, #48	@ 0x30
 800c77c:	f88a 2000 	strb.w	r2, [sl]
 800c780:	781a      	ldrb	r2, [r3, #0]
 800c782:	3201      	adds	r2, #1
 800c784:	701a      	strb	r2, [r3, #0]
 800c786:	e7bd      	b.n	800c704 <_dtoa_r+0x65c>
 800c788:	2200      	movs	r2, #0
 800c78a:	4b09      	ldr	r3, [pc, #36]	@ (800c7b0 <_dtoa_r+0x708>)
 800c78c:	f7f3 fee0 	bl	8000550 <__aeabi_dmul>
 800c790:	2200      	movs	r2, #0
 800c792:	2300      	movs	r3, #0
 800c794:	4604      	mov	r4, r0
 800c796:	460d      	mov	r5, r1
 800c798:	f7f4 f942 	bl	8000a20 <__aeabi_dcmpeq>
 800c79c:	2800      	cmp	r0, #0
 800c79e:	f43f aebc 	beq.w	800c51a <_dtoa_r+0x472>
 800c7a2:	e6f1      	b.n	800c588 <_dtoa_r+0x4e0>
 800c7a4:	0800e4e8 	.word	0x0800e4e8
 800c7a8:	3fe00000 	.word	0x3fe00000
 800c7ac:	3ff00000 	.word	0x3ff00000
 800c7b0:	40240000 	.word	0x40240000
 800c7b4:	40140000 	.word	0x40140000
 800c7b8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800c7ba:	2a00      	cmp	r2, #0
 800c7bc:	f000 80db 	beq.w	800c976 <_dtoa_r+0x8ce>
 800c7c0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800c7c2:	2a01      	cmp	r2, #1
 800c7c4:	f300 80bf 	bgt.w	800c946 <_dtoa_r+0x89e>
 800c7c8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c7ca:	2a00      	cmp	r2, #0
 800c7cc:	f000 80b7 	beq.w	800c93e <_dtoa_r+0x896>
 800c7d0:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c7d4:	4646      	mov	r6, r8
 800c7d6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800c7d8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c7da:	2101      	movs	r1, #1
 800c7dc:	441a      	add	r2, r3
 800c7de:	4658      	mov	r0, fp
 800c7e0:	4498      	add	r8, r3
 800c7e2:	9209      	str	r2, [sp, #36]	@ 0x24
 800c7e4:	f000 fb64 	bl	800ceb0 <__i2b>
 800c7e8:	4605      	mov	r5, r0
 800c7ea:	b15e      	cbz	r6, 800c804 <_dtoa_r+0x75c>
 800c7ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c7ee:	2b00      	cmp	r3, #0
 800c7f0:	dd08      	ble.n	800c804 <_dtoa_r+0x75c>
 800c7f2:	42b3      	cmp	r3, r6
 800c7f4:	bfa8      	it	ge
 800c7f6:	4633      	movge	r3, r6
 800c7f8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c7fa:	eba8 0803 	sub.w	r8, r8, r3
 800c7fe:	1af6      	subs	r6, r6, r3
 800c800:	1ad3      	subs	r3, r2, r3
 800c802:	9309      	str	r3, [sp, #36]	@ 0x24
 800c804:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c806:	b1f3      	cbz	r3, 800c846 <_dtoa_r+0x79e>
 800c808:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c80a:	2b00      	cmp	r3, #0
 800c80c:	f000 80b7 	beq.w	800c97e <_dtoa_r+0x8d6>
 800c810:	b18c      	cbz	r4, 800c836 <_dtoa_r+0x78e>
 800c812:	4629      	mov	r1, r5
 800c814:	4622      	mov	r2, r4
 800c816:	4658      	mov	r0, fp
 800c818:	f000 fc08 	bl	800d02c <__pow5mult>
 800c81c:	464a      	mov	r2, r9
 800c81e:	4601      	mov	r1, r0
 800c820:	4605      	mov	r5, r0
 800c822:	4658      	mov	r0, fp
 800c824:	f000 fb5a 	bl	800cedc <__multiply>
 800c828:	4649      	mov	r1, r9
 800c82a:	9004      	str	r0, [sp, #16]
 800c82c:	4658      	mov	r0, fp
 800c82e:	f000 fa8b 	bl	800cd48 <_Bfree>
 800c832:	9b04      	ldr	r3, [sp, #16]
 800c834:	4699      	mov	r9, r3
 800c836:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c838:	1b1a      	subs	r2, r3, r4
 800c83a:	d004      	beq.n	800c846 <_dtoa_r+0x79e>
 800c83c:	4649      	mov	r1, r9
 800c83e:	4658      	mov	r0, fp
 800c840:	f000 fbf4 	bl	800d02c <__pow5mult>
 800c844:	4681      	mov	r9, r0
 800c846:	2101      	movs	r1, #1
 800c848:	4658      	mov	r0, fp
 800c84a:	f000 fb31 	bl	800ceb0 <__i2b>
 800c84e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c850:	4604      	mov	r4, r0
 800c852:	2b00      	cmp	r3, #0
 800c854:	f000 81c9 	beq.w	800cbea <_dtoa_r+0xb42>
 800c858:	461a      	mov	r2, r3
 800c85a:	4601      	mov	r1, r0
 800c85c:	4658      	mov	r0, fp
 800c85e:	f000 fbe5 	bl	800d02c <__pow5mult>
 800c862:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c864:	4604      	mov	r4, r0
 800c866:	2b01      	cmp	r3, #1
 800c868:	f300 808f 	bgt.w	800c98a <_dtoa_r+0x8e2>
 800c86c:	9b02      	ldr	r3, [sp, #8]
 800c86e:	2b00      	cmp	r3, #0
 800c870:	f040 8087 	bne.w	800c982 <_dtoa_r+0x8da>
 800c874:	9b03      	ldr	r3, [sp, #12]
 800c876:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c87a:	2b00      	cmp	r3, #0
 800c87c:	f040 8083 	bne.w	800c986 <_dtoa_r+0x8de>
 800c880:	9b03      	ldr	r3, [sp, #12]
 800c882:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c886:	0d1b      	lsrs	r3, r3, #20
 800c888:	051b      	lsls	r3, r3, #20
 800c88a:	b12b      	cbz	r3, 800c898 <_dtoa_r+0x7f0>
 800c88c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c88e:	f108 0801 	add.w	r8, r8, #1
 800c892:	3301      	adds	r3, #1
 800c894:	9309      	str	r3, [sp, #36]	@ 0x24
 800c896:	2301      	movs	r3, #1
 800c898:	930a      	str	r3, [sp, #40]	@ 0x28
 800c89a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c89c:	2b00      	cmp	r3, #0
 800c89e:	f000 81aa 	beq.w	800cbf6 <_dtoa_r+0xb4e>
 800c8a2:	6923      	ldr	r3, [r4, #16]
 800c8a4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c8a8:	6918      	ldr	r0, [r3, #16]
 800c8aa:	f000 fab5 	bl	800ce18 <__hi0bits>
 800c8ae:	f1c0 0020 	rsb	r0, r0, #32
 800c8b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c8b4:	4418      	add	r0, r3
 800c8b6:	f010 001f 	ands.w	r0, r0, #31
 800c8ba:	d071      	beq.n	800c9a0 <_dtoa_r+0x8f8>
 800c8bc:	f1c0 0320 	rsb	r3, r0, #32
 800c8c0:	2b04      	cmp	r3, #4
 800c8c2:	dd65      	ble.n	800c990 <_dtoa_r+0x8e8>
 800c8c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c8c6:	f1c0 001c 	rsb	r0, r0, #28
 800c8ca:	4403      	add	r3, r0
 800c8cc:	4480      	add	r8, r0
 800c8ce:	4406      	add	r6, r0
 800c8d0:	9309      	str	r3, [sp, #36]	@ 0x24
 800c8d2:	f1b8 0f00 	cmp.w	r8, #0
 800c8d6:	dd05      	ble.n	800c8e4 <_dtoa_r+0x83c>
 800c8d8:	4649      	mov	r1, r9
 800c8da:	4642      	mov	r2, r8
 800c8dc:	4658      	mov	r0, fp
 800c8de:	f000 fbff 	bl	800d0e0 <__lshift>
 800c8e2:	4681      	mov	r9, r0
 800c8e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	dd05      	ble.n	800c8f6 <_dtoa_r+0x84e>
 800c8ea:	4621      	mov	r1, r4
 800c8ec:	461a      	mov	r2, r3
 800c8ee:	4658      	mov	r0, fp
 800c8f0:	f000 fbf6 	bl	800d0e0 <__lshift>
 800c8f4:	4604      	mov	r4, r0
 800c8f6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c8f8:	2b00      	cmp	r3, #0
 800c8fa:	d053      	beq.n	800c9a4 <_dtoa_r+0x8fc>
 800c8fc:	4621      	mov	r1, r4
 800c8fe:	4648      	mov	r0, r9
 800c900:	f000 fc5a 	bl	800d1b8 <__mcmp>
 800c904:	2800      	cmp	r0, #0
 800c906:	da4d      	bge.n	800c9a4 <_dtoa_r+0x8fc>
 800c908:	1e7b      	subs	r3, r7, #1
 800c90a:	4649      	mov	r1, r9
 800c90c:	9304      	str	r3, [sp, #16]
 800c90e:	220a      	movs	r2, #10
 800c910:	2300      	movs	r3, #0
 800c912:	4658      	mov	r0, fp
 800c914:	f000 fa3a 	bl	800cd8c <__multadd>
 800c918:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c91a:	4681      	mov	r9, r0
 800c91c:	2b00      	cmp	r3, #0
 800c91e:	f000 816c 	beq.w	800cbfa <_dtoa_r+0xb52>
 800c922:	2300      	movs	r3, #0
 800c924:	4629      	mov	r1, r5
 800c926:	220a      	movs	r2, #10
 800c928:	4658      	mov	r0, fp
 800c92a:	f000 fa2f 	bl	800cd8c <__multadd>
 800c92e:	9b08      	ldr	r3, [sp, #32]
 800c930:	4605      	mov	r5, r0
 800c932:	2b00      	cmp	r3, #0
 800c934:	dc61      	bgt.n	800c9fa <_dtoa_r+0x952>
 800c936:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c938:	2b02      	cmp	r3, #2
 800c93a:	dc3b      	bgt.n	800c9b4 <_dtoa_r+0x90c>
 800c93c:	e05d      	b.n	800c9fa <_dtoa_r+0x952>
 800c93e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c940:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c944:	e746      	b.n	800c7d4 <_dtoa_r+0x72c>
 800c946:	9b07      	ldr	r3, [sp, #28]
 800c948:	1e5c      	subs	r4, r3, #1
 800c94a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c94c:	42a3      	cmp	r3, r4
 800c94e:	bfbf      	itttt	lt
 800c950:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800c952:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 800c954:	1ae3      	sublt	r3, r4, r3
 800c956:	18d2      	addlt	r2, r2, r3
 800c958:	bfa8      	it	ge
 800c95a:	1b1c      	subge	r4, r3, r4
 800c95c:	9b07      	ldr	r3, [sp, #28]
 800c95e:	bfbe      	ittt	lt
 800c960:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800c962:	920e      	strlt	r2, [sp, #56]	@ 0x38
 800c964:	2400      	movlt	r4, #0
 800c966:	2b00      	cmp	r3, #0
 800c968:	bfb5      	itete	lt
 800c96a:	eba8 0603 	sublt.w	r6, r8, r3
 800c96e:	4646      	movge	r6, r8
 800c970:	2300      	movlt	r3, #0
 800c972:	9b07      	ldrge	r3, [sp, #28]
 800c974:	e730      	b.n	800c7d8 <_dtoa_r+0x730>
 800c976:	4646      	mov	r6, r8
 800c978:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800c97a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800c97c:	e735      	b.n	800c7ea <_dtoa_r+0x742>
 800c97e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c980:	e75c      	b.n	800c83c <_dtoa_r+0x794>
 800c982:	2300      	movs	r3, #0
 800c984:	e788      	b.n	800c898 <_dtoa_r+0x7f0>
 800c986:	9b02      	ldr	r3, [sp, #8]
 800c988:	e786      	b.n	800c898 <_dtoa_r+0x7f0>
 800c98a:	2300      	movs	r3, #0
 800c98c:	930a      	str	r3, [sp, #40]	@ 0x28
 800c98e:	e788      	b.n	800c8a2 <_dtoa_r+0x7fa>
 800c990:	d09f      	beq.n	800c8d2 <_dtoa_r+0x82a>
 800c992:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c994:	331c      	adds	r3, #28
 800c996:	441a      	add	r2, r3
 800c998:	4498      	add	r8, r3
 800c99a:	441e      	add	r6, r3
 800c99c:	9209      	str	r2, [sp, #36]	@ 0x24
 800c99e:	e798      	b.n	800c8d2 <_dtoa_r+0x82a>
 800c9a0:	4603      	mov	r3, r0
 800c9a2:	e7f6      	b.n	800c992 <_dtoa_r+0x8ea>
 800c9a4:	9b07      	ldr	r3, [sp, #28]
 800c9a6:	9704      	str	r7, [sp, #16]
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	dc20      	bgt.n	800c9ee <_dtoa_r+0x946>
 800c9ac:	9308      	str	r3, [sp, #32]
 800c9ae:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c9b0:	2b02      	cmp	r3, #2
 800c9b2:	dd1e      	ble.n	800c9f2 <_dtoa_r+0x94a>
 800c9b4:	9b08      	ldr	r3, [sp, #32]
 800c9b6:	2b00      	cmp	r3, #0
 800c9b8:	f47f aebc 	bne.w	800c734 <_dtoa_r+0x68c>
 800c9bc:	4621      	mov	r1, r4
 800c9be:	2205      	movs	r2, #5
 800c9c0:	4658      	mov	r0, fp
 800c9c2:	f000 f9e3 	bl	800cd8c <__multadd>
 800c9c6:	4601      	mov	r1, r0
 800c9c8:	4604      	mov	r4, r0
 800c9ca:	4648      	mov	r0, r9
 800c9cc:	f000 fbf4 	bl	800d1b8 <__mcmp>
 800c9d0:	2800      	cmp	r0, #0
 800c9d2:	f77f aeaf 	ble.w	800c734 <_dtoa_r+0x68c>
 800c9d6:	2331      	movs	r3, #49	@ 0x31
 800c9d8:	4656      	mov	r6, sl
 800c9da:	f806 3b01 	strb.w	r3, [r6], #1
 800c9de:	9b04      	ldr	r3, [sp, #16]
 800c9e0:	3301      	adds	r3, #1
 800c9e2:	9304      	str	r3, [sp, #16]
 800c9e4:	e6aa      	b.n	800c73c <_dtoa_r+0x694>
 800c9e6:	9c07      	ldr	r4, [sp, #28]
 800c9e8:	9704      	str	r7, [sp, #16]
 800c9ea:	4625      	mov	r5, r4
 800c9ec:	e7f3      	b.n	800c9d6 <_dtoa_r+0x92e>
 800c9ee:	9b07      	ldr	r3, [sp, #28]
 800c9f0:	9308      	str	r3, [sp, #32]
 800c9f2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c9f4:	2b00      	cmp	r3, #0
 800c9f6:	f000 8104 	beq.w	800cc02 <_dtoa_r+0xb5a>
 800c9fa:	2e00      	cmp	r6, #0
 800c9fc:	dd05      	ble.n	800ca0a <_dtoa_r+0x962>
 800c9fe:	4629      	mov	r1, r5
 800ca00:	4632      	mov	r2, r6
 800ca02:	4658      	mov	r0, fp
 800ca04:	f000 fb6c 	bl	800d0e0 <__lshift>
 800ca08:	4605      	mov	r5, r0
 800ca0a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ca0c:	2b00      	cmp	r3, #0
 800ca0e:	d05a      	beq.n	800cac6 <_dtoa_r+0xa1e>
 800ca10:	4658      	mov	r0, fp
 800ca12:	6869      	ldr	r1, [r5, #4]
 800ca14:	f000 f958 	bl	800ccc8 <_Balloc>
 800ca18:	4606      	mov	r6, r0
 800ca1a:	b928      	cbnz	r0, 800ca28 <_dtoa_r+0x980>
 800ca1c:	4602      	mov	r2, r0
 800ca1e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ca22:	4b83      	ldr	r3, [pc, #524]	@ (800cc30 <_dtoa_r+0xb88>)
 800ca24:	f7ff bb54 	b.w	800c0d0 <_dtoa_r+0x28>
 800ca28:	692a      	ldr	r2, [r5, #16]
 800ca2a:	f105 010c 	add.w	r1, r5, #12
 800ca2e:	3202      	adds	r2, #2
 800ca30:	0092      	lsls	r2, r2, #2
 800ca32:	300c      	adds	r0, #12
 800ca34:	f000 fd70 	bl	800d518 <memcpy>
 800ca38:	2201      	movs	r2, #1
 800ca3a:	4631      	mov	r1, r6
 800ca3c:	4658      	mov	r0, fp
 800ca3e:	f000 fb4f 	bl	800d0e0 <__lshift>
 800ca42:	462f      	mov	r7, r5
 800ca44:	4605      	mov	r5, r0
 800ca46:	f10a 0301 	add.w	r3, sl, #1
 800ca4a:	9307      	str	r3, [sp, #28]
 800ca4c:	9b08      	ldr	r3, [sp, #32]
 800ca4e:	4453      	add	r3, sl
 800ca50:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ca52:	9b02      	ldr	r3, [sp, #8]
 800ca54:	f003 0301 	and.w	r3, r3, #1
 800ca58:	930a      	str	r3, [sp, #40]	@ 0x28
 800ca5a:	9b07      	ldr	r3, [sp, #28]
 800ca5c:	4621      	mov	r1, r4
 800ca5e:	3b01      	subs	r3, #1
 800ca60:	4648      	mov	r0, r9
 800ca62:	9302      	str	r3, [sp, #8]
 800ca64:	f7ff fa95 	bl	800bf92 <quorem>
 800ca68:	4639      	mov	r1, r7
 800ca6a:	9008      	str	r0, [sp, #32]
 800ca6c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800ca70:	4648      	mov	r0, r9
 800ca72:	f000 fba1 	bl	800d1b8 <__mcmp>
 800ca76:	462a      	mov	r2, r5
 800ca78:	9009      	str	r0, [sp, #36]	@ 0x24
 800ca7a:	4621      	mov	r1, r4
 800ca7c:	4658      	mov	r0, fp
 800ca7e:	f000 fbb7 	bl	800d1f0 <__mdiff>
 800ca82:	68c2      	ldr	r2, [r0, #12]
 800ca84:	4606      	mov	r6, r0
 800ca86:	bb02      	cbnz	r2, 800caca <_dtoa_r+0xa22>
 800ca88:	4601      	mov	r1, r0
 800ca8a:	4648      	mov	r0, r9
 800ca8c:	f000 fb94 	bl	800d1b8 <__mcmp>
 800ca90:	4602      	mov	r2, r0
 800ca92:	4631      	mov	r1, r6
 800ca94:	4658      	mov	r0, fp
 800ca96:	920c      	str	r2, [sp, #48]	@ 0x30
 800ca98:	f000 f956 	bl	800cd48 <_Bfree>
 800ca9c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800ca9e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800caa0:	9e07      	ldr	r6, [sp, #28]
 800caa2:	ea43 0102 	orr.w	r1, r3, r2
 800caa6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800caa8:	4319      	orrs	r1, r3
 800caaa:	d110      	bne.n	800cace <_dtoa_r+0xa26>
 800caac:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800cab0:	d029      	beq.n	800cb06 <_dtoa_r+0xa5e>
 800cab2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cab4:	2b00      	cmp	r3, #0
 800cab6:	dd02      	ble.n	800cabe <_dtoa_r+0xa16>
 800cab8:	9b08      	ldr	r3, [sp, #32]
 800caba:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800cabe:	9b02      	ldr	r3, [sp, #8]
 800cac0:	f883 8000 	strb.w	r8, [r3]
 800cac4:	e63b      	b.n	800c73e <_dtoa_r+0x696>
 800cac6:	4628      	mov	r0, r5
 800cac8:	e7bb      	b.n	800ca42 <_dtoa_r+0x99a>
 800caca:	2201      	movs	r2, #1
 800cacc:	e7e1      	b.n	800ca92 <_dtoa_r+0x9ea>
 800cace:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cad0:	2b00      	cmp	r3, #0
 800cad2:	db04      	blt.n	800cade <_dtoa_r+0xa36>
 800cad4:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800cad6:	430b      	orrs	r3, r1
 800cad8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800cada:	430b      	orrs	r3, r1
 800cadc:	d120      	bne.n	800cb20 <_dtoa_r+0xa78>
 800cade:	2a00      	cmp	r2, #0
 800cae0:	dded      	ble.n	800cabe <_dtoa_r+0xa16>
 800cae2:	4649      	mov	r1, r9
 800cae4:	2201      	movs	r2, #1
 800cae6:	4658      	mov	r0, fp
 800cae8:	f000 fafa 	bl	800d0e0 <__lshift>
 800caec:	4621      	mov	r1, r4
 800caee:	4681      	mov	r9, r0
 800caf0:	f000 fb62 	bl	800d1b8 <__mcmp>
 800caf4:	2800      	cmp	r0, #0
 800caf6:	dc03      	bgt.n	800cb00 <_dtoa_r+0xa58>
 800caf8:	d1e1      	bne.n	800cabe <_dtoa_r+0xa16>
 800cafa:	f018 0f01 	tst.w	r8, #1
 800cafe:	d0de      	beq.n	800cabe <_dtoa_r+0xa16>
 800cb00:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800cb04:	d1d8      	bne.n	800cab8 <_dtoa_r+0xa10>
 800cb06:	2339      	movs	r3, #57	@ 0x39
 800cb08:	9a02      	ldr	r2, [sp, #8]
 800cb0a:	7013      	strb	r3, [r2, #0]
 800cb0c:	4633      	mov	r3, r6
 800cb0e:	461e      	mov	r6, r3
 800cb10:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800cb14:	3b01      	subs	r3, #1
 800cb16:	2a39      	cmp	r2, #57	@ 0x39
 800cb18:	d052      	beq.n	800cbc0 <_dtoa_r+0xb18>
 800cb1a:	3201      	adds	r2, #1
 800cb1c:	701a      	strb	r2, [r3, #0]
 800cb1e:	e60e      	b.n	800c73e <_dtoa_r+0x696>
 800cb20:	2a00      	cmp	r2, #0
 800cb22:	dd07      	ble.n	800cb34 <_dtoa_r+0xa8c>
 800cb24:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800cb28:	d0ed      	beq.n	800cb06 <_dtoa_r+0xa5e>
 800cb2a:	9a02      	ldr	r2, [sp, #8]
 800cb2c:	f108 0301 	add.w	r3, r8, #1
 800cb30:	7013      	strb	r3, [r2, #0]
 800cb32:	e604      	b.n	800c73e <_dtoa_r+0x696>
 800cb34:	9b07      	ldr	r3, [sp, #28]
 800cb36:	9a07      	ldr	r2, [sp, #28]
 800cb38:	f803 8c01 	strb.w	r8, [r3, #-1]
 800cb3c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cb3e:	4293      	cmp	r3, r2
 800cb40:	d028      	beq.n	800cb94 <_dtoa_r+0xaec>
 800cb42:	4649      	mov	r1, r9
 800cb44:	2300      	movs	r3, #0
 800cb46:	220a      	movs	r2, #10
 800cb48:	4658      	mov	r0, fp
 800cb4a:	f000 f91f 	bl	800cd8c <__multadd>
 800cb4e:	42af      	cmp	r7, r5
 800cb50:	4681      	mov	r9, r0
 800cb52:	f04f 0300 	mov.w	r3, #0
 800cb56:	f04f 020a 	mov.w	r2, #10
 800cb5a:	4639      	mov	r1, r7
 800cb5c:	4658      	mov	r0, fp
 800cb5e:	d107      	bne.n	800cb70 <_dtoa_r+0xac8>
 800cb60:	f000 f914 	bl	800cd8c <__multadd>
 800cb64:	4607      	mov	r7, r0
 800cb66:	4605      	mov	r5, r0
 800cb68:	9b07      	ldr	r3, [sp, #28]
 800cb6a:	3301      	adds	r3, #1
 800cb6c:	9307      	str	r3, [sp, #28]
 800cb6e:	e774      	b.n	800ca5a <_dtoa_r+0x9b2>
 800cb70:	f000 f90c 	bl	800cd8c <__multadd>
 800cb74:	4629      	mov	r1, r5
 800cb76:	4607      	mov	r7, r0
 800cb78:	2300      	movs	r3, #0
 800cb7a:	220a      	movs	r2, #10
 800cb7c:	4658      	mov	r0, fp
 800cb7e:	f000 f905 	bl	800cd8c <__multadd>
 800cb82:	4605      	mov	r5, r0
 800cb84:	e7f0      	b.n	800cb68 <_dtoa_r+0xac0>
 800cb86:	9b08      	ldr	r3, [sp, #32]
 800cb88:	2700      	movs	r7, #0
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	bfcc      	ite	gt
 800cb8e:	461e      	movgt	r6, r3
 800cb90:	2601      	movle	r6, #1
 800cb92:	4456      	add	r6, sl
 800cb94:	4649      	mov	r1, r9
 800cb96:	2201      	movs	r2, #1
 800cb98:	4658      	mov	r0, fp
 800cb9a:	f000 faa1 	bl	800d0e0 <__lshift>
 800cb9e:	4621      	mov	r1, r4
 800cba0:	4681      	mov	r9, r0
 800cba2:	f000 fb09 	bl	800d1b8 <__mcmp>
 800cba6:	2800      	cmp	r0, #0
 800cba8:	dcb0      	bgt.n	800cb0c <_dtoa_r+0xa64>
 800cbaa:	d102      	bne.n	800cbb2 <_dtoa_r+0xb0a>
 800cbac:	f018 0f01 	tst.w	r8, #1
 800cbb0:	d1ac      	bne.n	800cb0c <_dtoa_r+0xa64>
 800cbb2:	4633      	mov	r3, r6
 800cbb4:	461e      	mov	r6, r3
 800cbb6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cbba:	2a30      	cmp	r2, #48	@ 0x30
 800cbbc:	d0fa      	beq.n	800cbb4 <_dtoa_r+0xb0c>
 800cbbe:	e5be      	b.n	800c73e <_dtoa_r+0x696>
 800cbc0:	459a      	cmp	sl, r3
 800cbc2:	d1a4      	bne.n	800cb0e <_dtoa_r+0xa66>
 800cbc4:	9b04      	ldr	r3, [sp, #16]
 800cbc6:	3301      	adds	r3, #1
 800cbc8:	9304      	str	r3, [sp, #16]
 800cbca:	2331      	movs	r3, #49	@ 0x31
 800cbcc:	f88a 3000 	strb.w	r3, [sl]
 800cbd0:	e5b5      	b.n	800c73e <_dtoa_r+0x696>
 800cbd2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800cbd4:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800cc34 <_dtoa_r+0xb8c>
 800cbd8:	b11b      	cbz	r3, 800cbe2 <_dtoa_r+0xb3a>
 800cbda:	f10a 0308 	add.w	r3, sl, #8
 800cbde:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800cbe0:	6013      	str	r3, [r2, #0]
 800cbe2:	4650      	mov	r0, sl
 800cbe4:	b017      	add	sp, #92	@ 0x5c
 800cbe6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbea:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800cbec:	2b01      	cmp	r3, #1
 800cbee:	f77f ae3d 	ble.w	800c86c <_dtoa_r+0x7c4>
 800cbf2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cbf4:	930a      	str	r3, [sp, #40]	@ 0x28
 800cbf6:	2001      	movs	r0, #1
 800cbf8:	e65b      	b.n	800c8b2 <_dtoa_r+0x80a>
 800cbfa:	9b08      	ldr	r3, [sp, #32]
 800cbfc:	2b00      	cmp	r3, #0
 800cbfe:	f77f aed6 	ble.w	800c9ae <_dtoa_r+0x906>
 800cc02:	4656      	mov	r6, sl
 800cc04:	4621      	mov	r1, r4
 800cc06:	4648      	mov	r0, r9
 800cc08:	f7ff f9c3 	bl	800bf92 <quorem>
 800cc0c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800cc10:	9b08      	ldr	r3, [sp, #32]
 800cc12:	f806 8b01 	strb.w	r8, [r6], #1
 800cc16:	eba6 020a 	sub.w	r2, r6, sl
 800cc1a:	4293      	cmp	r3, r2
 800cc1c:	ddb3      	ble.n	800cb86 <_dtoa_r+0xade>
 800cc1e:	4649      	mov	r1, r9
 800cc20:	2300      	movs	r3, #0
 800cc22:	220a      	movs	r2, #10
 800cc24:	4658      	mov	r0, fp
 800cc26:	f000 f8b1 	bl	800cd8c <__multadd>
 800cc2a:	4681      	mov	r9, r0
 800cc2c:	e7ea      	b.n	800cc04 <_dtoa_r+0xb5c>
 800cc2e:	bf00      	nop
 800cc30:	0800e444 	.word	0x0800e444
 800cc34:	0800e3c8 	.word	0x0800e3c8

0800cc38 <_free_r>:
 800cc38:	b538      	push	{r3, r4, r5, lr}
 800cc3a:	4605      	mov	r5, r0
 800cc3c:	2900      	cmp	r1, #0
 800cc3e:	d040      	beq.n	800ccc2 <_free_r+0x8a>
 800cc40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cc44:	1f0c      	subs	r4, r1, #4
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	bfb8      	it	lt
 800cc4a:	18e4      	addlt	r4, r4, r3
 800cc4c:	f7fe fb96 	bl	800b37c <__malloc_lock>
 800cc50:	4a1c      	ldr	r2, [pc, #112]	@ (800ccc4 <_free_r+0x8c>)
 800cc52:	6813      	ldr	r3, [r2, #0]
 800cc54:	b933      	cbnz	r3, 800cc64 <_free_r+0x2c>
 800cc56:	6063      	str	r3, [r4, #4]
 800cc58:	6014      	str	r4, [r2, #0]
 800cc5a:	4628      	mov	r0, r5
 800cc5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cc60:	f7fe bb92 	b.w	800b388 <__malloc_unlock>
 800cc64:	42a3      	cmp	r3, r4
 800cc66:	d908      	bls.n	800cc7a <_free_r+0x42>
 800cc68:	6820      	ldr	r0, [r4, #0]
 800cc6a:	1821      	adds	r1, r4, r0
 800cc6c:	428b      	cmp	r3, r1
 800cc6e:	bf01      	itttt	eq
 800cc70:	6819      	ldreq	r1, [r3, #0]
 800cc72:	685b      	ldreq	r3, [r3, #4]
 800cc74:	1809      	addeq	r1, r1, r0
 800cc76:	6021      	streq	r1, [r4, #0]
 800cc78:	e7ed      	b.n	800cc56 <_free_r+0x1e>
 800cc7a:	461a      	mov	r2, r3
 800cc7c:	685b      	ldr	r3, [r3, #4]
 800cc7e:	b10b      	cbz	r3, 800cc84 <_free_r+0x4c>
 800cc80:	42a3      	cmp	r3, r4
 800cc82:	d9fa      	bls.n	800cc7a <_free_r+0x42>
 800cc84:	6811      	ldr	r1, [r2, #0]
 800cc86:	1850      	adds	r0, r2, r1
 800cc88:	42a0      	cmp	r0, r4
 800cc8a:	d10b      	bne.n	800cca4 <_free_r+0x6c>
 800cc8c:	6820      	ldr	r0, [r4, #0]
 800cc8e:	4401      	add	r1, r0
 800cc90:	1850      	adds	r0, r2, r1
 800cc92:	4283      	cmp	r3, r0
 800cc94:	6011      	str	r1, [r2, #0]
 800cc96:	d1e0      	bne.n	800cc5a <_free_r+0x22>
 800cc98:	6818      	ldr	r0, [r3, #0]
 800cc9a:	685b      	ldr	r3, [r3, #4]
 800cc9c:	4408      	add	r0, r1
 800cc9e:	6010      	str	r0, [r2, #0]
 800cca0:	6053      	str	r3, [r2, #4]
 800cca2:	e7da      	b.n	800cc5a <_free_r+0x22>
 800cca4:	d902      	bls.n	800ccac <_free_r+0x74>
 800cca6:	230c      	movs	r3, #12
 800cca8:	602b      	str	r3, [r5, #0]
 800ccaa:	e7d6      	b.n	800cc5a <_free_r+0x22>
 800ccac:	6820      	ldr	r0, [r4, #0]
 800ccae:	1821      	adds	r1, r4, r0
 800ccb0:	428b      	cmp	r3, r1
 800ccb2:	bf01      	itttt	eq
 800ccb4:	6819      	ldreq	r1, [r3, #0]
 800ccb6:	685b      	ldreq	r3, [r3, #4]
 800ccb8:	1809      	addeq	r1, r1, r0
 800ccba:	6021      	streq	r1, [r4, #0]
 800ccbc:	6063      	str	r3, [r4, #4]
 800ccbe:	6054      	str	r4, [r2, #4]
 800ccc0:	e7cb      	b.n	800cc5a <_free_r+0x22>
 800ccc2:	bd38      	pop	{r3, r4, r5, pc}
 800ccc4:	200017d4 	.word	0x200017d4

0800ccc8 <_Balloc>:
 800ccc8:	b570      	push	{r4, r5, r6, lr}
 800ccca:	69c6      	ldr	r6, [r0, #28]
 800cccc:	4604      	mov	r4, r0
 800ccce:	460d      	mov	r5, r1
 800ccd0:	b976      	cbnz	r6, 800ccf0 <_Balloc+0x28>
 800ccd2:	2010      	movs	r0, #16
 800ccd4:	f7fe faa0 	bl	800b218 <malloc>
 800ccd8:	4602      	mov	r2, r0
 800ccda:	61e0      	str	r0, [r4, #28]
 800ccdc:	b920      	cbnz	r0, 800cce8 <_Balloc+0x20>
 800ccde:	216b      	movs	r1, #107	@ 0x6b
 800cce0:	4b17      	ldr	r3, [pc, #92]	@ (800cd40 <_Balloc+0x78>)
 800cce2:	4818      	ldr	r0, [pc, #96]	@ (800cd44 <_Balloc+0x7c>)
 800cce4:	f000 fc26 	bl	800d534 <__assert_func>
 800cce8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ccec:	6006      	str	r6, [r0, #0]
 800ccee:	60c6      	str	r6, [r0, #12]
 800ccf0:	69e6      	ldr	r6, [r4, #28]
 800ccf2:	68f3      	ldr	r3, [r6, #12]
 800ccf4:	b183      	cbz	r3, 800cd18 <_Balloc+0x50>
 800ccf6:	69e3      	ldr	r3, [r4, #28]
 800ccf8:	68db      	ldr	r3, [r3, #12]
 800ccfa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ccfe:	b9b8      	cbnz	r0, 800cd30 <_Balloc+0x68>
 800cd00:	2101      	movs	r1, #1
 800cd02:	fa01 f605 	lsl.w	r6, r1, r5
 800cd06:	1d72      	adds	r2, r6, #5
 800cd08:	4620      	mov	r0, r4
 800cd0a:	0092      	lsls	r2, r2, #2
 800cd0c:	f000 fc30 	bl	800d570 <_calloc_r>
 800cd10:	b160      	cbz	r0, 800cd2c <_Balloc+0x64>
 800cd12:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cd16:	e00e      	b.n	800cd36 <_Balloc+0x6e>
 800cd18:	2221      	movs	r2, #33	@ 0x21
 800cd1a:	2104      	movs	r1, #4
 800cd1c:	4620      	mov	r0, r4
 800cd1e:	f000 fc27 	bl	800d570 <_calloc_r>
 800cd22:	69e3      	ldr	r3, [r4, #28]
 800cd24:	60f0      	str	r0, [r6, #12]
 800cd26:	68db      	ldr	r3, [r3, #12]
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	d1e4      	bne.n	800ccf6 <_Balloc+0x2e>
 800cd2c:	2000      	movs	r0, #0
 800cd2e:	bd70      	pop	{r4, r5, r6, pc}
 800cd30:	6802      	ldr	r2, [r0, #0]
 800cd32:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cd36:	2300      	movs	r3, #0
 800cd38:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cd3c:	e7f7      	b.n	800cd2e <_Balloc+0x66>
 800cd3e:	bf00      	nop
 800cd40:	0800e3d5 	.word	0x0800e3d5
 800cd44:	0800e455 	.word	0x0800e455

0800cd48 <_Bfree>:
 800cd48:	b570      	push	{r4, r5, r6, lr}
 800cd4a:	69c6      	ldr	r6, [r0, #28]
 800cd4c:	4605      	mov	r5, r0
 800cd4e:	460c      	mov	r4, r1
 800cd50:	b976      	cbnz	r6, 800cd70 <_Bfree+0x28>
 800cd52:	2010      	movs	r0, #16
 800cd54:	f7fe fa60 	bl	800b218 <malloc>
 800cd58:	4602      	mov	r2, r0
 800cd5a:	61e8      	str	r0, [r5, #28]
 800cd5c:	b920      	cbnz	r0, 800cd68 <_Bfree+0x20>
 800cd5e:	218f      	movs	r1, #143	@ 0x8f
 800cd60:	4b08      	ldr	r3, [pc, #32]	@ (800cd84 <_Bfree+0x3c>)
 800cd62:	4809      	ldr	r0, [pc, #36]	@ (800cd88 <_Bfree+0x40>)
 800cd64:	f000 fbe6 	bl	800d534 <__assert_func>
 800cd68:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cd6c:	6006      	str	r6, [r0, #0]
 800cd6e:	60c6      	str	r6, [r0, #12]
 800cd70:	b13c      	cbz	r4, 800cd82 <_Bfree+0x3a>
 800cd72:	69eb      	ldr	r3, [r5, #28]
 800cd74:	6862      	ldr	r2, [r4, #4]
 800cd76:	68db      	ldr	r3, [r3, #12]
 800cd78:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cd7c:	6021      	str	r1, [r4, #0]
 800cd7e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cd82:	bd70      	pop	{r4, r5, r6, pc}
 800cd84:	0800e3d5 	.word	0x0800e3d5
 800cd88:	0800e455 	.word	0x0800e455

0800cd8c <__multadd>:
 800cd8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cd90:	4607      	mov	r7, r0
 800cd92:	460c      	mov	r4, r1
 800cd94:	461e      	mov	r6, r3
 800cd96:	2000      	movs	r0, #0
 800cd98:	690d      	ldr	r5, [r1, #16]
 800cd9a:	f101 0c14 	add.w	ip, r1, #20
 800cd9e:	f8dc 3000 	ldr.w	r3, [ip]
 800cda2:	3001      	adds	r0, #1
 800cda4:	b299      	uxth	r1, r3
 800cda6:	fb02 6101 	mla	r1, r2, r1, r6
 800cdaa:	0c1e      	lsrs	r6, r3, #16
 800cdac:	0c0b      	lsrs	r3, r1, #16
 800cdae:	fb02 3306 	mla	r3, r2, r6, r3
 800cdb2:	b289      	uxth	r1, r1
 800cdb4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cdb8:	4285      	cmp	r5, r0
 800cdba:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cdbe:	f84c 1b04 	str.w	r1, [ip], #4
 800cdc2:	dcec      	bgt.n	800cd9e <__multadd+0x12>
 800cdc4:	b30e      	cbz	r6, 800ce0a <__multadd+0x7e>
 800cdc6:	68a3      	ldr	r3, [r4, #8]
 800cdc8:	42ab      	cmp	r3, r5
 800cdca:	dc19      	bgt.n	800ce00 <__multadd+0x74>
 800cdcc:	6861      	ldr	r1, [r4, #4]
 800cdce:	4638      	mov	r0, r7
 800cdd0:	3101      	adds	r1, #1
 800cdd2:	f7ff ff79 	bl	800ccc8 <_Balloc>
 800cdd6:	4680      	mov	r8, r0
 800cdd8:	b928      	cbnz	r0, 800cde6 <__multadd+0x5a>
 800cdda:	4602      	mov	r2, r0
 800cddc:	21ba      	movs	r1, #186	@ 0xba
 800cdde:	4b0c      	ldr	r3, [pc, #48]	@ (800ce10 <__multadd+0x84>)
 800cde0:	480c      	ldr	r0, [pc, #48]	@ (800ce14 <__multadd+0x88>)
 800cde2:	f000 fba7 	bl	800d534 <__assert_func>
 800cde6:	6922      	ldr	r2, [r4, #16]
 800cde8:	f104 010c 	add.w	r1, r4, #12
 800cdec:	3202      	adds	r2, #2
 800cdee:	0092      	lsls	r2, r2, #2
 800cdf0:	300c      	adds	r0, #12
 800cdf2:	f000 fb91 	bl	800d518 <memcpy>
 800cdf6:	4621      	mov	r1, r4
 800cdf8:	4638      	mov	r0, r7
 800cdfa:	f7ff ffa5 	bl	800cd48 <_Bfree>
 800cdfe:	4644      	mov	r4, r8
 800ce00:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ce04:	3501      	adds	r5, #1
 800ce06:	615e      	str	r6, [r3, #20]
 800ce08:	6125      	str	r5, [r4, #16]
 800ce0a:	4620      	mov	r0, r4
 800ce0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ce10:	0800e444 	.word	0x0800e444
 800ce14:	0800e455 	.word	0x0800e455

0800ce18 <__hi0bits>:
 800ce18:	4603      	mov	r3, r0
 800ce1a:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ce1e:	bf3a      	itte	cc
 800ce20:	0403      	lslcc	r3, r0, #16
 800ce22:	2010      	movcc	r0, #16
 800ce24:	2000      	movcs	r0, #0
 800ce26:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ce2a:	bf3c      	itt	cc
 800ce2c:	021b      	lslcc	r3, r3, #8
 800ce2e:	3008      	addcc	r0, #8
 800ce30:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ce34:	bf3c      	itt	cc
 800ce36:	011b      	lslcc	r3, r3, #4
 800ce38:	3004      	addcc	r0, #4
 800ce3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ce3e:	bf3c      	itt	cc
 800ce40:	009b      	lslcc	r3, r3, #2
 800ce42:	3002      	addcc	r0, #2
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	db05      	blt.n	800ce54 <__hi0bits+0x3c>
 800ce48:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ce4c:	f100 0001 	add.w	r0, r0, #1
 800ce50:	bf08      	it	eq
 800ce52:	2020      	moveq	r0, #32
 800ce54:	4770      	bx	lr

0800ce56 <__lo0bits>:
 800ce56:	6803      	ldr	r3, [r0, #0]
 800ce58:	4602      	mov	r2, r0
 800ce5a:	f013 0007 	ands.w	r0, r3, #7
 800ce5e:	d00b      	beq.n	800ce78 <__lo0bits+0x22>
 800ce60:	07d9      	lsls	r1, r3, #31
 800ce62:	d421      	bmi.n	800cea8 <__lo0bits+0x52>
 800ce64:	0798      	lsls	r0, r3, #30
 800ce66:	bf49      	itett	mi
 800ce68:	085b      	lsrmi	r3, r3, #1
 800ce6a:	089b      	lsrpl	r3, r3, #2
 800ce6c:	2001      	movmi	r0, #1
 800ce6e:	6013      	strmi	r3, [r2, #0]
 800ce70:	bf5c      	itt	pl
 800ce72:	2002      	movpl	r0, #2
 800ce74:	6013      	strpl	r3, [r2, #0]
 800ce76:	4770      	bx	lr
 800ce78:	b299      	uxth	r1, r3
 800ce7a:	b909      	cbnz	r1, 800ce80 <__lo0bits+0x2a>
 800ce7c:	2010      	movs	r0, #16
 800ce7e:	0c1b      	lsrs	r3, r3, #16
 800ce80:	b2d9      	uxtb	r1, r3
 800ce82:	b909      	cbnz	r1, 800ce88 <__lo0bits+0x32>
 800ce84:	3008      	adds	r0, #8
 800ce86:	0a1b      	lsrs	r3, r3, #8
 800ce88:	0719      	lsls	r1, r3, #28
 800ce8a:	bf04      	itt	eq
 800ce8c:	091b      	lsreq	r3, r3, #4
 800ce8e:	3004      	addeq	r0, #4
 800ce90:	0799      	lsls	r1, r3, #30
 800ce92:	bf04      	itt	eq
 800ce94:	089b      	lsreq	r3, r3, #2
 800ce96:	3002      	addeq	r0, #2
 800ce98:	07d9      	lsls	r1, r3, #31
 800ce9a:	d403      	bmi.n	800cea4 <__lo0bits+0x4e>
 800ce9c:	085b      	lsrs	r3, r3, #1
 800ce9e:	f100 0001 	add.w	r0, r0, #1
 800cea2:	d003      	beq.n	800ceac <__lo0bits+0x56>
 800cea4:	6013      	str	r3, [r2, #0]
 800cea6:	4770      	bx	lr
 800cea8:	2000      	movs	r0, #0
 800ceaa:	4770      	bx	lr
 800ceac:	2020      	movs	r0, #32
 800ceae:	4770      	bx	lr

0800ceb0 <__i2b>:
 800ceb0:	b510      	push	{r4, lr}
 800ceb2:	460c      	mov	r4, r1
 800ceb4:	2101      	movs	r1, #1
 800ceb6:	f7ff ff07 	bl	800ccc8 <_Balloc>
 800ceba:	4602      	mov	r2, r0
 800cebc:	b928      	cbnz	r0, 800ceca <__i2b+0x1a>
 800cebe:	f240 1145 	movw	r1, #325	@ 0x145
 800cec2:	4b04      	ldr	r3, [pc, #16]	@ (800ced4 <__i2b+0x24>)
 800cec4:	4804      	ldr	r0, [pc, #16]	@ (800ced8 <__i2b+0x28>)
 800cec6:	f000 fb35 	bl	800d534 <__assert_func>
 800ceca:	2301      	movs	r3, #1
 800cecc:	6144      	str	r4, [r0, #20]
 800cece:	6103      	str	r3, [r0, #16]
 800ced0:	bd10      	pop	{r4, pc}
 800ced2:	bf00      	nop
 800ced4:	0800e444 	.word	0x0800e444
 800ced8:	0800e455 	.word	0x0800e455

0800cedc <__multiply>:
 800cedc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cee0:	4614      	mov	r4, r2
 800cee2:	690a      	ldr	r2, [r1, #16]
 800cee4:	6923      	ldr	r3, [r4, #16]
 800cee6:	460f      	mov	r7, r1
 800cee8:	429a      	cmp	r2, r3
 800ceea:	bfa2      	ittt	ge
 800ceec:	4623      	movge	r3, r4
 800ceee:	460c      	movge	r4, r1
 800cef0:	461f      	movge	r7, r3
 800cef2:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800cef6:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800cefa:	68a3      	ldr	r3, [r4, #8]
 800cefc:	6861      	ldr	r1, [r4, #4]
 800cefe:	eb0a 0609 	add.w	r6, sl, r9
 800cf02:	42b3      	cmp	r3, r6
 800cf04:	b085      	sub	sp, #20
 800cf06:	bfb8      	it	lt
 800cf08:	3101      	addlt	r1, #1
 800cf0a:	f7ff fedd 	bl	800ccc8 <_Balloc>
 800cf0e:	b930      	cbnz	r0, 800cf1e <__multiply+0x42>
 800cf10:	4602      	mov	r2, r0
 800cf12:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800cf16:	4b43      	ldr	r3, [pc, #268]	@ (800d024 <__multiply+0x148>)
 800cf18:	4843      	ldr	r0, [pc, #268]	@ (800d028 <__multiply+0x14c>)
 800cf1a:	f000 fb0b 	bl	800d534 <__assert_func>
 800cf1e:	f100 0514 	add.w	r5, r0, #20
 800cf22:	462b      	mov	r3, r5
 800cf24:	2200      	movs	r2, #0
 800cf26:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800cf2a:	4543      	cmp	r3, r8
 800cf2c:	d321      	bcc.n	800cf72 <__multiply+0x96>
 800cf2e:	f107 0114 	add.w	r1, r7, #20
 800cf32:	f104 0214 	add.w	r2, r4, #20
 800cf36:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800cf3a:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800cf3e:	9302      	str	r3, [sp, #8]
 800cf40:	1b13      	subs	r3, r2, r4
 800cf42:	3b15      	subs	r3, #21
 800cf44:	f023 0303 	bic.w	r3, r3, #3
 800cf48:	3304      	adds	r3, #4
 800cf4a:	f104 0715 	add.w	r7, r4, #21
 800cf4e:	42ba      	cmp	r2, r7
 800cf50:	bf38      	it	cc
 800cf52:	2304      	movcc	r3, #4
 800cf54:	9301      	str	r3, [sp, #4]
 800cf56:	9b02      	ldr	r3, [sp, #8]
 800cf58:	9103      	str	r1, [sp, #12]
 800cf5a:	428b      	cmp	r3, r1
 800cf5c:	d80c      	bhi.n	800cf78 <__multiply+0x9c>
 800cf5e:	2e00      	cmp	r6, #0
 800cf60:	dd03      	ble.n	800cf6a <__multiply+0x8e>
 800cf62:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	d05a      	beq.n	800d020 <__multiply+0x144>
 800cf6a:	6106      	str	r6, [r0, #16]
 800cf6c:	b005      	add	sp, #20
 800cf6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf72:	f843 2b04 	str.w	r2, [r3], #4
 800cf76:	e7d8      	b.n	800cf2a <__multiply+0x4e>
 800cf78:	f8b1 a000 	ldrh.w	sl, [r1]
 800cf7c:	f1ba 0f00 	cmp.w	sl, #0
 800cf80:	d023      	beq.n	800cfca <__multiply+0xee>
 800cf82:	46a9      	mov	r9, r5
 800cf84:	f04f 0c00 	mov.w	ip, #0
 800cf88:	f104 0e14 	add.w	lr, r4, #20
 800cf8c:	f85e 7b04 	ldr.w	r7, [lr], #4
 800cf90:	f8d9 3000 	ldr.w	r3, [r9]
 800cf94:	fa1f fb87 	uxth.w	fp, r7
 800cf98:	b29b      	uxth	r3, r3
 800cf9a:	fb0a 330b 	mla	r3, sl, fp, r3
 800cf9e:	4463      	add	r3, ip
 800cfa0:	f8d9 c000 	ldr.w	ip, [r9]
 800cfa4:	0c3f      	lsrs	r7, r7, #16
 800cfa6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800cfaa:	fb0a c707 	mla	r7, sl, r7, ip
 800cfae:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800cfb2:	b29b      	uxth	r3, r3
 800cfb4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800cfb8:	4572      	cmp	r2, lr
 800cfba:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800cfbe:	f849 3b04 	str.w	r3, [r9], #4
 800cfc2:	d8e3      	bhi.n	800cf8c <__multiply+0xb0>
 800cfc4:	9b01      	ldr	r3, [sp, #4]
 800cfc6:	f845 c003 	str.w	ip, [r5, r3]
 800cfca:	9b03      	ldr	r3, [sp, #12]
 800cfcc:	3104      	adds	r1, #4
 800cfce:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800cfd2:	f1b9 0f00 	cmp.w	r9, #0
 800cfd6:	d021      	beq.n	800d01c <__multiply+0x140>
 800cfd8:	46ae      	mov	lr, r5
 800cfda:	f04f 0a00 	mov.w	sl, #0
 800cfde:	682b      	ldr	r3, [r5, #0]
 800cfe0:	f104 0c14 	add.w	ip, r4, #20
 800cfe4:	f8bc b000 	ldrh.w	fp, [ip]
 800cfe8:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800cfec:	b29b      	uxth	r3, r3
 800cfee:	fb09 770b 	mla	r7, r9, fp, r7
 800cff2:	4457      	add	r7, sl
 800cff4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800cff8:	f84e 3b04 	str.w	r3, [lr], #4
 800cffc:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d000:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d004:	f8be 3000 	ldrh.w	r3, [lr]
 800d008:	4562      	cmp	r2, ip
 800d00a:	fb09 330a 	mla	r3, r9, sl, r3
 800d00e:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800d012:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d016:	d8e5      	bhi.n	800cfe4 <__multiply+0x108>
 800d018:	9f01      	ldr	r7, [sp, #4]
 800d01a:	51eb      	str	r3, [r5, r7]
 800d01c:	3504      	adds	r5, #4
 800d01e:	e79a      	b.n	800cf56 <__multiply+0x7a>
 800d020:	3e01      	subs	r6, #1
 800d022:	e79c      	b.n	800cf5e <__multiply+0x82>
 800d024:	0800e444 	.word	0x0800e444
 800d028:	0800e455 	.word	0x0800e455

0800d02c <__pow5mult>:
 800d02c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d030:	4615      	mov	r5, r2
 800d032:	f012 0203 	ands.w	r2, r2, #3
 800d036:	4607      	mov	r7, r0
 800d038:	460e      	mov	r6, r1
 800d03a:	d007      	beq.n	800d04c <__pow5mult+0x20>
 800d03c:	4c25      	ldr	r4, [pc, #148]	@ (800d0d4 <__pow5mult+0xa8>)
 800d03e:	3a01      	subs	r2, #1
 800d040:	2300      	movs	r3, #0
 800d042:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d046:	f7ff fea1 	bl	800cd8c <__multadd>
 800d04a:	4606      	mov	r6, r0
 800d04c:	10ad      	asrs	r5, r5, #2
 800d04e:	d03d      	beq.n	800d0cc <__pow5mult+0xa0>
 800d050:	69fc      	ldr	r4, [r7, #28]
 800d052:	b97c      	cbnz	r4, 800d074 <__pow5mult+0x48>
 800d054:	2010      	movs	r0, #16
 800d056:	f7fe f8df 	bl	800b218 <malloc>
 800d05a:	4602      	mov	r2, r0
 800d05c:	61f8      	str	r0, [r7, #28]
 800d05e:	b928      	cbnz	r0, 800d06c <__pow5mult+0x40>
 800d060:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d064:	4b1c      	ldr	r3, [pc, #112]	@ (800d0d8 <__pow5mult+0xac>)
 800d066:	481d      	ldr	r0, [pc, #116]	@ (800d0dc <__pow5mult+0xb0>)
 800d068:	f000 fa64 	bl	800d534 <__assert_func>
 800d06c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d070:	6004      	str	r4, [r0, #0]
 800d072:	60c4      	str	r4, [r0, #12]
 800d074:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d078:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d07c:	b94c      	cbnz	r4, 800d092 <__pow5mult+0x66>
 800d07e:	f240 2171 	movw	r1, #625	@ 0x271
 800d082:	4638      	mov	r0, r7
 800d084:	f7ff ff14 	bl	800ceb0 <__i2b>
 800d088:	2300      	movs	r3, #0
 800d08a:	4604      	mov	r4, r0
 800d08c:	f8c8 0008 	str.w	r0, [r8, #8]
 800d090:	6003      	str	r3, [r0, #0]
 800d092:	f04f 0900 	mov.w	r9, #0
 800d096:	07eb      	lsls	r3, r5, #31
 800d098:	d50a      	bpl.n	800d0b0 <__pow5mult+0x84>
 800d09a:	4631      	mov	r1, r6
 800d09c:	4622      	mov	r2, r4
 800d09e:	4638      	mov	r0, r7
 800d0a0:	f7ff ff1c 	bl	800cedc <__multiply>
 800d0a4:	4680      	mov	r8, r0
 800d0a6:	4631      	mov	r1, r6
 800d0a8:	4638      	mov	r0, r7
 800d0aa:	f7ff fe4d 	bl	800cd48 <_Bfree>
 800d0ae:	4646      	mov	r6, r8
 800d0b0:	106d      	asrs	r5, r5, #1
 800d0b2:	d00b      	beq.n	800d0cc <__pow5mult+0xa0>
 800d0b4:	6820      	ldr	r0, [r4, #0]
 800d0b6:	b938      	cbnz	r0, 800d0c8 <__pow5mult+0x9c>
 800d0b8:	4622      	mov	r2, r4
 800d0ba:	4621      	mov	r1, r4
 800d0bc:	4638      	mov	r0, r7
 800d0be:	f7ff ff0d 	bl	800cedc <__multiply>
 800d0c2:	6020      	str	r0, [r4, #0]
 800d0c4:	f8c0 9000 	str.w	r9, [r0]
 800d0c8:	4604      	mov	r4, r0
 800d0ca:	e7e4      	b.n	800d096 <__pow5mult+0x6a>
 800d0cc:	4630      	mov	r0, r6
 800d0ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d0d2:	bf00      	nop
 800d0d4:	0800e4b0 	.word	0x0800e4b0
 800d0d8:	0800e3d5 	.word	0x0800e3d5
 800d0dc:	0800e455 	.word	0x0800e455

0800d0e0 <__lshift>:
 800d0e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d0e4:	460c      	mov	r4, r1
 800d0e6:	4607      	mov	r7, r0
 800d0e8:	4691      	mov	r9, r2
 800d0ea:	6923      	ldr	r3, [r4, #16]
 800d0ec:	6849      	ldr	r1, [r1, #4]
 800d0ee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d0f2:	68a3      	ldr	r3, [r4, #8]
 800d0f4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d0f8:	f108 0601 	add.w	r6, r8, #1
 800d0fc:	42b3      	cmp	r3, r6
 800d0fe:	db0b      	blt.n	800d118 <__lshift+0x38>
 800d100:	4638      	mov	r0, r7
 800d102:	f7ff fde1 	bl	800ccc8 <_Balloc>
 800d106:	4605      	mov	r5, r0
 800d108:	b948      	cbnz	r0, 800d11e <__lshift+0x3e>
 800d10a:	4602      	mov	r2, r0
 800d10c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d110:	4b27      	ldr	r3, [pc, #156]	@ (800d1b0 <__lshift+0xd0>)
 800d112:	4828      	ldr	r0, [pc, #160]	@ (800d1b4 <__lshift+0xd4>)
 800d114:	f000 fa0e 	bl	800d534 <__assert_func>
 800d118:	3101      	adds	r1, #1
 800d11a:	005b      	lsls	r3, r3, #1
 800d11c:	e7ee      	b.n	800d0fc <__lshift+0x1c>
 800d11e:	2300      	movs	r3, #0
 800d120:	f100 0114 	add.w	r1, r0, #20
 800d124:	f100 0210 	add.w	r2, r0, #16
 800d128:	4618      	mov	r0, r3
 800d12a:	4553      	cmp	r3, sl
 800d12c:	db33      	blt.n	800d196 <__lshift+0xb6>
 800d12e:	6920      	ldr	r0, [r4, #16]
 800d130:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d134:	f104 0314 	add.w	r3, r4, #20
 800d138:	f019 091f 	ands.w	r9, r9, #31
 800d13c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d140:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d144:	d02b      	beq.n	800d19e <__lshift+0xbe>
 800d146:	468a      	mov	sl, r1
 800d148:	2200      	movs	r2, #0
 800d14a:	f1c9 0e20 	rsb	lr, r9, #32
 800d14e:	6818      	ldr	r0, [r3, #0]
 800d150:	fa00 f009 	lsl.w	r0, r0, r9
 800d154:	4310      	orrs	r0, r2
 800d156:	f84a 0b04 	str.w	r0, [sl], #4
 800d15a:	f853 2b04 	ldr.w	r2, [r3], #4
 800d15e:	459c      	cmp	ip, r3
 800d160:	fa22 f20e 	lsr.w	r2, r2, lr
 800d164:	d8f3      	bhi.n	800d14e <__lshift+0x6e>
 800d166:	ebac 0304 	sub.w	r3, ip, r4
 800d16a:	3b15      	subs	r3, #21
 800d16c:	f023 0303 	bic.w	r3, r3, #3
 800d170:	3304      	adds	r3, #4
 800d172:	f104 0015 	add.w	r0, r4, #21
 800d176:	4584      	cmp	ip, r0
 800d178:	bf38      	it	cc
 800d17a:	2304      	movcc	r3, #4
 800d17c:	50ca      	str	r2, [r1, r3]
 800d17e:	b10a      	cbz	r2, 800d184 <__lshift+0xa4>
 800d180:	f108 0602 	add.w	r6, r8, #2
 800d184:	3e01      	subs	r6, #1
 800d186:	4638      	mov	r0, r7
 800d188:	4621      	mov	r1, r4
 800d18a:	612e      	str	r6, [r5, #16]
 800d18c:	f7ff fddc 	bl	800cd48 <_Bfree>
 800d190:	4628      	mov	r0, r5
 800d192:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d196:	f842 0f04 	str.w	r0, [r2, #4]!
 800d19a:	3301      	adds	r3, #1
 800d19c:	e7c5      	b.n	800d12a <__lshift+0x4a>
 800d19e:	3904      	subs	r1, #4
 800d1a0:	f853 2b04 	ldr.w	r2, [r3], #4
 800d1a4:	459c      	cmp	ip, r3
 800d1a6:	f841 2f04 	str.w	r2, [r1, #4]!
 800d1aa:	d8f9      	bhi.n	800d1a0 <__lshift+0xc0>
 800d1ac:	e7ea      	b.n	800d184 <__lshift+0xa4>
 800d1ae:	bf00      	nop
 800d1b0:	0800e444 	.word	0x0800e444
 800d1b4:	0800e455 	.word	0x0800e455

0800d1b8 <__mcmp>:
 800d1b8:	4603      	mov	r3, r0
 800d1ba:	690a      	ldr	r2, [r1, #16]
 800d1bc:	6900      	ldr	r0, [r0, #16]
 800d1be:	b530      	push	{r4, r5, lr}
 800d1c0:	1a80      	subs	r0, r0, r2
 800d1c2:	d10e      	bne.n	800d1e2 <__mcmp+0x2a>
 800d1c4:	3314      	adds	r3, #20
 800d1c6:	3114      	adds	r1, #20
 800d1c8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d1cc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d1d0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d1d4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d1d8:	4295      	cmp	r5, r2
 800d1da:	d003      	beq.n	800d1e4 <__mcmp+0x2c>
 800d1dc:	d205      	bcs.n	800d1ea <__mcmp+0x32>
 800d1de:	f04f 30ff 	mov.w	r0, #4294967295
 800d1e2:	bd30      	pop	{r4, r5, pc}
 800d1e4:	42a3      	cmp	r3, r4
 800d1e6:	d3f3      	bcc.n	800d1d0 <__mcmp+0x18>
 800d1e8:	e7fb      	b.n	800d1e2 <__mcmp+0x2a>
 800d1ea:	2001      	movs	r0, #1
 800d1ec:	e7f9      	b.n	800d1e2 <__mcmp+0x2a>
	...

0800d1f0 <__mdiff>:
 800d1f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d1f4:	4689      	mov	r9, r1
 800d1f6:	4606      	mov	r6, r0
 800d1f8:	4611      	mov	r1, r2
 800d1fa:	4648      	mov	r0, r9
 800d1fc:	4614      	mov	r4, r2
 800d1fe:	f7ff ffdb 	bl	800d1b8 <__mcmp>
 800d202:	1e05      	subs	r5, r0, #0
 800d204:	d112      	bne.n	800d22c <__mdiff+0x3c>
 800d206:	4629      	mov	r1, r5
 800d208:	4630      	mov	r0, r6
 800d20a:	f7ff fd5d 	bl	800ccc8 <_Balloc>
 800d20e:	4602      	mov	r2, r0
 800d210:	b928      	cbnz	r0, 800d21e <__mdiff+0x2e>
 800d212:	f240 2137 	movw	r1, #567	@ 0x237
 800d216:	4b3e      	ldr	r3, [pc, #248]	@ (800d310 <__mdiff+0x120>)
 800d218:	483e      	ldr	r0, [pc, #248]	@ (800d314 <__mdiff+0x124>)
 800d21a:	f000 f98b 	bl	800d534 <__assert_func>
 800d21e:	2301      	movs	r3, #1
 800d220:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d224:	4610      	mov	r0, r2
 800d226:	b003      	add	sp, #12
 800d228:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d22c:	bfbc      	itt	lt
 800d22e:	464b      	movlt	r3, r9
 800d230:	46a1      	movlt	r9, r4
 800d232:	4630      	mov	r0, r6
 800d234:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d238:	bfba      	itte	lt
 800d23a:	461c      	movlt	r4, r3
 800d23c:	2501      	movlt	r5, #1
 800d23e:	2500      	movge	r5, #0
 800d240:	f7ff fd42 	bl	800ccc8 <_Balloc>
 800d244:	4602      	mov	r2, r0
 800d246:	b918      	cbnz	r0, 800d250 <__mdiff+0x60>
 800d248:	f240 2145 	movw	r1, #581	@ 0x245
 800d24c:	4b30      	ldr	r3, [pc, #192]	@ (800d310 <__mdiff+0x120>)
 800d24e:	e7e3      	b.n	800d218 <__mdiff+0x28>
 800d250:	f100 0b14 	add.w	fp, r0, #20
 800d254:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d258:	f109 0310 	add.w	r3, r9, #16
 800d25c:	60c5      	str	r5, [r0, #12]
 800d25e:	f04f 0c00 	mov.w	ip, #0
 800d262:	f109 0514 	add.w	r5, r9, #20
 800d266:	46d9      	mov	r9, fp
 800d268:	6926      	ldr	r6, [r4, #16]
 800d26a:	f104 0e14 	add.w	lr, r4, #20
 800d26e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d272:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d276:	9301      	str	r3, [sp, #4]
 800d278:	9b01      	ldr	r3, [sp, #4]
 800d27a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d27e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d282:	b281      	uxth	r1, r0
 800d284:	9301      	str	r3, [sp, #4]
 800d286:	fa1f f38a 	uxth.w	r3, sl
 800d28a:	1a5b      	subs	r3, r3, r1
 800d28c:	0c00      	lsrs	r0, r0, #16
 800d28e:	4463      	add	r3, ip
 800d290:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d294:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d298:	b29b      	uxth	r3, r3
 800d29a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d29e:	4576      	cmp	r6, lr
 800d2a0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d2a4:	f849 3b04 	str.w	r3, [r9], #4
 800d2a8:	d8e6      	bhi.n	800d278 <__mdiff+0x88>
 800d2aa:	1b33      	subs	r3, r6, r4
 800d2ac:	3b15      	subs	r3, #21
 800d2ae:	f023 0303 	bic.w	r3, r3, #3
 800d2b2:	3415      	adds	r4, #21
 800d2b4:	3304      	adds	r3, #4
 800d2b6:	42a6      	cmp	r6, r4
 800d2b8:	bf38      	it	cc
 800d2ba:	2304      	movcc	r3, #4
 800d2bc:	441d      	add	r5, r3
 800d2be:	445b      	add	r3, fp
 800d2c0:	461e      	mov	r6, r3
 800d2c2:	462c      	mov	r4, r5
 800d2c4:	4544      	cmp	r4, r8
 800d2c6:	d30e      	bcc.n	800d2e6 <__mdiff+0xf6>
 800d2c8:	f108 0103 	add.w	r1, r8, #3
 800d2cc:	1b49      	subs	r1, r1, r5
 800d2ce:	f021 0103 	bic.w	r1, r1, #3
 800d2d2:	3d03      	subs	r5, #3
 800d2d4:	45a8      	cmp	r8, r5
 800d2d6:	bf38      	it	cc
 800d2d8:	2100      	movcc	r1, #0
 800d2da:	440b      	add	r3, r1
 800d2dc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d2e0:	b199      	cbz	r1, 800d30a <__mdiff+0x11a>
 800d2e2:	6117      	str	r7, [r2, #16]
 800d2e4:	e79e      	b.n	800d224 <__mdiff+0x34>
 800d2e6:	46e6      	mov	lr, ip
 800d2e8:	f854 1b04 	ldr.w	r1, [r4], #4
 800d2ec:	fa1f fc81 	uxth.w	ip, r1
 800d2f0:	44f4      	add	ip, lr
 800d2f2:	0c08      	lsrs	r0, r1, #16
 800d2f4:	4471      	add	r1, lr
 800d2f6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d2fa:	b289      	uxth	r1, r1
 800d2fc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d300:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d304:	f846 1b04 	str.w	r1, [r6], #4
 800d308:	e7dc      	b.n	800d2c4 <__mdiff+0xd4>
 800d30a:	3f01      	subs	r7, #1
 800d30c:	e7e6      	b.n	800d2dc <__mdiff+0xec>
 800d30e:	bf00      	nop
 800d310:	0800e444 	.word	0x0800e444
 800d314:	0800e455 	.word	0x0800e455

0800d318 <__d2b>:
 800d318:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800d31c:	2101      	movs	r1, #1
 800d31e:	4690      	mov	r8, r2
 800d320:	4699      	mov	r9, r3
 800d322:	9e08      	ldr	r6, [sp, #32]
 800d324:	f7ff fcd0 	bl	800ccc8 <_Balloc>
 800d328:	4604      	mov	r4, r0
 800d32a:	b930      	cbnz	r0, 800d33a <__d2b+0x22>
 800d32c:	4602      	mov	r2, r0
 800d32e:	f240 310f 	movw	r1, #783	@ 0x30f
 800d332:	4b23      	ldr	r3, [pc, #140]	@ (800d3c0 <__d2b+0xa8>)
 800d334:	4823      	ldr	r0, [pc, #140]	@ (800d3c4 <__d2b+0xac>)
 800d336:	f000 f8fd 	bl	800d534 <__assert_func>
 800d33a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d33e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d342:	b10d      	cbz	r5, 800d348 <__d2b+0x30>
 800d344:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d348:	9301      	str	r3, [sp, #4]
 800d34a:	f1b8 0300 	subs.w	r3, r8, #0
 800d34e:	d024      	beq.n	800d39a <__d2b+0x82>
 800d350:	4668      	mov	r0, sp
 800d352:	9300      	str	r3, [sp, #0]
 800d354:	f7ff fd7f 	bl	800ce56 <__lo0bits>
 800d358:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d35c:	b1d8      	cbz	r0, 800d396 <__d2b+0x7e>
 800d35e:	f1c0 0320 	rsb	r3, r0, #32
 800d362:	fa02 f303 	lsl.w	r3, r2, r3
 800d366:	430b      	orrs	r3, r1
 800d368:	40c2      	lsrs	r2, r0
 800d36a:	6163      	str	r3, [r4, #20]
 800d36c:	9201      	str	r2, [sp, #4]
 800d36e:	9b01      	ldr	r3, [sp, #4]
 800d370:	2b00      	cmp	r3, #0
 800d372:	bf0c      	ite	eq
 800d374:	2201      	moveq	r2, #1
 800d376:	2202      	movne	r2, #2
 800d378:	61a3      	str	r3, [r4, #24]
 800d37a:	6122      	str	r2, [r4, #16]
 800d37c:	b1ad      	cbz	r5, 800d3aa <__d2b+0x92>
 800d37e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d382:	4405      	add	r5, r0
 800d384:	6035      	str	r5, [r6, #0]
 800d386:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d38a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d38c:	6018      	str	r0, [r3, #0]
 800d38e:	4620      	mov	r0, r4
 800d390:	b002      	add	sp, #8
 800d392:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800d396:	6161      	str	r1, [r4, #20]
 800d398:	e7e9      	b.n	800d36e <__d2b+0x56>
 800d39a:	a801      	add	r0, sp, #4
 800d39c:	f7ff fd5b 	bl	800ce56 <__lo0bits>
 800d3a0:	9b01      	ldr	r3, [sp, #4]
 800d3a2:	2201      	movs	r2, #1
 800d3a4:	6163      	str	r3, [r4, #20]
 800d3a6:	3020      	adds	r0, #32
 800d3a8:	e7e7      	b.n	800d37a <__d2b+0x62>
 800d3aa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d3ae:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d3b2:	6030      	str	r0, [r6, #0]
 800d3b4:	6918      	ldr	r0, [r3, #16]
 800d3b6:	f7ff fd2f 	bl	800ce18 <__hi0bits>
 800d3ba:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d3be:	e7e4      	b.n	800d38a <__d2b+0x72>
 800d3c0:	0800e444 	.word	0x0800e444
 800d3c4:	0800e455 	.word	0x0800e455

0800d3c8 <__sflush_r>:
 800d3c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d3cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3ce:	0716      	lsls	r6, r2, #28
 800d3d0:	4605      	mov	r5, r0
 800d3d2:	460c      	mov	r4, r1
 800d3d4:	d454      	bmi.n	800d480 <__sflush_r+0xb8>
 800d3d6:	684b      	ldr	r3, [r1, #4]
 800d3d8:	2b00      	cmp	r3, #0
 800d3da:	dc02      	bgt.n	800d3e2 <__sflush_r+0x1a>
 800d3dc:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	dd48      	ble.n	800d474 <__sflush_r+0xac>
 800d3e2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d3e4:	2e00      	cmp	r6, #0
 800d3e6:	d045      	beq.n	800d474 <__sflush_r+0xac>
 800d3e8:	2300      	movs	r3, #0
 800d3ea:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d3ee:	682f      	ldr	r7, [r5, #0]
 800d3f0:	6a21      	ldr	r1, [r4, #32]
 800d3f2:	602b      	str	r3, [r5, #0]
 800d3f4:	d030      	beq.n	800d458 <__sflush_r+0x90>
 800d3f6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d3f8:	89a3      	ldrh	r3, [r4, #12]
 800d3fa:	0759      	lsls	r1, r3, #29
 800d3fc:	d505      	bpl.n	800d40a <__sflush_r+0x42>
 800d3fe:	6863      	ldr	r3, [r4, #4]
 800d400:	1ad2      	subs	r2, r2, r3
 800d402:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d404:	b10b      	cbz	r3, 800d40a <__sflush_r+0x42>
 800d406:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d408:	1ad2      	subs	r2, r2, r3
 800d40a:	2300      	movs	r3, #0
 800d40c:	4628      	mov	r0, r5
 800d40e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d410:	6a21      	ldr	r1, [r4, #32]
 800d412:	47b0      	blx	r6
 800d414:	1c43      	adds	r3, r0, #1
 800d416:	89a3      	ldrh	r3, [r4, #12]
 800d418:	d106      	bne.n	800d428 <__sflush_r+0x60>
 800d41a:	6829      	ldr	r1, [r5, #0]
 800d41c:	291d      	cmp	r1, #29
 800d41e:	d82b      	bhi.n	800d478 <__sflush_r+0xb0>
 800d420:	4a28      	ldr	r2, [pc, #160]	@ (800d4c4 <__sflush_r+0xfc>)
 800d422:	410a      	asrs	r2, r1
 800d424:	07d6      	lsls	r6, r2, #31
 800d426:	d427      	bmi.n	800d478 <__sflush_r+0xb0>
 800d428:	2200      	movs	r2, #0
 800d42a:	6062      	str	r2, [r4, #4]
 800d42c:	6922      	ldr	r2, [r4, #16]
 800d42e:	04d9      	lsls	r1, r3, #19
 800d430:	6022      	str	r2, [r4, #0]
 800d432:	d504      	bpl.n	800d43e <__sflush_r+0x76>
 800d434:	1c42      	adds	r2, r0, #1
 800d436:	d101      	bne.n	800d43c <__sflush_r+0x74>
 800d438:	682b      	ldr	r3, [r5, #0]
 800d43a:	b903      	cbnz	r3, 800d43e <__sflush_r+0x76>
 800d43c:	6560      	str	r0, [r4, #84]	@ 0x54
 800d43e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d440:	602f      	str	r7, [r5, #0]
 800d442:	b1b9      	cbz	r1, 800d474 <__sflush_r+0xac>
 800d444:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d448:	4299      	cmp	r1, r3
 800d44a:	d002      	beq.n	800d452 <__sflush_r+0x8a>
 800d44c:	4628      	mov	r0, r5
 800d44e:	f7ff fbf3 	bl	800cc38 <_free_r>
 800d452:	2300      	movs	r3, #0
 800d454:	6363      	str	r3, [r4, #52]	@ 0x34
 800d456:	e00d      	b.n	800d474 <__sflush_r+0xac>
 800d458:	2301      	movs	r3, #1
 800d45a:	4628      	mov	r0, r5
 800d45c:	47b0      	blx	r6
 800d45e:	4602      	mov	r2, r0
 800d460:	1c50      	adds	r0, r2, #1
 800d462:	d1c9      	bne.n	800d3f8 <__sflush_r+0x30>
 800d464:	682b      	ldr	r3, [r5, #0]
 800d466:	2b00      	cmp	r3, #0
 800d468:	d0c6      	beq.n	800d3f8 <__sflush_r+0x30>
 800d46a:	2b1d      	cmp	r3, #29
 800d46c:	d001      	beq.n	800d472 <__sflush_r+0xaa>
 800d46e:	2b16      	cmp	r3, #22
 800d470:	d11d      	bne.n	800d4ae <__sflush_r+0xe6>
 800d472:	602f      	str	r7, [r5, #0]
 800d474:	2000      	movs	r0, #0
 800d476:	e021      	b.n	800d4bc <__sflush_r+0xf4>
 800d478:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d47c:	b21b      	sxth	r3, r3
 800d47e:	e01a      	b.n	800d4b6 <__sflush_r+0xee>
 800d480:	690f      	ldr	r7, [r1, #16]
 800d482:	2f00      	cmp	r7, #0
 800d484:	d0f6      	beq.n	800d474 <__sflush_r+0xac>
 800d486:	0793      	lsls	r3, r2, #30
 800d488:	bf18      	it	ne
 800d48a:	2300      	movne	r3, #0
 800d48c:	680e      	ldr	r6, [r1, #0]
 800d48e:	bf08      	it	eq
 800d490:	694b      	ldreq	r3, [r1, #20]
 800d492:	1bf6      	subs	r6, r6, r7
 800d494:	600f      	str	r7, [r1, #0]
 800d496:	608b      	str	r3, [r1, #8]
 800d498:	2e00      	cmp	r6, #0
 800d49a:	ddeb      	ble.n	800d474 <__sflush_r+0xac>
 800d49c:	4633      	mov	r3, r6
 800d49e:	463a      	mov	r2, r7
 800d4a0:	4628      	mov	r0, r5
 800d4a2:	6a21      	ldr	r1, [r4, #32]
 800d4a4:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800d4a8:	47e0      	blx	ip
 800d4aa:	2800      	cmp	r0, #0
 800d4ac:	dc07      	bgt.n	800d4be <__sflush_r+0xf6>
 800d4ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d4b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d4b6:	f04f 30ff 	mov.w	r0, #4294967295
 800d4ba:	81a3      	strh	r3, [r4, #12]
 800d4bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d4be:	4407      	add	r7, r0
 800d4c0:	1a36      	subs	r6, r6, r0
 800d4c2:	e7e9      	b.n	800d498 <__sflush_r+0xd0>
 800d4c4:	dfbffffe 	.word	0xdfbffffe

0800d4c8 <_fflush_r>:
 800d4c8:	b538      	push	{r3, r4, r5, lr}
 800d4ca:	690b      	ldr	r3, [r1, #16]
 800d4cc:	4605      	mov	r5, r0
 800d4ce:	460c      	mov	r4, r1
 800d4d0:	b913      	cbnz	r3, 800d4d8 <_fflush_r+0x10>
 800d4d2:	2500      	movs	r5, #0
 800d4d4:	4628      	mov	r0, r5
 800d4d6:	bd38      	pop	{r3, r4, r5, pc}
 800d4d8:	b118      	cbz	r0, 800d4e2 <_fflush_r+0x1a>
 800d4da:	6a03      	ldr	r3, [r0, #32]
 800d4dc:	b90b      	cbnz	r3, 800d4e2 <_fflush_r+0x1a>
 800d4de:	f7fe fc41 	bl	800bd64 <__sinit>
 800d4e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	d0f3      	beq.n	800d4d2 <_fflush_r+0xa>
 800d4ea:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d4ec:	07d0      	lsls	r0, r2, #31
 800d4ee:	d404      	bmi.n	800d4fa <_fflush_r+0x32>
 800d4f0:	0599      	lsls	r1, r3, #22
 800d4f2:	d402      	bmi.n	800d4fa <_fflush_r+0x32>
 800d4f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d4f6:	f7fe fd3c 	bl	800bf72 <__retarget_lock_acquire_recursive>
 800d4fa:	4628      	mov	r0, r5
 800d4fc:	4621      	mov	r1, r4
 800d4fe:	f7ff ff63 	bl	800d3c8 <__sflush_r>
 800d502:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d504:	4605      	mov	r5, r0
 800d506:	07da      	lsls	r2, r3, #31
 800d508:	d4e4      	bmi.n	800d4d4 <_fflush_r+0xc>
 800d50a:	89a3      	ldrh	r3, [r4, #12]
 800d50c:	059b      	lsls	r3, r3, #22
 800d50e:	d4e1      	bmi.n	800d4d4 <_fflush_r+0xc>
 800d510:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d512:	f7fe fd2f 	bl	800bf74 <__retarget_lock_release_recursive>
 800d516:	e7dd      	b.n	800d4d4 <_fflush_r+0xc>

0800d518 <memcpy>:
 800d518:	440a      	add	r2, r1
 800d51a:	4291      	cmp	r1, r2
 800d51c:	f100 33ff 	add.w	r3, r0, #4294967295
 800d520:	d100      	bne.n	800d524 <memcpy+0xc>
 800d522:	4770      	bx	lr
 800d524:	b510      	push	{r4, lr}
 800d526:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d52a:	4291      	cmp	r1, r2
 800d52c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d530:	d1f9      	bne.n	800d526 <memcpy+0xe>
 800d532:	bd10      	pop	{r4, pc}

0800d534 <__assert_func>:
 800d534:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d536:	4614      	mov	r4, r2
 800d538:	461a      	mov	r2, r3
 800d53a:	4b09      	ldr	r3, [pc, #36]	@ (800d560 <__assert_func+0x2c>)
 800d53c:	4605      	mov	r5, r0
 800d53e:	681b      	ldr	r3, [r3, #0]
 800d540:	68d8      	ldr	r0, [r3, #12]
 800d542:	b954      	cbnz	r4, 800d55a <__assert_func+0x26>
 800d544:	4b07      	ldr	r3, [pc, #28]	@ (800d564 <__assert_func+0x30>)
 800d546:	461c      	mov	r4, r3
 800d548:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d54c:	9100      	str	r1, [sp, #0]
 800d54e:	462b      	mov	r3, r5
 800d550:	4905      	ldr	r1, [pc, #20]	@ (800d568 <__assert_func+0x34>)
 800d552:	f000 f841 	bl	800d5d8 <fiprintf>
 800d556:	f000 f851 	bl	800d5fc <abort>
 800d55a:	4b04      	ldr	r3, [pc, #16]	@ (800d56c <__assert_func+0x38>)
 800d55c:	e7f4      	b.n	800d548 <__assert_func+0x14>
 800d55e:	bf00      	nop
 800d560:	200001d4 	.word	0x200001d4
 800d564:	0800e5f5 	.word	0x0800e5f5
 800d568:	0800e5c7 	.word	0x0800e5c7
 800d56c:	0800e5ba 	.word	0x0800e5ba

0800d570 <_calloc_r>:
 800d570:	b570      	push	{r4, r5, r6, lr}
 800d572:	fba1 5402 	umull	r5, r4, r1, r2
 800d576:	b93c      	cbnz	r4, 800d588 <_calloc_r+0x18>
 800d578:	4629      	mov	r1, r5
 800d57a:	f7fd fe7f 	bl	800b27c <_malloc_r>
 800d57e:	4606      	mov	r6, r0
 800d580:	b928      	cbnz	r0, 800d58e <_calloc_r+0x1e>
 800d582:	2600      	movs	r6, #0
 800d584:	4630      	mov	r0, r6
 800d586:	bd70      	pop	{r4, r5, r6, pc}
 800d588:	220c      	movs	r2, #12
 800d58a:	6002      	str	r2, [r0, #0]
 800d58c:	e7f9      	b.n	800d582 <_calloc_r+0x12>
 800d58e:	462a      	mov	r2, r5
 800d590:	4621      	mov	r1, r4
 800d592:	f7fe fc60 	bl	800be56 <memset>
 800d596:	e7f5      	b.n	800d584 <_calloc_r+0x14>

0800d598 <__ascii_mbtowc>:
 800d598:	b082      	sub	sp, #8
 800d59a:	b901      	cbnz	r1, 800d59e <__ascii_mbtowc+0x6>
 800d59c:	a901      	add	r1, sp, #4
 800d59e:	b142      	cbz	r2, 800d5b2 <__ascii_mbtowc+0x1a>
 800d5a0:	b14b      	cbz	r3, 800d5b6 <__ascii_mbtowc+0x1e>
 800d5a2:	7813      	ldrb	r3, [r2, #0]
 800d5a4:	600b      	str	r3, [r1, #0]
 800d5a6:	7812      	ldrb	r2, [r2, #0]
 800d5a8:	1e10      	subs	r0, r2, #0
 800d5aa:	bf18      	it	ne
 800d5ac:	2001      	movne	r0, #1
 800d5ae:	b002      	add	sp, #8
 800d5b0:	4770      	bx	lr
 800d5b2:	4610      	mov	r0, r2
 800d5b4:	e7fb      	b.n	800d5ae <__ascii_mbtowc+0x16>
 800d5b6:	f06f 0001 	mvn.w	r0, #1
 800d5ba:	e7f8      	b.n	800d5ae <__ascii_mbtowc+0x16>

0800d5bc <__ascii_wctomb>:
 800d5bc:	4603      	mov	r3, r0
 800d5be:	4608      	mov	r0, r1
 800d5c0:	b141      	cbz	r1, 800d5d4 <__ascii_wctomb+0x18>
 800d5c2:	2aff      	cmp	r2, #255	@ 0xff
 800d5c4:	d904      	bls.n	800d5d0 <__ascii_wctomb+0x14>
 800d5c6:	228a      	movs	r2, #138	@ 0x8a
 800d5c8:	f04f 30ff 	mov.w	r0, #4294967295
 800d5cc:	601a      	str	r2, [r3, #0]
 800d5ce:	4770      	bx	lr
 800d5d0:	2001      	movs	r0, #1
 800d5d2:	700a      	strb	r2, [r1, #0]
 800d5d4:	4770      	bx	lr
	...

0800d5d8 <fiprintf>:
 800d5d8:	b40e      	push	{r1, r2, r3}
 800d5da:	b503      	push	{r0, r1, lr}
 800d5dc:	4601      	mov	r1, r0
 800d5de:	ab03      	add	r3, sp, #12
 800d5e0:	4805      	ldr	r0, [pc, #20]	@ (800d5f8 <fiprintf+0x20>)
 800d5e2:	f853 2b04 	ldr.w	r2, [r3], #4
 800d5e6:	6800      	ldr	r0, [r0, #0]
 800d5e8:	9301      	str	r3, [sp, #4]
 800d5ea:	f000 f835 	bl	800d658 <_vfiprintf_r>
 800d5ee:	b002      	add	sp, #8
 800d5f0:	f85d eb04 	ldr.w	lr, [sp], #4
 800d5f4:	b003      	add	sp, #12
 800d5f6:	4770      	bx	lr
 800d5f8:	200001d4 	.word	0x200001d4

0800d5fc <abort>:
 800d5fc:	2006      	movs	r0, #6
 800d5fe:	b508      	push	{r3, lr}
 800d600:	f000 f9fe 	bl	800da00 <raise>
 800d604:	2001      	movs	r0, #1
 800d606:	f7f5 fb22 	bl	8002c4e <_exit>

0800d60a <__sfputc_r>:
 800d60a:	6893      	ldr	r3, [r2, #8]
 800d60c:	b410      	push	{r4}
 800d60e:	3b01      	subs	r3, #1
 800d610:	2b00      	cmp	r3, #0
 800d612:	6093      	str	r3, [r2, #8]
 800d614:	da07      	bge.n	800d626 <__sfputc_r+0x1c>
 800d616:	6994      	ldr	r4, [r2, #24]
 800d618:	42a3      	cmp	r3, r4
 800d61a:	db01      	blt.n	800d620 <__sfputc_r+0x16>
 800d61c:	290a      	cmp	r1, #10
 800d61e:	d102      	bne.n	800d626 <__sfputc_r+0x1c>
 800d620:	bc10      	pop	{r4}
 800d622:	f000 b931 	b.w	800d888 <__swbuf_r>
 800d626:	6813      	ldr	r3, [r2, #0]
 800d628:	1c58      	adds	r0, r3, #1
 800d62a:	6010      	str	r0, [r2, #0]
 800d62c:	7019      	strb	r1, [r3, #0]
 800d62e:	4608      	mov	r0, r1
 800d630:	bc10      	pop	{r4}
 800d632:	4770      	bx	lr

0800d634 <__sfputs_r>:
 800d634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d636:	4606      	mov	r6, r0
 800d638:	460f      	mov	r7, r1
 800d63a:	4614      	mov	r4, r2
 800d63c:	18d5      	adds	r5, r2, r3
 800d63e:	42ac      	cmp	r4, r5
 800d640:	d101      	bne.n	800d646 <__sfputs_r+0x12>
 800d642:	2000      	movs	r0, #0
 800d644:	e007      	b.n	800d656 <__sfputs_r+0x22>
 800d646:	463a      	mov	r2, r7
 800d648:	4630      	mov	r0, r6
 800d64a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d64e:	f7ff ffdc 	bl	800d60a <__sfputc_r>
 800d652:	1c43      	adds	r3, r0, #1
 800d654:	d1f3      	bne.n	800d63e <__sfputs_r+0xa>
 800d656:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d658 <_vfiprintf_r>:
 800d658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d65c:	460d      	mov	r5, r1
 800d65e:	4614      	mov	r4, r2
 800d660:	4698      	mov	r8, r3
 800d662:	4606      	mov	r6, r0
 800d664:	b09d      	sub	sp, #116	@ 0x74
 800d666:	b118      	cbz	r0, 800d670 <_vfiprintf_r+0x18>
 800d668:	6a03      	ldr	r3, [r0, #32]
 800d66a:	b90b      	cbnz	r3, 800d670 <_vfiprintf_r+0x18>
 800d66c:	f7fe fb7a 	bl	800bd64 <__sinit>
 800d670:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d672:	07d9      	lsls	r1, r3, #31
 800d674:	d405      	bmi.n	800d682 <_vfiprintf_r+0x2a>
 800d676:	89ab      	ldrh	r3, [r5, #12]
 800d678:	059a      	lsls	r2, r3, #22
 800d67a:	d402      	bmi.n	800d682 <_vfiprintf_r+0x2a>
 800d67c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d67e:	f7fe fc78 	bl	800bf72 <__retarget_lock_acquire_recursive>
 800d682:	89ab      	ldrh	r3, [r5, #12]
 800d684:	071b      	lsls	r3, r3, #28
 800d686:	d501      	bpl.n	800d68c <_vfiprintf_r+0x34>
 800d688:	692b      	ldr	r3, [r5, #16]
 800d68a:	b99b      	cbnz	r3, 800d6b4 <_vfiprintf_r+0x5c>
 800d68c:	4629      	mov	r1, r5
 800d68e:	4630      	mov	r0, r6
 800d690:	f000 f938 	bl	800d904 <__swsetup_r>
 800d694:	b170      	cbz	r0, 800d6b4 <_vfiprintf_r+0x5c>
 800d696:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d698:	07dc      	lsls	r4, r3, #31
 800d69a:	d504      	bpl.n	800d6a6 <_vfiprintf_r+0x4e>
 800d69c:	f04f 30ff 	mov.w	r0, #4294967295
 800d6a0:	b01d      	add	sp, #116	@ 0x74
 800d6a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d6a6:	89ab      	ldrh	r3, [r5, #12]
 800d6a8:	0598      	lsls	r0, r3, #22
 800d6aa:	d4f7      	bmi.n	800d69c <_vfiprintf_r+0x44>
 800d6ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d6ae:	f7fe fc61 	bl	800bf74 <__retarget_lock_release_recursive>
 800d6b2:	e7f3      	b.n	800d69c <_vfiprintf_r+0x44>
 800d6b4:	2300      	movs	r3, #0
 800d6b6:	9309      	str	r3, [sp, #36]	@ 0x24
 800d6b8:	2320      	movs	r3, #32
 800d6ba:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d6be:	2330      	movs	r3, #48	@ 0x30
 800d6c0:	f04f 0901 	mov.w	r9, #1
 800d6c4:	f8cd 800c 	str.w	r8, [sp, #12]
 800d6c8:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800d874 <_vfiprintf_r+0x21c>
 800d6cc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d6d0:	4623      	mov	r3, r4
 800d6d2:	469a      	mov	sl, r3
 800d6d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d6d8:	b10a      	cbz	r2, 800d6de <_vfiprintf_r+0x86>
 800d6da:	2a25      	cmp	r2, #37	@ 0x25
 800d6dc:	d1f9      	bne.n	800d6d2 <_vfiprintf_r+0x7a>
 800d6de:	ebba 0b04 	subs.w	fp, sl, r4
 800d6e2:	d00b      	beq.n	800d6fc <_vfiprintf_r+0xa4>
 800d6e4:	465b      	mov	r3, fp
 800d6e6:	4622      	mov	r2, r4
 800d6e8:	4629      	mov	r1, r5
 800d6ea:	4630      	mov	r0, r6
 800d6ec:	f7ff ffa2 	bl	800d634 <__sfputs_r>
 800d6f0:	3001      	adds	r0, #1
 800d6f2:	f000 80a7 	beq.w	800d844 <_vfiprintf_r+0x1ec>
 800d6f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d6f8:	445a      	add	r2, fp
 800d6fa:	9209      	str	r2, [sp, #36]	@ 0x24
 800d6fc:	f89a 3000 	ldrb.w	r3, [sl]
 800d700:	2b00      	cmp	r3, #0
 800d702:	f000 809f 	beq.w	800d844 <_vfiprintf_r+0x1ec>
 800d706:	2300      	movs	r3, #0
 800d708:	f04f 32ff 	mov.w	r2, #4294967295
 800d70c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d710:	f10a 0a01 	add.w	sl, sl, #1
 800d714:	9304      	str	r3, [sp, #16]
 800d716:	9307      	str	r3, [sp, #28]
 800d718:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d71c:	931a      	str	r3, [sp, #104]	@ 0x68
 800d71e:	4654      	mov	r4, sl
 800d720:	2205      	movs	r2, #5
 800d722:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d726:	4853      	ldr	r0, [pc, #332]	@ (800d874 <_vfiprintf_r+0x21c>)
 800d728:	f7fe fc25 	bl	800bf76 <memchr>
 800d72c:	9a04      	ldr	r2, [sp, #16]
 800d72e:	b9d8      	cbnz	r0, 800d768 <_vfiprintf_r+0x110>
 800d730:	06d1      	lsls	r1, r2, #27
 800d732:	bf44      	itt	mi
 800d734:	2320      	movmi	r3, #32
 800d736:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d73a:	0713      	lsls	r3, r2, #28
 800d73c:	bf44      	itt	mi
 800d73e:	232b      	movmi	r3, #43	@ 0x2b
 800d740:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d744:	f89a 3000 	ldrb.w	r3, [sl]
 800d748:	2b2a      	cmp	r3, #42	@ 0x2a
 800d74a:	d015      	beq.n	800d778 <_vfiprintf_r+0x120>
 800d74c:	4654      	mov	r4, sl
 800d74e:	2000      	movs	r0, #0
 800d750:	f04f 0c0a 	mov.w	ip, #10
 800d754:	9a07      	ldr	r2, [sp, #28]
 800d756:	4621      	mov	r1, r4
 800d758:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d75c:	3b30      	subs	r3, #48	@ 0x30
 800d75e:	2b09      	cmp	r3, #9
 800d760:	d94b      	bls.n	800d7fa <_vfiprintf_r+0x1a2>
 800d762:	b1b0      	cbz	r0, 800d792 <_vfiprintf_r+0x13a>
 800d764:	9207      	str	r2, [sp, #28]
 800d766:	e014      	b.n	800d792 <_vfiprintf_r+0x13a>
 800d768:	eba0 0308 	sub.w	r3, r0, r8
 800d76c:	fa09 f303 	lsl.w	r3, r9, r3
 800d770:	4313      	orrs	r3, r2
 800d772:	46a2      	mov	sl, r4
 800d774:	9304      	str	r3, [sp, #16]
 800d776:	e7d2      	b.n	800d71e <_vfiprintf_r+0xc6>
 800d778:	9b03      	ldr	r3, [sp, #12]
 800d77a:	1d19      	adds	r1, r3, #4
 800d77c:	681b      	ldr	r3, [r3, #0]
 800d77e:	9103      	str	r1, [sp, #12]
 800d780:	2b00      	cmp	r3, #0
 800d782:	bfbb      	ittet	lt
 800d784:	425b      	neglt	r3, r3
 800d786:	f042 0202 	orrlt.w	r2, r2, #2
 800d78a:	9307      	strge	r3, [sp, #28]
 800d78c:	9307      	strlt	r3, [sp, #28]
 800d78e:	bfb8      	it	lt
 800d790:	9204      	strlt	r2, [sp, #16]
 800d792:	7823      	ldrb	r3, [r4, #0]
 800d794:	2b2e      	cmp	r3, #46	@ 0x2e
 800d796:	d10a      	bne.n	800d7ae <_vfiprintf_r+0x156>
 800d798:	7863      	ldrb	r3, [r4, #1]
 800d79a:	2b2a      	cmp	r3, #42	@ 0x2a
 800d79c:	d132      	bne.n	800d804 <_vfiprintf_r+0x1ac>
 800d79e:	9b03      	ldr	r3, [sp, #12]
 800d7a0:	3402      	adds	r4, #2
 800d7a2:	1d1a      	adds	r2, r3, #4
 800d7a4:	681b      	ldr	r3, [r3, #0]
 800d7a6:	9203      	str	r2, [sp, #12]
 800d7a8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d7ac:	9305      	str	r3, [sp, #20]
 800d7ae:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800d878 <_vfiprintf_r+0x220>
 800d7b2:	2203      	movs	r2, #3
 800d7b4:	4650      	mov	r0, sl
 800d7b6:	7821      	ldrb	r1, [r4, #0]
 800d7b8:	f7fe fbdd 	bl	800bf76 <memchr>
 800d7bc:	b138      	cbz	r0, 800d7ce <_vfiprintf_r+0x176>
 800d7be:	2240      	movs	r2, #64	@ 0x40
 800d7c0:	9b04      	ldr	r3, [sp, #16]
 800d7c2:	eba0 000a 	sub.w	r0, r0, sl
 800d7c6:	4082      	lsls	r2, r0
 800d7c8:	4313      	orrs	r3, r2
 800d7ca:	3401      	adds	r4, #1
 800d7cc:	9304      	str	r3, [sp, #16]
 800d7ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d7d2:	2206      	movs	r2, #6
 800d7d4:	4829      	ldr	r0, [pc, #164]	@ (800d87c <_vfiprintf_r+0x224>)
 800d7d6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d7da:	f7fe fbcc 	bl	800bf76 <memchr>
 800d7de:	2800      	cmp	r0, #0
 800d7e0:	d03f      	beq.n	800d862 <_vfiprintf_r+0x20a>
 800d7e2:	4b27      	ldr	r3, [pc, #156]	@ (800d880 <_vfiprintf_r+0x228>)
 800d7e4:	bb1b      	cbnz	r3, 800d82e <_vfiprintf_r+0x1d6>
 800d7e6:	9b03      	ldr	r3, [sp, #12]
 800d7e8:	3307      	adds	r3, #7
 800d7ea:	f023 0307 	bic.w	r3, r3, #7
 800d7ee:	3308      	adds	r3, #8
 800d7f0:	9303      	str	r3, [sp, #12]
 800d7f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d7f4:	443b      	add	r3, r7
 800d7f6:	9309      	str	r3, [sp, #36]	@ 0x24
 800d7f8:	e76a      	b.n	800d6d0 <_vfiprintf_r+0x78>
 800d7fa:	460c      	mov	r4, r1
 800d7fc:	2001      	movs	r0, #1
 800d7fe:	fb0c 3202 	mla	r2, ip, r2, r3
 800d802:	e7a8      	b.n	800d756 <_vfiprintf_r+0xfe>
 800d804:	2300      	movs	r3, #0
 800d806:	f04f 0c0a 	mov.w	ip, #10
 800d80a:	4619      	mov	r1, r3
 800d80c:	3401      	adds	r4, #1
 800d80e:	9305      	str	r3, [sp, #20]
 800d810:	4620      	mov	r0, r4
 800d812:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d816:	3a30      	subs	r2, #48	@ 0x30
 800d818:	2a09      	cmp	r2, #9
 800d81a:	d903      	bls.n	800d824 <_vfiprintf_r+0x1cc>
 800d81c:	2b00      	cmp	r3, #0
 800d81e:	d0c6      	beq.n	800d7ae <_vfiprintf_r+0x156>
 800d820:	9105      	str	r1, [sp, #20]
 800d822:	e7c4      	b.n	800d7ae <_vfiprintf_r+0x156>
 800d824:	4604      	mov	r4, r0
 800d826:	2301      	movs	r3, #1
 800d828:	fb0c 2101 	mla	r1, ip, r1, r2
 800d82c:	e7f0      	b.n	800d810 <_vfiprintf_r+0x1b8>
 800d82e:	ab03      	add	r3, sp, #12
 800d830:	9300      	str	r3, [sp, #0]
 800d832:	462a      	mov	r2, r5
 800d834:	4630      	mov	r0, r6
 800d836:	4b13      	ldr	r3, [pc, #76]	@ (800d884 <_vfiprintf_r+0x22c>)
 800d838:	a904      	add	r1, sp, #16
 800d83a:	f7fd fe49 	bl	800b4d0 <_printf_float>
 800d83e:	4607      	mov	r7, r0
 800d840:	1c78      	adds	r0, r7, #1
 800d842:	d1d6      	bne.n	800d7f2 <_vfiprintf_r+0x19a>
 800d844:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d846:	07d9      	lsls	r1, r3, #31
 800d848:	d405      	bmi.n	800d856 <_vfiprintf_r+0x1fe>
 800d84a:	89ab      	ldrh	r3, [r5, #12]
 800d84c:	059a      	lsls	r2, r3, #22
 800d84e:	d402      	bmi.n	800d856 <_vfiprintf_r+0x1fe>
 800d850:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d852:	f7fe fb8f 	bl	800bf74 <__retarget_lock_release_recursive>
 800d856:	89ab      	ldrh	r3, [r5, #12]
 800d858:	065b      	lsls	r3, r3, #25
 800d85a:	f53f af1f 	bmi.w	800d69c <_vfiprintf_r+0x44>
 800d85e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d860:	e71e      	b.n	800d6a0 <_vfiprintf_r+0x48>
 800d862:	ab03      	add	r3, sp, #12
 800d864:	9300      	str	r3, [sp, #0]
 800d866:	462a      	mov	r2, r5
 800d868:	4630      	mov	r0, r6
 800d86a:	4b06      	ldr	r3, [pc, #24]	@ (800d884 <_vfiprintf_r+0x22c>)
 800d86c:	a904      	add	r1, sp, #16
 800d86e:	f7fe f8cd 	bl	800ba0c <_printf_i>
 800d872:	e7e4      	b.n	800d83e <_vfiprintf_r+0x1e6>
 800d874:	0800e6f7 	.word	0x0800e6f7
 800d878:	0800e6fd 	.word	0x0800e6fd
 800d87c:	0800e701 	.word	0x0800e701
 800d880:	0800b4d1 	.word	0x0800b4d1
 800d884:	0800d635 	.word	0x0800d635

0800d888 <__swbuf_r>:
 800d888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d88a:	460e      	mov	r6, r1
 800d88c:	4614      	mov	r4, r2
 800d88e:	4605      	mov	r5, r0
 800d890:	b118      	cbz	r0, 800d89a <__swbuf_r+0x12>
 800d892:	6a03      	ldr	r3, [r0, #32]
 800d894:	b90b      	cbnz	r3, 800d89a <__swbuf_r+0x12>
 800d896:	f7fe fa65 	bl	800bd64 <__sinit>
 800d89a:	69a3      	ldr	r3, [r4, #24]
 800d89c:	60a3      	str	r3, [r4, #8]
 800d89e:	89a3      	ldrh	r3, [r4, #12]
 800d8a0:	071a      	lsls	r2, r3, #28
 800d8a2:	d501      	bpl.n	800d8a8 <__swbuf_r+0x20>
 800d8a4:	6923      	ldr	r3, [r4, #16]
 800d8a6:	b943      	cbnz	r3, 800d8ba <__swbuf_r+0x32>
 800d8a8:	4621      	mov	r1, r4
 800d8aa:	4628      	mov	r0, r5
 800d8ac:	f000 f82a 	bl	800d904 <__swsetup_r>
 800d8b0:	b118      	cbz	r0, 800d8ba <__swbuf_r+0x32>
 800d8b2:	f04f 37ff 	mov.w	r7, #4294967295
 800d8b6:	4638      	mov	r0, r7
 800d8b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d8ba:	6823      	ldr	r3, [r4, #0]
 800d8bc:	6922      	ldr	r2, [r4, #16]
 800d8be:	b2f6      	uxtb	r6, r6
 800d8c0:	1a98      	subs	r0, r3, r2
 800d8c2:	6963      	ldr	r3, [r4, #20]
 800d8c4:	4637      	mov	r7, r6
 800d8c6:	4283      	cmp	r3, r0
 800d8c8:	dc05      	bgt.n	800d8d6 <__swbuf_r+0x4e>
 800d8ca:	4621      	mov	r1, r4
 800d8cc:	4628      	mov	r0, r5
 800d8ce:	f7ff fdfb 	bl	800d4c8 <_fflush_r>
 800d8d2:	2800      	cmp	r0, #0
 800d8d4:	d1ed      	bne.n	800d8b2 <__swbuf_r+0x2a>
 800d8d6:	68a3      	ldr	r3, [r4, #8]
 800d8d8:	3b01      	subs	r3, #1
 800d8da:	60a3      	str	r3, [r4, #8]
 800d8dc:	6823      	ldr	r3, [r4, #0]
 800d8de:	1c5a      	adds	r2, r3, #1
 800d8e0:	6022      	str	r2, [r4, #0]
 800d8e2:	701e      	strb	r6, [r3, #0]
 800d8e4:	6962      	ldr	r2, [r4, #20]
 800d8e6:	1c43      	adds	r3, r0, #1
 800d8e8:	429a      	cmp	r2, r3
 800d8ea:	d004      	beq.n	800d8f6 <__swbuf_r+0x6e>
 800d8ec:	89a3      	ldrh	r3, [r4, #12]
 800d8ee:	07db      	lsls	r3, r3, #31
 800d8f0:	d5e1      	bpl.n	800d8b6 <__swbuf_r+0x2e>
 800d8f2:	2e0a      	cmp	r6, #10
 800d8f4:	d1df      	bne.n	800d8b6 <__swbuf_r+0x2e>
 800d8f6:	4621      	mov	r1, r4
 800d8f8:	4628      	mov	r0, r5
 800d8fa:	f7ff fde5 	bl	800d4c8 <_fflush_r>
 800d8fe:	2800      	cmp	r0, #0
 800d900:	d0d9      	beq.n	800d8b6 <__swbuf_r+0x2e>
 800d902:	e7d6      	b.n	800d8b2 <__swbuf_r+0x2a>

0800d904 <__swsetup_r>:
 800d904:	b538      	push	{r3, r4, r5, lr}
 800d906:	4b29      	ldr	r3, [pc, #164]	@ (800d9ac <__swsetup_r+0xa8>)
 800d908:	4605      	mov	r5, r0
 800d90a:	6818      	ldr	r0, [r3, #0]
 800d90c:	460c      	mov	r4, r1
 800d90e:	b118      	cbz	r0, 800d918 <__swsetup_r+0x14>
 800d910:	6a03      	ldr	r3, [r0, #32]
 800d912:	b90b      	cbnz	r3, 800d918 <__swsetup_r+0x14>
 800d914:	f7fe fa26 	bl	800bd64 <__sinit>
 800d918:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d91c:	0719      	lsls	r1, r3, #28
 800d91e:	d422      	bmi.n	800d966 <__swsetup_r+0x62>
 800d920:	06da      	lsls	r2, r3, #27
 800d922:	d407      	bmi.n	800d934 <__swsetup_r+0x30>
 800d924:	2209      	movs	r2, #9
 800d926:	602a      	str	r2, [r5, #0]
 800d928:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d92c:	f04f 30ff 	mov.w	r0, #4294967295
 800d930:	81a3      	strh	r3, [r4, #12]
 800d932:	e033      	b.n	800d99c <__swsetup_r+0x98>
 800d934:	0758      	lsls	r0, r3, #29
 800d936:	d512      	bpl.n	800d95e <__swsetup_r+0x5a>
 800d938:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d93a:	b141      	cbz	r1, 800d94e <__swsetup_r+0x4a>
 800d93c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d940:	4299      	cmp	r1, r3
 800d942:	d002      	beq.n	800d94a <__swsetup_r+0x46>
 800d944:	4628      	mov	r0, r5
 800d946:	f7ff f977 	bl	800cc38 <_free_r>
 800d94a:	2300      	movs	r3, #0
 800d94c:	6363      	str	r3, [r4, #52]	@ 0x34
 800d94e:	89a3      	ldrh	r3, [r4, #12]
 800d950:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d954:	81a3      	strh	r3, [r4, #12]
 800d956:	2300      	movs	r3, #0
 800d958:	6063      	str	r3, [r4, #4]
 800d95a:	6923      	ldr	r3, [r4, #16]
 800d95c:	6023      	str	r3, [r4, #0]
 800d95e:	89a3      	ldrh	r3, [r4, #12]
 800d960:	f043 0308 	orr.w	r3, r3, #8
 800d964:	81a3      	strh	r3, [r4, #12]
 800d966:	6923      	ldr	r3, [r4, #16]
 800d968:	b94b      	cbnz	r3, 800d97e <__swsetup_r+0x7a>
 800d96a:	89a3      	ldrh	r3, [r4, #12]
 800d96c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d970:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d974:	d003      	beq.n	800d97e <__swsetup_r+0x7a>
 800d976:	4621      	mov	r1, r4
 800d978:	4628      	mov	r0, r5
 800d97a:	f000 f882 	bl	800da82 <__smakebuf_r>
 800d97e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d982:	f013 0201 	ands.w	r2, r3, #1
 800d986:	d00a      	beq.n	800d99e <__swsetup_r+0x9a>
 800d988:	2200      	movs	r2, #0
 800d98a:	60a2      	str	r2, [r4, #8]
 800d98c:	6962      	ldr	r2, [r4, #20]
 800d98e:	4252      	negs	r2, r2
 800d990:	61a2      	str	r2, [r4, #24]
 800d992:	6922      	ldr	r2, [r4, #16]
 800d994:	b942      	cbnz	r2, 800d9a8 <__swsetup_r+0xa4>
 800d996:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d99a:	d1c5      	bne.n	800d928 <__swsetup_r+0x24>
 800d99c:	bd38      	pop	{r3, r4, r5, pc}
 800d99e:	0799      	lsls	r1, r3, #30
 800d9a0:	bf58      	it	pl
 800d9a2:	6962      	ldrpl	r2, [r4, #20]
 800d9a4:	60a2      	str	r2, [r4, #8]
 800d9a6:	e7f4      	b.n	800d992 <__swsetup_r+0x8e>
 800d9a8:	2000      	movs	r0, #0
 800d9aa:	e7f7      	b.n	800d99c <__swsetup_r+0x98>
 800d9ac:	200001d4 	.word	0x200001d4

0800d9b0 <_raise_r>:
 800d9b0:	291f      	cmp	r1, #31
 800d9b2:	b538      	push	{r3, r4, r5, lr}
 800d9b4:	4605      	mov	r5, r0
 800d9b6:	460c      	mov	r4, r1
 800d9b8:	d904      	bls.n	800d9c4 <_raise_r+0x14>
 800d9ba:	2316      	movs	r3, #22
 800d9bc:	6003      	str	r3, [r0, #0]
 800d9be:	f04f 30ff 	mov.w	r0, #4294967295
 800d9c2:	bd38      	pop	{r3, r4, r5, pc}
 800d9c4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d9c6:	b112      	cbz	r2, 800d9ce <_raise_r+0x1e>
 800d9c8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d9cc:	b94b      	cbnz	r3, 800d9e2 <_raise_r+0x32>
 800d9ce:	4628      	mov	r0, r5
 800d9d0:	f000 f830 	bl	800da34 <_getpid_r>
 800d9d4:	4622      	mov	r2, r4
 800d9d6:	4601      	mov	r1, r0
 800d9d8:	4628      	mov	r0, r5
 800d9da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d9de:	f000 b817 	b.w	800da10 <_kill_r>
 800d9e2:	2b01      	cmp	r3, #1
 800d9e4:	d00a      	beq.n	800d9fc <_raise_r+0x4c>
 800d9e6:	1c59      	adds	r1, r3, #1
 800d9e8:	d103      	bne.n	800d9f2 <_raise_r+0x42>
 800d9ea:	2316      	movs	r3, #22
 800d9ec:	6003      	str	r3, [r0, #0]
 800d9ee:	2001      	movs	r0, #1
 800d9f0:	e7e7      	b.n	800d9c2 <_raise_r+0x12>
 800d9f2:	2100      	movs	r1, #0
 800d9f4:	4620      	mov	r0, r4
 800d9f6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d9fa:	4798      	blx	r3
 800d9fc:	2000      	movs	r0, #0
 800d9fe:	e7e0      	b.n	800d9c2 <_raise_r+0x12>

0800da00 <raise>:
 800da00:	4b02      	ldr	r3, [pc, #8]	@ (800da0c <raise+0xc>)
 800da02:	4601      	mov	r1, r0
 800da04:	6818      	ldr	r0, [r3, #0]
 800da06:	f7ff bfd3 	b.w	800d9b0 <_raise_r>
 800da0a:	bf00      	nop
 800da0c:	200001d4 	.word	0x200001d4

0800da10 <_kill_r>:
 800da10:	b538      	push	{r3, r4, r5, lr}
 800da12:	2300      	movs	r3, #0
 800da14:	4d06      	ldr	r5, [pc, #24]	@ (800da30 <_kill_r+0x20>)
 800da16:	4604      	mov	r4, r0
 800da18:	4608      	mov	r0, r1
 800da1a:	4611      	mov	r1, r2
 800da1c:	602b      	str	r3, [r5, #0]
 800da1e:	f7f5 f906 	bl	8002c2e <_kill>
 800da22:	1c43      	adds	r3, r0, #1
 800da24:	d102      	bne.n	800da2c <_kill_r+0x1c>
 800da26:	682b      	ldr	r3, [r5, #0]
 800da28:	b103      	cbz	r3, 800da2c <_kill_r+0x1c>
 800da2a:	6023      	str	r3, [r4, #0]
 800da2c:	bd38      	pop	{r3, r4, r5, pc}
 800da2e:	bf00      	nop
 800da30:	20001914 	.word	0x20001914

0800da34 <_getpid_r>:
 800da34:	f7f5 b8f4 	b.w	8002c20 <_getpid>

0800da38 <__swhatbuf_r>:
 800da38:	b570      	push	{r4, r5, r6, lr}
 800da3a:	460c      	mov	r4, r1
 800da3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da40:	4615      	mov	r5, r2
 800da42:	2900      	cmp	r1, #0
 800da44:	461e      	mov	r6, r3
 800da46:	b096      	sub	sp, #88	@ 0x58
 800da48:	da0c      	bge.n	800da64 <__swhatbuf_r+0x2c>
 800da4a:	89a3      	ldrh	r3, [r4, #12]
 800da4c:	2100      	movs	r1, #0
 800da4e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800da52:	bf14      	ite	ne
 800da54:	2340      	movne	r3, #64	@ 0x40
 800da56:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800da5a:	2000      	movs	r0, #0
 800da5c:	6031      	str	r1, [r6, #0]
 800da5e:	602b      	str	r3, [r5, #0]
 800da60:	b016      	add	sp, #88	@ 0x58
 800da62:	bd70      	pop	{r4, r5, r6, pc}
 800da64:	466a      	mov	r2, sp
 800da66:	f000 f849 	bl	800dafc <_fstat_r>
 800da6a:	2800      	cmp	r0, #0
 800da6c:	dbed      	blt.n	800da4a <__swhatbuf_r+0x12>
 800da6e:	9901      	ldr	r1, [sp, #4]
 800da70:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800da74:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800da78:	4259      	negs	r1, r3
 800da7a:	4159      	adcs	r1, r3
 800da7c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800da80:	e7eb      	b.n	800da5a <__swhatbuf_r+0x22>

0800da82 <__smakebuf_r>:
 800da82:	898b      	ldrh	r3, [r1, #12]
 800da84:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800da86:	079d      	lsls	r5, r3, #30
 800da88:	4606      	mov	r6, r0
 800da8a:	460c      	mov	r4, r1
 800da8c:	d507      	bpl.n	800da9e <__smakebuf_r+0x1c>
 800da8e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800da92:	6023      	str	r3, [r4, #0]
 800da94:	6123      	str	r3, [r4, #16]
 800da96:	2301      	movs	r3, #1
 800da98:	6163      	str	r3, [r4, #20]
 800da9a:	b003      	add	sp, #12
 800da9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800da9e:	466a      	mov	r2, sp
 800daa0:	ab01      	add	r3, sp, #4
 800daa2:	f7ff ffc9 	bl	800da38 <__swhatbuf_r>
 800daa6:	9f00      	ldr	r7, [sp, #0]
 800daa8:	4605      	mov	r5, r0
 800daaa:	4639      	mov	r1, r7
 800daac:	4630      	mov	r0, r6
 800daae:	f7fd fbe5 	bl	800b27c <_malloc_r>
 800dab2:	b948      	cbnz	r0, 800dac8 <__smakebuf_r+0x46>
 800dab4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dab8:	059a      	lsls	r2, r3, #22
 800daba:	d4ee      	bmi.n	800da9a <__smakebuf_r+0x18>
 800dabc:	f023 0303 	bic.w	r3, r3, #3
 800dac0:	f043 0302 	orr.w	r3, r3, #2
 800dac4:	81a3      	strh	r3, [r4, #12]
 800dac6:	e7e2      	b.n	800da8e <__smakebuf_r+0xc>
 800dac8:	89a3      	ldrh	r3, [r4, #12]
 800daca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800dace:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dad2:	81a3      	strh	r3, [r4, #12]
 800dad4:	9b01      	ldr	r3, [sp, #4]
 800dad6:	6020      	str	r0, [r4, #0]
 800dad8:	b15b      	cbz	r3, 800daf2 <__smakebuf_r+0x70>
 800dada:	4630      	mov	r0, r6
 800dadc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dae0:	f000 f81e 	bl	800db20 <_isatty_r>
 800dae4:	b128      	cbz	r0, 800daf2 <__smakebuf_r+0x70>
 800dae6:	89a3      	ldrh	r3, [r4, #12]
 800dae8:	f023 0303 	bic.w	r3, r3, #3
 800daec:	f043 0301 	orr.w	r3, r3, #1
 800daf0:	81a3      	strh	r3, [r4, #12]
 800daf2:	89a3      	ldrh	r3, [r4, #12]
 800daf4:	431d      	orrs	r5, r3
 800daf6:	81a5      	strh	r5, [r4, #12]
 800daf8:	e7cf      	b.n	800da9a <__smakebuf_r+0x18>
	...

0800dafc <_fstat_r>:
 800dafc:	b538      	push	{r3, r4, r5, lr}
 800dafe:	2300      	movs	r3, #0
 800db00:	4d06      	ldr	r5, [pc, #24]	@ (800db1c <_fstat_r+0x20>)
 800db02:	4604      	mov	r4, r0
 800db04:	4608      	mov	r0, r1
 800db06:	4611      	mov	r1, r2
 800db08:	602b      	str	r3, [r5, #0]
 800db0a:	f7f5 f8ef 	bl	8002cec <_fstat>
 800db0e:	1c43      	adds	r3, r0, #1
 800db10:	d102      	bne.n	800db18 <_fstat_r+0x1c>
 800db12:	682b      	ldr	r3, [r5, #0]
 800db14:	b103      	cbz	r3, 800db18 <_fstat_r+0x1c>
 800db16:	6023      	str	r3, [r4, #0]
 800db18:	bd38      	pop	{r3, r4, r5, pc}
 800db1a:	bf00      	nop
 800db1c:	20001914 	.word	0x20001914

0800db20 <_isatty_r>:
 800db20:	b538      	push	{r3, r4, r5, lr}
 800db22:	2300      	movs	r3, #0
 800db24:	4d05      	ldr	r5, [pc, #20]	@ (800db3c <_isatty_r+0x1c>)
 800db26:	4604      	mov	r4, r0
 800db28:	4608      	mov	r0, r1
 800db2a:	602b      	str	r3, [r5, #0]
 800db2c:	f7f5 f8ed 	bl	8002d0a <_isatty>
 800db30:	1c43      	adds	r3, r0, #1
 800db32:	d102      	bne.n	800db3a <_isatty_r+0x1a>
 800db34:	682b      	ldr	r3, [r5, #0]
 800db36:	b103      	cbz	r3, 800db3a <_isatty_r+0x1a>
 800db38:	6023      	str	r3, [r4, #0]
 800db3a:	bd38      	pop	{r3, r4, r5, pc}
 800db3c:	20001914 	.word	0x20001914

0800db40 <log>:
 800db40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db42:	4604      	mov	r4, r0
 800db44:	460d      	mov	r5, r1
 800db46:	f000 f833 	bl	800dbb0 <__ieee754_log>
 800db4a:	4622      	mov	r2, r4
 800db4c:	4606      	mov	r6, r0
 800db4e:	460f      	mov	r7, r1
 800db50:	462b      	mov	r3, r5
 800db52:	4620      	mov	r0, r4
 800db54:	4629      	mov	r1, r5
 800db56:	f7f2 ff95 	bl	8000a84 <__aeabi_dcmpun>
 800db5a:	b998      	cbnz	r0, 800db84 <log+0x44>
 800db5c:	2200      	movs	r2, #0
 800db5e:	2300      	movs	r3, #0
 800db60:	4620      	mov	r0, r4
 800db62:	4629      	mov	r1, r5
 800db64:	f7f2 ff84 	bl	8000a70 <__aeabi_dcmpgt>
 800db68:	b960      	cbnz	r0, 800db84 <log+0x44>
 800db6a:	2200      	movs	r2, #0
 800db6c:	2300      	movs	r3, #0
 800db6e:	4620      	mov	r0, r4
 800db70:	4629      	mov	r1, r5
 800db72:	f7f2 ff55 	bl	8000a20 <__aeabi_dcmpeq>
 800db76:	b140      	cbz	r0, 800db8a <log+0x4a>
 800db78:	f7fe f9d0 	bl	800bf1c <__errno>
 800db7c:	2322      	movs	r3, #34	@ 0x22
 800db7e:	2600      	movs	r6, #0
 800db80:	4f06      	ldr	r7, [pc, #24]	@ (800db9c <log+0x5c>)
 800db82:	6003      	str	r3, [r0, #0]
 800db84:	4630      	mov	r0, r6
 800db86:	4639      	mov	r1, r7
 800db88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800db8a:	f7fe f9c7 	bl	800bf1c <__errno>
 800db8e:	2321      	movs	r3, #33	@ 0x21
 800db90:	6003      	str	r3, [r0, #0]
 800db92:	4803      	ldr	r0, [pc, #12]	@ (800dba0 <log+0x60>)
 800db94:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800db98:	f000 b804 	b.w	800dba4 <nan>
 800db9c:	fff00000 	.word	0xfff00000
 800dba0:	0800e5f5 	.word	0x0800e5f5

0800dba4 <nan>:
 800dba4:	2000      	movs	r0, #0
 800dba6:	4901      	ldr	r1, [pc, #4]	@ (800dbac <nan+0x8>)
 800dba8:	4770      	bx	lr
 800dbaa:	bf00      	nop
 800dbac:	7ff80000 	.word	0x7ff80000

0800dbb0 <__ieee754_log>:
 800dbb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dbb4:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800dbb8:	4602      	mov	r2, r0
 800dbba:	460b      	mov	r3, r1
 800dbbc:	460d      	mov	r5, r1
 800dbbe:	b087      	sub	sp, #28
 800dbc0:	da24      	bge.n	800dc0c <__ieee754_log+0x5c>
 800dbc2:	f021 4400 	bic.w	r4, r1, #2147483648	@ 0x80000000
 800dbc6:	4304      	orrs	r4, r0
 800dbc8:	d108      	bne.n	800dbdc <__ieee754_log+0x2c>
 800dbca:	2200      	movs	r2, #0
 800dbcc:	2300      	movs	r3, #0
 800dbce:	2000      	movs	r0, #0
 800dbd0:	49cb      	ldr	r1, [pc, #812]	@ (800df00 <__ieee754_log+0x350>)
 800dbd2:	f7f2 fde7 	bl	80007a4 <__aeabi_ddiv>
 800dbd6:	b007      	add	sp, #28
 800dbd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dbdc:	2900      	cmp	r1, #0
 800dbde:	da04      	bge.n	800dbea <__ieee754_log+0x3a>
 800dbe0:	f7f2 fafe 	bl	80001e0 <__aeabi_dsub>
 800dbe4:	2200      	movs	r2, #0
 800dbe6:	2300      	movs	r3, #0
 800dbe8:	e7f3      	b.n	800dbd2 <__ieee754_log+0x22>
 800dbea:	2200      	movs	r2, #0
 800dbec:	4bc5      	ldr	r3, [pc, #788]	@ (800df04 <__ieee754_log+0x354>)
 800dbee:	f7f2 fcaf 	bl	8000550 <__aeabi_dmul>
 800dbf2:	460b      	mov	r3, r1
 800dbf4:	460d      	mov	r5, r1
 800dbf6:	4602      	mov	r2, r0
 800dbf8:	f06f 0135 	mvn.w	r1, #53	@ 0x35
 800dbfc:	48c2      	ldr	r0, [pc, #776]	@ (800df08 <__ieee754_log+0x358>)
 800dbfe:	4285      	cmp	r5, r0
 800dc00:	dd06      	ble.n	800dc10 <__ieee754_log+0x60>
 800dc02:	4610      	mov	r0, r2
 800dc04:	4619      	mov	r1, r3
 800dc06:	f7f2 faed 	bl	80001e4 <__adddf3>
 800dc0a:	e7e4      	b.n	800dbd6 <__ieee754_log+0x26>
 800dc0c:	2100      	movs	r1, #0
 800dc0e:	e7f5      	b.n	800dbfc <__ieee754_log+0x4c>
 800dc10:	152c      	asrs	r4, r5, #20
 800dc12:	f2a4 34ff 	subw	r4, r4, #1023	@ 0x3ff
 800dc16:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800dc1a:	440c      	add	r4, r1
 800dc1c:	f505 2115 	add.w	r1, r5, #610304	@ 0x95000
 800dc20:	f601 7164 	addw	r1, r1, #3940	@ 0xf64
 800dc24:	f401 1680 	and.w	r6, r1, #1048576	@ 0x100000
 800dc28:	f086 517f 	eor.w	r1, r6, #1069547520	@ 0x3fc00000
 800dc2c:	f481 1140 	eor.w	r1, r1, #3145728	@ 0x300000
 800dc30:	ea41 0305 	orr.w	r3, r1, r5
 800dc34:	4610      	mov	r0, r2
 800dc36:	4619      	mov	r1, r3
 800dc38:	2200      	movs	r2, #0
 800dc3a:	4bb4      	ldr	r3, [pc, #720]	@ (800df0c <__ieee754_log+0x35c>)
 800dc3c:	f7f2 fad0 	bl	80001e0 <__aeabi_dsub>
 800dc40:	1cab      	adds	r3, r5, #2
 800dc42:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dc46:	2b02      	cmp	r3, #2
 800dc48:	4682      	mov	sl, r0
 800dc4a:	468b      	mov	fp, r1
 800dc4c:	f04f 0200 	mov.w	r2, #0
 800dc50:	eb04 5416 	add.w	r4, r4, r6, lsr #20
 800dc54:	dc53      	bgt.n	800dcfe <__ieee754_log+0x14e>
 800dc56:	2300      	movs	r3, #0
 800dc58:	f7f2 fee2 	bl	8000a20 <__aeabi_dcmpeq>
 800dc5c:	b1d0      	cbz	r0, 800dc94 <__ieee754_log+0xe4>
 800dc5e:	2c00      	cmp	r4, #0
 800dc60:	f000 8120 	beq.w	800dea4 <__ieee754_log+0x2f4>
 800dc64:	4620      	mov	r0, r4
 800dc66:	f7f2 fc09 	bl	800047c <__aeabi_i2d>
 800dc6a:	a391      	add	r3, pc, #580	@ (adr r3, 800deb0 <__ieee754_log+0x300>)
 800dc6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc70:	4606      	mov	r6, r0
 800dc72:	460f      	mov	r7, r1
 800dc74:	f7f2 fc6c 	bl	8000550 <__aeabi_dmul>
 800dc78:	a38f      	add	r3, pc, #572	@ (adr r3, 800deb8 <__ieee754_log+0x308>)
 800dc7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc7e:	4604      	mov	r4, r0
 800dc80:	460d      	mov	r5, r1
 800dc82:	4630      	mov	r0, r6
 800dc84:	4639      	mov	r1, r7
 800dc86:	f7f2 fc63 	bl	8000550 <__aeabi_dmul>
 800dc8a:	4602      	mov	r2, r0
 800dc8c:	460b      	mov	r3, r1
 800dc8e:	4620      	mov	r0, r4
 800dc90:	4629      	mov	r1, r5
 800dc92:	e7b8      	b.n	800dc06 <__ieee754_log+0x56>
 800dc94:	a38a      	add	r3, pc, #552	@ (adr r3, 800dec0 <__ieee754_log+0x310>)
 800dc96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc9a:	4650      	mov	r0, sl
 800dc9c:	4659      	mov	r1, fp
 800dc9e:	f7f2 fc57 	bl	8000550 <__aeabi_dmul>
 800dca2:	4602      	mov	r2, r0
 800dca4:	460b      	mov	r3, r1
 800dca6:	2000      	movs	r0, #0
 800dca8:	4999      	ldr	r1, [pc, #612]	@ (800df10 <__ieee754_log+0x360>)
 800dcaa:	f7f2 fa99 	bl	80001e0 <__aeabi_dsub>
 800dcae:	4652      	mov	r2, sl
 800dcb0:	4606      	mov	r6, r0
 800dcb2:	460f      	mov	r7, r1
 800dcb4:	465b      	mov	r3, fp
 800dcb6:	4650      	mov	r0, sl
 800dcb8:	4659      	mov	r1, fp
 800dcba:	f7f2 fc49 	bl	8000550 <__aeabi_dmul>
 800dcbe:	4602      	mov	r2, r0
 800dcc0:	460b      	mov	r3, r1
 800dcc2:	4630      	mov	r0, r6
 800dcc4:	4639      	mov	r1, r7
 800dcc6:	f7f2 fc43 	bl	8000550 <__aeabi_dmul>
 800dcca:	4606      	mov	r6, r0
 800dccc:	460f      	mov	r7, r1
 800dcce:	b914      	cbnz	r4, 800dcd6 <__ieee754_log+0x126>
 800dcd0:	4632      	mov	r2, r6
 800dcd2:	463b      	mov	r3, r7
 800dcd4:	e0a0      	b.n	800de18 <__ieee754_log+0x268>
 800dcd6:	4620      	mov	r0, r4
 800dcd8:	f7f2 fbd0 	bl	800047c <__aeabi_i2d>
 800dcdc:	a374      	add	r3, pc, #464	@ (adr r3, 800deb0 <__ieee754_log+0x300>)
 800dcde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dce2:	4680      	mov	r8, r0
 800dce4:	4689      	mov	r9, r1
 800dce6:	f7f2 fc33 	bl	8000550 <__aeabi_dmul>
 800dcea:	a373      	add	r3, pc, #460	@ (adr r3, 800deb8 <__ieee754_log+0x308>)
 800dcec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcf0:	4604      	mov	r4, r0
 800dcf2:	460d      	mov	r5, r1
 800dcf4:	4640      	mov	r0, r8
 800dcf6:	4649      	mov	r1, r9
 800dcf8:	f7f2 fc2a 	bl	8000550 <__aeabi_dmul>
 800dcfc:	e0a5      	b.n	800de4a <__ieee754_log+0x29a>
 800dcfe:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800dd02:	f7f2 fa6f 	bl	80001e4 <__adddf3>
 800dd06:	4602      	mov	r2, r0
 800dd08:	460b      	mov	r3, r1
 800dd0a:	4650      	mov	r0, sl
 800dd0c:	4659      	mov	r1, fp
 800dd0e:	f7f2 fd49 	bl	80007a4 <__aeabi_ddiv>
 800dd12:	e9cd 0100 	strd	r0, r1, [sp]
 800dd16:	4620      	mov	r0, r4
 800dd18:	f7f2 fbb0 	bl	800047c <__aeabi_i2d>
 800dd1c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dd20:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dd24:	4610      	mov	r0, r2
 800dd26:	4619      	mov	r1, r3
 800dd28:	f7f2 fc12 	bl	8000550 <__aeabi_dmul>
 800dd2c:	4602      	mov	r2, r0
 800dd2e:	460b      	mov	r3, r1
 800dd30:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800dd34:	f7f2 fc0c 	bl	8000550 <__aeabi_dmul>
 800dd38:	a363      	add	r3, pc, #396	@ (adr r3, 800dec8 <__ieee754_log+0x318>)
 800dd3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd3e:	4680      	mov	r8, r0
 800dd40:	4689      	mov	r9, r1
 800dd42:	f7f2 fc05 	bl	8000550 <__aeabi_dmul>
 800dd46:	a362      	add	r3, pc, #392	@ (adr r3, 800ded0 <__ieee754_log+0x320>)
 800dd48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd4c:	f7f2 fa4a 	bl	80001e4 <__adddf3>
 800dd50:	4642      	mov	r2, r8
 800dd52:	464b      	mov	r3, r9
 800dd54:	f7f2 fbfc 	bl	8000550 <__aeabi_dmul>
 800dd58:	a35f      	add	r3, pc, #380	@ (adr r3, 800ded8 <__ieee754_log+0x328>)
 800dd5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd5e:	f7f2 fa41 	bl	80001e4 <__adddf3>
 800dd62:	4642      	mov	r2, r8
 800dd64:	464b      	mov	r3, r9
 800dd66:	f7f2 fbf3 	bl	8000550 <__aeabi_dmul>
 800dd6a:	a35d      	add	r3, pc, #372	@ (adr r3, 800dee0 <__ieee754_log+0x330>)
 800dd6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd70:	f7f2 fa38 	bl	80001e4 <__adddf3>
 800dd74:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dd78:	f7f2 fbea 	bl	8000550 <__aeabi_dmul>
 800dd7c:	a35a      	add	r3, pc, #360	@ (adr r3, 800dee8 <__ieee754_log+0x338>)
 800dd7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd82:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dd86:	4640      	mov	r0, r8
 800dd88:	4649      	mov	r1, r9
 800dd8a:	f7f2 fbe1 	bl	8000550 <__aeabi_dmul>
 800dd8e:	a358      	add	r3, pc, #352	@ (adr r3, 800def0 <__ieee754_log+0x340>)
 800dd90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd94:	f7f2 fa26 	bl	80001e4 <__adddf3>
 800dd98:	4642      	mov	r2, r8
 800dd9a:	464b      	mov	r3, r9
 800dd9c:	f7f2 fbd8 	bl	8000550 <__aeabi_dmul>
 800dda0:	a355      	add	r3, pc, #340	@ (adr r3, 800def8 <__ieee754_log+0x348>)
 800dda2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dda6:	f7f2 fa1d 	bl	80001e4 <__adddf3>
 800ddaa:	4642      	mov	r2, r8
 800ddac:	464b      	mov	r3, r9
 800ddae:	f7f2 fbcf 	bl	8000550 <__aeabi_dmul>
 800ddb2:	4602      	mov	r2, r0
 800ddb4:	460b      	mov	r3, r1
 800ddb6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ddba:	f7f2 fa13 	bl	80001e4 <__adddf3>
 800ddbe:	f5a5 26c2 	sub.w	r6, r5, #397312	@ 0x61000
 800ddc2:	f5c5 25d7 	rsb	r5, r5, #440320	@ 0x6b800
 800ddc6:	f2a6 467a 	subw	r6, r6, #1146	@ 0x47a
 800ddca:	3551      	adds	r5, #81	@ 0x51
 800ddcc:	4335      	orrs	r5, r6
 800ddce:	2d00      	cmp	r5, #0
 800ddd0:	4680      	mov	r8, r0
 800ddd2:	4689      	mov	r9, r1
 800ddd4:	dd48      	ble.n	800de68 <__ieee754_log+0x2b8>
 800ddd6:	2200      	movs	r2, #0
 800ddd8:	4b4d      	ldr	r3, [pc, #308]	@ (800df10 <__ieee754_log+0x360>)
 800ddda:	4650      	mov	r0, sl
 800dddc:	4659      	mov	r1, fp
 800ddde:	f7f2 fbb7 	bl	8000550 <__aeabi_dmul>
 800dde2:	4652      	mov	r2, sl
 800dde4:	465b      	mov	r3, fp
 800dde6:	f7f2 fbb3 	bl	8000550 <__aeabi_dmul>
 800ddea:	4602      	mov	r2, r0
 800ddec:	460b      	mov	r3, r1
 800ddee:	4606      	mov	r6, r0
 800ddf0:	460f      	mov	r7, r1
 800ddf2:	4640      	mov	r0, r8
 800ddf4:	4649      	mov	r1, r9
 800ddf6:	f7f2 f9f5 	bl	80001e4 <__adddf3>
 800ddfa:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ddfe:	f7f2 fba7 	bl	8000550 <__aeabi_dmul>
 800de02:	4680      	mov	r8, r0
 800de04:	4689      	mov	r9, r1
 800de06:	b964      	cbnz	r4, 800de22 <__ieee754_log+0x272>
 800de08:	4602      	mov	r2, r0
 800de0a:	460b      	mov	r3, r1
 800de0c:	4630      	mov	r0, r6
 800de0e:	4639      	mov	r1, r7
 800de10:	f7f2 f9e6 	bl	80001e0 <__aeabi_dsub>
 800de14:	4602      	mov	r2, r0
 800de16:	460b      	mov	r3, r1
 800de18:	4650      	mov	r0, sl
 800de1a:	4659      	mov	r1, fp
 800de1c:	f7f2 f9e0 	bl	80001e0 <__aeabi_dsub>
 800de20:	e6d9      	b.n	800dbd6 <__ieee754_log+0x26>
 800de22:	a323      	add	r3, pc, #140	@ (adr r3, 800deb0 <__ieee754_log+0x300>)
 800de24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de28:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800de2c:	f7f2 fb90 	bl	8000550 <__aeabi_dmul>
 800de30:	a321      	add	r3, pc, #132	@ (adr r3, 800deb8 <__ieee754_log+0x308>)
 800de32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de36:	4604      	mov	r4, r0
 800de38:	460d      	mov	r5, r1
 800de3a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800de3e:	f7f2 fb87 	bl	8000550 <__aeabi_dmul>
 800de42:	4642      	mov	r2, r8
 800de44:	464b      	mov	r3, r9
 800de46:	f7f2 f9cd 	bl	80001e4 <__adddf3>
 800de4a:	4602      	mov	r2, r0
 800de4c:	460b      	mov	r3, r1
 800de4e:	4630      	mov	r0, r6
 800de50:	4639      	mov	r1, r7
 800de52:	f7f2 f9c5 	bl	80001e0 <__aeabi_dsub>
 800de56:	4652      	mov	r2, sl
 800de58:	465b      	mov	r3, fp
 800de5a:	f7f2 f9c1 	bl	80001e0 <__aeabi_dsub>
 800de5e:	4602      	mov	r2, r0
 800de60:	460b      	mov	r3, r1
 800de62:	4620      	mov	r0, r4
 800de64:	4629      	mov	r1, r5
 800de66:	e7d9      	b.n	800de1c <__ieee754_log+0x26c>
 800de68:	4602      	mov	r2, r0
 800de6a:	460b      	mov	r3, r1
 800de6c:	4650      	mov	r0, sl
 800de6e:	4659      	mov	r1, fp
 800de70:	f7f2 f9b6 	bl	80001e0 <__aeabi_dsub>
 800de74:	e9dd 2300 	ldrd	r2, r3, [sp]
 800de78:	f7f2 fb6a 	bl	8000550 <__aeabi_dmul>
 800de7c:	4606      	mov	r6, r0
 800de7e:	460f      	mov	r7, r1
 800de80:	2c00      	cmp	r4, #0
 800de82:	f43f af25 	beq.w	800dcd0 <__ieee754_log+0x120>
 800de86:	a30a      	add	r3, pc, #40	@ (adr r3, 800deb0 <__ieee754_log+0x300>)
 800de88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de8c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800de90:	f7f2 fb5e 	bl	8000550 <__aeabi_dmul>
 800de94:	a308      	add	r3, pc, #32	@ (adr r3, 800deb8 <__ieee754_log+0x308>)
 800de96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de9a:	4604      	mov	r4, r0
 800de9c:	460d      	mov	r5, r1
 800de9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dea2:	e729      	b.n	800dcf8 <__ieee754_log+0x148>
 800dea4:	2000      	movs	r0, #0
 800dea6:	2100      	movs	r1, #0
 800dea8:	e695      	b.n	800dbd6 <__ieee754_log+0x26>
 800deaa:	bf00      	nop
 800deac:	f3af 8000 	nop.w
 800deb0:	fee00000 	.word	0xfee00000
 800deb4:	3fe62e42 	.word	0x3fe62e42
 800deb8:	35793c76 	.word	0x35793c76
 800debc:	3dea39ef 	.word	0x3dea39ef
 800dec0:	55555555 	.word	0x55555555
 800dec4:	3fd55555 	.word	0x3fd55555
 800dec8:	df3e5244 	.word	0xdf3e5244
 800decc:	3fc2f112 	.word	0x3fc2f112
 800ded0:	96cb03de 	.word	0x96cb03de
 800ded4:	3fc74664 	.word	0x3fc74664
 800ded8:	94229359 	.word	0x94229359
 800dedc:	3fd24924 	.word	0x3fd24924
 800dee0:	55555593 	.word	0x55555593
 800dee4:	3fe55555 	.word	0x3fe55555
 800dee8:	d078c69f 	.word	0xd078c69f
 800deec:	3fc39a09 	.word	0x3fc39a09
 800def0:	1d8e78af 	.word	0x1d8e78af
 800def4:	3fcc71c5 	.word	0x3fcc71c5
 800def8:	9997fa04 	.word	0x9997fa04
 800defc:	3fd99999 	.word	0x3fd99999
 800df00:	c3500000 	.word	0xc3500000
 800df04:	43500000 	.word	0x43500000
 800df08:	7fefffff 	.word	0x7fefffff
 800df0c:	3ff00000 	.word	0x3ff00000
 800df10:	3fe00000 	.word	0x3fe00000

0800df14 <_init>:
 800df14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800df16:	bf00      	nop
 800df18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800df1a:	bc08      	pop	{r3}
 800df1c:	469e      	mov	lr, r3
 800df1e:	4770      	bx	lr

0800df20 <_fini>:
 800df20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800df22:	bf00      	nop
 800df24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800df26:	bc08      	pop	{r3}
 800df28:	469e      	mov	lr, r3
 800df2a:	4770      	bx	lr
