// Seed: 1107423934
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wand id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = -1;
endmodule
module module_1 #(
    parameter id_11 = 32'd18
) (
    input supply0 id_0,
    input tri id_1,
    input tri id_2,
    input uwire id_3,
    input tri1 id_4,
    output uwire id_5,
    input tri1 id_6,
    input tri1 id_7,
    input tri id_8,
    input tri0 id_9,
    input supply1 id_10,
    input wor _id_11
);
  logic [id_11 : 1  -  1] id_13;
  ;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
endmodule
