../Core/Src/tim.c:35:6:MX_TIM1_Init	3
../Core/Src/tim.c:81:6:MX_TIM2_Init	7
../Core/Src/tim.c:139:6:MX_TIM3_Init	4
../Core/Src/tim.c:179:6:MX_TIM4_Init	3
../Core/Src/tim.c:223:6:MX_TIM5_Init	4
../Core/Src/tim.c:263:6:HAL_TIM_Encoder_MspInit	4
../Core/Src/tim.c:335:6:HAL_TIM_Base_MspInit	4
../Core/Src/tim.c:376:6:HAL_TIM_MspPostInit	2
../Core/Src/tim.c:412:6:HAL_TIM_Encoder_MspDeInit	3
../Core/Src/tim.c:455:6:HAL_TIM_Base_MspDeInit	4
